{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525129033494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525129033500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 30 17:57:11 2018 " "Processing started: Mon Apr 30 17:57:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525129033500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129033500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WaveTableSynth -c WaveTableSynth " "Command: quartus_map --read_settings_files=on --write_settings_files=off WaveTableSynth -c WaveTableSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129033500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525129034447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525129034447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129044426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129044426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetable.v 1 1 " "Found 1 design units, including 1 entities, in source file wavetable.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveTable " "Found entity 1: WaveTable" {  } { { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129044439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129044439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file kbd_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 kbd " "Found entity 1: kbd" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129044450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129044450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file dpram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ctrl " "Found entity 1: dpram_ctrl" {  } { { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129044463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129044463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file data_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_setup " "Found entity 1: data_setup" {  } { { "data_setup.v" "" { Text "H:/ECE641/WaveTableSynth/data_setup.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129044474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129044474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codec_prgm.v 1 1 " "Found 1 design units, including 1 entities, in source file codec_prgm.v" { { "Info" "ISGN_ENTITY_NAME" "1 codec_prgm " "Found entity 1: codec_prgm" {  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129044487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129044487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_proj.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_proj " "Found entity 1: adc_proj" {  } { { "adc_proj.v" "" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129044504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129044504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetablesynth.v 1 1 " "Found 1 design units, including 1 entities, in source file wavetablesynth.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveTableSynth " "Found entity 1: WaveTableSynth" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129044521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129044521 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BCLK WaveTableSynth.v(38) " "Verilog HDL Implicit Net warning at WaveTableSynth.v(38): created implicit net for \"BCLK\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129044522 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "WaveTableSynth.v(54) " "Verilog HDL Instantiation warning at WaveTableSynth.v(54): instance has no name" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1525129044523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WaveTableSynth " "Elaborating entity \"WaveTableSynth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525129044659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd kbd:keyboard_inst " "Elaborating entity \"kbd\" for hierarchy \"kbd:keyboard_inst\"" {  } { { "WaveTableSynth.v" "keyboard_inst" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129044773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 kbd_ps2.v(147) " "Verilog HDL assignment warning at kbd_ps2.v(147): truncated value with size 32 to match size of target (2)" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525129044785 "|WaveTableSynth|kbd:keyboard_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 kbd_ps2.v(149) " "Verilog HDL assignment warning at kbd_ps2.v(149): truncated value with size 32 to match size of target (2)" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525129044785 "|WaveTableSynth|kbd:keyboard_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveTable WaveTable:waveTable_inst " "Elaborating entity \"WaveTable\" for hierarchy \"WaveTable:waveTable_inst\"" {  } { { "WaveTableSynth.v" "waveTable_inst" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129044789 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lrck_negedge WaveTable.v(103) " "Verilog HDL or VHDL warning at WaveTable.v(103): object \"lrck_negedge\" assigned a value but never read" {  } { { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525129044796 "|WaveTableSynth|WaveTable:waveTable_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ctrl WaveTable:waveTable_inst\|dpram_ctrl:inst " "Elaborating entity \"dpram_ctrl\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\"" {  } { { "WaveTable.v" "inst" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129044798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram " "Elaborating entity \"dpram\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\"" {  } { { "dpram_ctrl.v" "ram" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129044815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "altsyncram_component" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129044903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\"" {  } { { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129044911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AllWaves.hex " "Parameter \"init_file\" = \"AllWaves.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525129044911 ""}  } { { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525129044911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o5q1 " "Found entity 1: altsyncram_o5q1" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129045018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129045018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o5q1 WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated " "Elaborating entity \"altsyncram_o5q1\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129045021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129045113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129045113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_o5q1.tdf" "decode2" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129045115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129045177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129045177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|decode_f8a:rden_decode_b " "Elaborating entity \"decode_f8a\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|decode_f8a:rden_decode_b\"" {  } { { "db/altsyncram_o5q1.tdf" "rden_decode_b" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129045180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525129045246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129045246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|mux_lob:mux3 " "Elaborating entity \"mux_lob\" for hierarchy \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|mux_lob:mux3\"" {  } { { "db/altsyncram_o5q1.tdf" "mux3" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129045249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_proj adc_proj:comb_11 " "Elaborating entity \"adc_proj\" for hierarchy \"adc_proj:comb_11\"" {  } { { "WaveTableSynth.v" "comb_11" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129045349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_setup adc_proj:comb_11\|data_setup:inst1 " "Elaborating entity \"data_setup\" for hierarchy \"adc_proj:comb_11\|data_setup:inst1\"" {  } { { "adc_proj.v" "inst1" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129045360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_prgm adc_proj:comb_11\|codec_prgm:inst2 " "Elaborating entity \"codec_prgm\" for hierarchy \"adc_proj:comb_11\|codec_prgm:inst2\"" {  } { { "adc_proj.v" "inst2" { Text "H:/ECE641/WaveTableSynth/adc_proj.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129045373 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a16 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a17 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a18 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a19 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a20 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a21 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a22 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a23 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a24 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a25 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a26 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a27 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a28 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a29 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a30 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a31 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a32 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a33 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a34 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a35 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a36 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a37 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a38 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a39 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a40 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a41 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a42 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a43 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a44 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a45 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a46 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a47 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a48 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a49 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a50 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a51 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a52 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a53 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a54 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a55 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a56 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2009 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a57 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a58 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a59 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a60 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a61 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a62 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a63 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046028 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525129046028 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525129046028 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a16 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a17 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a18 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a19 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a20 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a21 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a22 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a23 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a24 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a25 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a26 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a27 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a28 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a29 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a30 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a31 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a32 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a33 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a34 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a35 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a36 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a37 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a38 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a39 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a40 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a41 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a42 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a43 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a44 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a45 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a46 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a47 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a48 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1729 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a49 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a50 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a51 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a52 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a53 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a54 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1939 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a55 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 1974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a56 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2009 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a57 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a58 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a59 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a60 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a61 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a62 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2219 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a63 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 2254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046060 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525129046060 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525129046060 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a8 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a9 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a10 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a11 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a12 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a13 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a14 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a15 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a7 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a6 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a5 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a4 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a3 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a2 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a1 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a0 " "Synthesized away node \"WaveTable:waveTable_inst\|dpram_ctrl:inst\|dpram:ram\|altsyncram:altsyncram_component\|altsyncram_o5q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_o5q1.tdf" "" { Text "H:/ECE641/WaveTableSynth/db/altsyncram_o5q1.tdf" 49 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "dpram.v" "" { Text "H:/ECE641/WaveTableSynth/dpram.v" 88 0 0 } } { "dpram_ctrl.v" "" { Text "H:/ECE641/WaveTableSynth/dpram_ctrl.v" 89 0 0 } } { "WaveTable.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTable.v" 112 0 0 } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 38 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129046190 "|WaveTableSynth|WaveTable:waveTable_inst|dpram_ctrl:inst|dpram:ram|altsyncram:altsyncram_component|altsyncram_o5q1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525129046190 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525129046190 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525129046560 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 21 -1 0 } } { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 47 -1 0 } } { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1525129046586 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1525129046586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[0\] GND " "Pin \"debug\[0\]\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|debug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[1\] GND " "Pin \"debug\[1\]\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|debug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[2\] GND " "Pin \"debug\[2\]\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|debug[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[3\] GND " "Pin \"debug\[3\]\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|debug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[4\] GND " "Pin \"debug\[4\]\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|debug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[5\] GND " "Pin \"debug\[5\]\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|debug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[6\] GND " "Pin \"debug\[6\]\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[7\] GND " "Pin \"debug\[7\]\" is stuck at GND" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525129046653 "|WaveTableSynth|debug[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525129046653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525129046727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525129047440 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525129049024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525129049024 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129049743 "|WaveTableSynth|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129049743 "|WaveTableSynth|AUD_ADCLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bitcrush " "No output dependent on input pin \"bitcrush\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129049743 "|WaveTableSynth|bitcrush"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_BCLK " "No output dependent on input pin \"AUD_BCLK\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129049743 "|WaveTableSynth|AUD_BCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_DACLRCK " "No output dependent on input pin \"AUD_DACLRCK\"" {  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525129049743 "|WaveTableSynth|AUD_DACLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525129049743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525129049744 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525129049744 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1525129049744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525129049744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525129049744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525129049917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 30 17:57:29 2018 " "Processing ended: Mon Apr 30 17:57:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525129049917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525129049917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525129049917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525129049917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525129052815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525129052818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 30 17:57:31 2018 " "Processing started: Mon Apr 30 17:57:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525129052818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525129052818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WaveTableSynth -c WaveTableSynth " "Command: quartus_fit --read_settings_files=off --write_settings_files=off WaveTableSynth -c WaveTableSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525129052818 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1525129052926 ""}
{ "Info" "0" "" "Project  = WaveTableSynth" {  } {  } 0 0 "Project  = WaveTableSynth" 0 0 "Fitter" 0 0 1525129052927 ""}
{ "Info" "0" "" "Revision = WaveTableSynth" {  } {  } 0 0 "Revision = WaveTableSynth" 0 0 "Fitter" 0 0 1525129052927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525129053153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525129053155 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "WaveTableSynth EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"WaveTableSynth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525129053181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525129053233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525129053233 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525129053596 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525129053603 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525129053805 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525129053805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525129074905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525129074905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525129074905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525129074905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525129074905 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525129074905 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525129074914 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 37 " "No exact pin location assignment(s) for 8 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1525129075648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "WaveTableSynth.sdc " "Synopsys Design Constraints File file not found: 'WaveTableSynth.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525129075888 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525129075889 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1525129075892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525129075893 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525129075893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525129075920 ""}  } { { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525129075920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kbd:keyboard_inst\|ps2_clk_filt  " "Automatically promoted node kbd:keyboard_inst\|ps2_clk_filt " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525129075920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kbd:keyboard_inst\|ps2_clk_filt~1 " "Destination node kbd:keyboard_inst\|ps2_clk_filt~1" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525129075920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kbd:keyboard_inst\|ps2_clk_filt~2 " "Destination node kbd:keyboard_inst\|ps2_clk_filt~2" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525129075920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kbd:keyboard_inst\|ps2_clk_filt~3 " "Destination node kbd:keyboard_inst\|ps2_clk_filt~3" {  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525129075920 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525129075920 ""}  } { { "kbd_ps2.v" "" { Text "H:/ECE641/WaveTableSynth/kbd_ps2.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525129075920 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "Automatically promoted node adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525129075921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_11\|data_setup:inst1\|counter\[9\]~26 " "Destination node adc_proj:comb_11\|data_setup:inst1\|counter\[9\]~26" {  } { { "data_setup.v" "" { Text "H:/ECE641/WaveTableSynth/data_setup.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525129075921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_11\|codec_prgm:inst2\|SCLK~2 " "Destination node adc_proj:comb_11\|codec_prgm:inst2\|SCLK~2" {  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525129075921 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525129075921 ""}  } { { "data_setup.v" "" { Text "H:/ECE641/WaveTableSynth/data_setup.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525129075921 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "adc_proj:comb_11\|codec_prgm:inst2\|done  " "Automatically promoted node adc_proj:comb_11\|codec_prgm:inst2\|done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525129075921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_11\|data_setup:inst1\|activate~0 " "Destination node adc_proj:comb_11\|data_setup:inst1\|activate~0" {  } { { "data_setup.v" "" { Text "H:/ECE641/WaveTableSynth/data_setup.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525129075921 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_proj:comb_11\|codec_prgm:inst2\|done~1 " "Destination node adc_proj:comb_11\|codec_prgm:inst2\|done~1" {  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525129075921 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525129075921 ""}  } { { "codec_prgm.v" "" { Text "H:/ECE641/WaveTableSynth/codec_prgm.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525129075921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525129076279 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525129076279 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525129076279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525129076280 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525129076281 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525129076281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525129076281 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525129076281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525129076296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1525129076296 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525129076296 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1525129076301 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1525129076301 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525129076301 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 44 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525129076302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525129076302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525129076302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525129076302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525129076302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525129076302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 16 56 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 16 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525129076302 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 69 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525129076302 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1525129076302 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525129076302 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyVal_out\[0\] " "Node \"keyVal_out\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyVal_out\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525129076356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyVal_out\[1\] " "Node \"keyVal_out\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyVal_out\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525129076356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyVal_out\[2\] " "Node \"keyVal_out\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyVal_out\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525129076356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyVal_out\[3\] " "Node \"keyVal_out\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyVal_out\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525129076356 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyVal_out\[4\] " "Node \"keyVal_out\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyVal_out\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1525129076356 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1525129076356 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525129076357 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525129076416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525129079289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525129079418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525129079455 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525129083580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525129083580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525129084353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X69_Y61 X80_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X69_Y61 to location X80_Y73" {  } { { "loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X69_Y61 to location X80_Y73"} { { 12 { 0 ""} 69 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525129087876 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525129087876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525129089109 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525129089109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525129089115 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525129105220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525129105229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525129105479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525129105479 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525129105684 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525129106037 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525129106332 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50 3.3-V LVCMOS Y2 " "Pin clk_50 uses I/O standard 3.3-V LVCMOS at Y2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50" } } } } { "WaveTableSynth.v" "" { Text "H:/ECE641/WaveTableSynth/WaveTableSynth.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "H:/ECE641/WaveTableSynth/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525129106341 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1525129106341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ECE641/WaveTableSynth/output_files/WaveTableSynth.fit.smsg " "Generated suppressed messages file H:/ECE641/WaveTableSynth/output_files/WaveTableSynth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525129120787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1672 " "Peak virtual memory: 1672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525129160049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 30 17:59:20 2018 " "Processing ended: Mon Apr 30 17:59:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525129160049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525129160049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525129160049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525129160049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525129164327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525129164330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 30 17:59:23 2018 " "Processing started: Mon Apr 30 17:59:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525129164330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525129164330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off WaveTableSynth -c WaveTableSynth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off WaveTableSynth -c WaveTableSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525129164330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525129164767 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525129167327 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525129167473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525129181068 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 30 17:59:41 2018 " "Processing ended: Mon Apr 30 17:59:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525129181068 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525129181068 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525129181068 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525129181068 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525129181866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525129183929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525129183932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 30 17:59:42 2018 " "Processing started: Mon Apr 30 17:59:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525129183932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129183932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta WaveTableSynth -c WaveTableSynth " "Command: quartus_sta WaveTableSynth -c WaveTableSynth" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129183932 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525129184040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129184586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129184586 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129184641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129184641 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "WaveTableSynth.sdc " "Synopsys Design Constraints File file not found: 'WaveTableSynth.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129195381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129195382 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_proj:comb_11\|data_setup:inst1\|counter\[9\] adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " "create_clock -period 1.000 -name adc_proj:comb_11\|data_setup:inst1\|counter\[9\] adc_proj:comb_11\|data_setup:inst1\|counter\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525129195383 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525129195383 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_proj:comb_11\|codec_prgm:inst2\|done adc_proj:comb_11\|codec_prgm:inst2\|done " "create_clock -period 1.000 -name adc_proj:comb_11\|codec_prgm:inst2\|done adc_proj:comb_11\|codec_prgm:inst2\|done" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525129195383 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbd:keyboard_inst\|ps2_clk_filt kbd:keyboard_inst\|ps2_clk_filt " "create_clock -period 1.000 -name kbd:keyboard_inst\|ps2_clk_filt kbd:keyboard_inst\|ps2_clk_filt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525129195383 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129195383 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129195385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129195386 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525129195387 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525129195500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525129195617 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129195617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.489 " "Worst-case setup slack is -3.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.489             -45.202 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "   -3.489             -45.202 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893             -13.449 clk_50  " "   -2.893             -13.449 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.417             -53.726 kbd:keyboard_inst\|ps2_clk_filt  " "   -2.417             -53.726 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435              -7.779 adc_proj:comb_11\|codec_prgm:inst2\|done  " "   -1.435              -7.779 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129195660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 kbd:keyboard_inst\|ps2_clk_filt  " "    0.386               0.000 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "    0.404               0.000 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 adc_proj:comb_11\|codec_prgm:inst2\|done  " "    0.405               0.000 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 clk_50  " "    0.408               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129195784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129195784 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129199555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129201967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129202012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129202012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 clk_50  " "   -3.000             -28.700 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129202012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -38.550 kbd:keyboard_inst\|ps2_clk_filt  " "   -1.285             -38.550 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129202012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "   -1.285             -23.130 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129202012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 adc_proj:comb_11\|codec_prgm:inst2\|done  " "   -1.285              -7.710 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129202012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129202012 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525129202546 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129202566 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129202816 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129202979 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525129203045 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129203045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.149 " "Worst-case setup slack is -3.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129203094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129203094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.149             -39.671 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "   -3.149             -39.671 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129203094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.512             -10.564 clk_50  " "   -2.512             -10.564 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129203094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.152             -47.102 kbd:keyboard_inst\|ps2_clk_filt  " "   -2.152             -47.102 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129203094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.221              -6.561 adc_proj:comb_11\|codec_prgm:inst2\|done  " "   -1.221              -6.561 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129203094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129203094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129206044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129206044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 kbd:keyboard_inst\|ps2_clk_filt  " "    0.337               0.000 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129206044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 adc_proj:comb_11\|codec_prgm:inst2\|done  " "    0.354               0.000 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129206044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "    0.354               0.000 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129206044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 clk_50  " "    0.366               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129206044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129206044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129219735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129220411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129220521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129220521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.700 clk_50  " "   -3.000             -28.700 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129220521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -38.550 kbd:keyboard_inst\|ps2_clk_filt  " "   -1.285             -38.550 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129220521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "   -1.285             -23.130 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129220521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 adc_proj:comb_11\|codec_prgm:inst2\|done  " "   -1.285              -7.710 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129220521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129220521 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525129221873 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129222060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525129222062 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129222062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.240 " "Worst-case setup slack is -1.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240             -13.293 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "   -1.240             -13.293 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969              -2.570 clk_50  " "   -0.969              -2.570 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693             -11.677 kbd:keyboard_inst\|ps2_clk_filt  " "   -0.693             -11.677 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.795 adc_proj:comb_11\|codec_prgm:inst2\|done  " "   -0.159              -0.795 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129222114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 kbd:keyboard_inst\|ps2_clk_filt  " "    0.173               0.000 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 adc_proj:comb_11\|codec_prgm:inst2\|done  " "    0.182               0.000 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "    0.182               0.000 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk_50  " "    0.189               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129222170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129222222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129222340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.919 clk_50  " "   -3.000             -28.919 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 kbd:keyboard_inst\|ps2_clk_filt  " "   -1.000             -30.000 kbd:keyboard_inst\|ps2_clk_filt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 adc_proj:comb_11\|data_setup:inst1\|counter\[9\]  " "   -1.000             -18.000 adc_proj:comb_11\|data_setup:inst1\|counter\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 adc_proj:comb_11\|codec_prgm:inst2\|done  " "   -1.000              -6.000 adc_proj:comb_11\|codec_prgm:inst2\|done " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525129222438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129222438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129225512 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129225512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525129227206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 30 18:00:27 2018 " "Processing ended: Mon Apr 30 18:00:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525129227206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525129227206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525129227206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129227206 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 160 s " "Quartus Prime Full Compilation was successful. 0 errors, 160 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525129231662 ""}
