// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _mixColumns_HH_
#define _mixColumns_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "mixColumns_gf_mulfYi.h"
#include "mixColumns_gf_mulg8j.h"

namespace ap_rtl {

struct mixColumns : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > state_data_V_address0;
    sc_out< sc_logic > state_data_V_ce0;
    sc_out< sc_logic > state_data_V_we0;
    sc_out< sc_lv<8> > state_data_V_d0;
    sc_in< sc_lv<8> > state_data_V_q0;
    sc_out< sc_lv<4> > state_data_V_address1;
    sc_out< sc_logic > state_data_V_ce1;
    sc_out< sc_logic > state_data_V_we1;
    sc_out< sc_lv<8> > state_data_V_d1;
    sc_in< sc_lv<8> > state_data_V_q1;


    // Module declarations
    mixColumns(sc_module_name name);
    SC_HAS_PROCESS(mixColumns);

    ~mixColumns();

    sc_trace_file* mVcdFile;

    mixColumns_gf_mulfYi* gf_mul2_table_V_U;
    mixColumns_gf_mulg8j* gf_mul3_table_V_U;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > gf_mul2_table_V_address0;
    sc_signal< sc_logic > gf_mul2_table_V_ce0;
    sc_signal< sc_lv<8> > gf_mul2_table_V_q0;
    sc_signal< sc_lv<8> > gf_mul2_table_V_address1;
    sc_signal< sc_logic > gf_mul2_table_V_ce1;
    sc_signal< sc_lv<8> > gf_mul2_table_V_q1;
    sc_signal< sc_lv<8> > gf_mul2_table_V_address2;
    sc_signal< sc_logic > gf_mul2_table_V_ce2;
    sc_signal< sc_lv<8> > gf_mul2_table_V_q2;
    sc_signal< sc_lv<8> > gf_mul2_table_V_address3;
    sc_signal< sc_logic > gf_mul2_table_V_ce3;
    sc_signal< sc_lv<8> > gf_mul2_table_V_q3;
    sc_signal< sc_lv<8> > gf_mul3_table_V_address0;
    sc_signal< sc_logic > gf_mul3_table_V_ce0;
    sc_signal< sc_lv<8> > gf_mul3_table_V_q0;
    sc_signal< sc_lv<8> > gf_mul3_table_V_address1;
    sc_signal< sc_logic > gf_mul3_table_V_ce1;
    sc_signal< sc_lv<8> > gf_mul3_table_V_q1;
    sc_signal< sc_lv<8> > gf_mul3_table_V_address2;
    sc_signal< sc_logic > gf_mul3_table_V_ce2;
    sc_signal< sc_lv<8> > gf_mul3_table_V_q2;
    sc_signal< sc_lv<8> > gf_mul3_table_V_address3;
    sc_signal< sc_logic > gf_mul3_table_V_ce3;
    sc_signal< sc_lv<8> > gf_mul3_table_V_q3;
    sc_signal< sc_lv<8> > reg_471;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<8> > reg_475;
    sc_signal< sc_lv<4> > state_data_V_addr_reg_835;
    sc_signal< sc_lv<4> > state_data_V_addr_16_reg_840;
    sc_signal< sc_lv<4> > state_data_V_addr_17_reg_845;
    sc_signal< sc_lv<4> > state_data_V_addr_18_reg_850;
    sc_signal< sc_lv<4> > state_data_V_addr_19_reg_855;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > state_data_V_addr_20_reg_860;
    sc_signal< sc_lv<8> > state_data_V_load_17_reg_865;
    sc_signal< sc_lv<8> > state_data_V_load_18_reg_872;
    sc_signal< sc_lv<4> > state_data_V_addr_21_reg_879;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > state_data_V_addr_22_reg_884;
    sc_signal< sc_lv<8> > state_data_V_load_19_reg_889;
    sc_signal< sc_lv<8> > state_data_V_load_20_reg_896;
    sc_signal< sc_lv<4> > state_data_V_addr_23_reg_903;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > state_data_V_addr_24_reg_908;
    sc_signal< sc_lv<8> > state_data_V_load_21_reg_913;
    sc_signal< sc_lv<8> > state_data_V_load_22_reg_920;
    sc_signal< sc_lv<4> > state_data_V_addr_25_reg_927;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<4> > state_data_V_addr_26_reg_932;
    sc_signal< sc_lv<8> > state_data_V_load_23_reg_937;
    sc_signal< sc_lv<8> > state_data_V_load_24_reg_944;
    sc_signal< sc_lv<4> > state_data_V_addr_27_reg_951;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<4> > state_data_V_addr_28_reg_956;
    sc_signal< sc_lv<8> > state_data_V_load_25_reg_961;
    sc_signal< sc_lv<8> > state_data_V_load_26_reg_968;
    sc_signal< sc_lv<4> > state_data_V_addr_29_reg_975;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<4> > state_data_V_addr_30_reg_980;
    sc_signal< sc_lv<8> > state_data_V_load_27_reg_1025;
    sc_signal< sc_lv<8> > state_data_V_load_28_reg_1032;
    sc_signal< sc_lv<8> > op2_V_read_assign_1_fu_548_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_1_reg_1039;
    sc_signal< sc_lv<8> > op2_V_read_assign_2_fu_565_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_2_reg_1044;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<8> > op2_V_read_assign_4_fu_635_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_4_reg_1089;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<8> > op2_V_read_assign_5_fu_651_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_5_reg_1094;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<8> > op2_V_read_assign_7_fu_721_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_7_reg_1139;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<8> > op2_V_read_assign_8_fu_737_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_8_reg_1144;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<8> > op2_V_read_assign_10_fu_812_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_10_reg_1189;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<8> > op2_V_read_assign_11_fu_829_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_11_reg_1194;
    sc_signal< sc_lv<64> > tmp_i_fu_479_p1;
    sc_signal< sc_lv<64> > tmp_i1_fu_485_p1;
    sc_signal< sc_lv<64> > tmp_i2_fu_491_p1;
    sc_signal< sc_lv<64> > tmp_i3_fu_496_p1;
    sc_signal< sc_lv<64> > tmp_i4_fu_571_p1;
    sc_signal< sc_lv<64> > tmp_i5_fu_576_p1;
    sc_signal< sc_lv<64> > tmp_i6_fu_581_p1;
    sc_signal< sc_lv<64> > tmp_i7_fu_586_p1;
    sc_signal< sc_lv<64> > tmp_i8_fu_657_p1;
    sc_signal< sc_lv<64> > tmp_i9_fu_662_p1;
    sc_signal< sc_lv<64> > tmp_i10_fu_667_p1;
    sc_signal< sc_lv<64> > tmp_i11_fu_672_p1;
    sc_signal< sc_lv<64> > tmp_i12_fu_743_p1;
    sc_signal< sc_lv<64> > tmp_i13_fu_748_p1;
    sc_signal< sc_lv<64> > tmp_i14_fu_753_p1;
    sc_signal< sc_lv<64> > tmp_i15_fu_759_p1;
    sc_signal< sc_lv<8> > op2_V_read_assign_fu_511_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_s_fu_529_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_12_fu_601_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_3_fu_618_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_13_fu_687_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_6_fu_704_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_14_fu_777_p2;
    sc_signal< sc_lv<8> > op2_V_read_assign_9_fu_795_p2;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<8> > tmp1_fu_505_p2;
    sc_signal< sc_lv<8> > tmp_fu_501_p2;
    sc_signal< sc_lv<8> > tmp3_fu_523_p2;
    sc_signal< sc_lv<8> > tmp2_fu_518_p2;
    sc_signal< sc_lv<8> > tmp5_fu_542_p2;
    sc_signal< sc_lv<8> > tmp4_fu_536_p2;
    sc_signal< sc_lv<8> > tmp7_fu_559_p2;
    sc_signal< sc_lv<8> > tmp6_fu_554_p2;
    sc_signal< sc_lv<8> > tmp9_fu_595_p2;
    sc_signal< sc_lv<8> > tmp8_fu_591_p2;
    sc_signal< sc_lv<8> > tmp11_fu_612_p2;
    sc_signal< sc_lv<8> > tmp10_fu_608_p2;
    sc_signal< sc_lv<8> > tmp13_fu_629_p2;
    sc_signal< sc_lv<8> > tmp12_fu_625_p2;
    sc_signal< sc_lv<8> > tmp15_fu_645_p2;
    sc_signal< sc_lv<8> > tmp14_fu_641_p2;
    sc_signal< sc_lv<8> > tmp17_fu_681_p2;
    sc_signal< sc_lv<8> > tmp16_fu_677_p2;
    sc_signal< sc_lv<8> > tmp19_fu_698_p2;
    sc_signal< sc_lv<8> > tmp18_fu_694_p2;
    sc_signal< sc_lv<8> > tmp21_fu_715_p2;
    sc_signal< sc_lv<8> > tmp20_fu_711_p2;
    sc_signal< sc_lv<8> > tmp23_fu_731_p2;
    sc_signal< sc_lv<8> > tmp22_fu_727_p2;
    sc_signal< sc_lv<8> > tmp25_fu_771_p2;
    sc_signal< sc_lv<8> > tmp24_fu_765_p2;
    sc_signal< sc_lv<8> > tmp27_fu_789_p2;
    sc_signal< sc_lv<8> > tmp26_fu_784_p2;
    sc_signal< sc_lv<8> > tmp29_fu_806_p2;
    sc_signal< sc_lv<8> > tmp28_fu_802_p2;
    sc_signal< sc_lv<8> > tmp31_fu_823_p2;
    sc_signal< sc_lv<8> > tmp30_fu_818_p2;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_state11;
    static const sc_lv<16> ap_ST_fsm_state12;
    static const sc_lv<16> ap_ST_fsm_state13;
    static const sc_lv<16> ap_ST_fsm_state14;
    static const sc_lv<16> ap_ST_fsm_state15;
    static const sc_lv<16> ap_ST_fsm_state16;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_C;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_D;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_E;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<64> ap_const_lv64_F;
    static const sc_lv<32> ap_const_lv32_F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_gf_mul2_table_V_address0();
    void thread_gf_mul2_table_V_address1();
    void thread_gf_mul2_table_V_address2();
    void thread_gf_mul2_table_V_address3();
    void thread_gf_mul2_table_V_ce0();
    void thread_gf_mul2_table_V_ce1();
    void thread_gf_mul2_table_V_ce2();
    void thread_gf_mul2_table_V_ce3();
    void thread_gf_mul3_table_V_address0();
    void thread_gf_mul3_table_V_address1();
    void thread_gf_mul3_table_V_address2();
    void thread_gf_mul3_table_V_address3();
    void thread_gf_mul3_table_V_ce0();
    void thread_gf_mul3_table_V_ce1();
    void thread_gf_mul3_table_V_ce2();
    void thread_gf_mul3_table_V_ce3();
    void thread_op2_V_read_assign_10_fu_812_p2();
    void thread_op2_V_read_assign_11_fu_829_p2();
    void thread_op2_V_read_assign_12_fu_601_p2();
    void thread_op2_V_read_assign_13_fu_687_p2();
    void thread_op2_V_read_assign_14_fu_777_p2();
    void thread_op2_V_read_assign_1_fu_548_p2();
    void thread_op2_V_read_assign_2_fu_565_p2();
    void thread_op2_V_read_assign_3_fu_618_p2();
    void thread_op2_V_read_assign_4_fu_635_p2();
    void thread_op2_V_read_assign_5_fu_651_p2();
    void thread_op2_V_read_assign_6_fu_704_p2();
    void thread_op2_V_read_assign_7_fu_721_p2();
    void thread_op2_V_read_assign_8_fu_737_p2();
    void thread_op2_V_read_assign_9_fu_795_p2();
    void thread_op2_V_read_assign_fu_511_p2();
    void thread_op2_V_read_assign_s_fu_529_p2();
    void thread_state_data_V_addr_16_reg_840();
    void thread_state_data_V_addr_17_reg_845();
    void thread_state_data_V_addr_18_reg_850();
    void thread_state_data_V_addr_19_reg_855();
    void thread_state_data_V_addr_20_reg_860();
    void thread_state_data_V_addr_21_reg_879();
    void thread_state_data_V_addr_22_reg_884();
    void thread_state_data_V_addr_23_reg_903();
    void thread_state_data_V_addr_24_reg_908();
    void thread_state_data_V_addr_25_reg_927();
    void thread_state_data_V_addr_26_reg_932();
    void thread_state_data_V_addr_27_reg_951();
    void thread_state_data_V_addr_28_reg_956();
    void thread_state_data_V_addr_29_reg_975();
    void thread_state_data_V_addr_30_reg_980();
    void thread_state_data_V_addr_reg_835();
    void thread_state_data_V_address0();
    void thread_state_data_V_address1();
    void thread_state_data_V_ce0();
    void thread_state_data_V_ce1();
    void thread_state_data_V_d0();
    void thread_state_data_V_d1();
    void thread_state_data_V_we0();
    void thread_state_data_V_we1();
    void thread_tmp10_fu_608_p2();
    void thread_tmp11_fu_612_p2();
    void thread_tmp12_fu_625_p2();
    void thread_tmp13_fu_629_p2();
    void thread_tmp14_fu_641_p2();
    void thread_tmp15_fu_645_p2();
    void thread_tmp16_fu_677_p2();
    void thread_tmp17_fu_681_p2();
    void thread_tmp18_fu_694_p2();
    void thread_tmp19_fu_698_p2();
    void thread_tmp1_fu_505_p2();
    void thread_tmp20_fu_711_p2();
    void thread_tmp21_fu_715_p2();
    void thread_tmp22_fu_727_p2();
    void thread_tmp23_fu_731_p2();
    void thread_tmp24_fu_765_p2();
    void thread_tmp25_fu_771_p2();
    void thread_tmp26_fu_784_p2();
    void thread_tmp27_fu_789_p2();
    void thread_tmp28_fu_802_p2();
    void thread_tmp29_fu_806_p2();
    void thread_tmp2_fu_518_p2();
    void thread_tmp30_fu_818_p2();
    void thread_tmp31_fu_823_p2();
    void thread_tmp3_fu_523_p2();
    void thread_tmp4_fu_536_p2();
    void thread_tmp5_fu_542_p2();
    void thread_tmp6_fu_554_p2();
    void thread_tmp7_fu_559_p2();
    void thread_tmp8_fu_591_p2();
    void thread_tmp9_fu_595_p2();
    void thread_tmp_fu_501_p2();
    void thread_tmp_i10_fu_667_p1();
    void thread_tmp_i11_fu_672_p1();
    void thread_tmp_i12_fu_743_p1();
    void thread_tmp_i13_fu_748_p1();
    void thread_tmp_i14_fu_753_p1();
    void thread_tmp_i15_fu_759_p1();
    void thread_tmp_i1_fu_485_p1();
    void thread_tmp_i2_fu_491_p1();
    void thread_tmp_i3_fu_496_p1();
    void thread_tmp_i4_fu_571_p1();
    void thread_tmp_i5_fu_576_p1();
    void thread_tmp_i6_fu_581_p1();
    void thread_tmp_i7_fu_586_p1();
    void thread_tmp_i8_fu_657_p1();
    void thread_tmp_i9_fu_662_p1();
    void thread_tmp_i_fu_479_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
