-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MUSIC_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC );
end;


architecture behav of MUSIC_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MUSIC_top,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.658000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=733,HLS_SYN_DSP=1086,HLS_SYN_FF=132476,HLS_SYN_LUT=117505,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal inMAT_re_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_re_i_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_re_t_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_re_t_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_im_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_im_i_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_im_t_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_im_t_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal matrix1_re_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal matrix1_re_t_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal matrix1_im_i_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal matrix1_im_t_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal noiseSS_0_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_0_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_1_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_1_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_2_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_2_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_3_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_3_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_4_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_4_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_5_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_5_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_6_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_6_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_7_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_7_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_8_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_8_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_9_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_9_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_10_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_10_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_11_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_11_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_12_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_12_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_13_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_13_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_14_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_14_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_15_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_15_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_16_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_16_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_17_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_17_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_18_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_18_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_19_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_19_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_20_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_20_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_21_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_21_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_22_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_22_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_23_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_23_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_24_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_24_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_25_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_25_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_26_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_26_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_27_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_27_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_28_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_28_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_29_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_29_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_30_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_30_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_31_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_31_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_32_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_32_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_33_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_33_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_34_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_34_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_35_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_35_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_36_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_36_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_37_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_37_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_38_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_38_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_39_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_39_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_40_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_40_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_41_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_41_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_42_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_42_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_43_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_43_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_44_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_44_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_45_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_45_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_46_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_46_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_47_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_47_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_48_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_48_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_49_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_49_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_50_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_50_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_51_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_51_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_52_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_52_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_53_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_53_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_54_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_54_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_55_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_55_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_56_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_56_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_57_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_57_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_58_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_58_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_59_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_59_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_60_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_60_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_61_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_61_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_62_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_62_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_63_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_63_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_64_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_64_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_65_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_65_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_66_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_66_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_67_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_67_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_68_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_68_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_69_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_69_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_70_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_70_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_71_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_71_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_72_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_72_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_73_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_73_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_74_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_74_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_75_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_75_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_76_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_76_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_77_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_77_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_78_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_78_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_79_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_79_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_80_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_80_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_81_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_81_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_82_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_82_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_83_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_83_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_84_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_84_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_85_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_85_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_86_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_86_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_87_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_87_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_88_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_88_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_89_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_89_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_90_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_90_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_91_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_91_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_92_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_92_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_93_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_93_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_94_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_94_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_95_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_95_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_96_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_96_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_97_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_97_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_98_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_98_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_99_re_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_99_re_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_0_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_0_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_1_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_1_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_2_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_2_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_3_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_3_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_4_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_4_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_5_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_5_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_6_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_6_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_7_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_7_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_8_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_8_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_9_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_9_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_10_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_10_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_11_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_11_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_12_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_12_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_13_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_13_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_14_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_14_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_15_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_15_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_16_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_16_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_17_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_17_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_18_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_18_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_19_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_19_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_20_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_20_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_21_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_21_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_22_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_22_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_23_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_23_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_24_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_24_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_25_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_25_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_26_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_26_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_27_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_27_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_28_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_28_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_29_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_29_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_30_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_30_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_31_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_31_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_32_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_32_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_33_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_33_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_34_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_34_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_35_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_35_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_36_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_36_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_37_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_37_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_38_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_38_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_39_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_39_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_40_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_40_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_41_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_41_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_42_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_42_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_43_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_43_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_44_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_44_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_45_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_45_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_46_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_46_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_47_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_47_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_48_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_48_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_49_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_49_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_50_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_50_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_51_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_51_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_52_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_52_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_53_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_53_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_54_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_54_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_55_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_55_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_56_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_56_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_57_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_57_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_58_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_58_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_59_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_59_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_60_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_60_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_61_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_61_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_62_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_62_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_63_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_63_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_64_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_64_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_65_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_65_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_66_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_66_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_67_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_67_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_68_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_68_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_69_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_69_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_70_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_70_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_71_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_71_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_72_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_72_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_73_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_73_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_74_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_74_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_75_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_75_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_76_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_76_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_77_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_77_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_78_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_78_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_79_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_79_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_80_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_80_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_81_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_81_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_82_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_82_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_83_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_83_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_84_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_84_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_85_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_85_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_86_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_86_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_87_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_87_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_88_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_88_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_89_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_89_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_90_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_90_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_91_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_91_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_92_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_92_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_93_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_93_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_94_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_94_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_95_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_95_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_96_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_96_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_97_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_97_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_98_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_98_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_99_im_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal noiseSS_99_im_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputdatamover_U0_ap_start : STD_LOGIC;
    signal inputdatamover_U0_ap_done : STD_LOGIC;
    signal inputdatamover_U0_ap_continue : STD_LOGIC;
    signal inputdatamover_U0_ap_idle : STD_LOGIC;
    signal inputdatamover_U0_ap_ready : STD_LOGIC;
    signal inputdatamover_U0_in_r_TREADY : STD_LOGIC;
    signal inputdatamover_U0_out_strm_re_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputdatamover_U0_out_strm_re_ce0 : STD_LOGIC;
    signal inputdatamover_U0_out_strm_re_we0 : STD_LOGIC;
    signal inputdatamover_U0_out_strm_re_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal inputdatamover_U0_out_strm_im_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal inputdatamover_U0_out_strm_im_ce0 : STD_LOGIC;
    signal inputdatamover_U0_out_strm_im_we0 : STD_LOGIC;
    signal inputdatamover_U0_out_strm_im_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_channel_done_inMAT_im : STD_LOGIC;
    signal inputdatamover_U0_out_strm_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_inMAT_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_inMAT_im : STD_LOGIC;
    signal ap_channel_done_inMAT_re : STD_LOGIC;
    signal inputdatamover_U0_out_strm_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_inMAT_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_inMAT_re : STD_LOGIC;
    signal AutoCorrelation_U0_ap_start : STD_LOGIC;
    signal AutoCorrelation_U0_ap_done : STD_LOGIC;
    signal AutoCorrelation_U0_ap_continue : STD_LOGIC;
    signal AutoCorrelation_U0_ap_idle : STD_LOGIC;
    signal AutoCorrelation_U0_ap_ready : STD_LOGIC;
    signal AutoCorrelation_U0_rec_sig_re_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal AutoCorrelation_U0_rec_sig_re_ce0 : STD_LOGIC;
    signal AutoCorrelation_U0_rec_sig_re_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal AutoCorrelation_U0_rec_sig_re_ce1 : STD_LOGIC;
    signal AutoCorrelation_U0_rec_sig_im_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal AutoCorrelation_U0_rec_sig_im_ce0 : STD_LOGIC;
    signal AutoCorrelation_U0_rec_sig_im_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal AutoCorrelation_U0_rec_sig_im_ce1 : STD_LOGIC;
    signal AutoCorrelation_U0_matrix1_re_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal AutoCorrelation_U0_matrix1_re_ce0 : STD_LOGIC;
    signal AutoCorrelation_U0_matrix1_re_we0 : STD_LOGIC;
    signal AutoCorrelation_U0_matrix1_re_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal AutoCorrelation_U0_matrix1_im_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal AutoCorrelation_U0_matrix1_im_ce0 : STD_LOGIC;
    signal AutoCorrelation_U0_matrix1_im_we0 : STD_LOGIC;
    signal AutoCorrelation_U0_matrix1_im_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_channel_done_matrix1_im : STD_LOGIC;
    signal AutoCorrelation_U0_matrix1_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_matrix1_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_matrix1_im : STD_LOGIC;
    signal ap_channel_done_matrix1_re : STD_LOGIC;
    signal AutoCorrelation_U0_matrix1_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_matrix1_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_matrix1_re : STD_LOGIC;
    signal qr_givens_U0_ap_start : STD_LOGIC;
    signal qr_givens_U0_ap_done : STD_LOGIC;
    signal qr_givens_U0_ap_continue : STD_LOGIC;
    signal qr_givens_U0_ap_idle : STD_LOGIC;
    signal qr_givens_U0_ap_ready : STD_LOGIC;
    signal qr_givens_U0_A_re_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal qr_givens_U0_A_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_A_im_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal qr_givens_U0_A_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_0_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_0_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_0_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_0_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_1_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_1_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_1_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_1_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_2_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_2_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_2_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_2_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_3_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_3_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_3_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_3_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_4_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_4_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_4_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_4_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_5_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_5_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_5_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_5_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_6_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_6_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_6_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_6_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_7_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_7_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_7_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_7_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_8_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_8_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_8_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_8_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_9_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_9_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_9_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_9_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_10_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_10_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_10_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_10_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_11_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_11_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_11_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_11_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_12_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_12_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_12_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_12_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_13_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_13_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_13_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_13_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_14_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_14_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_14_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_14_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_15_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_15_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_15_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_15_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_16_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_16_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_16_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_16_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_17_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_17_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_17_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_17_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_18_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_18_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_18_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_18_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_19_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_19_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_19_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_19_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_20_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_20_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_20_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_20_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_21_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_21_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_21_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_21_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_22_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_22_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_22_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_22_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_23_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_23_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_23_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_23_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_24_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_24_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_24_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_24_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_25_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_25_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_25_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_25_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_26_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_26_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_26_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_26_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_27_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_27_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_27_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_27_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_28_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_28_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_28_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_28_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_29_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_29_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_29_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_29_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_30_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_30_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_30_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_30_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_31_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_31_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_31_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_31_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_32_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_32_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_32_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_32_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_33_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_33_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_33_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_33_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_34_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_34_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_34_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_34_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_35_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_35_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_35_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_35_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_36_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_36_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_36_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_36_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_37_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_37_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_37_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_37_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_38_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_38_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_38_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_38_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_39_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_39_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_39_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_39_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_40_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_40_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_40_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_40_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_41_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_41_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_41_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_41_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_42_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_42_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_42_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_42_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_43_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_43_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_43_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_43_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_44_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_44_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_44_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_44_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_45_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_45_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_45_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_45_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_46_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_46_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_46_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_46_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_47_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_47_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_47_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_47_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_48_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_48_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_48_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_48_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_49_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_49_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_49_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_49_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_50_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_50_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_50_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_50_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_51_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_51_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_51_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_51_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_52_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_52_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_52_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_52_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_53_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_53_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_53_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_53_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_54_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_54_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_54_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_54_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_55_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_55_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_55_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_55_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_56_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_56_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_56_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_56_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_57_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_57_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_57_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_57_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_58_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_58_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_58_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_58_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_59_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_59_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_59_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_59_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_60_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_60_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_60_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_60_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_61_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_61_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_61_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_61_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_62_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_62_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_62_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_62_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_63_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_63_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_63_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_63_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_64_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_64_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_64_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_64_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_65_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_65_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_65_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_65_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_66_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_66_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_66_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_66_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_67_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_67_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_67_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_67_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_68_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_68_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_68_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_68_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_69_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_69_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_69_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_69_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_70_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_70_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_70_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_70_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_71_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_71_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_71_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_71_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_72_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_72_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_72_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_72_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_73_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_73_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_73_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_73_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_74_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_74_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_74_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_74_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_75_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_75_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_75_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_75_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_76_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_76_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_76_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_76_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_77_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_77_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_77_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_77_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_78_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_78_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_78_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_78_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_79_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_79_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_79_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_79_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_80_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_80_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_80_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_80_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_81_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_81_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_81_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_81_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_82_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_82_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_82_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_82_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_83_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_83_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_83_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_83_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_84_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_84_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_84_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_84_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_85_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_85_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_85_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_85_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_86_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_86_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_86_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_86_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_87_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_87_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_87_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_87_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_88_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_88_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_88_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_88_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_89_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_89_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_89_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_89_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_90_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_90_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_90_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_90_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_91_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_91_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_91_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_91_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_92_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_92_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_92_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_92_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_93_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_93_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_93_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_93_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_94_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_94_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_94_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_94_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_95_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_95_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_95_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_95_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_96_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_96_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_96_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_96_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_97_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_97_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_97_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_97_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_98_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_98_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_98_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_98_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_99_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_99_re_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_99_re_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_99_re_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_0_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_0_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_0_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_0_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_1_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_1_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_1_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_1_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_2_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_2_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_2_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_2_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_3_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_3_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_3_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_3_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_4_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_4_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_4_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_4_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_5_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_5_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_5_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_5_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_6_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_6_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_6_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_6_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_7_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_7_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_7_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_7_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_8_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_8_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_8_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_8_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_9_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_9_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_9_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_9_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_10_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_10_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_10_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_10_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_11_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_11_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_11_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_11_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_12_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_12_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_12_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_12_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_13_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_13_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_13_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_13_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_14_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_14_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_14_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_14_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_15_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_15_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_15_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_15_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_16_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_16_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_16_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_16_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_17_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_17_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_17_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_17_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_18_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_18_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_18_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_18_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_19_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_19_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_19_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_19_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_20_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_20_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_20_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_20_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_21_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_21_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_21_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_21_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_22_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_22_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_22_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_22_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_23_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_23_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_23_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_23_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_24_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_24_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_24_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_24_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_25_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_25_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_25_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_25_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_26_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_26_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_26_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_26_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_27_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_27_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_27_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_27_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_28_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_28_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_28_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_28_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_29_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_29_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_29_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_29_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_30_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_30_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_30_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_30_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_31_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_31_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_31_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_31_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_32_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_32_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_32_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_32_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_33_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_33_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_33_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_33_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_34_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_34_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_34_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_34_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_35_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_35_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_35_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_35_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_36_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_36_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_36_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_36_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_37_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_37_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_37_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_37_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_38_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_38_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_38_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_38_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_39_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_39_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_39_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_39_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_40_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_40_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_40_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_40_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_41_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_41_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_41_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_41_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_42_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_42_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_42_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_42_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_43_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_43_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_43_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_43_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_44_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_44_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_44_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_44_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_45_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_45_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_45_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_45_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_46_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_46_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_46_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_46_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_47_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_47_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_47_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_47_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_48_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_48_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_48_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_48_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_49_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_49_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_49_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_49_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_50_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_50_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_50_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_50_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_51_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_51_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_51_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_51_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_52_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_52_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_52_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_52_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_53_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_53_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_53_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_53_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_54_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_54_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_54_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_54_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_55_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_55_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_55_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_55_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_56_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_56_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_56_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_56_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_57_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_57_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_57_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_57_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_58_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_58_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_58_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_58_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_59_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_59_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_59_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_59_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_60_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_60_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_60_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_60_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_61_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_61_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_61_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_61_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_62_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_62_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_62_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_62_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_63_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_63_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_63_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_63_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_64_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_64_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_64_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_64_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_65_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_65_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_65_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_65_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_66_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_66_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_66_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_66_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_67_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_67_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_67_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_67_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_68_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_68_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_68_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_68_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_69_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_69_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_69_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_69_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_70_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_70_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_70_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_70_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_71_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_71_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_71_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_71_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_72_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_72_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_72_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_72_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_73_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_73_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_73_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_73_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_74_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_74_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_74_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_74_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_75_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_75_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_75_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_75_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_76_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_76_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_76_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_76_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_77_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_77_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_77_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_77_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_78_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_78_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_78_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_78_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_79_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_79_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_79_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_79_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_80_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_80_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_80_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_80_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_81_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_81_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_81_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_81_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_82_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_82_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_82_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_82_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_83_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_83_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_83_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_83_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_84_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_84_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_84_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_84_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_85_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_85_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_85_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_85_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_86_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_86_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_86_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_86_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_87_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_87_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_87_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_87_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_88_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_88_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_88_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_88_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_89_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_89_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_89_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_89_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_90_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_90_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_90_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_90_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_91_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_91_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_91_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_91_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_92_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_92_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_92_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_92_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_93_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_93_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_93_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_93_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_94_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_94_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_94_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_94_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_95_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_95_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_95_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_95_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_96_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_96_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_96_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_96_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_97_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_97_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_97_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_97_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_98_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_98_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_98_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_98_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal qr_givens_U0_noiseSS_99_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal qr_givens_U0_noiseSS_99_im_ce0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_99_im_we0 : STD_LOGIC;
    signal qr_givens_U0_noiseSS_99_im_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_noiseSS_99_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_99_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_99_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_99_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_98_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_98_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_98_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_98_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_97_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_97_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_97_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_97_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_96_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_96_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_96_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_96_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_95_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_95_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_95_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_95_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_94_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_94_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_94_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_94_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_93_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_93_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_93_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_93_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_92_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_92_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_92_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_92_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_91_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_91_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_91_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_91_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_90_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_90_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_90_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_90_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_89_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_89_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_89_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_89_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_88_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_88_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_88_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_88_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_87_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_87_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_87_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_87_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_86_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_86_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_86_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_86_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_85_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_85_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_85_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_85_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_84_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_84_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_84_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_84_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_83_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_83_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_83_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_83_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_82_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_82_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_82_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_82_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_81_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_81_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_81_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_81_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_80_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_80_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_80_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_80_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_79_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_79_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_79_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_79_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_78_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_78_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_78_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_78_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_77_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_77_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_77_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_77_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_76_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_76_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_76_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_76_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_75_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_75_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_75_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_75_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_74_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_74_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_74_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_74_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_73_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_73_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_73_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_73_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_72_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_72_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_72_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_72_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_71_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_71_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_71_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_71_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_70_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_70_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_70_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_70_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_69_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_69_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_69_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_69_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_68_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_68_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_68_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_68_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_67_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_67_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_67_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_67_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_66_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_66_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_66_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_66_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_65_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_65_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_65_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_65_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_64_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_64_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_64_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_64_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_63_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_63_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_63_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_63_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_62_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_62_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_62_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_62_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_61_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_61_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_61_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_61_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_60_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_60_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_60_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_60_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_59_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_59_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_59_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_59_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_58_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_58_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_58_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_58_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_57_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_57_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_57_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_57_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_56_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_56_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_56_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_56_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_55_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_55_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_55_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_55_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_54_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_54_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_54_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_54_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_53_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_53_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_53_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_53_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_52_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_52_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_52_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_52_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_51_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_51_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_51_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_51_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_50_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_50_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_50_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_50_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_49_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_49_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_49_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_49_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_48_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_48_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_48_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_48_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_47_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_47_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_47_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_47_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_46_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_46_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_46_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_46_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_45_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_45_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_45_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_45_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_44_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_44_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_44_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_44_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_43_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_43_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_43_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_43_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_42_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_42_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_42_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_42_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_41_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_41_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_41_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_41_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_40_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_40_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_40_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_40_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_39_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_39_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_39_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_39_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_38_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_38_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_38_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_38_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_37_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_37_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_37_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_37_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_36_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_36_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_36_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_36_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_35_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_35_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_35_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_35_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_34_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_34_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_34_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_34_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_33_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_33_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_33_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_33_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_32_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_32_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_32_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_32_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_31_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_31_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_31_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_31_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_30_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_30_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_30_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_30_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_29_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_29_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_29_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_29_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_28_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_28_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_28_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_28_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_27_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_27_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_27_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_27_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_26_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_26_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_26_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_26_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_25_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_25_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_25_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_25_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_24_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_24_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_24_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_24_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_23_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_23_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_23_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_23_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_22_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_22_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_22_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_22_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_21_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_21_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_21_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_21_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_20_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_20_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_20_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_20_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_19_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_19_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_19_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_19_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_18_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_18_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_18_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_18_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_17_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_17_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_17_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_17_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_16_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_16_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_16_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_16_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_15_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_15_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_15_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_15_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_14_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_14_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_14_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_14_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_13_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_13_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_13_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_13_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_12_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_12_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_12_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_12_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_11_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_11_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_11_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_11_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_10_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_10_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_10_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_10_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_9_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_9_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_9_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_9_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_8_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_8_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_8_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_8_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_7_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_7_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_7_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_7_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_6_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_6_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_6_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_6_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_5_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_5_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_5_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_5_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_4_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_4_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_4_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_4_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_3_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_3_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_3_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_3_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_2_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_2_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_2_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_2_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_1_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_1_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_1_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_1_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_0_im : STD_LOGIC;
    signal qr_givens_U0_noiseSS_0_im_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_0_im : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_0_im : STD_LOGIC;
    signal ap_channel_done_noiseSS_99_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_99_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_99_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_99_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_98_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_98_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_98_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_98_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_97_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_97_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_97_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_97_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_96_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_96_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_96_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_96_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_95_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_95_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_95_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_95_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_94_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_94_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_94_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_94_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_93_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_93_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_93_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_93_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_92_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_92_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_92_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_92_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_91_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_91_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_91_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_91_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_90_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_90_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_90_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_90_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_89_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_89_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_89_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_89_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_88_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_88_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_88_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_88_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_87_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_87_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_87_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_87_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_86_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_86_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_86_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_86_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_85_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_85_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_85_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_85_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_84_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_84_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_84_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_84_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_83_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_83_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_83_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_83_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_82_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_82_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_82_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_82_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_81_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_81_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_81_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_81_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_80_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_80_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_80_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_80_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_79_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_79_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_79_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_79_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_78_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_78_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_78_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_78_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_77_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_77_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_77_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_77_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_76_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_76_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_76_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_76_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_75_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_75_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_75_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_75_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_74_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_74_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_74_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_74_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_73_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_73_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_73_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_73_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_72_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_72_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_72_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_72_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_71_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_71_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_71_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_71_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_70_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_70_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_70_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_70_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_69_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_69_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_69_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_69_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_68_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_68_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_68_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_68_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_67_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_67_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_67_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_67_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_66_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_66_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_66_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_66_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_65_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_65_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_65_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_65_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_64_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_64_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_64_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_64_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_63_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_63_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_63_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_63_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_62_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_62_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_62_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_62_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_61_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_61_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_61_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_61_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_60_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_60_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_60_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_60_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_59_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_59_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_59_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_59_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_58_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_58_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_58_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_58_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_57_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_57_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_57_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_57_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_56_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_56_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_56_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_56_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_55_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_55_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_55_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_55_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_54_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_54_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_54_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_54_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_53_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_53_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_53_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_53_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_52_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_52_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_52_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_52_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_51_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_51_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_51_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_51_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_50_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_50_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_50_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_50_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_49_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_49_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_49_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_49_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_48_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_48_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_48_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_48_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_47_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_47_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_47_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_47_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_46_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_46_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_46_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_46_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_45_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_45_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_45_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_45_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_44_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_44_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_44_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_44_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_43_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_43_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_43_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_43_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_42_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_42_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_42_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_42_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_41_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_41_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_41_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_41_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_40_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_40_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_40_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_40_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_39_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_39_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_39_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_39_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_38_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_38_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_38_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_38_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_37_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_37_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_37_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_37_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_36_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_36_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_36_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_36_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_35_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_35_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_35_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_35_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_34_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_34_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_34_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_34_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_33_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_33_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_33_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_33_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_32_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_32_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_32_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_32_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_31_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_31_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_31_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_31_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_30_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_30_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_30_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_30_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_29_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_29_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_29_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_29_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_28_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_28_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_28_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_28_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_27_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_27_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_27_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_27_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_26_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_26_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_26_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_26_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_25_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_25_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_25_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_25_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_24_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_24_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_24_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_24_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_23_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_23_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_23_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_23_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_22_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_22_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_22_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_22_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_21_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_21_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_21_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_21_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_20_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_20_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_20_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_20_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_19_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_19_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_19_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_19_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_18_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_18_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_18_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_18_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_17_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_17_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_17_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_17_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_16_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_16_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_16_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_16_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_15_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_15_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_15_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_15_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_14_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_14_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_14_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_14_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_13_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_13_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_13_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_13_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_12_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_12_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_12_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_12_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_11_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_11_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_11_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_11_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_10_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_10_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_10_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_10_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_9_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_9_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_9_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_9_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_8_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_8_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_8_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_8_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_7_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_7_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_7_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_7_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_6_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_6_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_6_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_6_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_5_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_5_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_5_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_5_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_4_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_4_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_4_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_4_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_3_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_3_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_3_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_3_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_2_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_2_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_2_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_2_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_1_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_1_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_1_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_1_re : STD_LOGIC;
    signal ap_channel_done_noiseSS_0_re : STD_LOGIC;
    signal qr_givens_U0_noiseSS_0_re_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_noiseSS_0_re : STD_LOGIC := '0';
    signal ap_sync_channel_write_noiseSS_0_re : STD_LOGIC;
    signal MSG_U0_ap_start : STD_LOGIC;
    signal MSG_U0_ap_done : STD_LOGIC;
    signal MSG_U0_ap_continue : STD_LOGIC;
    signal MSG_U0_ap_idle : STD_LOGIC;
    signal MSG_U0_ap_ready : STD_LOGIC;
    signal MSG_U0_noiseSS_0_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_0_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_1_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_1_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_2_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_2_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_3_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_3_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_4_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_4_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_5_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_5_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_6_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_6_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_7_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_7_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_8_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_8_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_9_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_9_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_10_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_10_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_11_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_11_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_12_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_12_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_13_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_13_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_14_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_14_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_15_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_15_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_16_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_16_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_17_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_17_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_18_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_18_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_19_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_19_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_20_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_20_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_21_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_21_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_22_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_22_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_23_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_23_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_24_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_24_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_25_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_25_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_26_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_26_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_27_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_27_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_28_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_28_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_29_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_29_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_30_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_30_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_31_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_31_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_32_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_32_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_33_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_33_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_34_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_34_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_35_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_35_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_36_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_36_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_37_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_37_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_38_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_38_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_39_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_39_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_40_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_40_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_41_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_41_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_42_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_42_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_43_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_43_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_44_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_44_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_45_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_45_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_46_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_46_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_47_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_47_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_48_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_48_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_49_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_49_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_50_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_50_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_51_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_51_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_52_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_52_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_53_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_53_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_54_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_54_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_55_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_55_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_56_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_56_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_57_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_57_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_58_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_58_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_59_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_59_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_60_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_60_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_61_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_61_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_62_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_62_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_63_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_63_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_64_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_64_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_65_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_65_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_66_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_66_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_67_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_67_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_68_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_68_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_69_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_69_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_70_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_70_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_71_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_71_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_72_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_72_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_73_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_73_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_74_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_74_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_75_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_75_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_76_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_76_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_77_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_77_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_78_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_78_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_79_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_79_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_80_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_80_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_81_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_81_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_82_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_82_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_83_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_83_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_84_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_84_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_85_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_85_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_86_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_86_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_87_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_87_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_88_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_88_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_89_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_89_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_90_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_90_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_91_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_91_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_92_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_92_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_93_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_93_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_94_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_94_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_95_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_95_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_96_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_96_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_97_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_97_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_98_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_98_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_99_re_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_99_re_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_0_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_0_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_1_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_1_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_2_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_2_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_3_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_3_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_4_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_4_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_5_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_5_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_6_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_6_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_7_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_7_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_8_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_8_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_9_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_9_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_10_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_10_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_11_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_11_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_12_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_12_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_13_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_13_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_14_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_14_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_15_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_15_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_16_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_16_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_17_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_17_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_18_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_18_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_19_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_19_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_20_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_20_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_21_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_21_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_22_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_22_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_23_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_23_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_24_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_24_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_25_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_25_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_26_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_26_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_27_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_27_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_28_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_28_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_29_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_29_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_30_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_30_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_31_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_31_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_32_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_32_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_33_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_33_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_34_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_34_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_35_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_35_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_36_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_36_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_37_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_37_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_38_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_38_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_39_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_39_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_40_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_40_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_41_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_41_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_42_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_42_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_43_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_43_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_44_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_44_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_45_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_45_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_46_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_46_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_47_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_47_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_48_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_48_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_49_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_49_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_50_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_50_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_51_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_51_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_52_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_52_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_53_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_53_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_54_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_54_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_55_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_55_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_56_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_56_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_57_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_57_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_58_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_58_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_59_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_59_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_60_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_60_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_61_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_61_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_62_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_62_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_63_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_63_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_64_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_64_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_65_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_65_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_66_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_66_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_67_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_67_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_68_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_68_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_69_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_69_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_70_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_70_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_71_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_71_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_72_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_72_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_73_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_73_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_74_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_74_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_75_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_75_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_76_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_76_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_77_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_77_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_78_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_78_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_79_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_79_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_80_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_80_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_81_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_81_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_82_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_82_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_83_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_83_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_84_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_84_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_85_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_85_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_86_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_86_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_87_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_87_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_88_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_88_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_89_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_89_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_90_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_90_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_91_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_91_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_92_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_92_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_93_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_93_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_94_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_94_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_95_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_95_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_96_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_96_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_97_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_97_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_98_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_98_im_ce0 : STD_LOGIC;
    signal MSG_U0_noiseSS_99_im_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal MSG_U0_noiseSS_99_im_ce0 : STD_LOGIC;
    signal MSG_U0_out_r_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal MSG_U0_out_r_TVALID : STD_LOGIC;
    signal MSG_U0_out_r_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal inMAT_re_i_full_n : STD_LOGIC;
    signal inMAT_re_t_empty_n : STD_LOGIC;
    signal inMAT_re_t_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_re_t_we1 : STD_LOGIC;
    signal inMAT_im_i_full_n : STD_LOGIC;
    signal inMAT_im_t_empty_n : STD_LOGIC;
    signal inMAT_im_t_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal inMAT_im_t_we1 : STD_LOGIC;
    signal matrix1_re_i_full_n : STD_LOGIC;
    signal matrix1_re_t_empty_n : STD_LOGIC;
    signal matrix1_im_i_full_n : STD_LOGIC;
    signal matrix1_im_t_empty_n : STD_LOGIC;
    signal noiseSS_0_re_i_full_n : STD_LOGIC;
    signal noiseSS_0_re_t_empty_n : STD_LOGIC;
    signal noiseSS_1_re_i_full_n : STD_LOGIC;
    signal noiseSS_1_re_t_empty_n : STD_LOGIC;
    signal noiseSS_2_re_i_full_n : STD_LOGIC;
    signal noiseSS_2_re_t_empty_n : STD_LOGIC;
    signal noiseSS_3_re_i_full_n : STD_LOGIC;
    signal noiseSS_3_re_t_empty_n : STD_LOGIC;
    signal noiseSS_4_re_i_full_n : STD_LOGIC;
    signal noiseSS_4_re_t_empty_n : STD_LOGIC;
    signal noiseSS_5_re_i_full_n : STD_LOGIC;
    signal noiseSS_5_re_t_empty_n : STD_LOGIC;
    signal noiseSS_6_re_i_full_n : STD_LOGIC;
    signal noiseSS_6_re_t_empty_n : STD_LOGIC;
    signal noiseSS_7_re_i_full_n : STD_LOGIC;
    signal noiseSS_7_re_t_empty_n : STD_LOGIC;
    signal noiseSS_8_re_i_full_n : STD_LOGIC;
    signal noiseSS_8_re_t_empty_n : STD_LOGIC;
    signal noiseSS_9_re_i_full_n : STD_LOGIC;
    signal noiseSS_9_re_t_empty_n : STD_LOGIC;
    signal noiseSS_10_re_i_full_n : STD_LOGIC;
    signal noiseSS_10_re_t_empty_n : STD_LOGIC;
    signal noiseSS_11_re_i_full_n : STD_LOGIC;
    signal noiseSS_11_re_t_empty_n : STD_LOGIC;
    signal noiseSS_12_re_i_full_n : STD_LOGIC;
    signal noiseSS_12_re_t_empty_n : STD_LOGIC;
    signal noiseSS_13_re_i_full_n : STD_LOGIC;
    signal noiseSS_13_re_t_empty_n : STD_LOGIC;
    signal noiseSS_14_re_i_full_n : STD_LOGIC;
    signal noiseSS_14_re_t_empty_n : STD_LOGIC;
    signal noiseSS_15_re_i_full_n : STD_LOGIC;
    signal noiseSS_15_re_t_empty_n : STD_LOGIC;
    signal noiseSS_16_re_i_full_n : STD_LOGIC;
    signal noiseSS_16_re_t_empty_n : STD_LOGIC;
    signal noiseSS_17_re_i_full_n : STD_LOGIC;
    signal noiseSS_17_re_t_empty_n : STD_LOGIC;
    signal noiseSS_18_re_i_full_n : STD_LOGIC;
    signal noiseSS_18_re_t_empty_n : STD_LOGIC;
    signal noiseSS_19_re_i_full_n : STD_LOGIC;
    signal noiseSS_19_re_t_empty_n : STD_LOGIC;
    signal noiseSS_20_re_i_full_n : STD_LOGIC;
    signal noiseSS_20_re_t_empty_n : STD_LOGIC;
    signal noiseSS_21_re_i_full_n : STD_LOGIC;
    signal noiseSS_21_re_t_empty_n : STD_LOGIC;
    signal noiseSS_22_re_i_full_n : STD_LOGIC;
    signal noiseSS_22_re_t_empty_n : STD_LOGIC;
    signal noiseSS_23_re_i_full_n : STD_LOGIC;
    signal noiseSS_23_re_t_empty_n : STD_LOGIC;
    signal noiseSS_24_re_i_full_n : STD_LOGIC;
    signal noiseSS_24_re_t_empty_n : STD_LOGIC;
    signal noiseSS_25_re_i_full_n : STD_LOGIC;
    signal noiseSS_25_re_t_empty_n : STD_LOGIC;
    signal noiseSS_26_re_i_full_n : STD_LOGIC;
    signal noiseSS_26_re_t_empty_n : STD_LOGIC;
    signal noiseSS_27_re_i_full_n : STD_LOGIC;
    signal noiseSS_27_re_t_empty_n : STD_LOGIC;
    signal noiseSS_28_re_i_full_n : STD_LOGIC;
    signal noiseSS_28_re_t_empty_n : STD_LOGIC;
    signal noiseSS_29_re_i_full_n : STD_LOGIC;
    signal noiseSS_29_re_t_empty_n : STD_LOGIC;
    signal noiseSS_30_re_i_full_n : STD_LOGIC;
    signal noiseSS_30_re_t_empty_n : STD_LOGIC;
    signal noiseSS_31_re_i_full_n : STD_LOGIC;
    signal noiseSS_31_re_t_empty_n : STD_LOGIC;
    signal noiseSS_32_re_i_full_n : STD_LOGIC;
    signal noiseSS_32_re_t_empty_n : STD_LOGIC;
    signal noiseSS_33_re_i_full_n : STD_LOGIC;
    signal noiseSS_33_re_t_empty_n : STD_LOGIC;
    signal noiseSS_34_re_i_full_n : STD_LOGIC;
    signal noiseSS_34_re_t_empty_n : STD_LOGIC;
    signal noiseSS_35_re_i_full_n : STD_LOGIC;
    signal noiseSS_35_re_t_empty_n : STD_LOGIC;
    signal noiseSS_36_re_i_full_n : STD_LOGIC;
    signal noiseSS_36_re_t_empty_n : STD_LOGIC;
    signal noiseSS_37_re_i_full_n : STD_LOGIC;
    signal noiseSS_37_re_t_empty_n : STD_LOGIC;
    signal noiseSS_38_re_i_full_n : STD_LOGIC;
    signal noiseSS_38_re_t_empty_n : STD_LOGIC;
    signal noiseSS_39_re_i_full_n : STD_LOGIC;
    signal noiseSS_39_re_t_empty_n : STD_LOGIC;
    signal noiseSS_40_re_i_full_n : STD_LOGIC;
    signal noiseSS_40_re_t_empty_n : STD_LOGIC;
    signal noiseSS_41_re_i_full_n : STD_LOGIC;
    signal noiseSS_41_re_t_empty_n : STD_LOGIC;
    signal noiseSS_42_re_i_full_n : STD_LOGIC;
    signal noiseSS_42_re_t_empty_n : STD_LOGIC;
    signal noiseSS_43_re_i_full_n : STD_LOGIC;
    signal noiseSS_43_re_t_empty_n : STD_LOGIC;
    signal noiseSS_44_re_i_full_n : STD_LOGIC;
    signal noiseSS_44_re_t_empty_n : STD_LOGIC;
    signal noiseSS_45_re_i_full_n : STD_LOGIC;
    signal noiseSS_45_re_t_empty_n : STD_LOGIC;
    signal noiseSS_46_re_i_full_n : STD_LOGIC;
    signal noiseSS_46_re_t_empty_n : STD_LOGIC;
    signal noiseSS_47_re_i_full_n : STD_LOGIC;
    signal noiseSS_47_re_t_empty_n : STD_LOGIC;
    signal noiseSS_48_re_i_full_n : STD_LOGIC;
    signal noiseSS_48_re_t_empty_n : STD_LOGIC;
    signal noiseSS_49_re_i_full_n : STD_LOGIC;
    signal noiseSS_49_re_t_empty_n : STD_LOGIC;
    signal noiseSS_50_re_i_full_n : STD_LOGIC;
    signal noiseSS_50_re_t_empty_n : STD_LOGIC;
    signal noiseSS_51_re_i_full_n : STD_LOGIC;
    signal noiseSS_51_re_t_empty_n : STD_LOGIC;
    signal noiseSS_52_re_i_full_n : STD_LOGIC;
    signal noiseSS_52_re_t_empty_n : STD_LOGIC;
    signal noiseSS_53_re_i_full_n : STD_LOGIC;
    signal noiseSS_53_re_t_empty_n : STD_LOGIC;
    signal noiseSS_54_re_i_full_n : STD_LOGIC;
    signal noiseSS_54_re_t_empty_n : STD_LOGIC;
    signal noiseSS_55_re_i_full_n : STD_LOGIC;
    signal noiseSS_55_re_t_empty_n : STD_LOGIC;
    signal noiseSS_56_re_i_full_n : STD_LOGIC;
    signal noiseSS_56_re_t_empty_n : STD_LOGIC;
    signal noiseSS_57_re_i_full_n : STD_LOGIC;
    signal noiseSS_57_re_t_empty_n : STD_LOGIC;
    signal noiseSS_58_re_i_full_n : STD_LOGIC;
    signal noiseSS_58_re_t_empty_n : STD_LOGIC;
    signal noiseSS_59_re_i_full_n : STD_LOGIC;
    signal noiseSS_59_re_t_empty_n : STD_LOGIC;
    signal noiseSS_60_re_i_full_n : STD_LOGIC;
    signal noiseSS_60_re_t_empty_n : STD_LOGIC;
    signal noiseSS_61_re_i_full_n : STD_LOGIC;
    signal noiseSS_61_re_t_empty_n : STD_LOGIC;
    signal noiseSS_62_re_i_full_n : STD_LOGIC;
    signal noiseSS_62_re_t_empty_n : STD_LOGIC;
    signal noiseSS_63_re_i_full_n : STD_LOGIC;
    signal noiseSS_63_re_t_empty_n : STD_LOGIC;
    signal noiseSS_64_re_i_full_n : STD_LOGIC;
    signal noiseSS_64_re_t_empty_n : STD_LOGIC;
    signal noiseSS_65_re_i_full_n : STD_LOGIC;
    signal noiseSS_65_re_t_empty_n : STD_LOGIC;
    signal noiseSS_66_re_i_full_n : STD_LOGIC;
    signal noiseSS_66_re_t_empty_n : STD_LOGIC;
    signal noiseSS_67_re_i_full_n : STD_LOGIC;
    signal noiseSS_67_re_t_empty_n : STD_LOGIC;
    signal noiseSS_68_re_i_full_n : STD_LOGIC;
    signal noiseSS_68_re_t_empty_n : STD_LOGIC;
    signal noiseSS_69_re_i_full_n : STD_LOGIC;
    signal noiseSS_69_re_t_empty_n : STD_LOGIC;
    signal noiseSS_70_re_i_full_n : STD_LOGIC;
    signal noiseSS_70_re_t_empty_n : STD_LOGIC;
    signal noiseSS_71_re_i_full_n : STD_LOGIC;
    signal noiseSS_71_re_t_empty_n : STD_LOGIC;
    signal noiseSS_72_re_i_full_n : STD_LOGIC;
    signal noiseSS_72_re_t_empty_n : STD_LOGIC;
    signal noiseSS_73_re_i_full_n : STD_LOGIC;
    signal noiseSS_73_re_t_empty_n : STD_LOGIC;
    signal noiseSS_74_re_i_full_n : STD_LOGIC;
    signal noiseSS_74_re_t_empty_n : STD_LOGIC;
    signal noiseSS_75_re_i_full_n : STD_LOGIC;
    signal noiseSS_75_re_t_empty_n : STD_LOGIC;
    signal noiseSS_76_re_i_full_n : STD_LOGIC;
    signal noiseSS_76_re_t_empty_n : STD_LOGIC;
    signal noiseSS_77_re_i_full_n : STD_LOGIC;
    signal noiseSS_77_re_t_empty_n : STD_LOGIC;
    signal noiseSS_78_re_i_full_n : STD_LOGIC;
    signal noiseSS_78_re_t_empty_n : STD_LOGIC;
    signal noiseSS_79_re_i_full_n : STD_LOGIC;
    signal noiseSS_79_re_t_empty_n : STD_LOGIC;
    signal noiseSS_80_re_i_full_n : STD_LOGIC;
    signal noiseSS_80_re_t_empty_n : STD_LOGIC;
    signal noiseSS_81_re_i_full_n : STD_LOGIC;
    signal noiseSS_81_re_t_empty_n : STD_LOGIC;
    signal noiseSS_82_re_i_full_n : STD_LOGIC;
    signal noiseSS_82_re_t_empty_n : STD_LOGIC;
    signal noiseSS_83_re_i_full_n : STD_LOGIC;
    signal noiseSS_83_re_t_empty_n : STD_LOGIC;
    signal noiseSS_84_re_i_full_n : STD_LOGIC;
    signal noiseSS_84_re_t_empty_n : STD_LOGIC;
    signal noiseSS_85_re_i_full_n : STD_LOGIC;
    signal noiseSS_85_re_t_empty_n : STD_LOGIC;
    signal noiseSS_86_re_i_full_n : STD_LOGIC;
    signal noiseSS_86_re_t_empty_n : STD_LOGIC;
    signal noiseSS_87_re_i_full_n : STD_LOGIC;
    signal noiseSS_87_re_t_empty_n : STD_LOGIC;
    signal noiseSS_88_re_i_full_n : STD_LOGIC;
    signal noiseSS_88_re_t_empty_n : STD_LOGIC;
    signal noiseSS_89_re_i_full_n : STD_LOGIC;
    signal noiseSS_89_re_t_empty_n : STD_LOGIC;
    signal noiseSS_90_re_i_full_n : STD_LOGIC;
    signal noiseSS_90_re_t_empty_n : STD_LOGIC;
    signal noiseSS_91_re_i_full_n : STD_LOGIC;
    signal noiseSS_91_re_t_empty_n : STD_LOGIC;
    signal noiseSS_92_re_i_full_n : STD_LOGIC;
    signal noiseSS_92_re_t_empty_n : STD_LOGIC;
    signal noiseSS_93_re_i_full_n : STD_LOGIC;
    signal noiseSS_93_re_t_empty_n : STD_LOGIC;
    signal noiseSS_94_re_i_full_n : STD_LOGIC;
    signal noiseSS_94_re_t_empty_n : STD_LOGIC;
    signal noiseSS_95_re_i_full_n : STD_LOGIC;
    signal noiseSS_95_re_t_empty_n : STD_LOGIC;
    signal noiseSS_96_re_i_full_n : STD_LOGIC;
    signal noiseSS_96_re_t_empty_n : STD_LOGIC;
    signal noiseSS_97_re_i_full_n : STD_LOGIC;
    signal noiseSS_97_re_t_empty_n : STD_LOGIC;
    signal noiseSS_98_re_i_full_n : STD_LOGIC;
    signal noiseSS_98_re_t_empty_n : STD_LOGIC;
    signal noiseSS_99_re_i_full_n : STD_LOGIC;
    signal noiseSS_99_re_t_empty_n : STD_LOGIC;
    signal noiseSS_0_im_i_full_n : STD_LOGIC;
    signal noiseSS_0_im_t_empty_n : STD_LOGIC;
    signal noiseSS_1_im_i_full_n : STD_LOGIC;
    signal noiseSS_1_im_t_empty_n : STD_LOGIC;
    signal noiseSS_2_im_i_full_n : STD_LOGIC;
    signal noiseSS_2_im_t_empty_n : STD_LOGIC;
    signal noiseSS_3_im_i_full_n : STD_LOGIC;
    signal noiseSS_3_im_t_empty_n : STD_LOGIC;
    signal noiseSS_4_im_i_full_n : STD_LOGIC;
    signal noiseSS_4_im_t_empty_n : STD_LOGIC;
    signal noiseSS_5_im_i_full_n : STD_LOGIC;
    signal noiseSS_5_im_t_empty_n : STD_LOGIC;
    signal noiseSS_6_im_i_full_n : STD_LOGIC;
    signal noiseSS_6_im_t_empty_n : STD_LOGIC;
    signal noiseSS_7_im_i_full_n : STD_LOGIC;
    signal noiseSS_7_im_t_empty_n : STD_LOGIC;
    signal noiseSS_8_im_i_full_n : STD_LOGIC;
    signal noiseSS_8_im_t_empty_n : STD_LOGIC;
    signal noiseSS_9_im_i_full_n : STD_LOGIC;
    signal noiseSS_9_im_t_empty_n : STD_LOGIC;
    signal noiseSS_10_im_i_full_n : STD_LOGIC;
    signal noiseSS_10_im_t_empty_n : STD_LOGIC;
    signal noiseSS_11_im_i_full_n : STD_LOGIC;
    signal noiseSS_11_im_t_empty_n : STD_LOGIC;
    signal noiseSS_12_im_i_full_n : STD_LOGIC;
    signal noiseSS_12_im_t_empty_n : STD_LOGIC;
    signal noiseSS_13_im_i_full_n : STD_LOGIC;
    signal noiseSS_13_im_t_empty_n : STD_LOGIC;
    signal noiseSS_14_im_i_full_n : STD_LOGIC;
    signal noiseSS_14_im_t_empty_n : STD_LOGIC;
    signal noiseSS_15_im_i_full_n : STD_LOGIC;
    signal noiseSS_15_im_t_empty_n : STD_LOGIC;
    signal noiseSS_16_im_i_full_n : STD_LOGIC;
    signal noiseSS_16_im_t_empty_n : STD_LOGIC;
    signal noiseSS_17_im_i_full_n : STD_LOGIC;
    signal noiseSS_17_im_t_empty_n : STD_LOGIC;
    signal noiseSS_18_im_i_full_n : STD_LOGIC;
    signal noiseSS_18_im_t_empty_n : STD_LOGIC;
    signal noiseSS_19_im_i_full_n : STD_LOGIC;
    signal noiseSS_19_im_t_empty_n : STD_LOGIC;
    signal noiseSS_20_im_i_full_n : STD_LOGIC;
    signal noiseSS_20_im_t_empty_n : STD_LOGIC;
    signal noiseSS_21_im_i_full_n : STD_LOGIC;
    signal noiseSS_21_im_t_empty_n : STD_LOGIC;
    signal noiseSS_22_im_i_full_n : STD_LOGIC;
    signal noiseSS_22_im_t_empty_n : STD_LOGIC;
    signal noiseSS_23_im_i_full_n : STD_LOGIC;
    signal noiseSS_23_im_t_empty_n : STD_LOGIC;
    signal noiseSS_24_im_i_full_n : STD_LOGIC;
    signal noiseSS_24_im_t_empty_n : STD_LOGIC;
    signal noiseSS_25_im_i_full_n : STD_LOGIC;
    signal noiseSS_25_im_t_empty_n : STD_LOGIC;
    signal noiseSS_26_im_i_full_n : STD_LOGIC;
    signal noiseSS_26_im_t_empty_n : STD_LOGIC;
    signal noiseSS_27_im_i_full_n : STD_LOGIC;
    signal noiseSS_27_im_t_empty_n : STD_LOGIC;
    signal noiseSS_28_im_i_full_n : STD_LOGIC;
    signal noiseSS_28_im_t_empty_n : STD_LOGIC;
    signal noiseSS_29_im_i_full_n : STD_LOGIC;
    signal noiseSS_29_im_t_empty_n : STD_LOGIC;
    signal noiseSS_30_im_i_full_n : STD_LOGIC;
    signal noiseSS_30_im_t_empty_n : STD_LOGIC;
    signal noiseSS_31_im_i_full_n : STD_LOGIC;
    signal noiseSS_31_im_t_empty_n : STD_LOGIC;
    signal noiseSS_32_im_i_full_n : STD_LOGIC;
    signal noiseSS_32_im_t_empty_n : STD_LOGIC;
    signal noiseSS_33_im_i_full_n : STD_LOGIC;
    signal noiseSS_33_im_t_empty_n : STD_LOGIC;
    signal noiseSS_34_im_i_full_n : STD_LOGIC;
    signal noiseSS_34_im_t_empty_n : STD_LOGIC;
    signal noiseSS_35_im_i_full_n : STD_LOGIC;
    signal noiseSS_35_im_t_empty_n : STD_LOGIC;
    signal noiseSS_36_im_i_full_n : STD_LOGIC;
    signal noiseSS_36_im_t_empty_n : STD_LOGIC;
    signal noiseSS_37_im_i_full_n : STD_LOGIC;
    signal noiseSS_37_im_t_empty_n : STD_LOGIC;
    signal noiseSS_38_im_i_full_n : STD_LOGIC;
    signal noiseSS_38_im_t_empty_n : STD_LOGIC;
    signal noiseSS_39_im_i_full_n : STD_LOGIC;
    signal noiseSS_39_im_t_empty_n : STD_LOGIC;
    signal noiseSS_40_im_i_full_n : STD_LOGIC;
    signal noiseSS_40_im_t_empty_n : STD_LOGIC;
    signal noiseSS_41_im_i_full_n : STD_LOGIC;
    signal noiseSS_41_im_t_empty_n : STD_LOGIC;
    signal noiseSS_42_im_i_full_n : STD_LOGIC;
    signal noiseSS_42_im_t_empty_n : STD_LOGIC;
    signal noiseSS_43_im_i_full_n : STD_LOGIC;
    signal noiseSS_43_im_t_empty_n : STD_LOGIC;
    signal noiseSS_44_im_i_full_n : STD_LOGIC;
    signal noiseSS_44_im_t_empty_n : STD_LOGIC;
    signal noiseSS_45_im_i_full_n : STD_LOGIC;
    signal noiseSS_45_im_t_empty_n : STD_LOGIC;
    signal noiseSS_46_im_i_full_n : STD_LOGIC;
    signal noiseSS_46_im_t_empty_n : STD_LOGIC;
    signal noiseSS_47_im_i_full_n : STD_LOGIC;
    signal noiseSS_47_im_t_empty_n : STD_LOGIC;
    signal noiseSS_48_im_i_full_n : STD_LOGIC;
    signal noiseSS_48_im_t_empty_n : STD_LOGIC;
    signal noiseSS_49_im_i_full_n : STD_LOGIC;
    signal noiseSS_49_im_t_empty_n : STD_LOGIC;
    signal noiseSS_50_im_i_full_n : STD_LOGIC;
    signal noiseSS_50_im_t_empty_n : STD_LOGIC;
    signal noiseSS_51_im_i_full_n : STD_LOGIC;
    signal noiseSS_51_im_t_empty_n : STD_LOGIC;
    signal noiseSS_52_im_i_full_n : STD_LOGIC;
    signal noiseSS_52_im_t_empty_n : STD_LOGIC;
    signal noiseSS_53_im_i_full_n : STD_LOGIC;
    signal noiseSS_53_im_t_empty_n : STD_LOGIC;
    signal noiseSS_54_im_i_full_n : STD_LOGIC;
    signal noiseSS_54_im_t_empty_n : STD_LOGIC;
    signal noiseSS_55_im_i_full_n : STD_LOGIC;
    signal noiseSS_55_im_t_empty_n : STD_LOGIC;
    signal noiseSS_56_im_i_full_n : STD_LOGIC;
    signal noiseSS_56_im_t_empty_n : STD_LOGIC;
    signal noiseSS_57_im_i_full_n : STD_LOGIC;
    signal noiseSS_57_im_t_empty_n : STD_LOGIC;
    signal noiseSS_58_im_i_full_n : STD_LOGIC;
    signal noiseSS_58_im_t_empty_n : STD_LOGIC;
    signal noiseSS_59_im_i_full_n : STD_LOGIC;
    signal noiseSS_59_im_t_empty_n : STD_LOGIC;
    signal noiseSS_60_im_i_full_n : STD_LOGIC;
    signal noiseSS_60_im_t_empty_n : STD_LOGIC;
    signal noiseSS_61_im_i_full_n : STD_LOGIC;
    signal noiseSS_61_im_t_empty_n : STD_LOGIC;
    signal noiseSS_62_im_i_full_n : STD_LOGIC;
    signal noiseSS_62_im_t_empty_n : STD_LOGIC;
    signal noiseSS_63_im_i_full_n : STD_LOGIC;
    signal noiseSS_63_im_t_empty_n : STD_LOGIC;
    signal noiseSS_64_im_i_full_n : STD_LOGIC;
    signal noiseSS_64_im_t_empty_n : STD_LOGIC;
    signal noiseSS_65_im_i_full_n : STD_LOGIC;
    signal noiseSS_65_im_t_empty_n : STD_LOGIC;
    signal noiseSS_66_im_i_full_n : STD_LOGIC;
    signal noiseSS_66_im_t_empty_n : STD_LOGIC;
    signal noiseSS_67_im_i_full_n : STD_LOGIC;
    signal noiseSS_67_im_t_empty_n : STD_LOGIC;
    signal noiseSS_68_im_i_full_n : STD_LOGIC;
    signal noiseSS_68_im_t_empty_n : STD_LOGIC;
    signal noiseSS_69_im_i_full_n : STD_LOGIC;
    signal noiseSS_69_im_t_empty_n : STD_LOGIC;
    signal noiseSS_70_im_i_full_n : STD_LOGIC;
    signal noiseSS_70_im_t_empty_n : STD_LOGIC;
    signal noiseSS_71_im_i_full_n : STD_LOGIC;
    signal noiseSS_71_im_t_empty_n : STD_LOGIC;
    signal noiseSS_72_im_i_full_n : STD_LOGIC;
    signal noiseSS_72_im_t_empty_n : STD_LOGIC;
    signal noiseSS_73_im_i_full_n : STD_LOGIC;
    signal noiseSS_73_im_t_empty_n : STD_LOGIC;
    signal noiseSS_74_im_i_full_n : STD_LOGIC;
    signal noiseSS_74_im_t_empty_n : STD_LOGIC;
    signal noiseSS_75_im_i_full_n : STD_LOGIC;
    signal noiseSS_75_im_t_empty_n : STD_LOGIC;
    signal noiseSS_76_im_i_full_n : STD_LOGIC;
    signal noiseSS_76_im_t_empty_n : STD_LOGIC;
    signal noiseSS_77_im_i_full_n : STD_LOGIC;
    signal noiseSS_77_im_t_empty_n : STD_LOGIC;
    signal noiseSS_78_im_i_full_n : STD_LOGIC;
    signal noiseSS_78_im_t_empty_n : STD_LOGIC;
    signal noiseSS_79_im_i_full_n : STD_LOGIC;
    signal noiseSS_79_im_t_empty_n : STD_LOGIC;
    signal noiseSS_80_im_i_full_n : STD_LOGIC;
    signal noiseSS_80_im_t_empty_n : STD_LOGIC;
    signal noiseSS_81_im_i_full_n : STD_LOGIC;
    signal noiseSS_81_im_t_empty_n : STD_LOGIC;
    signal noiseSS_82_im_i_full_n : STD_LOGIC;
    signal noiseSS_82_im_t_empty_n : STD_LOGIC;
    signal noiseSS_83_im_i_full_n : STD_LOGIC;
    signal noiseSS_83_im_t_empty_n : STD_LOGIC;
    signal noiseSS_84_im_i_full_n : STD_LOGIC;
    signal noiseSS_84_im_t_empty_n : STD_LOGIC;
    signal noiseSS_85_im_i_full_n : STD_LOGIC;
    signal noiseSS_85_im_t_empty_n : STD_LOGIC;
    signal noiseSS_86_im_i_full_n : STD_LOGIC;
    signal noiseSS_86_im_t_empty_n : STD_LOGIC;
    signal noiseSS_87_im_i_full_n : STD_LOGIC;
    signal noiseSS_87_im_t_empty_n : STD_LOGIC;
    signal noiseSS_88_im_i_full_n : STD_LOGIC;
    signal noiseSS_88_im_t_empty_n : STD_LOGIC;
    signal noiseSS_89_im_i_full_n : STD_LOGIC;
    signal noiseSS_89_im_t_empty_n : STD_LOGIC;
    signal noiseSS_90_im_i_full_n : STD_LOGIC;
    signal noiseSS_90_im_t_empty_n : STD_LOGIC;
    signal noiseSS_91_im_i_full_n : STD_LOGIC;
    signal noiseSS_91_im_t_empty_n : STD_LOGIC;
    signal noiseSS_92_im_i_full_n : STD_LOGIC;
    signal noiseSS_92_im_t_empty_n : STD_LOGIC;
    signal noiseSS_93_im_i_full_n : STD_LOGIC;
    signal noiseSS_93_im_t_empty_n : STD_LOGIC;
    signal noiseSS_94_im_i_full_n : STD_LOGIC;
    signal noiseSS_94_im_t_empty_n : STD_LOGIC;
    signal noiseSS_95_im_i_full_n : STD_LOGIC;
    signal noiseSS_95_im_t_empty_n : STD_LOGIC;
    signal noiseSS_96_im_i_full_n : STD_LOGIC;
    signal noiseSS_96_im_t_empty_n : STD_LOGIC;
    signal noiseSS_97_im_i_full_n : STD_LOGIC;
    signal noiseSS_97_im_t_empty_n : STD_LOGIC;
    signal noiseSS_98_im_i_full_n : STD_LOGIC;
    signal noiseSS_98_im_t_empty_n : STD_LOGIC;
    signal noiseSS_99_im_i_full_n : STD_LOGIC;
    signal noiseSS_99_im_t_empty_n : STD_LOGIC;
    signal inputdatamover_U0_start_full_n : STD_LOGIC;
    signal inputdatamover_U0_start_write : STD_LOGIC;
    signal AutoCorrelation_U0_start_full_n : STD_LOGIC;
    signal AutoCorrelation_U0_start_write : STD_LOGIC;
    signal qr_givens_U0_start_full_n : STD_LOGIC;
    signal qr_givens_U0_start_write : STD_LOGIC;
    signal MSG_U0_start_full_n : STD_LOGIC;
    signal MSG_U0_start_write : STD_LOGIC;

    component inputdatamover IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_r_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        in_r_TVALID : IN STD_LOGIC;
        in_r_TREADY : OUT STD_LOGIC;
        in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        out_strm_re_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_strm_re_ce0 : OUT STD_LOGIC;
        out_strm_re_we0 : OUT STD_LOGIC;
        out_strm_re_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_strm_im_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_strm_im_ce0 : OUT STD_LOGIC;
        out_strm_im_we0 : OUT STD_LOGIC;
        out_strm_im_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component AutoCorrelation IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rec_sig_re_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rec_sig_re_ce0 : OUT STD_LOGIC;
        rec_sig_re_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        rec_sig_re_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rec_sig_re_ce1 : OUT STD_LOGIC;
        rec_sig_re_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        rec_sig_im_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rec_sig_im_ce0 : OUT STD_LOGIC;
        rec_sig_im_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        rec_sig_im_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rec_sig_im_ce1 : OUT STD_LOGIC;
        rec_sig_im_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        matrix1_re_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        matrix1_re_ce0 : OUT STD_LOGIC;
        matrix1_re_we0 : OUT STD_LOGIC;
        matrix1_re_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        matrix1_re_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        matrix1_im_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        matrix1_im_ce0 : OUT STD_LOGIC;
        matrix1_im_we0 : OUT STD_LOGIC;
        matrix1_im_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        matrix1_im_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component qr_givens IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_re_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_re_ce0 : OUT STD_LOGIC;
        A_re_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_im_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        A_im_ce0 : OUT STD_LOGIC;
        A_im_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        noiseSS_0_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_0_re_ce0 : OUT STD_LOGIC;
        noiseSS_0_re_we0 : OUT STD_LOGIC;
        noiseSS_0_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_1_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_1_re_ce0 : OUT STD_LOGIC;
        noiseSS_1_re_we0 : OUT STD_LOGIC;
        noiseSS_1_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_2_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_2_re_ce0 : OUT STD_LOGIC;
        noiseSS_2_re_we0 : OUT STD_LOGIC;
        noiseSS_2_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_3_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_3_re_ce0 : OUT STD_LOGIC;
        noiseSS_3_re_we0 : OUT STD_LOGIC;
        noiseSS_3_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_4_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_4_re_ce0 : OUT STD_LOGIC;
        noiseSS_4_re_we0 : OUT STD_LOGIC;
        noiseSS_4_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_5_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_5_re_ce0 : OUT STD_LOGIC;
        noiseSS_5_re_we0 : OUT STD_LOGIC;
        noiseSS_5_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_6_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_6_re_ce0 : OUT STD_LOGIC;
        noiseSS_6_re_we0 : OUT STD_LOGIC;
        noiseSS_6_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_7_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_7_re_ce0 : OUT STD_LOGIC;
        noiseSS_7_re_we0 : OUT STD_LOGIC;
        noiseSS_7_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_8_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_8_re_ce0 : OUT STD_LOGIC;
        noiseSS_8_re_we0 : OUT STD_LOGIC;
        noiseSS_8_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_9_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_9_re_ce0 : OUT STD_LOGIC;
        noiseSS_9_re_we0 : OUT STD_LOGIC;
        noiseSS_9_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_10_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_10_re_ce0 : OUT STD_LOGIC;
        noiseSS_10_re_we0 : OUT STD_LOGIC;
        noiseSS_10_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_11_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_11_re_ce0 : OUT STD_LOGIC;
        noiseSS_11_re_we0 : OUT STD_LOGIC;
        noiseSS_11_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_12_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_12_re_ce0 : OUT STD_LOGIC;
        noiseSS_12_re_we0 : OUT STD_LOGIC;
        noiseSS_12_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_13_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_13_re_ce0 : OUT STD_LOGIC;
        noiseSS_13_re_we0 : OUT STD_LOGIC;
        noiseSS_13_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_14_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_14_re_ce0 : OUT STD_LOGIC;
        noiseSS_14_re_we0 : OUT STD_LOGIC;
        noiseSS_14_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_15_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_15_re_ce0 : OUT STD_LOGIC;
        noiseSS_15_re_we0 : OUT STD_LOGIC;
        noiseSS_15_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_16_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_16_re_ce0 : OUT STD_LOGIC;
        noiseSS_16_re_we0 : OUT STD_LOGIC;
        noiseSS_16_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_17_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_17_re_ce0 : OUT STD_LOGIC;
        noiseSS_17_re_we0 : OUT STD_LOGIC;
        noiseSS_17_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_18_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_18_re_ce0 : OUT STD_LOGIC;
        noiseSS_18_re_we0 : OUT STD_LOGIC;
        noiseSS_18_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_19_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_19_re_ce0 : OUT STD_LOGIC;
        noiseSS_19_re_we0 : OUT STD_LOGIC;
        noiseSS_19_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_20_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_20_re_ce0 : OUT STD_LOGIC;
        noiseSS_20_re_we0 : OUT STD_LOGIC;
        noiseSS_20_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_21_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_21_re_ce0 : OUT STD_LOGIC;
        noiseSS_21_re_we0 : OUT STD_LOGIC;
        noiseSS_21_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_22_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_22_re_ce0 : OUT STD_LOGIC;
        noiseSS_22_re_we0 : OUT STD_LOGIC;
        noiseSS_22_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_23_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_23_re_ce0 : OUT STD_LOGIC;
        noiseSS_23_re_we0 : OUT STD_LOGIC;
        noiseSS_23_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_24_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_24_re_ce0 : OUT STD_LOGIC;
        noiseSS_24_re_we0 : OUT STD_LOGIC;
        noiseSS_24_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_25_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_25_re_ce0 : OUT STD_LOGIC;
        noiseSS_25_re_we0 : OUT STD_LOGIC;
        noiseSS_25_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_26_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_26_re_ce0 : OUT STD_LOGIC;
        noiseSS_26_re_we0 : OUT STD_LOGIC;
        noiseSS_26_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_27_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_27_re_ce0 : OUT STD_LOGIC;
        noiseSS_27_re_we0 : OUT STD_LOGIC;
        noiseSS_27_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_28_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_28_re_ce0 : OUT STD_LOGIC;
        noiseSS_28_re_we0 : OUT STD_LOGIC;
        noiseSS_28_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_29_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_29_re_ce0 : OUT STD_LOGIC;
        noiseSS_29_re_we0 : OUT STD_LOGIC;
        noiseSS_29_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_30_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_30_re_ce0 : OUT STD_LOGIC;
        noiseSS_30_re_we0 : OUT STD_LOGIC;
        noiseSS_30_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_31_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_31_re_ce0 : OUT STD_LOGIC;
        noiseSS_31_re_we0 : OUT STD_LOGIC;
        noiseSS_31_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_32_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_32_re_ce0 : OUT STD_LOGIC;
        noiseSS_32_re_we0 : OUT STD_LOGIC;
        noiseSS_32_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_33_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_33_re_ce0 : OUT STD_LOGIC;
        noiseSS_33_re_we0 : OUT STD_LOGIC;
        noiseSS_33_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_34_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_34_re_ce0 : OUT STD_LOGIC;
        noiseSS_34_re_we0 : OUT STD_LOGIC;
        noiseSS_34_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_35_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_35_re_ce0 : OUT STD_LOGIC;
        noiseSS_35_re_we0 : OUT STD_LOGIC;
        noiseSS_35_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_36_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_36_re_ce0 : OUT STD_LOGIC;
        noiseSS_36_re_we0 : OUT STD_LOGIC;
        noiseSS_36_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_37_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_37_re_ce0 : OUT STD_LOGIC;
        noiseSS_37_re_we0 : OUT STD_LOGIC;
        noiseSS_37_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_38_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_38_re_ce0 : OUT STD_LOGIC;
        noiseSS_38_re_we0 : OUT STD_LOGIC;
        noiseSS_38_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_39_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_39_re_ce0 : OUT STD_LOGIC;
        noiseSS_39_re_we0 : OUT STD_LOGIC;
        noiseSS_39_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_40_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_40_re_ce0 : OUT STD_LOGIC;
        noiseSS_40_re_we0 : OUT STD_LOGIC;
        noiseSS_40_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_41_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_41_re_ce0 : OUT STD_LOGIC;
        noiseSS_41_re_we0 : OUT STD_LOGIC;
        noiseSS_41_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_42_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_42_re_ce0 : OUT STD_LOGIC;
        noiseSS_42_re_we0 : OUT STD_LOGIC;
        noiseSS_42_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_43_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_43_re_ce0 : OUT STD_LOGIC;
        noiseSS_43_re_we0 : OUT STD_LOGIC;
        noiseSS_43_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_44_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_44_re_ce0 : OUT STD_LOGIC;
        noiseSS_44_re_we0 : OUT STD_LOGIC;
        noiseSS_44_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_45_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_45_re_ce0 : OUT STD_LOGIC;
        noiseSS_45_re_we0 : OUT STD_LOGIC;
        noiseSS_45_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_46_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_46_re_ce0 : OUT STD_LOGIC;
        noiseSS_46_re_we0 : OUT STD_LOGIC;
        noiseSS_46_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_47_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_47_re_ce0 : OUT STD_LOGIC;
        noiseSS_47_re_we0 : OUT STD_LOGIC;
        noiseSS_47_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_48_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_48_re_ce0 : OUT STD_LOGIC;
        noiseSS_48_re_we0 : OUT STD_LOGIC;
        noiseSS_48_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_49_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_49_re_ce0 : OUT STD_LOGIC;
        noiseSS_49_re_we0 : OUT STD_LOGIC;
        noiseSS_49_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_50_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_50_re_ce0 : OUT STD_LOGIC;
        noiseSS_50_re_we0 : OUT STD_LOGIC;
        noiseSS_50_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_51_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_51_re_ce0 : OUT STD_LOGIC;
        noiseSS_51_re_we0 : OUT STD_LOGIC;
        noiseSS_51_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_52_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_52_re_ce0 : OUT STD_LOGIC;
        noiseSS_52_re_we0 : OUT STD_LOGIC;
        noiseSS_52_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_53_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_53_re_ce0 : OUT STD_LOGIC;
        noiseSS_53_re_we0 : OUT STD_LOGIC;
        noiseSS_53_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_54_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_54_re_ce0 : OUT STD_LOGIC;
        noiseSS_54_re_we0 : OUT STD_LOGIC;
        noiseSS_54_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_55_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_55_re_ce0 : OUT STD_LOGIC;
        noiseSS_55_re_we0 : OUT STD_LOGIC;
        noiseSS_55_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_56_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_56_re_ce0 : OUT STD_LOGIC;
        noiseSS_56_re_we0 : OUT STD_LOGIC;
        noiseSS_56_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_57_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_57_re_ce0 : OUT STD_LOGIC;
        noiseSS_57_re_we0 : OUT STD_LOGIC;
        noiseSS_57_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_58_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_58_re_ce0 : OUT STD_LOGIC;
        noiseSS_58_re_we0 : OUT STD_LOGIC;
        noiseSS_58_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_59_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_59_re_ce0 : OUT STD_LOGIC;
        noiseSS_59_re_we0 : OUT STD_LOGIC;
        noiseSS_59_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_60_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_60_re_ce0 : OUT STD_LOGIC;
        noiseSS_60_re_we0 : OUT STD_LOGIC;
        noiseSS_60_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_61_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_61_re_ce0 : OUT STD_LOGIC;
        noiseSS_61_re_we0 : OUT STD_LOGIC;
        noiseSS_61_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_62_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_62_re_ce0 : OUT STD_LOGIC;
        noiseSS_62_re_we0 : OUT STD_LOGIC;
        noiseSS_62_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_63_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_63_re_ce0 : OUT STD_LOGIC;
        noiseSS_63_re_we0 : OUT STD_LOGIC;
        noiseSS_63_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_64_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_64_re_ce0 : OUT STD_LOGIC;
        noiseSS_64_re_we0 : OUT STD_LOGIC;
        noiseSS_64_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_65_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_65_re_ce0 : OUT STD_LOGIC;
        noiseSS_65_re_we0 : OUT STD_LOGIC;
        noiseSS_65_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_66_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_66_re_ce0 : OUT STD_LOGIC;
        noiseSS_66_re_we0 : OUT STD_LOGIC;
        noiseSS_66_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_67_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_67_re_ce0 : OUT STD_LOGIC;
        noiseSS_67_re_we0 : OUT STD_LOGIC;
        noiseSS_67_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_68_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_68_re_ce0 : OUT STD_LOGIC;
        noiseSS_68_re_we0 : OUT STD_LOGIC;
        noiseSS_68_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_69_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_69_re_ce0 : OUT STD_LOGIC;
        noiseSS_69_re_we0 : OUT STD_LOGIC;
        noiseSS_69_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_70_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_70_re_ce0 : OUT STD_LOGIC;
        noiseSS_70_re_we0 : OUT STD_LOGIC;
        noiseSS_70_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_71_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_71_re_ce0 : OUT STD_LOGIC;
        noiseSS_71_re_we0 : OUT STD_LOGIC;
        noiseSS_71_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_72_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_72_re_ce0 : OUT STD_LOGIC;
        noiseSS_72_re_we0 : OUT STD_LOGIC;
        noiseSS_72_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_73_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_73_re_ce0 : OUT STD_LOGIC;
        noiseSS_73_re_we0 : OUT STD_LOGIC;
        noiseSS_73_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_74_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_74_re_ce0 : OUT STD_LOGIC;
        noiseSS_74_re_we0 : OUT STD_LOGIC;
        noiseSS_74_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_75_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_75_re_ce0 : OUT STD_LOGIC;
        noiseSS_75_re_we0 : OUT STD_LOGIC;
        noiseSS_75_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_76_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_76_re_ce0 : OUT STD_LOGIC;
        noiseSS_76_re_we0 : OUT STD_LOGIC;
        noiseSS_76_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_77_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_77_re_ce0 : OUT STD_LOGIC;
        noiseSS_77_re_we0 : OUT STD_LOGIC;
        noiseSS_77_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_78_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_78_re_ce0 : OUT STD_LOGIC;
        noiseSS_78_re_we0 : OUT STD_LOGIC;
        noiseSS_78_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_79_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_79_re_ce0 : OUT STD_LOGIC;
        noiseSS_79_re_we0 : OUT STD_LOGIC;
        noiseSS_79_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_80_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_80_re_ce0 : OUT STD_LOGIC;
        noiseSS_80_re_we0 : OUT STD_LOGIC;
        noiseSS_80_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_81_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_81_re_ce0 : OUT STD_LOGIC;
        noiseSS_81_re_we0 : OUT STD_LOGIC;
        noiseSS_81_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_82_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_82_re_ce0 : OUT STD_LOGIC;
        noiseSS_82_re_we0 : OUT STD_LOGIC;
        noiseSS_82_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_83_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_83_re_ce0 : OUT STD_LOGIC;
        noiseSS_83_re_we0 : OUT STD_LOGIC;
        noiseSS_83_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_84_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_84_re_ce0 : OUT STD_LOGIC;
        noiseSS_84_re_we0 : OUT STD_LOGIC;
        noiseSS_84_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_85_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_85_re_ce0 : OUT STD_LOGIC;
        noiseSS_85_re_we0 : OUT STD_LOGIC;
        noiseSS_85_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_86_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_86_re_ce0 : OUT STD_LOGIC;
        noiseSS_86_re_we0 : OUT STD_LOGIC;
        noiseSS_86_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_87_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_87_re_ce0 : OUT STD_LOGIC;
        noiseSS_87_re_we0 : OUT STD_LOGIC;
        noiseSS_87_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_88_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_88_re_ce0 : OUT STD_LOGIC;
        noiseSS_88_re_we0 : OUT STD_LOGIC;
        noiseSS_88_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_89_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_89_re_ce0 : OUT STD_LOGIC;
        noiseSS_89_re_we0 : OUT STD_LOGIC;
        noiseSS_89_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_90_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_90_re_ce0 : OUT STD_LOGIC;
        noiseSS_90_re_we0 : OUT STD_LOGIC;
        noiseSS_90_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_91_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_91_re_ce0 : OUT STD_LOGIC;
        noiseSS_91_re_we0 : OUT STD_LOGIC;
        noiseSS_91_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_92_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_92_re_ce0 : OUT STD_LOGIC;
        noiseSS_92_re_we0 : OUT STD_LOGIC;
        noiseSS_92_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_93_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_93_re_ce0 : OUT STD_LOGIC;
        noiseSS_93_re_we0 : OUT STD_LOGIC;
        noiseSS_93_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_94_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_94_re_ce0 : OUT STD_LOGIC;
        noiseSS_94_re_we0 : OUT STD_LOGIC;
        noiseSS_94_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_95_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_95_re_ce0 : OUT STD_LOGIC;
        noiseSS_95_re_we0 : OUT STD_LOGIC;
        noiseSS_95_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_96_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_96_re_ce0 : OUT STD_LOGIC;
        noiseSS_96_re_we0 : OUT STD_LOGIC;
        noiseSS_96_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_97_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_97_re_ce0 : OUT STD_LOGIC;
        noiseSS_97_re_we0 : OUT STD_LOGIC;
        noiseSS_97_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_98_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_98_re_ce0 : OUT STD_LOGIC;
        noiseSS_98_re_we0 : OUT STD_LOGIC;
        noiseSS_98_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_99_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_99_re_ce0 : OUT STD_LOGIC;
        noiseSS_99_re_we0 : OUT STD_LOGIC;
        noiseSS_99_re_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_0_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_0_im_ce0 : OUT STD_LOGIC;
        noiseSS_0_im_we0 : OUT STD_LOGIC;
        noiseSS_0_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_1_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_1_im_ce0 : OUT STD_LOGIC;
        noiseSS_1_im_we0 : OUT STD_LOGIC;
        noiseSS_1_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_2_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_2_im_ce0 : OUT STD_LOGIC;
        noiseSS_2_im_we0 : OUT STD_LOGIC;
        noiseSS_2_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_3_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_3_im_ce0 : OUT STD_LOGIC;
        noiseSS_3_im_we0 : OUT STD_LOGIC;
        noiseSS_3_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_4_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_4_im_ce0 : OUT STD_LOGIC;
        noiseSS_4_im_we0 : OUT STD_LOGIC;
        noiseSS_4_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_5_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_5_im_ce0 : OUT STD_LOGIC;
        noiseSS_5_im_we0 : OUT STD_LOGIC;
        noiseSS_5_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_6_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_6_im_ce0 : OUT STD_LOGIC;
        noiseSS_6_im_we0 : OUT STD_LOGIC;
        noiseSS_6_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_7_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_7_im_ce0 : OUT STD_LOGIC;
        noiseSS_7_im_we0 : OUT STD_LOGIC;
        noiseSS_7_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_8_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_8_im_ce0 : OUT STD_LOGIC;
        noiseSS_8_im_we0 : OUT STD_LOGIC;
        noiseSS_8_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_9_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_9_im_ce0 : OUT STD_LOGIC;
        noiseSS_9_im_we0 : OUT STD_LOGIC;
        noiseSS_9_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_10_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_10_im_ce0 : OUT STD_LOGIC;
        noiseSS_10_im_we0 : OUT STD_LOGIC;
        noiseSS_10_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_11_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_11_im_ce0 : OUT STD_LOGIC;
        noiseSS_11_im_we0 : OUT STD_LOGIC;
        noiseSS_11_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_12_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_12_im_ce0 : OUT STD_LOGIC;
        noiseSS_12_im_we0 : OUT STD_LOGIC;
        noiseSS_12_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_13_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_13_im_ce0 : OUT STD_LOGIC;
        noiseSS_13_im_we0 : OUT STD_LOGIC;
        noiseSS_13_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_14_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_14_im_ce0 : OUT STD_LOGIC;
        noiseSS_14_im_we0 : OUT STD_LOGIC;
        noiseSS_14_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_15_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_15_im_ce0 : OUT STD_LOGIC;
        noiseSS_15_im_we0 : OUT STD_LOGIC;
        noiseSS_15_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_16_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_16_im_ce0 : OUT STD_LOGIC;
        noiseSS_16_im_we0 : OUT STD_LOGIC;
        noiseSS_16_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_17_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_17_im_ce0 : OUT STD_LOGIC;
        noiseSS_17_im_we0 : OUT STD_LOGIC;
        noiseSS_17_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_18_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_18_im_ce0 : OUT STD_LOGIC;
        noiseSS_18_im_we0 : OUT STD_LOGIC;
        noiseSS_18_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_19_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_19_im_ce0 : OUT STD_LOGIC;
        noiseSS_19_im_we0 : OUT STD_LOGIC;
        noiseSS_19_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_20_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_20_im_ce0 : OUT STD_LOGIC;
        noiseSS_20_im_we0 : OUT STD_LOGIC;
        noiseSS_20_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_21_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_21_im_ce0 : OUT STD_LOGIC;
        noiseSS_21_im_we0 : OUT STD_LOGIC;
        noiseSS_21_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_22_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_22_im_ce0 : OUT STD_LOGIC;
        noiseSS_22_im_we0 : OUT STD_LOGIC;
        noiseSS_22_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_23_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_23_im_ce0 : OUT STD_LOGIC;
        noiseSS_23_im_we0 : OUT STD_LOGIC;
        noiseSS_23_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_24_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_24_im_ce0 : OUT STD_LOGIC;
        noiseSS_24_im_we0 : OUT STD_LOGIC;
        noiseSS_24_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_25_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_25_im_ce0 : OUT STD_LOGIC;
        noiseSS_25_im_we0 : OUT STD_LOGIC;
        noiseSS_25_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_26_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_26_im_ce0 : OUT STD_LOGIC;
        noiseSS_26_im_we0 : OUT STD_LOGIC;
        noiseSS_26_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_27_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_27_im_ce0 : OUT STD_LOGIC;
        noiseSS_27_im_we0 : OUT STD_LOGIC;
        noiseSS_27_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_28_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_28_im_ce0 : OUT STD_LOGIC;
        noiseSS_28_im_we0 : OUT STD_LOGIC;
        noiseSS_28_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_29_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_29_im_ce0 : OUT STD_LOGIC;
        noiseSS_29_im_we0 : OUT STD_LOGIC;
        noiseSS_29_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_30_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_30_im_ce0 : OUT STD_LOGIC;
        noiseSS_30_im_we0 : OUT STD_LOGIC;
        noiseSS_30_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_31_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_31_im_ce0 : OUT STD_LOGIC;
        noiseSS_31_im_we0 : OUT STD_LOGIC;
        noiseSS_31_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_32_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_32_im_ce0 : OUT STD_LOGIC;
        noiseSS_32_im_we0 : OUT STD_LOGIC;
        noiseSS_32_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_33_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_33_im_ce0 : OUT STD_LOGIC;
        noiseSS_33_im_we0 : OUT STD_LOGIC;
        noiseSS_33_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_34_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_34_im_ce0 : OUT STD_LOGIC;
        noiseSS_34_im_we0 : OUT STD_LOGIC;
        noiseSS_34_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_35_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_35_im_ce0 : OUT STD_LOGIC;
        noiseSS_35_im_we0 : OUT STD_LOGIC;
        noiseSS_35_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_36_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_36_im_ce0 : OUT STD_LOGIC;
        noiseSS_36_im_we0 : OUT STD_LOGIC;
        noiseSS_36_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_37_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_37_im_ce0 : OUT STD_LOGIC;
        noiseSS_37_im_we0 : OUT STD_LOGIC;
        noiseSS_37_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_38_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_38_im_ce0 : OUT STD_LOGIC;
        noiseSS_38_im_we0 : OUT STD_LOGIC;
        noiseSS_38_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_39_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_39_im_ce0 : OUT STD_LOGIC;
        noiseSS_39_im_we0 : OUT STD_LOGIC;
        noiseSS_39_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_40_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_40_im_ce0 : OUT STD_LOGIC;
        noiseSS_40_im_we0 : OUT STD_LOGIC;
        noiseSS_40_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_41_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_41_im_ce0 : OUT STD_LOGIC;
        noiseSS_41_im_we0 : OUT STD_LOGIC;
        noiseSS_41_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_42_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_42_im_ce0 : OUT STD_LOGIC;
        noiseSS_42_im_we0 : OUT STD_LOGIC;
        noiseSS_42_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_43_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_43_im_ce0 : OUT STD_LOGIC;
        noiseSS_43_im_we0 : OUT STD_LOGIC;
        noiseSS_43_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_44_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_44_im_ce0 : OUT STD_LOGIC;
        noiseSS_44_im_we0 : OUT STD_LOGIC;
        noiseSS_44_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_45_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_45_im_ce0 : OUT STD_LOGIC;
        noiseSS_45_im_we0 : OUT STD_LOGIC;
        noiseSS_45_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_46_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_46_im_ce0 : OUT STD_LOGIC;
        noiseSS_46_im_we0 : OUT STD_LOGIC;
        noiseSS_46_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_47_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_47_im_ce0 : OUT STD_LOGIC;
        noiseSS_47_im_we0 : OUT STD_LOGIC;
        noiseSS_47_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_48_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_48_im_ce0 : OUT STD_LOGIC;
        noiseSS_48_im_we0 : OUT STD_LOGIC;
        noiseSS_48_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_49_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_49_im_ce0 : OUT STD_LOGIC;
        noiseSS_49_im_we0 : OUT STD_LOGIC;
        noiseSS_49_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_50_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_50_im_ce0 : OUT STD_LOGIC;
        noiseSS_50_im_we0 : OUT STD_LOGIC;
        noiseSS_50_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_51_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_51_im_ce0 : OUT STD_LOGIC;
        noiseSS_51_im_we0 : OUT STD_LOGIC;
        noiseSS_51_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_52_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_52_im_ce0 : OUT STD_LOGIC;
        noiseSS_52_im_we0 : OUT STD_LOGIC;
        noiseSS_52_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_53_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_53_im_ce0 : OUT STD_LOGIC;
        noiseSS_53_im_we0 : OUT STD_LOGIC;
        noiseSS_53_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_54_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_54_im_ce0 : OUT STD_LOGIC;
        noiseSS_54_im_we0 : OUT STD_LOGIC;
        noiseSS_54_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_55_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_55_im_ce0 : OUT STD_LOGIC;
        noiseSS_55_im_we0 : OUT STD_LOGIC;
        noiseSS_55_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_56_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_56_im_ce0 : OUT STD_LOGIC;
        noiseSS_56_im_we0 : OUT STD_LOGIC;
        noiseSS_56_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_57_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_57_im_ce0 : OUT STD_LOGIC;
        noiseSS_57_im_we0 : OUT STD_LOGIC;
        noiseSS_57_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_58_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_58_im_ce0 : OUT STD_LOGIC;
        noiseSS_58_im_we0 : OUT STD_LOGIC;
        noiseSS_58_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_59_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_59_im_ce0 : OUT STD_LOGIC;
        noiseSS_59_im_we0 : OUT STD_LOGIC;
        noiseSS_59_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_60_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_60_im_ce0 : OUT STD_LOGIC;
        noiseSS_60_im_we0 : OUT STD_LOGIC;
        noiseSS_60_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_61_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_61_im_ce0 : OUT STD_LOGIC;
        noiseSS_61_im_we0 : OUT STD_LOGIC;
        noiseSS_61_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_62_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_62_im_ce0 : OUT STD_LOGIC;
        noiseSS_62_im_we0 : OUT STD_LOGIC;
        noiseSS_62_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_63_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_63_im_ce0 : OUT STD_LOGIC;
        noiseSS_63_im_we0 : OUT STD_LOGIC;
        noiseSS_63_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_64_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_64_im_ce0 : OUT STD_LOGIC;
        noiseSS_64_im_we0 : OUT STD_LOGIC;
        noiseSS_64_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_65_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_65_im_ce0 : OUT STD_LOGIC;
        noiseSS_65_im_we0 : OUT STD_LOGIC;
        noiseSS_65_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_66_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_66_im_ce0 : OUT STD_LOGIC;
        noiseSS_66_im_we0 : OUT STD_LOGIC;
        noiseSS_66_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_67_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_67_im_ce0 : OUT STD_LOGIC;
        noiseSS_67_im_we0 : OUT STD_LOGIC;
        noiseSS_67_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_68_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_68_im_ce0 : OUT STD_LOGIC;
        noiseSS_68_im_we0 : OUT STD_LOGIC;
        noiseSS_68_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_69_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_69_im_ce0 : OUT STD_LOGIC;
        noiseSS_69_im_we0 : OUT STD_LOGIC;
        noiseSS_69_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_70_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_70_im_ce0 : OUT STD_LOGIC;
        noiseSS_70_im_we0 : OUT STD_LOGIC;
        noiseSS_70_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_71_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_71_im_ce0 : OUT STD_LOGIC;
        noiseSS_71_im_we0 : OUT STD_LOGIC;
        noiseSS_71_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_72_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_72_im_ce0 : OUT STD_LOGIC;
        noiseSS_72_im_we0 : OUT STD_LOGIC;
        noiseSS_72_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_73_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_73_im_ce0 : OUT STD_LOGIC;
        noiseSS_73_im_we0 : OUT STD_LOGIC;
        noiseSS_73_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_74_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_74_im_ce0 : OUT STD_LOGIC;
        noiseSS_74_im_we0 : OUT STD_LOGIC;
        noiseSS_74_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_75_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_75_im_ce0 : OUT STD_LOGIC;
        noiseSS_75_im_we0 : OUT STD_LOGIC;
        noiseSS_75_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_76_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_76_im_ce0 : OUT STD_LOGIC;
        noiseSS_76_im_we0 : OUT STD_LOGIC;
        noiseSS_76_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_77_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_77_im_ce0 : OUT STD_LOGIC;
        noiseSS_77_im_we0 : OUT STD_LOGIC;
        noiseSS_77_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_78_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_78_im_ce0 : OUT STD_LOGIC;
        noiseSS_78_im_we0 : OUT STD_LOGIC;
        noiseSS_78_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_79_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_79_im_ce0 : OUT STD_LOGIC;
        noiseSS_79_im_we0 : OUT STD_LOGIC;
        noiseSS_79_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_80_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_80_im_ce0 : OUT STD_LOGIC;
        noiseSS_80_im_we0 : OUT STD_LOGIC;
        noiseSS_80_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_81_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_81_im_ce0 : OUT STD_LOGIC;
        noiseSS_81_im_we0 : OUT STD_LOGIC;
        noiseSS_81_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_82_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_82_im_ce0 : OUT STD_LOGIC;
        noiseSS_82_im_we0 : OUT STD_LOGIC;
        noiseSS_82_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_83_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_83_im_ce0 : OUT STD_LOGIC;
        noiseSS_83_im_we0 : OUT STD_LOGIC;
        noiseSS_83_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_84_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_84_im_ce0 : OUT STD_LOGIC;
        noiseSS_84_im_we0 : OUT STD_LOGIC;
        noiseSS_84_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_85_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_85_im_ce0 : OUT STD_LOGIC;
        noiseSS_85_im_we0 : OUT STD_LOGIC;
        noiseSS_85_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_86_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_86_im_ce0 : OUT STD_LOGIC;
        noiseSS_86_im_we0 : OUT STD_LOGIC;
        noiseSS_86_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_87_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_87_im_ce0 : OUT STD_LOGIC;
        noiseSS_87_im_we0 : OUT STD_LOGIC;
        noiseSS_87_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_88_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_88_im_ce0 : OUT STD_LOGIC;
        noiseSS_88_im_we0 : OUT STD_LOGIC;
        noiseSS_88_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_89_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_89_im_ce0 : OUT STD_LOGIC;
        noiseSS_89_im_we0 : OUT STD_LOGIC;
        noiseSS_89_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_90_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_90_im_ce0 : OUT STD_LOGIC;
        noiseSS_90_im_we0 : OUT STD_LOGIC;
        noiseSS_90_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_91_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_91_im_ce0 : OUT STD_LOGIC;
        noiseSS_91_im_we0 : OUT STD_LOGIC;
        noiseSS_91_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_92_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_92_im_ce0 : OUT STD_LOGIC;
        noiseSS_92_im_we0 : OUT STD_LOGIC;
        noiseSS_92_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_93_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_93_im_ce0 : OUT STD_LOGIC;
        noiseSS_93_im_we0 : OUT STD_LOGIC;
        noiseSS_93_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_94_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_94_im_ce0 : OUT STD_LOGIC;
        noiseSS_94_im_we0 : OUT STD_LOGIC;
        noiseSS_94_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_95_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_95_im_ce0 : OUT STD_LOGIC;
        noiseSS_95_im_we0 : OUT STD_LOGIC;
        noiseSS_95_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_96_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_96_im_ce0 : OUT STD_LOGIC;
        noiseSS_96_im_we0 : OUT STD_LOGIC;
        noiseSS_96_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_97_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_97_im_ce0 : OUT STD_LOGIC;
        noiseSS_97_im_we0 : OUT STD_LOGIC;
        noiseSS_97_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_98_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_98_im_ce0 : OUT STD_LOGIC;
        noiseSS_98_im_we0 : OUT STD_LOGIC;
        noiseSS_98_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_99_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_99_im_ce0 : OUT STD_LOGIC;
        noiseSS_99_im_we0 : OUT STD_LOGIC;
        noiseSS_99_im_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MSG IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        noiseSS_0_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_0_re_ce0 : OUT STD_LOGIC;
        noiseSS_0_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_1_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_1_re_ce0 : OUT STD_LOGIC;
        noiseSS_1_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_2_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_2_re_ce0 : OUT STD_LOGIC;
        noiseSS_2_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_3_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_3_re_ce0 : OUT STD_LOGIC;
        noiseSS_3_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_4_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_4_re_ce0 : OUT STD_LOGIC;
        noiseSS_4_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_5_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_5_re_ce0 : OUT STD_LOGIC;
        noiseSS_5_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_6_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_6_re_ce0 : OUT STD_LOGIC;
        noiseSS_6_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_7_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_7_re_ce0 : OUT STD_LOGIC;
        noiseSS_7_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_8_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_8_re_ce0 : OUT STD_LOGIC;
        noiseSS_8_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_9_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_9_re_ce0 : OUT STD_LOGIC;
        noiseSS_9_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_10_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_10_re_ce0 : OUT STD_LOGIC;
        noiseSS_10_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_11_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_11_re_ce0 : OUT STD_LOGIC;
        noiseSS_11_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_12_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_12_re_ce0 : OUT STD_LOGIC;
        noiseSS_12_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_13_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_13_re_ce0 : OUT STD_LOGIC;
        noiseSS_13_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_14_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_14_re_ce0 : OUT STD_LOGIC;
        noiseSS_14_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_15_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_15_re_ce0 : OUT STD_LOGIC;
        noiseSS_15_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_16_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_16_re_ce0 : OUT STD_LOGIC;
        noiseSS_16_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_17_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_17_re_ce0 : OUT STD_LOGIC;
        noiseSS_17_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_18_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_18_re_ce0 : OUT STD_LOGIC;
        noiseSS_18_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_19_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_19_re_ce0 : OUT STD_LOGIC;
        noiseSS_19_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_20_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_20_re_ce0 : OUT STD_LOGIC;
        noiseSS_20_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_21_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_21_re_ce0 : OUT STD_LOGIC;
        noiseSS_21_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_22_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_22_re_ce0 : OUT STD_LOGIC;
        noiseSS_22_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_23_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_23_re_ce0 : OUT STD_LOGIC;
        noiseSS_23_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_24_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_24_re_ce0 : OUT STD_LOGIC;
        noiseSS_24_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_25_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_25_re_ce0 : OUT STD_LOGIC;
        noiseSS_25_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_26_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_26_re_ce0 : OUT STD_LOGIC;
        noiseSS_26_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_27_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_27_re_ce0 : OUT STD_LOGIC;
        noiseSS_27_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_28_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_28_re_ce0 : OUT STD_LOGIC;
        noiseSS_28_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_29_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_29_re_ce0 : OUT STD_LOGIC;
        noiseSS_29_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_30_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_30_re_ce0 : OUT STD_LOGIC;
        noiseSS_30_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_31_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_31_re_ce0 : OUT STD_LOGIC;
        noiseSS_31_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_32_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_32_re_ce0 : OUT STD_LOGIC;
        noiseSS_32_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_33_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_33_re_ce0 : OUT STD_LOGIC;
        noiseSS_33_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_34_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_34_re_ce0 : OUT STD_LOGIC;
        noiseSS_34_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_35_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_35_re_ce0 : OUT STD_LOGIC;
        noiseSS_35_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_36_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_36_re_ce0 : OUT STD_LOGIC;
        noiseSS_36_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_37_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_37_re_ce0 : OUT STD_LOGIC;
        noiseSS_37_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_38_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_38_re_ce0 : OUT STD_LOGIC;
        noiseSS_38_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_39_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_39_re_ce0 : OUT STD_LOGIC;
        noiseSS_39_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_40_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_40_re_ce0 : OUT STD_LOGIC;
        noiseSS_40_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_41_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_41_re_ce0 : OUT STD_LOGIC;
        noiseSS_41_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_42_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_42_re_ce0 : OUT STD_LOGIC;
        noiseSS_42_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_43_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_43_re_ce0 : OUT STD_LOGIC;
        noiseSS_43_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_44_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_44_re_ce0 : OUT STD_LOGIC;
        noiseSS_44_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_45_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_45_re_ce0 : OUT STD_LOGIC;
        noiseSS_45_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_46_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_46_re_ce0 : OUT STD_LOGIC;
        noiseSS_46_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_47_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_47_re_ce0 : OUT STD_LOGIC;
        noiseSS_47_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_48_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_48_re_ce0 : OUT STD_LOGIC;
        noiseSS_48_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_49_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_49_re_ce0 : OUT STD_LOGIC;
        noiseSS_49_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_50_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_50_re_ce0 : OUT STD_LOGIC;
        noiseSS_50_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_51_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_51_re_ce0 : OUT STD_LOGIC;
        noiseSS_51_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_52_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_52_re_ce0 : OUT STD_LOGIC;
        noiseSS_52_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_53_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_53_re_ce0 : OUT STD_LOGIC;
        noiseSS_53_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_54_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_54_re_ce0 : OUT STD_LOGIC;
        noiseSS_54_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_55_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_55_re_ce0 : OUT STD_LOGIC;
        noiseSS_55_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_56_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_56_re_ce0 : OUT STD_LOGIC;
        noiseSS_56_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_57_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_57_re_ce0 : OUT STD_LOGIC;
        noiseSS_57_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_58_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_58_re_ce0 : OUT STD_LOGIC;
        noiseSS_58_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_59_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_59_re_ce0 : OUT STD_LOGIC;
        noiseSS_59_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_60_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_60_re_ce0 : OUT STD_LOGIC;
        noiseSS_60_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_61_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_61_re_ce0 : OUT STD_LOGIC;
        noiseSS_61_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_62_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_62_re_ce0 : OUT STD_LOGIC;
        noiseSS_62_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_63_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_63_re_ce0 : OUT STD_LOGIC;
        noiseSS_63_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_64_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_64_re_ce0 : OUT STD_LOGIC;
        noiseSS_64_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_65_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_65_re_ce0 : OUT STD_LOGIC;
        noiseSS_65_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_66_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_66_re_ce0 : OUT STD_LOGIC;
        noiseSS_66_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_67_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_67_re_ce0 : OUT STD_LOGIC;
        noiseSS_67_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_68_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_68_re_ce0 : OUT STD_LOGIC;
        noiseSS_68_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_69_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_69_re_ce0 : OUT STD_LOGIC;
        noiseSS_69_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_70_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_70_re_ce0 : OUT STD_LOGIC;
        noiseSS_70_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_71_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_71_re_ce0 : OUT STD_LOGIC;
        noiseSS_71_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_72_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_72_re_ce0 : OUT STD_LOGIC;
        noiseSS_72_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_73_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_73_re_ce0 : OUT STD_LOGIC;
        noiseSS_73_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_74_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_74_re_ce0 : OUT STD_LOGIC;
        noiseSS_74_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_75_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_75_re_ce0 : OUT STD_LOGIC;
        noiseSS_75_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_76_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_76_re_ce0 : OUT STD_LOGIC;
        noiseSS_76_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_77_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_77_re_ce0 : OUT STD_LOGIC;
        noiseSS_77_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_78_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_78_re_ce0 : OUT STD_LOGIC;
        noiseSS_78_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_79_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_79_re_ce0 : OUT STD_LOGIC;
        noiseSS_79_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_80_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_80_re_ce0 : OUT STD_LOGIC;
        noiseSS_80_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_81_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_81_re_ce0 : OUT STD_LOGIC;
        noiseSS_81_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_82_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_82_re_ce0 : OUT STD_LOGIC;
        noiseSS_82_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_83_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_83_re_ce0 : OUT STD_LOGIC;
        noiseSS_83_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_84_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_84_re_ce0 : OUT STD_LOGIC;
        noiseSS_84_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_85_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_85_re_ce0 : OUT STD_LOGIC;
        noiseSS_85_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_86_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_86_re_ce0 : OUT STD_LOGIC;
        noiseSS_86_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_87_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_87_re_ce0 : OUT STD_LOGIC;
        noiseSS_87_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_88_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_88_re_ce0 : OUT STD_LOGIC;
        noiseSS_88_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_89_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_89_re_ce0 : OUT STD_LOGIC;
        noiseSS_89_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_90_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_90_re_ce0 : OUT STD_LOGIC;
        noiseSS_90_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_91_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_91_re_ce0 : OUT STD_LOGIC;
        noiseSS_91_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_92_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_92_re_ce0 : OUT STD_LOGIC;
        noiseSS_92_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_93_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_93_re_ce0 : OUT STD_LOGIC;
        noiseSS_93_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_94_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_94_re_ce0 : OUT STD_LOGIC;
        noiseSS_94_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_95_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_95_re_ce0 : OUT STD_LOGIC;
        noiseSS_95_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_96_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_96_re_ce0 : OUT STD_LOGIC;
        noiseSS_96_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_97_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_97_re_ce0 : OUT STD_LOGIC;
        noiseSS_97_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_98_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_98_re_ce0 : OUT STD_LOGIC;
        noiseSS_98_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_99_re_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_99_re_ce0 : OUT STD_LOGIC;
        noiseSS_99_re_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_0_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_0_im_ce0 : OUT STD_LOGIC;
        noiseSS_0_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_1_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_1_im_ce0 : OUT STD_LOGIC;
        noiseSS_1_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_2_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_2_im_ce0 : OUT STD_LOGIC;
        noiseSS_2_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_3_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_3_im_ce0 : OUT STD_LOGIC;
        noiseSS_3_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_4_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_4_im_ce0 : OUT STD_LOGIC;
        noiseSS_4_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_5_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_5_im_ce0 : OUT STD_LOGIC;
        noiseSS_5_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_6_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_6_im_ce0 : OUT STD_LOGIC;
        noiseSS_6_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_7_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_7_im_ce0 : OUT STD_LOGIC;
        noiseSS_7_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_8_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_8_im_ce0 : OUT STD_LOGIC;
        noiseSS_8_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_9_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_9_im_ce0 : OUT STD_LOGIC;
        noiseSS_9_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_10_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_10_im_ce0 : OUT STD_LOGIC;
        noiseSS_10_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_11_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_11_im_ce0 : OUT STD_LOGIC;
        noiseSS_11_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_12_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_12_im_ce0 : OUT STD_LOGIC;
        noiseSS_12_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_13_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_13_im_ce0 : OUT STD_LOGIC;
        noiseSS_13_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_14_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_14_im_ce0 : OUT STD_LOGIC;
        noiseSS_14_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_15_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_15_im_ce0 : OUT STD_LOGIC;
        noiseSS_15_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_16_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_16_im_ce0 : OUT STD_LOGIC;
        noiseSS_16_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_17_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_17_im_ce0 : OUT STD_LOGIC;
        noiseSS_17_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_18_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_18_im_ce0 : OUT STD_LOGIC;
        noiseSS_18_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_19_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_19_im_ce0 : OUT STD_LOGIC;
        noiseSS_19_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_20_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_20_im_ce0 : OUT STD_LOGIC;
        noiseSS_20_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_21_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_21_im_ce0 : OUT STD_LOGIC;
        noiseSS_21_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_22_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_22_im_ce0 : OUT STD_LOGIC;
        noiseSS_22_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_23_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_23_im_ce0 : OUT STD_LOGIC;
        noiseSS_23_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_24_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_24_im_ce0 : OUT STD_LOGIC;
        noiseSS_24_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_25_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_25_im_ce0 : OUT STD_LOGIC;
        noiseSS_25_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_26_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_26_im_ce0 : OUT STD_LOGIC;
        noiseSS_26_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_27_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_27_im_ce0 : OUT STD_LOGIC;
        noiseSS_27_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_28_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_28_im_ce0 : OUT STD_LOGIC;
        noiseSS_28_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_29_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_29_im_ce0 : OUT STD_LOGIC;
        noiseSS_29_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_30_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_30_im_ce0 : OUT STD_LOGIC;
        noiseSS_30_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_31_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_31_im_ce0 : OUT STD_LOGIC;
        noiseSS_31_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_32_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_32_im_ce0 : OUT STD_LOGIC;
        noiseSS_32_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_33_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_33_im_ce0 : OUT STD_LOGIC;
        noiseSS_33_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_34_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_34_im_ce0 : OUT STD_LOGIC;
        noiseSS_34_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_35_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_35_im_ce0 : OUT STD_LOGIC;
        noiseSS_35_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_36_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_36_im_ce0 : OUT STD_LOGIC;
        noiseSS_36_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_37_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_37_im_ce0 : OUT STD_LOGIC;
        noiseSS_37_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_38_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_38_im_ce0 : OUT STD_LOGIC;
        noiseSS_38_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_39_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_39_im_ce0 : OUT STD_LOGIC;
        noiseSS_39_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_40_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_40_im_ce0 : OUT STD_LOGIC;
        noiseSS_40_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_41_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_41_im_ce0 : OUT STD_LOGIC;
        noiseSS_41_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_42_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_42_im_ce0 : OUT STD_LOGIC;
        noiseSS_42_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_43_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_43_im_ce0 : OUT STD_LOGIC;
        noiseSS_43_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_44_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_44_im_ce0 : OUT STD_LOGIC;
        noiseSS_44_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_45_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_45_im_ce0 : OUT STD_LOGIC;
        noiseSS_45_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_46_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_46_im_ce0 : OUT STD_LOGIC;
        noiseSS_46_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_47_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_47_im_ce0 : OUT STD_LOGIC;
        noiseSS_47_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_48_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_48_im_ce0 : OUT STD_LOGIC;
        noiseSS_48_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_49_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_49_im_ce0 : OUT STD_LOGIC;
        noiseSS_49_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_50_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_50_im_ce0 : OUT STD_LOGIC;
        noiseSS_50_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_51_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_51_im_ce0 : OUT STD_LOGIC;
        noiseSS_51_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_52_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_52_im_ce0 : OUT STD_LOGIC;
        noiseSS_52_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_53_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_53_im_ce0 : OUT STD_LOGIC;
        noiseSS_53_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_54_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_54_im_ce0 : OUT STD_LOGIC;
        noiseSS_54_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_55_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_55_im_ce0 : OUT STD_LOGIC;
        noiseSS_55_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_56_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_56_im_ce0 : OUT STD_LOGIC;
        noiseSS_56_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_57_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_57_im_ce0 : OUT STD_LOGIC;
        noiseSS_57_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_58_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_58_im_ce0 : OUT STD_LOGIC;
        noiseSS_58_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_59_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_59_im_ce0 : OUT STD_LOGIC;
        noiseSS_59_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_60_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_60_im_ce0 : OUT STD_LOGIC;
        noiseSS_60_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_61_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_61_im_ce0 : OUT STD_LOGIC;
        noiseSS_61_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_62_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_62_im_ce0 : OUT STD_LOGIC;
        noiseSS_62_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_63_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_63_im_ce0 : OUT STD_LOGIC;
        noiseSS_63_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_64_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_64_im_ce0 : OUT STD_LOGIC;
        noiseSS_64_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_65_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_65_im_ce0 : OUT STD_LOGIC;
        noiseSS_65_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_66_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_66_im_ce0 : OUT STD_LOGIC;
        noiseSS_66_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_67_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_67_im_ce0 : OUT STD_LOGIC;
        noiseSS_67_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_68_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_68_im_ce0 : OUT STD_LOGIC;
        noiseSS_68_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_69_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_69_im_ce0 : OUT STD_LOGIC;
        noiseSS_69_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_70_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_70_im_ce0 : OUT STD_LOGIC;
        noiseSS_70_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_71_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_71_im_ce0 : OUT STD_LOGIC;
        noiseSS_71_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_72_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_72_im_ce0 : OUT STD_LOGIC;
        noiseSS_72_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_73_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_73_im_ce0 : OUT STD_LOGIC;
        noiseSS_73_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_74_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_74_im_ce0 : OUT STD_LOGIC;
        noiseSS_74_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_75_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_75_im_ce0 : OUT STD_LOGIC;
        noiseSS_75_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_76_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_76_im_ce0 : OUT STD_LOGIC;
        noiseSS_76_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_77_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_77_im_ce0 : OUT STD_LOGIC;
        noiseSS_77_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_78_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_78_im_ce0 : OUT STD_LOGIC;
        noiseSS_78_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_79_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_79_im_ce0 : OUT STD_LOGIC;
        noiseSS_79_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_80_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_80_im_ce0 : OUT STD_LOGIC;
        noiseSS_80_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_81_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_81_im_ce0 : OUT STD_LOGIC;
        noiseSS_81_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_82_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_82_im_ce0 : OUT STD_LOGIC;
        noiseSS_82_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_83_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_83_im_ce0 : OUT STD_LOGIC;
        noiseSS_83_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_84_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_84_im_ce0 : OUT STD_LOGIC;
        noiseSS_84_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_85_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_85_im_ce0 : OUT STD_LOGIC;
        noiseSS_85_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_86_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_86_im_ce0 : OUT STD_LOGIC;
        noiseSS_86_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_87_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_87_im_ce0 : OUT STD_LOGIC;
        noiseSS_87_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_88_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_88_im_ce0 : OUT STD_LOGIC;
        noiseSS_88_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_89_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_89_im_ce0 : OUT STD_LOGIC;
        noiseSS_89_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_90_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_90_im_ce0 : OUT STD_LOGIC;
        noiseSS_90_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_91_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_91_im_ce0 : OUT STD_LOGIC;
        noiseSS_91_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_92_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_92_im_ce0 : OUT STD_LOGIC;
        noiseSS_92_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_93_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_93_im_ce0 : OUT STD_LOGIC;
        noiseSS_93_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_94_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_94_im_ce0 : OUT STD_LOGIC;
        noiseSS_94_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_95_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_95_im_ce0 : OUT STD_LOGIC;
        noiseSS_95_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_96_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_96_im_ce0 : OUT STD_LOGIC;
        noiseSS_96_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_97_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_97_im_ce0 : OUT STD_LOGIC;
        noiseSS_97_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_98_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_98_im_ce0 : OUT STD_LOGIC;
        noiseSS_98_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        noiseSS_99_im_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        noiseSS_99_im_ce0 : OUT STD_LOGIC;
        noiseSS_99_im_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_r_TVALID : OUT STD_LOGIC;
        out_r_TREADY : IN STD_LOGIC;
        out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component MUSIC_top_inMAT_re IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component MUSIC_top_matrix1rcU IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component MUSIC_top_noiseSStde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;



begin
    inMAT_re_U : component MUSIC_top_inMAT_re
    generic map (
        DataWidth => 64,
        AddressRange => 200,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => inputdatamover_U0_out_strm_re_address0,
        i_ce0 => inputdatamover_U0_out_strm_re_ce0,
        i_we0 => inputdatamover_U0_out_strm_re_we0,
        i_d0 => inputdatamover_U0_out_strm_re_d0,
        i_q0 => inMAT_re_i_q0,
        i_address1 => ap_const_lv8_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => inMAT_re_i_q1,
        t_address0 => AutoCorrelation_U0_rec_sig_re_address0,
        t_ce0 => AutoCorrelation_U0_rec_sig_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv64_0,
        t_q0 => inMAT_re_t_q0,
        t_address1 => AutoCorrelation_U0_rec_sig_re_address1,
        t_ce1 => AutoCorrelation_U0_rec_sig_re_ce1,
        t_q1 => inMAT_re_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => inMAT_re_i_full_n,
        i_write => ap_channel_done_inMAT_re,
        t_empty_n => inMAT_re_t_empty_n,
        t_read => AutoCorrelation_U0_ap_ready);

    inMAT_im_U : component MUSIC_top_inMAT_re
    generic map (
        DataWidth => 64,
        AddressRange => 200,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => inputdatamover_U0_out_strm_im_address0,
        i_ce0 => inputdatamover_U0_out_strm_im_ce0,
        i_we0 => inputdatamover_U0_out_strm_im_we0,
        i_d0 => inputdatamover_U0_out_strm_im_d0,
        i_q0 => inMAT_im_i_q0,
        i_address1 => ap_const_lv8_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => inMAT_im_i_q1,
        t_address0 => AutoCorrelation_U0_rec_sig_im_address0,
        t_ce0 => AutoCorrelation_U0_rec_sig_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv64_0,
        t_q0 => inMAT_im_t_q0,
        t_address1 => AutoCorrelation_U0_rec_sig_im_address1,
        t_ce1 => AutoCorrelation_U0_rec_sig_im_ce1,
        t_q1 => inMAT_im_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => inMAT_im_i_full_n,
        i_write => ap_channel_done_inMAT_im,
        t_empty_n => inMAT_im_t_empty_n,
        t_read => AutoCorrelation_U0_ap_ready);

    matrix1_re_U : component MUSIC_top_matrix1rcU
    generic map (
        DataWidth => 64,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => AutoCorrelation_U0_matrix1_re_address0,
        i_ce0 => AutoCorrelation_U0_matrix1_re_ce0,
        i_we0 => AutoCorrelation_U0_matrix1_re_we0,
        i_d0 => AutoCorrelation_U0_matrix1_re_d0,
        i_q0 => matrix1_re_i_q0,
        t_address0 => qr_givens_U0_A_re_address0,
        t_ce0 => qr_givens_U0_A_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv64_0,
        t_q0 => matrix1_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => matrix1_re_i_full_n,
        i_write => ap_channel_done_matrix1_re,
        t_empty_n => matrix1_re_t_empty_n,
        t_read => qr_givens_U0_ap_ready);

    matrix1_im_U : component MUSIC_top_matrix1rcU
    generic map (
        DataWidth => 64,
        AddressRange => 10000,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => AutoCorrelation_U0_matrix1_im_address0,
        i_ce0 => AutoCorrelation_U0_matrix1_im_ce0,
        i_we0 => AutoCorrelation_U0_matrix1_im_we0,
        i_d0 => AutoCorrelation_U0_matrix1_im_d0,
        i_q0 => matrix1_im_i_q0,
        t_address0 => qr_givens_U0_A_im_address0,
        t_ce0 => qr_givens_U0_A_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv64_0,
        t_q0 => matrix1_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => matrix1_im_i_full_n,
        i_write => ap_channel_done_matrix1_im,
        t_empty_n => matrix1_im_t_empty_n,
        t_read => qr_givens_U0_ap_ready);

    noiseSS_0_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_0_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_0_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_0_re_we0,
        i_d0 => qr_givens_U0_noiseSS_0_re_d0,
        i_q0 => noiseSS_0_re_i_q0,
        t_address0 => MSG_U0_noiseSS_0_re_address0,
        t_ce0 => MSG_U0_noiseSS_0_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_0_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_0_re_i_full_n,
        i_write => ap_channel_done_noiseSS_0_re,
        t_empty_n => noiseSS_0_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_1_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_1_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_1_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_1_re_we0,
        i_d0 => qr_givens_U0_noiseSS_1_re_d0,
        i_q0 => noiseSS_1_re_i_q0,
        t_address0 => MSG_U0_noiseSS_1_re_address0,
        t_ce0 => MSG_U0_noiseSS_1_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_1_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_1_re_i_full_n,
        i_write => ap_channel_done_noiseSS_1_re,
        t_empty_n => noiseSS_1_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_2_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_2_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_2_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_2_re_we0,
        i_d0 => qr_givens_U0_noiseSS_2_re_d0,
        i_q0 => noiseSS_2_re_i_q0,
        t_address0 => MSG_U0_noiseSS_2_re_address0,
        t_ce0 => MSG_U0_noiseSS_2_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_2_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_2_re_i_full_n,
        i_write => ap_channel_done_noiseSS_2_re,
        t_empty_n => noiseSS_2_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_3_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_3_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_3_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_3_re_we0,
        i_d0 => qr_givens_U0_noiseSS_3_re_d0,
        i_q0 => noiseSS_3_re_i_q0,
        t_address0 => MSG_U0_noiseSS_3_re_address0,
        t_ce0 => MSG_U0_noiseSS_3_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_3_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_3_re_i_full_n,
        i_write => ap_channel_done_noiseSS_3_re,
        t_empty_n => noiseSS_3_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_4_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_4_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_4_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_4_re_we0,
        i_d0 => qr_givens_U0_noiseSS_4_re_d0,
        i_q0 => noiseSS_4_re_i_q0,
        t_address0 => MSG_U0_noiseSS_4_re_address0,
        t_ce0 => MSG_U0_noiseSS_4_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_4_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_4_re_i_full_n,
        i_write => ap_channel_done_noiseSS_4_re,
        t_empty_n => noiseSS_4_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_5_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_5_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_5_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_5_re_we0,
        i_d0 => qr_givens_U0_noiseSS_5_re_d0,
        i_q0 => noiseSS_5_re_i_q0,
        t_address0 => MSG_U0_noiseSS_5_re_address0,
        t_ce0 => MSG_U0_noiseSS_5_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_5_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_5_re_i_full_n,
        i_write => ap_channel_done_noiseSS_5_re,
        t_empty_n => noiseSS_5_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_6_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_6_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_6_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_6_re_we0,
        i_d0 => qr_givens_U0_noiseSS_6_re_d0,
        i_q0 => noiseSS_6_re_i_q0,
        t_address0 => MSG_U0_noiseSS_6_re_address0,
        t_ce0 => MSG_U0_noiseSS_6_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_6_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_6_re_i_full_n,
        i_write => ap_channel_done_noiseSS_6_re,
        t_empty_n => noiseSS_6_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_7_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_7_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_7_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_7_re_we0,
        i_d0 => qr_givens_U0_noiseSS_7_re_d0,
        i_q0 => noiseSS_7_re_i_q0,
        t_address0 => MSG_U0_noiseSS_7_re_address0,
        t_ce0 => MSG_U0_noiseSS_7_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_7_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_7_re_i_full_n,
        i_write => ap_channel_done_noiseSS_7_re,
        t_empty_n => noiseSS_7_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_8_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_8_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_8_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_8_re_we0,
        i_d0 => qr_givens_U0_noiseSS_8_re_d0,
        i_q0 => noiseSS_8_re_i_q0,
        t_address0 => MSG_U0_noiseSS_8_re_address0,
        t_ce0 => MSG_U0_noiseSS_8_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_8_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_8_re_i_full_n,
        i_write => ap_channel_done_noiseSS_8_re,
        t_empty_n => noiseSS_8_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_9_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_9_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_9_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_9_re_we0,
        i_d0 => qr_givens_U0_noiseSS_9_re_d0,
        i_q0 => noiseSS_9_re_i_q0,
        t_address0 => MSG_U0_noiseSS_9_re_address0,
        t_ce0 => MSG_U0_noiseSS_9_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_9_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_9_re_i_full_n,
        i_write => ap_channel_done_noiseSS_9_re,
        t_empty_n => noiseSS_9_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_10_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_10_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_10_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_10_re_we0,
        i_d0 => qr_givens_U0_noiseSS_10_re_d0,
        i_q0 => noiseSS_10_re_i_q0,
        t_address0 => MSG_U0_noiseSS_10_re_address0,
        t_ce0 => MSG_U0_noiseSS_10_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_10_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_10_re_i_full_n,
        i_write => ap_channel_done_noiseSS_10_re,
        t_empty_n => noiseSS_10_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_11_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_11_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_11_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_11_re_we0,
        i_d0 => qr_givens_U0_noiseSS_11_re_d0,
        i_q0 => noiseSS_11_re_i_q0,
        t_address0 => MSG_U0_noiseSS_11_re_address0,
        t_ce0 => MSG_U0_noiseSS_11_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_11_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_11_re_i_full_n,
        i_write => ap_channel_done_noiseSS_11_re,
        t_empty_n => noiseSS_11_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_12_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_12_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_12_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_12_re_we0,
        i_d0 => qr_givens_U0_noiseSS_12_re_d0,
        i_q0 => noiseSS_12_re_i_q0,
        t_address0 => MSG_U0_noiseSS_12_re_address0,
        t_ce0 => MSG_U0_noiseSS_12_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_12_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_12_re_i_full_n,
        i_write => ap_channel_done_noiseSS_12_re,
        t_empty_n => noiseSS_12_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_13_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_13_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_13_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_13_re_we0,
        i_d0 => qr_givens_U0_noiseSS_13_re_d0,
        i_q0 => noiseSS_13_re_i_q0,
        t_address0 => MSG_U0_noiseSS_13_re_address0,
        t_ce0 => MSG_U0_noiseSS_13_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_13_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_13_re_i_full_n,
        i_write => ap_channel_done_noiseSS_13_re,
        t_empty_n => noiseSS_13_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_14_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_14_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_14_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_14_re_we0,
        i_d0 => qr_givens_U0_noiseSS_14_re_d0,
        i_q0 => noiseSS_14_re_i_q0,
        t_address0 => MSG_U0_noiseSS_14_re_address0,
        t_ce0 => MSG_U0_noiseSS_14_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_14_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_14_re_i_full_n,
        i_write => ap_channel_done_noiseSS_14_re,
        t_empty_n => noiseSS_14_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_15_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_15_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_15_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_15_re_we0,
        i_d0 => qr_givens_U0_noiseSS_15_re_d0,
        i_q0 => noiseSS_15_re_i_q0,
        t_address0 => MSG_U0_noiseSS_15_re_address0,
        t_ce0 => MSG_U0_noiseSS_15_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_15_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_15_re_i_full_n,
        i_write => ap_channel_done_noiseSS_15_re,
        t_empty_n => noiseSS_15_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_16_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_16_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_16_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_16_re_we0,
        i_d0 => qr_givens_U0_noiseSS_16_re_d0,
        i_q0 => noiseSS_16_re_i_q0,
        t_address0 => MSG_U0_noiseSS_16_re_address0,
        t_ce0 => MSG_U0_noiseSS_16_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_16_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_16_re_i_full_n,
        i_write => ap_channel_done_noiseSS_16_re,
        t_empty_n => noiseSS_16_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_17_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_17_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_17_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_17_re_we0,
        i_d0 => qr_givens_U0_noiseSS_17_re_d0,
        i_q0 => noiseSS_17_re_i_q0,
        t_address0 => MSG_U0_noiseSS_17_re_address0,
        t_ce0 => MSG_U0_noiseSS_17_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_17_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_17_re_i_full_n,
        i_write => ap_channel_done_noiseSS_17_re,
        t_empty_n => noiseSS_17_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_18_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_18_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_18_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_18_re_we0,
        i_d0 => qr_givens_U0_noiseSS_18_re_d0,
        i_q0 => noiseSS_18_re_i_q0,
        t_address0 => MSG_U0_noiseSS_18_re_address0,
        t_ce0 => MSG_U0_noiseSS_18_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_18_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_18_re_i_full_n,
        i_write => ap_channel_done_noiseSS_18_re,
        t_empty_n => noiseSS_18_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_19_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_19_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_19_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_19_re_we0,
        i_d0 => qr_givens_U0_noiseSS_19_re_d0,
        i_q0 => noiseSS_19_re_i_q0,
        t_address0 => MSG_U0_noiseSS_19_re_address0,
        t_ce0 => MSG_U0_noiseSS_19_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_19_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_19_re_i_full_n,
        i_write => ap_channel_done_noiseSS_19_re,
        t_empty_n => noiseSS_19_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_20_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_20_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_20_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_20_re_we0,
        i_d0 => qr_givens_U0_noiseSS_20_re_d0,
        i_q0 => noiseSS_20_re_i_q0,
        t_address0 => MSG_U0_noiseSS_20_re_address0,
        t_ce0 => MSG_U0_noiseSS_20_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_20_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_20_re_i_full_n,
        i_write => ap_channel_done_noiseSS_20_re,
        t_empty_n => noiseSS_20_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_21_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_21_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_21_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_21_re_we0,
        i_d0 => qr_givens_U0_noiseSS_21_re_d0,
        i_q0 => noiseSS_21_re_i_q0,
        t_address0 => MSG_U0_noiseSS_21_re_address0,
        t_ce0 => MSG_U0_noiseSS_21_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_21_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_21_re_i_full_n,
        i_write => ap_channel_done_noiseSS_21_re,
        t_empty_n => noiseSS_21_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_22_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_22_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_22_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_22_re_we0,
        i_d0 => qr_givens_U0_noiseSS_22_re_d0,
        i_q0 => noiseSS_22_re_i_q0,
        t_address0 => MSG_U0_noiseSS_22_re_address0,
        t_ce0 => MSG_U0_noiseSS_22_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_22_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_22_re_i_full_n,
        i_write => ap_channel_done_noiseSS_22_re,
        t_empty_n => noiseSS_22_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_23_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_23_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_23_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_23_re_we0,
        i_d0 => qr_givens_U0_noiseSS_23_re_d0,
        i_q0 => noiseSS_23_re_i_q0,
        t_address0 => MSG_U0_noiseSS_23_re_address0,
        t_ce0 => MSG_U0_noiseSS_23_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_23_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_23_re_i_full_n,
        i_write => ap_channel_done_noiseSS_23_re,
        t_empty_n => noiseSS_23_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_24_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_24_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_24_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_24_re_we0,
        i_d0 => qr_givens_U0_noiseSS_24_re_d0,
        i_q0 => noiseSS_24_re_i_q0,
        t_address0 => MSG_U0_noiseSS_24_re_address0,
        t_ce0 => MSG_U0_noiseSS_24_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_24_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_24_re_i_full_n,
        i_write => ap_channel_done_noiseSS_24_re,
        t_empty_n => noiseSS_24_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_25_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_25_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_25_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_25_re_we0,
        i_d0 => qr_givens_U0_noiseSS_25_re_d0,
        i_q0 => noiseSS_25_re_i_q0,
        t_address0 => MSG_U0_noiseSS_25_re_address0,
        t_ce0 => MSG_U0_noiseSS_25_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_25_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_25_re_i_full_n,
        i_write => ap_channel_done_noiseSS_25_re,
        t_empty_n => noiseSS_25_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_26_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_26_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_26_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_26_re_we0,
        i_d0 => qr_givens_U0_noiseSS_26_re_d0,
        i_q0 => noiseSS_26_re_i_q0,
        t_address0 => MSG_U0_noiseSS_26_re_address0,
        t_ce0 => MSG_U0_noiseSS_26_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_26_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_26_re_i_full_n,
        i_write => ap_channel_done_noiseSS_26_re,
        t_empty_n => noiseSS_26_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_27_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_27_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_27_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_27_re_we0,
        i_d0 => qr_givens_U0_noiseSS_27_re_d0,
        i_q0 => noiseSS_27_re_i_q0,
        t_address0 => MSG_U0_noiseSS_27_re_address0,
        t_ce0 => MSG_U0_noiseSS_27_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_27_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_27_re_i_full_n,
        i_write => ap_channel_done_noiseSS_27_re,
        t_empty_n => noiseSS_27_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_28_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_28_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_28_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_28_re_we0,
        i_d0 => qr_givens_U0_noiseSS_28_re_d0,
        i_q0 => noiseSS_28_re_i_q0,
        t_address0 => MSG_U0_noiseSS_28_re_address0,
        t_ce0 => MSG_U0_noiseSS_28_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_28_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_28_re_i_full_n,
        i_write => ap_channel_done_noiseSS_28_re,
        t_empty_n => noiseSS_28_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_29_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_29_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_29_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_29_re_we0,
        i_d0 => qr_givens_U0_noiseSS_29_re_d0,
        i_q0 => noiseSS_29_re_i_q0,
        t_address0 => MSG_U0_noiseSS_29_re_address0,
        t_ce0 => MSG_U0_noiseSS_29_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_29_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_29_re_i_full_n,
        i_write => ap_channel_done_noiseSS_29_re,
        t_empty_n => noiseSS_29_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_30_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_30_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_30_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_30_re_we0,
        i_d0 => qr_givens_U0_noiseSS_30_re_d0,
        i_q0 => noiseSS_30_re_i_q0,
        t_address0 => MSG_U0_noiseSS_30_re_address0,
        t_ce0 => MSG_U0_noiseSS_30_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_30_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_30_re_i_full_n,
        i_write => ap_channel_done_noiseSS_30_re,
        t_empty_n => noiseSS_30_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_31_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_31_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_31_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_31_re_we0,
        i_d0 => qr_givens_U0_noiseSS_31_re_d0,
        i_q0 => noiseSS_31_re_i_q0,
        t_address0 => MSG_U0_noiseSS_31_re_address0,
        t_ce0 => MSG_U0_noiseSS_31_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_31_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_31_re_i_full_n,
        i_write => ap_channel_done_noiseSS_31_re,
        t_empty_n => noiseSS_31_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_32_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_32_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_32_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_32_re_we0,
        i_d0 => qr_givens_U0_noiseSS_32_re_d0,
        i_q0 => noiseSS_32_re_i_q0,
        t_address0 => MSG_U0_noiseSS_32_re_address0,
        t_ce0 => MSG_U0_noiseSS_32_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_32_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_32_re_i_full_n,
        i_write => ap_channel_done_noiseSS_32_re,
        t_empty_n => noiseSS_32_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_33_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_33_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_33_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_33_re_we0,
        i_d0 => qr_givens_U0_noiseSS_33_re_d0,
        i_q0 => noiseSS_33_re_i_q0,
        t_address0 => MSG_U0_noiseSS_33_re_address0,
        t_ce0 => MSG_U0_noiseSS_33_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_33_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_33_re_i_full_n,
        i_write => ap_channel_done_noiseSS_33_re,
        t_empty_n => noiseSS_33_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_34_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_34_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_34_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_34_re_we0,
        i_d0 => qr_givens_U0_noiseSS_34_re_d0,
        i_q0 => noiseSS_34_re_i_q0,
        t_address0 => MSG_U0_noiseSS_34_re_address0,
        t_ce0 => MSG_U0_noiseSS_34_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_34_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_34_re_i_full_n,
        i_write => ap_channel_done_noiseSS_34_re,
        t_empty_n => noiseSS_34_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_35_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_35_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_35_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_35_re_we0,
        i_d0 => qr_givens_U0_noiseSS_35_re_d0,
        i_q0 => noiseSS_35_re_i_q0,
        t_address0 => MSG_U0_noiseSS_35_re_address0,
        t_ce0 => MSG_U0_noiseSS_35_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_35_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_35_re_i_full_n,
        i_write => ap_channel_done_noiseSS_35_re,
        t_empty_n => noiseSS_35_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_36_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_36_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_36_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_36_re_we0,
        i_d0 => qr_givens_U0_noiseSS_36_re_d0,
        i_q0 => noiseSS_36_re_i_q0,
        t_address0 => MSG_U0_noiseSS_36_re_address0,
        t_ce0 => MSG_U0_noiseSS_36_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_36_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_36_re_i_full_n,
        i_write => ap_channel_done_noiseSS_36_re,
        t_empty_n => noiseSS_36_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_37_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_37_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_37_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_37_re_we0,
        i_d0 => qr_givens_U0_noiseSS_37_re_d0,
        i_q0 => noiseSS_37_re_i_q0,
        t_address0 => MSG_U0_noiseSS_37_re_address0,
        t_ce0 => MSG_U0_noiseSS_37_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_37_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_37_re_i_full_n,
        i_write => ap_channel_done_noiseSS_37_re,
        t_empty_n => noiseSS_37_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_38_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_38_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_38_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_38_re_we0,
        i_d0 => qr_givens_U0_noiseSS_38_re_d0,
        i_q0 => noiseSS_38_re_i_q0,
        t_address0 => MSG_U0_noiseSS_38_re_address0,
        t_ce0 => MSG_U0_noiseSS_38_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_38_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_38_re_i_full_n,
        i_write => ap_channel_done_noiseSS_38_re,
        t_empty_n => noiseSS_38_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_39_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_39_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_39_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_39_re_we0,
        i_d0 => qr_givens_U0_noiseSS_39_re_d0,
        i_q0 => noiseSS_39_re_i_q0,
        t_address0 => MSG_U0_noiseSS_39_re_address0,
        t_ce0 => MSG_U0_noiseSS_39_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_39_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_39_re_i_full_n,
        i_write => ap_channel_done_noiseSS_39_re,
        t_empty_n => noiseSS_39_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_40_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_40_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_40_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_40_re_we0,
        i_d0 => qr_givens_U0_noiseSS_40_re_d0,
        i_q0 => noiseSS_40_re_i_q0,
        t_address0 => MSG_U0_noiseSS_40_re_address0,
        t_ce0 => MSG_U0_noiseSS_40_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_40_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_40_re_i_full_n,
        i_write => ap_channel_done_noiseSS_40_re,
        t_empty_n => noiseSS_40_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_41_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_41_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_41_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_41_re_we0,
        i_d0 => qr_givens_U0_noiseSS_41_re_d0,
        i_q0 => noiseSS_41_re_i_q0,
        t_address0 => MSG_U0_noiseSS_41_re_address0,
        t_ce0 => MSG_U0_noiseSS_41_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_41_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_41_re_i_full_n,
        i_write => ap_channel_done_noiseSS_41_re,
        t_empty_n => noiseSS_41_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_42_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_42_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_42_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_42_re_we0,
        i_d0 => qr_givens_U0_noiseSS_42_re_d0,
        i_q0 => noiseSS_42_re_i_q0,
        t_address0 => MSG_U0_noiseSS_42_re_address0,
        t_ce0 => MSG_U0_noiseSS_42_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_42_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_42_re_i_full_n,
        i_write => ap_channel_done_noiseSS_42_re,
        t_empty_n => noiseSS_42_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_43_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_43_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_43_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_43_re_we0,
        i_d0 => qr_givens_U0_noiseSS_43_re_d0,
        i_q0 => noiseSS_43_re_i_q0,
        t_address0 => MSG_U0_noiseSS_43_re_address0,
        t_ce0 => MSG_U0_noiseSS_43_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_43_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_43_re_i_full_n,
        i_write => ap_channel_done_noiseSS_43_re,
        t_empty_n => noiseSS_43_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_44_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_44_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_44_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_44_re_we0,
        i_d0 => qr_givens_U0_noiseSS_44_re_d0,
        i_q0 => noiseSS_44_re_i_q0,
        t_address0 => MSG_U0_noiseSS_44_re_address0,
        t_ce0 => MSG_U0_noiseSS_44_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_44_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_44_re_i_full_n,
        i_write => ap_channel_done_noiseSS_44_re,
        t_empty_n => noiseSS_44_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_45_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_45_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_45_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_45_re_we0,
        i_d0 => qr_givens_U0_noiseSS_45_re_d0,
        i_q0 => noiseSS_45_re_i_q0,
        t_address0 => MSG_U0_noiseSS_45_re_address0,
        t_ce0 => MSG_U0_noiseSS_45_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_45_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_45_re_i_full_n,
        i_write => ap_channel_done_noiseSS_45_re,
        t_empty_n => noiseSS_45_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_46_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_46_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_46_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_46_re_we0,
        i_d0 => qr_givens_U0_noiseSS_46_re_d0,
        i_q0 => noiseSS_46_re_i_q0,
        t_address0 => MSG_U0_noiseSS_46_re_address0,
        t_ce0 => MSG_U0_noiseSS_46_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_46_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_46_re_i_full_n,
        i_write => ap_channel_done_noiseSS_46_re,
        t_empty_n => noiseSS_46_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_47_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_47_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_47_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_47_re_we0,
        i_d0 => qr_givens_U0_noiseSS_47_re_d0,
        i_q0 => noiseSS_47_re_i_q0,
        t_address0 => MSG_U0_noiseSS_47_re_address0,
        t_ce0 => MSG_U0_noiseSS_47_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_47_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_47_re_i_full_n,
        i_write => ap_channel_done_noiseSS_47_re,
        t_empty_n => noiseSS_47_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_48_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_48_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_48_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_48_re_we0,
        i_d0 => qr_givens_U0_noiseSS_48_re_d0,
        i_q0 => noiseSS_48_re_i_q0,
        t_address0 => MSG_U0_noiseSS_48_re_address0,
        t_ce0 => MSG_U0_noiseSS_48_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_48_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_48_re_i_full_n,
        i_write => ap_channel_done_noiseSS_48_re,
        t_empty_n => noiseSS_48_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_49_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_49_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_49_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_49_re_we0,
        i_d0 => qr_givens_U0_noiseSS_49_re_d0,
        i_q0 => noiseSS_49_re_i_q0,
        t_address0 => MSG_U0_noiseSS_49_re_address0,
        t_ce0 => MSG_U0_noiseSS_49_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_49_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_49_re_i_full_n,
        i_write => ap_channel_done_noiseSS_49_re,
        t_empty_n => noiseSS_49_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_50_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_50_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_50_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_50_re_we0,
        i_d0 => qr_givens_U0_noiseSS_50_re_d0,
        i_q0 => noiseSS_50_re_i_q0,
        t_address0 => MSG_U0_noiseSS_50_re_address0,
        t_ce0 => MSG_U0_noiseSS_50_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_50_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_50_re_i_full_n,
        i_write => ap_channel_done_noiseSS_50_re,
        t_empty_n => noiseSS_50_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_51_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_51_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_51_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_51_re_we0,
        i_d0 => qr_givens_U0_noiseSS_51_re_d0,
        i_q0 => noiseSS_51_re_i_q0,
        t_address0 => MSG_U0_noiseSS_51_re_address0,
        t_ce0 => MSG_U0_noiseSS_51_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_51_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_51_re_i_full_n,
        i_write => ap_channel_done_noiseSS_51_re,
        t_empty_n => noiseSS_51_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_52_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_52_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_52_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_52_re_we0,
        i_d0 => qr_givens_U0_noiseSS_52_re_d0,
        i_q0 => noiseSS_52_re_i_q0,
        t_address0 => MSG_U0_noiseSS_52_re_address0,
        t_ce0 => MSG_U0_noiseSS_52_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_52_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_52_re_i_full_n,
        i_write => ap_channel_done_noiseSS_52_re,
        t_empty_n => noiseSS_52_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_53_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_53_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_53_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_53_re_we0,
        i_d0 => qr_givens_U0_noiseSS_53_re_d0,
        i_q0 => noiseSS_53_re_i_q0,
        t_address0 => MSG_U0_noiseSS_53_re_address0,
        t_ce0 => MSG_U0_noiseSS_53_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_53_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_53_re_i_full_n,
        i_write => ap_channel_done_noiseSS_53_re,
        t_empty_n => noiseSS_53_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_54_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_54_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_54_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_54_re_we0,
        i_d0 => qr_givens_U0_noiseSS_54_re_d0,
        i_q0 => noiseSS_54_re_i_q0,
        t_address0 => MSG_U0_noiseSS_54_re_address0,
        t_ce0 => MSG_U0_noiseSS_54_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_54_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_54_re_i_full_n,
        i_write => ap_channel_done_noiseSS_54_re,
        t_empty_n => noiseSS_54_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_55_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_55_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_55_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_55_re_we0,
        i_d0 => qr_givens_U0_noiseSS_55_re_d0,
        i_q0 => noiseSS_55_re_i_q0,
        t_address0 => MSG_U0_noiseSS_55_re_address0,
        t_ce0 => MSG_U0_noiseSS_55_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_55_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_55_re_i_full_n,
        i_write => ap_channel_done_noiseSS_55_re,
        t_empty_n => noiseSS_55_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_56_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_56_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_56_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_56_re_we0,
        i_d0 => qr_givens_U0_noiseSS_56_re_d0,
        i_q0 => noiseSS_56_re_i_q0,
        t_address0 => MSG_U0_noiseSS_56_re_address0,
        t_ce0 => MSG_U0_noiseSS_56_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_56_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_56_re_i_full_n,
        i_write => ap_channel_done_noiseSS_56_re,
        t_empty_n => noiseSS_56_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_57_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_57_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_57_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_57_re_we0,
        i_d0 => qr_givens_U0_noiseSS_57_re_d0,
        i_q0 => noiseSS_57_re_i_q0,
        t_address0 => MSG_U0_noiseSS_57_re_address0,
        t_ce0 => MSG_U0_noiseSS_57_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_57_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_57_re_i_full_n,
        i_write => ap_channel_done_noiseSS_57_re,
        t_empty_n => noiseSS_57_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_58_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_58_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_58_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_58_re_we0,
        i_d0 => qr_givens_U0_noiseSS_58_re_d0,
        i_q0 => noiseSS_58_re_i_q0,
        t_address0 => MSG_U0_noiseSS_58_re_address0,
        t_ce0 => MSG_U0_noiseSS_58_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_58_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_58_re_i_full_n,
        i_write => ap_channel_done_noiseSS_58_re,
        t_empty_n => noiseSS_58_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_59_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_59_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_59_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_59_re_we0,
        i_d0 => qr_givens_U0_noiseSS_59_re_d0,
        i_q0 => noiseSS_59_re_i_q0,
        t_address0 => MSG_U0_noiseSS_59_re_address0,
        t_ce0 => MSG_U0_noiseSS_59_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_59_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_59_re_i_full_n,
        i_write => ap_channel_done_noiseSS_59_re,
        t_empty_n => noiseSS_59_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_60_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_60_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_60_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_60_re_we0,
        i_d0 => qr_givens_U0_noiseSS_60_re_d0,
        i_q0 => noiseSS_60_re_i_q0,
        t_address0 => MSG_U0_noiseSS_60_re_address0,
        t_ce0 => MSG_U0_noiseSS_60_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_60_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_60_re_i_full_n,
        i_write => ap_channel_done_noiseSS_60_re,
        t_empty_n => noiseSS_60_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_61_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_61_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_61_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_61_re_we0,
        i_d0 => qr_givens_U0_noiseSS_61_re_d0,
        i_q0 => noiseSS_61_re_i_q0,
        t_address0 => MSG_U0_noiseSS_61_re_address0,
        t_ce0 => MSG_U0_noiseSS_61_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_61_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_61_re_i_full_n,
        i_write => ap_channel_done_noiseSS_61_re,
        t_empty_n => noiseSS_61_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_62_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_62_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_62_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_62_re_we0,
        i_d0 => qr_givens_U0_noiseSS_62_re_d0,
        i_q0 => noiseSS_62_re_i_q0,
        t_address0 => MSG_U0_noiseSS_62_re_address0,
        t_ce0 => MSG_U0_noiseSS_62_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_62_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_62_re_i_full_n,
        i_write => ap_channel_done_noiseSS_62_re,
        t_empty_n => noiseSS_62_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_63_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_63_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_63_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_63_re_we0,
        i_d0 => qr_givens_U0_noiseSS_63_re_d0,
        i_q0 => noiseSS_63_re_i_q0,
        t_address0 => MSG_U0_noiseSS_63_re_address0,
        t_ce0 => MSG_U0_noiseSS_63_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_63_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_63_re_i_full_n,
        i_write => ap_channel_done_noiseSS_63_re,
        t_empty_n => noiseSS_63_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_64_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_64_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_64_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_64_re_we0,
        i_d0 => qr_givens_U0_noiseSS_64_re_d0,
        i_q0 => noiseSS_64_re_i_q0,
        t_address0 => MSG_U0_noiseSS_64_re_address0,
        t_ce0 => MSG_U0_noiseSS_64_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_64_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_64_re_i_full_n,
        i_write => ap_channel_done_noiseSS_64_re,
        t_empty_n => noiseSS_64_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_65_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_65_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_65_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_65_re_we0,
        i_d0 => qr_givens_U0_noiseSS_65_re_d0,
        i_q0 => noiseSS_65_re_i_q0,
        t_address0 => MSG_U0_noiseSS_65_re_address0,
        t_ce0 => MSG_U0_noiseSS_65_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_65_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_65_re_i_full_n,
        i_write => ap_channel_done_noiseSS_65_re,
        t_empty_n => noiseSS_65_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_66_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_66_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_66_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_66_re_we0,
        i_d0 => qr_givens_U0_noiseSS_66_re_d0,
        i_q0 => noiseSS_66_re_i_q0,
        t_address0 => MSG_U0_noiseSS_66_re_address0,
        t_ce0 => MSG_U0_noiseSS_66_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_66_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_66_re_i_full_n,
        i_write => ap_channel_done_noiseSS_66_re,
        t_empty_n => noiseSS_66_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_67_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_67_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_67_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_67_re_we0,
        i_d0 => qr_givens_U0_noiseSS_67_re_d0,
        i_q0 => noiseSS_67_re_i_q0,
        t_address0 => MSG_U0_noiseSS_67_re_address0,
        t_ce0 => MSG_U0_noiseSS_67_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_67_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_67_re_i_full_n,
        i_write => ap_channel_done_noiseSS_67_re,
        t_empty_n => noiseSS_67_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_68_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_68_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_68_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_68_re_we0,
        i_d0 => qr_givens_U0_noiseSS_68_re_d0,
        i_q0 => noiseSS_68_re_i_q0,
        t_address0 => MSG_U0_noiseSS_68_re_address0,
        t_ce0 => MSG_U0_noiseSS_68_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_68_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_68_re_i_full_n,
        i_write => ap_channel_done_noiseSS_68_re,
        t_empty_n => noiseSS_68_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_69_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_69_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_69_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_69_re_we0,
        i_d0 => qr_givens_U0_noiseSS_69_re_d0,
        i_q0 => noiseSS_69_re_i_q0,
        t_address0 => MSG_U0_noiseSS_69_re_address0,
        t_ce0 => MSG_U0_noiseSS_69_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_69_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_69_re_i_full_n,
        i_write => ap_channel_done_noiseSS_69_re,
        t_empty_n => noiseSS_69_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_70_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_70_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_70_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_70_re_we0,
        i_d0 => qr_givens_U0_noiseSS_70_re_d0,
        i_q0 => noiseSS_70_re_i_q0,
        t_address0 => MSG_U0_noiseSS_70_re_address0,
        t_ce0 => MSG_U0_noiseSS_70_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_70_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_70_re_i_full_n,
        i_write => ap_channel_done_noiseSS_70_re,
        t_empty_n => noiseSS_70_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_71_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_71_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_71_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_71_re_we0,
        i_d0 => qr_givens_U0_noiseSS_71_re_d0,
        i_q0 => noiseSS_71_re_i_q0,
        t_address0 => MSG_U0_noiseSS_71_re_address0,
        t_ce0 => MSG_U0_noiseSS_71_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_71_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_71_re_i_full_n,
        i_write => ap_channel_done_noiseSS_71_re,
        t_empty_n => noiseSS_71_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_72_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_72_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_72_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_72_re_we0,
        i_d0 => qr_givens_U0_noiseSS_72_re_d0,
        i_q0 => noiseSS_72_re_i_q0,
        t_address0 => MSG_U0_noiseSS_72_re_address0,
        t_ce0 => MSG_U0_noiseSS_72_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_72_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_72_re_i_full_n,
        i_write => ap_channel_done_noiseSS_72_re,
        t_empty_n => noiseSS_72_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_73_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_73_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_73_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_73_re_we0,
        i_d0 => qr_givens_U0_noiseSS_73_re_d0,
        i_q0 => noiseSS_73_re_i_q0,
        t_address0 => MSG_U0_noiseSS_73_re_address0,
        t_ce0 => MSG_U0_noiseSS_73_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_73_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_73_re_i_full_n,
        i_write => ap_channel_done_noiseSS_73_re,
        t_empty_n => noiseSS_73_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_74_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_74_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_74_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_74_re_we0,
        i_d0 => qr_givens_U0_noiseSS_74_re_d0,
        i_q0 => noiseSS_74_re_i_q0,
        t_address0 => MSG_U0_noiseSS_74_re_address0,
        t_ce0 => MSG_U0_noiseSS_74_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_74_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_74_re_i_full_n,
        i_write => ap_channel_done_noiseSS_74_re,
        t_empty_n => noiseSS_74_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_75_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_75_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_75_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_75_re_we0,
        i_d0 => qr_givens_U0_noiseSS_75_re_d0,
        i_q0 => noiseSS_75_re_i_q0,
        t_address0 => MSG_U0_noiseSS_75_re_address0,
        t_ce0 => MSG_U0_noiseSS_75_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_75_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_75_re_i_full_n,
        i_write => ap_channel_done_noiseSS_75_re,
        t_empty_n => noiseSS_75_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_76_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_76_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_76_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_76_re_we0,
        i_d0 => qr_givens_U0_noiseSS_76_re_d0,
        i_q0 => noiseSS_76_re_i_q0,
        t_address0 => MSG_U0_noiseSS_76_re_address0,
        t_ce0 => MSG_U0_noiseSS_76_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_76_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_76_re_i_full_n,
        i_write => ap_channel_done_noiseSS_76_re,
        t_empty_n => noiseSS_76_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_77_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_77_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_77_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_77_re_we0,
        i_d0 => qr_givens_U0_noiseSS_77_re_d0,
        i_q0 => noiseSS_77_re_i_q0,
        t_address0 => MSG_U0_noiseSS_77_re_address0,
        t_ce0 => MSG_U0_noiseSS_77_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_77_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_77_re_i_full_n,
        i_write => ap_channel_done_noiseSS_77_re,
        t_empty_n => noiseSS_77_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_78_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_78_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_78_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_78_re_we0,
        i_d0 => qr_givens_U0_noiseSS_78_re_d0,
        i_q0 => noiseSS_78_re_i_q0,
        t_address0 => MSG_U0_noiseSS_78_re_address0,
        t_ce0 => MSG_U0_noiseSS_78_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_78_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_78_re_i_full_n,
        i_write => ap_channel_done_noiseSS_78_re,
        t_empty_n => noiseSS_78_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_79_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_79_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_79_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_79_re_we0,
        i_d0 => qr_givens_U0_noiseSS_79_re_d0,
        i_q0 => noiseSS_79_re_i_q0,
        t_address0 => MSG_U0_noiseSS_79_re_address0,
        t_ce0 => MSG_U0_noiseSS_79_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_79_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_79_re_i_full_n,
        i_write => ap_channel_done_noiseSS_79_re,
        t_empty_n => noiseSS_79_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_80_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_80_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_80_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_80_re_we0,
        i_d0 => qr_givens_U0_noiseSS_80_re_d0,
        i_q0 => noiseSS_80_re_i_q0,
        t_address0 => MSG_U0_noiseSS_80_re_address0,
        t_ce0 => MSG_U0_noiseSS_80_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_80_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_80_re_i_full_n,
        i_write => ap_channel_done_noiseSS_80_re,
        t_empty_n => noiseSS_80_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_81_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_81_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_81_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_81_re_we0,
        i_d0 => qr_givens_U0_noiseSS_81_re_d0,
        i_q0 => noiseSS_81_re_i_q0,
        t_address0 => MSG_U0_noiseSS_81_re_address0,
        t_ce0 => MSG_U0_noiseSS_81_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_81_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_81_re_i_full_n,
        i_write => ap_channel_done_noiseSS_81_re,
        t_empty_n => noiseSS_81_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_82_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_82_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_82_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_82_re_we0,
        i_d0 => qr_givens_U0_noiseSS_82_re_d0,
        i_q0 => noiseSS_82_re_i_q0,
        t_address0 => MSG_U0_noiseSS_82_re_address0,
        t_ce0 => MSG_U0_noiseSS_82_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_82_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_82_re_i_full_n,
        i_write => ap_channel_done_noiseSS_82_re,
        t_empty_n => noiseSS_82_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_83_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_83_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_83_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_83_re_we0,
        i_d0 => qr_givens_U0_noiseSS_83_re_d0,
        i_q0 => noiseSS_83_re_i_q0,
        t_address0 => MSG_U0_noiseSS_83_re_address0,
        t_ce0 => MSG_U0_noiseSS_83_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_83_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_83_re_i_full_n,
        i_write => ap_channel_done_noiseSS_83_re,
        t_empty_n => noiseSS_83_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_84_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_84_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_84_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_84_re_we0,
        i_d0 => qr_givens_U0_noiseSS_84_re_d0,
        i_q0 => noiseSS_84_re_i_q0,
        t_address0 => MSG_U0_noiseSS_84_re_address0,
        t_ce0 => MSG_U0_noiseSS_84_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_84_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_84_re_i_full_n,
        i_write => ap_channel_done_noiseSS_84_re,
        t_empty_n => noiseSS_84_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_85_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_85_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_85_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_85_re_we0,
        i_d0 => qr_givens_U0_noiseSS_85_re_d0,
        i_q0 => noiseSS_85_re_i_q0,
        t_address0 => MSG_U0_noiseSS_85_re_address0,
        t_ce0 => MSG_U0_noiseSS_85_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_85_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_85_re_i_full_n,
        i_write => ap_channel_done_noiseSS_85_re,
        t_empty_n => noiseSS_85_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_86_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_86_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_86_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_86_re_we0,
        i_d0 => qr_givens_U0_noiseSS_86_re_d0,
        i_q0 => noiseSS_86_re_i_q0,
        t_address0 => MSG_U0_noiseSS_86_re_address0,
        t_ce0 => MSG_U0_noiseSS_86_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_86_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_86_re_i_full_n,
        i_write => ap_channel_done_noiseSS_86_re,
        t_empty_n => noiseSS_86_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_87_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_87_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_87_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_87_re_we0,
        i_d0 => qr_givens_U0_noiseSS_87_re_d0,
        i_q0 => noiseSS_87_re_i_q0,
        t_address0 => MSG_U0_noiseSS_87_re_address0,
        t_ce0 => MSG_U0_noiseSS_87_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_87_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_87_re_i_full_n,
        i_write => ap_channel_done_noiseSS_87_re,
        t_empty_n => noiseSS_87_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_88_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_88_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_88_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_88_re_we0,
        i_d0 => qr_givens_U0_noiseSS_88_re_d0,
        i_q0 => noiseSS_88_re_i_q0,
        t_address0 => MSG_U0_noiseSS_88_re_address0,
        t_ce0 => MSG_U0_noiseSS_88_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_88_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_88_re_i_full_n,
        i_write => ap_channel_done_noiseSS_88_re,
        t_empty_n => noiseSS_88_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_89_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_89_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_89_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_89_re_we0,
        i_d0 => qr_givens_U0_noiseSS_89_re_d0,
        i_q0 => noiseSS_89_re_i_q0,
        t_address0 => MSG_U0_noiseSS_89_re_address0,
        t_ce0 => MSG_U0_noiseSS_89_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_89_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_89_re_i_full_n,
        i_write => ap_channel_done_noiseSS_89_re,
        t_empty_n => noiseSS_89_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_90_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_90_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_90_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_90_re_we0,
        i_d0 => qr_givens_U0_noiseSS_90_re_d0,
        i_q0 => noiseSS_90_re_i_q0,
        t_address0 => MSG_U0_noiseSS_90_re_address0,
        t_ce0 => MSG_U0_noiseSS_90_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_90_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_90_re_i_full_n,
        i_write => ap_channel_done_noiseSS_90_re,
        t_empty_n => noiseSS_90_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_91_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_91_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_91_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_91_re_we0,
        i_d0 => qr_givens_U0_noiseSS_91_re_d0,
        i_q0 => noiseSS_91_re_i_q0,
        t_address0 => MSG_U0_noiseSS_91_re_address0,
        t_ce0 => MSG_U0_noiseSS_91_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_91_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_91_re_i_full_n,
        i_write => ap_channel_done_noiseSS_91_re,
        t_empty_n => noiseSS_91_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_92_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_92_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_92_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_92_re_we0,
        i_d0 => qr_givens_U0_noiseSS_92_re_d0,
        i_q0 => noiseSS_92_re_i_q0,
        t_address0 => MSG_U0_noiseSS_92_re_address0,
        t_ce0 => MSG_U0_noiseSS_92_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_92_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_92_re_i_full_n,
        i_write => ap_channel_done_noiseSS_92_re,
        t_empty_n => noiseSS_92_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_93_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_93_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_93_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_93_re_we0,
        i_d0 => qr_givens_U0_noiseSS_93_re_d0,
        i_q0 => noiseSS_93_re_i_q0,
        t_address0 => MSG_U0_noiseSS_93_re_address0,
        t_ce0 => MSG_U0_noiseSS_93_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_93_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_93_re_i_full_n,
        i_write => ap_channel_done_noiseSS_93_re,
        t_empty_n => noiseSS_93_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_94_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_94_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_94_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_94_re_we0,
        i_d0 => qr_givens_U0_noiseSS_94_re_d0,
        i_q0 => noiseSS_94_re_i_q0,
        t_address0 => MSG_U0_noiseSS_94_re_address0,
        t_ce0 => MSG_U0_noiseSS_94_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_94_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_94_re_i_full_n,
        i_write => ap_channel_done_noiseSS_94_re,
        t_empty_n => noiseSS_94_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_95_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_95_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_95_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_95_re_we0,
        i_d0 => qr_givens_U0_noiseSS_95_re_d0,
        i_q0 => noiseSS_95_re_i_q0,
        t_address0 => MSG_U0_noiseSS_95_re_address0,
        t_ce0 => MSG_U0_noiseSS_95_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_95_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_95_re_i_full_n,
        i_write => ap_channel_done_noiseSS_95_re,
        t_empty_n => noiseSS_95_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_96_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_96_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_96_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_96_re_we0,
        i_d0 => qr_givens_U0_noiseSS_96_re_d0,
        i_q0 => noiseSS_96_re_i_q0,
        t_address0 => MSG_U0_noiseSS_96_re_address0,
        t_ce0 => MSG_U0_noiseSS_96_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_96_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_96_re_i_full_n,
        i_write => ap_channel_done_noiseSS_96_re,
        t_empty_n => noiseSS_96_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_97_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_97_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_97_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_97_re_we0,
        i_d0 => qr_givens_U0_noiseSS_97_re_d0,
        i_q0 => noiseSS_97_re_i_q0,
        t_address0 => MSG_U0_noiseSS_97_re_address0,
        t_ce0 => MSG_U0_noiseSS_97_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_97_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_97_re_i_full_n,
        i_write => ap_channel_done_noiseSS_97_re,
        t_empty_n => noiseSS_97_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_98_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_98_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_98_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_98_re_we0,
        i_d0 => qr_givens_U0_noiseSS_98_re_d0,
        i_q0 => noiseSS_98_re_i_q0,
        t_address0 => MSG_U0_noiseSS_98_re_address0,
        t_ce0 => MSG_U0_noiseSS_98_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_98_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_98_re_i_full_n,
        i_write => ap_channel_done_noiseSS_98_re,
        t_empty_n => noiseSS_98_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_99_re_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_99_re_address0,
        i_ce0 => qr_givens_U0_noiseSS_99_re_ce0,
        i_we0 => qr_givens_U0_noiseSS_99_re_we0,
        i_d0 => qr_givens_U0_noiseSS_99_re_d0,
        i_q0 => noiseSS_99_re_i_q0,
        t_address0 => MSG_U0_noiseSS_99_re_address0,
        t_ce0 => MSG_U0_noiseSS_99_re_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_99_re_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_99_re_i_full_n,
        i_write => ap_channel_done_noiseSS_99_re,
        t_empty_n => noiseSS_99_re_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_0_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_0_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_0_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_0_im_we0,
        i_d0 => qr_givens_U0_noiseSS_0_im_d0,
        i_q0 => noiseSS_0_im_i_q0,
        t_address0 => MSG_U0_noiseSS_0_im_address0,
        t_ce0 => MSG_U0_noiseSS_0_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_0_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_0_im_i_full_n,
        i_write => ap_channel_done_noiseSS_0_im,
        t_empty_n => noiseSS_0_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_1_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_1_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_1_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_1_im_we0,
        i_d0 => qr_givens_U0_noiseSS_1_im_d0,
        i_q0 => noiseSS_1_im_i_q0,
        t_address0 => MSG_U0_noiseSS_1_im_address0,
        t_ce0 => MSG_U0_noiseSS_1_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_1_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_1_im_i_full_n,
        i_write => ap_channel_done_noiseSS_1_im,
        t_empty_n => noiseSS_1_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_2_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_2_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_2_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_2_im_we0,
        i_d0 => qr_givens_U0_noiseSS_2_im_d0,
        i_q0 => noiseSS_2_im_i_q0,
        t_address0 => MSG_U0_noiseSS_2_im_address0,
        t_ce0 => MSG_U0_noiseSS_2_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_2_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_2_im_i_full_n,
        i_write => ap_channel_done_noiseSS_2_im,
        t_empty_n => noiseSS_2_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_3_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_3_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_3_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_3_im_we0,
        i_d0 => qr_givens_U0_noiseSS_3_im_d0,
        i_q0 => noiseSS_3_im_i_q0,
        t_address0 => MSG_U0_noiseSS_3_im_address0,
        t_ce0 => MSG_U0_noiseSS_3_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_3_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_3_im_i_full_n,
        i_write => ap_channel_done_noiseSS_3_im,
        t_empty_n => noiseSS_3_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_4_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_4_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_4_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_4_im_we0,
        i_d0 => qr_givens_U0_noiseSS_4_im_d0,
        i_q0 => noiseSS_4_im_i_q0,
        t_address0 => MSG_U0_noiseSS_4_im_address0,
        t_ce0 => MSG_U0_noiseSS_4_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_4_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_4_im_i_full_n,
        i_write => ap_channel_done_noiseSS_4_im,
        t_empty_n => noiseSS_4_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_5_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_5_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_5_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_5_im_we0,
        i_d0 => qr_givens_U0_noiseSS_5_im_d0,
        i_q0 => noiseSS_5_im_i_q0,
        t_address0 => MSG_U0_noiseSS_5_im_address0,
        t_ce0 => MSG_U0_noiseSS_5_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_5_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_5_im_i_full_n,
        i_write => ap_channel_done_noiseSS_5_im,
        t_empty_n => noiseSS_5_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_6_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_6_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_6_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_6_im_we0,
        i_d0 => qr_givens_U0_noiseSS_6_im_d0,
        i_q0 => noiseSS_6_im_i_q0,
        t_address0 => MSG_U0_noiseSS_6_im_address0,
        t_ce0 => MSG_U0_noiseSS_6_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_6_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_6_im_i_full_n,
        i_write => ap_channel_done_noiseSS_6_im,
        t_empty_n => noiseSS_6_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_7_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_7_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_7_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_7_im_we0,
        i_d0 => qr_givens_U0_noiseSS_7_im_d0,
        i_q0 => noiseSS_7_im_i_q0,
        t_address0 => MSG_U0_noiseSS_7_im_address0,
        t_ce0 => MSG_U0_noiseSS_7_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_7_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_7_im_i_full_n,
        i_write => ap_channel_done_noiseSS_7_im,
        t_empty_n => noiseSS_7_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_8_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_8_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_8_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_8_im_we0,
        i_d0 => qr_givens_U0_noiseSS_8_im_d0,
        i_q0 => noiseSS_8_im_i_q0,
        t_address0 => MSG_U0_noiseSS_8_im_address0,
        t_ce0 => MSG_U0_noiseSS_8_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_8_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_8_im_i_full_n,
        i_write => ap_channel_done_noiseSS_8_im,
        t_empty_n => noiseSS_8_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_9_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_9_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_9_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_9_im_we0,
        i_d0 => qr_givens_U0_noiseSS_9_im_d0,
        i_q0 => noiseSS_9_im_i_q0,
        t_address0 => MSG_U0_noiseSS_9_im_address0,
        t_ce0 => MSG_U0_noiseSS_9_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_9_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_9_im_i_full_n,
        i_write => ap_channel_done_noiseSS_9_im,
        t_empty_n => noiseSS_9_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_10_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_10_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_10_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_10_im_we0,
        i_d0 => qr_givens_U0_noiseSS_10_im_d0,
        i_q0 => noiseSS_10_im_i_q0,
        t_address0 => MSG_U0_noiseSS_10_im_address0,
        t_ce0 => MSG_U0_noiseSS_10_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_10_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_10_im_i_full_n,
        i_write => ap_channel_done_noiseSS_10_im,
        t_empty_n => noiseSS_10_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_11_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_11_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_11_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_11_im_we0,
        i_d0 => qr_givens_U0_noiseSS_11_im_d0,
        i_q0 => noiseSS_11_im_i_q0,
        t_address0 => MSG_U0_noiseSS_11_im_address0,
        t_ce0 => MSG_U0_noiseSS_11_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_11_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_11_im_i_full_n,
        i_write => ap_channel_done_noiseSS_11_im,
        t_empty_n => noiseSS_11_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_12_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_12_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_12_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_12_im_we0,
        i_d0 => qr_givens_U0_noiseSS_12_im_d0,
        i_q0 => noiseSS_12_im_i_q0,
        t_address0 => MSG_U0_noiseSS_12_im_address0,
        t_ce0 => MSG_U0_noiseSS_12_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_12_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_12_im_i_full_n,
        i_write => ap_channel_done_noiseSS_12_im,
        t_empty_n => noiseSS_12_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_13_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_13_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_13_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_13_im_we0,
        i_d0 => qr_givens_U0_noiseSS_13_im_d0,
        i_q0 => noiseSS_13_im_i_q0,
        t_address0 => MSG_U0_noiseSS_13_im_address0,
        t_ce0 => MSG_U0_noiseSS_13_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_13_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_13_im_i_full_n,
        i_write => ap_channel_done_noiseSS_13_im,
        t_empty_n => noiseSS_13_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_14_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_14_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_14_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_14_im_we0,
        i_d0 => qr_givens_U0_noiseSS_14_im_d0,
        i_q0 => noiseSS_14_im_i_q0,
        t_address0 => MSG_U0_noiseSS_14_im_address0,
        t_ce0 => MSG_U0_noiseSS_14_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_14_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_14_im_i_full_n,
        i_write => ap_channel_done_noiseSS_14_im,
        t_empty_n => noiseSS_14_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_15_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_15_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_15_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_15_im_we0,
        i_d0 => qr_givens_U0_noiseSS_15_im_d0,
        i_q0 => noiseSS_15_im_i_q0,
        t_address0 => MSG_U0_noiseSS_15_im_address0,
        t_ce0 => MSG_U0_noiseSS_15_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_15_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_15_im_i_full_n,
        i_write => ap_channel_done_noiseSS_15_im,
        t_empty_n => noiseSS_15_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_16_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_16_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_16_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_16_im_we0,
        i_d0 => qr_givens_U0_noiseSS_16_im_d0,
        i_q0 => noiseSS_16_im_i_q0,
        t_address0 => MSG_U0_noiseSS_16_im_address0,
        t_ce0 => MSG_U0_noiseSS_16_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_16_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_16_im_i_full_n,
        i_write => ap_channel_done_noiseSS_16_im,
        t_empty_n => noiseSS_16_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_17_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_17_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_17_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_17_im_we0,
        i_d0 => qr_givens_U0_noiseSS_17_im_d0,
        i_q0 => noiseSS_17_im_i_q0,
        t_address0 => MSG_U0_noiseSS_17_im_address0,
        t_ce0 => MSG_U0_noiseSS_17_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_17_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_17_im_i_full_n,
        i_write => ap_channel_done_noiseSS_17_im,
        t_empty_n => noiseSS_17_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_18_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_18_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_18_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_18_im_we0,
        i_d0 => qr_givens_U0_noiseSS_18_im_d0,
        i_q0 => noiseSS_18_im_i_q0,
        t_address0 => MSG_U0_noiseSS_18_im_address0,
        t_ce0 => MSG_U0_noiseSS_18_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_18_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_18_im_i_full_n,
        i_write => ap_channel_done_noiseSS_18_im,
        t_empty_n => noiseSS_18_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_19_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_19_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_19_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_19_im_we0,
        i_d0 => qr_givens_U0_noiseSS_19_im_d0,
        i_q0 => noiseSS_19_im_i_q0,
        t_address0 => MSG_U0_noiseSS_19_im_address0,
        t_ce0 => MSG_U0_noiseSS_19_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_19_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_19_im_i_full_n,
        i_write => ap_channel_done_noiseSS_19_im,
        t_empty_n => noiseSS_19_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_20_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_20_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_20_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_20_im_we0,
        i_d0 => qr_givens_U0_noiseSS_20_im_d0,
        i_q0 => noiseSS_20_im_i_q0,
        t_address0 => MSG_U0_noiseSS_20_im_address0,
        t_ce0 => MSG_U0_noiseSS_20_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_20_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_20_im_i_full_n,
        i_write => ap_channel_done_noiseSS_20_im,
        t_empty_n => noiseSS_20_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_21_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_21_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_21_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_21_im_we0,
        i_d0 => qr_givens_U0_noiseSS_21_im_d0,
        i_q0 => noiseSS_21_im_i_q0,
        t_address0 => MSG_U0_noiseSS_21_im_address0,
        t_ce0 => MSG_U0_noiseSS_21_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_21_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_21_im_i_full_n,
        i_write => ap_channel_done_noiseSS_21_im,
        t_empty_n => noiseSS_21_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_22_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_22_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_22_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_22_im_we0,
        i_d0 => qr_givens_U0_noiseSS_22_im_d0,
        i_q0 => noiseSS_22_im_i_q0,
        t_address0 => MSG_U0_noiseSS_22_im_address0,
        t_ce0 => MSG_U0_noiseSS_22_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_22_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_22_im_i_full_n,
        i_write => ap_channel_done_noiseSS_22_im,
        t_empty_n => noiseSS_22_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_23_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_23_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_23_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_23_im_we0,
        i_d0 => qr_givens_U0_noiseSS_23_im_d0,
        i_q0 => noiseSS_23_im_i_q0,
        t_address0 => MSG_U0_noiseSS_23_im_address0,
        t_ce0 => MSG_U0_noiseSS_23_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_23_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_23_im_i_full_n,
        i_write => ap_channel_done_noiseSS_23_im,
        t_empty_n => noiseSS_23_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_24_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_24_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_24_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_24_im_we0,
        i_d0 => qr_givens_U0_noiseSS_24_im_d0,
        i_q0 => noiseSS_24_im_i_q0,
        t_address0 => MSG_U0_noiseSS_24_im_address0,
        t_ce0 => MSG_U0_noiseSS_24_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_24_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_24_im_i_full_n,
        i_write => ap_channel_done_noiseSS_24_im,
        t_empty_n => noiseSS_24_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_25_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_25_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_25_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_25_im_we0,
        i_d0 => qr_givens_U0_noiseSS_25_im_d0,
        i_q0 => noiseSS_25_im_i_q0,
        t_address0 => MSG_U0_noiseSS_25_im_address0,
        t_ce0 => MSG_U0_noiseSS_25_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_25_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_25_im_i_full_n,
        i_write => ap_channel_done_noiseSS_25_im,
        t_empty_n => noiseSS_25_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_26_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_26_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_26_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_26_im_we0,
        i_d0 => qr_givens_U0_noiseSS_26_im_d0,
        i_q0 => noiseSS_26_im_i_q0,
        t_address0 => MSG_U0_noiseSS_26_im_address0,
        t_ce0 => MSG_U0_noiseSS_26_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_26_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_26_im_i_full_n,
        i_write => ap_channel_done_noiseSS_26_im,
        t_empty_n => noiseSS_26_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_27_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_27_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_27_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_27_im_we0,
        i_d0 => qr_givens_U0_noiseSS_27_im_d0,
        i_q0 => noiseSS_27_im_i_q0,
        t_address0 => MSG_U0_noiseSS_27_im_address0,
        t_ce0 => MSG_U0_noiseSS_27_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_27_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_27_im_i_full_n,
        i_write => ap_channel_done_noiseSS_27_im,
        t_empty_n => noiseSS_27_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_28_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_28_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_28_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_28_im_we0,
        i_d0 => qr_givens_U0_noiseSS_28_im_d0,
        i_q0 => noiseSS_28_im_i_q0,
        t_address0 => MSG_U0_noiseSS_28_im_address0,
        t_ce0 => MSG_U0_noiseSS_28_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_28_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_28_im_i_full_n,
        i_write => ap_channel_done_noiseSS_28_im,
        t_empty_n => noiseSS_28_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_29_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_29_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_29_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_29_im_we0,
        i_d0 => qr_givens_U0_noiseSS_29_im_d0,
        i_q0 => noiseSS_29_im_i_q0,
        t_address0 => MSG_U0_noiseSS_29_im_address0,
        t_ce0 => MSG_U0_noiseSS_29_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_29_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_29_im_i_full_n,
        i_write => ap_channel_done_noiseSS_29_im,
        t_empty_n => noiseSS_29_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_30_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_30_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_30_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_30_im_we0,
        i_d0 => qr_givens_U0_noiseSS_30_im_d0,
        i_q0 => noiseSS_30_im_i_q0,
        t_address0 => MSG_U0_noiseSS_30_im_address0,
        t_ce0 => MSG_U0_noiseSS_30_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_30_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_30_im_i_full_n,
        i_write => ap_channel_done_noiseSS_30_im,
        t_empty_n => noiseSS_30_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_31_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_31_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_31_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_31_im_we0,
        i_d0 => qr_givens_U0_noiseSS_31_im_d0,
        i_q0 => noiseSS_31_im_i_q0,
        t_address0 => MSG_U0_noiseSS_31_im_address0,
        t_ce0 => MSG_U0_noiseSS_31_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_31_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_31_im_i_full_n,
        i_write => ap_channel_done_noiseSS_31_im,
        t_empty_n => noiseSS_31_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_32_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_32_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_32_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_32_im_we0,
        i_d0 => qr_givens_U0_noiseSS_32_im_d0,
        i_q0 => noiseSS_32_im_i_q0,
        t_address0 => MSG_U0_noiseSS_32_im_address0,
        t_ce0 => MSG_U0_noiseSS_32_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_32_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_32_im_i_full_n,
        i_write => ap_channel_done_noiseSS_32_im,
        t_empty_n => noiseSS_32_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_33_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_33_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_33_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_33_im_we0,
        i_d0 => qr_givens_U0_noiseSS_33_im_d0,
        i_q0 => noiseSS_33_im_i_q0,
        t_address0 => MSG_U0_noiseSS_33_im_address0,
        t_ce0 => MSG_U0_noiseSS_33_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_33_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_33_im_i_full_n,
        i_write => ap_channel_done_noiseSS_33_im,
        t_empty_n => noiseSS_33_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_34_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_34_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_34_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_34_im_we0,
        i_d0 => qr_givens_U0_noiseSS_34_im_d0,
        i_q0 => noiseSS_34_im_i_q0,
        t_address0 => MSG_U0_noiseSS_34_im_address0,
        t_ce0 => MSG_U0_noiseSS_34_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_34_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_34_im_i_full_n,
        i_write => ap_channel_done_noiseSS_34_im,
        t_empty_n => noiseSS_34_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_35_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_35_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_35_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_35_im_we0,
        i_d0 => qr_givens_U0_noiseSS_35_im_d0,
        i_q0 => noiseSS_35_im_i_q0,
        t_address0 => MSG_U0_noiseSS_35_im_address0,
        t_ce0 => MSG_U0_noiseSS_35_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_35_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_35_im_i_full_n,
        i_write => ap_channel_done_noiseSS_35_im,
        t_empty_n => noiseSS_35_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_36_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_36_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_36_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_36_im_we0,
        i_d0 => qr_givens_U0_noiseSS_36_im_d0,
        i_q0 => noiseSS_36_im_i_q0,
        t_address0 => MSG_U0_noiseSS_36_im_address0,
        t_ce0 => MSG_U0_noiseSS_36_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_36_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_36_im_i_full_n,
        i_write => ap_channel_done_noiseSS_36_im,
        t_empty_n => noiseSS_36_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_37_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_37_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_37_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_37_im_we0,
        i_d0 => qr_givens_U0_noiseSS_37_im_d0,
        i_q0 => noiseSS_37_im_i_q0,
        t_address0 => MSG_U0_noiseSS_37_im_address0,
        t_ce0 => MSG_U0_noiseSS_37_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_37_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_37_im_i_full_n,
        i_write => ap_channel_done_noiseSS_37_im,
        t_empty_n => noiseSS_37_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_38_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_38_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_38_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_38_im_we0,
        i_d0 => qr_givens_U0_noiseSS_38_im_d0,
        i_q0 => noiseSS_38_im_i_q0,
        t_address0 => MSG_U0_noiseSS_38_im_address0,
        t_ce0 => MSG_U0_noiseSS_38_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_38_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_38_im_i_full_n,
        i_write => ap_channel_done_noiseSS_38_im,
        t_empty_n => noiseSS_38_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_39_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_39_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_39_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_39_im_we0,
        i_d0 => qr_givens_U0_noiseSS_39_im_d0,
        i_q0 => noiseSS_39_im_i_q0,
        t_address0 => MSG_U0_noiseSS_39_im_address0,
        t_ce0 => MSG_U0_noiseSS_39_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_39_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_39_im_i_full_n,
        i_write => ap_channel_done_noiseSS_39_im,
        t_empty_n => noiseSS_39_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_40_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_40_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_40_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_40_im_we0,
        i_d0 => qr_givens_U0_noiseSS_40_im_d0,
        i_q0 => noiseSS_40_im_i_q0,
        t_address0 => MSG_U0_noiseSS_40_im_address0,
        t_ce0 => MSG_U0_noiseSS_40_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_40_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_40_im_i_full_n,
        i_write => ap_channel_done_noiseSS_40_im,
        t_empty_n => noiseSS_40_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_41_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_41_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_41_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_41_im_we0,
        i_d0 => qr_givens_U0_noiseSS_41_im_d0,
        i_q0 => noiseSS_41_im_i_q0,
        t_address0 => MSG_U0_noiseSS_41_im_address0,
        t_ce0 => MSG_U0_noiseSS_41_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_41_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_41_im_i_full_n,
        i_write => ap_channel_done_noiseSS_41_im,
        t_empty_n => noiseSS_41_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_42_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_42_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_42_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_42_im_we0,
        i_d0 => qr_givens_U0_noiseSS_42_im_d0,
        i_q0 => noiseSS_42_im_i_q0,
        t_address0 => MSG_U0_noiseSS_42_im_address0,
        t_ce0 => MSG_U0_noiseSS_42_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_42_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_42_im_i_full_n,
        i_write => ap_channel_done_noiseSS_42_im,
        t_empty_n => noiseSS_42_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_43_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_43_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_43_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_43_im_we0,
        i_d0 => qr_givens_U0_noiseSS_43_im_d0,
        i_q0 => noiseSS_43_im_i_q0,
        t_address0 => MSG_U0_noiseSS_43_im_address0,
        t_ce0 => MSG_U0_noiseSS_43_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_43_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_43_im_i_full_n,
        i_write => ap_channel_done_noiseSS_43_im,
        t_empty_n => noiseSS_43_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_44_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_44_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_44_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_44_im_we0,
        i_d0 => qr_givens_U0_noiseSS_44_im_d0,
        i_q0 => noiseSS_44_im_i_q0,
        t_address0 => MSG_U0_noiseSS_44_im_address0,
        t_ce0 => MSG_U0_noiseSS_44_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_44_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_44_im_i_full_n,
        i_write => ap_channel_done_noiseSS_44_im,
        t_empty_n => noiseSS_44_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_45_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_45_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_45_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_45_im_we0,
        i_d0 => qr_givens_U0_noiseSS_45_im_d0,
        i_q0 => noiseSS_45_im_i_q0,
        t_address0 => MSG_U0_noiseSS_45_im_address0,
        t_ce0 => MSG_U0_noiseSS_45_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_45_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_45_im_i_full_n,
        i_write => ap_channel_done_noiseSS_45_im,
        t_empty_n => noiseSS_45_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_46_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_46_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_46_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_46_im_we0,
        i_d0 => qr_givens_U0_noiseSS_46_im_d0,
        i_q0 => noiseSS_46_im_i_q0,
        t_address0 => MSG_U0_noiseSS_46_im_address0,
        t_ce0 => MSG_U0_noiseSS_46_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_46_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_46_im_i_full_n,
        i_write => ap_channel_done_noiseSS_46_im,
        t_empty_n => noiseSS_46_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_47_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_47_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_47_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_47_im_we0,
        i_d0 => qr_givens_U0_noiseSS_47_im_d0,
        i_q0 => noiseSS_47_im_i_q0,
        t_address0 => MSG_U0_noiseSS_47_im_address0,
        t_ce0 => MSG_U0_noiseSS_47_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_47_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_47_im_i_full_n,
        i_write => ap_channel_done_noiseSS_47_im,
        t_empty_n => noiseSS_47_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_48_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_48_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_48_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_48_im_we0,
        i_d0 => qr_givens_U0_noiseSS_48_im_d0,
        i_q0 => noiseSS_48_im_i_q0,
        t_address0 => MSG_U0_noiseSS_48_im_address0,
        t_ce0 => MSG_U0_noiseSS_48_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_48_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_48_im_i_full_n,
        i_write => ap_channel_done_noiseSS_48_im,
        t_empty_n => noiseSS_48_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_49_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_49_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_49_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_49_im_we0,
        i_d0 => qr_givens_U0_noiseSS_49_im_d0,
        i_q0 => noiseSS_49_im_i_q0,
        t_address0 => MSG_U0_noiseSS_49_im_address0,
        t_ce0 => MSG_U0_noiseSS_49_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_49_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_49_im_i_full_n,
        i_write => ap_channel_done_noiseSS_49_im,
        t_empty_n => noiseSS_49_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_50_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_50_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_50_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_50_im_we0,
        i_d0 => qr_givens_U0_noiseSS_50_im_d0,
        i_q0 => noiseSS_50_im_i_q0,
        t_address0 => MSG_U0_noiseSS_50_im_address0,
        t_ce0 => MSG_U0_noiseSS_50_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_50_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_50_im_i_full_n,
        i_write => ap_channel_done_noiseSS_50_im,
        t_empty_n => noiseSS_50_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_51_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_51_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_51_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_51_im_we0,
        i_d0 => qr_givens_U0_noiseSS_51_im_d0,
        i_q0 => noiseSS_51_im_i_q0,
        t_address0 => MSG_U0_noiseSS_51_im_address0,
        t_ce0 => MSG_U0_noiseSS_51_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_51_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_51_im_i_full_n,
        i_write => ap_channel_done_noiseSS_51_im,
        t_empty_n => noiseSS_51_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_52_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_52_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_52_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_52_im_we0,
        i_d0 => qr_givens_U0_noiseSS_52_im_d0,
        i_q0 => noiseSS_52_im_i_q0,
        t_address0 => MSG_U0_noiseSS_52_im_address0,
        t_ce0 => MSG_U0_noiseSS_52_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_52_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_52_im_i_full_n,
        i_write => ap_channel_done_noiseSS_52_im,
        t_empty_n => noiseSS_52_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_53_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_53_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_53_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_53_im_we0,
        i_d0 => qr_givens_U0_noiseSS_53_im_d0,
        i_q0 => noiseSS_53_im_i_q0,
        t_address0 => MSG_U0_noiseSS_53_im_address0,
        t_ce0 => MSG_U0_noiseSS_53_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_53_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_53_im_i_full_n,
        i_write => ap_channel_done_noiseSS_53_im,
        t_empty_n => noiseSS_53_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_54_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_54_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_54_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_54_im_we0,
        i_d0 => qr_givens_U0_noiseSS_54_im_d0,
        i_q0 => noiseSS_54_im_i_q0,
        t_address0 => MSG_U0_noiseSS_54_im_address0,
        t_ce0 => MSG_U0_noiseSS_54_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_54_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_54_im_i_full_n,
        i_write => ap_channel_done_noiseSS_54_im,
        t_empty_n => noiseSS_54_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_55_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_55_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_55_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_55_im_we0,
        i_d0 => qr_givens_U0_noiseSS_55_im_d0,
        i_q0 => noiseSS_55_im_i_q0,
        t_address0 => MSG_U0_noiseSS_55_im_address0,
        t_ce0 => MSG_U0_noiseSS_55_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_55_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_55_im_i_full_n,
        i_write => ap_channel_done_noiseSS_55_im,
        t_empty_n => noiseSS_55_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_56_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_56_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_56_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_56_im_we0,
        i_d0 => qr_givens_U0_noiseSS_56_im_d0,
        i_q0 => noiseSS_56_im_i_q0,
        t_address0 => MSG_U0_noiseSS_56_im_address0,
        t_ce0 => MSG_U0_noiseSS_56_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_56_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_56_im_i_full_n,
        i_write => ap_channel_done_noiseSS_56_im,
        t_empty_n => noiseSS_56_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_57_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_57_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_57_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_57_im_we0,
        i_d0 => qr_givens_U0_noiseSS_57_im_d0,
        i_q0 => noiseSS_57_im_i_q0,
        t_address0 => MSG_U0_noiseSS_57_im_address0,
        t_ce0 => MSG_U0_noiseSS_57_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_57_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_57_im_i_full_n,
        i_write => ap_channel_done_noiseSS_57_im,
        t_empty_n => noiseSS_57_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_58_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_58_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_58_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_58_im_we0,
        i_d0 => qr_givens_U0_noiseSS_58_im_d0,
        i_q0 => noiseSS_58_im_i_q0,
        t_address0 => MSG_U0_noiseSS_58_im_address0,
        t_ce0 => MSG_U0_noiseSS_58_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_58_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_58_im_i_full_n,
        i_write => ap_channel_done_noiseSS_58_im,
        t_empty_n => noiseSS_58_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_59_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_59_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_59_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_59_im_we0,
        i_d0 => qr_givens_U0_noiseSS_59_im_d0,
        i_q0 => noiseSS_59_im_i_q0,
        t_address0 => MSG_U0_noiseSS_59_im_address0,
        t_ce0 => MSG_U0_noiseSS_59_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_59_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_59_im_i_full_n,
        i_write => ap_channel_done_noiseSS_59_im,
        t_empty_n => noiseSS_59_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_60_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_60_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_60_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_60_im_we0,
        i_d0 => qr_givens_U0_noiseSS_60_im_d0,
        i_q0 => noiseSS_60_im_i_q0,
        t_address0 => MSG_U0_noiseSS_60_im_address0,
        t_ce0 => MSG_U0_noiseSS_60_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_60_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_60_im_i_full_n,
        i_write => ap_channel_done_noiseSS_60_im,
        t_empty_n => noiseSS_60_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_61_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_61_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_61_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_61_im_we0,
        i_d0 => qr_givens_U0_noiseSS_61_im_d0,
        i_q0 => noiseSS_61_im_i_q0,
        t_address0 => MSG_U0_noiseSS_61_im_address0,
        t_ce0 => MSG_U0_noiseSS_61_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_61_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_61_im_i_full_n,
        i_write => ap_channel_done_noiseSS_61_im,
        t_empty_n => noiseSS_61_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_62_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_62_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_62_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_62_im_we0,
        i_d0 => qr_givens_U0_noiseSS_62_im_d0,
        i_q0 => noiseSS_62_im_i_q0,
        t_address0 => MSG_U0_noiseSS_62_im_address0,
        t_ce0 => MSG_U0_noiseSS_62_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_62_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_62_im_i_full_n,
        i_write => ap_channel_done_noiseSS_62_im,
        t_empty_n => noiseSS_62_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_63_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_63_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_63_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_63_im_we0,
        i_d0 => qr_givens_U0_noiseSS_63_im_d0,
        i_q0 => noiseSS_63_im_i_q0,
        t_address0 => MSG_U0_noiseSS_63_im_address0,
        t_ce0 => MSG_U0_noiseSS_63_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_63_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_63_im_i_full_n,
        i_write => ap_channel_done_noiseSS_63_im,
        t_empty_n => noiseSS_63_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_64_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_64_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_64_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_64_im_we0,
        i_d0 => qr_givens_U0_noiseSS_64_im_d0,
        i_q0 => noiseSS_64_im_i_q0,
        t_address0 => MSG_U0_noiseSS_64_im_address0,
        t_ce0 => MSG_U0_noiseSS_64_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_64_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_64_im_i_full_n,
        i_write => ap_channel_done_noiseSS_64_im,
        t_empty_n => noiseSS_64_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_65_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_65_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_65_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_65_im_we0,
        i_d0 => qr_givens_U0_noiseSS_65_im_d0,
        i_q0 => noiseSS_65_im_i_q0,
        t_address0 => MSG_U0_noiseSS_65_im_address0,
        t_ce0 => MSG_U0_noiseSS_65_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_65_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_65_im_i_full_n,
        i_write => ap_channel_done_noiseSS_65_im,
        t_empty_n => noiseSS_65_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_66_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_66_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_66_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_66_im_we0,
        i_d0 => qr_givens_U0_noiseSS_66_im_d0,
        i_q0 => noiseSS_66_im_i_q0,
        t_address0 => MSG_U0_noiseSS_66_im_address0,
        t_ce0 => MSG_U0_noiseSS_66_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_66_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_66_im_i_full_n,
        i_write => ap_channel_done_noiseSS_66_im,
        t_empty_n => noiseSS_66_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_67_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_67_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_67_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_67_im_we0,
        i_d0 => qr_givens_U0_noiseSS_67_im_d0,
        i_q0 => noiseSS_67_im_i_q0,
        t_address0 => MSG_U0_noiseSS_67_im_address0,
        t_ce0 => MSG_U0_noiseSS_67_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_67_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_67_im_i_full_n,
        i_write => ap_channel_done_noiseSS_67_im,
        t_empty_n => noiseSS_67_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_68_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_68_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_68_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_68_im_we0,
        i_d0 => qr_givens_U0_noiseSS_68_im_d0,
        i_q0 => noiseSS_68_im_i_q0,
        t_address0 => MSG_U0_noiseSS_68_im_address0,
        t_ce0 => MSG_U0_noiseSS_68_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_68_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_68_im_i_full_n,
        i_write => ap_channel_done_noiseSS_68_im,
        t_empty_n => noiseSS_68_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_69_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_69_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_69_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_69_im_we0,
        i_d0 => qr_givens_U0_noiseSS_69_im_d0,
        i_q0 => noiseSS_69_im_i_q0,
        t_address0 => MSG_U0_noiseSS_69_im_address0,
        t_ce0 => MSG_U0_noiseSS_69_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_69_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_69_im_i_full_n,
        i_write => ap_channel_done_noiseSS_69_im,
        t_empty_n => noiseSS_69_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_70_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_70_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_70_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_70_im_we0,
        i_d0 => qr_givens_U0_noiseSS_70_im_d0,
        i_q0 => noiseSS_70_im_i_q0,
        t_address0 => MSG_U0_noiseSS_70_im_address0,
        t_ce0 => MSG_U0_noiseSS_70_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_70_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_70_im_i_full_n,
        i_write => ap_channel_done_noiseSS_70_im,
        t_empty_n => noiseSS_70_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_71_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_71_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_71_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_71_im_we0,
        i_d0 => qr_givens_U0_noiseSS_71_im_d0,
        i_q0 => noiseSS_71_im_i_q0,
        t_address0 => MSG_U0_noiseSS_71_im_address0,
        t_ce0 => MSG_U0_noiseSS_71_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_71_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_71_im_i_full_n,
        i_write => ap_channel_done_noiseSS_71_im,
        t_empty_n => noiseSS_71_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_72_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_72_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_72_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_72_im_we0,
        i_d0 => qr_givens_U0_noiseSS_72_im_d0,
        i_q0 => noiseSS_72_im_i_q0,
        t_address0 => MSG_U0_noiseSS_72_im_address0,
        t_ce0 => MSG_U0_noiseSS_72_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_72_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_72_im_i_full_n,
        i_write => ap_channel_done_noiseSS_72_im,
        t_empty_n => noiseSS_72_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_73_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_73_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_73_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_73_im_we0,
        i_d0 => qr_givens_U0_noiseSS_73_im_d0,
        i_q0 => noiseSS_73_im_i_q0,
        t_address0 => MSG_U0_noiseSS_73_im_address0,
        t_ce0 => MSG_U0_noiseSS_73_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_73_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_73_im_i_full_n,
        i_write => ap_channel_done_noiseSS_73_im,
        t_empty_n => noiseSS_73_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_74_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_74_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_74_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_74_im_we0,
        i_d0 => qr_givens_U0_noiseSS_74_im_d0,
        i_q0 => noiseSS_74_im_i_q0,
        t_address0 => MSG_U0_noiseSS_74_im_address0,
        t_ce0 => MSG_U0_noiseSS_74_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_74_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_74_im_i_full_n,
        i_write => ap_channel_done_noiseSS_74_im,
        t_empty_n => noiseSS_74_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_75_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_75_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_75_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_75_im_we0,
        i_d0 => qr_givens_U0_noiseSS_75_im_d0,
        i_q0 => noiseSS_75_im_i_q0,
        t_address0 => MSG_U0_noiseSS_75_im_address0,
        t_ce0 => MSG_U0_noiseSS_75_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_75_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_75_im_i_full_n,
        i_write => ap_channel_done_noiseSS_75_im,
        t_empty_n => noiseSS_75_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_76_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_76_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_76_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_76_im_we0,
        i_d0 => qr_givens_U0_noiseSS_76_im_d0,
        i_q0 => noiseSS_76_im_i_q0,
        t_address0 => MSG_U0_noiseSS_76_im_address0,
        t_ce0 => MSG_U0_noiseSS_76_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_76_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_76_im_i_full_n,
        i_write => ap_channel_done_noiseSS_76_im,
        t_empty_n => noiseSS_76_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_77_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_77_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_77_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_77_im_we0,
        i_d0 => qr_givens_U0_noiseSS_77_im_d0,
        i_q0 => noiseSS_77_im_i_q0,
        t_address0 => MSG_U0_noiseSS_77_im_address0,
        t_ce0 => MSG_U0_noiseSS_77_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_77_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_77_im_i_full_n,
        i_write => ap_channel_done_noiseSS_77_im,
        t_empty_n => noiseSS_77_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_78_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_78_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_78_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_78_im_we0,
        i_d0 => qr_givens_U0_noiseSS_78_im_d0,
        i_q0 => noiseSS_78_im_i_q0,
        t_address0 => MSG_U0_noiseSS_78_im_address0,
        t_ce0 => MSG_U0_noiseSS_78_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_78_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_78_im_i_full_n,
        i_write => ap_channel_done_noiseSS_78_im,
        t_empty_n => noiseSS_78_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_79_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_79_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_79_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_79_im_we0,
        i_d0 => qr_givens_U0_noiseSS_79_im_d0,
        i_q0 => noiseSS_79_im_i_q0,
        t_address0 => MSG_U0_noiseSS_79_im_address0,
        t_ce0 => MSG_U0_noiseSS_79_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_79_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_79_im_i_full_n,
        i_write => ap_channel_done_noiseSS_79_im,
        t_empty_n => noiseSS_79_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_80_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_80_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_80_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_80_im_we0,
        i_d0 => qr_givens_U0_noiseSS_80_im_d0,
        i_q0 => noiseSS_80_im_i_q0,
        t_address0 => MSG_U0_noiseSS_80_im_address0,
        t_ce0 => MSG_U0_noiseSS_80_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_80_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_80_im_i_full_n,
        i_write => ap_channel_done_noiseSS_80_im,
        t_empty_n => noiseSS_80_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_81_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_81_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_81_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_81_im_we0,
        i_d0 => qr_givens_U0_noiseSS_81_im_d0,
        i_q0 => noiseSS_81_im_i_q0,
        t_address0 => MSG_U0_noiseSS_81_im_address0,
        t_ce0 => MSG_U0_noiseSS_81_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_81_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_81_im_i_full_n,
        i_write => ap_channel_done_noiseSS_81_im,
        t_empty_n => noiseSS_81_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_82_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_82_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_82_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_82_im_we0,
        i_d0 => qr_givens_U0_noiseSS_82_im_d0,
        i_q0 => noiseSS_82_im_i_q0,
        t_address0 => MSG_U0_noiseSS_82_im_address0,
        t_ce0 => MSG_U0_noiseSS_82_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_82_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_82_im_i_full_n,
        i_write => ap_channel_done_noiseSS_82_im,
        t_empty_n => noiseSS_82_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_83_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_83_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_83_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_83_im_we0,
        i_d0 => qr_givens_U0_noiseSS_83_im_d0,
        i_q0 => noiseSS_83_im_i_q0,
        t_address0 => MSG_U0_noiseSS_83_im_address0,
        t_ce0 => MSG_U0_noiseSS_83_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_83_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_83_im_i_full_n,
        i_write => ap_channel_done_noiseSS_83_im,
        t_empty_n => noiseSS_83_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_84_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_84_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_84_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_84_im_we0,
        i_d0 => qr_givens_U0_noiseSS_84_im_d0,
        i_q0 => noiseSS_84_im_i_q0,
        t_address0 => MSG_U0_noiseSS_84_im_address0,
        t_ce0 => MSG_U0_noiseSS_84_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_84_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_84_im_i_full_n,
        i_write => ap_channel_done_noiseSS_84_im,
        t_empty_n => noiseSS_84_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_85_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_85_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_85_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_85_im_we0,
        i_d0 => qr_givens_U0_noiseSS_85_im_d0,
        i_q0 => noiseSS_85_im_i_q0,
        t_address0 => MSG_U0_noiseSS_85_im_address0,
        t_ce0 => MSG_U0_noiseSS_85_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_85_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_85_im_i_full_n,
        i_write => ap_channel_done_noiseSS_85_im,
        t_empty_n => noiseSS_85_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_86_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_86_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_86_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_86_im_we0,
        i_d0 => qr_givens_U0_noiseSS_86_im_d0,
        i_q0 => noiseSS_86_im_i_q0,
        t_address0 => MSG_U0_noiseSS_86_im_address0,
        t_ce0 => MSG_U0_noiseSS_86_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_86_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_86_im_i_full_n,
        i_write => ap_channel_done_noiseSS_86_im,
        t_empty_n => noiseSS_86_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_87_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_87_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_87_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_87_im_we0,
        i_d0 => qr_givens_U0_noiseSS_87_im_d0,
        i_q0 => noiseSS_87_im_i_q0,
        t_address0 => MSG_U0_noiseSS_87_im_address0,
        t_ce0 => MSG_U0_noiseSS_87_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_87_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_87_im_i_full_n,
        i_write => ap_channel_done_noiseSS_87_im,
        t_empty_n => noiseSS_87_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_88_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_88_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_88_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_88_im_we0,
        i_d0 => qr_givens_U0_noiseSS_88_im_d0,
        i_q0 => noiseSS_88_im_i_q0,
        t_address0 => MSG_U0_noiseSS_88_im_address0,
        t_ce0 => MSG_U0_noiseSS_88_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_88_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_88_im_i_full_n,
        i_write => ap_channel_done_noiseSS_88_im,
        t_empty_n => noiseSS_88_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_89_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_89_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_89_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_89_im_we0,
        i_d0 => qr_givens_U0_noiseSS_89_im_d0,
        i_q0 => noiseSS_89_im_i_q0,
        t_address0 => MSG_U0_noiseSS_89_im_address0,
        t_ce0 => MSG_U0_noiseSS_89_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_89_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_89_im_i_full_n,
        i_write => ap_channel_done_noiseSS_89_im,
        t_empty_n => noiseSS_89_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_90_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_90_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_90_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_90_im_we0,
        i_d0 => qr_givens_U0_noiseSS_90_im_d0,
        i_q0 => noiseSS_90_im_i_q0,
        t_address0 => MSG_U0_noiseSS_90_im_address0,
        t_ce0 => MSG_U0_noiseSS_90_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_90_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_90_im_i_full_n,
        i_write => ap_channel_done_noiseSS_90_im,
        t_empty_n => noiseSS_90_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_91_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_91_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_91_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_91_im_we0,
        i_d0 => qr_givens_U0_noiseSS_91_im_d0,
        i_q0 => noiseSS_91_im_i_q0,
        t_address0 => MSG_U0_noiseSS_91_im_address0,
        t_ce0 => MSG_U0_noiseSS_91_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_91_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_91_im_i_full_n,
        i_write => ap_channel_done_noiseSS_91_im,
        t_empty_n => noiseSS_91_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_92_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_92_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_92_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_92_im_we0,
        i_d0 => qr_givens_U0_noiseSS_92_im_d0,
        i_q0 => noiseSS_92_im_i_q0,
        t_address0 => MSG_U0_noiseSS_92_im_address0,
        t_ce0 => MSG_U0_noiseSS_92_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_92_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_92_im_i_full_n,
        i_write => ap_channel_done_noiseSS_92_im,
        t_empty_n => noiseSS_92_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_93_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_93_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_93_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_93_im_we0,
        i_d0 => qr_givens_U0_noiseSS_93_im_d0,
        i_q0 => noiseSS_93_im_i_q0,
        t_address0 => MSG_U0_noiseSS_93_im_address0,
        t_ce0 => MSG_U0_noiseSS_93_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_93_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_93_im_i_full_n,
        i_write => ap_channel_done_noiseSS_93_im,
        t_empty_n => noiseSS_93_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_94_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_94_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_94_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_94_im_we0,
        i_d0 => qr_givens_U0_noiseSS_94_im_d0,
        i_q0 => noiseSS_94_im_i_q0,
        t_address0 => MSG_U0_noiseSS_94_im_address0,
        t_ce0 => MSG_U0_noiseSS_94_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_94_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_94_im_i_full_n,
        i_write => ap_channel_done_noiseSS_94_im,
        t_empty_n => noiseSS_94_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_95_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_95_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_95_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_95_im_we0,
        i_d0 => qr_givens_U0_noiseSS_95_im_d0,
        i_q0 => noiseSS_95_im_i_q0,
        t_address0 => MSG_U0_noiseSS_95_im_address0,
        t_ce0 => MSG_U0_noiseSS_95_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_95_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_95_im_i_full_n,
        i_write => ap_channel_done_noiseSS_95_im,
        t_empty_n => noiseSS_95_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_96_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_96_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_96_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_96_im_we0,
        i_d0 => qr_givens_U0_noiseSS_96_im_d0,
        i_q0 => noiseSS_96_im_i_q0,
        t_address0 => MSG_U0_noiseSS_96_im_address0,
        t_ce0 => MSG_U0_noiseSS_96_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_96_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_96_im_i_full_n,
        i_write => ap_channel_done_noiseSS_96_im,
        t_empty_n => noiseSS_96_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_97_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_97_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_97_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_97_im_we0,
        i_d0 => qr_givens_U0_noiseSS_97_im_d0,
        i_q0 => noiseSS_97_im_i_q0,
        t_address0 => MSG_U0_noiseSS_97_im_address0,
        t_ce0 => MSG_U0_noiseSS_97_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_97_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_97_im_i_full_n,
        i_write => ap_channel_done_noiseSS_97_im,
        t_empty_n => noiseSS_97_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_98_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_98_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_98_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_98_im_we0,
        i_d0 => qr_givens_U0_noiseSS_98_im_d0,
        i_q0 => noiseSS_98_im_i_q0,
        t_address0 => MSG_U0_noiseSS_98_im_address0,
        t_ce0 => MSG_U0_noiseSS_98_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_98_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_98_im_i_full_n,
        i_write => ap_channel_done_noiseSS_98_im,
        t_empty_n => noiseSS_98_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    noiseSS_99_im_U : component MUSIC_top_noiseSStde
    generic map (
        DataWidth => 32,
        AddressRange => 98,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => qr_givens_U0_noiseSS_99_im_address0,
        i_ce0 => qr_givens_U0_noiseSS_99_im_ce0,
        i_we0 => qr_givens_U0_noiseSS_99_im_we0,
        i_d0 => qr_givens_U0_noiseSS_99_im_d0,
        i_q0 => noiseSS_99_im_i_q0,
        t_address0 => MSG_U0_noiseSS_99_im_address0,
        t_ce0 => MSG_U0_noiseSS_99_im_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => noiseSS_99_im_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => noiseSS_99_im_i_full_n,
        i_write => ap_channel_done_noiseSS_99_im,
        t_empty_n => noiseSS_99_im_t_empty_n,
        t_read => MSG_U0_ap_ready);

    inputdatamover_U0 : component inputdatamover
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => inputdatamover_U0_ap_start,
        ap_done => inputdatamover_U0_ap_done,
        ap_continue => inputdatamover_U0_ap_continue,
        ap_idle => inputdatamover_U0_ap_idle,
        ap_ready => inputdatamover_U0_ap_ready,
        in_r_TDATA => in_r_TDATA,
        in_r_TVALID => in_r_TVALID,
        in_r_TREADY => inputdatamover_U0_in_r_TREADY,
        in_r_TLAST => in_r_TLAST,
        out_strm_re_address0 => inputdatamover_U0_out_strm_re_address0,
        out_strm_re_ce0 => inputdatamover_U0_out_strm_re_ce0,
        out_strm_re_we0 => inputdatamover_U0_out_strm_re_we0,
        out_strm_re_d0 => inputdatamover_U0_out_strm_re_d0,
        out_strm_im_address0 => inputdatamover_U0_out_strm_im_address0,
        out_strm_im_ce0 => inputdatamover_U0_out_strm_im_ce0,
        out_strm_im_we0 => inputdatamover_U0_out_strm_im_we0,
        out_strm_im_d0 => inputdatamover_U0_out_strm_im_d0);

    AutoCorrelation_U0 : component AutoCorrelation
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => AutoCorrelation_U0_ap_start,
        ap_done => AutoCorrelation_U0_ap_done,
        ap_continue => AutoCorrelation_U0_ap_continue,
        ap_idle => AutoCorrelation_U0_ap_idle,
        ap_ready => AutoCorrelation_U0_ap_ready,
        rec_sig_re_address0 => AutoCorrelation_U0_rec_sig_re_address0,
        rec_sig_re_ce0 => AutoCorrelation_U0_rec_sig_re_ce0,
        rec_sig_re_q0 => inMAT_re_t_q0,
        rec_sig_re_address1 => AutoCorrelation_U0_rec_sig_re_address1,
        rec_sig_re_ce1 => AutoCorrelation_U0_rec_sig_re_ce1,
        rec_sig_re_q1 => inMAT_re_t_q1,
        rec_sig_im_address0 => AutoCorrelation_U0_rec_sig_im_address0,
        rec_sig_im_ce0 => AutoCorrelation_U0_rec_sig_im_ce0,
        rec_sig_im_q0 => inMAT_im_t_q0,
        rec_sig_im_address1 => AutoCorrelation_U0_rec_sig_im_address1,
        rec_sig_im_ce1 => AutoCorrelation_U0_rec_sig_im_ce1,
        rec_sig_im_q1 => inMAT_im_t_q1,
        matrix1_re_address0 => AutoCorrelation_U0_matrix1_re_address0,
        matrix1_re_ce0 => AutoCorrelation_U0_matrix1_re_ce0,
        matrix1_re_we0 => AutoCorrelation_U0_matrix1_re_we0,
        matrix1_re_d0 => AutoCorrelation_U0_matrix1_re_d0,
        matrix1_re_q0 => matrix1_re_i_q0,
        matrix1_im_address0 => AutoCorrelation_U0_matrix1_im_address0,
        matrix1_im_ce0 => AutoCorrelation_U0_matrix1_im_ce0,
        matrix1_im_we0 => AutoCorrelation_U0_matrix1_im_we0,
        matrix1_im_d0 => AutoCorrelation_U0_matrix1_im_d0,
        matrix1_im_q0 => matrix1_im_i_q0);

    qr_givens_U0 : component qr_givens
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => qr_givens_U0_ap_start,
        ap_done => qr_givens_U0_ap_done,
        ap_continue => qr_givens_U0_ap_continue,
        ap_idle => qr_givens_U0_ap_idle,
        ap_ready => qr_givens_U0_ap_ready,
        A_re_address0 => qr_givens_U0_A_re_address0,
        A_re_ce0 => qr_givens_U0_A_re_ce0,
        A_re_q0 => matrix1_re_t_q0,
        A_im_address0 => qr_givens_U0_A_im_address0,
        A_im_ce0 => qr_givens_U0_A_im_ce0,
        A_im_q0 => matrix1_im_t_q0,
        noiseSS_0_re_address0 => qr_givens_U0_noiseSS_0_re_address0,
        noiseSS_0_re_ce0 => qr_givens_U0_noiseSS_0_re_ce0,
        noiseSS_0_re_we0 => qr_givens_U0_noiseSS_0_re_we0,
        noiseSS_0_re_d0 => qr_givens_U0_noiseSS_0_re_d0,
        noiseSS_1_re_address0 => qr_givens_U0_noiseSS_1_re_address0,
        noiseSS_1_re_ce0 => qr_givens_U0_noiseSS_1_re_ce0,
        noiseSS_1_re_we0 => qr_givens_U0_noiseSS_1_re_we0,
        noiseSS_1_re_d0 => qr_givens_U0_noiseSS_1_re_d0,
        noiseSS_2_re_address0 => qr_givens_U0_noiseSS_2_re_address0,
        noiseSS_2_re_ce0 => qr_givens_U0_noiseSS_2_re_ce0,
        noiseSS_2_re_we0 => qr_givens_U0_noiseSS_2_re_we0,
        noiseSS_2_re_d0 => qr_givens_U0_noiseSS_2_re_d0,
        noiseSS_3_re_address0 => qr_givens_U0_noiseSS_3_re_address0,
        noiseSS_3_re_ce0 => qr_givens_U0_noiseSS_3_re_ce0,
        noiseSS_3_re_we0 => qr_givens_U0_noiseSS_3_re_we0,
        noiseSS_3_re_d0 => qr_givens_U0_noiseSS_3_re_d0,
        noiseSS_4_re_address0 => qr_givens_U0_noiseSS_4_re_address0,
        noiseSS_4_re_ce0 => qr_givens_U0_noiseSS_4_re_ce0,
        noiseSS_4_re_we0 => qr_givens_U0_noiseSS_4_re_we0,
        noiseSS_4_re_d0 => qr_givens_U0_noiseSS_4_re_d0,
        noiseSS_5_re_address0 => qr_givens_U0_noiseSS_5_re_address0,
        noiseSS_5_re_ce0 => qr_givens_U0_noiseSS_5_re_ce0,
        noiseSS_5_re_we0 => qr_givens_U0_noiseSS_5_re_we0,
        noiseSS_5_re_d0 => qr_givens_U0_noiseSS_5_re_d0,
        noiseSS_6_re_address0 => qr_givens_U0_noiseSS_6_re_address0,
        noiseSS_6_re_ce0 => qr_givens_U0_noiseSS_6_re_ce0,
        noiseSS_6_re_we0 => qr_givens_U0_noiseSS_6_re_we0,
        noiseSS_6_re_d0 => qr_givens_U0_noiseSS_6_re_d0,
        noiseSS_7_re_address0 => qr_givens_U0_noiseSS_7_re_address0,
        noiseSS_7_re_ce0 => qr_givens_U0_noiseSS_7_re_ce0,
        noiseSS_7_re_we0 => qr_givens_U0_noiseSS_7_re_we0,
        noiseSS_7_re_d0 => qr_givens_U0_noiseSS_7_re_d0,
        noiseSS_8_re_address0 => qr_givens_U0_noiseSS_8_re_address0,
        noiseSS_8_re_ce0 => qr_givens_U0_noiseSS_8_re_ce0,
        noiseSS_8_re_we0 => qr_givens_U0_noiseSS_8_re_we0,
        noiseSS_8_re_d0 => qr_givens_U0_noiseSS_8_re_d0,
        noiseSS_9_re_address0 => qr_givens_U0_noiseSS_9_re_address0,
        noiseSS_9_re_ce0 => qr_givens_U0_noiseSS_9_re_ce0,
        noiseSS_9_re_we0 => qr_givens_U0_noiseSS_9_re_we0,
        noiseSS_9_re_d0 => qr_givens_U0_noiseSS_9_re_d0,
        noiseSS_10_re_address0 => qr_givens_U0_noiseSS_10_re_address0,
        noiseSS_10_re_ce0 => qr_givens_U0_noiseSS_10_re_ce0,
        noiseSS_10_re_we0 => qr_givens_U0_noiseSS_10_re_we0,
        noiseSS_10_re_d0 => qr_givens_U0_noiseSS_10_re_d0,
        noiseSS_11_re_address0 => qr_givens_U0_noiseSS_11_re_address0,
        noiseSS_11_re_ce0 => qr_givens_U0_noiseSS_11_re_ce0,
        noiseSS_11_re_we0 => qr_givens_U0_noiseSS_11_re_we0,
        noiseSS_11_re_d0 => qr_givens_U0_noiseSS_11_re_d0,
        noiseSS_12_re_address0 => qr_givens_U0_noiseSS_12_re_address0,
        noiseSS_12_re_ce0 => qr_givens_U0_noiseSS_12_re_ce0,
        noiseSS_12_re_we0 => qr_givens_U0_noiseSS_12_re_we0,
        noiseSS_12_re_d0 => qr_givens_U0_noiseSS_12_re_d0,
        noiseSS_13_re_address0 => qr_givens_U0_noiseSS_13_re_address0,
        noiseSS_13_re_ce0 => qr_givens_U0_noiseSS_13_re_ce0,
        noiseSS_13_re_we0 => qr_givens_U0_noiseSS_13_re_we0,
        noiseSS_13_re_d0 => qr_givens_U0_noiseSS_13_re_d0,
        noiseSS_14_re_address0 => qr_givens_U0_noiseSS_14_re_address0,
        noiseSS_14_re_ce0 => qr_givens_U0_noiseSS_14_re_ce0,
        noiseSS_14_re_we0 => qr_givens_U0_noiseSS_14_re_we0,
        noiseSS_14_re_d0 => qr_givens_U0_noiseSS_14_re_d0,
        noiseSS_15_re_address0 => qr_givens_U0_noiseSS_15_re_address0,
        noiseSS_15_re_ce0 => qr_givens_U0_noiseSS_15_re_ce0,
        noiseSS_15_re_we0 => qr_givens_U0_noiseSS_15_re_we0,
        noiseSS_15_re_d0 => qr_givens_U0_noiseSS_15_re_d0,
        noiseSS_16_re_address0 => qr_givens_U0_noiseSS_16_re_address0,
        noiseSS_16_re_ce0 => qr_givens_U0_noiseSS_16_re_ce0,
        noiseSS_16_re_we0 => qr_givens_U0_noiseSS_16_re_we0,
        noiseSS_16_re_d0 => qr_givens_U0_noiseSS_16_re_d0,
        noiseSS_17_re_address0 => qr_givens_U0_noiseSS_17_re_address0,
        noiseSS_17_re_ce0 => qr_givens_U0_noiseSS_17_re_ce0,
        noiseSS_17_re_we0 => qr_givens_U0_noiseSS_17_re_we0,
        noiseSS_17_re_d0 => qr_givens_U0_noiseSS_17_re_d0,
        noiseSS_18_re_address0 => qr_givens_U0_noiseSS_18_re_address0,
        noiseSS_18_re_ce0 => qr_givens_U0_noiseSS_18_re_ce0,
        noiseSS_18_re_we0 => qr_givens_U0_noiseSS_18_re_we0,
        noiseSS_18_re_d0 => qr_givens_U0_noiseSS_18_re_d0,
        noiseSS_19_re_address0 => qr_givens_U0_noiseSS_19_re_address0,
        noiseSS_19_re_ce0 => qr_givens_U0_noiseSS_19_re_ce0,
        noiseSS_19_re_we0 => qr_givens_U0_noiseSS_19_re_we0,
        noiseSS_19_re_d0 => qr_givens_U0_noiseSS_19_re_d0,
        noiseSS_20_re_address0 => qr_givens_U0_noiseSS_20_re_address0,
        noiseSS_20_re_ce0 => qr_givens_U0_noiseSS_20_re_ce0,
        noiseSS_20_re_we0 => qr_givens_U0_noiseSS_20_re_we0,
        noiseSS_20_re_d0 => qr_givens_U0_noiseSS_20_re_d0,
        noiseSS_21_re_address0 => qr_givens_U0_noiseSS_21_re_address0,
        noiseSS_21_re_ce0 => qr_givens_U0_noiseSS_21_re_ce0,
        noiseSS_21_re_we0 => qr_givens_U0_noiseSS_21_re_we0,
        noiseSS_21_re_d0 => qr_givens_U0_noiseSS_21_re_d0,
        noiseSS_22_re_address0 => qr_givens_U0_noiseSS_22_re_address0,
        noiseSS_22_re_ce0 => qr_givens_U0_noiseSS_22_re_ce0,
        noiseSS_22_re_we0 => qr_givens_U0_noiseSS_22_re_we0,
        noiseSS_22_re_d0 => qr_givens_U0_noiseSS_22_re_d0,
        noiseSS_23_re_address0 => qr_givens_U0_noiseSS_23_re_address0,
        noiseSS_23_re_ce0 => qr_givens_U0_noiseSS_23_re_ce0,
        noiseSS_23_re_we0 => qr_givens_U0_noiseSS_23_re_we0,
        noiseSS_23_re_d0 => qr_givens_U0_noiseSS_23_re_d0,
        noiseSS_24_re_address0 => qr_givens_U0_noiseSS_24_re_address0,
        noiseSS_24_re_ce0 => qr_givens_U0_noiseSS_24_re_ce0,
        noiseSS_24_re_we0 => qr_givens_U0_noiseSS_24_re_we0,
        noiseSS_24_re_d0 => qr_givens_U0_noiseSS_24_re_d0,
        noiseSS_25_re_address0 => qr_givens_U0_noiseSS_25_re_address0,
        noiseSS_25_re_ce0 => qr_givens_U0_noiseSS_25_re_ce0,
        noiseSS_25_re_we0 => qr_givens_U0_noiseSS_25_re_we0,
        noiseSS_25_re_d0 => qr_givens_U0_noiseSS_25_re_d0,
        noiseSS_26_re_address0 => qr_givens_U0_noiseSS_26_re_address0,
        noiseSS_26_re_ce0 => qr_givens_U0_noiseSS_26_re_ce0,
        noiseSS_26_re_we0 => qr_givens_U0_noiseSS_26_re_we0,
        noiseSS_26_re_d0 => qr_givens_U0_noiseSS_26_re_d0,
        noiseSS_27_re_address0 => qr_givens_U0_noiseSS_27_re_address0,
        noiseSS_27_re_ce0 => qr_givens_U0_noiseSS_27_re_ce0,
        noiseSS_27_re_we0 => qr_givens_U0_noiseSS_27_re_we0,
        noiseSS_27_re_d0 => qr_givens_U0_noiseSS_27_re_d0,
        noiseSS_28_re_address0 => qr_givens_U0_noiseSS_28_re_address0,
        noiseSS_28_re_ce0 => qr_givens_U0_noiseSS_28_re_ce0,
        noiseSS_28_re_we0 => qr_givens_U0_noiseSS_28_re_we0,
        noiseSS_28_re_d0 => qr_givens_U0_noiseSS_28_re_d0,
        noiseSS_29_re_address0 => qr_givens_U0_noiseSS_29_re_address0,
        noiseSS_29_re_ce0 => qr_givens_U0_noiseSS_29_re_ce0,
        noiseSS_29_re_we0 => qr_givens_U0_noiseSS_29_re_we0,
        noiseSS_29_re_d0 => qr_givens_U0_noiseSS_29_re_d0,
        noiseSS_30_re_address0 => qr_givens_U0_noiseSS_30_re_address0,
        noiseSS_30_re_ce0 => qr_givens_U0_noiseSS_30_re_ce0,
        noiseSS_30_re_we0 => qr_givens_U0_noiseSS_30_re_we0,
        noiseSS_30_re_d0 => qr_givens_U0_noiseSS_30_re_d0,
        noiseSS_31_re_address0 => qr_givens_U0_noiseSS_31_re_address0,
        noiseSS_31_re_ce0 => qr_givens_U0_noiseSS_31_re_ce0,
        noiseSS_31_re_we0 => qr_givens_U0_noiseSS_31_re_we0,
        noiseSS_31_re_d0 => qr_givens_U0_noiseSS_31_re_d0,
        noiseSS_32_re_address0 => qr_givens_U0_noiseSS_32_re_address0,
        noiseSS_32_re_ce0 => qr_givens_U0_noiseSS_32_re_ce0,
        noiseSS_32_re_we0 => qr_givens_U0_noiseSS_32_re_we0,
        noiseSS_32_re_d0 => qr_givens_U0_noiseSS_32_re_d0,
        noiseSS_33_re_address0 => qr_givens_U0_noiseSS_33_re_address0,
        noiseSS_33_re_ce0 => qr_givens_U0_noiseSS_33_re_ce0,
        noiseSS_33_re_we0 => qr_givens_U0_noiseSS_33_re_we0,
        noiseSS_33_re_d0 => qr_givens_U0_noiseSS_33_re_d0,
        noiseSS_34_re_address0 => qr_givens_U0_noiseSS_34_re_address0,
        noiseSS_34_re_ce0 => qr_givens_U0_noiseSS_34_re_ce0,
        noiseSS_34_re_we0 => qr_givens_U0_noiseSS_34_re_we0,
        noiseSS_34_re_d0 => qr_givens_U0_noiseSS_34_re_d0,
        noiseSS_35_re_address0 => qr_givens_U0_noiseSS_35_re_address0,
        noiseSS_35_re_ce0 => qr_givens_U0_noiseSS_35_re_ce0,
        noiseSS_35_re_we0 => qr_givens_U0_noiseSS_35_re_we0,
        noiseSS_35_re_d0 => qr_givens_U0_noiseSS_35_re_d0,
        noiseSS_36_re_address0 => qr_givens_U0_noiseSS_36_re_address0,
        noiseSS_36_re_ce0 => qr_givens_U0_noiseSS_36_re_ce0,
        noiseSS_36_re_we0 => qr_givens_U0_noiseSS_36_re_we0,
        noiseSS_36_re_d0 => qr_givens_U0_noiseSS_36_re_d0,
        noiseSS_37_re_address0 => qr_givens_U0_noiseSS_37_re_address0,
        noiseSS_37_re_ce0 => qr_givens_U0_noiseSS_37_re_ce0,
        noiseSS_37_re_we0 => qr_givens_U0_noiseSS_37_re_we0,
        noiseSS_37_re_d0 => qr_givens_U0_noiseSS_37_re_d0,
        noiseSS_38_re_address0 => qr_givens_U0_noiseSS_38_re_address0,
        noiseSS_38_re_ce0 => qr_givens_U0_noiseSS_38_re_ce0,
        noiseSS_38_re_we0 => qr_givens_U0_noiseSS_38_re_we0,
        noiseSS_38_re_d0 => qr_givens_U0_noiseSS_38_re_d0,
        noiseSS_39_re_address0 => qr_givens_U0_noiseSS_39_re_address0,
        noiseSS_39_re_ce0 => qr_givens_U0_noiseSS_39_re_ce0,
        noiseSS_39_re_we0 => qr_givens_U0_noiseSS_39_re_we0,
        noiseSS_39_re_d0 => qr_givens_U0_noiseSS_39_re_d0,
        noiseSS_40_re_address0 => qr_givens_U0_noiseSS_40_re_address0,
        noiseSS_40_re_ce0 => qr_givens_U0_noiseSS_40_re_ce0,
        noiseSS_40_re_we0 => qr_givens_U0_noiseSS_40_re_we0,
        noiseSS_40_re_d0 => qr_givens_U0_noiseSS_40_re_d0,
        noiseSS_41_re_address0 => qr_givens_U0_noiseSS_41_re_address0,
        noiseSS_41_re_ce0 => qr_givens_U0_noiseSS_41_re_ce0,
        noiseSS_41_re_we0 => qr_givens_U0_noiseSS_41_re_we0,
        noiseSS_41_re_d0 => qr_givens_U0_noiseSS_41_re_d0,
        noiseSS_42_re_address0 => qr_givens_U0_noiseSS_42_re_address0,
        noiseSS_42_re_ce0 => qr_givens_U0_noiseSS_42_re_ce0,
        noiseSS_42_re_we0 => qr_givens_U0_noiseSS_42_re_we0,
        noiseSS_42_re_d0 => qr_givens_U0_noiseSS_42_re_d0,
        noiseSS_43_re_address0 => qr_givens_U0_noiseSS_43_re_address0,
        noiseSS_43_re_ce0 => qr_givens_U0_noiseSS_43_re_ce0,
        noiseSS_43_re_we0 => qr_givens_U0_noiseSS_43_re_we0,
        noiseSS_43_re_d0 => qr_givens_U0_noiseSS_43_re_d0,
        noiseSS_44_re_address0 => qr_givens_U0_noiseSS_44_re_address0,
        noiseSS_44_re_ce0 => qr_givens_U0_noiseSS_44_re_ce0,
        noiseSS_44_re_we0 => qr_givens_U0_noiseSS_44_re_we0,
        noiseSS_44_re_d0 => qr_givens_U0_noiseSS_44_re_d0,
        noiseSS_45_re_address0 => qr_givens_U0_noiseSS_45_re_address0,
        noiseSS_45_re_ce0 => qr_givens_U0_noiseSS_45_re_ce0,
        noiseSS_45_re_we0 => qr_givens_U0_noiseSS_45_re_we0,
        noiseSS_45_re_d0 => qr_givens_U0_noiseSS_45_re_d0,
        noiseSS_46_re_address0 => qr_givens_U0_noiseSS_46_re_address0,
        noiseSS_46_re_ce0 => qr_givens_U0_noiseSS_46_re_ce0,
        noiseSS_46_re_we0 => qr_givens_U0_noiseSS_46_re_we0,
        noiseSS_46_re_d0 => qr_givens_U0_noiseSS_46_re_d0,
        noiseSS_47_re_address0 => qr_givens_U0_noiseSS_47_re_address0,
        noiseSS_47_re_ce0 => qr_givens_U0_noiseSS_47_re_ce0,
        noiseSS_47_re_we0 => qr_givens_U0_noiseSS_47_re_we0,
        noiseSS_47_re_d0 => qr_givens_U0_noiseSS_47_re_d0,
        noiseSS_48_re_address0 => qr_givens_U0_noiseSS_48_re_address0,
        noiseSS_48_re_ce0 => qr_givens_U0_noiseSS_48_re_ce0,
        noiseSS_48_re_we0 => qr_givens_U0_noiseSS_48_re_we0,
        noiseSS_48_re_d0 => qr_givens_U0_noiseSS_48_re_d0,
        noiseSS_49_re_address0 => qr_givens_U0_noiseSS_49_re_address0,
        noiseSS_49_re_ce0 => qr_givens_U0_noiseSS_49_re_ce0,
        noiseSS_49_re_we0 => qr_givens_U0_noiseSS_49_re_we0,
        noiseSS_49_re_d0 => qr_givens_U0_noiseSS_49_re_d0,
        noiseSS_50_re_address0 => qr_givens_U0_noiseSS_50_re_address0,
        noiseSS_50_re_ce0 => qr_givens_U0_noiseSS_50_re_ce0,
        noiseSS_50_re_we0 => qr_givens_U0_noiseSS_50_re_we0,
        noiseSS_50_re_d0 => qr_givens_U0_noiseSS_50_re_d0,
        noiseSS_51_re_address0 => qr_givens_U0_noiseSS_51_re_address0,
        noiseSS_51_re_ce0 => qr_givens_U0_noiseSS_51_re_ce0,
        noiseSS_51_re_we0 => qr_givens_U0_noiseSS_51_re_we0,
        noiseSS_51_re_d0 => qr_givens_U0_noiseSS_51_re_d0,
        noiseSS_52_re_address0 => qr_givens_U0_noiseSS_52_re_address0,
        noiseSS_52_re_ce0 => qr_givens_U0_noiseSS_52_re_ce0,
        noiseSS_52_re_we0 => qr_givens_U0_noiseSS_52_re_we0,
        noiseSS_52_re_d0 => qr_givens_U0_noiseSS_52_re_d0,
        noiseSS_53_re_address0 => qr_givens_U0_noiseSS_53_re_address0,
        noiseSS_53_re_ce0 => qr_givens_U0_noiseSS_53_re_ce0,
        noiseSS_53_re_we0 => qr_givens_U0_noiseSS_53_re_we0,
        noiseSS_53_re_d0 => qr_givens_U0_noiseSS_53_re_d0,
        noiseSS_54_re_address0 => qr_givens_U0_noiseSS_54_re_address0,
        noiseSS_54_re_ce0 => qr_givens_U0_noiseSS_54_re_ce0,
        noiseSS_54_re_we0 => qr_givens_U0_noiseSS_54_re_we0,
        noiseSS_54_re_d0 => qr_givens_U0_noiseSS_54_re_d0,
        noiseSS_55_re_address0 => qr_givens_U0_noiseSS_55_re_address0,
        noiseSS_55_re_ce0 => qr_givens_U0_noiseSS_55_re_ce0,
        noiseSS_55_re_we0 => qr_givens_U0_noiseSS_55_re_we0,
        noiseSS_55_re_d0 => qr_givens_U0_noiseSS_55_re_d0,
        noiseSS_56_re_address0 => qr_givens_U0_noiseSS_56_re_address0,
        noiseSS_56_re_ce0 => qr_givens_U0_noiseSS_56_re_ce0,
        noiseSS_56_re_we0 => qr_givens_U0_noiseSS_56_re_we0,
        noiseSS_56_re_d0 => qr_givens_U0_noiseSS_56_re_d0,
        noiseSS_57_re_address0 => qr_givens_U0_noiseSS_57_re_address0,
        noiseSS_57_re_ce0 => qr_givens_U0_noiseSS_57_re_ce0,
        noiseSS_57_re_we0 => qr_givens_U0_noiseSS_57_re_we0,
        noiseSS_57_re_d0 => qr_givens_U0_noiseSS_57_re_d0,
        noiseSS_58_re_address0 => qr_givens_U0_noiseSS_58_re_address0,
        noiseSS_58_re_ce0 => qr_givens_U0_noiseSS_58_re_ce0,
        noiseSS_58_re_we0 => qr_givens_U0_noiseSS_58_re_we0,
        noiseSS_58_re_d0 => qr_givens_U0_noiseSS_58_re_d0,
        noiseSS_59_re_address0 => qr_givens_U0_noiseSS_59_re_address0,
        noiseSS_59_re_ce0 => qr_givens_U0_noiseSS_59_re_ce0,
        noiseSS_59_re_we0 => qr_givens_U0_noiseSS_59_re_we0,
        noiseSS_59_re_d0 => qr_givens_U0_noiseSS_59_re_d0,
        noiseSS_60_re_address0 => qr_givens_U0_noiseSS_60_re_address0,
        noiseSS_60_re_ce0 => qr_givens_U0_noiseSS_60_re_ce0,
        noiseSS_60_re_we0 => qr_givens_U0_noiseSS_60_re_we0,
        noiseSS_60_re_d0 => qr_givens_U0_noiseSS_60_re_d0,
        noiseSS_61_re_address0 => qr_givens_U0_noiseSS_61_re_address0,
        noiseSS_61_re_ce0 => qr_givens_U0_noiseSS_61_re_ce0,
        noiseSS_61_re_we0 => qr_givens_U0_noiseSS_61_re_we0,
        noiseSS_61_re_d0 => qr_givens_U0_noiseSS_61_re_d0,
        noiseSS_62_re_address0 => qr_givens_U0_noiseSS_62_re_address0,
        noiseSS_62_re_ce0 => qr_givens_U0_noiseSS_62_re_ce0,
        noiseSS_62_re_we0 => qr_givens_U0_noiseSS_62_re_we0,
        noiseSS_62_re_d0 => qr_givens_U0_noiseSS_62_re_d0,
        noiseSS_63_re_address0 => qr_givens_U0_noiseSS_63_re_address0,
        noiseSS_63_re_ce0 => qr_givens_U0_noiseSS_63_re_ce0,
        noiseSS_63_re_we0 => qr_givens_U0_noiseSS_63_re_we0,
        noiseSS_63_re_d0 => qr_givens_U0_noiseSS_63_re_d0,
        noiseSS_64_re_address0 => qr_givens_U0_noiseSS_64_re_address0,
        noiseSS_64_re_ce0 => qr_givens_U0_noiseSS_64_re_ce0,
        noiseSS_64_re_we0 => qr_givens_U0_noiseSS_64_re_we0,
        noiseSS_64_re_d0 => qr_givens_U0_noiseSS_64_re_d0,
        noiseSS_65_re_address0 => qr_givens_U0_noiseSS_65_re_address0,
        noiseSS_65_re_ce0 => qr_givens_U0_noiseSS_65_re_ce0,
        noiseSS_65_re_we0 => qr_givens_U0_noiseSS_65_re_we0,
        noiseSS_65_re_d0 => qr_givens_U0_noiseSS_65_re_d0,
        noiseSS_66_re_address0 => qr_givens_U0_noiseSS_66_re_address0,
        noiseSS_66_re_ce0 => qr_givens_U0_noiseSS_66_re_ce0,
        noiseSS_66_re_we0 => qr_givens_U0_noiseSS_66_re_we0,
        noiseSS_66_re_d0 => qr_givens_U0_noiseSS_66_re_d0,
        noiseSS_67_re_address0 => qr_givens_U0_noiseSS_67_re_address0,
        noiseSS_67_re_ce0 => qr_givens_U0_noiseSS_67_re_ce0,
        noiseSS_67_re_we0 => qr_givens_U0_noiseSS_67_re_we0,
        noiseSS_67_re_d0 => qr_givens_U0_noiseSS_67_re_d0,
        noiseSS_68_re_address0 => qr_givens_U0_noiseSS_68_re_address0,
        noiseSS_68_re_ce0 => qr_givens_U0_noiseSS_68_re_ce0,
        noiseSS_68_re_we0 => qr_givens_U0_noiseSS_68_re_we0,
        noiseSS_68_re_d0 => qr_givens_U0_noiseSS_68_re_d0,
        noiseSS_69_re_address0 => qr_givens_U0_noiseSS_69_re_address0,
        noiseSS_69_re_ce0 => qr_givens_U0_noiseSS_69_re_ce0,
        noiseSS_69_re_we0 => qr_givens_U0_noiseSS_69_re_we0,
        noiseSS_69_re_d0 => qr_givens_U0_noiseSS_69_re_d0,
        noiseSS_70_re_address0 => qr_givens_U0_noiseSS_70_re_address0,
        noiseSS_70_re_ce0 => qr_givens_U0_noiseSS_70_re_ce0,
        noiseSS_70_re_we0 => qr_givens_U0_noiseSS_70_re_we0,
        noiseSS_70_re_d0 => qr_givens_U0_noiseSS_70_re_d0,
        noiseSS_71_re_address0 => qr_givens_U0_noiseSS_71_re_address0,
        noiseSS_71_re_ce0 => qr_givens_U0_noiseSS_71_re_ce0,
        noiseSS_71_re_we0 => qr_givens_U0_noiseSS_71_re_we0,
        noiseSS_71_re_d0 => qr_givens_U0_noiseSS_71_re_d0,
        noiseSS_72_re_address0 => qr_givens_U0_noiseSS_72_re_address0,
        noiseSS_72_re_ce0 => qr_givens_U0_noiseSS_72_re_ce0,
        noiseSS_72_re_we0 => qr_givens_U0_noiseSS_72_re_we0,
        noiseSS_72_re_d0 => qr_givens_U0_noiseSS_72_re_d0,
        noiseSS_73_re_address0 => qr_givens_U0_noiseSS_73_re_address0,
        noiseSS_73_re_ce0 => qr_givens_U0_noiseSS_73_re_ce0,
        noiseSS_73_re_we0 => qr_givens_U0_noiseSS_73_re_we0,
        noiseSS_73_re_d0 => qr_givens_U0_noiseSS_73_re_d0,
        noiseSS_74_re_address0 => qr_givens_U0_noiseSS_74_re_address0,
        noiseSS_74_re_ce0 => qr_givens_U0_noiseSS_74_re_ce0,
        noiseSS_74_re_we0 => qr_givens_U0_noiseSS_74_re_we0,
        noiseSS_74_re_d0 => qr_givens_U0_noiseSS_74_re_d0,
        noiseSS_75_re_address0 => qr_givens_U0_noiseSS_75_re_address0,
        noiseSS_75_re_ce0 => qr_givens_U0_noiseSS_75_re_ce0,
        noiseSS_75_re_we0 => qr_givens_U0_noiseSS_75_re_we0,
        noiseSS_75_re_d0 => qr_givens_U0_noiseSS_75_re_d0,
        noiseSS_76_re_address0 => qr_givens_U0_noiseSS_76_re_address0,
        noiseSS_76_re_ce0 => qr_givens_U0_noiseSS_76_re_ce0,
        noiseSS_76_re_we0 => qr_givens_U0_noiseSS_76_re_we0,
        noiseSS_76_re_d0 => qr_givens_U0_noiseSS_76_re_d0,
        noiseSS_77_re_address0 => qr_givens_U0_noiseSS_77_re_address0,
        noiseSS_77_re_ce0 => qr_givens_U0_noiseSS_77_re_ce0,
        noiseSS_77_re_we0 => qr_givens_U0_noiseSS_77_re_we0,
        noiseSS_77_re_d0 => qr_givens_U0_noiseSS_77_re_d0,
        noiseSS_78_re_address0 => qr_givens_U0_noiseSS_78_re_address0,
        noiseSS_78_re_ce0 => qr_givens_U0_noiseSS_78_re_ce0,
        noiseSS_78_re_we0 => qr_givens_U0_noiseSS_78_re_we0,
        noiseSS_78_re_d0 => qr_givens_U0_noiseSS_78_re_d0,
        noiseSS_79_re_address0 => qr_givens_U0_noiseSS_79_re_address0,
        noiseSS_79_re_ce0 => qr_givens_U0_noiseSS_79_re_ce0,
        noiseSS_79_re_we0 => qr_givens_U0_noiseSS_79_re_we0,
        noiseSS_79_re_d0 => qr_givens_U0_noiseSS_79_re_d0,
        noiseSS_80_re_address0 => qr_givens_U0_noiseSS_80_re_address0,
        noiseSS_80_re_ce0 => qr_givens_U0_noiseSS_80_re_ce0,
        noiseSS_80_re_we0 => qr_givens_U0_noiseSS_80_re_we0,
        noiseSS_80_re_d0 => qr_givens_U0_noiseSS_80_re_d0,
        noiseSS_81_re_address0 => qr_givens_U0_noiseSS_81_re_address0,
        noiseSS_81_re_ce0 => qr_givens_U0_noiseSS_81_re_ce0,
        noiseSS_81_re_we0 => qr_givens_U0_noiseSS_81_re_we0,
        noiseSS_81_re_d0 => qr_givens_U0_noiseSS_81_re_d0,
        noiseSS_82_re_address0 => qr_givens_U0_noiseSS_82_re_address0,
        noiseSS_82_re_ce0 => qr_givens_U0_noiseSS_82_re_ce0,
        noiseSS_82_re_we0 => qr_givens_U0_noiseSS_82_re_we0,
        noiseSS_82_re_d0 => qr_givens_U0_noiseSS_82_re_d0,
        noiseSS_83_re_address0 => qr_givens_U0_noiseSS_83_re_address0,
        noiseSS_83_re_ce0 => qr_givens_U0_noiseSS_83_re_ce0,
        noiseSS_83_re_we0 => qr_givens_U0_noiseSS_83_re_we0,
        noiseSS_83_re_d0 => qr_givens_U0_noiseSS_83_re_d0,
        noiseSS_84_re_address0 => qr_givens_U0_noiseSS_84_re_address0,
        noiseSS_84_re_ce0 => qr_givens_U0_noiseSS_84_re_ce0,
        noiseSS_84_re_we0 => qr_givens_U0_noiseSS_84_re_we0,
        noiseSS_84_re_d0 => qr_givens_U0_noiseSS_84_re_d0,
        noiseSS_85_re_address0 => qr_givens_U0_noiseSS_85_re_address0,
        noiseSS_85_re_ce0 => qr_givens_U0_noiseSS_85_re_ce0,
        noiseSS_85_re_we0 => qr_givens_U0_noiseSS_85_re_we0,
        noiseSS_85_re_d0 => qr_givens_U0_noiseSS_85_re_d0,
        noiseSS_86_re_address0 => qr_givens_U0_noiseSS_86_re_address0,
        noiseSS_86_re_ce0 => qr_givens_U0_noiseSS_86_re_ce0,
        noiseSS_86_re_we0 => qr_givens_U0_noiseSS_86_re_we0,
        noiseSS_86_re_d0 => qr_givens_U0_noiseSS_86_re_d0,
        noiseSS_87_re_address0 => qr_givens_U0_noiseSS_87_re_address0,
        noiseSS_87_re_ce0 => qr_givens_U0_noiseSS_87_re_ce0,
        noiseSS_87_re_we0 => qr_givens_U0_noiseSS_87_re_we0,
        noiseSS_87_re_d0 => qr_givens_U0_noiseSS_87_re_d0,
        noiseSS_88_re_address0 => qr_givens_U0_noiseSS_88_re_address0,
        noiseSS_88_re_ce0 => qr_givens_U0_noiseSS_88_re_ce0,
        noiseSS_88_re_we0 => qr_givens_U0_noiseSS_88_re_we0,
        noiseSS_88_re_d0 => qr_givens_U0_noiseSS_88_re_d0,
        noiseSS_89_re_address0 => qr_givens_U0_noiseSS_89_re_address0,
        noiseSS_89_re_ce0 => qr_givens_U0_noiseSS_89_re_ce0,
        noiseSS_89_re_we0 => qr_givens_U0_noiseSS_89_re_we0,
        noiseSS_89_re_d0 => qr_givens_U0_noiseSS_89_re_d0,
        noiseSS_90_re_address0 => qr_givens_U0_noiseSS_90_re_address0,
        noiseSS_90_re_ce0 => qr_givens_U0_noiseSS_90_re_ce0,
        noiseSS_90_re_we0 => qr_givens_U0_noiseSS_90_re_we0,
        noiseSS_90_re_d0 => qr_givens_U0_noiseSS_90_re_d0,
        noiseSS_91_re_address0 => qr_givens_U0_noiseSS_91_re_address0,
        noiseSS_91_re_ce0 => qr_givens_U0_noiseSS_91_re_ce0,
        noiseSS_91_re_we0 => qr_givens_U0_noiseSS_91_re_we0,
        noiseSS_91_re_d0 => qr_givens_U0_noiseSS_91_re_d0,
        noiseSS_92_re_address0 => qr_givens_U0_noiseSS_92_re_address0,
        noiseSS_92_re_ce0 => qr_givens_U0_noiseSS_92_re_ce0,
        noiseSS_92_re_we0 => qr_givens_U0_noiseSS_92_re_we0,
        noiseSS_92_re_d0 => qr_givens_U0_noiseSS_92_re_d0,
        noiseSS_93_re_address0 => qr_givens_U0_noiseSS_93_re_address0,
        noiseSS_93_re_ce0 => qr_givens_U0_noiseSS_93_re_ce0,
        noiseSS_93_re_we0 => qr_givens_U0_noiseSS_93_re_we0,
        noiseSS_93_re_d0 => qr_givens_U0_noiseSS_93_re_d0,
        noiseSS_94_re_address0 => qr_givens_U0_noiseSS_94_re_address0,
        noiseSS_94_re_ce0 => qr_givens_U0_noiseSS_94_re_ce0,
        noiseSS_94_re_we0 => qr_givens_U0_noiseSS_94_re_we0,
        noiseSS_94_re_d0 => qr_givens_U0_noiseSS_94_re_d0,
        noiseSS_95_re_address0 => qr_givens_U0_noiseSS_95_re_address0,
        noiseSS_95_re_ce0 => qr_givens_U0_noiseSS_95_re_ce0,
        noiseSS_95_re_we0 => qr_givens_U0_noiseSS_95_re_we0,
        noiseSS_95_re_d0 => qr_givens_U0_noiseSS_95_re_d0,
        noiseSS_96_re_address0 => qr_givens_U0_noiseSS_96_re_address0,
        noiseSS_96_re_ce0 => qr_givens_U0_noiseSS_96_re_ce0,
        noiseSS_96_re_we0 => qr_givens_U0_noiseSS_96_re_we0,
        noiseSS_96_re_d0 => qr_givens_U0_noiseSS_96_re_d0,
        noiseSS_97_re_address0 => qr_givens_U0_noiseSS_97_re_address0,
        noiseSS_97_re_ce0 => qr_givens_U0_noiseSS_97_re_ce0,
        noiseSS_97_re_we0 => qr_givens_U0_noiseSS_97_re_we0,
        noiseSS_97_re_d0 => qr_givens_U0_noiseSS_97_re_d0,
        noiseSS_98_re_address0 => qr_givens_U0_noiseSS_98_re_address0,
        noiseSS_98_re_ce0 => qr_givens_U0_noiseSS_98_re_ce0,
        noiseSS_98_re_we0 => qr_givens_U0_noiseSS_98_re_we0,
        noiseSS_98_re_d0 => qr_givens_U0_noiseSS_98_re_d0,
        noiseSS_99_re_address0 => qr_givens_U0_noiseSS_99_re_address0,
        noiseSS_99_re_ce0 => qr_givens_U0_noiseSS_99_re_ce0,
        noiseSS_99_re_we0 => qr_givens_U0_noiseSS_99_re_we0,
        noiseSS_99_re_d0 => qr_givens_U0_noiseSS_99_re_d0,
        noiseSS_0_im_address0 => qr_givens_U0_noiseSS_0_im_address0,
        noiseSS_0_im_ce0 => qr_givens_U0_noiseSS_0_im_ce0,
        noiseSS_0_im_we0 => qr_givens_U0_noiseSS_0_im_we0,
        noiseSS_0_im_d0 => qr_givens_U0_noiseSS_0_im_d0,
        noiseSS_1_im_address0 => qr_givens_U0_noiseSS_1_im_address0,
        noiseSS_1_im_ce0 => qr_givens_U0_noiseSS_1_im_ce0,
        noiseSS_1_im_we0 => qr_givens_U0_noiseSS_1_im_we0,
        noiseSS_1_im_d0 => qr_givens_U0_noiseSS_1_im_d0,
        noiseSS_2_im_address0 => qr_givens_U0_noiseSS_2_im_address0,
        noiseSS_2_im_ce0 => qr_givens_U0_noiseSS_2_im_ce0,
        noiseSS_2_im_we0 => qr_givens_U0_noiseSS_2_im_we0,
        noiseSS_2_im_d0 => qr_givens_U0_noiseSS_2_im_d0,
        noiseSS_3_im_address0 => qr_givens_U0_noiseSS_3_im_address0,
        noiseSS_3_im_ce0 => qr_givens_U0_noiseSS_3_im_ce0,
        noiseSS_3_im_we0 => qr_givens_U0_noiseSS_3_im_we0,
        noiseSS_3_im_d0 => qr_givens_U0_noiseSS_3_im_d0,
        noiseSS_4_im_address0 => qr_givens_U0_noiseSS_4_im_address0,
        noiseSS_4_im_ce0 => qr_givens_U0_noiseSS_4_im_ce0,
        noiseSS_4_im_we0 => qr_givens_U0_noiseSS_4_im_we0,
        noiseSS_4_im_d0 => qr_givens_U0_noiseSS_4_im_d0,
        noiseSS_5_im_address0 => qr_givens_U0_noiseSS_5_im_address0,
        noiseSS_5_im_ce0 => qr_givens_U0_noiseSS_5_im_ce0,
        noiseSS_5_im_we0 => qr_givens_U0_noiseSS_5_im_we0,
        noiseSS_5_im_d0 => qr_givens_U0_noiseSS_5_im_d0,
        noiseSS_6_im_address0 => qr_givens_U0_noiseSS_6_im_address0,
        noiseSS_6_im_ce0 => qr_givens_U0_noiseSS_6_im_ce0,
        noiseSS_6_im_we0 => qr_givens_U0_noiseSS_6_im_we0,
        noiseSS_6_im_d0 => qr_givens_U0_noiseSS_6_im_d0,
        noiseSS_7_im_address0 => qr_givens_U0_noiseSS_7_im_address0,
        noiseSS_7_im_ce0 => qr_givens_U0_noiseSS_7_im_ce0,
        noiseSS_7_im_we0 => qr_givens_U0_noiseSS_7_im_we0,
        noiseSS_7_im_d0 => qr_givens_U0_noiseSS_7_im_d0,
        noiseSS_8_im_address0 => qr_givens_U0_noiseSS_8_im_address0,
        noiseSS_8_im_ce0 => qr_givens_U0_noiseSS_8_im_ce0,
        noiseSS_8_im_we0 => qr_givens_U0_noiseSS_8_im_we0,
        noiseSS_8_im_d0 => qr_givens_U0_noiseSS_8_im_d0,
        noiseSS_9_im_address0 => qr_givens_U0_noiseSS_9_im_address0,
        noiseSS_9_im_ce0 => qr_givens_U0_noiseSS_9_im_ce0,
        noiseSS_9_im_we0 => qr_givens_U0_noiseSS_9_im_we0,
        noiseSS_9_im_d0 => qr_givens_U0_noiseSS_9_im_d0,
        noiseSS_10_im_address0 => qr_givens_U0_noiseSS_10_im_address0,
        noiseSS_10_im_ce0 => qr_givens_U0_noiseSS_10_im_ce0,
        noiseSS_10_im_we0 => qr_givens_U0_noiseSS_10_im_we0,
        noiseSS_10_im_d0 => qr_givens_U0_noiseSS_10_im_d0,
        noiseSS_11_im_address0 => qr_givens_U0_noiseSS_11_im_address0,
        noiseSS_11_im_ce0 => qr_givens_U0_noiseSS_11_im_ce0,
        noiseSS_11_im_we0 => qr_givens_U0_noiseSS_11_im_we0,
        noiseSS_11_im_d0 => qr_givens_U0_noiseSS_11_im_d0,
        noiseSS_12_im_address0 => qr_givens_U0_noiseSS_12_im_address0,
        noiseSS_12_im_ce0 => qr_givens_U0_noiseSS_12_im_ce0,
        noiseSS_12_im_we0 => qr_givens_U0_noiseSS_12_im_we0,
        noiseSS_12_im_d0 => qr_givens_U0_noiseSS_12_im_d0,
        noiseSS_13_im_address0 => qr_givens_U0_noiseSS_13_im_address0,
        noiseSS_13_im_ce0 => qr_givens_U0_noiseSS_13_im_ce0,
        noiseSS_13_im_we0 => qr_givens_U0_noiseSS_13_im_we0,
        noiseSS_13_im_d0 => qr_givens_U0_noiseSS_13_im_d0,
        noiseSS_14_im_address0 => qr_givens_U0_noiseSS_14_im_address0,
        noiseSS_14_im_ce0 => qr_givens_U0_noiseSS_14_im_ce0,
        noiseSS_14_im_we0 => qr_givens_U0_noiseSS_14_im_we0,
        noiseSS_14_im_d0 => qr_givens_U0_noiseSS_14_im_d0,
        noiseSS_15_im_address0 => qr_givens_U0_noiseSS_15_im_address0,
        noiseSS_15_im_ce0 => qr_givens_U0_noiseSS_15_im_ce0,
        noiseSS_15_im_we0 => qr_givens_U0_noiseSS_15_im_we0,
        noiseSS_15_im_d0 => qr_givens_U0_noiseSS_15_im_d0,
        noiseSS_16_im_address0 => qr_givens_U0_noiseSS_16_im_address0,
        noiseSS_16_im_ce0 => qr_givens_U0_noiseSS_16_im_ce0,
        noiseSS_16_im_we0 => qr_givens_U0_noiseSS_16_im_we0,
        noiseSS_16_im_d0 => qr_givens_U0_noiseSS_16_im_d0,
        noiseSS_17_im_address0 => qr_givens_U0_noiseSS_17_im_address0,
        noiseSS_17_im_ce0 => qr_givens_U0_noiseSS_17_im_ce0,
        noiseSS_17_im_we0 => qr_givens_U0_noiseSS_17_im_we0,
        noiseSS_17_im_d0 => qr_givens_U0_noiseSS_17_im_d0,
        noiseSS_18_im_address0 => qr_givens_U0_noiseSS_18_im_address0,
        noiseSS_18_im_ce0 => qr_givens_U0_noiseSS_18_im_ce0,
        noiseSS_18_im_we0 => qr_givens_U0_noiseSS_18_im_we0,
        noiseSS_18_im_d0 => qr_givens_U0_noiseSS_18_im_d0,
        noiseSS_19_im_address0 => qr_givens_U0_noiseSS_19_im_address0,
        noiseSS_19_im_ce0 => qr_givens_U0_noiseSS_19_im_ce0,
        noiseSS_19_im_we0 => qr_givens_U0_noiseSS_19_im_we0,
        noiseSS_19_im_d0 => qr_givens_U0_noiseSS_19_im_d0,
        noiseSS_20_im_address0 => qr_givens_U0_noiseSS_20_im_address0,
        noiseSS_20_im_ce0 => qr_givens_U0_noiseSS_20_im_ce0,
        noiseSS_20_im_we0 => qr_givens_U0_noiseSS_20_im_we0,
        noiseSS_20_im_d0 => qr_givens_U0_noiseSS_20_im_d0,
        noiseSS_21_im_address0 => qr_givens_U0_noiseSS_21_im_address0,
        noiseSS_21_im_ce0 => qr_givens_U0_noiseSS_21_im_ce0,
        noiseSS_21_im_we0 => qr_givens_U0_noiseSS_21_im_we0,
        noiseSS_21_im_d0 => qr_givens_U0_noiseSS_21_im_d0,
        noiseSS_22_im_address0 => qr_givens_U0_noiseSS_22_im_address0,
        noiseSS_22_im_ce0 => qr_givens_U0_noiseSS_22_im_ce0,
        noiseSS_22_im_we0 => qr_givens_U0_noiseSS_22_im_we0,
        noiseSS_22_im_d0 => qr_givens_U0_noiseSS_22_im_d0,
        noiseSS_23_im_address0 => qr_givens_U0_noiseSS_23_im_address0,
        noiseSS_23_im_ce0 => qr_givens_U0_noiseSS_23_im_ce0,
        noiseSS_23_im_we0 => qr_givens_U0_noiseSS_23_im_we0,
        noiseSS_23_im_d0 => qr_givens_U0_noiseSS_23_im_d0,
        noiseSS_24_im_address0 => qr_givens_U0_noiseSS_24_im_address0,
        noiseSS_24_im_ce0 => qr_givens_U0_noiseSS_24_im_ce0,
        noiseSS_24_im_we0 => qr_givens_U0_noiseSS_24_im_we0,
        noiseSS_24_im_d0 => qr_givens_U0_noiseSS_24_im_d0,
        noiseSS_25_im_address0 => qr_givens_U0_noiseSS_25_im_address0,
        noiseSS_25_im_ce0 => qr_givens_U0_noiseSS_25_im_ce0,
        noiseSS_25_im_we0 => qr_givens_U0_noiseSS_25_im_we0,
        noiseSS_25_im_d0 => qr_givens_U0_noiseSS_25_im_d0,
        noiseSS_26_im_address0 => qr_givens_U0_noiseSS_26_im_address0,
        noiseSS_26_im_ce0 => qr_givens_U0_noiseSS_26_im_ce0,
        noiseSS_26_im_we0 => qr_givens_U0_noiseSS_26_im_we0,
        noiseSS_26_im_d0 => qr_givens_U0_noiseSS_26_im_d0,
        noiseSS_27_im_address0 => qr_givens_U0_noiseSS_27_im_address0,
        noiseSS_27_im_ce0 => qr_givens_U0_noiseSS_27_im_ce0,
        noiseSS_27_im_we0 => qr_givens_U0_noiseSS_27_im_we0,
        noiseSS_27_im_d0 => qr_givens_U0_noiseSS_27_im_d0,
        noiseSS_28_im_address0 => qr_givens_U0_noiseSS_28_im_address0,
        noiseSS_28_im_ce0 => qr_givens_U0_noiseSS_28_im_ce0,
        noiseSS_28_im_we0 => qr_givens_U0_noiseSS_28_im_we0,
        noiseSS_28_im_d0 => qr_givens_U0_noiseSS_28_im_d0,
        noiseSS_29_im_address0 => qr_givens_U0_noiseSS_29_im_address0,
        noiseSS_29_im_ce0 => qr_givens_U0_noiseSS_29_im_ce0,
        noiseSS_29_im_we0 => qr_givens_U0_noiseSS_29_im_we0,
        noiseSS_29_im_d0 => qr_givens_U0_noiseSS_29_im_d0,
        noiseSS_30_im_address0 => qr_givens_U0_noiseSS_30_im_address0,
        noiseSS_30_im_ce0 => qr_givens_U0_noiseSS_30_im_ce0,
        noiseSS_30_im_we0 => qr_givens_U0_noiseSS_30_im_we0,
        noiseSS_30_im_d0 => qr_givens_U0_noiseSS_30_im_d0,
        noiseSS_31_im_address0 => qr_givens_U0_noiseSS_31_im_address0,
        noiseSS_31_im_ce0 => qr_givens_U0_noiseSS_31_im_ce0,
        noiseSS_31_im_we0 => qr_givens_U0_noiseSS_31_im_we0,
        noiseSS_31_im_d0 => qr_givens_U0_noiseSS_31_im_d0,
        noiseSS_32_im_address0 => qr_givens_U0_noiseSS_32_im_address0,
        noiseSS_32_im_ce0 => qr_givens_U0_noiseSS_32_im_ce0,
        noiseSS_32_im_we0 => qr_givens_U0_noiseSS_32_im_we0,
        noiseSS_32_im_d0 => qr_givens_U0_noiseSS_32_im_d0,
        noiseSS_33_im_address0 => qr_givens_U0_noiseSS_33_im_address0,
        noiseSS_33_im_ce0 => qr_givens_U0_noiseSS_33_im_ce0,
        noiseSS_33_im_we0 => qr_givens_U0_noiseSS_33_im_we0,
        noiseSS_33_im_d0 => qr_givens_U0_noiseSS_33_im_d0,
        noiseSS_34_im_address0 => qr_givens_U0_noiseSS_34_im_address0,
        noiseSS_34_im_ce0 => qr_givens_U0_noiseSS_34_im_ce0,
        noiseSS_34_im_we0 => qr_givens_U0_noiseSS_34_im_we0,
        noiseSS_34_im_d0 => qr_givens_U0_noiseSS_34_im_d0,
        noiseSS_35_im_address0 => qr_givens_U0_noiseSS_35_im_address0,
        noiseSS_35_im_ce0 => qr_givens_U0_noiseSS_35_im_ce0,
        noiseSS_35_im_we0 => qr_givens_U0_noiseSS_35_im_we0,
        noiseSS_35_im_d0 => qr_givens_U0_noiseSS_35_im_d0,
        noiseSS_36_im_address0 => qr_givens_U0_noiseSS_36_im_address0,
        noiseSS_36_im_ce0 => qr_givens_U0_noiseSS_36_im_ce0,
        noiseSS_36_im_we0 => qr_givens_U0_noiseSS_36_im_we0,
        noiseSS_36_im_d0 => qr_givens_U0_noiseSS_36_im_d0,
        noiseSS_37_im_address0 => qr_givens_U0_noiseSS_37_im_address0,
        noiseSS_37_im_ce0 => qr_givens_U0_noiseSS_37_im_ce0,
        noiseSS_37_im_we0 => qr_givens_U0_noiseSS_37_im_we0,
        noiseSS_37_im_d0 => qr_givens_U0_noiseSS_37_im_d0,
        noiseSS_38_im_address0 => qr_givens_U0_noiseSS_38_im_address0,
        noiseSS_38_im_ce0 => qr_givens_U0_noiseSS_38_im_ce0,
        noiseSS_38_im_we0 => qr_givens_U0_noiseSS_38_im_we0,
        noiseSS_38_im_d0 => qr_givens_U0_noiseSS_38_im_d0,
        noiseSS_39_im_address0 => qr_givens_U0_noiseSS_39_im_address0,
        noiseSS_39_im_ce0 => qr_givens_U0_noiseSS_39_im_ce0,
        noiseSS_39_im_we0 => qr_givens_U0_noiseSS_39_im_we0,
        noiseSS_39_im_d0 => qr_givens_U0_noiseSS_39_im_d0,
        noiseSS_40_im_address0 => qr_givens_U0_noiseSS_40_im_address0,
        noiseSS_40_im_ce0 => qr_givens_U0_noiseSS_40_im_ce0,
        noiseSS_40_im_we0 => qr_givens_U0_noiseSS_40_im_we0,
        noiseSS_40_im_d0 => qr_givens_U0_noiseSS_40_im_d0,
        noiseSS_41_im_address0 => qr_givens_U0_noiseSS_41_im_address0,
        noiseSS_41_im_ce0 => qr_givens_U0_noiseSS_41_im_ce0,
        noiseSS_41_im_we0 => qr_givens_U0_noiseSS_41_im_we0,
        noiseSS_41_im_d0 => qr_givens_U0_noiseSS_41_im_d0,
        noiseSS_42_im_address0 => qr_givens_U0_noiseSS_42_im_address0,
        noiseSS_42_im_ce0 => qr_givens_U0_noiseSS_42_im_ce0,
        noiseSS_42_im_we0 => qr_givens_U0_noiseSS_42_im_we0,
        noiseSS_42_im_d0 => qr_givens_U0_noiseSS_42_im_d0,
        noiseSS_43_im_address0 => qr_givens_U0_noiseSS_43_im_address0,
        noiseSS_43_im_ce0 => qr_givens_U0_noiseSS_43_im_ce0,
        noiseSS_43_im_we0 => qr_givens_U0_noiseSS_43_im_we0,
        noiseSS_43_im_d0 => qr_givens_U0_noiseSS_43_im_d0,
        noiseSS_44_im_address0 => qr_givens_U0_noiseSS_44_im_address0,
        noiseSS_44_im_ce0 => qr_givens_U0_noiseSS_44_im_ce0,
        noiseSS_44_im_we0 => qr_givens_U0_noiseSS_44_im_we0,
        noiseSS_44_im_d0 => qr_givens_U0_noiseSS_44_im_d0,
        noiseSS_45_im_address0 => qr_givens_U0_noiseSS_45_im_address0,
        noiseSS_45_im_ce0 => qr_givens_U0_noiseSS_45_im_ce0,
        noiseSS_45_im_we0 => qr_givens_U0_noiseSS_45_im_we0,
        noiseSS_45_im_d0 => qr_givens_U0_noiseSS_45_im_d0,
        noiseSS_46_im_address0 => qr_givens_U0_noiseSS_46_im_address0,
        noiseSS_46_im_ce0 => qr_givens_U0_noiseSS_46_im_ce0,
        noiseSS_46_im_we0 => qr_givens_U0_noiseSS_46_im_we0,
        noiseSS_46_im_d0 => qr_givens_U0_noiseSS_46_im_d0,
        noiseSS_47_im_address0 => qr_givens_U0_noiseSS_47_im_address0,
        noiseSS_47_im_ce0 => qr_givens_U0_noiseSS_47_im_ce0,
        noiseSS_47_im_we0 => qr_givens_U0_noiseSS_47_im_we0,
        noiseSS_47_im_d0 => qr_givens_U0_noiseSS_47_im_d0,
        noiseSS_48_im_address0 => qr_givens_U0_noiseSS_48_im_address0,
        noiseSS_48_im_ce0 => qr_givens_U0_noiseSS_48_im_ce0,
        noiseSS_48_im_we0 => qr_givens_U0_noiseSS_48_im_we0,
        noiseSS_48_im_d0 => qr_givens_U0_noiseSS_48_im_d0,
        noiseSS_49_im_address0 => qr_givens_U0_noiseSS_49_im_address0,
        noiseSS_49_im_ce0 => qr_givens_U0_noiseSS_49_im_ce0,
        noiseSS_49_im_we0 => qr_givens_U0_noiseSS_49_im_we0,
        noiseSS_49_im_d0 => qr_givens_U0_noiseSS_49_im_d0,
        noiseSS_50_im_address0 => qr_givens_U0_noiseSS_50_im_address0,
        noiseSS_50_im_ce0 => qr_givens_U0_noiseSS_50_im_ce0,
        noiseSS_50_im_we0 => qr_givens_U0_noiseSS_50_im_we0,
        noiseSS_50_im_d0 => qr_givens_U0_noiseSS_50_im_d0,
        noiseSS_51_im_address0 => qr_givens_U0_noiseSS_51_im_address0,
        noiseSS_51_im_ce0 => qr_givens_U0_noiseSS_51_im_ce0,
        noiseSS_51_im_we0 => qr_givens_U0_noiseSS_51_im_we0,
        noiseSS_51_im_d0 => qr_givens_U0_noiseSS_51_im_d0,
        noiseSS_52_im_address0 => qr_givens_U0_noiseSS_52_im_address0,
        noiseSS_52_im_ce0 => qr_givens_U0_noiseSS_52_im_ce0,
        noiseSS_52_im_we0 => qr_givens_U0_noiseSS_52_im_we0,
        noiseSS_52_im_d0 => qr_givens_U0_noiseSS_52_im_d0,
        noiseSS_53_im_address0 => qr_givens_U0_noiseSS_53_im_address0,
        noiseSS_53_im_ce0 => qr_givens_U0_noiseSS_53_im_ce0,
        noiseSS_53_im_we0 => qr_givens_U0_noiseSS_53_im_we0,
        noiseSS_53_im_d0 => qr_givens_U0_noiseSS_53_im_d0,
        noiseSS_54_im_address0 => qr_givens_U0_noiseSS_54_im_address0,
        noiseSS_54_im_ce0 => qr_givens_U0_noiseSS_54_im_ce0,
        noiseSS_54_im_we0 => qr_givens_U0_noiseSS_54_im_we0,
        noiseSS_54_im_d0 => qr_givens_U0_noiseSS_54_im_d0,
        noiseSS_55_im_address0 => qr_givens_U0_noiseSS_55_im_address0,
        noiseSS_55_im_ce0 => qr_givens_U0_noiseSS_55_im_ce0,
        noiseSS_55_im_we0 => qr_givens_U0_noiseSS_55_im_we0,
        noiseSS_55_im_d0 => qr_givens_U0_noiseSS_55_im_d0,
        noiseSS_56_im_address0 => qr_givens_U0_noiseSS_56_im_address0,
        noiseSS_56_im_ce0 => qr_givens_U0_noiseSS_56_im_ce0,
        noiseSS_56_im_we0 => qr_givens_U0_noiseSS_56_im_we0,
        noiseSS_56_im_d0 => qr_givens_U0_noiseSS_56_im_d0,
        noiseSS_57_im_address0 => qr_givens_U0_noiseSS_57_im_address0,
        noiseSS_57_im_ce0 => qr_givens_U0_noiseSS_57_im_ce0,
        noiseSS_57_im_we0 => qr_givens_U0_noiseSS_57_im_we0,
        noiseSS_57_im_d0 => qr_givens_U0_noiseSS_57_im_d0,
        noiseSS_58_im_address0 => qr_givens_U0_noiseSS_58_im_address0,
        noiseSS_58_im_ce0 => qr_givens_U0_noiseSS_58_im_ce0,
        noiseSS_58_im_we0 => qr_givens_U0_noiseSS_58_im_we0,
        noiseSS_58_im_d0 => qr_givens_U0_noiseSS_58_im_d0,
        noiseSS_59_im_address0 => qr_givens_U0_noiseSS_59_im_address0,
        noiseSS_59_im_ce0 => qr_givens_U0_noiseSS_59_im_ce0,
        noiseSS_59_im_we0 => qr_givens_U0_noiseSS_59_im_we0,
        noiseSS_59_im_d0 => qr_givens_U0_noiseSS_59_im_d0,
        noiseSS_60_im_address0 => qr_givens_U0_noiseSS_60_im_address0,
        noiseSS_60_im_ce0 => qr_givens_U0_noiseSS_60_im_ce0,
        noiseSS_60_im_we0 => qr_givens_U0_noiseSS_60_im_we0,
        noiseSS_60_im_d0 => qr_givens_U0_noiseSS_60_im_d0,
        noiseSS_61_im_address0 => qr_givens_U0_noiseSS_61_im_address0,
        noiseSS_61_im_ce0 => qr_givens_U0_noiseSS_61_im_ce0,
        noiseSS_61_im_we0 => qr_givens_U0_noiseSS_61_im_we0,
        noiseSS_61_im_d0 => qr_givens_U0_noiseSS_61_im_d0,
        noiseSS_62_im_address0 => qr_givens_U0_noiseSS_62_im_address0,
        noiseSS_62_im_ce0 => qr_givens_U0_noiseSS_62_im_ce0,
        noiseSS_62_im_we0 => qr_givens_U0_noiseSS_62_im_we0,
        noiseSS_62_im_d0 => qr_givens_U0_noiseSS_62_im_d0,
        noiseSS_63_im_address0 => qr_givens_U0_noiseSS_63_im_address0,
        noiseSS_63_im_ce0 => qr_givens_U0_noiseSS_63_im_ce0,
        noiseSS_63_im_we0 => qr_givens_U0_noiseSS_63_im_we0,
        noiseSS_63_im_d0 => qr_givens_U0_noiseSS_63_im_d0,
        noiseSS_64_im_address0 => qr_givens_U0_noiseSS_64_im_address0,
        noiseSS_64_im_ce0 => qr_givens_U0_noiseSS_64_im_ce0,
        noiseSS_64_im_we0 => qr_givens_U0_noiseSS_64_im_we0,
        noiseSS_64_im_d0 => qr_givens_U0_noiseSS_64_im_d0,
        noiseSS_65_im_address0 => qr_givens_U0_noiseSS_65_im_address0,
        noiseSS_65_im_ce0 => qr_givens_U0_noiseSS_65_im_ce0,
        noiseSS_65_im_we0 => qr_givens_U0_noiseSS_65_im_we0,
        noiseSS_65_im_d0 => qr_givens_U0_noiseSS_65_im_d0,
        noiseSS_66_im_address0 => qr_givens_U0_noiseSS_66_im_address0,
        noiseSS_66_im_ce0 => qr_givens_U0_noiseSS_66_im_ce0,
        noiseSS_66_im_we0 => qr_givens_U0_noiseSS_66_im_we0,
        noiseSS_66_im_d0 => qr_givens_U0_noiseSS_66_im_d0,
        noiseSS_67_im_address0 => qr_givens_U0_noiseSS_67_im_address0,
        noiseSS_67_im_ce0 => qr_givens_U0_noiseSS_67_im_ce0,
        noiseSS_67_im_we0 => qr_givens_U0_noiseSS_67_im_we0,
        noiseSS_67_im_d0 => qr_givens_U0_noiseSS_67_im_d0,
        noiseSS_68_im_address0 => qr_givens_U0_noiseSS_68_im_address0,
        noiseSS_68_im_ce0 => qr_givens_U0_noiseSS_68_im_ce0,
        noiseSS_68_im_we0 => qr_givens_U0_noiseSS_68_im_we0,
        noiseSS_68_im_d0 => qr_givens_U0_noiseSS_68_im_d0,
        noiseSS_69_im_address0 => qr_givens_U0_noiseSS_69_im_address0,
        noiseSS_69_im_ce0 => qr_givens_U0_noiseSS_69_im_ce0,
        noiseSS_69_im_we0 => qr_givens_U0_noiseSS_69_im_we0,
        noiseSS_69_im_d0 => qr_givens_U0_noiseSS_69_im_d0,
        noiseSS_70_im_address0 => qr_givens_U0_noiseSS_70_im_address0,
        noiseSS_70_im_ce0 => qr_givens_U0_noiseSS_70_im_ce0,
        noiseSS_70_im_we0 => qr_givens_U0_noiseSS_70_im_we0,
        noiseSS_70_im_d0 => qr_givens_U0_noiseSS_70_im_d0,
        noiseSS_71_im_address0 => qr_givens_U0_noiseSS_71_im_address0,
        noiseSS_71_im_ce0 => qr_givens_U0_noiseSS_71_im_ce0,
        noiseSS_71_im_we0 => qr_givens_U0_noiseSS_71_im_we0,
        noiseSS_71_im_d0 => qr_givens_U0_noiseSS_71_im_d0,
        noiseSS_72_im_address0 => qr_givens_U0_noiseSS_72_im_address0,
        noiseSS_72_im_ce0 => qr_givens_U0_noiseSS_72_im_ce0,
        noiseSS_72_im_we0 => qr_givens_U0_noiseSS_72_im_we0,
        noiseSS_72_im_d0 => qr_givens_U0_noiseSS_72_im_d0,
        noiseSS_73_im_address0 => qr_givens_U0_noiseSS_73_im_address0,
        noiseSS_73_im_ce0 => qr_givens_U0_noiseSS_73_im_ce0,
        noiseSS_73_im_we0 => qr_givens_U0_noiseSS_73_im_we0,
        noiseSS_73_im_d0 => qr_givens_U0_noiseSS_73_im_d0,
        noiseSS_74_im_address0 => qr_givens_U0_noiseSS_74_im_address0,
        noiseSS_74_im_ce0 => qr_givens_U0_noiseSS_74_im_ce0,
        noiseSS_74_im_we0 => qr_givens_U0_noiseSS_74_im_we0,
        noiseSS_74_im_d0 => qr_givens_U0_noiseSS_74_im_d0,
        noiseSS_75_im_address0 => qr_givens_U0_noiseSS_75_im_address0,
        noiseSS_75_im_ce0 => qr_givens_U0_noiseSS_75_im_ce0,
        noiseSS_75_im_we0 => qr_givens_U0_noiseSS_75_im_we0,
        noiseSS_75_im_d0 => qr_givens_U0_noiseSS_75_im_d0,
        noiseSS_76_im_address0 => qr_givens_U0_noiseSS_76_im_address0,
        noiseSS_76_im_ce0 => qr_givens_U0_noiseSS_76_im_ce0,
        noiseSS_76_im_we0 => qr_givens_U0_noiseSS_76_im_we0,
        noiseSS_76_im_d0 => qr_givens_U0_noiseSS_76_im_d0,
        noiseSS_77_im_address0 => qr_givens_U0_noiseSS_77_im_address0,
        noiseSS_77_im_ce0 => qr_givens_U0_noiseSS_77_im_ce0,
        noiseSS_77_im_we0 => qr_givens_U0_noiseSS_77_im_we0,
        noiseSS_77_im_d0 => qr_givens_U0_noiseSS_77_im_d0,
        noiseSS_78_im_address0 => qr_givens_U0_noiseSS_78_im_address0,
        noiseSS_78_im_ce0 => qr_givens_U0_noiseSS_78_im_ce0,
        noiseSS_78_im_we0 => qr_givens_U0_noiseSS_78_im_we0,
        noiseSS_78_im_d0 => qr_givens_U0_noiseSS_78_im_d0,
        noiseSS_79_im_address0 => qr_givens_U0_noiseSS_79_im_address0,
        noiseSS_79_im_ce0 => qr_givens_U0_noiseSS_79_im_ce0,
        noiseSS_79_im_we0 => qr_givens_U0_noiseSS_79_im_we0,
        noiseSS_79_im_d0 => qr_givens_U0_noiseSS_79_im_d0,
        noiseSS_80_im_address0 => qr_givens_U0_noiseSS_80_im_address0,
        noiseSS_80_im_ce0 => qr_givens_U0_noiseSS_80_im_ce0,
        noiseSS_80_im_we0 => qr_givens_U0_noiseSS_80_im_we0,
        noiseSS_80_im_d0 => qr_givens_U0_noiseSS_80_im_d0,
        noiseSS_81_im_address0 => qr_givens_U0_noiseSS_81_im_address0,
        noiseSS_81_im_ce0 => qr_givens_U0_noiseSS_81_im_ce0,
        noiseSS_81_im_we0 => qr_givens_U0_noiseSS_81_im_we0,
        noiseSS_81_im_d0 => qr_givens_U0_noiseSS_81_im_d0,
        noiseSS_82_im_address0 => qr_givens_U0_noiseSS_82_im_address0,
        noiseSS_82_im_ce0 => qr_givens_U0_noiseSS_82_im_ce0,
        noiseSS_82_im_we0 => qr_givens_U0_noiseSS_82_im_we0,
        noiseSS_82_im_d0 => qr_givens_U0_noiseSS_82_im_d0,
        noiseSS_83_im_address0 => qr_givens_U0_noiseSS_83_im_address0,
        noiseSS_83_im_ce0 => qr_givens_U0_noiseSS_83_im_ce0,
        noiseSS_83_im_we0 => qr_givens_U0_noiseSS_83_im_we0,
        noiseSS_83_im_d0 => qr_givens_U0_noiseSS_83_im_d0,
        noiseSS_84_im_address0 => qr_givens_U0_noiseSS_84_im_address0,
        noiseSS_84_im_ce0 => qr_givens_U0_noiseSS_84_im_ce0,
        noiseSS_84_im_we0 => qr_givens_U0_noiseSS_84_im_we0,
        noiseSS_84_im_d0 => qr_givens_U0_noiseSS_84_im_d0,
        noiseSS_85_im_address0 => qr_givens_U0_noiseSS_85_im_address0,
        noiseSS_85_im_ce0 => qr_givens_U0_noiseSS_85_im_ce0,
        noiseSS_85_im_we0 => qr_givens_U0_noiseSS_85_im_we0,
        noiseSS_85_im_d0 => qr_givens_U0_noiseSS_85_im_d0,
        noiseSS_86_im_address0 => qr_givens_U0_noiseSS_86_im_address0,
        noiseSS_86_im_ce0 => qr_givens_U0_noiseSS_86_im_ce0,
        noiseSS_86_im_we0 => qr_givens_U0_noiseSS_86_im_we0,
        noiseSS_86_im_d0 => qr_givens_U0_noiseSS_86_im_d0,
        noiseSS_87_im_address0 => qr_givens_U0_noiseSS_87_im_address0,
        noiseSS_87_im_ce0 => qr_givens_U0_noiseSS_87_im_ce0,
        noiseSS_87_im_we0 => qr_givens_U0_noiseSS_87_im_we0,
        noiseSS_87_im_d0 => qr_givens_U0_noiseSS_87_im_d0,
        noiseSS_88_im_address0 => qr_givens_U0_noiseSS_88_im_address0,
        noiseSS_88_im_ce0 => qr_givens_U0_noiseSS_88_im_ce0,
        noiseSS_88_im_we0 => qr_givens_U0_noiseSS_88_im_we0,
        noiseSS_88_im_d0 => qr_givens_U0_noiseSS_88_im_d0,
        noiseSS_89_im_address0 => qr_givens_U0_noiseSS_89_im_address0,
        noiseSS_89_im_ce0 => qr_givens_U0_noiseSS_89_im_ce0,
        noiseSS_89_im_we0 => qr_givens_U0_noiseSS_89_im_we0,
        noiseSS_89_im_d0 => qr_givens_U0_noiseSS_89_im_d0,
        noiseSS_90_im_address0 => qr_givens_U0_noiseSS_90_im_address0,
        noiseSS_90_im_ce0 => qr_givens_U0_noiseSS_90_im_ce0,
        noiseSS_90_im_we0 => qr_givens_U0_noiseSS_90_im_we0,
        noiseSS_90_im_d0 => qr_givens_U0_noiseSS_90_im_d0,
        noiseSS_91_im_address0 => qr_givens_U0_noiseSS_91_im_address0,
        noiseSS_91_im_ce0 => qr_givens_U0_noiseSS_91_im_ce0,
        noiseSS_91_im_we0 => qr_givens_U0_noiseSS_91_im_we0,
        noiseSS_91_im_d0 => qr_givens_U0_noiseSS_91_im_d0,
        noiseSS_92_im_address0 => qr_givens_U0_noiseSS_92_im_address0,
        noiseSS_92_im_ce0 => qr_givens_U0_noiseSS_92_im_ce0,
        noiseSS_92_im_we0 => qr_givens_U0_noiseSS_92_im_we0,
        noiseSS_92_im_d0 => qr_givens_U0_noiseSS_92_im_d0,
        noiseSS_93_im_address0 => qr_givens_U0_noiseSS_93_im_address0,
        noiseSS_93_im_ce0 => qr_givens_U0_noiseSS_93_im_ce0,
        noiseSS_93_im_we0 => qr_givens_U0_noiseSS_93_im_we0,
        noiseSS_93_im_d0 => qr_givens_U0_noiseSS_93_im_d0,
        noiseSS_94_im_address0 => qr_givens_U0_noiseSS_94_im_address0,
        noiseSS_94_im_ce0 => qr_givens_U0_noiseSS_94_im_ce0,
        noiseSS_94_im_we0 => qr_givens_U0_noiseSS_94_im_we0,
        noiseSS_94_im_d0 => qr_givens_U0_noiseSS_94_im_d0,
        noiseSS_95_im_address0 => qr_givens_U0_noiseSS_95_im_address0,
        noiseSS_95_im_ce0 => qr_givens_U0_noiseSS_95_im_ce0,
        noiseSS_95_im_we0 => qr_givens_U0_noiseSS_95_im_we0,
        noiseSS_95_im_d0 => qr_givens_U0_noiseSS_95_im_d0,
        noiseSS_96_im_address0 => qr_givens_U0_noiseSS_96_im_address0,
        noiseSS_96_im_ce0 => qr_givens_U0_noiseSS_96_im_ce0,
        noiseSS_96_im_we0 => qr_givens_U0_noiseSS_96_im_we0,
        noiseSS_96_im_d0 => qr_givens_U0_noiseSS_96_im_d0,
        noiseSS_97_im_address0 => qr_givens_U0_noiseSS_97_im_address0,
        noiseSS_97_im_ce0 => qr_givens_U0_noiseSS_97_im_ce0,
        noiseSS_97_im_we0 => qr_givens_U0_noiseSS_97_im_we0,
        noiseSS_97_im_d0 => qr_givens_U0_noiseSS_97_im_d0,
        noiseSS_98_im_address0 => qr_givens_U0_noiseSS_98_im_address0,
        noiseSS_98_im_ce0 => qr_givens_U0_noiseSS_98_im_ce0,
        noiseSS_98_im_we0 => qr_givens_U0_noiseSS_98_im_we0,
        noiseSS_98_im_d0 => qr_givens_U0_noiseSS_98_im_d0,
        noiseSS_99_im_address0 => qr_givens_U0_noiseSS_99_im_address0,
        noiseSS_99_im_ce0 => qr_givens_U0_noiseSS_99_im_ce0,
        noiseSS_99_im_we0 => qr_givens_U0_noiseSS_99_im_we0,
        noiseSS_99_im_d0 => qr_givens_U0_noiseSS_99_im_d0);

    MSG_U0 : component MSG
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => MSG_U0_ap_start,
        ap_done => MSG_U0_ap_done,
        ap_continue => MSG_U0_ap_continue,
        ap_idle => MSG_U0_ap_idle,
        ap_ready => MSG_U0_ap_ready,
        noiseSS_0_re_address0 => MSG_U0_noiseSS_0_re_address0,
        noiseSS_0_re_ce0 => MSG_U0_noiseSS_0_re_ce0,
        noiseSS_0_re_q0 => noiseSS_0_re_t_q0,
        noiseSS_1_re_address0 => MSG_U0_noiseSS_1_re_address0,
        noiseSS_1_re_ce0 => MSG_U0_noiseSS_1_re_ce0,
        noiseSS_1_re_q0 => noiseSS_1_re_t_q0,
        noiseSS_2_re_address0 => MSG_U0_noiseSS_2_re_address0,
        noiseSS_2_re_ce0 => MSG_U0_noiseSS_2_re_ce0,
        noiseSS_2_re_q0 => noiseSS_2_re_t_q0,
        noiseSS_3_re_address0 => MSG_U0_noiseSS_3_re_address0,
        noiseSS_3_re_ce0 => MSG_U0_noiseSS_3_re_ce0,
        noiseSS_3_re_q0 => noiseSS_3_re_t_q0,
        noiseSS_4_re_address0 => MSG_U0_noiseSS_4_re_address0,
        noiseSS_4_re_ce0 => MSG_U0_noiseSS_4_re_ce0,
        noiseSS_4_re_q0 => noiseSS_4_re_t_q0,
        noiseSS_5_re_address0 => MSG_U0_noiseSS_5_re_address0,
        noiseSS_5_re_ce0 => MSG_U0_noiseSS_5_re_ce0,
        noiseSS_5_re_q0 => noiseSS_5_re_t_q0,
        noiseSS_6_re_address0 => MSG_U0_noiseSS_6_re_address0,
        noiseSS_6_re_ce0 => MSG_U0_noiseSS_6_re_ce0,
        noiseSS_6_re_q0 => noiseSS_6_re_t_q0,
        noiseSS_7_re_address0 => MSG_U0_noiseSS_7_re_address0,
        noiseSS_7_re_ce0 => MSG_U0_noiseSS_7_re_ce0,
        noiseSS_7_re_q0 => noiseSS_7_re_t_q0,
        noiseSS_8_re_address0 => MSG_U0_noiseSS_8_re_address0,
        noiseSS_8_re_ce0 => MSG_U0_noiseSS_8_re_ce0,
        noiseSS_8_re_q0 => noiseSS_8_re_t_q0,
        noiseSS_9_re_address0 => MSG_U0_noiseSS_9_re_address0,
        noiseSS_9_re_ce0 => MSG_U0_noiseSS_9_re_ce0,
        noiseSS_9_re_q0 => noiseSS_9_re_t_q0,
        noiseSS_10_re_address0 => MSG_U0_noiseSS_10_re_address0,
        noiseSS_10_re_ce0 => MSG_U0_noiseSS_10_re_ce0,
        noiseSS_10_re_q0 => noiseSS_10_re_t_q0,
        noiseSS_11_re_address0 => MSG_U0_noiseSS_11_re_address0,
        noiseSS_11_re_ce0 => MSG_U0_noiseSS_11_re_ce0,
        noiseSS_11_re_q0 => noiseSS_11_re_t_q0,
        noiseSS_12_re_address0 => MSG_U0_noiseSS_12_re_address0,
        noiseSS_12_re_ce0 => MSG_U0_noiseSS_12_re_ce0,
        noiseSS_12_re_q0 => noiseSS_12_re_t_q0,
        noiseSS_13_re_address0 => MSG_U0_noiseSS_13_re_address0,
        noiseSS_13_re_ce0 => MSG_U0_noiseSS_13_re_ce0,
        noiseSS_13_re_q0 => noiseSS_13_re_t_q0,
        noiseSS_14_re_address0 => MSG_U0_noiseSS_14_re_address0,
        noiseSS_14_re_ce0 => MSG_U0_noiseSS_14_re_ce0,
        noiseSS_14_re_q0 => noiseSS_14_re_t_q0,
        noiseSS_15_re_address0 => MSG_U0_noiseSS_15_re_address0,
        noiseSS_15_re_ce0 => MSG_U0_noiseSS_15_re_ce0,
        noiseSS_15_re_q0 => noiseSS_15_re_t_q0,
        noiseSS_16_re_address0 => MSG_U0_noiseSS_16_re_address0,
        noiseSS_16_re_ce0 => MSG_U0_noiseSS_16_re_ce0,
        noiseSS_16_re_q0 => noiseSS_16_re_t_q0,
        noiseSS_17_re_address0 => MSG_U0_noiseSS_17_re_address0,
        noiseSS_17_re_ce0 => MSG_U0_noiseSS_17_re_ce0,
        noiseSS_17_re_q0 => noiseSS_17_re_t_q0,
        noiseSS_18_re_address0 => MSG_U0_noiseSS_18_re_address0,
        noiseSS_18_re_ce0 => MSG_U0_noiseSS_18_re_ce0,
        noiseSS_18_re_q0 => noiseSS_18_re_t_q0,
        noiseSS_19_re_address0 => MSG_U0_noiseSS_19_re_address0,
        noiseSS_19_re_ce0 => MSG_U0_noiseSS_19_re_ce0,
        noiseSS_19_re_q0 => noiseSS_19_re_t_q0,
        noiseSS_20_re_address0 => MSG_U0_noiseSS_20_re_address0,
        noiseSS_20_re_ce0 => MSG_U0_noiseSS_20_re_ce0,
        noiseSS_20_re_q0 => noiseSS_20_re_t_q0,
        noiseSS_21_re_address0 => MSG_U0_noiseSS_21_re_address0,
        noiseSS_21_re_ce0 => MSG_U0_noiseSS_21_re_ce0,
        noiseSS_21_re_q0 => noiseSS_21_re_t_q0,
        noiseSS_22_re_address0 => MSG_U0_noiseSS_22_re_address0,
        noiseSS_22_re_ce0 => MSG_U0_noiseSS_22_re_ce0,
        noiseSS_22_re_q0 => noiseSS_22_re_t_q0,
        noiseSS_23_re_address0 => MSG_U0_noiseSS_23_re_address0,
        noiseSS_23_re_ce0 => MSG_U0_noiseSS_23_re_ce0,
        noiseSS_23_re_q0 => noiseSS_23_re_t_q0,
        noiseSS_24_re_address0 => MSG_U0_noiseSS_24_re_address0,
        noiseSS_24_re_ce0 => MSG_U0_noiseSS_24_re_ce0,
        noiseSS_24_re_q0 => noiseSS_24_re_t_q0,
        noiseSS_25_re_address0 => MSG_U0_noiseSS_25_re_address0,
        noiseSS_25_re_ce0 => MSG_U0_noiseSS_25_re_ce0,
        noiseSS_25_re_q0 => noiseSS_25_re_t_q0,
        noiseSS_26_re_address0 => MSG_U0_noiseSS_26_re_address0,
        noiseSS_26_re_ce0 => MSG_U0_noiseSS_26_re_ce0,
        noiseSS_26_re_q0 => noiseSS_26_re_t_q0,
        noiseSS_27_re_address0 => MSG_U0_noiseSS_27_re_address0,
        noiseSS_27_re_ce0 => MSG_U0_noiseSS_27_re_ce0,
        noiseSS_27_re_q0 => noiseSS_27_re_t_q0,
        noiseSS_28_re_address0 => MSG_U0_noiseSS_28_re_address0,
        noiseSS_28_re_ce0 => MSG_U0_noiseSS_28_re_ce0,
        noiseSS_28_re_q0 => noiseSS_28_re_t_q0,
        noiseSS_29_re_address0 => MSG_U0_noiseSS_29_re_address0,
        noiseSS_29_re_ce0 => MSG_U0_noiseSS_29_re_ce0,
        noiseSS_29_re_q0 => noiseSS_29_re_t_q0,
        noiseSS_30_re_address0 => MSG_U0_noiseSS_30_re_address0,
        noiseSS_30_re_ce0 => MSG_U0_noiseSS_30_re_ce0,
        noiseSS_30_re_q0 => noiseSS_30_re_t_q0,
        noiseSS_31_re_address0 => MSG_U0_noiseSS_31_re_address0,
        noiseSS_31_re_ce0 => MSG_U0_noiseSS_31_re_ce0,
        noiseSS_31_re_q0 => noiseSS_31_re_t_q0,
        noiseSS_32_re_address0 => MSG_U0_noiseSS_32_re_address0,
        noiseSS_32_re_ce0 => MSG_U0_noiseSS_32_re_ce0,
        noiseSS_32_re_q0 => noiseSS_32_re_t_q0,
        noiseSS_33_re_address0 => MSG_U0_noiseSS_33_re_address0,
        noiseSS_33_re_ce0 => MSG_U0_noiseSS_33_re_ce0,
        noiseSS_33_re_q0 => noiseSS_33_re_t_q0,
        noiseSS_34_re_address0 => MSG_U0_noiseSS_34_re_address0,
        noiseSS_34_re_ce0 => MSG_U0_noiseSS_34_re_ce0,
        noiseSS_34_re_q0 => noiseSS_34_re_t_q0,
        noiseSS_35_re_address0 => MSG_U0_noiseSS_35_re_address0,
        noiseSS_35_re_ce0 => MSG_U0_noiseSS_35_re_ce0,
        noiseSS_35_re_q0 => noiseSS_35_re_t_q0,
        noiseSS_36_re_address0 => MSG_U0_noiseSS_36_re_address0,
        noiseSS_36_re_ce0 => MSG_U0_noiseSS_36_re_ce0,
        noiseSS_36_re_q0 => noiseSS_36_re_t_q0,
        noiseSS_37_re_address0 => MSG_U0_noiseSS_37_re_address0,
        noiseSS_37_re_ce0 => MSG_U0_noiseSS_37_re_ce0,
        noiseSS_37_re_q0 => noiseSS_37_re_t_q0,
        noiseSS_38_re_address0 => MSG_U0_noiseSS_38_re_address0,
        noiseSS_38_re_ce0 => MSG_U0_noiseSS_38_re_ce0,
        noiseSS_38_re_q0 => noiseSS_38_re_t_q0,
        noiseSS_39_re_address0 => MSG_U0_noiseSS_39_re_address0,
        noiseSS_39_re_ce0 => MSG_U0_noiseSS_39_re_ce0,
        noiseSS_39_re_q0 => noiseSS_39_re_t_q0,
        noiseSS_40_re_address0 => MSG_U0_noiseSS_40_re_address0,
        noiseSS_40_re_ce0 => MSG_U0_noiseSS_40_re_ce0,
        noiseSS_40_re_q0 => noiseSS_40_re_t_q0,
        noiseSS_41_re_address0 => MSG_U0_noiseSS_41_re_address0,
        noiseSS_41_re_ce0 => MSG_U0_noiseSS_41_re_ce0,
        noiseSS_41_re_q0 => noiseSS_41_re_t_q0,
        noiseSS_42_re_address0 => MSG_U0_noiseSS_42_re_address0,
        noiseSS_42_re_ce0 => MSG_U0_noiseSS_42_re_ce0,
        noiseSS_42_re_q0 => noiseSS_42_re_t_q0,
        noiseSS_43_re_address0 => MSG_U0_noiseSS_43_re_address0,
        noiseSS_43_re_ce0 => MSG_U0_noiseSS_43_re_ce0,
        noiseSS_43_re_q0 => noiseSS_43_re_t_q0,
        noiseSS_44_re_address0 => MSG_U0_noiseSS_44_re_address0,
        noiseSS_44_re_ce0 => MSG_U0_noiseSS_44_re_ce0,
        noiseSS_44_re_q0 => noiseSS_44_re_t_q0,
        noiseSS_45_re_address0 => MSG_U0_noiseSS_45_re_address0,
        noiseSS_45_re_ce0 => MSG_U0_noiseSS_45_re_ce0,
        noiseSS_45_re_q0 => noiseSS_45_re_t_q0,
        noiseSS_46_re_address0 => MSG_U0_noiseSS_46_re_address0,
        noiseSS_46_re_ce0 => MSG_U0_noiseSS_46_re_ce0,
        noiseSS_46_re_q0 => noiseSS_46_re_t_q0,
        noiseSS_47_re_address0 => MSG_U0_noiseSS_47_re_address0,
        noiseSS_47_re_ce0 => MSG_U0_noiseSS_47_re_ce0,
        noiseSS_47_re_q0 => noiseSS_47_re_t_q0,
        noiseSS_48_re_address0 => MSG_U0_noiseSS_48_re_address0,
        noiseSS_48_re_ce0 => MSG_U0_noiseSS_48_re_ce0,
        noiseSS_48_re_q0 => noiseSS_48_re_t_q0,
        noiseSS_49_re_address0 => MSG_U0_noiseSS_49_re_address0,
        noiseSS_49_re_ce0 => MSG_U0_noiseSS_49_re_ce0,
        noiseSS_49_re_q0 => noiseSS_49_re_t_q0,
        noiseSS_50_re_address0 => MSG_U0_noiseSS_50_re_address0,
        noiseSS_50_re_ce0 => MSG_U0_noiseSS_50_re_ce0,
        noiseSS_50_re_q0 => noiseSS_50_re_t_q0,
        noiseSS_51_re_address0 => MSG_U0_noiseSS_51_re_address0,
        noiseSS_51_re_ce0 => MSG_U0_noiseSS_51_re_ce0,
        noiseSS_51_re_q0 => noiseSS_51_re_t_q0,
        noiseSS_52_re_address0 => MSG_U0_noiseSS_52_re_address0,
        noiseSS_52_re_ce0 => MSG_U0_noiseSS_52_re_ce0,
        noiseSS_52_re_q0 => noiseSS_52_re_t_q0,
        noiseSS_53_re_address0 => MSG_U0_noiseSS_53_re_address0,
        noiseSS_53_re_ce0 => MSG_U0_noiseSS_53_re_ce0,
        noiseSS_53_re_q0 => noiseSS_53_re_t_q0,
        noiseSS_54_re_address0 => MSG_U0_noiseSS_54_re_address0,
        noiseSS_54_re_ce0 => MSG_U0_noiseSS_54_re_ce0,
        noiseSS_54_re_q0 => noiseSS_54_re_t_q0,
        noiseSS_55_re_address0 => MSG_U0_noiseSS_55_re_address0,
        noiseSS_55_re_ce0 => MSG_U0_noiseSS_55_re_ce0,
        noiseSS_55_re_q0 => noiseSS_55_re_t_q0,
        noiseSS_56_re_address0 => MSG_U0_noiseSS_56_re_address0,
        noiseSS_56_re_ce0 => MSG_U0_noiseSS_56_re_ce0,
        noiseSS_56_re_q0 => noiseSS_56_re_t_q0,
        noiseSS_57_re_address0 => MSG_U0_noiseSS_57_re_address0,
        noiseSS_57_re_ce0 => MSG_U0_noiseSS_57_re_ce0,
        noiseSS_57_re_q0 => noiseSS_57_re_t_q0,
        noiseSS_58_re_address0 => MSG_U0_noiseSS_58_re_address0,
        noiseSS_58_re_ce0 => MSG_U0_noiseSS_58_re_ce0,
        noiseSS_58_re_q0 => noiseSS_58_re_t_q0,
        noiseSS_59_re_address0 => MSG_U0_noiseSS_59_re_address0,
        noiseSS_59_re_ce0 => MSG_U0_noiseSS_59_re_ce0,
        noiseSS_59_re_q0 => noiseSS_59_re_t_q0,
        noiseSS_60_re_address0 => MSG_U0_noiseSS_60_re_address0,
        noiseSS_60_re_ce0 => MSG_U0_noiseSS_60_re_ce0,
        noiseSS_60_re_q0 => noiseSS_60_re_t_q0,
        noiseSS_61_re_address0 => MSG_U0_noiseSS_61_re_address0,
        noiseSS_61_re_ce0 => MSG_U0_noiseSS_61_re_ce0,
        noiseSS_61_re_q0 => noiseSS_61_re_t_q0,
        noiseSS_62_re_address0 => MSG_U0_noiseSS_62_re_address0,
        noiseSS_62_re_ce0 => MSG_U0_noiseSS_62_re_ce0,
        noiseSS_62_re_q0 => noiseSS_62_re_t_q0,
        noiseSS_63_re_address0 => MSG_U0_noiseSS_63_re_address0,
        noiseSS_63_re_ce0 => MSG_U0_noiseSS_63_re_ce0,
        noiseSS_63_re_q0 => noiseSS_63_re_t_q0,
        noiseSS_64_re_address0 => MSG_U0_noiseSS_64_re_address0,
        noiseSS_64_re_ce0 => MSG_U0_noiseSS_64_re_ce0,
        noiseSS_64_re_q0 => noiseSS_64_re_t_q0,
        noiseSS_65_re_address0 => MSG_U0_noiseSS_65_re_address0,
        noiseSS_65_re_ce0 => MSG_U0_noiseSS_65_re_ce0,
        noiseSS_65_re_q0 => noiseSS_65_re_t_q0,
        noiseSS_66_re_address0 => MSG_U0_noiseSS_66_re_address0,
        noiseSS_66_re_ce0 => MSG_U0_noiseSS_66_re_ce0,
        noiseSS_66_re_q0 => noiseSS_66_re_t_q0,
        noiseSS_67_re_address0 => MSG_U0_noiseSS_67_re_address0,
        noiseSS_67_re_ce0 => MSG_U0_noiseSS_67_re_ce0,
        noiseSS_67_re_q0 => noiseSS_67_re_t_q0,
        noiseSS_68_re_address0 => MSG_U0_noiseSS_68_re_address0,
        noiseSS_68_re_ce0 => MSG_U0_noiseSS_68_re_ce0,
        noiseSS_68_re_q0 => noiseSS_68_re_t_q0,
        noiseSS_69_re_address0 => MSG_U0_noiseSS_69_re_address0,
        noiseSS_69_re_ce0 => MSG_U0_noiseSS_69_re_ce0,
        noiseSS_69_re_q0 => noiseSS_69_re_t_q0,
        noiseSS_70_re_address0 => MSG_U0_noiseSS_70_re_address0,
        noiseSS_70_re_ce0 => MSG_U0_noiseSS_70_re_ce0,
        noiseSS_70_re_q0 => noiseSS_70_re_t_q0,
        noiseSS_71_re_address0 => MSG_U0_noiseSS_71_re_address0,
        noiseSS_71_re_ce0 => MSG_U0_noiseSS_71_re_ce0,
        noiseSS_71_re_q0 => noiseSS_71_re_t_q0,
        noiseSS_72_re_address0 => MSG_U0_noiseSS_72_re_address0,
        noiseSS_72_re_ce0 => MSG_U0_noiseSS_72_re_ce0,
        noiseSS_72_re_q0 => noiseSS_72_re_t_q0,
        noiseSS_73_re_address0 => MSG_U0_noiseSS_73_re_address0,
        noiseSS_73_re_ce0 => MSG_U0_noiseSS_73_re_ce0,
        noiseSS_73_re_q0 => noiseSS_73_re_t_q0,
        noiseSS_74_re_address0 => MSG_U0_noiseSS_74_re_address0,
        noiseSS_74_re_ce0 => MSG_U0_noiseSS_74_re_ce0,
        noiseSS_74_re_q0 => noiseSS_74_re_t_q0,
        noiseSS_75_re_address0 => MSG_U0_noiseSS_75_re_address0,
        noiseSS_75_re_ce0 => MSG_U0_noiseSS_75_re_ce0,
        noiseSS_75_re_q0 => noiseSS_75_re_t_q0,
        noiseSS_76_re_address0 => MSG_U0_noiseSS_76_re_address0,
        noiseSS_76_re_ce0 => MSG_U0_noiseSS_76_re_ce0,
        noiseSS_76_re_q0 => noiseSS_76_re_t_q0,
        noiseSS_77_re_address0 => MSG_U0_noiseSS_77_re_address0,
        noiseSS_77_re_ce0 => MSG_U0_noiseSS_77_re_ce0,
        noiseSS_77_re_q0 => noiseSS_77_re_t_q0,
        noiseSS_78_re_address0 => MSG_U0_noiseSS_78_re_address0,
        noiseSS_78_re_ce0 => MSG_U0_noiseSS_78_re_ce0,
        noiseSS_78_re_q0 => noiseSS_78_re_t_q0,
        noiseSS_79_re_address0 => MSG_U0_noiseSS_79_re_address0,
        noiseSS_79_re_ce0 => MSG_U0_noiseSS_79_re_ce0,
        noiseSS_79_re_q0 => noiseSS_79_re_t_q0,
        noiseSS_80_re_address0 => MSG_U0_noiseSS_80_re_address0,
        noiseSS_80_re_ce0 => MSG_U0_noiseSS_80_re_ce0,
        noiseSS_80_re_q0 => noiseSS_80_re_t_q0,
        noiseSS_81_re_address0 => MSG_U0_noiseSS_81_re_address0,
        noiseSS_81_re_ce0 => MSG_U0_noiseSS_81_re_ce0,
        noiseSS_81_re_q0 => noiseSS_81_re_t_q0,
        noiseSS_82_re_address0 => MSG_U0_noiseSS_82_re_address0,
        noiseSS_82_re_ce0 => MSG_U0_noiseSS_82_re_ce0,
        noiseSS_82_re_q0 => noiseSS_82_re_t_q0,
        noiseSS_83_re_address0 => MSG_U0_noiseSS_83_re_address0,
        noiseSS_83_re_ce0 => MSG_U0_noiseSS_83_re_ce0,
        noiseSS_83_re_q0 => noiseSS_83_re_t_q0,
        noiseSS_84_re_address0 => MSG_U0_noiseSS_84_re_address0,
        noiseSS_84_re_ce0 => MSG_U0_noiseSS_84_re_ce0,
        noiseSS_84_re_q0 => noiseSS_84_re_t_q0,
        noiseSS_85_re_address0 => MSG_U0_noiseSS_85_re_address0,
        noiseSS_85_re_ce0 => MSG_U0_noiseSS_85_re_ce0,
        noiseSS_85_re_q0 => noiseSS_85_re_t_q0,
        noiseSS_86_re_address0 => MSG_U0_noiseSS_86_re_address0,
        noiseSS_86_re_ce0 => MSG_U0_noiseSS_86_re_ce0,
        noiseSS_86_re_q0 => noiseSS_86_re_t_q0,
        noiseSS_87_re_address0 => MSG_U0_noiseSS_87_re_address0,
        noiseSS_87_re_ce0 => MSG_U0_noiseSS_87_re_ce0,
        noiseSS_87_re_q0 => noiseSS_87_re_t_q0,
        noiseSS_88_re_address0 => MSG_U0_noiseSS_88_re_address0,
        noiseSS_88_re_ce0 => MSG_U0_noiseSS_88_re_ce0,
        noiseSS_88_re_q0 => noiseSS_88_re_t_q0,
        noiseSS_89_re_address0 => MSG_U0_noiseSS_89_re_address0,
        noiseSS_89_re_ce0 => MSG_U0_noiseSS_89_re_ce0,
        noiseSS_89_re_q0 => noiseSS_89_re_t_q0,
        noiseSS_90_re_address0 => MSG_U0_noiseSS_90_re_address0,
        noiseSS_90_re_ce0 => MSG_U0_noiseSS_90_re_ce0,
        noiseSS_90_re_q0 => noiseSS_90_re_t_q0,
        noiseSS_91_re_address0 => MSG_U0_noiseSS_91_re_address0,
        noiseSS_91_re_ce0 => MSG_U0_noiseSS_91_re_ce0,
        noiseSS_91_re_q0 => noiseSS_91_re_t_q0,
        noiseSS_92_re_address0 => MSG_U0_noiseSS_92_re_address0,
        noiseSS_92_re_ce0 => MSG_U0_noiseSS_92_re_ce0,
        noiseSS_92_re_q0 => noiseSS_92_re_t_q0,
        noiseSS_93_re_address0 => MSG_U0_noiseSS_93_re_address0,
        noiseSS_93_re_ce0 => MSG_U0_noiseSS_93_re_ce0,
        noiseSS_93_re_q0 => noiseSS_93_re_t_q0,
        noiseSS_94_re_address0 => MSG_U0_noiseSS_94_re_address0,
        noiseSS_94_re_ce0 => MSG_U0_noiseSS_94_re_ce0,
        noiseSS_94_re_q0 => noiseSS_94_re_t_q0,
        noiseSS_95_re_address0 => MSG_U0_noiseSS_95_re_address0,
        noiseSS_95_re_ce0 => MSG_U0_noiseSS_95_re_ce0,
        noiseSS_95_re_q0 => noiseSS_95_re_t_q0,
        noiseSS_96_re_address0 => MSG_U0_noiseSS_96_re_address0,
        noiseSS_96_re_ce0 => MSG_U0_noiseSS_96_re_ce0,
        noiseSS_96_re_q0 => noiseSS_96_re_t_q0,
        noiseSS_97_re_address0 => MSG_U0_noiseSS_97_re_address0,
        noiseSS_97_re_ce0 => MSG_U0_noiseSS_97_re_ce0,
        noiseSS_97_re_q0 => noiseSS_97_re_t_q0,
        noiseSS_98_re_address0 => MSG_U0_noiseSS_98_re_address0,
        noiseSS_98_re_ce0 => MSG_U0_noiseSS_98_re_ce0,
        noiseSS_98_re_q0 => noiseSS_98_re_t_q0,
        noiseSS_99_re_address0 => MSG_U0_noiseSS_99_re_address0,
        noiseSS_99_re_ce0 => MSG_U0_noiseSS_99_re_ce0,
        noiseSS_99_re_q0 => noiseSS_99_re_t_q0,
        noiseSS_0_im_address0 => MSG_U0_noiseSS_0_im_address0,
        noiseSS_0_im_ce0 => MSG_U0_noiseSS_0_im_ce0,
        noiseSS_0_im_q0 => noiseSS_0_im_t_q0,
        noiseSS_1_im_address0 => MSG_U0_noiseSS_1_im_address0,
        noiseSS_1_im_ce0 => MSG_U0_noiseSS_1_im_ce0,
        noiseSS_1_im_q0 => noiseSS_1_im_t_q0,
        noiseSS_2_im_address0 => MSG_U0_noiseSS_2_im_address0,
        noiseSS_2_im_ce0 => MSG_U0_noiseSS_2_im_ce0,
        noiseSS_2_im_q0 => noiseSS_2_im_t_q0,
        noiseSS_3_im_address0 => MSG_U0_noiseSS_3_im_address0,
        noiseSS_3_im_ce0 => MSG_U0_noiseSS_3_im_ce0,
        noiseSS_3_im_q0 => noiseSS_3_im_t_q0,
        noiseSS_4_im_address0 => MSG_U0_noiseSS_4_im_address0,
        noiseSS_4_im_ce0 => MSG_U0_noiseSS_4_im_ce0,
        noiseSS_4_im_q0 => noiseSS_4_im_t_q0,
        noiseSS_5_im_address0 => MSG_U0_noiseSS_5_im_address0,
        noiseSS_5_im_ce0 => MSG_U0_noiseSS_5_im_ce0,
        noiseSS_5_im_q0 => noiseSS_5_im_t_q0,
        noiseSS_6_im_address0 => MSG_U0_noiseSS_6_im_address0,
        noiseSS_6_im_ce0 => MSG_U0_noiseSS_6_im_ce0,
        noiseSS_6_im_q0 => noiseSS_6_im_t_q0,
        noiseSS_7_im_address0 => MSG_U0_noiseSS_7_im_address0,
        noiseSS_7_im_ce0 => MSG_U0_noiseSS_7_im_ce0,
        noiseSS_7_im_q0 => noiseSS_7_im_t_q0,
        noiseSS_8_im_address0 => MSG_U0_noiseSS_8_im_address0,
        noiseSS_8_im_ce0 => MSG_U0_noiseSS_8_im_ce0,
        noiseSS_8_im_q0 => noiseSS_8_im_t_q0,
        noiseSS_9_im_address0 => MSG_U0_noiseSS_9_im_address0,
        noiseSS_9_im_ce0 => MSG_U0_noiseSS_9_im_ce0,
        noiseSS_9_im_q0 => noiseSS_9_im_t_q0,
        noiseSS_10_im_address0 => MSG_U0_noiseSS_10_im_address0,
        noiseSS_10_im_ce0 => MSG_U0_noiseSS_10_im_ce0,
        noiseSS_10_im_q0 => noiseSS_10_im_t_q0,
        noiseSS_11_im_address0 => MSG_U0_noiseSS_11_im_address0,
        noiseSS_11_im_ce0 => MSG_U0_noiseSS_11_im_ce0,
        noiseSS_11_im_q0 => noiseSS_11_im_t_q0,
        noiseSS_12_im_address0 => MSG_U0_noiseSS_12_im_address0,
        noiseSS_12_im_ce0 => MSG_U0_noiseSS_12_im_ce0,
        noiseSS_12_im_q0 => noiseSS_12_im_t_q0,
        noiseSS_13_im_address0 => MSG_U0_noiseSS_13_im_address0,
        noiseSS_13_im_ce0 => MSG_U0_noiseSS_13_im_ce0,
        noiseSS_13_im_q0 => noiseSS_13_im_t_q0,
        noiseSS_14_im_address0 => MSG_U0_noiseSS_14_im_address0,
        noiseSS_14_im_ce0 => MSG_U0_noiseSS_14_im_ce0,
        noiseSS_14_im_q0 => noiseSS_14_im_t_q0,
        noiseSS_15_im_address0 => MSG_U0_noiseSS_15_im_address0,
        noiseSS_15_im_ce0 => MSG_U0_noiseSS_15_im_ce0,
        noiseSS_15_im_q0 => noiseSS_15_im_t_q0,
        noiseSS_16_im_address0 => MSG_U0_noiseSS_16_im_address0,
        noiseSS_16_im_ce0 => MSG_U0_noiseSS_16_im_ce0,
        noiseSS_16_im_q0 => noiseSS_16_im_t_q0,
        noiseSS_17_im_address0 => MSG_U0_noiseSS_17_im_address0,
        noiseSS_17_im_ce0 => MSG_U0_noiseSS_17_im_ce0,
        noiseSS_17_im_q0 => noiseSS_17_im_t_q0,
        noiseSS_18_im_address0 => MSG_U0_noiseSS_18_im_address0,
        noiseSS_18_im_ce0 => MSG_U0_noiseSS_18_im_ce0,
        noiseSS_18_im_q0 => noiseSS_18_im_t_q0,
        noiseSS_19_im_address0 => MSG_U0_noiseSS_19_im_address0,
        noiseSS_19_im_ce0 => MSG_U0_noiseSS_19_im_ce0,
        noiseSS_19_im_q0 => noiseSS_19_im_t_q0,
        noiseSS_20_im_address0 => MSG_U0_noiseSS_20_im_address0,
        noiseSS_20_im_ce0 => MSG_U0_noiseSS_20_im_ce0,
        noiseSS_20_im_q0 => noiseSS_20_im_t_q0,
        noiseSS_21_im_address0 => MSG_U0_noiseSS_21_im_address0,
        noiseSS_21_im_ce0 => MSG_U0_noiseSS_21_im_ce0,
        noiseSS_21_im_q0 => noiseSS_21_im_t_q0,
        noiseSS_22_im_address0 => MSG_U0_noiseSS_22_im_address0,
        noiseSS_22_im_ce0 => MSG_U0_noiseSS_22_im_ce0,
        noiseSS_22_im_q0 => noiseSS_22_im_t_q0,
        noiseSS_23_im_address0 => MSG_U0_noiseSS_23_im_address0,
        noiseSS_23_im_ce0 => MSG_U0_noiseSS_23_im_ce0,
        noiseSS_23_im_q0 => noiseSS_23_im_t_q0,
        noiseSS_24_im_address0 => MSG_U0_noiseSS_24_im_address0,
        noiseSS_24_im_ce0 => MSG_U0_noiseSS_24_im_ce0,
        noiseSS_24_im_q0 => noiseSS_24_im_t_q0,
        noiseSS_25_im_address0 => MSG_U0_noiseSS_25_im_address0,
        noiseSS_25_im_ce0 => MSG_U0_noiseSS_25_im_ce0,
        noiseSS_25_im_q0 => noiseSS_25_im_t_q0,
        noiseSS_26_im_address0 => MSG_U0_noiseSS_26_im_address0,
        noiseSS_26_im_ce0 => MSG_U0_noiseSS_26_im_ce0,
        noiseSS_26_im_q0 => noiseSS_26_im_t_q0,
        noiseSS_27_im_address0 => MSG_U0_noiseSS_27_im_address0,
        noiseSS_27_im_ce0 => MSG_U0_noiseSS_27_im_ce0,
        noiseSS_27_im_q0 => noiseSS_27_im_t_q0,
        noiseSS_28_im_address0 => MSG_U0_noiseSS_28_im_address0,
        noiseSS_28_im_ce0 => MSG_U0_noiseSS_28_im_ce0,
        noiseSS_28_im_q0 => noiseSS_28_im_t_q0,
        noiseSS_29_im_address0 => MSG_U0_noiseSS_29_im_address0,
        noiseSS_29_im_ce0 => MSG_U0_noiseSS_29_im_ce0,
        noiseSS_29_im_q0 => noiseSS_29_im_t_q0,
        noiseSS_30_im_address0 => MSG_U0_noiseSS_30_im_address0,
        noiseSS_30_im_ce0 => MSG_U0_noiseSS_30_im_ce0,
        noiseSS_30_im_q0 => noiseSS_30_im_t_q0,
        noiseSS_31_im_address0 => MSG_U0_noiseSS_31_im_address0,
        noiseSS_31_im_ce0 => MSG_U0_noiseSS_31_im_ce0,
        noiseSS_31_im_q0 => noiseSS_31_im_t_q0,
        noiseSS_32_im_address0 => MSG_U0_noiseSS_32_im_address0,
        noiseSS_32_im_ce0 => MSG_U0_noiseSS_32_im_ce0,
        noiseSS_32_im_q0 => noiseSS_32_im_t_q0,
        noiseSS_33_im_address0 => MSG_U0_noiseSS_33_im_address0,
        noiseSS_33_im_ce0 => MSG_U0_noiseSS_33_im_ce0,
        noiseSS_33_im_q0 => noiseSS_33_im_t_q0,
        noiseSS_34_im_address0 => MSG_U0_noiseSS_34_im_address0,
        noiseSS_34_im_ce0 => MSG_U0_noiseSS_34_im_ce0,
        noiseSS_34_im_q0 => noiseSS_34_im_t_q0,
        noiseSS_35_im_address0 => MSG_U0_noiseSS_35_im_address0,
        noiseSS_35_im_ce0 => MSG_U0_noiseSS_35_im_ce0,
        noiseSS_35_im_q0 => noiseSS_35_im_t_q0,
        noiseSS_36_im_address0 => MSG_U0_noiseSS_36_im_address0,
        noiseSS_36_im_ce0 => MSG_U0_noiseSS_36_im_ce0,
        noiseSS_36_im_q0 => noiseSS_36_im_t_q0,
        noiseSS_37_im_address0 => MSG_U0_noiseSS_37_im_address0,
        noiseSS_37_im_ce0 => MSG_U0_noiseSS_37_im_ce0,
        noiseSS_37_im_q0 => noiseSS_37_im_t_q0,
        noiseSS_38_im_address0 => MSG_U0_noiseSS_38_im_address0,
        noiseSS_38_im_ce0 => MSG_U0_noiseSS_38_im_ce0,
        noiseSS_38_im_q0 => noiseSS_38_im_t_q0,
        noiseSS_39_im_address0 => MSG_U0_noiseSS_39_im_address0,
        noiseSS_39_im_ce0 => MSG_U0_noiseSS_39_im_ce0,
        noiseSS_39_im_q0 => noiseSS_39_im_t_q0,
        noiseSS_40_im_address0 => MSG_U0_noiseSS_40_im_address0,
        noiseSS_40_im_ce0 => MSG_U0_noiseSS_40_im_ce0,
        noiseSS_40_im_q0 => noiseSS_40_im_t_q0,
        noiseSS_41_im_address0 => MSG_U0_noiseSS_41_im_address0,
        noiseSS_41_im_ce0 => MSG_U0_noiseSS_41_im_ce0,
        noiseSS_41_im_q0 => noiseSS_41_im_t_q0,
        noiseSS_42_im_address0 => MSG_U0_noiseSS_42_im_address0,
        noiseSS_42_im_ce0 => MSG_U0_noiseSS_42_im_ce0,
        noiseSS_42_im_q0 => noiseSS_42_im_t_q0,
        noiseSS_43_im_address0 => MSG_U0_noiseSS_43_im_address0,
        noiseSS_43_im_ce0 => MSG_U0_noiseSS_43_im_ce0,
        noiseSS_43_im_q0 => noiseSS_43_im_t_q0,
        noiseSS_44_im_address0 => MSG_U0_noiseSS_44_im_address0,
        noiseSS_44_im_ce0 => MSG_U0_noiseSS_44_im_ce0,
        noiseSS_44_im_q0 => noiseSS_44_im_t_q0,
        noiseSS_45_im_address0 => MSG_U0_noiseSS_45_im_address0,
        noiseSS_45_im_ce0 => MSG_U0_noiseSS_45_im_ce0,
        noiseSS_45_im_q0 => noiseSS_45_im_t_q0,
        noiseSS_46_im_address0 => MSG_U0_noiseSS_46_im_address0,
        noiseSS_46_im_ce0 => MSG_U0_noiseSS_46_im_ce0,
        noiseSS_46_im_q0 => noiseSS_46_im_t_q0,
        noiseSS_47_im_address0 => MSG_U0_noiseSS_47_im_address0,
        noiseSS_47_im_ce0 => MSG_U0_noiseSS_47_im_ce0,
        noiseSS_47_im_q0 => noiseSS_47_im_t_q0,
        noiseSS_48_im_address0 => MSG_U0_noiseSS_48_im_address0,
        noiseSS_48_im_ce0 => MSG_U0_noiseSS_48_im_ce0,
        noiseSS_48_im_q0 => noiseSS_48_im_t_q0,
        noiseSS_49_im_address0 => MSG_U0_noiseSS_49_im_address0,
        noiseSS_49_im_ce0 => MSG_U0_noiseSS_49_im_ce0,
        noiseSS_49_im_q0 => noiseSS_49_im_t_q0,
        noiseSS_50_im_address0 => MSG_U0_noiseSS_50_im_address0,
        noiseSS_50_im_ce0 => MSG_U0_noiseSS_50_im_ce0,
        noiseSS_50_im_q0 => noiseSS_50_im_t_q0,
        noiseSS_51_im_address0 => MSG_U0_noiseSS_51_im_address0,
        noiseSS_51_im_ce0 => MSG_U0_noiseSS_51_im_ce0,
        noiseSS_51_im_q0 => noiseSS_51_im_t_q0,
        noiseSS_52_im_address0 => MSG_U0_noiseSS_52_im_address0,
        noiseSS_52_im_ce0 => MSG_U0_noiseSS_52_im_ce0,
        noiseSS_52_im_q0 => noiseSS_52_im_t_q0,
        noiseSS_53_im_address0 => MSG_U0_noiseSS_53_im_address0,
        noiseSS_53_im_ce0 => MSG_U0_noiseSS_53_im_ce0,
        noiseSS_53_im_q0 => noiseSS_53_im_t_q0,
        noiseSS_54_im_address0 => MSG_U0_noiseSS_54_im_address0,
        noiseSS_54_im_ce0 => MSG_U0_noiseSS_54_im_ce0,
        noiseSS_54_im_q0 => noiseSS_54_im_t_q0,
        noiseSS_55_im_address0 => MSG_U0_noiseSS_55_im_address0,
        noiseSS_55_im_ce0 => MSG_U0_noiseSS_55_im_ce0,
        noiseSS_55_im_q0 => noiseSS_55_im_t_q0,
        noiseSS_56_im_address0 => MSG_U0_noiseSS_56_im_address0,
        noiseSS_56_im_ce0 => MSG_U0_noiseSS_56_im_ce0,
        noiseSS_56_im_q0 => noiseSS_56_im_t_q0,
        noiseSS_57_im_address0 => MSG_U0_noiseSS_57_im_address0,
        noiseSS_57_im_ce0 => MSG_U0_noiseSS_57_im_ce0,
        noiseSS_57_im_q0 => noiseSS_57_im_t_q0,
        noiseSS_58_im_address0 => MSG_U0_noiseSS_58_im_address0,
        noiseSS_58_im_ce0 => MSG_U0_noiseSS_58_im_ce0,
        noiseSS_58_im_q0 => noiseSS_58_im_t_q0,
        noiseSS_59_im_address0 => MSG_U0_noiseSS_59_im_address0,
        noiseSS_59_im_ce0 => MSG_U0_noiseSS_59_im_ce0,
        noiseSS_59_im_q0 => noiseSS_59_im_t_q0,
        noiseSS_60_im_address0 => MSG_U0_noiseSS_60_im_address0,
        noiseSS_60_im_ce0 => MSG_U0_noiseSS_60_im_ce0,
        noiseSS_60_im_q0 => noiseSS_60_im_t_q0,
        noiseSS_61_im_address0 => MSG_U0_noiseSS_61_im_address0,
        noiseSS_61_im_ce0 => MSG_U0_noiseSS_61_im_ce0,
        noiseSS_61_im_q0 => noiseSS_61_im_t_q0,
        noiseSS_62_im_address0 => MSG_U0_noiseSS_62_im_address0,
        noiseSS_62_im_ce0 => MSG_U0_noiseSS_62_im_ce0,
        noiseSS_62_im_q0 => noiseSS_62_im_t_q0,
        noiseSS_63_im_address0 => MSG_U0_noiseSS_63_im_address0,
        noiseSS_63_im_ce0 => MSG_U0_noiseSS_63_im_ce0,
        noiseSS_63_im_q0 => noiseSS_63_im_t_q0,
        noiseSS_64_im_address0 => MSG_U0_noiseSS_64_im_address0,
        noiseSS_64_im_ce0 => MSG_U0_noiseSS_64_im_ce0,
        noiseSS_64_im_q0 => noiseSS_64_im_t_q0,
        noiseSS_65_im_address0 => MSG_U0_noiseSS_65_im_address0,
        noiseSS_65_im_ce0 => MSG_U0_noiseSS_65_im_ce0,
        noiseSS_65_im_q0 => noiseSS_65_im_t_q0,
        noiseSS_66_im_address0 => MSG_U0_noiseSS_66_im_address0,
        noiseSS_66_im_ce0 => MSG_U0_noiseSS_66_im_ce0,
        noiseSS_66_im_q0 => noiseSS_66_im_t_q0,
        noiseSS_67_im_address0 => MSG_U0_noiseSS_67_im_address0,
        noiseSS_67_im_ce0 => MSG_U0_noiseSS_67_im_ce0,
        noiseSS_67_im_q0 => noiseSS_67_im_t_q0,
        noiseSS_68_im_address0 => MSG_U0_noiseSS_68_im_address0,
        noiseSS_68_im_ce0 => MSG_U0_noiseSS_68_im_ce0,
        noiseSS_68_im_q0 => noiseSS_68_im_t_q0,
        noiseSS_69_im_address0 => MSG_U0_noiseSS_69_im_address0,
        noiseSS_69_im_ce0 => MSG_U0_noiseSS_69_im_ce0,
        noiseSS_69_im_q0 => noiseSS_69_im_t_q0,
        noiseSS_70_im_address0 => MSG_U0_noiseSS_70_im_address0,
        noiseSS_70_im_ce0 => MSG_U0_noiseSS_70_im_ce0,
        noiseSS_70_im_q0 => noiseSS_70_im_t_q0,
        noiseSS_71_im_address0 => MSG_U0_noiseSS_71_im_address0,
        noiseSS_71_im_ce0 => MSG_U0_noiseSS_71_im_ce0,
        noiseSS_71_im_q0 => noiseSS_71_im_t_q0,
        noiseSS_72_im_address0 => MSG_U0_noiseSS_72_im_address0,
        noiseSS_72_im_ce0 => MSG_U0_noiseSS_72_im_ce0,
        noiseSS_72_im_q0 => noiseSS_72_im_t_q0,
        noiseSS_73_im_address0 => MSG_U0_noiseSS_73_im_address0,
        noiseSS_73_im_ce0 => MSG_U0_noiseSS_73_im_ce0,
        noiseSS_73_im_q0 => noiseSS_73_im_t_q0,
        noiseSS_74_im_address0 => MSG_U0_noiseSS_74_im_address0,
        noiseSS_74_im_ce0 => MSG_U0_noiseSS_74_im_ce0,
        noiseSS_74_im_q0 => noiseSS_74_im_t_q0,
        noiseSS_75_im_address0 => MSG_U0_noiseSS_75_im_address0,
        noiseSS_75_im_ce0 => MSG_U0_noiseSS_75_im_ce0,
        noiseSS_75_im_q0 => noiseSS_75_im_t_q0,
        noiseSS_76_im_address0 => MSG_U0_noiseSS_76_im_address0,
        noiseSS_76_im_ce0 => MSG_U0_noiseSS_76_im_ce0,
        noiseSS_76_im_q0 => noiseSS_76_im_t_q0,
        noiseSS_77_im_address0 => MSG_U0_noiseSS_77_im_address0,
        noiseSS_77_im_ce0 => MSG_U0_noiseSS_77_im_ce0,
        noiseSS_77_im_q0 => noiseSS_77_im_t_q0,
        noiseSS_78_im_address0 => MSG_U0_noiseSS_78_im_address0,
        noiseSS_78_im_ce0 => MSG_U0_noiseSS_78_im_ce0,
        noiseSS_78_im_q0 => noiseSS_78_im_t_q0,
        noiseSS_79_im_address0 => MSG_U0_noiseSS_79_im_address0,
        noiseSS_79_im_ce0 => MSG_U0_noiseSS_79_im_ce0,
        noiseSS_79_im_q0 => noiseSS_79_im_t_q0,
        noiseSS_80_im_address0 => MSG_U0_noiseSS_80_im_address0,
        noiseSS_80_im_ce0 => MSG_U0_noiseSS_80_im_ce0,
        noiseSS_80_im_q0 => noiseSS_80_im_t_q0,
        noiseSS_81_im_address0 => MSG_U0_noiseSS_81_im_address0,
        noiseSS_81_im_ce0 => MSG_U0_noiseSS_81_im_ce0,
        noiseSS_81_im_q0 => noiseSS_81_im_t_q0,
        noiseSS_82_im_address0 => MSG_U0_noiseSS_82_im_address0,
        noiseSS_82_im_ce0 => MSG_U0_noiseSS_82_im_ce0,
        noiseSS_82_im_q0 => noiseSS_82_im_t_q0,
        noiseSS_83_im_address0 => MSG_U0_noiseSS_83_im_address0,
        noiseSS_83_im_ce0 => MSG_U0_noiseSS_83_im_ce0,
        noiseSS_83_im_q0 => noiseSS_83_im_t_q0,
        noiseSS_84_im_address0 => MSG_U0_noiseSS_84_im_address0,
        noiseSS_84_im_ce0 => MSG_U0_noiseSS_84_im_ce0,
        noiseSS_84_im_q0 => noiseSS_84_im_t_q0,
        noiseSS_85_im_address0 => MSG_U0_noiseSS_85_im_address0,
        noiseSS_85_im_ce0 => MSG_U0_noiseSS_85_im_ce0,
        noiseSS_85_im_q0 => noiseSS_85_im_t_q0,
        noiseSS_86_im_address0 => MSG_U0_noiseSS_86_im_address0,
        noiseSS_86_im_ce0 => MSG_U0_noiseSS_86_im_ce0,
        noiseSS_86_im_q0 => noiseSS_86_im_t_q0,
        noiseSS_87_im_address0 => MSG_U0_noiseSS_87_im_address0,
        noiseSS_87_im_ce0 => MSG_U0_noiseSS_87_im_ce0,
        noiseSS_87_im_q0 => noiseSS_87_im_t_q0,
        noiseSS_88_im_address0 => MSG_U0_noiseSS_88_im_address0,
        noiseSS_88_im_ce0 => MSG_U0_noiseSS_88_im_ce0,
        noiseSS_88_im_q0 => noiseSS_88_im_t_q0,
        noiseSS_89_im_address0 => MSG_U0_noiseSS_89_im_address0,
        noiseSS_89_im_ce0 => MSG_U0_noiseSS_89_im_ce0,
        noiseSS_89_im_q0 => noiseSS_89_im_t_q0,
        noiseSS_90_im_address0 => MSG_U0_noiseSS_90_im_address0,
        noiseSS_90_im_ce0 => MSG_U0_noiseSS_90_im_ce0,
        noiseSS_90_im_q0 => noiseSS_90_im_t_q0,
        noiseSS_91_im_address0 => MSG_U0_noiseSS_91_im_address0,
        noiseSS_91_im_ce0 => MSG_U0_noiseSS_91_im_ce0,
        noiseSS_91_im_q0 => noiseSS_91_im_t_q0,
        noiseSS_92_im_address0 => MSG_U0_noiseSS_92_im_address0,
        noiseSS_92_im_ce0 => MSG_U0_noiseSS_92_im_ce0,
        noiseSS_92_im_q0 => noiseSS_92_im_t_q0,
        noiseSS_93_im_address0 => MSG_U0_noiseSS_93_im_address0,
        noiseSS_93_im_ce0 => MSG_U0_noiseSS_93_im_ce0,
        noiseSS_93_im_q0 => noiseSS_93_im_t_q0,
        noiseSS_94_im_address0 => MSG_U0_noiseSS_94_im_address0,
        noiseSS_94_im_ce0 => MSG_U0_noiseSS_94_im_ce0,
        noiseSS_94_im_q0 => noiseSS_94_im_t_q0,
        noiseSS_95_im_address0 => MSG_U0_noiseSS_95_im_address0,
        noiseSS_95_im_ce0 => MSG_U0_noiseSS_95_im_ce0,
        noiseSS_95_im_q0 => noiseSS_95_im_t_q0,
        noiseSS_96_im_address0 => MSG_U0_noiseSS_96_im_address0,
        noiseSS_96_im_ce0 => MSG_U0_noiseSS_96_im_ce0,
        noiseSS_96_im_q0 => noiseSS_96_im_t_q0,
        noiseSS_97_im_address0 => MSG_U0_noiseSS_97_im_address0,
        noiseSS_97_im_ce0 => MSG_U0_noiseSS_97_im_ce0,
        noiseSS_97_im_q0 => noiseSS_97_im_t_q0,
        noiseSS_98_im_address0 => MSG_U0_noiseSS_98_im_address0,
        noiseSS_98_im_ce0 => MSG_U0_noiseSS_98_im_ce0,
        noiseSS_98_im_q0 => noiseSS_98_im_t_q0,
        noiseSS_99_im_address0 => MSG_U0_noiseSS_99_im_address0,
        noiseSS_99_im_ce0 => MSG_U0_noiseSS_99_im_ce0,
        noiseSS_99_im_q0 => noiseSS_99_im_t_q0,
        out_r_TDATA => MSG_U0_out_r_TDATA,
        out_r_TVALID => MSG_U0_out_r_TVALID,
        out_r_TREADY => out_r_TREADY,
        out_r_TLAST => MSG_U0_out_r_TLAST);





    ap_sync_reg_channel_write_inMAT_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_inMAT_im <= ap_const_logic_0;
            else
                if (((inputdatamover_U0_ap_done and inputdatamover_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_inMAT_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_inMAT_im <= ap_sync_channel_write_inMAT_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_inMAT_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_inMAT_re <= ap_const_logic_0;
            else
                if (((inputdatamover_U0_ap_done and inputdatamover_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_inMAT_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_inMAT_re <= ap_sync_channel_write_inMAT_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_matrix1_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_matrix1_im <= ap_const_logic_0;
            else
                if (((AutoCorrelation_U0_ap_done and AutoCorrelation_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_matrix1_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_matrix1_im <= ap_sync_channel_write_matrix1_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_matrix1_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_matrix1_re <= ap_const_logic_0;
            else
                if (((AutoCorrelation_U0_ap_done and AutoCorrelation_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_matrix1_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_matrix1_re <= ap_sync_channel_write_matrix1_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_0_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_0_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_0_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_0_im <= ap_sync_channel_write_noiseSS_0_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_0_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_0_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_0_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_0_re <= ap_sync_channel_write_noiseSS_0_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_10_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_10_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_10_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_10_im <= ap_sync_channel_write_noiseSS_10_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_10_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_10_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_10_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_10_re <= ap_sync_channel_write_noiseSS_10_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_11_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_11_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_11_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_11_im <= ap_sync_channel_write_noiseSS_11_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_11_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_11_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_11_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_11_re <= ap_sync_channel_write_noiseSS_11_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_12_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_12_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_12_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_12_im <= ap_sync_channel_write_noiseSS_12_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_12_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_12_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_12_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_12_re <= ap_sync_channel_write_noiseSS_12_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_13_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_13_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_13_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_13_im <= ap_sync_channel_write_noiseSS_13_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_13_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_13_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_13_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_13_re <= ap_sync_channel_write_noiseSS_13_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_14_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_14_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_14_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_14_im <= ap_sync_channel_write_noiseSS_14_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_14_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_14_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_14_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_14_re <= ap_sync_channel_write_noiseSS_14_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_15_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_15_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_15_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_15_im <= ap_sync_channel_write_noiseSS_15_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_15_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_15_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_15_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_15_re <= ap_sync_channel_write_noiseSS_15_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_16_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_16_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_16_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_16_im <= ap_sync_channel_write_noiseSS_16_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_16_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_16_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_16_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_16_re <= ap_sync_channel_write_noiseSS_16_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_17_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_17_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_17_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_17_im <= ap_sync_channel_write_noiseSS_17_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_17_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_17_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_17_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_17_re <= ap_sync_channel_write_noiseSS_17_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_18_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_18_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_18_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_18_im <= ap_sync_channel_write_noiseSS_18_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_18_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_18_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_18_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_18_re <= ap_sync_channel_write_noiseSS_18_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_19_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_19_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_19_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_19_im <= ap_sync_channel_write_noiseSS_19_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_19_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_19_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_19_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_19_re <= ap_sync_channel_write_noiseSS_19_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_1_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_1_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_1_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_1_im <= ap_sync_channel_write_noiseSS_1_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_1_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_1_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_1_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_1_re <= ap_sync_channel_write_noiseSS_1_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_20_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_20_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_20_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_20_im <= ap_sync_channel_write_noiseSS_20_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_20_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_20_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_20_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_20_re <= ap_sync_channel_write_noiseSS_20_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_21_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_21_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_21_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_21_im <= ap_sync_channel_write_noiseSS_21_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_21_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_21_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_21_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_21_re <= ap_sync_channel_write_noiseSS_21_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_22_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_22_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_22_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_22_im <= ap_sync_channel_write_noiseSS_22_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_22_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_22_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_22_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_22_re <= ap_sync_channel_write_noiseSS_22_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_23_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_23_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_23_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_23_im <= ap_sync_channel_write_noiseSS_23_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_23_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_23_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_23_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_23_re <= ap_sync_channel_write_noiseSS_23_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_24_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_24_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_24_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_24_im <= ap_sync_channel_write_noiseSS_24_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_24_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_24_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_24_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_24_re <= ap_sync_channel_write_noiseSS_24_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_25_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_25_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_25_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_25_im <= ap_sync_channel_write_noiseSS_25_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_25_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_25_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_25_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_25_re <= ap_sync_channel_write_noiseSS_25_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_26_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_26_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_26_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_26_im <= ap_sync_channel_write_noiseSS_26_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_26_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_26_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_26_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_26_re <= ap_sync_channel_write_noiseSS_26_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_27_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_27_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_27_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_27_im <= ap_sync_channel_write_noiseSS_27_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_27_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_27_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_27_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_27_re <= ap_sync_channel_write_noiseSS_27_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_28_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_28_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_28_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_28_im <= ap_sync_channel_write_noiseSS_28_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_28_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_28_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_28_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_28_re <= ap_sync_channel_write_noiseSS_28_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_29_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_29_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_29_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_29_im <= ap_sync_channel_write_noiseSS_29_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_29_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_29_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_29_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_29_re <= ap_sync_channel_write_noiseSS_29_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_2_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_2_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_2_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_2_im <= ap_sync_channel_write_noiseSS_2_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_2_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_2_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_2_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_2_re <= ap_sync_channel_write_noiseSS_2_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_30_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_30_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_30_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_30_im <= ap_sync_channel_write_noiseSS_30_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_30_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_30_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_30_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_30_re <= ap_sync_channel_write_noiseSS_30_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_31_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_31_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_31_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_31_im <= ap_sync_channel_write_noiseSS_31_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_31_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_31_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_31_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_31_re <= ap_sync_channel_write_noiseSS_31_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_32_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_32_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_32_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_32_im <= ap_sync_channel_write_noiseSS_32_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_32_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_32_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_32_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_32_re <= ap_sync_channel_write_noiseSS_32_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_33_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_33_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_33_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_33_im <= ap_sync_channel_write_noiseSS_33_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_33_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_33_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_33_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_33_re <= ap_sync_channel_write_noiseSS_33_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_34_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_34_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_34_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_34_im <= ap_sync_channel_write_noiseSS_34_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_34_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_34_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_34_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_34_re <= ap_sync_channel_write_noiseSS_34_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_35_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_35_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_35_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_35_im <= ap_sync_channel_write_noiseSS_35_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_35_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_35_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_35_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_35_re <= ap_sync_channel_write_noiseSS_35_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_36_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_36_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_36_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_36_im <= ap_sync_channel_write_noiseSS_36_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_36_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_36_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_36_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_36_re <= ap_sync_channel_write_noiseSS_36_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_37_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_37_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_37_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_37_im <= ap_sync_channel_write_noiseSS_37_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_37_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_37_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_37_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_37_re <= ap_sync_channel_write_noiseSS_37_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_38_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_38_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_38_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_38_im <= ap_sync_channel_write_noiseSS_38_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_38_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_38_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_38_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_38_re <= ap_sync_channel_write_noiseSS_38_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_39_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_39_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_39_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_39_im <= ap_sync_channel_write_noiseSS_39_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_39_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_39_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_39_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_39_re <= ap_sync_channel_write_noiseSS_39_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_3_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_3_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_3_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_3_im <= ap_sync_channel_write_noiseSS_3_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_3_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_3_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_3_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_3_re <= ap_sync_channel_write_noiseSS_3_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_40_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_40_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_40_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_40_im <= ap_sync_channel_write_noiseSS_40_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_40_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_40_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_40_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_40_re <= ap_sync_channel_write_noiseSS_40_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_41_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_41_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_41_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_41_im <= ap_sync_channel_write_noiseSS_41_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_41_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_41_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_41_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_41_re <= ap_sync_channel_write_noiseSS_41_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_42_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_42_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_42_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_42_im <= ap_sync_channel_write_noiseSS_42_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_42_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_42_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_42_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_42_re <= ap_sync_channel_write_noiseSS_42_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_43_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_43_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_43_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_43_im <= ap_sync_channel_write_noiseSS_43_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_43_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_43_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_43_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_43_re <= ap_sync_channel_write_noiseSS_43_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_44_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_44_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_44_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_44_im <= ap_sync_channel_write_noiseSS_44_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_44_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_44_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_44_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_44_re <= ap_sync_channel_write_noiseSS_44_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_45_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_45_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_45_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_45_im <= ap_sync_channel_write_noiseSS_45_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_45_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_45_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_45_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_45_re <= ap_sync_channel_write_noiseSS_45_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_46_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_46_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_46_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_46_im <= ap_sync_channel_write_noiseSS_46_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_46_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_46_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_46_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_46_re <= ap_sync_channel_write_noiseSS_46_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_47_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_47_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_47_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_47_im <= ap_sync_channel_write_noiseSS_47_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_47_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_47_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_47_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_47_re <= ap_sync_channel_write_noiseSS_47_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_48_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_48_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_48_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_48_im <= ap_sync_channel_write_noiseSS_48_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_48_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_48_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_48_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_48_re <= ap_sync_channel_write_noiseSS_48_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_49_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_49_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_49_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_49_im <= ap_sync_channel_write_noiseSS_49_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_49_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_49_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_49_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_49_re <= ap_sync_channel_write_noiseSS_49_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_4_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_4_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_4_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_4_im <= ap_sync_channel_write_noiseSS_4_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_4_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_4_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_4_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_4_re <= ap_sync_channel_write_noiseSS_4_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_50_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_50_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_50_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_50_im <= ap_sync_channel_write_noiseSS_50_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_50_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_50_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_50_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_50_re <= ap_sync_channel_write_noiseSS_50_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_51_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_51_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_51_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_51_im <= ap_sync_channel_write_noiseSS_51_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_51_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_51_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_51_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_51_re <= ap_sync_channel_write_noiseSS_51_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_52_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_52_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_52_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_52_im <= ap_sync_channel_write_noiseSS_52_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_52_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_52_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_52_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_52_re <= ap_sync_channel_write_noiseSS_52_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_53_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_53_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_53_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_53_im <= ap_sync_channel_write_noiseSS_53_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_53_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_53_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_53_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_53_re <= ap_sync_channel_write_noiseSS_53_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_54_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_54_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_54_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_54_im <= ap_sync_channel_write_noiseSS_54_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_54_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_54_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_54_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_54_re <= ap_sync_channel_write_noiseSS_54_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_55_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_55_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_55_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_55_im <= ap_sync_channel_write_noiseSS_55_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_55_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_55_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_55_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_55_re <= ap_sync_channel_write_noiseSS_55_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_56_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_56_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_56_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_56_im <= ap_sync_channel_write_noiseSS_56_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_56_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_56_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_56_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_56_re <= ap_sync_channel_write_noiseSS_56_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_57_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_57_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_57_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_57_im <= ap_sync_channel_write_noiseSS_57_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_57_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_57_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_57_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_57_re <= ap_sync_channel_write_noiseSS_57_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_58_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_58_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_58_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_58_im <= ap_sync_channel_write_noiseSS_58_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_58_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_58_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_58_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_58_re <= ap_sync_channel_write_noiseSS_58_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_59_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_59_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_59_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_59_im <= ap_sync_channel_write_noiseSS_59_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_59_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_59_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_59_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_59_re <= ap_sync_channel_write_noiseSS_59_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_5_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_5_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_5_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_5_im <= ap_sync_channel_write_noiseSS_5_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_5_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_5_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_5_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_5_re <= ap_sync_channel_write_noiseSS_5_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_60_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_60_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_60_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_60_im <= ap_sync_channel_write_noiseSS_60_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_60_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_60_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_60_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_60_re <= ap_sync_channel_write_noiseSS_60_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_61_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_61_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_61_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_61_im <= ap_sync_channel_write_noiseSS_61_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_61_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_61_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_61_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_61_re <= ap_sync_channel_write_noiseSS_61_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_62_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_62_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_62_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_62_im <= ap_sync_channel_write_noiseSS_62_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_62_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_62_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_62_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_62_re <= ap_sync_channel_write_noiseSS_62_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_63_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_63_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_63_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_63_im <= ap_sync_channel_write_noiseSS_63_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_63_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_63_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_63_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_63_re <= ap_sync_channel_write_noiseSS_63_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_64_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_64_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_64_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_64_im <= ap_sync_channel_write_noiseSS_64_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_64_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_64_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_64_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_64_re <= ap_sync_channel_write_noiseSS_64_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_65_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_65_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_65_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_65_im <= ap_sync_channel_write_noiseSS_65_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_65_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_65_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_65_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_65_re <= ap_sync_channel_write_noiseSS_65_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_66_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_66_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_66_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_66_im <= ap_sync_channel_write_noiseSS_66_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_66_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_66_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_66_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_66_re <= ap_sync_channel_write_noiseSS_66_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_67_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_67_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_67_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_67_im <= ap_sync_channel_write_noiseSS_67_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_67_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_67_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_67_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_67_re <= ap_sync_channel_write_noiseSS_67_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_68_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_68_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_68_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_68_im <= ap_sync_channel_write_noiseSS_68_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_68_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_68_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_68_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_68_re <= ap_sync_channel_write_noiseSS_68_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_69_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_69_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_69_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_69_im <= ap_sync_channel_write_noiseSS_69_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_69_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_69_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_69_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_69_re <= ap_sync_channel_write_noiseSS_69_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_6_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_6_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_6_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_6_im <= ap_sync_channel_write_noiseSS_6_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_6_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_6_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_6_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_6_re <= ap_sync_channel_write_noiseSS_6_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_70_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_70_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_70_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_70_im <= ap_sync_channel_write_noiseSS_70_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_70_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_70_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_70_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_70_re <= ap_sync_channel_write_noiseSS_70_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_71_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_71_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_71_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_71_im <= ap_sync_channel_write_noiseSS_71_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_71_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_71_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_71_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_71_re <= ap_sync_channel_write_noiseSS_71_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_72_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_72_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_72_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_72_im <= ap_sync_channel_write_noiseSS_72_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_72_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_72_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_72_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_72_re <= ap_sync_channel_write_noiseSS_72_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_73_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_73_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_73_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_73_im <= ap_sync_channel_write_noiseSS_73_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_73_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_73_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_73_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_73_re <= ap_sync_channel_write_noiseSS_73_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_74_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_74_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_74_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_74_im <= ap_sync_channel_write_noiseSS_74_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_74_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_74_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_74_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_74_re <= ap_sync_channel_write_noiseSS_74_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_75_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_75_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_75_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_75_im <= ap_sync_channel_write_noiseSS_75_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_75_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_75_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_75_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_75_re <= ap_sync_channel_write_noiseSS_75_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_76_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_76_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_76_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_76_im <= ap_sync_channel_write_noiseSS_76_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_76_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_76_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_76_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_76_re <= ap_sync_channel_write_noiseSS_76_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_77_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_77_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_77_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_77_im <= ap_sync_channel_write_noiseSS_77_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_77_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_77_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_77_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_77_re <= ap_sync_channel_write_noiseSS_77_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_78_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_78_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_78_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_78_im <= ap_sync_channel_write_noiseSS_78_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_78_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_78_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_78_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_78_re <= ap_sync_channel_write_noiseSS_78_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_79_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_79_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_79_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_79_im <= ap_sync_channel_write_noiseSS_79_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_79_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_79_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_79_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_79_re <= ap_sync_channel_write_noiseSS_79_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_7_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_7_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_7_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_7_im <= ap_sync_channel_write_noiseSS_7_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_7_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_7_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_7_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_7_re <= ap_sync_channel_write_noiseSS_7_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_80_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_80_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_80_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_80_im <= ap_sync_channel_write_noiseSS_80_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_80_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_80_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_80_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_80_re <= ap_sync_channel_write_noiseSS_80_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_81_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_81_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_81_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_81_im <= ap_sync_channel_write_noiseSS_81_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_81_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_81_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_81_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_81_re <= ap_sync_channel_write_noiseSS_81_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_82_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_82_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_82_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_82_im <= ap_sync_channel_write_noiseSS_82_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_82_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_82_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_82_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_82_re <= ap_sync_channel_write_noiseSS_82_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_83_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_83_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_83_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_83_im <= ap_sync_channel_write_noiseSS_83_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_83_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_83_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_83_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_83_re <= ap_sync_channel_write_noiseSS_83_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_84_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_84_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_84_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_84_im <= ap_sync_channel_write_noiseSS_84_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_84_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_84_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_84_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_84_re <= ap_sync_channel_write_noiseSS_84_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_85_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_85_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_85_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_85_im <= ap_sync_channel_write_noiseSS_85_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_85_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_85_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_85_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_85_re <= ap_sync_channel_write_noiseSS_85_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_86_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_86_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_86_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_86_im <= ap_sync_channel_write_noiseSS_86_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_86_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_86_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_86_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_86_re <= ap_sync_channel_write_noiseSS_86_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_87_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_87_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_87_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_87_im <= ap_sync_channel_write_noiseSS_87_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_87_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_87_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_87_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_87_re <= ap_sync_channel_write_noiseSS_87_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_88_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_88_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_88_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_88_im <= ap_sync_channel_write_noiseSS_88_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_88_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_88_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_88_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_88_re <= ap_sync_channel_write_noiseSS_88_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_89_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_89_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_89_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_89_im <= ap_sync_channel_write_noiseSS_89_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_89_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_89_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_89_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_89_re <= ap_sync_channel_write_noiseSS_89_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_8_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_8_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_8_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_8_im <= ap_sync_channel_write_noiseSS_8_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_8_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_8_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_8_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_8_re <= ap_sync_channel_write_noiseSS_8_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_90_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_90_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_90_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_90_im <= ap_sync_channel_write_noiseSS_90_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_90_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_90_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_90_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_90_re <= ap_sync_channel_write_noiseSS_90_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_91_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_91_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_91_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_91_im <= ap_sync_channel_write_noiseSS_91_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_91_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_91_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_91_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_91_re <= ap_sync_channel_write_noiseSS_91_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_92_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_92_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_92_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_92_im <= ap_sync_channel_write_noiseSS_92_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_92_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_92_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_92_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_92_re <= ap_sync_channel_write_noiseSS_92_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_93_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_93_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_93_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_93_im <= ap_sync_channel_write_noiseSS_93_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_93_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_93_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_93_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_93_re <= ap_sync_channel_write_noiseSS_93_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_94_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_94_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_94_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_94_im <= ap_sync_channel_write_noiseSS_94_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_94_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_94_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_94_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_94_re <= ap_sync_channel_write_noiseSS_94_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_95_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_95_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_95_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_95_im <= ap_sync_channel_write_noiseSS_95_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_95_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_95_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_95_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_95_re <= ap_sync_channel_write_noiseSS_95_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_96_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_96_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_96_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_96_im <= ap_sync_channel_write_noiseSS_96_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_96_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_96_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_96_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_96_re <= ap_sync_channel_write_noiseSS_96_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_97_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_97_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_97_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_97_im <= ap_sync_channel_write_noiseSS_97_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_97_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_97_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_97_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_97_re <= ap_sync_channel_write_noiseSS_97_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_98_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_98_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_98_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_98_im <= ap_sync_channel_write_noiseSS_98_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_98_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_98_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_98_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_98_re <= ap_sync_channel_write_noiseSS_98_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_99_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_99_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_99_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_99_im <= ap_sync_channel_write_noiseSS_99_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_99_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_99_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_99_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_99_re <= ap_sync_channel_write_noiseSS_99_re;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_9_im_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_9_im <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_9_im <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_9_im <= ap_sync_channel_write_noiseSS_9_im;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_noiseSS_9_re_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_channel_write_noiseSS_9_re <= ap_const_logic_0;
            else
                if (((qr_givens_U0_ap_done and qr_givens_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_noiseSS_9_re <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_noiseSS_9_re <= ap_sync_channel_write_noiseSS_9_re;
                end if; 
            end if;
        end if;
    end process;

    AutoCorrelation_U0_ap_continue <= (ap_sync_channel_write_matrix1_re and ap_sync_channel_write_matrix1_im);
    AutoCorrelation_U0_ap_start <= (inMAT_re_t_empty_n and inMAT_im_t_empty_n);
    AutoCorrelation_U0_matrix1_im_full_n <= matrix1_im_i_full_n;
    AutoCorrelation_U0_matrix1_re_full_n <= matrix1_re_i_full_n;
    AutoCorrelation_U0_start_full_n <= ap_const_logic_1;
    AutoCorrelation_U0_start_write <= ap_const_logic_0;
    MSG_U0_ap_continue <= ap_const_logic_1;
    MSG_U0_ap_start <= (noiseSS_9_re_t_empty_n and noiseSS_9_im_t_empty_n and noiseSS_99_re_t_empty_n and noiseSS_99_im_t_empty_n and noiseSS_98_re_t_empty_n and noiseSS_98_im_t_empty_n and noiseSS_97_re_t_empty_n and noiseSS_97_im_t_empty_n and noiseSS_96_re_t_empty_n and noiseSS_96_im_t_empty_n and noiseSS_95_re_t_empty_n and noiseSS_95_im_t_empty_n and noiseSS_94_re_t_empty_n and noiseSS_94_im_t_empty_n and noiseSS_93_re_t_empty_n and noiseSS_93_im_t_empty_n and noiseSS_92_re_t_empty_n and noiseSS_92_im_t_empty_n and noiseSS_91_re_t_empty_n and noiseSS_91_im_t_empty_n and noiseSS_90_re_t_empty_n and noiseSS_90_im_t_empty_n and noiseSS_8_re_t_empty_n and noiseSS_8_im_t_empty_n and noiseSS_89_re_t_empty_n and noiseSS_89_im_t_empty_n and noiseSS_88_re_t_empty_n and noiseSS_88_im_t_empty_n and noiseSS_87_re_t_empty_n and noiseSS_87_im_t_empty_n and noiseSS_86_re_t_empty_n and noiseSS_86_im_t_empty_n and noiseSS_85_re_t_empty_n and noiseSS_85_im_t_empty_n and noiseSS_84_re_t_empty_n and noiseSS_84_im_t_empty_n and noiseSS_83_re_t_empty_n and noiseSS_83_im_t_empty_n and noiseSS_82_re_t_empty_n and noiseSS_82_im_t_empty_n and noiseSS_81_re_t_empty_n and noiseSS_81_im_t_empty_n and noiseSS_80_re_t_empty_n and noiseSS_80_im_t_empty_n and noiseSS_7_re_t_empty_n and noiseSS_7_im_t_empty_n and noiseSS_79_re_t_empty_n and noiseSS_79_im_t_empty_n and noiseSS_78_re_t_empty_n and noiseSS_78_im_t_empty_n and noiseSS_77_re_t_empty_n and noiseSS_77_im_t_empty_n and noiseSS_76_re_t_empty_n and noiseSS_76_im_t_empty_n and noiseSS_75_re_t_empty_n and noiseSS_75_im_t_empty_n and noiseSS_74_re_t_empty_n and noiseSS_74_im_t_empty_n and noiseSS_73_re_t_empty_n and noiseSS_73_im_t_empty_n and noiseSS_72_re_t_empty_n and noiseSS_72_im_t_empty_n and noiseSS_71_re_t_empty_n and noiseSS_71_im_t_empty_n and noiseSS_70_re_t_empty_n and noiseSS_70_im_t_empty_n and noiseSS_6_re_t_empty_n and noiseSS_6_im_t_empty_n and noiseSS_69_re_t_empty_n and noiseSS_69_im_t_empty_n and noiseSS_68_re_t_empty_n and noiseSS_68_im_t_empty_n and noiseSS_67_re_t_empty_n and noiseSS_67_im_t_empty_n and noiseSS_66_re_t_empty_n and noiseSS_66_im_t_empty_n and noiseSS_65_re_t_empty_n and noiseSS_65_im_t_empty_n and noiseSS_64_re_t_empty_n and noiseSS_64_im_t_empty_n and noiseSS_63_re_t_empty_n and noiseSS_63_im_t_empty_n and noiseSS_62_re_t_empty_n and noiseSS_62_im_t_empty_n and noiseSS_61_re_t_empty_n and noiseSS_61_im_t_empty_n and noiseSS_60_re_t_empty_n and noiseSS_60_im_t_empty_n and noiseSS_5_re_t_empty_n and noiseSS_5_im_t_empty_n and noiseSS_59_re_t_empty_n and noiseSS_59_im_t_empty_n and noiseSS_58_re_t_empty_n and noiseSS_58_im_t_empty_n and noiseSS_57_re_t_empty_n and noiseSS_57_im_t_empty_n and noiseSS_56_re_t_empty_n and noiseSS_56_im_t_empty_n and noiseSS_55_re_t_empty_n and noiseSS_55_im_t_empty_n and noiseSS_54_re_t_empty_n and noiseSS_54_im_t_empty_n and noiseSS_53_re_t_empty_n and noiseSS_53_im_t_empty_n and noiseSS_52_re_t_empty_n and noiseSS_52_im_t_empty_n and noiseSS_51_re_t_empty_n and noiseSS_51_im_t_empty_n and noiseSS_50_re_t_empty_n and noiseSS_50_im_t_empty_n and noiseSS_4_re_t_empty_n and noiseSS_4_im_t_empty_n and noiseSS_49_re_t_empty_n and noiseSS_49_im_t_empty_n and noiseSS_48_re_t_empty_n and noiseSS_48_im_t_empty_n and noiseSS_47_re_t_empty_n and noiseSS_47_im_t_empty_n and noiseSS_46_re_t_empty_n and noiseSS_46_im_t_empty_n and noiseSS_45_re_t_empty_n and noiseSS_45_im_t_empty_n and noiseSS_44_re_t_empty_n and noiseSS_44_im_t_empty_n and noiseSS_43_re_t_empty_n and noiseSS_43_im_t_empty_n and noiseSS_42_re_t_empty_n and noiseSS_42_im_t_empty_n and noiseSS_41_re_t_empty_n and noiseSS_41_im_t_empty_n and noiseSS_40_re_t_empty_n and noiseSS_40_im_t_empty_n and noiseSS_3_re_t_empty_n and noiseSS_3_im_t_empty_n and noiseSS_39_re_t_empty_n and noiseSS_39_im_t_empty_n and noiseSS_38_re_t_empty_n and noiseSS_38_im_t_empty_n and noiseSS_37_re_t_empty_n and noiseSS_37_im_t_empty_n and noiseSS_36_re_t_empty_n and noiseSS_36_im_t_empty_n and noiseSS_35_re_t_empty_n and noiseSS_35_im_t_empty_n and noiseSS_34_re_t_empty_n and noiseSS_34_im_t_empty_n and noiseSS_33_re_t_empty_n and noiseSS_33_im_t_empty_n and noiseSS_32_re_t_empty_n and noiseSS_32_im_t_empty_n and noiseSS_31_re_t_empty_n and noiseSS_31_im_t_empty_n and noiseSS_30_re_t_empty_n and noiseSS_30_im_t_empty_n and noiseSS_2_re_t_empty_n and noiseSS_2_im_t_empty_n and noiseSS_29_re_t_empty_n and noiseSS_29_im_t_empty_n and noiseSS_28_re_t_empty_n and noiseSS_28_im_t_empty_n and noiseSS_27_re_t_empty_n and noiseSS_27_im_t_empty_n and noiseSS_26_re_t_empty_n and noiseSS_26_im_t_empty_n and noiseSS_25_re_t_empty_n and noiseSS_25_im_t_empty_n and noiseSS_24_re_t_empty_n and noiseSS_24_im_t_empty_n and noiseSS_23_re_t_empty_n and noiseSS_23_im_t_empty_n and noiseSS_22_re_t_empty_n and noiseSS_22_im_t_empty_n and noiseSS_21_re_t_empty_n and noiseSS_21_im_t_empty_n and noiseSS_20_re_t_empty_n and noiseSS_20_im_t_empty_n and noiseSS_1_re_t_empty_n and noiseSS_1_im_t_empty_n and noiseSS_19_re_t_empty_n and noiseSS_19_im_t_empty_n and noiseSS_18_re_t_empty_n and noiseSS_18_im_t_empty_n and noiseSS_17_re_t_empty_n and noiseSS_17_im_t_empty_n and noiseSS_16_re_t_empty_n and noiseSS_16_im_t_empty_n and noiseSS_15_re_t_empty_n and noiseSS_15_im_t_empty_n and noiseSS_14_re_t_empty_n and noiseSS_14_im_t_empty_n and noiseSS_13_re_t_empty_n and noiseSS_13_im_t_empty_n and noiseSS_12_re_t_empty_n and noiseSS_12_im_t_empty_n and noiseSS_11_re_t_empty_n and noiseSS_11_im_t_empty_n and noiseSS_10_re_t_empty_n and noiseSS_10_im_t_empty_n and noiseSS_0_re_t_empty_n and noiseSS_0_im_t_empty_n);
    MSG_U0_start_full_n <= ap_const_logic_1;
    MSG_U0_start_write <= ap_const_logic_0;
    ap_channel_done_inMAT_im <= (inputdatamover_U0_ap_done and (ap_sync_reg_channel_write_inMAT_im xor ap_const_logic_1));
    ap_channel_done_inMAT_re <= (inputdatamover_U0_ap_done and (ap_sync_reg_channel_write_inMAT_re xor ap_const_logic_1));
    ap_channel_done_matrix1_im <= ((ap_sync_reg_channel_write_matrix1_im xor ap_const_logic_1) and AutoCorrelation_U0_ap_done);
    ap_channel_done_matrix1_re <= ((ap_sync_reg_channel_write_matrix1_re xor ap_const_logic_1) and AutoCorrelation_U0_ap_done);
    ap_channel_done_noiseSS_0_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_0_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_0_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_0_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_10_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_10_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_10_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_10_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_11_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_11_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_11_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_11_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_12_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_12_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_12_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_12_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_13_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_13_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_13_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_13_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_14_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_14_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_14_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_14_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_15_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_15_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_15_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_15_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_16_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_16_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_16_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_16_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_17_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_17_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_17_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_17_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_18_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_18_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_18_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_18_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_19_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_19_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_19_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_19_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_1_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_1_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_1_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_1_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_20_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_20_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_20_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_20_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_21_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_21_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_21_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_21_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_22_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_22_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_22_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_22_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_23_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_23_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_23_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_23_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_24_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_24_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_24_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_24_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_25_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_25_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_25_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_25_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_26_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_26_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_26_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_26_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_27_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_27_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_27_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_27_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_28_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_28_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_28_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_28_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_29_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_29_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_29_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_29_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_2_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_2_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_2_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_2_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_30_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_30_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_30_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_30_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_31_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_31_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_31_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_31_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_32_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_32_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_32_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_32_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_33_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_33_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_33_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_33_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_34_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_34_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_34_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_34_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_35_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_35_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_35_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_35_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_36_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_36_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_36_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_36_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_37_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_37_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_37_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_37_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_38_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_38_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_38_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_38_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_39_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_39_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_39_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_39_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_3_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_3_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_3_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_3_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_40_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_40_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_40_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_40_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_41_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_41_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_41_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_41_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_42_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_42_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_42_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_42_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_43_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_43_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_43_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_43_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_44_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_44_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_44_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_44_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_45_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_45_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_45_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_45_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_46_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_46_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_46_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_46_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_47_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_47_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_47_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_47_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_48_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_48_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_48_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_48_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_49_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_49_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_49_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_49_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_4_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_4_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_4_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_4_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_50_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_50_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_50_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_50_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_51_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_51_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_51_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_51_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_52_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_52_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_52_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_52_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_53_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_53_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_53_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_53_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_54_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_54_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_54_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_54_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_55_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_55_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_55_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_55_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_56_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_56_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_56_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_56_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_57_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_57_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_57_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_57_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_58_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_58_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_58_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_58_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_59_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_59_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_59_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_59_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_5_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_5_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_5_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_5_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_60_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_60_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_60_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_60_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_61_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_61_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_61_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_61_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_62_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_62_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_62_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_62_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_63_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_63_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_63_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_63_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_64_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_64_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_64_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_64_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_65_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_65_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_65_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_65_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_66_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_66_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_66_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_66_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_67_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_67_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_67_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_67_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_68_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_68_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_68_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_68_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_69_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_69_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_69_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_69_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_6_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_6_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_6_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_6_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_70_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_70_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_70_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_70_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_71_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_71_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_71_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_71_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_72_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_72_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_72_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_72_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_73_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_73_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_73_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_73_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_74_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_74_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_74_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_74_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_75_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_75_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_75_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_75_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_76_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_76_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_76_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_76_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_77_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_77_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_77_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_77_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_78_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_78_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_78_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_78_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_79_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_79_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_79_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_79_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_7_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_7_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_7_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_7_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_80_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_80_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_80_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_80_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_81_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_81_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_81_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_81_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_82_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_82_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_82_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_82_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_83_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_83_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_83_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_83_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_84_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_84_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_84_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_84_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_85_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_85_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_85_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_85_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_86_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_86_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_86_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_86_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_87_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_87_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_87_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_87_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_88_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_88_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_88_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_88_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_89_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_89_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_89_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_89_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_8_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_8_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_8_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_8_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_90_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_90_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_90_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_90_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_91_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_91_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_91_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_91_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_92_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_92_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_92_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_92_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_93_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_93_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_93_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_93_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_94_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_94_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_94_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_94_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_95_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_95_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_95_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_95_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_96_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_96_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_96_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_96_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_97_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_97_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_97_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_97_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_98_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_98_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_98_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_98_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_99_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_99_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_99_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_99_re xor ap_const_logic_1));
    ap_channel_done_noiseSS_9_im <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_9_im xor ap_const_logic_1));
    ap_channel_done_noiseSS_9_re <= (qr_givens_U0_ap_done and (ap_sync_reg_channel_write_noiseSS_9_re xor ap_const_logic_1));

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_channel_write_inMAT_im <= ((inputdatamover_U0_out_strm_im_full_n and ap_channel_done_inMAT_im) or ap_sync_reg_channel_write_inMAT_im);
    ap_sync_channel_write_inMAT_re <= ((inputdatamover_U0_out_strm_re_full_n and ap_channel_done_inMAT_re) or ap_sync_reg_channel_write_inMAT_re);
    ap_sync_channel_write_matrix1_im <= ((ap_channel_done_matrix1_im and AutoCorrelation_U0_matrix1_im_full_n) or ap_sync_reg_channel_write_matrix1_im);
    ap_sync_channel_write_matrix1_re <= ((ap_channel_done_matrix1_re and AutoCorrelation_U0_matrix1_re_full_n) or ap_sync_reg_channel_write_matrix1_re);
    ap_sync_channel_write_noiseSS_0_im <= ((qr_givens_U0_noiseSS_0_im_full_n and ap_channel_done_noiseSS_0_im) or ap_sync_reg_channel_write_noiseSS_0_im);
    ap_sync_channel_write_noiseSS_0_re <= ((qr_givens_U0_noiseSS_0_re_full_n and ap_channel_done_noiseSS_0_re) or ap_sync_reg_channel_write_noiseSS_0_re);
    ap_sync_channel_write_noiseSS_10_im <= ((qr_givens_U0_noiseSS_10_im_full_n and ap_channel_done_noiseSS_10_im) or ap_sync_reg_channel_write_noiseSS_10_im);
    ap_sync_channel_write_noiseSS_10_re <= ((qr_givens_U0_noiseSS_10_re_full_n and ap_channel_done_noiseSS_10_re) or ap_sync_reg_channel_write_noiseSS_10_re);
    ap_sync_channel_write_noiseSS_11_im <= ((qr_givens_U0_noiseSS_11_im_full_n and ap_channel_done_noiseSS_11_im) or ap_sync_reg_channel_write_noiseSS_11_im);
    ap_sync_channel_write_noiseSS_11_re <= ((qr_givens_U0_noiseSS_11_re_full_n and ap_channel_done_noiseSS_11_re) or ap_sync_reg_channel_write_noiseSS_11_re);
    ap_sync_channel_write_noiseSS_12_im <= ((qr_givens_U0_noiseSS_12_im_full_n and ap_channel_done_noiseSS_12_im) or ap_sync_reg_channel_write_noiseSS_12_im);
    ap_sync_channel_write_noiseSS_12_re <= ((qr_givens_U0_noiseSS_12_re_full_n and ap_channel_done_noiseSS_12_re) or ap_sync_reg_channel_write_noiseSS_12_re);
    ap_sync_channel_write_noiseSS_13_im <= ((qr_givens_U0_noiseSS_13_im_full_n and ap_channel_done_noiseSS_13_im) or ap_sync_reg_channel_write_noiseSS_13_im);
    ap_sync_channel_write_noiseSS_13_re <= ((qr_givens_U0_noiseSS_13_re_full_n and ap_channel_done_noiseSS_13_re) or ap_sync_reg_channel_write_noiseSS_13_re);
    ap_sync_channel_write_noiseSS_14_im <= ((qr_givens_U0_noiseSS_14_im_full_n and ap_channel_done_noiseSS_14_im) or ap_sync_reg_channel_write_noiseSS_14_im);
    ap_sync_channel_write_noiseSS_14_re <= ((qr_givens_U0_noiseSS_14_re_full_n and ap_channel_done_noiseSS_14_re) or ap_sync_reg_channel_write_noiseSS_14_re);
    ap_sync_channel_write_noiseSS_15_im <= ((qr_givens_U0_noiseSS_15_im_full_n and ap_channel_done_noiseSS_15_im) or ap_sync_reg_channel_write_noiseSS_15_im);
    ap_sync_channel_write_noiseSS_15_re <= ((qr_givens_U0_noiseSS_15_re_full_n and ap_channel_done_noiseSS_15_re) or ap_sync_reg_channel_write_noiseSS_15_re);
    ap_sync_channel_write_noiseSS_16_im <= ((qr_givens_U0_noiseSS_16_im_full_n and ap_channel_done_noiseSS_16_im) or ap_sync_reg_channel_write_noiseSS_16_im);
    ap_sync_channel_write_noiseSS_16_re <= ((qr_givens_U0_noiseSS_16_re_full_n and ap_channel_done_noiseSS_16_re) or ap_sync_reg_channel_write_noiseSS_16_re);
    ap_sync_channel_write_noiseSS_17_im <= ((qr_givens_U0_noiseSS_17_im_full_n and ap_channel_done_noiseSS_17_im) or ap_sync_reg_channel_write_noiseSS_17_im);
    ap_sync_channel_write_noiseSS_17_re <= ((qr_givens_U0_noiseSS_17_re_full_n and ap_channel_done_noiseSS_17_re) or ap_sync_reg_channel_write_noiseSS_17_re);
    ap_sync_channel_write_noiseSS_18_im <= ((qr_givens_U0_noiseSS_18_im_full_n and ap_channel_done_noiseSS_18_im) or ap_sync_reg_channel_write_noiseSS_18_im);
    ap_sync_channel_write_noiseSS_18_re <= ((qr_givens_U0_noiseSS_18_re_full_n and ap_channel_done_noiseSS_18_re) or ap_sync_reg_channel_write_noiseSS_18_re);
    ap_sync_channel_write_noiseSS_19_im <= ((qr_givens_U0_noiseSS_19_im_full_n and ap_channel_done_noiseSS_19_im) or ap_sync_reg_channel_write_noiseSS_19_im);
    ap_sync_channel_write_noiseSS_19_re <= ((qr_givens_U0_noiseSS_19_re_full_n and ap_channel_done_noiseSS_19_re) or ap_sync_reg_channel_write_noiseSS_19_re);
    ap_sync_channel_write_noiseSS_1_im <= ((qr_givens_U0_noiseSS_1_im_full_n and ap_channel_done_noiseSS_1_im) or ap_sync_reg_channel_write_noiseSS_1_im);
    ap_sync_channel_write_noiseSS_1_re <= ((qr_givens_U0_noiseSS_1_re_full_n and ap_channel_done_noiseSS_1_re) or ap_sync_reg_channel_write_noiseSS_1_re);
    ap_sync_channel_write_noiseSS_20_im <= ((qr_givens_U0_noiseSS_20_im_full_n and ap_channel_done_noiseSS_20_im) or ap_sync_reg_channel_write_noiseSS_20_im);
    ap_sync_channel_write_noiseSS_20_re <= ((qr_givens_U0_noiseSS_20_re_full_n and ap_channel_done_noiseSS_20_re) or ap_sync_reg_channel_write_noiseSS_20_re);
    ap_sync_channel_write_noiseSS_21_im <= ((qr_givens_U0_noiseSS_21_im_full_n and ap_channel_done_noiseSS_21_im) or ap_sync_reg_channel_write_noiseSS_21_im);
    ap_sync_channel_write_noiseSS_21_re <= ((qr_givens_U0_noiseSS_21_re_full_n and ap_channel_done_noiseSS_21_re) or ap_sync_reg_channel_write_noiseSS_21_re);
    ap_sync_channel_write_noiseSS_22_im <= ((qr_givens_U0_noiseSS_22_im_full_n and ap_channel_done_noiseSS_22_im) or ap_sync_reg_channel_write_noiseSS_22_im);
    ap_sync_channel_write_noiseSS_22_re <= ((qr_givens_U0_noiseSS_22_re_full_n and ap_channel_done_noiseSS_22_re) or ap_sync_reg_channel_write_noiseSS_22_re);
    ap_sync_channel_write_noiseSS_23_im <= ((qr_givens_U0_noiseSS_23_im_full_n and ap_channel_done_noiseSS_23_im) or ap_sync_reg_channel_write_noiseSS_23_im);
    ap_sync_channel_write_noiseSS_23_re <= ((qr_givens_U0_noiseSS_23_re_full_n and ap_channel_done_noiseSS_23_re) or ap_sync_reg_channel_write_noiseSS_23_re);
    ap_sync_channel_write_noiseSS_24_im <= ((qr_givens_U0_noiseSS_24_im_full_n and ap_channel_done_noiseSS_24_im) or ap_sync_reg_channel_write_noiseSS_24_im);
    ap_sync_channel_write_noiseSS_24_re <= ((qr_givens_U0_noiseSS_24_re_full_n and ap_channel_done_noiseSS_24_re) or ap_sync_reg_channel_write_noiseSS_24_re);
    ap_sync_channel_write_noiseSS_25_im <= ((qr_givens_U0_noiseSS_25_im_full_n and ap_channel_done_noiseSS_25_im) or ap_sync_reg_channel_write_noiseSS_25_im);
    ap_sync_channel_write_noiseSS_25_re <= ((qr_givens_U0_noiseSS_25_re_full_n and ap_channel_done_noiseSS_25_re) or ap_sync_reg_channel_write_noiseSS_25_re);
    ap_sync_channel_write_noiseSS_26_im <= ((qr_givens_U0_noiseSS_26_im_full_n and ap_channel_done_noiseSS_26_im) or ap_sync_reg_channel_write_noiseSS_26_im);
    ap_sync_channel_write_noiseSS_26_re <= ((qr_givens_U0_noiseSS_26_re_full_n and ap_channel_done_noiseSS_26_re) or ap_sync_reg_channel_write_noiseSS_26_re);
    ap_sync_channel_write_noiseSS_27_im <= ((qr_givens_U0_noiseSS_27_im_full_n and ap_channel_done_noiseSS_27_im) or ap_sync_reg_channel_write_noiseSS_27_im);
    ap_sync_channel_write_noiseSS_27_re <= ((qr_givens_U0_noiseSS_27_re_full_n and ap_channel_done_noiseSS_27_re) or ap_sync_reg_channel_write_noiseSS_27_re);
    ap_sync_channel_write_noiseSS_28_im <= ((qr_givens_U0_noiseSS_28_im_full_n and ap_channel_done_noiseSS_28_im) or ap_sync_reg_channel_write_noiseSS_28_im);
    ap_sync_channel_write_noiseSS_28_re <= ((qr_givens_U0_noiseSS_28_re_full_n and ap_channel_done_noiseSS_28_re) or ap_sync_reg_channel_write_noiseSS_28_re);
    ap_sync_channel_write_noiseSS_29_im <= ((qr_givens_U0_noiseSS_29_im_full_n and ap_channel_done_noiseSS_29_im) or ap_sync_reg_channel_write_noiseSS_29_im);
    ap_sync_channel_write_noiseSS_29_re <= ((qr_givens_U0_noiseSS_29_re_full_n and ap_channel_done_noiseSS_29_re) or ap_sync_reg_channel_write_noiseSS_29_re);
    ap_sync_channel_write_noiseSS_2_im <= ((qr_givens_U0_noiseSS_2_im_full_n and ap_channel_done_noiseSS_2_im) or ap_sync_reg_channel_write_noiseSS_2_im);
    ap_sync_channel_write_noiseSS_2_re <= ((qr_givens_U0_noiseSS_2_re_full_n and ap_channel_done_noiseSS_2_re) or ap_sync_reg_channel_write_noiseSS_2_re);
    ap_sync_channel_write_noiseSS_30_im <= ((qr_givens_U0_noiseSS_30_im_full_n and ap_channel_done_noiseSS_30_im) or ap_sync_reg_channel_write_noiseSS_30_im);
    ap_sync_channel_write_noiseSS_30_re <= ((qr_givens_U0_noiseSS_30_re_full_n and ap_channel_done_noiseSS_30_re) or ap_sync_reg_channel_write_noiseSS_30_re);
    ap_sync_channel_write_noiseSS_31_im <= ((qr_givens_U0_noiseSS_31_im_full_n and ap_channel_done_noiseSS_31_im) or ap_sync_reg_channel_write_noiseSS_31_im);
    ap_sync_channel_write_noiseSS_31_re <= ((qr_givens_U0_noiseSS_31_re_full_n and ap_channel_done_noiseSS_31_re) or ap_sync_reg_channel_write_noiseSS_31_re);
    ap_sync_channel_write_noiseSS_32_im <= ((qr_givens_U0_noiseSS_32_im_full_n and ap_channel_done_noiseSS_32_im) or ap_sync_reg_channel_write_noiseSS_32_im);
    ap_sync_channel_write_noiseSS_32_re <= ((qr_givens_U0_noiseSS_32_re_full_n and ap_channel_done_noiseSS_32_re) or ap_sync_reg_channel_write_noiseSS_32_re);
    ap_sync_channel_write_noiseSS_33_im <= ((qr_givens_U0_noiseSS_33_im_full_n and ap_channel_done_noiseSS_33_im) or ap_sync_reg_channel_write_noiseSS_33_im);
    ap_sync_channel_write_noiseSS_33_re <= ((qr_givens_U0_noiseSS_33_re_full_n and ap_channel_done_noiseSS_33_re) or ap_sync_reg_channel_write_noiseSS_33_re);
    ap_sync_channel_write_noiseSS_34_im <= ((qr_givens_U0_noiseSS_34_im_full_n and ap_channel_done_noiseSS_34_im) or ap_sync_reg_channel_write_noiseSS_34_im);
    ap_sync_channel_write_noiseSS_34_re <= ((qr_givens_U0_noiseSS_34_re_full_n and ap_channel_done_noiseSS_34_re) or ap_sync_reg_channel_write_noiseSS_34_re);
    ap_sync_channel_write_noiseSS_35_im <= ((qr_givens_U0_noiseSS_35_im_full_n and ap_channel_done_noiseSS_35_im) or ap_sync_reg_channel_write_noiseSS_35_im);
    ap_sync_channel_write_noiseSS_35_re <= ((qr_givens_U0_noiseSS_35_re_full_n and ap_channel_done_noiseSS_35_re) or ap_sync_reg_channel_write_noiseSS_35_re);
    ap_sync_channel_write_noiseSS_36_im <= ((qr_givens_U0_noiseSS_36_im_full_n and ap_channel_done_noiseSS_36_im) or ap_sync_reg_channel_write_noiseSS_36_im);
    ap_sync_channel_write_noiseSS_36_re <= ((qr_givens_U0_noiseSS_36_re_full_n and ap_channel_done_noiseSS_36_re) or ap_sync_reg_channel_write_noiseSS_36_re);
    ap_sync_channel_write_noiseSS_37_im <= ((qr_givens_U0_noiseSS_37_im_full_n and ap_channel_done_noiseSS_37_im) or ap_sync_reg_channel_write_noiseSS_37_im);
    ap_sync_channel_write_noiseSS_37_re <= ((qr_givens_U0_noiseSS_37_re_full_n and ap_channel_done_noiseSS_37_re) or ap_sync_reg_channel_write_noiseSS_37_re);
    ap_sync_channel_write_noiseSS_38_im <= ((qr_givens_U0_noiseSS_38_im_full_n and ap_channel_done_noiseSS_38_im) or ap_sync_reg_channel_write_noiseSS_38_im);
    ap_sync_channel_write_noiseSS_38_re <= ((qr_givens_U0_noiseSS_38_re_full_n and ap_channel_done_noiseSS_38_re) or ap_sync_reg_channel_write_noiseSS_38_re);
    ap_sync_channel_write_noiseSS_39_im <= ((qr_givens_U0_noiseSS_39_im_full_n and ap_channel_done_noiseSS_39_im) or ap_sync_reg_channel_write_noiseSS_39_im);
    ap_sync_channel_write_noiseSS_39_re <= ((qr_givens_U0_noiseSS_39_re_full_n and ap_channel_done_noiseSS_39_re) or ap_sync_reg_channel_write_noiseSS_39_re);
    ap_sync_channel_write_noiseSS_3_im <= ((qr_givens_U0_noiseSS_3_im_full_n and ap_channel_done_noiseSS_3_im) or ap_sync_reg_channel_write_noiseSS_3_im);
    ap_sync_channel_write_noiseSS_3_re <= ((qr_givens_U0_noiseSS_3_re_full_n and ap_channel_done_noiseSS_3_re) or ap_sync_reg_channel_write_noiseSS_3_re);
    ap_sync_channel_write_noiseSS_40_im <= ((qr_givens_U0_noiseSS_40_im_full_n and ap_channel_done_noiseSS_40_im) or ap_sync_reg_channel_write_noiseSS_40_im);
    ap_sync_channel_write_noiseSS_40_re <= ((qr_givens_U0_noiseSS_40_re_full_n and ap_channel_done_noiseSS_40_re) or ap_sync_reg_channel_write_noiseSS_40_re);
    ap_sync_channel_write_noiseSS_41_im <= ((qr_givens_U0_noiseSS_41_im_full_n and ap_channel_done_noiseSS_41_im) or ap_sync_reg_channel_write_noiseSS_41_im);
    ap_sync_channel_write_noiseSS_41_re <= ((qr_givens_U0_noiseSS_41_re_full_n and ap_channel_done_noiseSS_41_re) or ap_sync_reg_channel_write_noiseSS_41_re);
    ap_sync_channel_write_noiseSS_42_im <= ((qr_givens_U0_noiseSS_42_im_full_n and ap_channel_done_noiseSS_42_im) or ap_sync_reg_channel_write_noiseSS_42_im);
    ap_sync_channel_write_noiseSS_42_re <= ((qr_givens_U0_noiseSS_42_re_full_n and ap_channel_done_noiseSS_42_re) or ap_sync_reg_channel_write_noiseSS_42_re);
    ap_sync_channel_write_noiseSS_43_im <= ((qr_givens_U0_noiseSS_43_im_full_n and ap_channel_done_noiseSS_43_im) or ap_sync_reg_channel_write_noiseSS_43_im);
    ap_sync_channel_write_noiseSS_43_re <= ((qr_givens_U0_noiseSS_43_re_full_n and ap_channel_done_noiseSS_43_re) or ap_sync_reg_channel_write_noiseSS_43_re);
    ap_sync_channel_write_noiseSS_44_im <= ((qr_givens_U0_noiseSS_44_im_full_n and ap_channel_done_noiseSS_44_im) or ap_sync_reg_channel_write_noiseSS_44_im);
    ap_sync_channel_write_noiseSS_44_re <= ((qr_givens_U0_noiseSS_44_re_full_n and ap_channel_done_noiseSS_44_re) or ap_sync_reg_channel_write_noiseSS_44_re);
    ap_sync_channel_write_noiseSS_45_im <= ((qr_givens_U0_noiseSS_45_im_full_n and ap_channel_done_noiseSS_45_im) or ap_sync_reg_channel_write_noiseSS_45_im);
    ap_sync_channel_write_noiseSS_45_re <= ((qr_givens_U0_noiseSS_45_re_full_n and ap_channel_done_noiseSS_45_re) or ap_sync_reg_channel_write_noiseSS_45_re);
    ap_sync_channel_write_noiseSS_46_im <= ((qr_givens_U0_noiseSS_46_im_full_n and ap_channel_done_noiseSS_46_im) or ap_sync_reg_channel_write_noiseSS_46_im);
    ap_sync_channel_write_noiseSS_46_re <= ((qr_givens_U0_noiseSS_46_re_full_n and ap_channel_done_noiseSS_46_re) or ap_sync_reg_channel_write_noiseSS_46_re);
    ap_sync_channel_write_noiseSS_47_im <= ((qr_givens_U0_noiseSS_47_im_full_n and ap_channel_done_noiseSS_47_im) or ap_sync_reg_channel_write_noiseSS_47_im);
    ap_sync_channel_write_noiseSS_47_re <= ((qr_givens_U0_noiseSS_47_re_full_n and ap_channel_done_noiseSS_47_re) or ap_sync_reg_channel_write_noiseSS_47_re);
    ap_sync_channel_write_noiseSS_48_im <= ((qr_givens_U0_noiseSS_48_im_full_n and ap_channel_done_noiseSS_48_im) or ap_sync_reg_channel_write_noiseSS_48_im);
    ap_sync_channel_write_noiseSS_48_re <= ((qr_givens_U0_noiseSS_48_re_full_n and ap_channel_done_noiseSS_48_re) or ap_sync_reg_channel_write_noiseSS_48_re);
    ap_sync_channel_write_noiseSS_49_im <= ((qr_givens_U0_noiseSS_49_im_full_n and ap_channel_done_noiseSS_49_im) or ap_sync_reg_channel_write_noiseSS_49_im);
    ap_sync_channel_write_noiseSS_49_re <= ((qr_givens_U0_noiseSS_49_re_full_n and ap_channel_done_noiseSS_49_re) or ap_sync_reg_channel_write_noiseSS_49_re);
    ap_sync_channel_write_noiseSS_4_im <= ((qr_givens_U0_noiseSS_4_im_full_n and ap_channel_done_noiseSS_4_im) or ap_sync_reg_channel_write_noiseSS_4_im);
    ap_sync_channel_write_noiseSS_4_re <= ((qr_givens_U0_noiseSS_4_re_full_n and ap_channel_done_noiseSS_4_re) or ap_sync_reg_channel_write_noiseSS_4_re);
    ap_sync_channel_write_noiseSS_50_im <= ((qr_givens_U0_noiseSS_50_im_full_n and ap_channel_done_noiseSS_50_im) or ap_sync_reg_channel_write_noiseSS_50_im);
    ap_sync_channel_write_noiseSS_50_re <= ((qr_givens_U0_noiseSS_50_re_full_n and ap_channel_done_noiseSS_50_re) or ap_sync_reg_channel_write_noiseSS_50_re);
    ap_sync_channel_write_noiseSS_51_im <= ((qr_givens_U0_noiseSS_51_im_full_n and ap_channel_done_noiseSS_51_im) or ap_sync_reg_channel_write_noiseSS_51_im);
    ap_sync_channel_write_noiseSS_51_re <= ((qr_givens_U0_noiseSS_51_re_full_n and ap_channel_done_noiseSS_51_re) or ap_sync_reg_channel_write_noiseSS_51_re);
    ap_sync_channel_write_noiseSS_52_im <= ((qr_givens_U0_noiseSS_52_im_full_n and ap_channel_done_noiseSS_52_im) or ap_sync_reg_channel_write_noiseSS_52_im);
    ap_sync_channel_write_noiseSS_52_re <= ((qr_givens_U0_noiseSS_52_re_full_n and ap_channel_done_noiseSS_52_re) or ap_sync_reg_channel_write_noiseSS_52_re);
    ap_sync_channel_write_noiseSS_53_im <= ((qr_givens_U0_noiseSS_53_im_full_n and ap_channel_done_noiseSS_53_im) or ap_sync_reg_channel_write_noiseSS_53_im);
    ap_sync_channel_write_noiseSS_53_re <= ((qr_givens_U0_noiseSS_53_re_full_n and ap_channel_done_noiseSS_53_re) or ap_sync_reg_channel_write_noiseSS_53_re);
    ap_sync_channel_write_noiseSS_54_im <= ((qr_givens_U0_noiseSS_54_im_full_n and ap_channel_done_noiseSS_54_im) or ap_sync_reg_channel_write_noiseSS_54_im);
    ap_sync_channel_write_noiseSS_54_re <= ((qr_givens_U0_noiseSS_54_re_full_n and ap_channel_done_noiseSS_54_re) or ap_sync_reg_channel_write_noiseSS_54_re);
    ap_sync_channel_write_noiseSS_55_im <= ((qr_givens_U0_noiseSS_55_im_full_n and ap_channel_done_noiseSS_55_im) or ap_sync_reg_channel_write_noiseSS_55_im);
    ap_sync_channel_write_noiseSS_55_re <= ((qr_givens_U0_noiseSS_55_re_full_n and ap_channel_done_noiseSS_55_re) or ap_sync_reg_channel_write_noiseSS_55_re);
    ap_sync_channel_write_noiseSS_56_im <= ((qr_givens_U0_noiseSS_56_im_full_n and ap_channel_done_noiseSS_56_im) or ap_sync_reg_channel_write_noiseSS_56_im);
    ap_sync_channel_write_noiseSS_56_re <= ((qr_givens_U0_noiseSS_56_re_full_n and ap_channel_done_noiseSS_56_re) or ap_sync_reg_channel_write_noiseSS_56_re);
    ap_sync_channel_write_noiseSS_57_im <= ((qr_givens_U0_noiseSS_57_im_full_n and ap_channel_done_noiseSS_57_im) or ap_sync_reg_channel_write_noiseSS_57_im);
    ap_sync_channel_write_noiseSS_57_re <= ((qr_givens_U0_noiseSS_57_re_full_n and ap_channel_done_noiseSS_57_re) or ap_sync_reg_channel_write_noiseSS_57_re);
    ap_sync_channel_write_noiseSS_58_im <= ((qr_givens_U0_noiseSS_58_im_full_n and ap_channel_done_noiseSS_58_im) or ap_sync_reg_channel_write_noiseSS_58_im);
    ap_sync_channel_write_noiseSS_58_re <= ((qr_givens_U0_noiseSS_58_re_full_n and ap_channel_done_noiseSS_58_re) or ap_sync_reg_channel_write_noiseSS_58_re);
    ap_sync_channel_write_noiseSS_59_im <= ((qr_givens_U0_noiseSS_59_im_full_n and ap_channel_done_noiseSS_59_im) or ap_sync_reg_channel_write_noiseSS_59_im);
    ap_sync_channel_write_noiseSS_59_re <= ((qr_givens_U0_noiseSS_59_re_full_n and ap_channel_done_noiseSS_59_re) or ap_sync_reg_channel_write_noiseSS_59_re);
    ap_sync_channel_write_noiseSS_5_im <= ((qr_givens_U0_noiseSS_5_im_full_n and ap_channel_done_noiseSS_5_im) or ap_sync_reg_channel_write_noiseSS_5_im);
    ap_sync_channel_write_noiseSS_5_re <= ((qr_givens_U0_noiseSS_5_re_full_n and ap_channel_done_noiseSS_5_re) or ap_sync_reg_channel_write_noiseSS_5_re);
    ap_sync_channel_write_noiseSS_60_im <= ((qr_givens_U0_noiseSS_60_im_full_n and ap_channel_done_noiseSS_60_im) or ap_sync_reg_channel_write_noiseSS_60_im);
    ap_sync_channel_write_noiseSS_60_re <= ((qr_givens_U0_noiseSS_60_re_full_n and ap_channel_done_noiseSS_60_re) or ap_sync_reg_channel_write_noiseSS_60_re);
    ap_sync_channel_write_noiseSS_61_im <= ((qr_givens_U0_noiseSS_61_im_full_n and ap_channel_done_noiseSS_61_im) or ap_sync_reg_channel_write_noiseSS_61_im);
    ap_sync_channel_write_noiseSS_61_re <= ((qr_givens_U0_noiseSS_61_re_full_n and ap_channel_done_noiseSS_61_re) or ap_sync_reg_channel_write_noiseSS_61_re);
    ap_sync_channel_write_noiseSS_62_im <= ((qr_givens_U0_noiseSS_62_im_full_n and ap_channel_done_noiseSS_62_im) or ap_sync_reg_channel_write_noiseSS_62_im);
    ap_sync_channel_write_noiseSS_62_re <= ((qr_givens_U0_noiseSS_62_re_full_n and ap_channel_done_noiseSS_62_re) or ap_sync_reg_channel_write_noiseSS_62_re);
    ap_sync_channel_write_noiseSS_63_im <= ((qr_givens_U0_noiseSS_63_im_full_n and ap_channel_done_noiseSS_63_im) or ap_sync_reg_channel_write_noiseSS_63_im);
    ap_sync_channel_write_noiseSS_63_re <= ((qr_givens_U0_noiseSS_63_re_full_n and ap_channel_done_noiseSS_63_re) or ap_sync_reg_channel_write_noiseSS_63_re);
    ap_sync_channel_write_noiseSS_64_im <= ((qr_givens_U0_noiseSS_64_im_full_n and ap_channel_done_noiseSS_64_im) or ap_sync_reg_channel_write_noiseSS_64_im);
    ap_sync_channel_write_noiseSS_64_re <= ((qr_givens_U0_noiseSS_64_re_full_n and ap_channel_done_noiseSS_64_re) or ap_sync_reg_channel_write_noiseSS_64_re);
    ap_sync_channel_write_noiseSS_65_im <= ((qr_givens_U0_noiseSS_65_im_full_n and ap_channel_done_noiseSS_65_im) or ap_sync_reg_channel_write_noiseSS_65_im);
    ap_sync_channel_write_noiseSS_65_re <= ((qr_givens_U0_noiseSS_65_re_full_n and ap_channel_done_noiseSS_65_re) or ap_sync_reg_channel_write_noiseSS_65_re);
    ap_sync_channel_write_noiseSS_66_im <= ((qr_givens_U0_noiseSS_66_im_full_n and ap_channel_done_noiseSS_66_im) or ap_sync_reg_channel_write_noiseSS_66_im);
    ap_sync_channel_write_noiseSS_66_re <= ((qr_givens_U0_noiseSS_66_re_full_n and ap_channel_done_noiseSS_66_re) or ap_sync_reg_channel_write_noiseSS_66_re);
    ap_sync_channel_write_noiseSS_67_im <= ((qr_givens_U0_noiseSS_67_im_full_n and ap_channel_done_noiseSS_67_im) or ap_sync_reg_channel_write_noiseSS_67_im);
    ap_sync_channel_write_noiseSS_67_re <= ((qr_givens_U0_noiseSS_67_re_full_n and ap_channel_done_noiseSS_67_re) or ap_sync_reg_channel_write_noiseSS_67_re);
    ap_sync_channel_write_noiseSS_68_im <= ((qr_givens_U0_noiseSS_68_im_full_n and ap_channel_done_noiseSS_68_im) or ap_sync_reg_channel_write_noiseSS_68_im);
    ap_sync_channel_write_noiseSS_68_re <= ((qr_givens_U0_noiseSS_68_re_full_n and ap_channel_done_noiseSS_68_re) or ap_sync_reg_channel_write_noiseSS_68_re);
    ap_sync_channel_write_noiseSS_69_im <= ((qr_givens_U0_noiseSS_69_im_full_n and ap_channel_done_noiseSS_69_im) or ap_sync_reg_channel_write_noiseSS_69_im);
    ap_sync_channel_write_noiseSS_69_re <= ((qr_givens_U0_noiseSS_69_re_full_n and ap_channel_done_noiseSS_69_re) or ap_sync_reg_channel_write_noiseSS_69_re);
    ap_sync_channel_write_noiseSS_6_im <= ((qr_givens_U0_noiseSS_6_im_full_n and ap_channel_done_noiseSS_6_im) or ap_sync_reg_channel_write_noiseSS_6_im);
    ap_sync_channel_write_noiseSS_6_re <= ((qr_givens_U0_noiseSS_6_re_full_n and ap_channel_done_noiseSS_6_re) or ap_sync_reg_channel_write_noiseSS_6_re);
    ap_sync_channel_write_noiseSS_70_im <= ((qr_givens_U0_noiseSS_70_im_full_n and ap_channel_done_noiseSS_70_im) or ap_sync_reg_channel_write_noiseSS_70_im);
    ap_sync_channel_write_noiseSS_70_re <= ((qr_givens_U0_noiseSS_70_re_full_n and ap_channel_done_noiseSS_70_re) or ap_sync_reg_channel_write_noiseSS_70_re);
    ap_sync_channel_write_noiseSS_71_im <= ((qr_givens_U0_noiseSS_71_im_full_n and ap_channel_done_noiseSS_71_im) or ap_sync_reg_channel_write_noiseSS_71_im);
    ap_sync_channel_write_noiseSS_71_re <= ((qr_givens_U0_noiseSS_71_re_full_n and ap_channel_done_noiseSS_71_re) or ap_sync_reg_channel_write_noiseSS_71_re);
    ap_sync_channel_write_noiseSS_72_im <= ((qr_givens_U0_noiseSS_72_im_full_n and ap_channel_done_noiseSS_72_im) or ap_sync_reg_channel_write_noiseSS_72_im);
    ap_sync_channel_write_noiseSS_72_re <= ((qr_givens_U0_noiseSS_72_re_full_n and ap_channel_done_noiseSS_72_re) or ap_sync_reg_channel_write_noiseSS_72_re);
    ap_sync_channel_write_noiseSS_73_im <= ((qr_givens_U0_noiseSS_73_im_full_n and ap_channel_done_noiseSS_73_im) or ap_sync_reg_channel_write_noiseSS_73_im);
    ap_sync_channel_write_noiseSS_73_re <= ((qr_givens_U0_noiseSS_73_re_full_n and ap_channel_done_noiseSS_73_re) or ap_sync_reg_channel_write_noiseSS_73_re);
    ap_sync_channel_write_noiseSS_74_im <= ((qr_givens_U0_noiseSS_74_im_full_n and ap_channel_done_noiseSS_74_im) or ap_sync_reg_channel_write_noiseSS_74_im);
    ap_sync_channel_write_noiseSS_74_re <= ((qr_givens_U0_noiseSS_74_re_full_n and ap_channel_done_noiseSS_74_re) or ap_sync_reg_channel_write_noiseSS_74_re);
    ap_sync_channel_write_noiseSS_75_im <= ((qr_givens_U0_noiseSS_75_im_full_n and ap_channel_done_noiseSS_75_im) or ap_sync_reg_channel_write_noiseSS_75_im);
    ap_sync_channel_write_noiseSS_75_re <= ((qr_givens_U0_noiseSS_75_re_full_n and ap_channel_done_noiseSS_75_re) or ap_sync_reg_channel_write_noiseSS_75_re);
    ap_sync_channel_write_noiseSS_76_im <= ((qr_givens_U0_noiseSS_76_im_full_n and ap_channel_done_noiseSS_76_im) or ap_sync_reg_channel_write_noiseSS_76_im);
    ap_sync_channel_write_noiseSS_76_re <= ((qr_givens_U0_noiseSS_76_re_full_n and ap_channel_done_noiseSS_76_re) or ap_sync_reg_channel_write_noiseSS_76_re);
    ap_sync_channel_write_noiseSS_77_im <= ((qr_givens_U0_noiseSS_77_im_full_n and ap_channel_done_noiseSS_77_im) or ap_sync_reg_channel_write_noiseSS_77_im);
    ap_sync_channel_write_noiseSS_77_re <= ((qr_givens_U0_noiseSS_77_re_full_n and ap_channel_done_noiseSS_77_re) or ap_sync_reg_channel_write_noiseSS_77_re);
    ap_sync_channel_write_noiseSS_78_im <= ((qr_givens_U0_noiseSS_78_im_full_n and ap_channel_done_noiseSS_78_im) or ap_sync_reg_channel_write_noiseSS_78_im);
    ap_sync_channel_write_noiseSS_78_re <= ((qr_givens_U0_noiseSS_78_re_full_n and ap_channel_done_noiseSS_78_re) or ap_sync_reg_channel_write_noiseSS_78_re);
    ap_sync_channel_write_noiseSS_79_im <= ((qr_givens_U0_noiseSS_79_im_full_n and ap_channel_done_noiseSS_79_im) or ap_sync_reg_channel_write_noiseSS_79_im);
    ap_sync_channel_write_noiseSS_79_re <= ((qr_givens_U0_noiseSS_79_re_full_n and ap_channel_done_noiseSS_79_re) or ap_sync_reg_channel_write_noiseSS_79_re);
    ap_sync_channel_write_noiseSS_7_im <= ((qr_givens_U0_noiseSS_7_im_full_n and ap_channel_done_noiseSS_7_im) or ap_sync_reg_channel_write_noiseSS_7_im);
    ap_sync_channel_write_noiseSS_7_re <= ((qr_givens_U0_noiseSS_7_re_full_n and ap_channel_done_noiseSS_7_re) or ap_sync_reg_channel_write_noiseSS_7_re);
    ap_sync_channel_write_noiseSS_80_im <= ((qr_givens_U0_noiseSS_80_im_full_n and ap_channel_done_noiseSS_80_im) or ap_sync_reg_channel_write_noiseSS_80_im);
    ap_sync_channel_write_noiseSS_80_re <= ((qr_givens_U0_noiseSS_80_re_full_n and ap_channel_done_noiseSS_80_re) or ap_sync_reg_channel_write_noiseSS_80_re);
    ap_sync_channel_write_noiseSS_81_im <= ((qr_givens_U0_noiseSS_81_im_full_n and ap_channel_done_noiseSS_81_im) or ap_sync_reg_channel_write_noiseSS_81_im);
    ap_sync_channel_write_noiseSS_81_re <= ((qr_givens_U0_noiseSS_81_re_full_n and ap_channel_done_noiseSS_81_re) or ap_sync_reg_channel_write_noiseSS_81_re);
    ap_sync_channel_write_noiseSS_82_im <= ((qr_givens_U0_noiseSS_82_im_full_n and ap_channel_done_noiseSS_82_im) or ap_sync_reg_channel_write_noiseSS_82_im);
    ap_sync_channel_write_noiseSS_82_re <= ((qr_givens_U0_noiseSS_82_re_full_n and ap_channel_done_noiseSS_82_re) or ap_sync_reg_channel_write_noiseSS_82_re);
    ap_sync_channel_write_noiseSS_83_im <= ((qr_givens_U0_noiseSS_83_im_full_n and ap_channel_done_noiseSS_83_im) or ap_sync_reg_channel_write_noiseSS_83_im);
    ap_sync_channel_write_noiseSS_83_re <= ((qr_givens_U0_noiseSS_83_re_full_n and ap_channel_done_noiseSS_83_re) or ap_sync_reg_channel_write_noiseSS_83_re);
    ap_sync_channel_write_noiseSS_84_im <= ((qr_givens_U0_noiseSS_84_im_full_n and ap_channel_done_noiseSS_84_im) or ap_sync_reg_channel_write_noiseSS_84_im);
    ap_sync_channel_write_noiseSS_84_re <= ((qr_givens_U0_noiseSS_84_re_full_n and ap_channel_done_noiseSS_84_re) or ap_sync_reg_channel_write_noiseSS_84_re);
    ap_sync_channel_write_noiseSS_85_im <= ((qr_givens_U0_noiseSS_85_im_full_n and ap_channel_done_noiseSS_85_im) or ap_sync_reg_channel_write_noiseSS_85_im);
    ap_sync_channel_write_noiseSS_85_re <= ((qr_givens_U0_noiseSS_85_re_full_n and ap_channel_done_noiseSS_85_re) or ap_sync_reg_channel_write_noiseSS_85_re);
    ap_sync_channel_write_noiseSS_86_im <= ((qr_givens_U0_noiseSS_86_im_full_n and ap_channel_done_noiseSS_86_im) or ap_sync_reg_channel_write_noiseSS_86_im);
    ap_sync_channel_write_noiseSS_86_re <= ((qr_givens_U0_noiseSS_86_re_full_n and ap_channel_done_noiseSS_86_re) or ap_sync_reg_channel_write_noiseSS_86_re);
    ap_sync_channel_write_noiseSS_87_im <= ((qr_givens_U0_noiseSS_87_im_full_n and ap_channel_done_noiseSS_87_im) or ap_sync_reg_channel_write_noiseSS_87_im);
    ap_sync_channel_write_noiseSS_87_re <= ((qr_givens_U0_noiseSS_87_re_full_n and ap_channel_done_noiseSS_87_re) or ap_sync_reg_channel_write_noiseSS_87_re);
    ap_sync_channel_write_noiseSS_88_im <= ((qr_givens_U0_noiseSS_88_im_full_n and ap_channel_done_noiseSS_88_im) or ap_sync_reg_channel_write_noiseSS_88_im);
    ap_sync_channel_write_noiseSS_88_re <= ((qr_givens_U0_noiseSS_88_re_full_n and ap_channel_done_noiseSS_88_re) or ap_sync_reg_channel_write_noiseSS_88_re);
    ap_sync_channel_write_noiseSS_89_im <= ((qr_givens_U0_noiseSS_89_im_full_n and ap_channel_done_noiseSS_89_im) or ap_sync_reg_channel_write_noiseSS_89_im);
    ap_sync_channel_write_noiseSS_89_re <= ((qr_givens_U0_noiseSS_89_re_full_n and ap_channel_done_noiseSS_89_re) or ap_sync_reg_channel_write_noiseSS_89_re);
    ap_sync_channel_write_noiseSS_8_im <= ((qr_givens_U0_noiseSS_8_im_full_n and ap_channel_done_noiseSS_8_im) or ap_sync_reg_channel_write_noiseSS_8_im);
    ap_sync_channel_write_noiseSS_8_re <= ((qr_givens_U0_noiseSS_8_re_full_n and ap_channel_done_noiseSS_8_re) or ap_sync_reg_channel_write_noiseSS_8_re);
    ap_sync_channel_write_noiseSS_90_im <= ((qr_givens_U0_noiseSS_90_im_full_n and ap_channel_done_noiseSS_90_im) or ap_sync_reg_channel_write_noiseSS_90_im);
    ap_sync_channel_write_noiseSS_90_re <= ((qr_givens_U0_noiseSS_90_re_full_n and ap_channel_done_noiseSS_90_re) or ap_sync_reg_channel_write_noiseSS_90_re);
    ap_sync_channel_write_noiseSS_91_im <= ((qr_givens_U0_noiseSS_91_im_full_n and ap_channel_done_noiseSS_91_im) or ap_sync_reg_channel_write_noiseSS_91_im);
    ap_sync_channel_write_noiseSS_91_re <= ((qr_givens_U0_noiseSS_91_re_full_n and ap_channel_done_noiseSS_91_re) or ap_sync_reg_channel_write_noiseSS_91_re);
    ap_sync_channel_write_noiseSS_92_im <= ((qr_givens_U0_noiseSS_92_im_full_n and ap_channel_done_noiseSS_92_im) or ap_sync_reg_channel_write_noiseSS_92_im);
    ap_sync_channel_write_noiseSS_92_re <= ((qr_givens_U0_noiseSS_92_re_full_n and ap_channel_done_noiseSS_92_re) or ap_sync_reg_channel_write_noiseSS_92_re);
    ap_sync_channel_write_noiseSS_93_im <= ((qr_givens_U0_noiseSS_93_im_full_n and ap_channel_done_noiseSS_93_im) or ap_sync_reg_channel_write_noiseSS_93_im);
    ap_sync_channel_write_noiseSS_93_re <= ((qr_givens_U0_noiseSS_93_re_full_n and ap_channel_done_noiseSS_93_re) or ap_sync_reg_channel_write_noiseSS_93_re);
    ap_sync_channel_write_noiseSS_94_im <= ((qr_givens_U0_noiseSS_94_im_full_n and ap_channel_done_noiseSS_94_im) or ap_sync_reg_channel_write_noiseSS_94_im);
    ap_sync_channel_write_noiseSS_94_re <= ((qr_givens_U0_noiseSS_94_re_full_n and ap_channel_done_noiseSS_94_re) or ap_sync_reg_channel_write_noiseSS_94_re);
    ap_sync_channel_write_noiseSS_95_im <= ((qr_givens_U0_noiseSS_95_im_full_n and ap_channel_done_noiseSS_95_im) or ap_sync_reg_channel_write_noiseSS_95_im);
    ap_sync_channel_write_noiseSS_95_re <= ((qr_givens_U0_noiseSS_95_re_full_n and ap_channel_done_noiseSS_95_re) or ap_sync_reg_channel_write_noiseSS_95_re);
    ap_sync_channel_write_noiseSS_96_im <= ((qr_givens_U0_noiseSS_96_im_full_n and ap_channel_done_noiseSS_96_im) or ap_sync_reg_channel_write_noiseSS_96_im);
    ap_sync_channel_write_noiseSS_96_re <= ((qr_givens_U0_noiseSS_96_re_full_n and ap_channel_done_noiseSS_96_re) or ap_sync_reg_channel_write_noiseSS_96_re);
    ap_sync_channel_write_noiseSS_97_im <= ((qr_givens_U0_noiseSS_97_im_full_n and ap_channel_done_noiseSS_97_im) or ap_sync_reg_channel_write_noiseSS_97_im);
    ap_sync_channel_write_noiseSS_97_re <= ((qr_givens_U0_noiseSS_97_re_full_n and ap_channel_done_noiseSS_97_re) or ap_sync_reg_channel_write_noiseSS_97_re);
    ap_sync_channel_write_noiseSS_98_im <= ((qr_givens_U0_noiseSS_98_im_full_n and ap_channel_done_noiseSS_98_im) or ap_sync_reg_channel_write_noiseSS_98_im);
    ap_sync_channel_write_noiseSS_98_re <= ((qr_givens_U0_noiseSS_98_re_full_n and ap_channel_done_noiseSS_98_re) or ap_sync_reg_channel_write_noiseSS_98_re);
    ap_sync_channel_write_noiseSS_99_im <= ((qr_givens_U0_noiseSS_99_im_full_n and ap_channel_done_noiseSS_99_im) or ap_sync_reg_channel_write_noiseSS_99_im);
    ap_sync_channel_write_noiseSS_99_re <= ((qr_givens_U0_noiseSS_99_re_full_n and ap_channel_done_noiseSS_99_re) or ap_sync_reg_channel_write_noiseSS_99_re);
    ap_sync_channel_write_noiseSS_9_im <= ((qr_givens_U0_noiseSS_9_im_full_n and ap_channel_done_noiseSS_9_im) or ap_sync_reg_channel_write_noiseSS_9_im);
    ap_sync_channel_write_noiseSS_9_re <= ((qr_givens_U0_noiseSS_9_re_full_n and ap_channel_done_noiseSS_9_re) or ap_sync_reg_channel_write_noiseSS_9_re);
    ap_sync_continue <= ap_const_logic_0;
    inMAT_im_t_d1 <= ap_const_lv64_0;
    inMAT_im_t_we1 <= ap_const_logic_0;
    inMAT_re_t_d1 <= ap_const_lv64_0;
    inMAT_re_t_we1 <= ap_const_logic_0;
    in_r_TREADY <= inputdatamover_U0_in_r_TREADY;
    inputdatamover_U0_ap_continue <= (ap_sync_channel_write_inMAT_re and ap_sync_channel_write_inMAT_im);
    inputdatamover_U0_ap_start <= ap_const_logic_1;
    inputdatamover_U0_out_strm_im_full_n <= inMAT_im_i_full_n;
    inputdatamover_U0_out_strm_re_full_n <= inMAT_re_i_full_n;
    inputdatamover_U0_start_full_n <= ap_const_logic_1;
    inputdatamover_U0_start_write <= ap_const_logic_0;
    out_r_TDATA <= MSG_U0_out_r_TDATA;
    out_r_TLAST <= MSG_U0_out_r_TLAST;
    out_r_TVALID <= MSG_U0_out_r_TVALID;
    qr_givens_U0_ap_continue <= (ap_sync_channel_write_noiseSS_9_re and ap_sync_channel_write_noiseSS_9_im and ap_sync_channel_write_noiseSS_99_re and ap_sync_channel_write_noiseSS_99_im and ap_sync_channel_write_noiseSS_98_re and ap_sync_channel_write_noiseSS_98_im and ap_sync_channel_write_noiseSS_97_re and ap_sync_channel_write_noiseSS_97_im and ap_sync_channel_write_noiseSS_96_re and ap_sync_channel_write_noiseSS_96_im and ap_sync_channel_write_noiseSS_95_re and ap_sync_channel_write_noiseSS_95_im and ap_sync_channel_write_noiseSS_94_re and ap_sync_channel_write_noiseSS_94_im and ap_sync_channel_write_noiseSS_93_re and ap_sync_channel_write_noiseSS_93_im and ap_sync_channel_write_noiseSS_92_re and ap_sync_channel_write_noiseSS_92_im and ap_sync_channel_write_noiseSS_91_re and ap_sync_channel_write_noiseSS_91_im and ap_sync_channel_write_noiseSS_90_re and ap_sync_channel_write_noiseSS_90_im and ap_sync_channel_write_noiseSS_8_re and ap_sync_channel_write_noiseSS_8_im and ap_sync_channel_write_noiseSS_89_re and ap_sync_channel_write_noiseSS_89_im and ap_sync_channel_write_noiseSS_88_re and ap_sync_channel_write_noiseSS_88_im and ap_sync_channel_write_noiseSS_87_re and ap_sync_channel_write_noiseSS_87_im and ap_sync_channel_write_noiseSS_86_re and ap_sync_channel_write_noiseSS_86_im and ap_sync_channel_write_noiseSS_85_re and ap_sync_channel_write_noiseSS_85_im and ap_sync_channel_write_noiseSS_84_re and ap_sync_channel_write_noiseSS_84_im and ap_sync_channel_write_noiseSS_83_re and ap_sync_channel_write_noiseSS_83_im and ap_sync_channel_write_noiseSS_82_re and ap_sync_channel_write_noiseSS_82_im and ap_sync_channel_write_noiseSS_81_re and ap_sync_channel_write_noiseSS_81_im and ap_sync_channel_write_noiseSS_80_re and ap_sync_channel_write_noiseSS_80_im and ap_sync_channel_write_noiseSS_7_re and ap_sync_channel_write_noiseSS_7_im and ap_sync_channel_write_noiseSS_79_re and ap_sync_channel_write_noiseSS_79_im and ap_sync_channel_write_noiseSS_78_re and ap_sync_channel_write_noiseSS_78_im and ap_sync_channel_write_noiseSS_77_re and ap_sync_channel_write_noiseSS_77_im and ap_sync_channel_write_noiseSS_76_re and ap_sync_channel_write_noiseSS_76_im and ap_sync_channel_write_noiseSS_75_re and ap_sync_channel_write_noiseSS_75_im and ap_sync_channel_write_noiseSS_74_re and ap_sync_channel_write_noiseSS_74_im and ap_sync_channel_write_noiseSS_73_re and ap_sync_channel_write_noiseSS_73_im and ap_sync_channel_write_noiseSS_72_re and ap_sync_channel_write_noiseSS_72_im and ap_sync_channel_write_noiseSS_71_re and ap_sync_channel_write_noiseSS_71_im and ap_sync_channel_write_noiseSS_70_re and ap_sync_channel_write_noiseSS_70_im and ap_sync_channel_write_noiseSS_6_re and ap_sync_channel_write_noiseSS_6_im and ap_sync_channel_write_noiseSS_69_re and ap_sync_channel_write_noiseSS_69_im and ap_sync_channel_write_noiseSS_68_re and ap_sync_channel_write_noiseSS_68_im and ap_sync_channel_write_noiseSS_67_re and ap_sync_channel_write_noiseSS_67_im and ap_sync_channel_write_noiseSS_66_re and ap_sync_channel_write_noiseSS_66_im and ap_sync_channel_write_noiseSS_65_re and ap_sync_channel_write_noiseSS_65_im and ap_sync_channel_write_noiseSS_64_re and ap_sync_channel_write_noiseSS_64_im and ap_sync_channel_write_noiseSS_63_re and ap_sync_channel_write_noiseSS_63_im and ap_sync_channel_write_noiseSS_62_re and ap_sync_channel_write_noiseSS_62_im and ap_sync_channel_write_noiseSS_61_re and ap_sync_channel_write_noiseSS_61_im and ap_sync_channel_write_noiseSS_60_re and ap_sync_channel_write_noiseSS_60_im and ap_sync_channel_write_noiseSS_5_re and ap_sync_channel_write_noiseSS_5_im and ap_sync_channel_write_noiseSS_59_re and ap_sync_channel_write_noiseSS_59_im and ap_sync_channel_write_noiseSS_58_re and ap_sync_channel_write_noiseSS_58_im and ap_sync_channel_write_noiseSS_57_re and ap_sync_channel_write_noiseSS_57_im and ap_sync_channel_write_noiseSS_56_re and ap_sync_channel_write_noiseSS_56_im and ap_sync_channel_write_noiseSS_55_re and ap_sync_channel_write_noiseSS_55_im and ap_sync_channel_write_noiseSS_54_re and ap_sync_channel_write_noiseSS_54_im and ap_sync_channel_write_noiseSS_53_re and ap_sync_channel_write_noiseSS_53_im and ap_sync_channel_write_noiseSS_52_re and ap_sync_channel_write_noiseSS_52_im and ap_sync_channel_write_noiseSS_51_re and ap_sync_channel_write_noiseSS_51_im and ap_sync_channel_write_noiseSS_50_re and ap_sync_channel_write_noiseSS_50_im and ap_sync_channel_write_noiseSS_4_re and ap_sync_channel_write_noiseSS_4_im and ap_sync_channel_write_noiseSS_49_re and ap_sync_channel_write_noiseSS_49_im and ap_sync_channel_write_noiseSS_48_re and ap_sync_channel_write_noiseSS_48_im and ap_sync_channel_write_noiseSS_47_re and ap_sync_channel_write_noiseSS_47_im and ap_sync_channel_write_noiseSS_46_re and ap_sync_channel_write_noiseSS_46_im and ap_sync_channel_write_noiseSS_45_re and ap_sync_channel_write_noiseSS_45_im and ap_sync_channel_write_noiseSS_44_re and ap_sync_channel_write_noiseSS_44_im and ap_sync_channel_write_noiseSS_43_re and ap_sync_channel_write_noiseSS_43_im and ap_sync_channel_write_noiseSS_42_re and ap_sync_channel_write_noiseSS_42_im and ap_sync_channel_write_noiseSS_41_re and ap_sync_channel_write_noiseSS_41_im and ap_sync_channel_write_noiseSS_40_re and ap_sync_channel_write_noiseSS_40_im and ap_sync_channel_write_noiseSS_3_re and ap_sync_channel_write_noiseSS_3_im and ap_sync_channel_write_noiseSS_39_re and ap_sync_channel_write_noiseSS_39_im and ap_sync_channel_write_noiseSS_38_re and ap_sync_channel_write_noiseSS_38_im and ap_sync_channel_write_noiseSS_37_re and ap_sync_channel_write_noiseSS_37_im and ap_sync_channel_write_noiseSS_36_re and ap_sync_channel_write_noiseSS_36_im and ap_sync_channel_write_noiseSS_35_re and ap_sync_channel_write_noiseSS_35_im and ap_sync_channel_write_noiseSS_34_re and ap_sync_channel_write_noiseSS_34_im and ap_sync_channel_write_noiseSS_33_re and ap_sync_channel_write_noiseSS_33_im and ap_sync_channel_write_noiseSS_32_re and ap_sync_channel_write_noiseSS_32_im and ap_sync_channel_write_noiseSS_31_re and ap_sync_channel_write_noiseSS_31_im and ap_sync_channel_write_noiseSS_30_re and ap_sync_channel_write_noiseSS_30_im and ap_sync_channel_write_noiseSS_2_re and ap_sync_channel_write_noiseSS_2_im and ap_sync_channel_write_noiseSS_29_re and ap_sync_channel_write_noiseSS_29_im and ap_sync_channel_write_noiseSS_28_re and ap_sync_channel_write_noiseSS_28_im and ap_sync_channel_write_noiseSS_27_re and ap_sync_channel_write_noiseSS_27_im and ap_sync_channel_write_noiseSS_26_re and ap_sync_channel_write_noiseSS_26_im and ap_sync_channel_write_noiseSS_25_re and ap_sync_channel_write_noiseSS_25_im and ap_sync_channel_write_noiseSS_24_re and ap_sync_channel_write_noiseSS_24_im and ap_sync_channel_write_noiseSS_23_re and ap_sync_channel_write_noiseSS_23_im and ap_sync_channel_write_noiseSS_22_re and ap_sync_channel_write_noiseSS_22_im and ap_sync_channel_write_noiseSS_21_re and ap_sync_channel_write_noiseSS_21_im and ap_sync_channel_write_noiseSS_20_re and ap_sync_channel_write_noiseSS_20_im and ap_sync_channel_write_noiseSS_1_re and ap_sync_channel_write_noiseSS_1_im and ap_sync_channel_write_noiseSS_19_re and ap_sync_channel_write_noiseSS_19_im and ap_sync_channel_write_noiseSS_18_re and ap_sync_channel_write_noiseSS_18_im and ap_sync_channel_write_noiseSS_17_re and ap_sync_channel_write_noiseSS_17_im and ap_sync_channel_write_noiseSS_16_re and ap_sync_channel_write_noiseSS_16_im and ap_sync_channel_write_noiseSS_15_re and ap_sync_channel_write_noiseSS_15_im and ap_sync_channel_write_noiseSS_14_re and ap_sync_channel_write_noiseSS_14_im and ap_sync_channel_write_noiseSS_13_re and ap_sync_channel_write_noiseSS_13_im and ap_sync_channel_write_noiseSS_12_re and ap_sync_channel_write_noiseSS_12_im and ap_sync_channel_write_noiseSS_11_re and ap_sync_channel_write_noiseSS_11_im and ap_sync_channel_write_noiseSS_10_re and ap_sync_channel_write_noiseSS_10_im and ap_sync_channel_write_noiseSS_0_re and ap_sync_channel_write_noiseSS_0_im);
    qr_givens_U0_ap_start <= (matrix1_re_t_empty_n and matrix1_im_t_empty_n);
    qr_givens_U0_noiseSS_0_im_full_n <= noiseSS_0_im_i_full_n;
    qr_givens_U0_noiseSS_0_re_full_n <= noiseSS_0_re_i_full_n;
    qr_givens_U0_noiseSS_10_im_full_n <= noiseSS_10_im_i_full_n;
    qr_givens_U0_noiseSS_10_re_full_n <= noiseSS_10_re_i_full_n;
    qr_givens_U0_noiseSS_11_im_full_n <= noiseSS_11_im_i_full_n;
    qr_givens_U0_noiseSS_11_re_full_n <= noiseSS_11_re_i_full_n;
    qr_givens_U0_noiseSS_12_im_full_n <= noiseSS_12_im_i_full_n;
    qr_givens_U0_noiseSS_12_re_full_n <= noiseSS_12_re_i_full_n;
    qr_givens_U0_noiseSS_13_im_full_n <= noiseSS_13_im_i_full_n;
    qr_givens_U0_noiseSS_13_re_full_n <= noiseSS_13_re_i_full_n;
    qr_givens_U0_noiseSS_14_im_full_n <= noiseSS_14_im_i_full_n;
    qr_givens_U0_noiseSS_14_re_full_n <= noiseSS_14_re_i_full_n;
    qr_givens_U0_noiseSS_15_im_full_n <= noiseSS_15_im_i_full_n;
    qr_givens_U0_noiseSS_15_re_full_n <= noiseSS_15_re_i_full_n;
    qr_givens_U0_noiseSS_16_im_full_n <= noiseSS_16_im_i_full_n;
    qr_givens_U0_noiseSS_16_re_full_n <= noiseSS_16_re_i_full_n;
    qr_givens_U0_noiseSS_17_im_full_n <= noiseSS_17_im_i_full_n;
    qr_givens_U0_noiseSS_17_re_full_n <= noiseSS_17_re_i_full_n;
    qr_givens_U0_noiseSS_18_im_full_n <= noiseSS_18_im_i_full_n;
    qr_givens_U0_noiseSS_18_re_full_n <= noiseSS_18_re_i_full_n;
    qr_givens_U0_noiseSS_19_im_full_n <= noiseSS_19_im_i_full_n;
    qr_givens_U0_noiseSS_19_re_full_n <= noiseSS_19_re_i_full_n;
    qr_givens_U0_noiseSS_1_im_full_n <= noiseSS_1_im_i_full_n;
    qr_givens_U0_noiseSS_1_re_full_n <= noiseSS_1_re_i_full_n;
    qr_givens_U0_noiseSS_20_im_full_n <= noiseSS_20_im_i_full_n;
    qr_givens_U0_noiseSS_20_re_full_n <= noiseSS_20_re_i_full_n;
    qr_givens_U0_noiseSS_21_im_full_n <= noiseSS_21_im_i_full_n;
    qr_givens_U0_noiseSS_21_re_full_n <= noiseSS_21_re_i_full_n;
    qr_givens_U0_noiseSS_22_im_full_n <= noiseSS_22_im_i_full_n;
    qr_givens_U0_noiseSS_22_re_full_n <= noiseSS_22_re_i_full_n;
    qr_givens_U0_noiseSS_23_im_full_n <= noiseSS_23_im_i_full_n;
    qr_givens_U0_noiseSS_23_re_full_n <= noiseSS_23_re_i_full_n;
    qr_givens_U0_noiseSS_24_im_full_n <= noiseSS_24_im_i_full_n;
    qr_givens_U0_noiseSS_24_re_full_n <= noiseSS_24_re_i_full_n;
    qr_givens_U0_noiseSS_25_im_full_n <= noiseSS_25_im_i_full_n;
    qr_givens_U0_noiseSS_25_re_full_n <= noiseSS_25_re_i_full_n;
    qr_givens_U0_noiseSS_26_im_full_n <= noiseSS_26_im_i_full_n;
    qr_givens_U0_noiseSS_26_re_full_n <= noiseSS_26_re_i_full_n;
    qr_givens_U0_noiseSS_27_im_full_n <= noiseSS_27_im_i_full_n;
    qr_givens_U0_noiseSS_27_re_full_n <= noiseSS_27_re_i_full_n;
    qr_givens_U0_noiseSS_28_im_full_n <= noiseSS_28_im_i_full_n;
    qr_givens_U0_noiseSS_28_re_full_n <= noiseSS_28_re_i_full_n;
    qr_givens_U0_noiseSS_29_im_full_n <= noiseSS_29_im_i_full_n;
    qr_givens_U0_noiseSS_29_re_full_n <= noiseSS_29_re_i_full_n;
    qr_givens_U0_noiseSS_2_im_full_n <= noiseSS_2_im_i_full_n;
    qr_givens_U0_noiseSS_2_re_full_n <= noiseSS_2_re_i_full_n;
    qr_givens_U0_noiseSS_30_im_full_n <= noiseSS_30_im_i_full_n;
    qr_givens_U0_noiseSS_30_re_full_n <= noiseSS_30_re_i_full_n;
    qr_givens_U0_noiseSS_31_im_full_n <= noiseSS_31_im_i_full_n;
    qr_givens_U0_noiseSS_31_re_full_n <= noiseSS_31_re_i_full_n;
    qr_givens_U0_noiseSS_32_im_full_n <= noiseSS_32_im_i_full_n;
    qr_givens_U0_noiseSS_32_re_full_n <= noiseSS_32_re_i_full_n;
    qr_givens_U0_noiseSS_33_im_full_n <= noiseSS_33_im_i_full_n;
    qr_givens_U0_noiseSS_33_re_full_n <= noiseSS_33_re_i_full_n;
    qr_givens_U0_noiseSS_34_im_full_n <= noiseSS_34_im_i_full_n;
    qr_givens_U0_noiseSS_34_re_full_n <= noiseSS_34_re_i_full_n;
    qr_givens_U0_noiseSS_35_im_full_n <= noiseSS_35_im_i_full_n;
    qr_givens_U0_noiseSS_35_re_full_n <= noiseSS_35_re_i_full_n;
    qr_givens_U0_noiseSS_36_im_full_n <= noiseSS_36_im_i_full_n;
    qr_givens_U0_noiseSS_36_re_full_n <= noiseSS_36_re_i_full_n;
    qr_givens_U0_noiseSS_37_im_full_n <= noiseSS_37_im_i_full_n;
    qr_givens_U0_noiseSS_37_re_full_n <= noiseSS_37_re_i_full_n;
    qr_givens_U0_noiseSS_38_im_full_n <= noiseSS_38_im_i_full_n;
    qr_givens_U0_noiseSS_38_re_full_n <= noiseSS_38_re_i_full_n;
    qr_givens_U0_noiseSS_39_im_full_n <= noiseSS_39_im_i_full_n;
    qr_givens_U0_noiseSS_39_re_full_n <= noiseSS_39_re_i_full_n;
    qr_givens_U0_noiseSS_3_im_full_n <= noiseSS_3_im_i_full_n;
    qr_givens_U0_noiseSS_3_re_full_n <= noiseSS_3_re_i_full_n;
    qr_givens_U0_noiseSS_40_im_full_n <= noiseSS_40_im_i_full_n;
    qr_givens_U0_noiseSS_40_re_full_n <= noiseSS_40_re_i_full_n;
    qr_givens_U0_noiseSS_41_im_full_n <= noiseSS_41_im_i_full_n;
    qr_givens_U0_noiseSS_41_re_full_n <= noiseSS_41_re_i_full_n;
    qr_givens_U0_noiseSS_42_im_full_n <= noiseSS_42_im_i_full_n;
    qr_givens_U0_noiseSS_42_re_full_n <= noiseSS_42_re_i_full_n;
    qr_givens_U0_noiseSS_43_im_full_n <= noiseSS_43_im_i_full_n;
    qr_givens_U0_noiseSS_43_re_full_n <= noiseSS_43_re_i_full_n;
    qr_givens_U0_noiseSS_44_im_full_n <= noiseSS_44_im_i_full_n;
    qr_givens_U0_noiseSS_44_re_full_n <= noiseSS_44_re_i_full_n;
    qr_givens_U0_noiseSS_45_im_full_n <= noiseSS_45_im_i_full_n;
    qr_givens_U0_noiseSS_45_re_full_n <= noiseSS_45_re_i_full_n;
    qr_givens_U0_noiseSS_46_im_full_n <= noiseSS_46_im_i_full_n;
    qr_givens_U0_noiseSS_46_re_full_n <= noiseSS_46_re_i_full_n;
    qr_givens_U0_noiseSS_47_im_full_n <= noiseSS_47_im_i_full_n;
    qr_givens_U0_noiseSS_47_re_full_n <= noiseSS_47_re_i_full_n;
    qr_givens_U0_noiseSS_48_im_full_n <= noiseSS_48_im_i_full_n;
    qr_givens_U0_noiseSS_48_re_full_n <= noiseSS_48_re_i_full_n;
    qr_givens_U0_noiseSS_49_im_full_n <= noiseSS_49_im_i_full_n;
    qr_givens_U0_noiseSS_49_re_full_n <= noiseSS_49_re_i_full_n;
    qr_givens_U0_noiseSS_4_im_full_n <= noiseSS_4_im_i_full_n;
    qr_givens_U0_noiseSS_4_re_full_n <= noiseSS_4_re_i_full_n;
    qr_givens_U0_noiseSS_50_im_full_n <= noiseSS_50_im_i_full_n;
    qr_givens_U0_noiseSS_50_re_full_n <= noiseSS_50_re_i_full_n;
    qr_givens_U0_noiseSS_51_im_full_n <= noiseSS_51_im_i_full_n;
    qr_givens_U0_noiseSS_51_re_full_n <= noiseSS_51_re_i_full_n;
    qr_givens_U0_noiseSS_52_im_full_n <= noiseSS_52_im_i_full_n;
    qr_givens_U0_noiseSS_52_re_full_n <= noiseSS_52_re_i_full_n;
    qr_givens_U0_noiseSS_53_im_full_n <= noiseSS_53_im_i_full_n;
    qr_givens_U0_noiseSS_53_re_full_n <= noiseSS_53_re_i_full_n;
    qr_givens_U0_noiseSS_54_im_full_n <= noiseSS_54_im_i_full_n;
    qr_givens_U0_noiseSS_54_re_full_n <= noiseSS_54_re_i_full_n;
    qr_givens_U0_noiseSS_55_im_full_n <= noiseSS_55_im_i_full_n;
    qr_givens_U0_noiseSS_55_re_full_n <= noiseSS_55_re_i_full_n;
    qr_givens_U0_noiseSS_56_im_full_n <= noiseSS_56_im_i_full_n;
    qr_givens_U0_noiseSS_56_re_full_n <= noiseSS_56_re_i_full_n;
    qr_givens_U0_noiseSS_57_im_full_n <= noiseSS_57_im_i_full_n;
    qr_givens_U0_noiseSS_57_re_full_n <= noiseSS_57_re_i_full_n;
    qr_givens_U0_noiseSS_58_im_full_n <= noiseSS_58_im_i_full_n;
    qr_givens_U0_noiseSS_58_re_full_n <= noiseSS_58_re_i_full_n;
    qr_givens_U0_noiseSS_59_im_full_n <= noiseSS_59_im_i_full_n;
    qr_givens_U0_noiseSS_59_re_full_n <= noiseSS_59_re_i_full_n;
    qr_givens_U0_noiseSS_5_im_full_n <= noiseSS_5_im_i_full_n;
    qr_givens_U0_noiseSS_5_re_full_n <= noiseSS_5_re_i_full_n;
    qr_givens_U0_noiseSS_60_im_full_n <= noiseSS_60_im_i_full_n;
    qr_givens_U0_noiseSS_60_re_full_n <= noiseSS_60_re_i_full_n;
    qr_givens_U0_noiseSS_61_im_full_n <= noiseSS_61_im_i_full_n;
    qr_givens_U0_noiseSS_61_re_full_n <= noiseSS_61_re_i_full_n;
    qr_givens_U0_noiseSS_62_im_full_n <= noiseSS_62_im_i_full_n;
    qr_givens_U0_noiseSS_62_re_full_n <= noiseSS_62_re_i_full_n;
    qr_givens_U0_noiseSS_63_im_full_n <= noiseSS_63_im_i_full_n;
    qr_givens_U0_noiseSS_63_re_full_n <= noiseSS_63_re_i_full_n;
    qr_givens_U0_noiseSS_64_im_full_n <= noiseSS_64_im_i_full_n;
    qr_givens_U0_noiseSS_64_re_full_n <= noiseSS_64_re_i_full_n;
    qr_givens_U0_noiseSS_65_im_full_n <= noiseSS_65_im_i_full_n;
    qr_givens_U0_noiseSS_65_re_full_n <= noiseSS_65_re_i_full_n;
    qr_givens_U0_noiseSS_66_im_full_n <= noiseSS_66_im_i_full_n;
    qr_givens_U0_noiseSS_66_re_full_n <= noiseSS_66_re_i_full_n;
    qr_givens_U0_noiseSS_67_im_full_n <= noiseSS_67_im_i_full_n;
    qr_givens_U0_noiseSS_67_re_full_n <= noiseSS_67_re_i_full_n;
    qr_givens_U0_noiseSS_68_im_full_n <= noiseSS_68_im_i_full_n;
    qr_givens_U0_noiseSS_68_re_full_n <= noiseSS_68_re_i_full_n;
    qr_givens_U0_noiseSS_69_im_full_n <= noiseSS_69_im_i_full_n;
    qr_givens_U0_noiseSS_69_re_full_n <= noiseSS_69_re_i_full_n;
    qr_givens_U0_noiseSS_6_im_full_n <= noiseSS_6_im_i_full_n;
    qr_givens_U0_noiseSS_6_re_full_n <= noiseSS_6_re_i_full_n;
    qr_givens_U0_noiseSS_70_im_full_n <= noiseSS_70_im_i_full_n;
    qr_givens_U0_noiseSS_70_re_full_n <= noiseSS_70_re_i_full_n;
    qr_givens_U0_noiseSS_71_im_full_n <= noiseSS_71_im_i_full_n;
    qr_givens_U0_noiseSS_71_re_full_n <= noiseSS_71_re_i_full_n;
    qr_givens_U0_noiseSS_72_im_full_n <= noiseSS_72_im_i_full_n;
    qr_givens_U0_noiseSS_72_re_full_n <= noiseSS_72_re_i_full_n;
    qr_givens_U0_noiseSS_73_im_full_n <= noiseSS_73_im_i_full_n;
    qr_givens_U0_noiseSS_73_re_full_n <= noiseSS_73_re_i_full_n;
    qr_givens_U0_noiseSS_74_im_full_n <= noiseSS_74_im_i_full_n;
    qr_givens_U0_noiseSS_74_re_full_n <= noiseSS_74_re_i_full_n;
    qr_givens_U0_noiseSS_75_im_full_n <= noiseSS_75_im_i_full_n;
    qr_givens_U0_noiseSS_75_re_full_n <= noiseSS_75_re_i_full_n;
    qr_givens_U0_noiseSS_76_im_full_n <= noiseSS_76_im_i_full_n;
    qr_givens_U0_noiseSS_76_re_full_n <= noiseSS_76_re_i_full_n;
    qr_givens_U0_noiseSS_77_im_full_n <= noiseSS_77_im_i_full_n;
    qr_givens_U0_noiseSS_77_re_full_n <= noiseSS_77_re_i_full_n;
    qr_givens_U0_noiseSS_78_im_full_n <= noiseSS_78_im_i_full_n;
    qr_givens_U0_noiseSS_78_re_full_n <= noiseSS_78_re_i_full_n;
    qr_givens_U0_noiseSS_79_im_full_n <= noiseSS_79_im_i_full_n;
    qr_givens_U0_noiseSS_79_re_full_n <= noiseSS_79_re_i_full_n;
    qr_givens_U0_noiseSS_7_im_full_n <= noiseSS_7_im_i_full_n;
    qr_givens_U0_noiseSS_7_re_full_n <= noiseSS_7_re_i_full_n;
    qr_givens_U0_noiseSS_80_im_full_n <= noiseSS_80_im_i_full_n;
    qr_givens_U0_noiseSS_80_re_full_n <= noiseSS_80_re_i_full_n;
    qr_givens_U0_noiseSS_81_im_full_n <= noiseSS_81_im_i_full_n;
    qr_givens_U0_noiseSS_81_re_full_n <= noiseSS_81_re_i_full_n;
    qr_givens_U0_noiseSS_82_im_full_n <= noiseSS_82_im_i_full_n;
    qr_givens_U0_noiseSS_82_re_full_n <= noiseSS_82_re_i_full_n;
    qr_givens_U0_noiseSS_83_im_full_n <= noiseSS_83_im_i_full_n;
    qr_givens_U0_noiseSS_83_re_full_n <= noiseSS_83_re_i_full_n;
    qr_givens_U0_noiseSS_84_im_full_n <= noiseSS_84_im_i_full_n;
    qr_givens_U0_noiseSS_84_re_full_n <= noiseSS_84_re_i_full_n;
    qr_givens_U0_noiseSS_85_im_full_n <= noiseSS_85_im_i_full_n;
    qr_givens_U0_noiseSS_85_re_full_n <= noiseSS_85_re_i_full_n;
    qr_givens_U0_noiseSS_86_im_full_n <= noiseSS_86_im_i_full_n;
    qr_givens_U0_noiseSS_86_re_full_n <= noiseSS_86_re_i_full_n;
    qr_givens_U0_noiseSS_87_im_full_n <= noiseSS_87_im_i_full_n;
    qr_givens_U0_noiseSS_87_re_full_n <= noiseSS_87_re_i_full_n;
    qr_givens_U0_noiseSS_88_im_full_n <= noiseSS_88_im_i_full_n;
    qr_givens_U0_noiseSS_88_re_full_n <= noiseSS_88_re_i_full_n;
    qr_givens_U0_noiseSS_89_im_full_n <= noiseSS_89_im_i_full_n;
    qr_givens_U0_noiseSS_89_re_full_n <= noiseSS_89_re_i_full_n;
    qr_givens_U0_noiseSS_8_im_full_n <= noiseSS_8_im_i_full_n;
    qr_givens_U0_noiseSS_8_re_full_n <= noiseSS_8_re_i_full_n;
    qr_givens_U0_noiseSS_90_im_full_n <= noiseSS_90_im_i_full_n;
    qr_givens_U0_noiseSS_90_re_full_n <= noiseSS_90_re_i_full_n;
    qr_givens_U0_noiseSS_91_im_full_n <= noiseSS_91_im_i_full_n;
    qr_givens_U0_noiseSS_91_re_full_n <= noiseSS_91_re_i_full_n;
    qr_givens_U0_noiseSS_92_im_full_n <= noiseSS_92_im_i_full_n;
    qr_givens_U0_noiseSS_92_re_full_n <= noiseSS_92_re_i_full_n;
    qr_givens_U0_noiseSS_93_im_full_n <= noiseSS_93_im_i_full_n;
    qr_givens_U0_noiseSS_93_re_full_n <= noiseSS_93_re_i_full_n;
    qr_givens_U0_noiseSS_94_im_full_n <= noiseSS_94_im_i_full_n;
    qr_givens_U0_noiseSS_94_re_full_n <= noiseSS_94_re_i_full_n;
    qr_givens_U0_noiseSS_95_im_full_n <= noiseSS_95_im_i_full_n;
    qr_givens_U0_noiseSS_95_re_full_n <= noiseSS_95_re_i_full_n;
    qr_givens_U0_noiseSS_96_im_full_n <= noiseSS_96_im_i_full_n;
    qr_givens_U0_noiseSS_96_re_full_n <= noiseSS_96_re_i_full_n;
    qr_givens_U0_noiseSS_97_im_full_n <= noiseSS_97_im_i_full_n;
    qr_givens_U0_noiseSS_97_re_full_n <= noiseSS_97_re_i_full_n;
    qr_givens_U0_noiseSS_98_im_full_n <= noiseSS_98_im_i_full_n;
    qr_givens_U0_noiseSS_98_re_full_n <= noiseSS_98_re_i_full_n;
    qr_givens_U0_noiseSS_99_im_full_n <= noiseSS_99_im_i_full_n;
    qr_givens_U0_noiseSS_99_re_full_n <= noiseSS_99_re_i_full_n;
    qr_givens_U0_noiseSS_9_im_full_n <= noiseSS_9_im_i_full_n;
    qr_givens_U0_noiseSS_9_re_full_n <= noiseSS_9_re_i_full_n;
    qr_givens_U0_start_full_n <= ap_const_logic_1;
    qr_givens_U0_start_write <= ap_const_logic_0;
end behav;
