#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Dec 17 11:17:41 2023
# Process ID: 13268
# Current directory: D:/AN_3/An3_sem1/SSC/impartitor_fp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17032 D:\AN_3\An3_sem1\SSC\impartitor_fp\impartitor_fp.xpr
# Log file: D:/AN_3/An3_sem1/SSC/impartitor_fp/vivado.log
# Journal file: D:/AN_3/An3_sem1/SSC/impartitor_fp\vivado.jou
# Running On: DESKTOP-94J4BL7, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8266 MB
#-----------------------------------------------------------
start_gui
open_project D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 1478.461 ; gain = 247.266
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:22:30 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:23:13 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:24:04 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1490.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1525.742 ; gain = 35.293
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1527.785 ; gain = 0.492
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 17 11:26:01 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1537.605 ; gain = 9.820
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1537.605 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 16700 KB (Peak: 16700 KB), Simulation CPU Usage: 12015 ms
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:28:28 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1537.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1537.805 ; gain = 0.199
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.371 ; gain = 0.566
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 17 11:39:08 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.301 ; gain = 3.930
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:43:14 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1546.613 ; gain = 4.129
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:45:25 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:45:52 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.973 ; gain = 2.773
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:47:48 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:50:07 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.992 ; gain = 1.906
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 11:52:29 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1553.797 ; gain = 1.566
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:05:01 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1572.305 ; gain = 2.570
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1572.348 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 17 12:07:37 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exponent.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'exponent'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/exp_sgn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'exp_sgn'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalizare_mantisa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalizare_mantisa'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/normalization.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'normalization'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.180 ; gain = 0.832
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.289 ; gain = 0.094
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:10:36 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:11:21 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.461 ; gain = 4.172
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:25:55 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1578.371 ; gain = 0.875
run all
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Dec 17 12:27:53 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1580.020 ; gain = 1.051
run all
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1580.426 ; gain = 0.406
close_sim
INFO: xsimkernel Simulation Memory Usage: 16720 KB (Peak: 16720 KB), Simulation CPU Usage: 32155 ms
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:36:10 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.344 ; gain = 2.918
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:38:24 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.832 ; gain = 0.488
run all
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1583.832 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 16684 KB (Peak: 16684 KB), Simulation CPU Usage: 12156 ms
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:42:08 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1584.332 ; gain = 0.500
run all
run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 1586.238 ; gain = 1.906
close_sim
INFO: xsimkernel Simulation Memory Usage: 16696 KB (Peak: 16696 KB), Simulation CPU Usage: 37484 ms
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:48:51 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.859 ; gain = 0.621
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1586.922 ; gain = 0.039
close_sim
INFO: xsimkernel Simulation Memory Usage: 16724 KB (Peak: 16724 KB), Simulation CPU Usage: 15686 ms
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:51:34 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'main_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/assign_values.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'assign_values'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/sim_1/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.assign_values [assign_values_default]
Compiling architecture behavioral of entity xil_defaultlib.catch_exceptions [catch_exceptions_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_divider [\UC_divider(n=48)\]
Compiling architecture behavioral of entity xil_defaultlib.sumator [\sumator(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_stg [\reg_depl_stg(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.bistabil [bistabil_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_depl_dr [\reg_depl_dr(n=96)\]
Compiling architecture behavioral of entity xil_defaultlib.divider [divider_default]
Compiling architecture behavioral of entity xil_defaultlib.exponent [exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.sign [sign_default]
Compiling architecture behavioral of entity xil_defaultlib.exp_sgn [exp_sgn_default]
Compiling architecture behavioral of entity xil_defaultlib.UC_normalization [uc_normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.rounding [rounding_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_mantisa [normalizare_mantisa_default]
Compiling architecture behavioral of entity xil_defaultlib.normalizare_exponent [normalizare_exponent_default]
Compiling architecture behavioral of entity xil_defaultlib.assamble [assamble_default]
Compiling architecture behavioral of entity xil_defaultlib.normalization [normalization_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1587.820 ; gain = 0.898
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.srcs/utils_1/imports/synth_1/divider.dcp with file D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 4
[Sun Dec 17 12:53:32 2023] Launched synth_1...
Run output will be captured here: D:/AN_3/An3_sem1/SSC/impartitor_fp/impartitor_fp.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 12:57:00 2023...
