# -*- mode: snippet -*-
# name: qpp-Unsigned-Multiply-with-Input-and-Output-Registers
# key: qpp-Multipliers-Unsigned-Multiply-with-Input-and-Output-Registers
# --
// Unsigned Multiply with Input and Output Registers
-- Quartus Prime VHDL Template
-- Unsigned Multiply with Input and Output Registers

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity unsigned_multiply_with_input_and_output_registers is

	generic
	(
		DATA_WIDTH : natural := 8
	);

	port
	(
		a		: in unsigned ((DATA_WIDTH-1) downto 0);
		b		: in unsigned ((DATA_WIDTH-1) downto 0);
		clk		: in std_logic;
		clear	    : in std_logic;
		result	: out unsigned ((2*DATA_WIDTH-1) downto 0)
	);

end entity;

architecture rtl of unsigned_multiply_with_input_and_output_registers is

	-- Declare I/O registers
	signal a_reg, b_reg : unsigned ((DATA_WIDTH-1) downto 0);
	signal out_reg	  : unsigned ((2*DATA_WIDTH-1) downto 0);

begin

	process (clk, clear)
	begin
		if (clear ='1') then

			-- Reset all register data to 0
			a_reg <= (others => '0');
			b_reg <= (others => '0');
			out_reg <= (others => '0');

		elsif (rising_edge(clk)) then

			-- Store input and output values in registers
			a_reg <= a;
			b_reg <= b;
			out_reg <= a_reg * b_reg;

		end if;
	end process;

	-- Output multiplication result
	result <= out_reg;

end rtl;
