<Results/19_02_20_21.33.55/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13f7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9076.40 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7048.53 --|
|-- Mem Ch  2: Reads (MB/s):   143.72 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    60.26 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   143.72 --||-- NODE 1 Mem Read (MB/s) :  9076.40 --|
|-- NODE 0 Mem Write(MB/s) :    60.26 --||-- NODE 1 Mem Write(MB/s) :  7048.53 --|
|-- NODE 0 P. Write (T/s):      31180 --||-- NODE 1 P. Write (T/s):     155156 --|
|-- NODE 0 Memory (MB/s):      203.98 --||-- NODE 1 Memory (MB/s):    16124.94 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9220.13                --|
            |--                System Write Throughput(MB/s):       7108.79                --|
            |--               System Memory Throughput(MB/s):      16328.92                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1547
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M       162 K  1352 K   573 K     73 M     0       0  
 1    8940           0      27 M   138 M    252      84     715 K
-----------------------------------------------------------------------
 *      37 M       162 K    28 M   139 M     73 M    84     715 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.37        Core1: 123.18        
Core2: 30.96        Core3: 132.67        
Core4: 31.05        Core5: 121.05        
Core6: 30.53        Core7: 98.96        
Core8: 31.76        Core9: 51.83        
Core10: 38.65        Core11: 135.84        
Core12: 30.30        Core13: 139.20        
Core14: 29.68        Core15: 147.55        
Core16: 42.70        Core17: 107.10        
Core18: 45.47        Core19: 94.82        
Core20: 30.64        Core21: 96.84        
Core22: 12.00        Core23: 95.02        
Core24: 22.12        Core25: 114.91        
Core26: 22.66        Core27: 153.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.28
Socket1: 126.71
DDR read Latency(ns)
Socket0: 19228.40
Socket1: 273.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.70        Core1: 119.34        
Core2: 32.96        Core3: 131.83        
Core4: 23.18        Core5: 116.47        
Core6: 25.24        Core7: 93.30        
Core8: 33.70        Core9: 58.29        
Core10: 23.77        Core11: 129.60        
Core12: 30.91        Core13: 139.81        
Core14: 32.71        Core15: 141.92        
Core16: 28.91        Core17: 102.26        
Core18: 25.57        Core19: 83.43        
Core20: 31.05        Core21: 94.27        
Core22: 29.22        Core23: 88.87        
Core24: 12.31        Core25: 105.62        
Core26: 30.06        Core27: 142.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.34
Socket1: 121.73
DDR read Latency(ns)
Socket0: 19172.21
Socket1: 266.77
irq_total: 157455.358602113
cpu_total: 25.78
cpu_0: 1.66
cpu_1: 78.60
cpu_2: 0.93
cpu_3: 88.57
cpu_4: 1.00
cpu_5: 87.04
cpu_6: 0.40
cpu_7: 35.55
cpu_8: 0.60
cpu_9: 3.92
cpu_10: 0.80
cpu_11: 67.64
cpu_12: 0.80
cpu_13: 64.52
cpu_14: 0.93
cpu_15: 58.74
cpu_16: 0.33
cpu_17: 32.16
cpu_18: 0.33
cpu_19: 42.72
cpu_20: 0.53
cpu_21: 33.55
cpu_22: 0.60
cpu_23: 38.94
cpu_24: 0.53
cpu_25: 24.52
cpu_26: 0.47
cpu_27: 55.55
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2635552206
enp4s0f1_rx_bytes: 2006724591
Total_rx_bytes: 4642276797
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2649174135
enp4s0f1_rx_bytes_phy: 2018266016
Total_rx_bytes_phy: 4667440151
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 134163
enp4s0f1_tx_packets: 155507
Total_tx_packets: 289670
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 321439
enp4s0f1_rx_packets: 275263
Total_rx_packets: 596702
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1141679566
enp4s0f1_tx_bytes: 1165461103
Total_tx_bytes: 2307140669
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 321469
enp4s0f1_rx_packets_phy: 275258
Total_rx_packets_phy: 596727
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 166608
enp4s0f1_tx_packets_phy: 190824
Total_tx_packets_phy: 357432
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1144347440
enp4s0f1_tx_bytes_phy: 1168289362
Total_tx_bytes_phy: 2312636802


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.40        Core1: 118.27        
Core2: 26.71        Core3: 131.51        
Core4: 26.37        Core5: 117.19        
Core6: 26.35        Core7: 92.36        
Core8: 30.29        Core9: 61.56        
Core10: 27.67        Core11: 128.21        
Core12: 40.04        Core13: 137.80        
Core14: 26.13        Core15: 141.35        
Core16: 33.00        Core17: 104.93        
Core18: 31.53        Core19: 83.63        
Core20: 31.51        Core21: 94.03        
Core22: 27.47        Core23: 87.05        
Core24: 26.41        Core25: 102.19        
Core26: 13.65        Core27: 140.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 120.86
DDR read Latency(ns)
Socket0: 17658.64
Socket1: 266.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.83        Core1: 116.72        
Core2: 38.34        Core3: 130.47        
Core4: 32.12        Core5: 116.71        
Core6: 29.93        Core7: 94.29        
Core8: 30.89        Core9: 52.58        
Core10: 26.62        Core11: 125.73        
Core12: 27.13        Core13: 138.75        
Core14: 34.72        Core15: 140.65        
Core16: 31.32        Core17: 106.91        
Core18: 38.69        Core19: 81.55        
Core20: 28.69        Core21: 94.12        
Core22: 39.51        Core23: 90.75        
Core24: 39.48        Core25: 102.90        
Core26: 39.98        Core27: 136.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.89
Socket1: 120.24
DDR read Latency(ns)
Socket0: 19830.09
Socket1: 267.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.85        Core1: 116.63        
Core2: 44.29        Core3: 130.81        
Core4: 28.39        Core5: 115.58        
Core6: 30.68        Core7: 93.09        
Core8: 39.06        Core9: 36.85        
Core10: 26.12        Core11: 126.47        
Core12: 27.71        Core13: 140.17        
Core14: 43.67        Core15: 140.61        
Core16: 40.97        Core17: 102.53        
Core18: 35.85        Core19: 81.66        
Core20: 40.08        Core21: 93.63        
Core22: 37.50        Core23: 89.89        
Core24: 40.07        Core25: 102.53        
Core26: 30.33        Core27: 139.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.74
Socket1: 120.05
DDR read Latency(ns)
Socket0: 20076.74
Socket1: 265.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.67        Core1: 118.18        
Core2: 28.58        Core3: 130.99        
Core4: 24.08        Core5: 119.54        
Core6: 24.33        Core7: 95.53        
Core8: 29.99        Core9: 48.55        
Core10: 38.38        Core11: 126.58        
Core12: 27.68        Core13: 136.12        
Core14: 31.50        Core15: 141.12        
Core16: 29.60        Core17: 104.53        
Core18: 36.14        Core19: 83.11        
Core20: 34.18        Core21: 96.03        
Core22: 13.01        Core23: 89.92        
Core24: 23.64        Core25: 105.16        
Core26: 28.49        Core27: 143.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.61
Socket1: 121.42
DDR read Latency(ns)
Socket0: 19760.25
Socket1: 266.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6074
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420805818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420817358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210414794; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210414794; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210513241; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210513241; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008795003; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4305302; Consumed Joules: 262.77; Watts: 43.74; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 707260; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14420966290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420980466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210598752; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210598752; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210506185; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210506185; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008912668; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6011116; Consumed Joules: 366.89; Watts: 61.07; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1722221; Consumed DRAM Joules: 26.35; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18f0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.54   0.01    0.60     311 K    898 K    0.65    0.10    0.01    0.01     2576        6        1     70
   1    1     0.09   0.09   1.00    1.20      49 M     62 M    0.21    0.20    0.06    0.07     4256     4480       23     57
   2    0     0.01   1.70   0.01    0.74      42 K    143 K    0.71    0.39    0.00    0.00      336        1        2     68
   3    1     0.09   0.09   1.00    1.20      53 M     65 M    0.18    0.17    0.06    0.08     3080     6236       14     57
   4    0     0.01   1.23   0.00    0.63      51 K    178 K    0.71    0.28    0.00    0.00     1960        5        1     69
   5    1     0.11   0.11   1.07    1.20      51 M     65 M    0.21    0.22    0.05    0.06     5264     5122       70     58
   6    0     0.00   0.45   0.00    0.60      25 K    109 K    0.77    0.28    0.00    0.01      392        3        0     69
   7    1     0.07   0.22   0.32    0.81      15 M     19 M    0.20    0.28    0.02    0.03     1344     2780       62     58
   8    0     0.00   0.54   0.00    0.60      28 K    113 K    0.75    0.26    0.00    0.01     1064        3        1     68
   9    1     0.03   0.80   0.04    0.65     536 K   1638 K    0.67    0.16    0.00    0.01      112        7       21     58
  10    0     0.00   1.00   0.00    0.61      33 K    101 K    0.67    0.28    0.00    0.00     3136        5        0     67
  11    1     0.12   0.14   0.85    1.20      35 M     46 M    0.24    0.26    0.03    0.04     1400     1635       43     57
  12    0     0.00   0.48   0.00    0.60      44 K    143 K    0.69    0.30    0.00    0.01      784        2        1     69
  13    1     0.13   0.16   0.81    1.20      32 M     42 M    0.23    0.26    0.03    0.03     1344     3319       34     56
  14    0     0.01   1.00   0.01    0.98      42 K    249 K    0.83    0.58    0.00    0.00     4536       12        1     69
  15    1     0.06   0.08   0.74    1.20      36 M     45 M    0.20    0.18    0.06    0.08     2240     2092       31     57
  16    0     0.01   0.94   0.01    0.99      54 K    292 K    0.81    0.55    0.00    0.00     2408       12        0     69
  17    1     0.05   0.21   0.24    0.70      15 M     19 M    0.18    0.18    0.03    0.04     3192     2713      104     58
  18    0     0.01   1.02   0.01    1.01      36 K    242 K    0.85    0.59    0.00    0.00     3808        9        1     69
  19    1     0.08   0.20   0.41    0.92      16 M     22 M    0.25    0.28    0.02    0.03     3976     2969       58     59
  20    0     0.01   0.95   0.01    0.98      55 K    307 K    0.82    0.55    0.00    0.00     2576       11        0     70
  21    1     0.05   0.19   0.27    0.74      15 M     18 M    0.20    0.25    0.03    0.04     2744     2840       12     59
  22    0     0.00   1.13   0.00    0.60      24 K     98 K    0.75    0.33    0.00    0.00      952        2        0     70
  23    1     0.08   0.19   0.40    0.90      18 M     23 M    0.22    0.30    0.02    0.03     2800     3439       41     60
  24    0     0.00   1.01   0.00    0.60      57 K    148 K    0.61    0.28    0.00    0.00     2632        6        3     70
  25    1     0.01   0.08   0.15    0.62      14 M     16 M    0.15    0.20    0.11    0.13     2688     2886       12     59
  26    0     0.00   0.58   0.00    0.60      29 K    125 K    0.76    0.29    0.00    0.01      448        2        0     70
  27    1     0.09   0.12   0.71    1.20      31 M     39 M    0.21    0.27    0.04    0.04     1120     3513       54     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.93   0.01    0.77     838 K   3154 K    0.73    0.39    0.00    0.00    27608       79       11     61
 SKT    1     0.08   0.13   0.57    1.08     386 M    488 M    0.21    0.23    0.04    0.05    35560    44031      579     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.14   0.29    1.07     386 M    491 M    0.21    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.02 %

 C1 core residency: 17.66 %; C3 core residency: 0.45 %; C6 core residency: 54.86 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.48 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.01 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.70     0.29     219.06       9.07         214.94
 SKT   1    45.96    35.21     307.36      22.01         524.84
---------------------------------------------------------------------------------------------------------------
       *    46.66    35.51     526.42      31.08         524.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/19_02_20_21.33.55/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ac5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8948.88 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7064.13 --|
|-- Mem Ch  2: Reads (MB/s):   135.60 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    56.83 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   135.60 --||-- NODE 1 Mem Read (MB/s) :  8948.88 --|
|-- NODE 0 Mem Write(MB/s) :    56.83 --||-- NODE 1 Mem Write(MB/s) :  7064.13 --|
|-- NODE 0 P. Write (T/s):      31206 --||-- NODE 1 P. Write (T/s):     149421 --|
|-- NODE 0 Memory (MB/s):      192.43 --||-- NODE 1 Memory (MB/s):    16013.02 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9084.48                --|
            |--                System Write Throughput(MB/s):       7120.97                --|
            |--               System Memory Throughput(MB/s):      16205.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c02
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      37 M       181 K  1947 K  2148 K     73 M     0       0  
 1     492          12      25 M   141 M    348       0     697 K
-----------------------------------------------------------------------
 *      37 M       181 K    27 M   143 M     73 M     0     697 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.99        Core1: 106.48        
Core2: 41.48        Core3: 114.57        
Core4: 30.71        Core5: 119.25        
Core6: 12.91        Core7: 83.95        
Core8: 26.27        Core9: 76.80        
Core10: 27.51        Core11: 149.42        
Core12: 27.49        Core13: 154.36        
Core14: 27.85        Core15: 146.24        
Core16: 26.65        Core17: 105.84        
Core18: 31.66        Core19: 71.62        
Core20: 34.78        Core21: 103.13        
Core22: 27.74        Core23: 102.75        
Core24: 23.37        Core25: 95.15        
Core26: 29.37        Core27: 152.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.18
Socket1: 121.66
DDR read Latency(ns)
Socket0: 19738.35
Socket1: 259.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.17        Core1: 104.60        
Core2: 36.32        Core3: 114.27        
Core4: 31.26        Core5: 116.74        
Core6: 36.68        Core7: 78.03        
Core8: 27.60        Core9: 71.53        
Core10: 29.54        Core11: 147.93        
Core12: 30.66        Core13: 152.57        
Core14: 19.50        Core15: 137.83        
Core16: 39.89        Core17: 102.19        
Core18: 39.43        Core19: 72.12        
Core20: 36.92        Core21: 101.07        
Core22: 32.19        Core23: 100.18        
Core24: 27.01        Core25: 93.72        
Core26: 29.41        Core27: 150.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.17
Socket1: 119.25
DDR read Latency(ns)
Socket0: 21177.25
Socket1: 257.28
irq_total: 146283.691595613
cpu_total: 26.80
cpu_0: 1.73
cpu_1: 85.65
cpu_2: 0.80
cpu_3: 82.59
cpu_4: 0.73
cpu_5: 91.23
cpu_6: 1.26
cpu_7: 48.04
cpu_8: 1.20
cpu_9: 11.89
cpu_10: 0.73
cpu_11: 80.73
cpu_12: 0.53
cpu_13: 54.82
cpu_14: 0.66
cpu_15: 55.61
cpu_16: 0.60
cpu_17: 29.63
cpu_18: 0.40
cpu_19: 48.64
cpu_20: 0.47
cpu_21: 29.57
cpu_22: 0.60
cpu_23: 32.36
cpu_24: 0.53
cpu_25: 35.68
cpu_26: 0.40
cpu_27: 53.22
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 194649
enp4s0f1_tx_packets_phy: 176464
Total_tx_packets_phy: 371113
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 317050
enp4s0f1_rx_packets_phy: 274762
Total_rx_packets_phy: 591812
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 162574
enp4s0f1_tx_packets: 141151
Total_tx_packets: 303725
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2620539343
enp4s0f1_rx_bytes_phy: 2039318816
Total_rx_bytes_phy: 4659858159
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1164818823
enp4s0f1_tx_bytes: 1206032171
Total_tx_bytes: 2370850994
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2605975151
enp4s0f1_rx_bytes: 2029010457
Total_rx_bytes: 4634985608
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1167528510
enp4s0f1_tx_bytes_phy: 1208788633
Total_tx_bytes_phy: 2376317143
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 317048
enp4s0f1_rx_packets: 274772
Total_rx_packets: 591820


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.83        Core1: 107.02        
Core2: 30.93        Core3: 118.81        
Core4: 40.43        Core5: 124.77        
Core6: 37.96        Core7: 84.54        
Core8: 29.53        Core9: 76.33        
Core10: 33.90        Core11: 135.15        
Core12: 28.09        Core13: 158.83        
Core14: 12.19        Core15: 141.20        
Core16: 28.21        Core17: 100.69        
Core18: 27.62        Core19: 71.56        
Core20: 29.65        Core21: 105.76        
Core22: 25.16        Core23: 103.43        
Core24: 34.33        Core25: 93.87        
Core26: 30.98        Core27: 157.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 121.70
DDR read Latency(ns)
Socket0: 20376.23
Socket1: 271.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.34        Core1: 108.92        
Core2: 33.05        Core3: 113.80        
Core4: 26.29        Core5: 114.55        
Core6: 33.29        Core7: 82.16        
Core8: 35.50        Core9: 73.87        
Core10: 27.97        Core11: 152.20        
Core12: 23.54        Core13: 150.10        
Core14: 28.03        Core15: 141.69        
Core16: 13.34        Core17: 101.30        
Core18: 26.03        Core19: 75.52        
Core20: 26.89        Core21: 99.35        
Core22: 27.78        Core23: 92.92        
Core24: 26.20        Core25: 90.70        
Core26: 27.19        Core27: 148.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.93
Socket1: 120.35
DDR read Latency(ns)
Socket0: 19949.97
Socket1: 253.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.24        Core1: 105.01        
Core2: 32.44        Core3: 115.07        
Core4: 25.76        Core5: 116.16        
Core6: 30.35        Core7: 82.27        
Core8: 35.07        Core9: 78.63        
Core10: 38.70        Core11: 153.64        
Core12: 31.83        Core13: 150.67        
Core14: 26.86        Core15: 143.91        
Core16: 24.10        Core17: 102.87        
Core18: 36.54        Core19: 72.40        
Core20: 35.54        Core21: 100.42        
Core22: 13.87        Core23: 101.16        
Core24: 26.91        Core25: 91.29        
Core26: 26.78        Core27: 149.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 120.60
DDR read Latency(ns)
Socket0: 20119.27
Socket1: 253.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.31        Core1: 104.68        
Core2: 40.74        Core3: 113.51        
Core4: 41.50        Core5: 118.27        
Core6: 42.55        Core7: 80.10        
Core8: 25.00        Core9: 72.60        
Core10: 27.69        Core11: 152.09        
Core12: 32.15        Core13: 149.43        
Core14: 36.83        Core15: 139.75        
Core16: 27.98        Core17: 101.62        
Core18: 29.45        Core19: 70.73        
Core20: 31.20        Core21: 102.51        
Core22: 24.60        Core23: 98.61        
Core24: 12.73        Core25: 92.23        
Core26: 26.15        Core27: 148.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.01
Socket1: 119.50
DDR read Latency(ns)
Socket0: 19872.79
Socket1: 254.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7787
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6015 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14438359962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14438376518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7219192531; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7219192531; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7219930871; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7219930871; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6016045081; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4308626; Consumed Joules: 262.98; Watts: 43.72; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 710366; Consumed DRAM Joules: 10.87; DRAM Watts: 1.81
S1P0; QPIClocks: 14438322206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14438326786; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7219280216; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7219280216; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7219181393; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7219181393; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015365844; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6021722; Consumed Joules: 367.54; Watts: 61.10; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1724319; Consumed DRAM Joules: 26.38; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1fa1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.22   0.02    0.68     364 K   1019 K    0.64    0.18    0.00    0.00     7448        9        5     70
   1    1     0.12   0.11   1.09    1.20      46 M     60 M    0.24    0.27    0.04    0.05     5432     7920       29     57
   2    0     0.00   0.55   0.00    0.60      40 K    142 K    0.71    0.28    0.00    0.01      896        3        1     68
   3    1     0.11   0.11   1.05    1.20      51 M     64 M    0.20    0.26    0.05    0.06     3640     4763      157     57
   4    0     0.01   0.95   0.01    1.00      45 K    252 K    0.82    0.58    0.00    0.00     2800       13        0     69
   5    1     0.14   0.13   1.09    1.20      50 M     63 M    0.20    0.23    0.04    0.05     4312     5349       30     57
   6    0     0.02   1.01   0.02    1.07      83 K    432 K    0.81    0.60    0.00    0.00     4984       20        0     68
   7    1     0.13   0.24   0.55    1.07      17 M     24 M    0.27    0.31    0.01    0.02     3360     3116       68     58
   8    0     0.00   1.04   0.00    0.60      29 K    105 K    0.72    0.32    0.00    0.00      896        3        0     68
   9    1     0.07   0.70   0.10    0.65    2005 K   3913 K    0.49    0.13    0.00    0.01      448       69       42     58
  10    0     0.01   1.03   0.01    0.93      70 K    306 K    0.77    0.55    0.00    0.00     3360       10        1     67
  11    1     0.07   0.07   0.99    1.20      49 M     61 M    0.20    0.22    0.07    0.09     2800     5744       85     57
  12    0     0.00   0.51   0.00    0.60      18 K    112 K    0.83    0.32    0.00    0.01      504        1        0     68
  13    1     0.03   0.05   0.65    1.19      34 M     41 M    0.17    0.15    0.11    0.14     1008     2061       16     57
  14    0     0.00   0.54   0.00    0.60      17 K     92 K    0.81    0.35    0.00    0.01      560        2        0     69
  15    1     0.10   0.14   0.70    1.20      27 M     35 M    0.24    0.29    0.03    0.04     1232     3168       24     57
  16    0     0.00   0.48   0.00    0.60      19 K     73 K    0.74    0.32    0.00    0.01      896        2        0     69
  17    1     0.02   0.09   0.18    0.63      14 M     17 M    0.16    0.19    0.09    0.11     2128     2994       42     59
  18    0     0.00   0.43   0.00    0.60      17 K     77 K    0.78    0.23    0.00    0.01      616        1        0     69
  19    1     0.11   0.17   0.66    1.17      21 M     28 M    0.25    0.36    0.02    0.03     4312     4330       27     59
  20    0     0.00   0.47   0.00    0.60      23 K     91 K    0.75    0.24    0.00    0.01      728        1        1     69
  21    1     0.02   0.11   0.18    0.63      15 M     18 M    0.16    0.20    0.08    0.09     3416     2953        5     60
  22    0     0.00   1.30   0.00    0.63      44 K    133 K    0.67    0.32    0.00    0.00      784        4        1     70
  23    1     0.03   0.15   0.21    0.66      13 M     17 M    0.20    0.21    0.04    0.05     2016     2466        9     60
  24    0     0.00   0.32   0.00    0.62      20 K     78 K    0.73    0.15    0.00    0.02     1344        2        0     70
  25    1     0.07   0.19   0.34    0.83      16 M     20 M    0.21    0.28    0.03    0.03     1848     3136       11     59
  26    0     0.00   0.64   0.00    0.60      37 K    128 K    0.71    0.30    0.00    0.01     2184        3        0     70
  27    1     0.03   0.04   0.62    1.16      33 M     40 M    0.16    0.15    0.13    0.16     1736     2485        9     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.97   0.01    0.78     832 K   3047 K    0.73    0.40    0.00    0.00    28000       74        6     61
 SKT    1     0.07   0.12   0.60    1.09     394 M    497 M    0.21    0.24    0.04    0.05    37688    50554      554     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.13   0.30    1.09     394 M    500 M    0.21    0.24    0.04    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   85 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.84 %

 C1 core residency: 15.93 %; C3 core residency: 1.57 %; C6 core residency: 54.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.13 => corresponds to 3.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.00 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.29     219.43       8.99         224.90
 SKT   1    44.95    35.37     307.79      22.01         485.32
---------------------------------------------------------------------------------------------------------------
       *    45.62    35.66     527.22      31.00         484.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/19_02_20_21.33.55/multi_tcp_bi_1_R/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 217f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8904.92 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7051.06 --|
|-- Mem Ch  2: Reads (MB/s):   136.07 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    56.90 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   136.07 --||-- NODE 1 Mem Read (MB/s) :  8904.92 --|
|-- NODE 0 Mem Write(MB/s) :    56.90 --||-- NODE 1 Mem Write(MB/s) :  7051.06 --|
|-- NODE 0 P. Write (T/s):      31184 --||-- NODE 1 P. Write (T/s):     145121 --|
|-- NODE 0 Memory (MB/s):      192.97 --||-- NODE 1 Memory (MB/s):    15955.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9040.98                --|
            |--                System Write Throughput(MB/s):       7107.96                --|
            |--               System Memory Throughput(MB/s):      16148.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22ba
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      38 M       156 K  1530 K   499 K     72 M     0       0  
 1     492          12      25 M   141 M    252       0     694 K
-----------------------------------------------------------------------
 *      38 M       156 K    26 M   142 M     72 M     0     694 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.57        Core1: 111.33        
Core2: 27.72        Core3: 137.03        
Core4: 26.35        Core5: 121.76        
Core6: 24.89        Core7: 81.98        
Core8: 28.84        Core9: 51.80        
Core10: 28.45        Core11: 135.08        
Core12: 29.68        Core13: 158.10        
Core14: 35.26        Core15: 137.84        
Core16: 28.74        Core17: 106.33        
Core18: 36.06        Core19: 83.02        
Core20: 31.82        Core21: 94.14        
Core22: 26.91        Core23: 89.20        
Core24: 13.79        Core25: 101.39        
Core26: 19.16        Core27: 145.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.63
Socket1: 122.43
DDR read Latency(ns)
Socket0: 20434.11
Socket1: 243.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.49        Core1: 110.70        
Core2: 46.25        Core3: 137.01        
Core4: 44.36        Core5: 122.03        
Core6: 37.63        Core7: 80.33        
Core8: 34.28        Core9: 49.79        
Core10: 37.71        Core11: 135.40        
Core12: 39.48        Core13: 151.48        
Core14: 37.91        Core15: 138.28        
Core16: 35.57        Core17: 105.21        
Core18: 37.78        Core19: 82.16        
Core20: 29.21        Core21: 94.46        
Core22: 34.94        Core23: 88.34        
Core24: 30.43        Core25: 101.04        
Core26: 38.14        Core27: 143.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.98
Socket1: 121.70
DDR read Latency(ns)
Socket0: 21470.43
Socket1: 242.71
irq_total: 153895.89313091
cpu_total: 28.59
cpu_0: 2.26
cpu_1: 99.93
cpu_2: 0.53
cpu_3: 98.60
cpu_4: 0.86
cpu_5: 80.32
cpu_6: 0.86
cpu_7: 52.13
cpu_8: 0.27
cpu_9: 2.93
cpu_10: 0.73
cpu_11: 62.37
cpu_12: 0.47
cpu_13: 49.87
cpu_14: 0.20
cpu_15: 84.97
cpu_16: 0.27
cpu_17: 29.79
cpu_18: 0.47
cpu_19: 54.85
cpu_20: 0.73
cpu_21: 36.97
cpu_22: 1.60
cpu_23: 40.96
cpu_24: 0.66
cpu_25: 33.51
cpu_26: 1.46
cpu_27: 61.77
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 183179
enp4s0f1_tx_packets_phy: 198322
Total_tx_packets_phy: 381501
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 1181818038
enp4s0f1_tx_bytes_phy: 1231971791
Total_tx_bytes_phy: 2413789829
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 2638290296
enp4s0f1_rx_bytes_phy: 1977038751
Total_rx_bytes_phy: 4615329047
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 151257
enp4s0f1_tx_packets: 163829
Total_tx_packets: 315086
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 2625049319
enp4s0f1_rx_bytes: 1965752891
Total_rx_bytes: 4590802210
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 1179141963
enp4s0f1_tx_bytes: 1229123201
Total_tx_bytes: 2408265164
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 316765
enp4s0f1_rx_packets: 271387
Total_rx_packets: 588152
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 316769
enp4s0f1_rx_packets_phy: 271374
Total_rx_packets_phy: 588143


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.67        Core1: 108.55        
Core2: 30.57        Core3: 135.34        
Core4: 22.76        Core5: 123.90        
Core6: 21.67        Core7: 80.00        
Core8: 28.37        Core9: 45.75        
Core10: 21.97        Core11: 135.37        
Core12: 26.38        Core13: 153.67        
Core14: 32.05        Core15: 139.04        
Core16: 28.59        Core17: 103.74        
Core18: 35.18        Core19: 80.95        
Core20: 39.75        Core21: 94.78        
Core22: 30.49        Core23: 89.99        
Core24: 32.71        Core25: 98.63        
Core26: 30.37        Core27: 145.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.77
Socket1: 121.70
DDR read Latency(ns)
Socket0: 20118.35
Socket1: 240.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.25        Core1: 110.01        
Core2: 30.41        Core3: 136.90        
Core4: 28.30        Core5: 123.66        
Core6: 26.94        Core7: 80.56        
Core8: 27.23        Core9: 48.00        
Core10: 24.56        Core11: 135.36        
Core12: 31.03        Core13: 154.83        
Core14: 24.57        Core15: 138.66        
Core16: 24.84        Core17: 104.33        
Core18: 34.07        Core19: 81.62        
Core20: 31.47        Core21: 96.15        
Core22: 28.40        Core23: 90.66        
Core24: 18.64        Core25: 101.19        
Core26: 13.33        Core27: 146.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 122.42
DDR read Latency(ns)
Socket0: 20029.62
Socket1: 242.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.21        Core1: 110.96        
Core2: 24.35        Core3: 136.11        
Core4: 25.99        Core5: 122.49        
Core6: 24.64        Core7: 80.95        
Core8: 40.78        Core9: 52.73        
Core10: 30.17        Core11: 134.50        
Core12: 22.71        Core13: 156.74        
Core14: 27.75        Core15: 136.34        
Core16: 25.43        Core17: 107.03        
Core18: 30.64        Core19: 81.82        
Core20: 30.68        Core21: 97.27        
Core22: 29.02        Core23: 90.24        
Core24: 29.80        Core25: 102.68        
Core26: 15.08        Core27: 142.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.73
Socket1: 122.12
DDR read Latency(ns)
Socket0: 20282.62
Socket1: 242.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.75        Core1: 110.74        
Core2: 23.68        Core3: 135.72        
Core4: 25.87        Core5: 122.50        
Core6: 24.66        Core7: 81.78        
Core8: 27.34        Core9: 50.48        
Core10: 18.89        Core11: 136.66        
Core12: 37.20        Core13: 154.07        
Core14: 35.07        Core15: 138.07        
Core16: 28.82        Core17: 108.33        
Core18: 37.24        Core19: 82.81        
Core20: 37.68        Core21: 98.89        
Core22: 29.02        Core23: 91.93        
Core24: 25.62        Core25: 103.95        
Core26: 15.32        Core27: 146.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.24
Socket1: 123.00
DDR read Latency(ns)
Socket0: 20809.18
Socket1: 241.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9507
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413922698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413930970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206970800; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206970800; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207185219; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207185219; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005881603; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4307943; Consumed Joules: 262.94; Watts: 43.78; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 704634; Consumed DRAM Joules: 10.78; DRAM Watts: 1.80
S1P0; QPIClocks: 14413920550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413931034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207077032; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207077032; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206985008; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206985008; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005924118; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6206836; Consumed Joules: 378.84; Watts: 63.08; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 1729892; Consumed DRAM Joules: 26.47; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 265a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     276 K    914 K    0.70    0.11    0.01    0.02     2744        7        0     69
   1    1     0.14   0.11   1.20    1.20      52 M     64 M    0.19    0.22    0.04    0.05     3920     4993       33     57
   2    0     0.04   1.14   0.03    1.10     123 K    673 K    0.82    0.59    0.00    0.00     8624       35        0     68
   3    1     0.07   0.06   1.19    1.20      62 M     73 M    0.16    0.17    0.09    0.11     6608     9770        5     56
   4    0     0.02   1.41   0.02    0.97      67 K    347 K    0.81    0.54    0.00    0.00     2968       12        0     69
   5    1     0.07   0.07   1.03    1.20      48 M     60 M    0.20    0.21    0.07    0.08     3528     4304       62     57
   6    0     0.00   0.75   0.00    0.60      29 K    147 K    0.80    0.38    0.00    0.01     2576        3        0     69
   7    1     0.14   0.20   0.69    1.18      18 M     26 M    0.30    0.32    0.01    0.02     3864     3214      117     57
   8    0     0.00   0.68   0.00    0.60      19 K    115 K    0.83    0.36    0.00    0.01      952        4        1     68
   9    1     0.01   0.60   0.02    0.61     361 K   1378 K    0.74    0.13    0.00    0.01      504        4       10     59
  10    0     0.00   0.67   0.00    0.60      28 K    147 K    0.81    0.38    0.00    0.01      728        2        0     67
  11    1     0.06   0.08   0.79    1.20      36 M     45 M    0.20    0.19    0.06    0.07     2464     2110       23     57
  12    0     0.01   1.46   0.01    0.69      43 K    158 K    0.73    0.38    0.00    0.00      952        3        0     68
  13    1     0.06   0.09   0.64    1.18      26 M     33 M    0.21    0.32    0.04    0.06     2408     3659       30     57
  14    0     0.02   1.54   0.01    0.66      85 K    358 K    0.76    0.33    0.00    0.00      616        7        3     69
  15    1     0.12   0.11   1.08    1.20      41 M     54 M    0.24    0.29    0.03    0.05     1288     3240       26     57
  16    0     0.00   0.56   0.00    0.60      35 K    190 K    0.81    0.27    0.00    0.01      504        2        0     69
  17    1     0.01   0.07   0.21    0.67      16 M     19 M    0.15    0.20    0.11    0.13     1176     2890       29     58
  18    0     0.00   0.67   0.00    0.60      27 K    109 K    0.75    0.29    0.00    0.01      392        2        0     69
  19    1     0.10   0.14   0.69    1.17      20 M     26 M    0.22    0.30    0.02    0.03     1680     4066       20     59
  20    0     0.01   1.19   0.00    0.60      43 K    159 K    0.73    0.35    0.00    0.00     1512        5        1     70
  21    1     0.07   0.18   0.37    0.87      14 M     18 M    0.20    0.28    0.02    0.03      896     2575       24     59
  22    0     0.01   1.58   0.00    0.70      29 K    126 K    0.77    0.35    0.00    0.00     1120        2        0     70
  23    1     0.08   0.18   0.43    0.94      15 M     20 M    0.22    0.32    0.02    0.03     2968     2713       45     60
  24    0     0.00   0.48   0.00    0.60      18 K     95 K    0.81    0.25    0.00    0.01     1008        2        0     70
  25    1     0.03   0.10   0.28    0.75      16 M     20 M    0.20    0.21    0.06    0.07     3136     3403       11     59
  26    0     0.01   1.65   0.01    0.70      34 K    177 K    0.81    0.34    0.00    0.00     2072        4        1     69
  27    1     0.09   0.11   0.76    1.20      28 M     37 M    0.24    0.34    0.03    0.04     2520     2678      122     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.77     863 K   3724 K    0.77    0.39    0.00    0.00    26768       90        5     60
 SKT    1     0.07   0.11   0.67    1.12     399 M    503 M    0.21    0.25    0.04    0.05    36960    49619      557     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.12   0.34    1.12     399 M    507 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:   95 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.37 %

 C1 core residency: 16.35 %; C3 core residency: 0.22 %; C6 core residency: 53.05 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 3.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.04 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   63 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.70     0.29     220.79       9.02         194.54
 SKT   1    44.68    35.52     320.50      22.12         477.68
---------------------------------------------------------------------------------------------------------------
       *    45.38    35.80     541.28      31.13         477.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
