// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sample_HH_
#define _sample_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "k2c_dense.h"
#include "k2c_dense_3.h"
#include "k2c_dense_2.h"
#include "k2c_dense_1.h"
#include "sample_dense_13_oRg6.h"
#include "sample_dense_14_oShg.h"
#include "sample_dense_15_oThq.h"
#include "sample_dense_16_fUhA.h"

namespace ap_rtl {

struct sample : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<7> > dense_13_input_input_array_address0;
    sc_out< sc_logic > dense_13_input_input_array_ce0;
    sc_in< sc_lv<32> > dense_13_input_input_array_q0;
    sc_out< sc_lv<7> > dense_13_input_input_array_address1;
    sc_out< sc_logic > dense_13_input_input_array_ce1;
    sc_in< sc_lv<32> > dense_13_input_input_array_q1;
    sc_in< sc_lv<64> > dense_13_input_input_dim;
    sc_in< sc_lv<64> > dense_13_input_input_numel;
    sc_out< sc_lv<3> > dense_13_input_input_shape_address0;
    sc_out< sc_logic > dense_13_input_input_shape_ce0;
    sc_in< sc_lv<64> > dense_13_input_input_shape_q0;
    sc_out< sc_lv<1> > dense_16_output_arrray_address0;
    sc_out< sc_logic > dense_16_output_arrray_ce0;
    sc_out< sc_logic > dense_16_output_arrray_we0;
    sc_out< sc_lv<32> > dense_16_output_arrray_d0;
    sc_in< sc_lv<32> > dense_16_output_arrray_q0;
    sc_in< sc_lv<64> > dense_16_output_dim;
    sc_in< sc_lv<64> > dense_16_output_numel;
    sc_out< sc_lv<3> > dense_16_output_shape_address0;
    sc_out< sc_logic > dense_16_output_shape_ce0;
    sc_out< sc_logic > dense_16_output_shape_we0;
    sc_out< sc_lv<64> > dense_16_output_shape_d0;
    sc_in< sc_lv<64> > dense_16_output_shape_q0;
    sc_out< sc_lv<3> > dense_16_output_shape_address1;
    sc_out< sc_logic > dense_16_output_shape_ce1;
    sc_out< sc_logic > dense_16_output_shape_we1;
    sc_out< sc_lv<64> > dense_16_output_shape_d1;
    sc_in< sc_lv<64> > dense_16_output_shape_q1;


    // Module declarations
    sample(sc_module_name name);
    SC_HAS_PROCESS(sample);

    ~sample();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sample_dense_13_oRg6* dense_13_output_arra_U;
    sample_dense_14_oShg* dense_14_output_arra_U;
    sample_dense_15_oThq* dense_15_output_arra_U;
    sample_dense_16_fUhA* dense_16_fwork_U;
    k2c_dense* grp_k2c_dense_fu_176;
    k2c_dense_3* grp_k2c_dense_3_fu_200;
    k2c_dense_2* grp_k2c_dense_2_fu_227;
    k2c_dense_1* grp_k2c_dense_1_fu_253;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > dense_13_kernel_dim;
    sc_signal< sc_lv<64> > dense_13_output_nume;
    sc_signal< sc_lv<7> > dense_13_output_arra_address0;
    sc_signal< sc_logic > dense_13_output_arra_ce0;
    sc_signal< sc_logic > dense_13_output_arra_we0;
    sc_signal< sc_lv<32> > dense_13_output_arra_q0;
    sc_signal< sc_logic > dense_13_output_arra_ce1;
    sc_signal< sc_lv<32> > dense_13_output_arra_q1;
    sc_signal< sc_lv<64> > dense_13_output_dim;
    sc_signal< sc_lv<64> > dense_14_kernel_dim;
    sc_signal< sc_lv<64> > dense_14_output_nume;
    sc_signal< sc_lv<5> > dense_14_output_arra_address0;
    sc_signal< sc_logic > dense_14_output_arra_ce0;
    sc_signal< sc_logic > dense_14_output_arra_we0;
    sc_signal< sc_lv<32> > dense_14_output_arra_q0;
    sc_signal< sc_logic > dense_14_output_arra_ce1;
    sc_signal< sc_lv<32> > dense_14_output_arra_q1;
    sc_signal< sc_lv<64> > dense_14_output_dim;
    sc_signal< sc_lv<64> > dense_15_kernel_dim;
    sc_signal< sc_lv<64> > dense_15_output_nume;
    sc_signal< sc_lv<4> > dense_15_output_arra_address0;
    sc_signal< sc_logic > dense_15_output_arra_ce0;
    sc_signal< sc_logic > dense_15_output_arra_we0;
    sc_signal< sc_lv<32> > dense_15_output_arra_q0;
    sc_signal< sc_logic > dense_15_output_arra_ce1;
    sc_signal< sc_lv<32> > dense_15_output_arra_q1;
    sc_signal< sc_lv<64> > dense_15_output_dim;
    sc_signal< sc_lv<64> > dense_16_kernel_dim;
    sc_signal< sc_lv<64> > reg_297;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_1_fu_326_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > reg_303;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > reg_309;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<5> > indvarinc_fu_315_p2;
    sc_signal< sc_lv<5> > dense_16_fwork_address0;
    sc_signal< sc_logic > dense_16_fwork_ce0;
    sc_signal< sc_logic > dense_16_fwork_we0;
    sc_signal< sc_lv<32> > dense_16_fwork_d0;
    sc_signal< sc_lv<32> > dense_16_fwork_q0;
    sc_signal< sc_logic > dense_16_fwork_ce1;
    sc_signal< sc_lv<32> > dense_16_fwork_q1;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_ap_start;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_ap_done;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_ap_idle;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_ap_ready;
    sc_signal< sc_lv<1> > grp_k2c_dense_fu_176_output_array_address0;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_output_array_ce0;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_output_array_we0;
    sc_signal< sc_lv<32> > grp_k2c_dense_fu_176_output_array_d0;
    sc_signal< sc_lv<5> > grp_k2c_dense_fu_176_fwork_address0;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_fwork_ce0;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_fwork_we0;
    sc_signal< sc_lv<32> > grp_k2c_dense_fu_176_fwork_d0;
    sc_signal< sc_lv<5> > grp_k2c_dense_fu_176_fwork_address1;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_fwork_ce1;
    sc_signal< sc_lv<4> > grp_k2c_dense_fu_176_dense_15_output_arra_address0;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_dense_15_output_arra_ce0;
    sc_signal< sc_lv<4> > grp_k2c_dense_fu_176_dense_15_output_arra_address1;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_dense_15_output_arra_ce1;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_ap_start;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_ap_done;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_ap_idle;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_ap_ready;
    sc_signal< sc_lv<7> > grp_k2c_dense_3_fu_200_input_array_address0;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_input_array_ce0;
    sc_signal< sc_lv<7> > grp_k2c_dense_3_fu_200_input_array_address1;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_input_array_ce1;
    sc_signal< sc_lv<3> > grp_k2c_dense_3_fu_200_input_shape_address0;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_input_shape_ce0;
    sc_signal< sc_lv<7> > grp_k2c_dense_3_fu_200_dense_13_output_arra_address0;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_dense_13_output_arra_ce0;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_dense_13_output_arra_we0;
    sc_signal< sc_lv<32> > grp_k2c_dense_3_fu_200_dense_13_output_arra_d0;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_ap_start;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_ap_done;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_ap_idle;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_ap_ready;
    sc_signal< sc_lv<5> > grp_k2c_dense_2_fu_227_dense_14_output_arra_address0;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_dense_14_output_arra_ce0;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_dense_14_output_arra_we0;
    sc_signal< sc_lv<32> > grp_k2c_dense_2_fu_227_dense_14_output_arra_d0;
    sc_signal< sc_lv<7> > grp_k2c_dense_2_fu_227_dense_13_output_arra_address0;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_dense_13_output_arra_ce0;
    sc_signal< sc_lv<7> > grp_k2c_dense_2_fu_227_dense_13_output_arra_address1;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_dense_13_output_arra_ce1;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_ap_start;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_ap_done;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_ap_idle;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_ap_ready;
    sc_signal< sc_lv<4> > grp_k2c_dense_1_fu_253_dense_15_output_arra_address0;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_dense_15_output_arra_ce0;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_dense_15_output_arra_we0;
    sc_signal< sc_lv<32> > grp_k2c_dense_1_fu_253_dense_15_output_arra_d0;
    sc_signal< sc_lv<5> > grp_k2c_dense_1_fu_253_dense_14_output_arra_address0;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_dense_14_output_arra_ce0;
    sc_signal< sc_lv<5> > grp_k2c_dense_1_fu_253_dense_14_output_arra_address1;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_dense_14_output_arra_ce1;
    sc_signal< sc_lv<5> > invdar_reg_165;
    sc_signal< sc_logic > grp_k2c_dense_fu_176_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_k2c_dense_3_fu_200_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_k2c_dense_2_fu_227_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_k2c_dense_1_fu_253_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<64> > tmp_fu_321_p1;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_state8;
    static const sc_lv<9> ap_ST_fsm_state9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_dense_13_input_input_array_address0();
    void thread_dense_13_input_input_array_address1();
    void thread_dense_13_input_input_array_ce0();
    void thread_dense_13_input_input_array_ce1();
    void thread_dense_13_input_input_shape_address0();
    void thread_dense_13_input_input_shape_ce0();
    void thread_dense_13_output_arra_address0();
    void thread_dense_13_output_arra_ce0();
    void thread_dense_13_output_arra_ce1();
    void thread_dense_13_output_arra_we0();
    void thread_dense_14_output_arra_address0();
    void thread_dense_14_output_arra_ce0();
    void thread_dense_14_output_arra_ce1();
    void thread_dense_14_output_arra_we0();
    void thread_dense_15_output_arra_address0();
    void thread_dense_15_output_arra_ce0();
    void thread_dense_15_output_arra_ce1();
    void thread_dense_15_output_arra_we0();
    void thread_dense_16_fwork_address0();
    void thread_dense_16_fwork_ce0();
    void thread_dense_16_fwork_ce1();
    void thread_dense_16_fwork_d0();
    void thread_dense_16_fwork_we0();
    void thread_dense_16_output_arrray_address0();
    void thread_dense_16_output_arrray_ce0();
    void thread_dense_16_output_arrray_d0();
    void thread_dense_16_output_arrray_we0();
    void thread_dense_16_output_shape_address0();
    void thread_dense_16_output_shape_address1();
    void thread_dense_16_output_shape_ce0();
    void thread_dense_16_output_shape_ce1();
    void thread_dense_16_output_shape_d0();
    void thread_dense_16_output_shape_d1();
    void thread_dense_16_output_shape_we0();
    void thread_dense_16_output_shape_we1();
    void thread_grp_k2c_dense_1_fu_253_ap_start();
    void thread_grp_k2c_dense_2_fu_227_ap_start();
    void thread_grp_k2c_dense_3_fu_200_ap_start();
    void thread_grp_k2c_dense_fu_176_ap_start();
    void thread_indvarinc_fu_315_p2();
    void thread_tmp_1_fu_326_p2();
    void thread_tmp_fu_321_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
