// Seed: 1526145769
module module_0 (
    output tri  id_0,
    input  tri1 id_1
    , id_4,
    input  wand id_2
);
  parameter id_5 = 1;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    input tri0 id_5
);
  initial begin : LABEL_0
    $clog2(4);
    ;
  end
  assign id_4 = id_3;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3
  );
  wire id_7;
  final $unsigned(59);
  ;
endmodule
module module_2 #(
    parameter id_6 = 32'd71,
    parameter id_8 = 32'd13
) (
    output uwire id_0,
    input wand id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wand _id_6,
    output supply0 id_7,
    input tri1 _id_8
);
  logic [7:0][id_8  -  -1 : -1] id_10;
  assign id_0 = 1 >> 1;
  wire [1 'h0 : -1] \id_11 ;
  assign id_5 = -1 - \id_11 ;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_2
  );
  assign modCall_1.id_2 = 0;
  assign id_10[(id_6)]  = -1;
endmodule
