*[linux_raw_sys](../index.md) / [ioctl](index.md)*

---

# Module `ioctl`

## Constants

### `FIONREAD`

```rust
const FIONREAD: u32 = 21_531u32;
```

### `FIONBIO`

```rust
const FIONBIO: u32 = 21_537u32;
```

### `FIOCLEX`

```rust
const FIOCLEX: u32 = 21_585u32;
```

### `FIONCLEX`

```rust
const FIONCLEX: u32 = 21_584u32;
```

### `FIOASYNC`

```rust
const FIOASYNC: u32 = 21_586u32;
```

### `FIOQSIZE`

```rust
const FIOQSIZE: u32 = 21_600u32;
```

### `TCXONC`

```rust
const TCXONC: u32 = 21_514u32;
```

### `TCFLSH`

```rust
const TCFLSH: u32 = 21_515u32;
```

### `TIOCSCTTY`

```rust
const TIOCSCTTY: u32 = 21_518u32;
```

### `TIOCSPGRP`

```rust
const TIOCSPGRP: u32 = 21_520u32;
```

### `TIOCOUTQ`

```rust
const TIOCOUTQ: u32 = 21_521u32;
```

### `TIOCSTI`

```rust
const TIOCSTI: u32 = 21_522u32;
```

### `TIOCSWINSZ`

```rust
const TIOCSWINSZ: u32 = 21_524u32;
```

### `TIOCMGET`

```rust
const TIOCMGET: u32 = 21_525u32;
```

### `TIOCMBIS`

```rust
const TIOCMBIS: u32 = 21_526u32;
```

### `TIOCMBIC`

```rust
const TIOCMBIC: u32 = 21_527u32;
```

### `TIOCMSET`

```rust
const TIOCMSET: u32 = 21_528u32;
```

### `TIOCSSOFTCAR`

```rust
const TIOCSSOFTCAR: u32 = 21_530u32;
```

### `TIOCLINUX`

```rust
const TIOCLINUX: u32 = 21_532u32;
```

### `TIOCCONS`

```rust
const TIOCCONS: u32 = 21_533u32;
```

### `TIOCSSERIAL`

```rust
const TIOCSSERIAL: u32 = 21_535u32;
```

### `TIOCPKT`

```rust
const TIOCPKT: u32 = 21_536u32;
```

### `TIOCNOTTY`

```rust
const TIOCNOTTY: u32 = 21_538u32;
```

### `TIOCSETD`

```rust
const TIOCSETD: u32 = 21_539u32;
```

### `TIOCSBRK`

```rust
const TIOCSBRK: u32 = 21_543u32;
```

### `TIOCCBRK`

```rust
const TIOCCBRK: u32 = 21_544u32;
```

### `TIOCSRS485`

```rust
const TIOCSRS485: u32 = 21_551u32;
```

### `TIOCSPTLCK`

```rust
const TIOCSPTLCK: u32 = 1_074_025_521u32;
```

### `TIOCSIG`

```rust
const TIOCSIG: u32 = 1_074_025_526u32;
```

### `TIOCVHANGUP`

```rust
const TIOCVHANGUP: u32 = 21_559u32;
```

### `TIOCSERCONFIG`

```rust
const TIOCSERCONFIG: u32 = 21_587u32;
```

### `TIOCSERGWILD`

```rust
const TIOCSERGWILD: u32 = 21_588u32;
```

### `TIOCSERSWILD`

```rust
const TIOCSERSWILD: u32 = 21_589u32;
```

### `TIOCSLCKTRMIOS`

```rust
const TIOCSLCKTRMIOS: u32 = 21_591u32;
```

### `TIOCSERGSTRUCT`

```rust
const TIOCSERGSTRUCT: u32 = 21_592u32;
```

### `TIOCSERGETLSR`

```rust
const TIOCSERGETLSR: u32 = 21_593u32;
```

### `TIOCSERGETMULTI`

```rust
const TIOCSERGETMULTI: u32 = 21_594u32;
```

### `TIOCSERSETMULTI`

```rust
const TIOCSERSETMULTI: u32 = 21_595u32;
```

### `TIOCMIWAIT`

```rust
const TIOCMIWAIT: u32 = 21_596u32;
```

### `TCGETS`

```rust
const TCGETS: u32 = 21_505u32;
```

### `TCGETA`

```rust
const TCGETA: u32 = 21_509u32;
```

### `TCSBRK`

```rust
const TCSBRK: u32 = 21_513u32;
```

### `TCSBRKP`

```rust
const TCSBRKP: u32 = 21_541u32;
```

### `TCSETA`

```rust
const TCSETA: u32 = 21_510u32;
```

### `TCSETAF`

```rust
const TCSETAF: u32 = 21_512u32;
```

### `TCSETAW`

```rust
const TCSETAW: u32 = 21_511u32;
```

### `TIOCEXCL`

```rust
const TIOCEXCL: u32 = 21_516u32;
```

### `TIOCNXCL`

```rust
const TIOCNXCL: u32 = 21_517u32;
```

### `TIOCGDEV`

```rust
const TIOCGDEV: u32 = 2_147_767_346u32;
```

### `TIOCGEXCL`

```rust
const TIOCGEXCL: u32 = 2_147_767_360u32;
```

### `TIOCGICOUNT`

```rust
const TIOCGICOUNT: u32 = 21_597u32;
```

### `TIOCGLCKTRMIOS`

```rust
const TIOCGLCKTRMIOS: u32 = 21_590u32;
```

### `TIOCGPGRP`

```rust
const TIOCGPGRP: u32 = 21_519u32;
```

### `TIOCGPKT`

```rust
const TIOCGPKT: u32 = 2_147_767_352u32;
```

### `TIOCGPTLCK`

```rust
const TIOCGPTLCK: u32 = 2_147_767_353u32;
```

### `TIOCGPTN`

```rust
const TIOCGPTN: u32 = 2_147_767_344u32;
```

### `TIOCGPTPEER`

```rust
const TIOCGPTPEER: u32 = 21_569u32;
```

### `TIOCGRS485`

```rust
const TIOCGRS485: u32 = 21_550u32;
```

### `TIOCGSERIAL`

```rust
const TIOCGSERIAL: u32 = 21_534u32;
```

### `TIOCGSID`

```rust
const TIOCGSID: u32 = 21_545u32;
```

### `TIOCGSOFTCAR`

```rust
const TIOCGSOFTCAR: u32 = 21_529u32;
```

### `TIOCGWINSZ`

```rust
const TIOCGWINSZ: u32 = 21_523u32;
```

### `TCGETS2`

```rust
const TCGETS2: u32 = 2_150_388_778u32;
```

### `TCGETX`

```rust
const TCGETX: u32 = 21_554u32;
```

### `TCSETS`

```rust
const TCSETS: u32 = 21_506u32;
```

### `TCSETS2`

```rust
const TCSETS2: u32 = 1_076_646_955u32;
```

### `TCSETSF`

```rust
const TCSETSF: u32 = 21_508u32;
```

### `TCSETSF2`

```rust
const TCSETSF2: u32 = 1_076_646_957u32;
```

### `TCSETSW`

```rust
const TCSETSW: u32 = 21_507u32;
```

### `TCSETSW2`

```rust
const TCSETSW2: u32 = 1_076_646_956u32;
```

### `TCSETX`

```rust
const TCSETX: u32 = 21_555u32;
```

### `TCSETXF`

```rust
const TCSETXF: u32 = 21_556u32;
```

### `TCSETXW`

```rust
const TCSETXW: u32 = 21_557u32;
```

### `TIOCGETD`

```rust
const TIOCGETD: u32 = 21_540u32;
```

### `MTIOCGET`

```rust
const MTIOCGET: u32 = 2_150_657_282u32;
```

### `BLKSSZGET`

```rust
const BLKSSZGET: u32 = 4_712u32;
```

### `BLKPBSZGET`

```rust
const BLKPBSZGET: u32 = 4_731u32;
```

### `BLKROSET`

```rust
const BLKROSET: u32 = 4_701u32;
```

### `BLKROGET`

```rust
const BLKROGET: u32 = 4_702u32;
```

### `BLKRRPART`

```rust
const BLKRRPART: u32 = 4_703u32;
```

### `BLKGETSIZE`

```rust
const BLKGETSIZE: u32 = 4_704u32;
```

### `BLKFLSBUF`

```rust
const BLKFLSBUF: u32 = 4_705u32;
```

### `BLKRASET`

```rust
const BLKRASET: u32 = 4_706u32;
```

### `BLKRAGET`

```rust
const BLKRAGET: u32 = 4_707u32;
```

### `BLKFRASET`

```rust
const BLKFRASET: u32 = 4_708u32;
```

### `BLKFRAGET`

```rust
const BLKFRAGET: u32 = 4_709u32;
```

### `BLKSECTSET`

```rust
const BLKSECTSET: u32 = 4_710u32;
```

### `BLKSECTGET`

```rust
const BLKSECTGET: u32 = 4_711u32;
```

### `BLKPG`

```rust
const BLKPG: u32 = 4_713u32;
```

### `BLKBSZGET`

```rust
const BLKBSZGET: u32 = 2_148_012_656u32;
```

### `BLKBSZSET`

```rust
const BLKBSZSET: u32 = 1_074_270_833u32;
```

### `BLKGETSIZE64`

```rust
const BLKGETSIZE64: u32 = 2_148_012_658u32;
```

### `BLKTRACESETUP`

```rust
const BLKTRACESETUP: u32 = 3_225_948_787u32;
```

### `BLKTRACESTART`

```rust
const BLKTRACESTART: u32 = 4_724u32;
```

### `BLKTRACESTOP`

```rust
const BLKTRACESTOP: u32 = 4_725u32;
```

### `BLKTRACETEARDOWN`

```rust
const BLKTRACETEARDOWN: u32 = 4_726u32;
```

### `BLKDISCARD`

```rust
const BLKDISCARD: u32 = 4_727u32;
```

### `BLKIOMIN`

```rust
const BLKIOMIN: u32 = 4_728u32;
```

### `BLKIOOPT`

```rust
const BLKIOOPT: u32 = 4_729u32;
```

### `BLKALIGNOFF`

```rust
const BLKALIGNOFF: u32 = 4_730u32;
```

### `BLKDISCARDZEROES`

```rust
const BLKDISCARDZEROES: u32 = 4_732u32;
```

### `BLKSECDISCARD`

```rust
const BLKSECDISCARD: u32 = 4_733u32;
```

### `BLKROTATIONAL`

```rust
const BLKROTATIONAL: u32 = 4_734u32;
```

### `BLKZEROOUT`

```rust
const BLKZEROOUT: u32 = 4_735u32;
```

### `FIEMAP_MAX_OFFSET`

```rust
const FIEMAP_MAX_OFFSET: i32 = -1i32;
```

### `FIEMAP_FLAG_SYNC`

```rust
const FIEMAP_FLAG_SYNC: u32 = 1u32;
```

### `FIEMAP_FLAG_XATTR`

```rust
const FIEMAP_FLAG_XATTR: u32 = 2u32;
```

### `FIEMAP_FLAG_CACHE`

```rust
const FIEMAP_FLAG_CACHE: u32 = 4u32;
```

### `FIEMAP_FLAGS_COMPAT`

```rust
const FIEMAP_FLAGS_COMPAT: u32 = 3u32;
```

### `FIEMAP_EXTENT_LAST`

```rust
const FIEMAP_EXTENT_LAST: u32 = 1u32;
```

### `FIEMAP_EXTENT_UNKNOWN`

```rust
const FIEMAP_EXTENT_UNKNOWN: u32 = 2u32;
```

### `FIEMAP_EXTENT_DELALLOC`

```rust
const FIEMAP_EXTENT_DELALLOC: u32 = 4u32;
```

### `FIEMAP_EXTENT_ENCODED`

```rust
const FIEMAP_EXTENT_ENCODED: u32 = 8u32;
```

### `FIEMAP_EXTENT_DATA_ENCRYPTED`

```rust
const FIEMAP_EXTENT_DATA_ENCRYPTED: u32 = 128u32;
```

### `FIEMAP_EXTENT_NOT_ALIGNED`

```rust
const FIEMAP_EXTENT_NOT_ALIGNED: u32 = 256u32;
```

### `FIEMAP_EXTENT_DATA_INLINE`

```rust
const FIEMAP_EXTENT_DATA_INLINE: u32 = 512u32;
```

### `FIEMAP_EXTENT_DATA_TAIL`

```rust
const FIEMAP_EXTENT_DATA_TAIL: u32 = 1_024u32;
```

### `FIEMAP_EXTENT_UNWRITTEN`

```rust
const FIEMAP_EXTENT_UNWRITTEN: u32 = 2_048u32;
```

### `FIEMAP_EXTENT_MERGED`

```rust
const FIEMAP_EXTENT_MERGED: u32 = 4_096u32;
```

### `FIEMAP_EXTENT_SHARED`

```rust
const FIEMAP_EXTENT_SHARED: u32 = 8_192u32;
```

### `UFFDIO_REGISTER`

```rust
const UFFDIO_REGISTER: u32 = 3_223_366_144u32;
```

### `UFFDIO_UNREGISTER`

```rust
const UFFDIO_UNREGISTER: u32 = 2_148_575_745u32;
```

### `UFFDIO_WAKE`

```rust
const UFFDIO_WAKE: u32 = 2_148_575_746u32;
```

### `UFFDIO_COPY`

```rust
const UFFDIO_COPY: u32 = 3_223_890_435u32;
```

### `UFFDIO_ZEROPAGE`

```rust
const UFFDIO_ZEROPAGE: u32 = 3_223_366_148u32;
```

### `UFFDIO_WRITEPROTECT`

```rust
const UFFDIO_WRITEPROTECT: u32 = 3_222_841_862u32;
```

### `UFFDIO_API`

```rust
const UFFDIO_API: u32 = 3_222_841_919u32;
```

### `NS_GET_USERNS`

```rust
const NS_GET_USERNS: u32 = 46_849u32;
```

### `NS_GET_PARENT`

```rust
const NS_GET_PARENT: u32 = 46_850u32;
```

### `NS_GET_NSTYPE`

```rust
const NS_GET_NSTYPE: u32 = 46_851u32;
```

### `KDGETLED`

```rust
const KDGETLED: u32 = 19_249u32;
```

### `KDSETLED`

```rust
const KDSETLED: u32 = 19_250u32;
```

### `KDGKBLED`

```rust
const KDGKBLED: u32 = 19_300u32;
```

### `KDSKBLED`

```rust
const KDSKBLED: u32 = 19_301u32;
```

### `KDGKBTYPE`

```rust
const KDGKBTYPE: u32 = 19_251u32;
```

### `KDADDIO`

```rust
const KDADDIO: u32 = 19_252u32;
```

### `KDDELIO`

```rust
const KDDELIO: u32 = 19_253u32;
```

### `KDENABIO`

```rust
const KDENABIO: u32 = 19_254u32;
```

### `KDDISABIO`

```rust
const KDDISABIO: u32 = 19_255u32;
```

### `KDSETMODE`

```rust
const KDSETMODE: u32 = 19_258u32;
```

### `KDGETMODE`

```rust
const KDGETMODE: u32 = 19_259u32;
```

### `KDMKTONE`

```rust
const KDMKTONE: u32 = 19_248u32;
```

### `KIOCSOUND`

```rust
const KIOCSOUND: u32 = 19_247u32;
```

### `GIO_CMAP`

```rust
const GIO_CMAP: u32 = 19_312u32;
```

### `PIO_CMAP`

```rust
const PIO_CMAP: u32 = 19_313u32;
```

### `GIO_FONT`

```rust
const GIO_FONT: u32 = 19_296u32;
```

### `GIO_FONTX`

```rust
const GIO_FONTX: u32 = 19_307u32;
```

### `PIO_FONT`

```rust
const PIO_FONT: u32 = 19_297u32;
```

### `PIO_FONTX`

```rust
const PIO_FONTX: u32 = 19_308u32;
```

### `PIO_FONTRESET`

```rust
const PIO_FONTRESET: u32 = 19_309u32;
```

### `GIO_SCRNMAP`

```rust
const GIO_SCRNMAP: u32 = 19_264u32;
```

### `GIO_UNISCRNMAP`

```rust
const GIO_UNISCRNMAP: u32 = 19_305u32;
```

### `PIO_SCRNMAP`

```rust
const PIO_SCRNMAP: u32 = 19_265u32;
```

### `PIO_UNISCRNMAP`

```rust
const PIO_UNISCRNMAP: u32 = 19_306u32;
```

### `GIO_UNIMAP`

```rust
const GIO_UNIMAP: u32 = 19_302u32;
```

### `PIO_UNIMAP`

```rust
const PIO_UNIMAP: u32 = 19_303u32;
```

### `PIO_UNIMAPCLR`

```rust
const PIO_UNIMAPCLR: u32 = 19_304u32;
```

### `KDGKBMODE`

```rust
const KDGKBMODE: u32 = 19_268u32;
```

### `KDSKBMODE`

```rust
const KDSKBMODE: u32 = 19_269u32;
```

### `KDGKBMETA`

```rust
const KDGKBMETA: u32 = 19_298u32;
```

### `KDSKBMETA`

```rust
const KDSKBMETA: u32 = 19_299u32;
```

### `KDGKBENT`

```rust
const KDGKBENT: u32 = 19_270u32;
```

### `KDSKBENT`

```rust
const KDSKBENT: u32 = 19_271u32;
```

### `KDGKBSENT`

```rust
const KDGKBSENT: u32 = 19_272u32;
```

### `KDSKBSENT`

```rust
const KDSKBSENT: u32 = 19_273u32;
```

### `KDGKBDIACR`

```rust
const KDGKBDIACR: u32 = 19_274u32;
```

### `KDGETKEYCODE`

```rust
const KDGETKEYCODE: u32 = 19_276u32;
```

### `KDSETKEYCODE`

```rust
const KDSETKEYCODE: u32 = 19_277u32;
```

### `KDSIGACCEPT`

```rust
const KDSIGACCEPT: u32 = 19_278u32;
```

### `VT_OPENQRY`

```rust
const VT_OPENQRY: u32 = 22_016u32;
```

### `VT_GETMODE`

```rust
const VT_GETMODE: u32 = 22_017u32;
```

### `VT_SETMODE`

```rust
const VT_SETMODE: u32 = 22_018u32;
```

### `VT_GETSTATE`

```rust
const VT_GETSTATE: u32 = 22_019u32;
```

### `VT_RELDISP`

```rust
const VT_RELDISP: u32 = 22_021u32;
```

### `VT_ACTIVATE`

```rust
const VT_ACTIVATE: u32 = 22_022u32;
```

### `VT_WAITACTIVE`

```rust
const VT_WAITACTIVE: u32 = 22_023u32;
```

### `VT_DISALLOCATE`

```rust
const VT_DISALLOCATE: u32 = 22_024u32;
```

### `VT_RESIZE`

```rust
const VT_RESIZE: u32 = 22_025u32;
```

### `VT_RESIZEX`

```rust
const VT_RESIZEX: u32 = 22_026u32;
```

### `FIOSETOWN`

```rust
const FIOSETOWN: u32 = 35_073u32;
```

### `SIOCSPGRP`

```rust
const SIOCSPGRP: u32 = 35_074u32;
```

### `FIOGETOWN`

```rust
const FIOGETOWN: u32 = 35_075u32;
```

### `SIOCGPGRP`

```rust
const SIOCGPGRP: u32 = 35_076u32;
```

### `SIOCATMARK`

```rust
const SIOCATMARK: u32 = 35_077u32;
```

### `SIOCGSTAMP`

```rust
const SIOCGSTAMP: u32 = 35_078u32;
```

### `TIOCINQ`

```rust
const TIOCINQ: u32 = 21_531u32;
```

### `SIOCADDRT`

```rust
const SIOCADDRT: u32 = 35_083u32;
```

### `SIOCDELRT`

```rust
const SIOCDELRT: u32 = 35_084u32;
```

### `SIOCGIFNAME`

```rust
const SIOCGIFNAME: u32 = 35_088u32;
```

### `SIOCSIFLINK`

```rust
const SIOCSIFLINK: u32 = 35_089u32;
```

### `SIOCGIFCONF`

```rust
const SIOCGIFCONF: u32 = 35_090u32;
```

### `SIOCGIFFLAGS`

```rust
const SIOCGIFFLAGS: u32 = 35_091u32;
```

### `SIOCSIFFLAGS`

```rust
const SIOCSIFFLAGS: u32 = 35_092u32;
```

### `SIOCGIFADDR`

```rust
const SIOCGIFADDR: u32 = 35_093u32;
```

### `SIOCSIFADDR`

```rust
const SIOCSIFADDR: u32 = 35_094u32;
```

### `SIOCGIFDSTADDR`

```rust
const SIOCGIFDSTADDR: u32 = 35_095u32;
```

### `SIOCSIFDSTADDR`

```rust
const SIOCSIFDSTADDR: u32 = 35_096u32;
```

### `SIOCGIFBRDADDR`

```rust
const SIOCGIFBRDADDR: u32 = 35_097u32;
```

### `SIOCSIFBRDADDR`

```rust
const SIOCSIFBRDADDR: u32 = 35_098u32;
```

### `SIOCGIFNETMASK`

```rust
const SIOCGIFNETMASK: u32 = 35_099u32;
```

### `SIOCSIFNETMASK`

```rust
const SIOCSIFNETMASK: u32 = 35_100u32;
```

### `SIOCGIFMETRIC`

```rust
const SIOCGIFMETRIC: u32 = 35_101u32;
```

### `SIOCSIFMETRIC`

```rust
const SIOCSIFMETRIC: u32 = 35_102u32;
```

### `SIOCGIFMEM`

```rust
const SIOCGIFMEM: u32 = 35_103u32;
```

### `SIOCSIFMEM`

```rust
const SIOCSIFMEM: u32 = 35_104u32;
```

### `SIOCGIFMTU`

```rust
const SIOCGIFMTU: u32 = 35_105u32;
```

### `SIOCSIFMTU`

```rust
const SIOCSIFMTU: u32 = 35_106u32;
```

### `SIOCSIFHWADDR`

```rust
const SIOCSIFHWADDR: u32 = 35_108u32;
```

### `SIOCGIFENCAP`

```rust
const SIOCGIFENCAP: u32 = 35_109u32;
```

### `SIOCSIFENCAP`

```rust
const SIOCSIFENCAP: u32 = 35_110u32;
```

### `SIOCGIFHWADDR`

```rust
const SIOCGIFHWADDR: u32 = 35_111u32;
```

### `SIOCGIFSLAVE`

```rust
const SIOCGIFSLAVE: u32 = 35_113u32;
```

### `SIOCSIFSLAVE`

```rust
const SIOCSIFSLAVE: u32 = 35_120u32;
```

### `SIOCADDMULTI`

```rust
const SIOCADDMULTI: u32 = 35_121u32;
```

### `SIOCDELMULTI`

```rust
const SIOCDELMULTI: u32 = 35_122u32;
```

### `SIOCDARP`

```rust
const SIOCDARP: u32 = 35_155u32;
```

### `SIOCGARP`

```rust
const SIOCGARP: u32 = 35_156u32;
```

### `SIOCSARP`

```rust
const SIOCSARP: u32 = 35_157u32;
```

### `SIOCDRARP`

```rust
const SIOCDRARP: u32 = 35_168u32;
```

### `SIOCGRARP`

```rust
const SIOCGRARP: u32 = 35_169u32;
```

### `SIOCSRARP`

```rust
const SIOCSRARP: u32 = 35_170u32;
```

### `SIOCGIFMAP`

```rust
const SIOCGIFMAP: u32 = 35_184u32;
```

### `SIOCSIFMAP`

```rust
const SIOCSIFMAP: u32 = 35_185u32;
```

### `SIOCRTMSG`

```rust
const SIOCRTMSG: u32 = 35_085u32;
```

### `SIOCSIFNAME`

```rust
const SIOCSIFNAME: u32 = 35_107u32;
```

### `SIOCGIFINDEX`

```rust
const SIOCGIFINDEX: u32 = 35_123u32;
```

### `SIOGIFINDEX`

```rust
const SIOGIFINDEX: u32 = 35_123u32;
```

### `SIOCSIFPFLAGS`

```rust
const SIOCSIFPFLAGS: u32 = 35_124u32;
```

### `SIOCGIFPFLAGS`

```rust
const SIOCGIFPFLAGS: u32 = 35_125u32;
```

### `SIOCDIFADDR`

```rust
const SIOCDIFADDR: u32 = 35_126u32;
```

### `SIOCSIFHWBROADCAST`

```rust
const SIOCSIFHWBROADCAST: u32 = 35_127u32;
```

### `SIOCGIFCOUNT`

```rust
const SIOCGIFCOUNT: u32 = 35_128u32;
```

### `SIOCGIFBR`

```rust
const SIOCGIFBR: u32 = 35_136u32;
```

### `SIOCSIFBR`

```rust
const SIOCSIFBR: u32 = 35_137u32;
```

### `SIOCGIFTXQLEN`

```rust
const SIOCGIFTXQLEN: u32 = 35_138u32;
```

### `SIOCSIFTXQLEN`

```rust
const SIOCSIFTXQLEN: u32 = 35_139u32;
```

### `SIOCADDDLCI`

```rust
const SIOCADDDLCI: u32 = 35_200u32;
```

### `SIOCDELDLCI`

```rust
const SIOCDELDLCI: u32 = 35_201u32;
```

### `SIOCDEVPRIVATE`

```rust
const SIOCDEVPRIVATE: u32 = 35_312u32;
```

### `SIOCPROTOPRIVATE`

```rust
const SIOCPROTOPRIVATE: u32 = 35_296u32;
```

### `FIBMAP`

```rust
const FIBMAP: u32 = 1u32;
```

### `FIGETBSZ`

```rust
const FIGETBSZ: u32 = 2u32;
```

### `FIFREEZE`

```rust
const FIFREEZE: u32 = 3_221_510_263u32;
```

### `FITHAW`

```rust
const FITHAW: u32 = 3_221_510_264u32;
```

### `FITRIM`

```rust
const FITRIM: u32 = 3_222_820_985u32;
```

### `FICLONE`

```rust
const FICLONE: u32 = 1_074_041_865u32;
```

### `FICLONERANGE`

```rust
const FICLONERANGE: u32 = 1_075_876_877u32;
```

### `FIDEDUPERANGE`

```rust
const FIDEDUPERANGE: u32 = 3_222_836_278u32;
```

### `FS_IOC_GETFLAGS`

```rust
const FS_IOC_GETFLAGS: u32 = 2_148_034_049u32;
```

### `FS_IOC_SETFLAGS`

```rust
const FS_IOC_SETFLAGS: u32 = 1_074_292_226u32;
```

### `FS_IOC_GETVERSION`

```rust
const FS_IOC_GETVERSION: u32 = 2_148_038_145u32;
```

### `FS_IOC_SETVERSION`

```rust
const FS_IOC_SETVERSION: u32 = 1_074_296_322u32;
```

### `FS_IOC_FIEMAP`

```rust
const FS_IOC_FIEMAP: u32 = 3_223_348_747u32;
```

### `FS_IOC32_GETFLAGS`

```rust
const FS_IOC32_GETFLAGS: u32 = 2_147_771_905u32;
```

### `FS_IOC32_SETFLAGS`

```rust
const FS_IOC32_SETFLAGS: u32 = 1_074_030_082u32;
```

### `FS_IOC32_GETVERSION`

```rust
const FS_IOC32_GETVERSION: u32 = 2_147_776_001u32;
```

### `FS_IOC32_SETVERSION`

```rust
const FS_IOC32_SETVERSION: u32 = 1_074_034_178u32;
```

### `FS_IOC_FSGETXATTR`

```rust
const FS_IOC_FSGETXATTR: u32 = 2_149_341_215u32;
```

### `FS_IOC_FSSETXATTR`

```rust
const FS_IOC_FSSETXATTR: u32 = 1_075_599_392u32;
```

### `FS_IOC_GETFSLABEL`

```rust
const FS_IOC_GETFSLABEL: u32 = 2_164_298_801u32;
```

### `FS_IOC_SETFSLABEL`

```rust
const FS_IOC_SETFSLABEL: u32 = 1_090_556_978u32;
```

### `EXT4_IOC_GETVERSION`

```rust
const EXT4_IOC_GETVERSION: u32 = 2_148_034_051u32;
```

### `EXT4_IOC_SETVERSION`

```rust
const EXT4_IOC_SETVERSION: u32 = 1_074_292_228u32;
```

### `EXT4_IOC_GETVERSION_OLD`

```rust
const EXT4_IOC_GETVERSION_OLD: u32 = 2_148_038_145u32;
```

### `EXT4_IOC_SETVERSION_OLD`

```rust
const EXT4_IOC_SETVERSION_OLD: u32 = 1_074_296_322u32;
```

### `EXT4_IOC_GETRSVSZ`

```rust
const EXT4_IOC_GETRSVSZ: u32 = 2_148_034_053u32;
```

### `EXT4_IOC_SETRSVSZ`

```rust
const EXT4_IOC_SETRSVSZ: u32 = 1_074_292_230u32;
```

### `EXT4_IOC_GROUP_EXTEND`

```rust
const EXT4_IOC_GROUP_EXTEND: u32 = 1_074_292_231u32;
```

### `EXT4_IOC_MIGRATE`

```rust
const EXT4_IOC_MIGRATE: u32 = 26_121u32;
```

### `EXT4_IOC_ALLOC_DA_BLKS`

```rust
const EXT4_IOC_ALLOC_DA_BLKS: u32 = 26_124u32;
```

### `EXT4_IOC_RESIZE_FS`

```rust
const EXT4_IOC_RESIZE_FS: u32 = 1_074_292_240u32;
```

### `EXT4_IOC_SWAP_BOOT`

```rust
const EXT4_IOC_SWAP_BOOT: u32 = 26_129u32;
```

### `EXT4_IOC_PRECACHE_EXTENTS`

```rust
const EXT4_IOC_PRECACHE_EXTENTS: u32 = 26_130u32;
```

### `EXT4_IOC_CLEAR_ES_CACHE`

```rust
const EXT4_IOC_CLEAR_ES_CACHE: u32 = 26_152u32;
```

### `EXT4_IOC_GETSTATE`

```rust
const EXT4_IOC_GETSTATE: u32 = 1_074_030_121u32;
```

### `EXT4_IOC_GET_ES_CACHE`

```rust
const EXT4_IOC_GET_ES_CACHE: u32 = 3_223_348_778u32;
```

### `EXT4_IOC_CHECKPOINT`

```rust
const EXT4_IOC_CHECKPOINT: u32 = 1_074_030_123u32;
```

### `EXT4_IOC_SHUTDOWN`

```rust
const EXT4_IOC_SHUTDOWN: u32 = 2_147_768_445u32;
```

### `EXT4_IOC32_GETVERSION`

```rust
const EXT4_IOC32_GETVERSION: u32 = 2_147_771_907u32;
```

### `EXT4_IOC32_SETVERSION`

```rust
const EXT4_IOC32_SETVERSION: u32 = 1_074_030_084u32;
```

### `EXT4_IOC32_GETRSVSZ`

```rust
const EXT4_IOC32_GETRSVSZ: u32 = 2_147_771_909u32;
```

### `EXT4_IOC32_SETRSVSZ`

```rust
const EXT4_IOC32_SETRSVSZ: u32 = 1_074_030_086u32;
```

### `EXT4_IOC32_GROUP_EXTEND`

```rust
const EXT4_IOC32_GROUP_EXTEND: u32 = 1_074_030_087u32;
```

### `EXT4_IOC32_GETVERSION_OLD`

```rust
const EXT4_IOC32_GETVERSION_OLD: u32 = 2_147_776_001u32;
```

### `EXT4_IOC32_SETVERSION_OLD`

```rust
const EXT4_IOC32_SETVERSION_OLD: u32 = 1_074_034_178u32;
```

### `VIDIOC_SUBDEV_QUERYSTD`

```rust
const VIDIOC_SUBDEV_QUERYSTD: u32 = 2_148_030_015u32;
```

### `AUTOFS_DEV_IOCTL_CLOSEMOUNT`

```rust
const AUTOFS_DEV_IOCTL_CLOSEMOUNT: u32 = 3_222_836_085u32;
```

### `LIRC_SET_SEND_CARRIER`

```rust
const LIRC_SET_SEND_CARRIER: u32 = 1_074_030_867u32;
```

### `AUTOFS_IOC_PROTOSUBVER`

```rust
const AUTOFS_IOC_PROTOSUBVER: u32 = 2_147_783_527u32;
```

### `PTP_SYS_OFFSET_PRECISE`

```rust
const PTP_SYS_OFFSET_PRECISE: u32 = 3_225_435_400u32;
```

### `FSI_SCOM_WRITE`

```rust
const FSI_SCOM_WRITE: u32 = 3_223_352_066u32;
```

### `ATM_GETCIRANGE`

```rust
const ATM_GETCIRANGE: u32 = 1_074_815_370u32;
```

### `DMA_BUF_SET_NAME_B`

```rust
const DMA_BUF_SET_NAME_B: u32 = 1_074_291_201u32;
```

### `RIO_CM_EP_GET_LIST_SIZE`

```rust
const RIO_CM_EP_GET_LIST_SIZE: u32 = 3_221_512_961u32;
```

### `TUNSETPERSIST`

```rust
const TUNSETPERSIST: u32 = 1_074_025_675u32;
```

### `FS_IOC_GET_ENCRYPTION_POLICY`

```rust
const FS_IOC_GET_ENCRYPTION_POLICY: u32 = 1_074_554_389u32;
```

### `CEC_RECEIVE`

```rust
const CEC_RECEIVE: u32 = 3_224_920_326u32;
```

### `MGSL_IOCGPARAMS`

```rust
const MGSL_IOCGPARAMS: u32 = 2_150_657_281u32;
```

### `ENI_SETMULT`

```rust
const ENI_SETMULT: u32 = 1_074_815_335u32;
```

### `RIO_GET_EVENT_MASK`

```rust
const RIO_GET_EVENT_MASK: u32 = 2_147_773_710u32;
```

### `LIRC_GET_MAX_TIMEOUT`

```rust
const LIRC_GET_MAX_TIMEOUT: u32 = 2_147_772_681u32;
```

### `USBDEVFS_CLAIMINTERFACE`

```rust
const USBDEVFS_CLAIMINTERFACE: u32 = 2_147_767_567u32;
```

### `CHIOMOVE`

```rust
const CHIOMOVE: u32 = 1_075_077_889u32;
```

### `SONYPI_IOCGBATFLAGS`

```rust
const SONYPI_IOCGBATFLAGS: u32 = 2_147_579_399u32;
```

### `BTRFS_IOC_SYNC`

```rust
const BTRFS_IOC_SYNC: u32 = 37_896u32;
```

### `VIDIOC_TRY_FMT`

```rust
const VIDIOC_TRY_FMT: u32 = 3_234_879_040u32;
```

### `LIRC_SET_REC_MODE`

```rust
const LIRC_SET_REC_MODE: u32 = 1_074_030_866u32;
```

### `VIDIOC_DQEVENT`

```rust
const VIDIOC_DQEVENT: u32 = 2_156_418_649u32;
```

### `RPMSG_DESTROY_EPT_IOCTL`

```rust
const RPMSG_DESTROY_EPT_IOCTL: u32 = 46_338u32;
```

### `UVCIOC_CTRL_MAP`

```rust
const UVCIOC_CTRL_MAP: u32 = 3_227_546_912u32;
```

### `VHOST_SET_BACKEND_FEATURES`

```rust
const VHOST_SET_BACKEND_FEATURES: u32 = 1_074_310_949u32;
```

### `VHOST_VSOCK_SET_GUEST_CID`

```rust
const VHOST_VSOCK_SET_GUEST_CID: u32 = 1_074_311_008u32;
```

### `UI_SET_KEYBIT`

```rust
const UI_SET_KEYBIT: u32 = 1_074_025_829u32;
```

### `LIRC_SET_REC_TIMEOUT`

```rust
const LIRC_SET_REC_TIMEOUT: u32 = 1_074_030_872u32;
```

### `FS_IOC_GET_ENCRYPTION_KEY_STATUS`

```rust
const FS_IOC_GET_ENCRYPTION_KEY_STATUS: u32 = 3_229_640_218u32;
```

### `BTRFS_IOC_TREE_SEARCH_V2`

```rust
const BTRFS_IOC_TREE_SEARCH_V2: u32 = 3_228_603_409u32;
```

### `VHOST_SET_VRING_BASE`

```rust
const VHOST_SET_VRING_BASE: u32 = 1_074_310_930u32;
```

### `RIO_ENABLE_DOORBELL_RANGE`

```rust
const RIO_ENABLE_DOORBELL_RANGE: u32 = 1_074_294_025u32;
```

### `VIDIOC_TRY_EXT_CTRLS`

```rust
const VIDIOC_TRY_EXT_CTRLS: u32 = 3_223_344_713u32;
```

### `LIRC_GET_REC_MODE`

```rust
const LIRC_GET_REC_MODE: u32 = 2_147_772_674u32;
```

### `PPGETTIME`

```rust
const PPGETTIME: u32 = 2_148_561_045u32;
```

### `BTRFS_IOC_RM_DEV`

```rust
const BTRFS_IOC_RM_DEV: u32 = 1_342_215_179u32;
```

### `ATM_SETBACKEND`

```rust
const ATM_SETBACKEND: u32 = 1_073_897_970u32;
```

### `FSL_HV_IOCTL_PARTITION_START`

```rust
const FSL_HV_IOCTL_PARTITION_START: u32 = 3_222_318_851u32;
```

### `FBIO_WAITEVENT`

```rust
const FBIO_WAITEVENT: u32 = 18_056u32;
```

### `SWITCHTEC_IOCTL_PORT_TO_PFF`

```rust
const SWITCHTEC_IOCTL_PORT_TO_PFF: u32 = 3_222_034_245u32;
```

### `NVME_IOCTL_IO_CMD`

```rust
const NVME_IOCTL_IO_CMD: u32 = 3_225_964_099u32;
```

### `IPMICTL_RECEIVE_MSG_TRUNC`

```rust
const IPMICTL_RECEIVE_MSG_TRUNC: u32 = 3_224_398_091u32;
```

### `FDTWADDLE`

```rust
const FDTWADDLE: u32 = 601u32;
```

### `NVME_IOCTL_SUBMIT_IO`

```rust
const NVME_IOCTL_SUBMIT_IO: u32 = 1_076_907_586u32;
```

### `NILFS_IOCTL_SYNC`

```rust
const NILFS_IOCTL_SYNC: u32 = 2_148_036_234u32;
```

### `VIDIOC_SUBDEV_S_DV_TIMINGS`

```rust
const VIDIOC_SUBDEV_S_DV_TIMINGS: u32 = 3_229_898_327u32;
```

### `ASPEED_LPC_CTRL_IOCTL_GET_SIZE`

```rust
const ASPEED_LPC_CTRL_IOCTL_GET_SIZE: u32 = 3_222_319_616u32;
```

### `DM_DEV_STATUS`

```rust
const DM_DEV_STATUS: u32 = 3_241_737_479u32;
```

### `TEE_IOC_CLOSE_SESSION`

```rust
const TEE_IOC_CLOSE_SESSION: u32 = 2_147_787_781u32;
```

### `NS_GETPSTAT`

```rust
const NS_GETPSTAT: u32 = 3_222_298_977u32;
```

### `UI_SET_PROPBIT`

```rust
const UI_SET_PROPBIT: u32 = 1_074_025_838u32;
```

### `TUNSETFILTEREBPF`

```rust
const TUNSETFILTEREBPF: u32 = 2_147_767_521u32;
```

### `RIO_MPORT_MAINT_COMPTAG_SET`

```rust
const RIO_MPORT_MAINT_COMPTAG_SET: u32 = 1_074_031_874u32;
```

### `AUTOFS_DEV_IOCTL_VERSION`

```rust
const AUTOFS_DEV_IOCTL_VERSION: u32 = 3_222_836_081u32;
```

### `WDIOC_SETOPTIONS`

```rust
const WDIOC_SETOPTIONS: u32 = 2_147_768_068u32;
```

### `VHOST_SCSI_SET_ENDPOINT`

```rust
const VHOST_SCSI_SET_ENDPOINT: u32 = 1_088_991_040u32;
```

### `MGSL_IOCGTXIDLE`

```rust
const MGSL_IOCGTXIDLE: u32 = 27_907u32;
```

### `ATM_ADDLECSADDR`

```rust
const ATM_ADDLECSADDR: u32 = 1_074_815_374u32;
```

### `FSL_HV_IOCTL_GETPROP`

```rust
const FSL_HV_IOCTL_GETPROP: u32 = 3_223_891_719u32;
```

### `FDGETPRM`

```rust
const FDGETPRM: u32 = 2_149_581_316u32;
```

### `HIDIOCAPPLICATION`

```rust
const HIDIOCAPPLICATION: u32 = 18_434u32;
```

### `ENI_MEMDUMP`

```rust
const ENI_MEMDUMP: u32 = 1_074_815_328u32;
```

### `PTP_SYS_OFFSET2`

```rust
const PTP_SYS_OFFSET2: u32 = 1_128_283_406u32;
```

### `VIDIOC_SUBDEV_G_DV_TIMINGS`

```rust
const VIDIOC_SUBDEV_G_DV_TIMINGS: u32 = 3_229_898_328u32;
```

### `DMA_BUF_SET_NAME_A`

```rust
const DMA_BUF_SET_NAME_A: u32 = 1_074_029_057u32;
```

### `PTP_PIN_GETFUNC`

```rust
const PTP_PIN_GETFUNC: u32 = 3_227_532_550u32;
```

### `PTP_SYS_OFFSET_EXTENDED`

```rust
const PTP_SYS_OFFSET_EXTENDED: u32 = 3_300_932_873u32;
```

### `DFL_FPGA_PORT_UINT_SET_IRQ`

```rust
const DFL_FPGA_PORT_UINT_SET_IRQ: u32 = 1_074_312_776u32;
```

### `RTC_EPOCH_READ`

```rust
const RTC_EPOCH_READ: u32 = 2_148_036_621u32;
```

### `VIDIOC_SUBDEV_S_SELECTION`

```rust
const VIDIOC_SUBDEV_S_SELECTION: u32 = 3_225_441_854u32;
```

### `VIDIOC_QUERY_EXT_CTRL`

```rust
const VIDIOC_QUERY_EXT_CTRL: u32 = 3_236_451_943u32;
```

### `ATM_GETLECSADDR`

```rust
const ATM_GETLECSADDR: u32 = 1_074_815_376u32;
```

### `FSL_HV_IOCTL_PARTITION_STOP`

```rust
const FSL_HV_IOCTL_PARTITION_STOP: u32 = 3_221_794_564u32;
```

### `SONET_GETDIAG`

```rust
const SONET_GETDIAG: u32 = 2_147_770_644u32;
```

### `ATMMPC_DATA`

```rust
const ATMMPC_DATA: u32 = 25_049u32;
```

### `IPMICTL_UNREGISTER_FOR_CMD_CHANS`

```rust
const IPMICTL_UNREGISTER_FOR_CMD_CHANS: u32 = 2_148_296_989u32;
```

### `HIDIOCGCOLLECTIONINDEX`

```rust
const HIDIOCGCOLLECTIONINDEX: u32 = 1_075_333_136u32;
```

### `RPMSG_CREATE_EPT_IOCTL`

```rust
const RPMSG_CREATE_EPT_IOCTL: u32 = 1_076_409_601u32;
```

### `GPIOHANDLE_GET_LINE_VALUES_IOCTL`

```rust
const GPIOHANDLE_GET_LINE_VALUES_IOCTL: u32 = 3_225_465_864u32;
```

### `UI_DEV_SETUP`

```rust
const UI_DEV_SETUP: u32 = 1_079_792_899u32;
```

### `ISST_IF_IO_CMD`

```rust
const ISST_IF_IO_CMD: u32 = 1_074_331_138u32;
```

### `RIO_MPORT_MAINT_READ_REMOTE`

```rust
const RIO_MPORT_MAINT_READ_REMOTE: u32 = 2_149_084_423u32;
```

### `VIDIOC_OMAP3ISP_HIST_CFG`

```rust
const VIDIOC_OMAP3ISP_HIST_CFG: u32 = 3_224_393_412u32;
```

### `BLKGETNRZONES`

```rust
const BLKGETNRZONES: u32 = 2_147_750_533u32;
```

### `VIDIOC_G_MODULATOR`

```rust
const VIDIOC_G_MODULATOR: u32 = 3_225_703_990u32;
```

### `VBG_IOCTL_WRITE_CORE_DUMP`

```rust
const VBG_IOCTL_WRITE_CORE_DUMP: u32 = 3_223_082_515u32;
```

### `USBDEVFS_SETINTERFACE`

```rust
const USBDEVFS_SETINTERFACE: u32 = 2_148_029_700u32;
```

### `PPPIOCGCHAN`

```rust
const PPPIOCGCHAN: u32 = 2_147_775_543u32;
```

### `EVIOCGVERSION`

```rust
const EVIOCGVERSION: u32 = 2_147_763_457u32;
```

### `VHOST_NET_SET_BACKEND`

```rust
const VHOST_NET_SET_BACKEND: u32 = 1_074_310_960u32;
```

### `USBDEVFS_REAPURBNDELAY`

```rust
const USBDEVFS_REAPURBNDELAY: u32 = 1_074_287_885u32;
```

### `RNDZAPENTCNT`

```rust
const RNDZAPENTCNT: u32 = 20_996u32;
```

### `VIDIOC_G_PARM`

```rust
const VIDIOC_G_PARM: u32 = 3_234_616_853u32;
```

### `TUNGETDEVNETNS`

```rust
const TUNGETDEVNETNS: u32 = 21_731u32;
```

### `LIRC_SET_MEASURE_CARRIER_MODE`

```rust
const LIRC_SET_MEASURE_CARRIER_MODE: u32 = 1_074_030_877u32;
```

### `VHOST_SET_VRING_ERR`

```rust
const VHOST_SET_VRING_ERR: u32 = 1_074_310_946u32;
```

### `VDUSE_VQ_SETUP`

```rust
const VDUSE_VQ_SETUP: u32 = 1_075_872_020u32;
```

### `AUTOFS_IOC_SETTIMEOUT`

```rust
const AUTOFS_IOC_SETTIMEOUT: u32 = 3_221_787_492u32;
```

### `VIDIOC_S_FREQUENCY`

```rust
const VIDIOC_S_FREQUENCY: u32 = 1_076_647_481u32;
```

### `F2FS_IOC_SEC_TRIM_FILE`

```rust
const F2FS_IOC_SEC_TRIM_FILE: u32 = 1_075_377_428u32;
```

### `FS_IOC_REMOVE_ENCRYPTION_KEY`

```rust
const FS_IOC_REMOVE_ENCRYPTION_KEY: u32 = 3_225_445_912u32;
```

### `WDIOC_GETPRETIMEOUT`

```rust
const WDIOC_GETPRETIMEOUT: u32 = 2_147_768_073u32;
```

### `USBDEVFS_DROP_PRIVILEGES`

```rust
const USBDEVFS_DROP_PRIVILEGES: u32 = 1_074_025_758u32;
```

### `BTRFS_IOC_SNAP_CREATE_V2`

```rust
const BTRFS_IOC_SNAP_CREATE_V2: u32 = 1_342_215_191u32;
```

### `VHOST_VSOCK_SET_RUNNING`

```rust
const VHOST_VSOCK_SET_RUNNING: u32 = 1_074_048_865u32;
```

### `STP_SET_OPTIONS`

```rust
const STP_SET_OPTIONS: u32 = 1_074_275_586u32;
```

### `FBIO_RADEON_GET_MIRROR`

```rust
const FBIO_RADEON_GET_MIRROR: u32 = 2_148_024_323u32;
```

### `IVTVFB_IOC_DMA_FRAME`

```rust
const IVTVFB_IOC_DMA_FRAME: u32 = 1_075_336_896u32;
```

### `IPMICTL_SEND_COMMAND`

```rust
const IPMICTL_SEND_COMMAND: u32 = 2_150_131_981u32;
```

### `VIDIOC_G_ENC_INDEX`

```rust
const VIDIOC_G_ENC_INDEX: u32 = 2_283_296_332u32;
```

### `DFL_FPGA_FME_PORT_PR`

```rust
const DFL_FPGA_FME_PORT_PR: u32 = 46_720u32;
```

### `CHIOSVOLTAG`

```rust
const CHIOSVOLTAG: u32 = 1_076_912_914u32;
```

### `ATM_SETESIF`

```rust
const ATM_SETESIF: u32 = 1_074_815_373u32;
```

### `FW_CDEV_IOC_SEND_RESPONSE`

```rust
const FW_CDEV_IOC_SEND_RESPONSE: u32 = 1_075_323_652u32;
```

### `PMU_IOC_GET_MODEL`

```rust
const PMU_IOC_GET_MODEL: u32 = 2_148_024_835u32;
```

### `JSIOCGBTNMAP`

```rust
const JSIOCGBTNMAP: u32 = 2_214_619_700u32;
```

### `USBDEVFS_HUB_PORTINFO`

```rust
const USBDEVFS_HUB_PORTINFO: u32 = 2_155_894_035u32;
```

### `VBG_IOCTL_INTERRUPT_ALL_WAIT_FOR_EVENTS`

```rust
const VBG_IOCTL_INTERRUPT_ALL_WAIT_FOR_EVENTS: u32 = 3_222_820_363u32;
```

### `FDCLRPRM`

```rust
const FDCLRPRM: u32 = 577u32;
```

### `BTRFS_IOC_SCRUB`

```rust
const BTRFS_IOC_SCRUB: u32 = 3_288_372_251u32;
```

### `USBDEVFS_DISCONNECT`

```rust
const USBDEVFS_DISCONNECT: u32 = 21_782u32;
```

### `TUNSETVNETBE`

```rust
const TUNSETVNETBE: u32 = 1_074_025_694u32;
```

### `ATMTCP_REMOVE`

```rust
const ATMTCP_REMOVE: u32 = 24_975u32;
```

### `VHOST_VDPA_GET_CONFIG`

```rust
const VHOST_VDPA_GET_CONFIG: u32 = 2_148_052_851u32;
```

### `PPPIOCGNPMODE`

```rust
const PPPIOCGNPMODE: u32 = 3_221_779_532u32;
```

### `FDGETDRVPRM`

```rust
const FDGETDRVPRM: u32 = 2_155_872_785u32;
```

### `TUNSETVNETLE`

```rust
const TUNSETVNETLE: u32 = 1_074_025_692u32;
```

### `PHN_SETREG`

```rust
const PHN_SETREG: u32 = 1_074_294_790u32;
```

### `PPPIOCDETACH`

```rust
const PPPIOCDETACH: u32 = 1_074_033_724u32;
```

### `MMTIMER_GETRES`

```rust
const MMTIMER_GETRES: u32 = 2_148_035_841u32;
```

### `VIDIOC_SUBDEV_ENUMSTD`

```rust
const VIDIOC_SUBDEV_ENUMSTD: u32 = 3_225_966_105u32;
```

### `PPGETFLAGS`

```rust
const PPGETFLAGS: u32 = 2_147_774_618u32;
```

### `VDUSE_DEV_GET_FEATURES`

```rust
const VDUSE_DEV_GET_FEATURES: u32 = 2_148_040_977u32;
```

### `CAPI_MANUFACTURER_CMD`

```rust
const CAPI_MANUFACTURER_CMD: u32 = 3_222_291_232u32;
```

### `VIDIOC_G_TUNER`

```rust
const VIDIOC_G_TUNER: u32 = 3_226_752_541u32;
```

### `DM_TABLE_STATUS`

```rust
const DM_TABLE_STATUS: u32 = 3_241_737_484u32;
```

### `DM_DEV_ARM_POLL`

```rust
const DM_DEV_ARM_POLL: u32 = 3_241_737_488u32;
```

### `NE_CREATE_VM`

```rust
const NE_CREATE_VM: u32 = 2_148_052_512u32;
```

### `MEDIA_IOC_ENUM_LINKS`

```rust
const MEDIA_IOC_ENUM_LINKS: u32 = 3_223_878_658u32;
```

### `F2FS_IOC_PRECACHE_EXTENTS`

```rust
const F2FS_IOC_PRECACHE_EXTENTS: u32 = 62_735u32;
```

### `DFL_FPGA_PORT_DMA_MAP`

```rust
const DFL_FPGA_PORT_DMA_MAP: u32 = 46_659u32;
```

### `MGSL_IOCGXCTRL`

```rust
const MGSL_IOCGXCTRL: u32 = 27_926u32;
```

### `FW_CDEV_IOC_SEND_REQUEST`

```rust
const FW_CDEV_IOC_SEND_REQUEST: u32 = 1_076_372_225u32;
```

### `SONYPI_IOCGBLUE`

```rust
const SONYPI_IOCGBLUE: u32 = 2_147_579_400u32;
```

### `F2FS_IOC_DECOMPRESS_FILE`

```rust
const F2FS_IOC_DECOMPRESS_FILE: u32 = 62_743u32;
```

### `I2OHTML`

```rust
const I2OHTML: u32 = 3_224_398_089u32;
```

### `VFIO_GET_API_VERSION`

```rust
const VFIO_GET_API_VERSION: u32 = 15_204u32;
```

### `IDT77105_GETSTATZ`

```rust
const IDT77105_GETSTATZ: u32 = 1_074_815_283u32;
```

### `I2OPARMSET`

```rust
const I2OPARMSET: u32 = 3_223_873_795u32;
```

### `TEE_IOC_CANCEL`

```rust
const TEE_IOC_CANCEL: u32 = 2_148_049_924u32;
```

### `PTP_SYS_OFFSET_PRECISE2`

```rust
const PTP_SYS_OFFSET_PRECISE2: u32 = 3_225_435_409u32;
```

### `DFL_FPGA_PORT_RESET`

```rust
const DFL_FPGA_PORT_RESET: u32 = 46_656u32;
```

### `PPPIOCGASYNCMAP`

```rust
const PPPIOCGASYNCMAP: u32 = 2_147_775_576u32;
```

### `EVIOCGKEYCODE_V2`

```rust
const EVIOCGKEYCODE_V2: u32 = 2_150_122_756u32;
```

### `DM_DEV_SET_GEOMETRY`

```rust
const DM_DEV_SET_GEOMETRY: u32 = 3_241_737_487u32;
```

### `HIDIOCSUSAGE`

```rust
const HIDIOCSUSAGE: u32 = 1_075_333_132u32;
```

### `FW_CDEV_IOC_DEALLOCATE_ISO_RESOURCE_ONCE`

```rust
const FW_CDEV_IOC_DEALLOCATE_ISO_RESOURCE_ONCE: u32 = 1_075_323_664u32;
```

### `PTP_EXTTS_REQUEST`

```rust
const PTP_EXTTS_REQUEST: u32 = 1_074_806_018u32;
```

### `SWITCHTEC_IOCTL_EVENT_CTL`

```rust
const SWITCHTEC_IOCTL_EVENT_CTL: u32 = 3_223_869_251u32;
```

### `WDIOC_SETPRETIMEOUT`

```rust
const WDIOC_SETPRETIMEOUT: u32 = 3_221_509_896u32;
```

### `VHOST_SCSI_CLEAR_ENDPOINT`

```rust
const VHOST_SCSI_CLEAR_ENDPOINT: u32 = 1_088_991_041u32;
```

### `JSIOCGAXES`

```rust
const JSIOCGAXES: u32 = 2_147_576_337u32;
```

### `HIDIOCSFLAG`

```rust
const HIDIOCSFLAG: u32 = 1_074_022_415u32;
```

### `PTP_PEROUT_REQUEST2`

```rust
const PTP_PEROUT_REQUEST2: u32 = 1_077_427_468u32;
```

### `PPWDATA`

```rust
const PPWDATA: u32 = 1_073_836_166u32;
```

### `PTP_CLOCK_GETCAPS`

```rust
const PTP_CLOCK_GETCAPS: u32 = 2_152_742_145u32;
```

### `FDGETMAXERRS`

```rust
const FDGETMAXERRS: u32 = 2_148_794_894u32;
```

### `TUNSETQUEUE`

```rust
const TUNSETQUEUE: u32 = 1_074_025_689u32;
```

### `PTP_ENABLE_PPS`

```rust
const PTP_ENABLE_PPS: u32 = 1_074_019_588u32;
```

### `SIOCSIFATMTCP`

```rust
const SIOCSIFATMTCP: u32 = 24_960u32;
```

### `CEC_ADAP_G_LOG_ADDRS`

```rust
const CEC_ADAP_G_LOG_ADDRS: u32 = 2_153_537_795u32;
```

### `ND_IOCTL_ARS_CAP`

```rust
const ND_IOCTL_ARS_CAP: u32 = 3_223_342_593u32;
```

### `NBD_SET_BLKSIZE`

```rust
const NBD_SET_BLKSIZE: u32 = 43_777u32;
```

### `NBD_SET_TIMEOUT`

```rust
const NBD_SET_TIMEOUT: u32 = 43_785u32;
```

### `VHOST_SCSI_GET_ABI_VERSION`

```rust
const VHOST_SCSI_GET_ABI_VERSION: u32 = 1_074_048_834u32;
```

### `RIO_UNMAP_INBOUND`

```rust
const RIO_UNMAP_INBOUND: u32 = 1_074_294_034u32;
```

### `ATM_QUERYLOOP`

```rust
const ATM_QUERYLOOP: u32 = 1_074_815_316u32;
```

### `DFL_FPGA_GET_API_VERSION`

```rust
const DFL_FPGA_GET_API_VERSION: u32 = 46_592u32;
```

### `USBDEVFS_WAIT_FOR_RESUME`

```rust
const USBDEVFS_WAIT_FOR_RESUME: u32 = 21_795u32;
```

### `FBIO_CURSOR`

```rust
const FBIO_CURSOR: u32 = 3_228_059_144u32;
```

### `RNDCLEARPOOL`

```rust
const RNDCLEARPOOL: u32 = 20_998u32;
```

### `VIDIOC_QUERYSTD`

```rust
const VIDIOC_QUERYSTD: u32 = 2_148_030_015u32;
```

### `DMA_BUF_IOCTL_SYNC`

```rust
const DMA_BUF_IOCTL_SYNC: u32 = 1_074_291_200u32;
```

### `SCIF_RECV`

```rust
const SCIF_RECV: u32 = 3_222_827_783u32;
```

### `PTP_PIN_GETFUNC2`

```rust
const PTP_PIN_GETFUNC2: u32 = 3_227_532_559u32;
```

### `FW_CDEV_IOC_ALLOCATE`

```rust
const FW_CDEV_IOC_ALLOCATE: u32 = 3_223_331_586u32;
```

### `CEC_ADAP_G_CAPS`

```rust
const CEC_ADAP_G_CAPS: u32 = 3_226_231_040u32;
```

### `VIDIOC_G_FBUF`

```rust
const VIDIOC_G_FBUF: u32 = 2_150_651_402u32;
```

### `PTP_ENABLE_PPS2`

```rust
const PTP_ENABLE_PPS2: u32 = 1_074_019_597u32;
```

### `PCITEST_CLEAR_IRQ`

```rust
const PCITEST_CLEAR_IRQ: u32 = 20_496u32;
```

### `IPMICTL_SET_GETS_EVENTS_CMD`

```rust
const IPMICTL_SET_GETS_EVENTS_CMD: u32 = 2_147_772_688u32;
```

### `BTRFS_IOC_DEVICES_READY`

```rust
const BTRFS_IOC_DEVICES_READY: u32 = 2_415_957_031u32;
```

### `JSIOCGAXMAP`

```rust
const JSIOCGAXMAP: u32 = 2_151_705_138u32;
```

### `FW_CDEV_IOC_GET_CYCLE_TIMER`

```rust
const FW_CDEV_IOC_GET_CYCLE_TIMER: u32 = 2_148_541_196u32;
```

### `FW_CDEV_IOC_SET_ISO_CHANNELS`

```rust
const FW_CDEV_IOC_SET_ISO_CHANNELS: u32 = 1_074_799_383u32;
```

### `RTC_WIE_OFF`

```rust
const RTC_WIE_OFF: u32 = 28_688u32;
```

### `PPGETMODE`

```rust
const PPGETMODE: u32 = 2_147_774_616u32;
```

### `VIDIOC_DBG_G_REGISTER`

```rust
const VIDIOC_DBG_G_REGISTER: u32 = 3_224_917_584u32;
```

### `PTP_SYS_OFFSET`

```rust
const PTP_SYS_OFFSET: u32 = 1_128_283_397u32;
```

### `BTRFS_IOC_SPACE_INFO`

```rust
const BTRFS_IOC_SPACE_INFO: u32 = 3_222_311_956u32;
```

### `VIDIOC_SUBDEV_ENUM_FRAME_SIZE`

```rust
const VIDIOC_SUBDEV_ENUM_FRAME_SIZE: u32 = 3_225_441_866u32;
```

### `ND_IOCTL_VENDOR`

```rust
const ND_IOCTL_VENDOR: u32 = 3_221_769_737u32;
```

### `SCIF_VREADFROM`

```rust
const SCIF_VREADFROM: u32 = 3_223_876_364u32;
```

### `BTRFS_IOC_TRANS_START`

```rust
const BTRFS_IOC_TRANS_START: u32 = 37_894u32;
```

### `INOTIFY_IOC_SETNEXTWD`

```rust
const INOTIFY_IOC_SETNEXTWD: u32 = 1_074_022_656u32;
```

### `SNAPSHOT_GET_IMAGE_SIZE`

```rust
const SNAPSHOT_GET_IMAGE_SIZE: u32 = 2_148_021_006u32;
```

### `TUNDETACHFILTER`

```rust
const TUNDETACHFILTER: u32 = 1_074_812_118u32;
```

### `ND_IOCTL_CLEAR_ERROR`

```rust
const ND_IOCTL_CLEAR_ERROR: u32 = 3_223_342_596u32;
```

### `IOC_PR_CLEAR`

```rust
const IOC_PR_CLEAR: u32 = 1_074_819_277u32;
```

### `SCIF_READFROM`

```rust
const SCIF_READFROM: u32 = 3_223_876_362u32;
```

### `PPPIOCGDEBUG`

```rust
const PPPIOCGDEBUG: u32 = 2_147_775_553u32;
```

### `BLKGETZONESZ`

```rust
const BLKGETZONESZ: u32 = 2_147_750_532u32;
```

### `HIDIOCGUSAGES`

```rust
const HIDIOCGUSAGES: u32 = 3_491_514_387u32;
```

### `SONYPI_IOCGTEMP`

```rust
const SONYPI_IOCGTEMP: u32 = 2_147_579_404u32;
```

### `UI_SET_MSCBIT`

```rust
const UI_SET_MSCBIT: u32 = 1_074_025_832u32;
```

### `APM_IOC_SUSPEND`

```rust
const APM_IOC_SUSPEND: u32 = 16_642u32;
```

### `BTRFS_IOC_TREE_SEARCH`

```rust
const BTRFS_IOC_TREE_SEARCH: u32 = 3_489_698_833u32;
```

### `RTC_PLL_GET`

```rust
const RTC_PLL_GET: u32 = 2_149_609_489u32;
```

### `RIO_CM_EP_GET_LIST`

```rust
const RIO_CM_EP_GET_LIST: u32 = 3_221_512_962u32;
```

### `USBDEVFS_DISCSIGNAL`

```rust
const USBDEVFS_DISCSIGNAL: u32 = 2_148_553_998u32;
```

### `LIRC_GET_MIN_TIMEOUT`

```rust
const LIRC_GET_MIN_TIMEOUT: u32 = 2_147_772_680u32;
```

### `SWITCHTEC_IOCTL_EVENT_SUMMARY_LEGACY`

```rust
const SWITCHTEC_IOCTL_EVENT_SUMMARY_LEGACY: u32 = 2_174_244_674u32;
```

### `DM_TARGET_MSG`

```rust
const DM_TARGET_MSG: u32 = 3_241_737_486u32;
```

### `SONYPI_IOCGBAT1REM`

```rust
const SONYPI_IOCGBAT1REM: u32 = 2_147_644_931u32;
```

### `EVIOCSFF`

```rust
const EVIOCSFF: u32 = 1_076_905_344u32;
```

### `TUNSETGROUP`

```rust
const TUNSETGROUP: u32 = 1_074_025_678u32;
```

### `EVIOCGKEYCODE`

```rust
const EVIOCGKEYCODE: u32 = 2_148_025_604u32;
```

### `KCOV_REMOTE_ENABLE`

```rust
const KCOV_REMOTE_ENABLE: u32 = 1_075_340_134u32;
```

### `ND_IOCTL_GET_CONFIG_SIZE`

```rust
const ND_IOCTL_GET_CONFIG_SIZE: u32 = 3_222_031_876u32;
```

### `FDEJECT`

```rust
const FDEJECT: u32 = 602u32;
```

### `TUNSETOFFLOAD`

```rust
const TUNSETOFFLOAD: u32 = 1_074_025_680u32;
```

### `PPPIOCCONNECT`

```rust
const PPPIOCCONNECT: u32 = 1_074_033_722u32;
```

### `ATM_ADDADDR`

```rust
const ATM_ADDADDR: u32 = 1_074_815_368u32;
```

### `VDUSE_DEV_INJECT_CONFIG_IRQ`

```rust
const VDUSE_DEV_INJECT_CONFIG_IRQ: u32 = 33_043u32;
```

### `AUTOFS_DEV_IOCTL_ASKUMOUNT`

```rust
const AUTOFS_DEV_IOCTL_ASKUMOUNT: u32 = 3_222_836_093u32;
```

### `VHOST_VDPA_GET_STATUS`

```rust
const VHOST_VDPA_GET_STATUS: u32 = 2_147_594_097u32;
```

### `CCISS_PASSTHRU`

```rust
const CCISS_PASSTHRU: u32 = 3_227_009_547u32;
```

### `MGSL_IOCCLRMODCOUNT`

```rust
const MGSL_IOCCLRMODCOUNT: u32 = 27_919u32;
```

### `TEE_IOC_SUPPL_SEND`

```rust
const TEE_IOC_SUPPL_SEND: u32 = 2_148_574_215u32;
```

### `ATMARPD_CTRL`

```rust
const ATMARPD_CTRL: u32 = 25_057u32;
```

### `UI_ABS_SETUP`

```rust
const UI_ABS_SETUP: u32 = 1_075_598_596u32;
```

### `UI_DEV_DESTROY`

```rust
const UI_DEV_DESTROY: u32 = 21_762u32;
```

### `BTRFS_IOC_QUOTA_CTL`

```rust
const BTRFS_IOC_QUOTA_CTL: u32 = 3_222_311_976u32;
```

### `RTC_AIE_ON`

```rust
const RTC_AIE_ON: u32 = 28_673u32;
```

### `AUTOFS_IOC_EXPIRE`

```rust
const AUTOFS_IOC_EXPIRE: u32 = 2_165_085_029u32;
```

### `PPPIOCSDEBUG`

```rust
const PPPIOCSDEBUG: u32 = 1_074_033_728u32;
```

### `GPIO_V2_LINE_SET_VALUES_IOCTL`

```rust
const GPIO_V2_LINE_SET_VALUES_IOCTL: u32 = 3_222_320_143u32;
```

### `PPPIOCSMRU`

```rust
const PPPIOCSMRU: u32 = 1_074_033_746u32;
```

### `CCISS_DEREGDISK`

```rust
const CCISS_DEREGDISK: u32 = 16_908u32;
```

### `UI_DEV_CREATE`

```rust
const UI_DEV_CREATE: u32 = 21_761u32;
```

### `FUSE_DEV_IOC_CLONE`

```rust
const FUSE_DEV_IOC_CLONE: u32 = 2_147_804_416u32;
```

### `BTRFS_IOC_START_SYNC`

```rust
const BTRFS_IOC_START_SYNC: u32 = 2_148_045_848u32;
```

### `NILFS_IOCTL_DELETE_CHECKPOINT`

```rust
const NILFS_IOCTL_DELETE_CHECKPOINT: u32 = 1_074_294_401u32;
```

### `SNAPSHOT_AVAIL_SWAP_SIZE`

```rust
const SNAPSHOT_AVAIL_SWAP_SIZE: u32 = 2_148_021_011u32;
```

### `DM_TABLE_CLEAR`

```rust
const DM_TABLE_CLEAR: u32 = 3_241_737_482u32;
```

### `CCISS_GETINTINFO`

```rust
const CCISS_GETINTINFO: u32 = 2_148_024_834u32;
```

### `PPPIOCSASYNCMAP`

```rust
const PPPIOCSASYNCMAP: u32 = 1_074_033_751u32;
```

### `I2OEVTGET`

```rust
const I2OEVTGET: u32 = 2_154_326_283u32;
```

### `NVME_IOCTL_RESET`

```rust
const NVME_IOCTL_RESET: u32 = 20_036u32;
```

### `PPYIELD`

```rust
const PPYIELD: u32 = 28_813u32;
```

### `NVME_IOCTL_IO64_CMD`

```rust
const NVME_IOCTL_IO64_CMD: u32 = 3_226_488_392u32;
```

### `TUNSETCARRIER`

```rust
const TUNSETCARRIER: u32 = 1_074_025_698u32;
```

### `DM_DEV_WAIT`

```rust
const DM_DEV_WAIT: u32 = 3_241_737_480u32;
```

### `RTC_WIE_ON`

```rust
const RTC_WIE_ON: u32 = 28_687u32;
```

### `MEDIA_IOC_DEVICE_INFO`

```rust
const MEDIA_IOC_DEVICE_INFO: u32 = 3_238_034_432u32;
```

### `RIO_CM_CHAN_CREATE`

```rust
const RIO_CM_CHAN_CREATE: u32 = 3_221_381_891u32;
```

### `MGSL_IOCSPARAMS`

```rust
const MGSL_IOCSPARAMS: u32 = 1_076_915_456u32;
```

### `RTC_SET_TIME`

```rust
const RTC_SET_TIME: u32 = 1_076_129_802u32;
```

### `VHOST_RESET_OWNER`

```rust
const VHOST_RESET_OWNER: u32 = 44_802u32;
```

### `IOC_OPAL_PSID_REVERT_TPR`

```rust
const IOC_OPAL_PSID_REVERT_TPR: u32 = 1_091_072_232u32;
```

### `AUTOFS_DEV_IOCTL_OPENMOUNT`

```rust
const AUTOFS_DEV_IOCTL_OPENMOUNT: u32 = 3_222_836_084u32;
```

### `UDF_GETEABLOCK`

```rust
const UDF_GETEABLOCK: u32 = 2_148_035_649u32;
```

### `VFIO_IOMMU_MAP_DMA`

```rust
const VFIO_IOMMU_MAP_DMA: u32 = 15_217u32;
```

### `VIDIOC_SUBSCRIBE_EVENT`

```rust
const VIDIOC_SUBSCRIBE_EVENT: u32 = 1_075_861_082u32;
```

### `HIDIOCGFLAG`

```rust
const HIDIOCGFLAG: u32 = 2_147_764_238u32;
```

### `HIDIOCGUCODE`

```rust
const HIDIOCGUCODE: u32 = 3_222_816_781u32;
```

### `VIDIOC_OMAP3ISP_AF_CFG`

```rust
const VIDIOC_OMAP3ISP_AF_CFG: u32 = 3_226_228_421u32;
```

### `DM_REMOVE_ALL`

```rust
const DM_REMOVE_ALL: u32 = 3_241_737_473u32;
```

### `ASPEED_LPC_CTRL_IOCTL_MAP`

```rust
const ASPEED_LPC_CTRL_IOCTL_MAP: u32 = 1_074_835_969u32;
```

### `CCISS_GETFIRMVER`

```rust
const CCISS_GETFIRMVER: u32 = 2_147_762_696u32;
```

### `ND_IOCTL_ARS_START`

```rust
const ND_IOCTL_ARS_START: u32 = 3_223_342_594u32;
```

### `PPPIOCSMRRU`

```rust
const PPPIOCSMRRU: u32 = 1_074_033_723u32;
```

### `CEC_ADAP_S_LOG_ADDRS`

```rust
const CEC_ADAP_S_LOG_ADDRS: u32 = 3_227_279_620u32;
```

### `RPROC_GET_SHUTDOWN_ON_RELEASE`

```rust
const RPROC_GET_SHUTDOWN_ON_RELEASE: u32 = 2_147_792_642u32;
```

### `DMA_HEAP_IOCTL_ALLOC`

```rust
const DMA_HEAP_IOCTL_ALLOC: u32 = 3_222_816_768u32;
```

### `PPSETTIME`

```rust
const PPSETTIME: u32 = 1_074_819_222u32;
```

### `RTC_ALM_READ`

```rust
const RTC_ALM_READ: u32 = 2_149_871_624u32;
```

### `VDUSE_SET_API_VERSION`

```rust
const VDUSE_SET_API_VERSION: u32 = 1_074_299_137u32;
```

### `RIO_MPORT_MAINT_WRITE_REMOTE`

```rust
const RIO_MPORT_MAINT_WRITE_REMOTE: u32 = 1_075_342_600u32;
```

### `VIDIOC_SUBDEV_S_CROP`

```rust
const VIDIOC_SUBDEV_S_CROP: u32 = 3_224_917_564u32;
```

### `USBDEVFS_CONNECT`

```rust
const USBDEVFS_CONNECT: u32 = 21_783u32;
```

### `SYNC_IOC_FILE_INFO`

```rust
const SYNC_IOC_FILE_INFO: u32 = 3_224_911_364u32;
```

### `ATMARP_MKIP`

```rust
const ATMARP_MKIP: u32 = 25_058u32;
```

### `VFIO_IOMMU_SPAPR_TCE_GET_INFO`

```rust
const VFIO_IOMMU_SPAPR_TCE_GET_INFO: u32 = 15_216u32;
```

### `CCISS_GETHEARTBEAT`

```rust
const CCISS_GETHEARTBEAT: u32 = 2_147_762_694u32;
```

### `ATM_RSTADDR`

```rust
const ATM_RSTADDR: u32 = 1_074_815_367u32;
```

### `NBD_SET_SIZE`

```rust
const NBD_SET_SIZE: u32 = 43_778u32;
```

### `UDF_GETVOLIDENT`

```rust
const UDF_GETVOLIDENT: u32 = 2_148_035_650u32;
```

### `GPIO_V2_LINE_GET_VALUES_IOCTL`

```rust
const GPIO_V2_LINE_GET_VALUES_IOCTL: u32 = 3_222_320_142u32;
```

### `MGSL_IOCSTXIDLE`

```rust
const MGSL_IOCSTXIDLE: u32 = 27_906u32;
```

### `FSL_HV_IOCTL_SETPROP`

```rust
const FSL_HV_IOCTL_SETPROP: u32 = 3_223_891_720u32;
```

### `BTRFS_IOC_GET_DEV_STATS`

```rust
const BTRFS_IOC_GET_DEV_STATS: u32 = 3_288_896_564u32;
```

### `PPRSTATUS`

```rust
const PPRSTATUS: u32 = 2_147_577_985u32;
```

### `MGSL_IOCTXENABLE`

```rust
const MGSL_IOCTXENABLE: u32 = 27_908u32;
```

### `UDF_GETEASIZE`

```rust
const UDF_GETEASIZE: u32 = 2_147_773_504u32;
```

### `NVME_IOCTL_ADMIN64_CMD`

```rust
const NVME_IOCTL_ADMIN64_CMD: u32 = 3_226_488_391u32;
```

### `VHOST_SET_OWNER`

```rust
const VHOST_SET_OWNER: u32 = 44_801u32;
```

### `RIO_ALLOC_DMA`

```rust
const RIO_ALLOC_DMA: u32 = 3_222_826_259u32;
```

### `RIO_CM_CHAN_ACCEPT`

```rust
const RIO_CM_CHAN_ACCEPT: u32 = 3_221_775_111u32;
```

### `I2OHRTGET`

```rust
const I2OHRTGET: u32 = 3_222_825_217u32;
```

### `ATM_SETCIRANGE`

```rust
const ATM_SETCIRANGE: u32 = 1_074_815_371u32;
```

### `HPET_IE_ON`

```rust
const HPET_IE_ON: u32 = 26_625u32;
```

### `PERF_EVENT_IOC_ID`

```rust
const PERF_EVENT_IOC_ID: u32 = 2_148_017_159u32;
```

### `TUNSETSNDBUF`

```rust
const TUNSETSNDBUF: u32 = 1_074_025_684u32;
```

### `PTP_PIN_SETFUNC`

```rust
const PTP_PIN_SETFUNC: u32 = 1_080_048_903u32;
```

### `PPPIOCDISCONN`

```rust
const PPPIOCDISCONN: u32 = 29_753u32;
```

### `VIDIOC_QUERYCTRL`

```rust
const VIDIOC_QUERYCTRL: u32 = 3_225_703_972u32;
```

### `PPEXCL`

```rust
const PPEXCL: u32 = 28_815u32;
```

### `PCITEST_MSI`

```rust
const PCITEST_MSI: u32 = 1_074_024_451u32;
```

### `FDWERRORCLR`

```rust
const FDWERRORCLR: u32 = 598u32;
```

### `AUTOFS_IOC_FAIL`

```rust
const AUTOFS_IOC_FAIL: u32 = 37_729u32;
```

### `USBDEVFS_IOCTL`

```rust
const USBDEVFS_IOCTL: u32 = 3_222_295_826u32;
```

### `VIDIOC_S_STD`

```rust
const VIDIOC_S_STD: u32 = 1_074_288_152u32;
```

### `F2FS_IOC_RESIZE_FS`

```rust
const F2FS_IOC_RESIZE_FS: u32 = 1_074_328_848u32;
```

### `SONET_SETDIAG`

```rust
const SONET_SETDIAG: u32 = 3_221_512_466u32;
```

### `BTRFS_IOC_DEFRAG`

```rust
const BTRFS_IOC_DEFRAG: u32 = 1_342_215_170u32;
```

### `CCISS_GETDRIVVER`

```rust
const CCISS_GETDRIVVER: u32 = 2_147_762_697u32;
```

### `IPMICTL_GET_TIMING_PARMS_CMD`

```rust
const IPMICTL_GET_TIMING_PARMS_CMD: u32 = 2_148_034_839u32;
```

### `HPET_IRQFREQ`

```rust
const HPET_IRQFREQ: u32 = 1_074_292_742u32;
```

### `ATM_GETESI`

```rust
const ATM_GETESI: u32 = 1_074_815_365u32;
```

### `CCISS_GETLUNINFO`

```rust
const CCISS_GETLUNINFO: u32 = 2_148_286_993u32;
```

### `AUTOFS_DEV_IOCTL_ISMOUNTPOINT`

```rust
const AUTOFS_DEV_IOCTL_ISMOUNTPOINT: u32 = 3_222_836_094u32;
```

### `TEE_IOC_SHM_ALLOC`

```rust
const TEE_IOC_SHM_ALLOC: u32 = 3_222_316_033u32;
```

### `PERF_EVENT_IOC_SET_BPF`

```rust
const PERF_EVENT_IOC_SET_BPF: u32 = 1_074_013_192u32;
```

### `UDMABUF_CREATE_LIST`

```rust
const UDMABUF_CREATE_LIST: u32 = 1_074_296_131u32;
```

### `VHOST_SET_LOG_BASE`

```rust
const VHOST_SET_LOG_BASE: u32 = 1_074_310_916u32;
```

### `ZATM_GETPOOL`

```rust
const ZATM_GETPOOL: u32 = 1_074_815_329u32;
```

### `BR2684_SETFILT`

```rust
const BR2684_SETFILT: u32 = 1_075_601_808u32;
```

### `RNDGETPOOL`

```rust
const RNDGETPOOL: u32 = 2_148_028_930u32;
```

### `PPS_GETPARAMS`

```rust
const PPS_GETPARAMS: u32 = 2_148_036_769u32;
```

### `IOC_PR_RESERVE`

```rust
const IOC_PR_RESERVE: u32 = 1_074_819_273u32;
```

### `VIDIOC_TRY_DECODER_CMD`

```rust
const VIDIOC_TRY_DECODER_CMD: u32 = 3_225_966_177u32;
```

### `RIO_CM_CHAN_CLOSE`

```rust
const RIO_CM_CHAN_CLOSE: u32 = 1_073_898_244u32;
```

### `VIDIOC_DV_TIMINGS_CAP`

```rust
const VIDIOC_DV_TIMINGS_CAP: u32 = 3_230_684_772u32;
```

### `IOCTL_MEI_CONNECT_CLIENT_VTAG`

```rust
const IOCTL_MEI_CONNECT_CLIENT_VTAG: u32 = 3_222_554_628u32;
```

### `PMU_IOC_GET_BACKLIGHT`

```rust
const PMU_IOC_GET_BACKLIGHT: u32 = 2_148_024_833u32;
```

### `USBDEVFS_GET_CAPABILITIES`

```rust
const USBDEVFS_GET_CAPABILITIES: u32 = 2_147_767_578u32;
```

### `SCIF_WRITETO`

```rust
const SCIF_WRITETO: u32 = 3_223_876_363u32;
```

### `UDF_RELOCATE_BLOCKS`

```rust
const UDF_RELOCATE_BLOCKS: u32 = 3_221_777_475u32;
```

### `FSL_HV_IOCTL_PARTITION_RESTART`

```rust
const FSL_HV_IOCTL_PARTITION_RESTART: u32 = 3_221_794_561u32;
```

### `CCISS_REGNEWD`

```rust
const CCISS_REGNEWD: u32 = 16_910u32;
```

### `FAT_IOCTL_SET_ATTRIBUTES`

```rust
const FAT_IOCTL_SET_ATTRIBUTES: u32 = 1_074_033_169u32;
```

### `VIDIOC_CREATE_BUFS`

```rust
const VIDIOC_CREATE_BUFS: u32 = 3_238_024_796u32;
```

### `CAPI_GET_VERSION`

```rust
const CAPI_GET_VERSION: u32 = 3_222_291_207u32;
```

### `SWITCHTEC_IOCTL_EVENT_SUMMARY`

```rust
const SWITCHTEC_IOCTL_EVENT_SUMMARY: u32 = 2_228_770_626u32;
```

### `VFIO_EEH_PE_OP`

```rust
const VFIO_EEH_PE_OP: u32 = 15_225u32;
```

### `FW_CDEV_IOC_CREATE_ISO_CONTEXT`

```rust
const FW_CDEV_IOC_CREATE_ISO_CONTEXT: u32 = 3_223_331_592u32;
```

### `F2FS_IOC_RELEASE_COMPRESS_BLOCKS`

```rust
const F2FS_IOC_RELEASE_COMPRESS_BLOCKS: u32 = 2_148_070_674u32;
```

### `NBD_SET_SIZE_BLOCKS`

```rust
const NBD_SET_SIZE_BLOCKS: u32 = 43_783u32;
```

### `IPMI_BMC_IOCTL_SET_SMS_ATN`

```rust
const IPMI_BMC_IOCTL_SET_SMS_ATN: u32 = 45_312u32;
```

### `ASPEED_P2A_CTRL_IOCTL_GET_MEMORY_CONFIG`

```rust
const ASPEED_P2A_CTRL_IOCTL_GET_MEMORY_CONFIG: u32 = 3_222_319_873u32;
```

### `VIDIOC_S_AUDOUT`

```rust
const VIDIOC_S_AUDOUT: u32 = 1_077_171_762u32;
```

### `VIDIOC_S_FMT`

```rust
const VIDIOC_S_FMT: u32 = 3_234_878_981u32;
```

### `PPPIOCATTACH`

```rust
const PPPIOCATTACH: u32 = 1_074_033_725u32;
```

### `VHOST_GET_VRING_BUSYLOOP_TIMEOUT`

```rust
const VHOST_GET_VRING_BUSYLOOP_TIMEOUT: u32 = 1_074_310_948u32;
```

### `FS_IOC_MEASURE_VERITY`

```rust
const FS_IOC_MEASURE_VERITY: u32 = 3_221_513_862u32;
```

### `CCISS_BIG_PASSTHRU`

```rust
const CCISS_BIG_PASSTHRU: u32 = 3_227_533_842u32;
```

### `IPMICTL_SET_MY_LUN_CMD`

```rust
const IPMICTL_SET_MY_LUN_CMD: u32 = 2_147_772_691u32;
```

### `PCITEST_LEGACY_IRQ`

```rust
const PCITEST_LEGACY_IRQ: u32 = 20_482u32;
```

### `USBDEVFS_SUBMITURB`

```rust
const USBDEVFS_SUBMITURB: u32 = 2_151_175_434u32;
```

### `AUTOFS_IOC_READY`

```rust
const AUTOFS_IOC_READY: u32 = 37_728u32;
```

### `BTRFS_IOC_SEND`

```rust
const BTRFS_IOC_SEND: u32 = 1_078_498_342u32;
```

### `VIDIOC_G_EXT_CTRLS`

```rust
const VIDIOC_G_EXT_CTRLS: u32 = 3_223_344_711u32;
```

### `JSIOCSBTNMAP`

```rust
const JSIOCSBTNMAP: u32 = 1_140_877_875u32;
```

### `PPPIOCSFLAGS`

```rust
const PPPIOCSFLAGS: u32 = 1_074_033_753u32;
```

### `NVRAM_INIT`

```rust
const NVRAM_INIT: u32 = 28_736u32;
```

### `RFKILL_IOCTL_NOINPUT`

```rust
const RFKILL_IOCTL_NOINPUT: u32 = 20_993u32;
```

### `BTRFS_IOC_BALANCE`

```rust
const BTRFS_IOC_BALANCE: u32 = 1_342_215_180u32;
```

### `FS_IOC_GETFSMAP`

```rust
const FS_IOC_GETFSMAP: u32 = 3_233_830_971u32;
```

### `IPMICTL_GET_MY_CHANNEL_LUN_CMD`

```rust
const IPMICTL_GET_MY_CHANNEL_LUN_CMD: u32 = 2_147_772_699u32;
```

### `STP_POLICY_ID_GET`

```rust
const STP_POLICY_ID_GET: u32 = 2_148_541_697u32;
```

### `PPSETFLAGS`

```rust
const PPSETFLAGS: u32 = 1_074_032_795u32;
```

### `CEC_ADAP_S_PHYS_ADDR`

```rust
const CEC_ADAP_S_PHYS_ADDR: u32 = 1_073_897_730u32;
```

### `ATMTCP_CREATE`

```rust
const ATMTCP_CREATE: u32 = 24_974u32;
```

### `IPMI_BMC_IOCTL_FORCE_ABORT`

```rust
const IPMI_BMC_IOCTL_FORCE_ABORT: u32 = 45_314u32;
```

### `PPPIOCGXASYNCMAP`

```rust
const PPPIOCGXASYNCMAP: u32 = 2_149_610_576u32;
```

### `VHOST_SET_VRING_CALL`

```rust
const VHOST_SET_VRING_CALL: u32 = 1_074_310_945u32;
```

### `LIRC_GET_FEATURES`

```rust
const LIRC_GET_FEATURES: u32 = 2_147_772_672u32;
```

### `GSMIOC_DISABLE_NET`

```rust
const GSMIOC_DISABLE_NET: u32 = 18_179u32;
```

### `AUTOFS_IOC_CATATONIC`

```rust
const AUTOFS_IOC_CATATONIC: u32 = 37_730u32;
```

### `NBD_DO_IT`

```rust
const NBD_DO_IT: u32 = 43_779u32;
```

### `LIRC_SET_REC_CARRIER_RANGE`

```rust
const LIRC_SET_REC_CARRIER_RANGE: u32 = 1_074_030_879u32;
```

### `IPMICTL_GET_MY_CHANNEL_ADDRESS_CMD`

```rust
const IPMICTL_GET_MY_CHANNEL_ADDRESS_CMD: u32 = 2_147_772_697u32;
```

### `EVIOCSCLOCKID`

```rust
const EVIOCSCLOCKID: u32 = 1_074_021_792u32;
```

### `USBDEVFS_FREE_STREAMS`

```rust
const USBDEVFS_FREE_STREAMS: u32 = 2_148_029_725u32;
```

### `FSI_SCOM_RESET`

```rust
const FSI_SCOM_RESET: u32 = 1_074_033_411u32;
```

### `PMU_IOC_GRAB_BACKLIGHT`

```rust
const PMU_IOC_GRAB_BACKLIGHT: u32 = 2_148_024_838u32;
```

### `VIDIOC_SUBDEV_S_FMT`

```rust
const VIDIOC_SUBDEV_S_FMT: u32 = 3_227_014_661u32;
```

### `FDDEFPRM`

```rust
const FDDEFPRM: u32 = 1_075_839_555u32;
```

### `TEE_IOC_INVOKE`

```rust
const TEE_IOC_INVOKE: u32 = 2_148_574_211u32;
```

### `USBDEVFS_BULK`

```rust
const USBDEVFS_BULK: u32 = 3_222_820_098u32;
```

### `SCIF_VWRITETO`

```rust
const SCIF_VWRITETO: u32 = 3_223_876_365u32;
```

### `SONYPI_IOCSBRT`

```rust
const SONYPI_IOCSBRT: u32 = 1_073_837_568u32;
```

### `BTRFS_IOC_FILE_EXTENT_SAME`

```rust
const BTRFS_IOC_FILE_EXTENT_SAME: u32 = 3_222_836_278u32;
```

### `RTC_PIE_ON`

```rust
const RTC_PIE_ON: u32 = 28_677u32;
```

### `BTRFS_IOC_SCAN_DEV`

```rust
const BTRFS_IOC_SCAN_DEV: u32 = 1_342_215_172u32;
```

### `PPPIOCXFERUNIT`

```rust
const PPPIOCXFERUNIT: u32 = 29_774u32;
```

### `WDIOC_GETTIMEOUT`

```rust
const WDIOC_GETTIMEOUT: u32 = 2_147_768_071u32;
```

### `BTRFS_IOC_SET_RECEIVED_SUBVOL`

```rust
const BTRFS_IOC_SET_RECEIVED_SUBVOL: u32 = 3_234_370_597u32;
```

### `DFL_FPGA_PORT_ERR_SET_IRQ`

```rust
const DFL_FPGA_PORT_ERR_SET_IRQ: u32 = 1_074_312_774u32;
```

### `FBIO_WAITFORVSYNC`

```rust
const FBIO_WAITFORVSYNC: u32 = 1_074_021_920u32;
```

### `RTC_PIE_OFF`

```rust
const RTC_PIE_OFF: u32 = 28_678u32;
```

### `EVIOCGRAB`

```rust
const EVIOCGRAB: u32 = 1_074_021_776u32;
```

### `PMU_IOC_SET_BACKLIGHT`

```rust
const PMU_IOC_SET_BACKLIGHT: u32 = 1_074_283_010u32;
```

### `EVIOCGREP`

```rust
const EVIOCGREP: u32 = 2_148_025_603u32;
```

### `PERF_EVENT_IOC_MODIFY_ATTRIBUTES`

```rust
const PERF_EVENT_IOC_MODIFY_ATTRIBUTES: u32 = 1_074_275_339u32;
```

### `UFFDIO_CONTINUE`

```rust
const UFFDIO_CONTINUE: u32 = 3_223_366_151u32;
```

### `VDUSE_GET_API_VERSION`

```rust
const VDUSE_GET_API_VERSION: u32 = 2_148_040_960u32;
```

### `RTC_RD_TIME`

```rust
const RTC_RD_TIME: u32 = 2_149_871_625u32;
```

### `FDMSGOFF`

```rust
const FDMSGOFF: u32 = 582u32;
```

### `IPMICTL_REGISTER_FOR_CMD_CHANS`

```rust
const IPMICTL_REGISTER_FOR_CMD_CHANS: u32 = 2_148_296_988u32;
```

### `CAPI_GET_ERRCODE`

```rust
const CAPI_GET_ERRCODE: u32 = 2_147_631_905u32;
```

### `PCITEST_SET_IRQTYPE`

```rust
const PCITEST_SET_IRQTYPE: u32 = 1_074_024_456u32;
```

### `VIDIOC_SUBDEV_S_EDID`

```rust
const VIDIOC_SUBDEV_S_EDID: u32 = 3_223_868_969u32;
```

### `MATROXFB_SET_OUTPUT_MODE`

```rust
const MATROXFB_SET_OUTPUT_MODE: u32 = 1_074_294_522u32;
```

### `RIO_DEV_ADD`

```rust
const RIO_DEV_ADD: u32 = 1_075_866_903u32;
```

### `VIDIOC_ENUM_FREQ_BANDS`

```rust
const VIDIOC_ENUM_FREQ_BANDS: u32 = 3_225_441_893u32;
```

### `FBIO_RADEON_SET_MIRROR`

```rust
const FBIO_RADEON_SET_MIRROR: u32 = 1_074_282_500u32;
```

### `PCITEST_GET_IRQTYPE`

```rust
const PCITEST_GET_IRQTYPE: u32 = 20_489u32;
```

### `JSIOCGVERSION`

```rust
const JSIOCGVERSION: u32 = 2_147_772_929u32;
```

### `SONYPI_IOCSBLUE`

```rust
const SONYPI_IOCSBLUE: u32 = 1_073_837_577u32;
```

### `SNAPSHOT_PREF_IMAGE_SIZE`

```rust
const SNAPSHOT_PREF_IMAGE_SIZE: u32 = 13_074u32;
```

### `F2FS_IOC_GET_FEATURES`

```rust
const F2FS_IOC_GET_FEATURES: u32 = 2_147_808_524u32;
```

### `SCIF_REG`

```rust
const SCIF_REG: u32 = 3_223_876_360u32;
```

### `NILFS_IOCTL_CLEAN_SEGMENTS`

```rust
const NILFS_IOCTL_CLEAN_SEGMENTS: u32 = 1_081_634_440u32;
```

### `FW_CDEV_IOC_INITIATE_BUS_RESET`

```rust
const FW_CDEV_IOC_INITIATE_BUS_RESET: u32 = 1_074_012_933u32;
```

### `RIO_WAIT_FOR_ASYNC`

```rust
const RIO_WAIT_FOR_ASYNC: u32 = 1_074_294_038u32;
```

### `VHOST_SET_VRING_NUM`

```rust
const VHOST_SET_VRING_NUM: u32 = 1_074_310_928u32;
```

### `AUTOFS_DEV_IOCTL_PROTOVER`

```rust
const AUTOFS_DEV_IOCTL_PROTOVER: u32 = 3_222_836_082u32;
```

### `RIO_FREE_DMA`

```rust
const RIO_FREE_DMA: u32 = 1_074_294_036u32;
```

### `MGSL_IOCRXENABLE`

```rust
const MGSL_IOCRXENABLE: u32 = 27_909u32;
```

### `IOCTL_VM_SOCKETS_GET_LOCAL_CID`

```rust
const IOCTL_VM_SOCKETS_GET_LOCAL_CID: u32 = 1_977u32;
```

### `IPMICTL_SET_TIMING_PARMS_CMD`

```rust
const IPMICTL_SET_TIMING_PARMS_CMD: u32 = 2_148_034_838u32;
```

### `PPPIOCGL2TPSTATS`

```rust
const PPPIOCGL2TPSTATS: u32 = 2_152_231_990u32;
```

### `PERF_EVENT_IOC_PERIOD`

```rust
const PERF_EVENT_IOC_PERIOD: u32 = 1_074_275_332u32;
```

### `PTP_PIN_SETFUNC2`

```rust
const PTP_PIN_SETFUNC2: u32 = 1_080_048_912u32;
```

### `CHIOEXCHANGE`

```rust
const CHIOEXCHANGE: u32 = 1_075_602_178u32;
```

### `NILFS_IOCTL_GET_SUINFO`

```rust
const NILFS_IOCTL_GET_SUINFO: u32 = 2_149_084_804u32;
```

### `CEC_DQEVENT`

```rust
const CEC_DQEVENT: u32 = 3_226_493_191u32;
```

### `UI_SET_SWBIT`

```rust
const UI_SET_SWBIT: u32 = 1_074_025_837u32;
```

### `VHOST_VDPA_SET_CONFIG`

```rust
const VHOST_VDPA_SET_CONFIG: u32 = 1_074_311_028u32;
```

### `TUNSETIFF`

```rust
const TUNSETIFF: u32 = 1_074_025_674u32;
```

### `CHIOPOSITION`

```rust
const CHIOPOSITION: u32 = 1_074_553_603u32;
```

### `IPMICTL_SET_MAINTENANCE_MODE_CMD`

```rust
const IPMICTL_SET_MAINTENANCE_MODE_CMD: u32 = 1_074_030_879u32;
```

### `BTRFS_IOC_DEFAULT_SUBVOL`

```rust
const BTRFS_IOC_DEFAULT_SUBVOL: u32 = 1_074_304_019u32;
```

### `RIO_UNMAP_OUTBOUND`

```rust
const RIO_UNMAP_OUTBOUND: u32 = 1_076_391_184u32;
```

### `CAPI_CLR_FLAGS`

```rust
const CAPI_CLR_FLAGS: u32 = 2_147_762_981u32;
```

### `FW_CDEV_IOC_ALLOCATE_ISO_RESOURCE_ONCE`

```rust
const FW_CDEV_IOC_ALLOCATE_ISO_RESOURCE_ONCE: u32 = 1_075_323_663u32;
```

### `MATROXFB_GET_OUTPUT_CONNECTION`

```rust
const MATROXFB_GET_OUTPUT_CONNECTION: u32 = 2_148_036_344u32;
```

### `EVIOCSMASK`

```rust
const EVIOCSMASK: u32 = 1_074_808_211u32;
```

### `BTRFS_IOC_FORGET_DEV`

```rust
const BTRFS_IOC_FORGET_DEV: u32 = 1_342_215_173u32;
```

### `CXL_MEM_QUERY_COMMANDS`

```rust
const CXL_MEM_QUERY_COMMANDS: u32 = 2_148_060_673u32;
```

### `CEC_S_MODE`

```rust
const CEC_S_MODE: u32 = 1_074_028_809u32;
```

### `MGSL_IOCSIF`

```rust
const MGSL_IOCSIF: u32 = 27_914u32;
```

### `SWITCHTEC_IOCTL_PFF_TO_PORT`

```rust
const SWITCHTEC_IOCTL_PFF_TO_PORT: u32 = 3_222_034_244u32;
```

### `PPSETMODE`

```rust
const PPSETMODE: u32 = 1_074_032_768u32;
```

### `VFIO_DEVICE_SET_IRQS`

```rust
const VFIO_DEVICE_SET_IRQS: u32 = 15_214u32;
```

### `VIDIOC_PREPARE_BUF`

```rust
const VIDIOC_PREPARE_BUF: u32 = 3_227_014_749u32;
```

### `CEC_ADAP_G_CONNECTOR_INFO`

```rust
const CEC_ADAP_G_CONNECTOR_INFO: u32 = 2_151_964_938u32;
```

### `IOC_OPAL_WRITE_SHADOW_MBR`

```rust
const IOC_OPAL_WRITE_SHADOW_MBR: u32 = 1_092_645_098u32;
```

### `VIDIOC_SUBDEV_ENUM_FRAME_INTERVAL`

```rust
const VIDIOC_SUBDEV_ENUM_FRAME_INTERVAL: u32 = 3_225_441_867u32;
```

### `UDMABUF_CREATE`

```rust
const UDMABUF_CREATE: u32 = 1_075_344_706u32;
```

### `SONET_CLRDIAG`

```rust
const SONET_CLRDIAG: u32 = 3_221_512_467u32;
```

### `PHN_SET_REG`

```rust
const PHN_SET_REG: u32 = 1_074_294_785u32;
```

### `RNDADDTOENTCNT`

```rust
const RNDADDTOENTCNT: u32 = 1_074_024_961u32;
```

### `VBG_IOCTL_CHECK_BALLOON`

```rust
const VBG_IOCTL_CHECK_BALLOON: u32 = 3_223_344_657u32;
```

### `VIDIOC_OMAP3ISP_STAT_REQ`

```rust
const VIDIOC_OMAP3ISP_STAT_REQ: u32 = 3_223_869_126u32;
```

### `PPS_FETCH`

```rust
const PPS_FETCH: u32 = 3_221_778_596u32;
```

### `RTC_AIE_OFF`

```rust
const RTC_AIE_OFF: u32 = 28_674u32;
```

### `VFIO_GROUP_SET_CONTAINER`

```rust
const VFIO_GROUP_SET_CONTAINER: u32 = 15_208u32;
```

### `FW_CDEV_IOC_RECEIVE_PHY_PACKETS`

```rust
const FW_CDEV_IOC_RECEIVE_PHY_PACKETS: u32 = 1_074_275_094u32;
```

### `VFIO_IOMMU_SPAPR_TCE_REMOVE`

```rust
const VFIO_IOMMU_SPAPR_TCE_REMOVE: u32 = 15_224u32;
```

### `VFIO_IOMMU_GET_INFO`

```rust
const VFIO_IOMMU_GET_INFO: u32 = 15_216u32;
```

### `DM_DEV_SUSPEND`

```rust
const DM_DEV_SUSPEND: u32 = 3_241_737_478u32;
```

### `F2FS_IOC_GET_COMPRESS_OPTION`

```rust
const F2FS_IOC_GET_COMPRESS_OPTION: u32 = 2_147_677_461u32;
```

### `FW_CDEV_IOC_STOP_ISO`

```rust
const FW_CDEV_IOC_STOP_ISO: u32 = 1_074_012_939u32;
```

### `GPIO_V2_GET_LINEINFO_IOCTL`

```rust
const GPIO_V2_GET_LINEINFO_IOCTL: u32 = 3_238_048_773u32;
```

### `ATMMPC_CTRL`

```rust
const ATMMPC_CTRL: u32 = 25_048u32;
```

### `PPPIOCSXASYNCMAP`

```rust
const PPPIOCSXASYNCMAP: u32 = 1_075_868_751u32;
```

### `CHIOGSTATUS`

```rust
const CHIOGSTATUS: u32 = 1_074_815_752u32;
```

### `FW_CDEV_IOC_ALLOCATE_ISO_RESOURCE`

```rust
const FW_CDEV_IOC_ALLOCATE_ISO_RESOURCE: u32 = 3_222_807_309u32;
```

### `RIO_MPORT_MAINT_PORT_IDX_GET`

```rust
const RIO_MPORT_MAINT_PORT_IDX_GET: u32 = 2_147_773_699u32;
```

### `CAPI_SET_FLAGS`

```rust
const CAPI_SET_FLAGS: u32 = 2_147_762_980u32;
```

### `VFIO_GROUP_GET_DEVICE_FD`

```rust
const VFIO_GROUP_GET_DEVICE_FD: u32 = 15_210u32;
```

### `VHOST_SET_MEM_TABLE`

```rust
const VHOST_SET_MEM_TABLE: u32 = 1_074_310_915u32;
```

### `MATROXFB_SET_OUTPUT_CONNECTION`

```rust
const MATROXFB_SET_OUTPUT_CONNECTION: u32 = 1_074_294_520u32;
```

### `DFL_FPGA_PORT_GET_REGION_INFO`

```rust
const DFL_FPGA_PORT_GET_REGION_INFO: u32 = 46_658u32;
```

### `VHOST_GET_FEATURES`

```rust
const VHOST_GET_FEATURES: u32 = 2_148_052_736u32;
```

### `LIRC_GET_REC_RESOLUTION`

```rust
const LIRC_GET_REC_RESOLUTION: u32 = 2_147_772_679u32;
```

### `PACKET_CTRL_CMD`

```rust
const PACKET_CTRL_CMD: u32 = 3_222_820_865u32;
```

### `LIRC_SET_TRANSMITTER_MASK`

```rust
const LIRC_SET_TRANSMITTER_MASK: u32 = 1_074_030_871u32;
```

### `BTRFS_IOC_ADD_DEV`

```rust
const BTRFS_IOC_ADD_DEV: u32 = 1_342_215_178u32;
```

### `JSIOCGCORR`

```rust
const JSIOCGCORR: u32 = 2_149_870_114u32;
```

### `VIDIOC_G_FMT`

```rust
const VIDIOC_G_FMT: u32 = 3_234_878_980u32;
```

### `RTC_EPOCH_SET`

```rust
const RTC_EPOCH_SET: u32 = 1_074_294_798u32;
```

### `CAPI_GET_PROFILE`

```rust
const CAPI_GET_PROFILE: u32 = 3_225_436_937u32;
```

### `ATM_GETLOOP`

```rust
const ATM_GETLOOP: u32 = 1_074_815_314u32;
```

### `SCIF_LISTEN`

```rust
const SCIF_LISTEN: u32 = 1_074_033_410u32;
```

### `NBD_CLEAR_QUE`

```rust
const NBD_CLEAR_QUE: u32 = 43_781u32;
```

### `F2FS_IOC_MOVE_RANGE`

```rust
const F2FS_IOC_MOVE_RANGE: u32 = 3_223_385_353u32;
```

### `LIRC_GET_LENGTH`

```rust
const LIRC_GET_LENGTH: u32 = 2_147_772_687u32;
```

### `I8K_SET_FAN`

```rust
const I8K_SET_FAN: u32 = 3_221_776_775u32;
```

### `FDSETMAXERRS`

```rust
const FDSETMAXERRS: u32 = 1_075_053_132u32;
```

### `VIDIOC_SUBDEV_QUERYCAP`

```rust
const VIDIOC_SUBDEV_QUERYCAP: u32 = 2_151_699_968u32;
```

### `SNAPSHOT_SET_SWAP_AREA`

```rust
const SNAPSHOT_SET_SWAP_AREA: u32 = 1_074_541_325u32;
```

### `LIRC_GET_REC_TIMEOUT`

```rust
const LIRC_GET_REC_TIMEOUT: u32 = 2_147_772_708u32;
```

### `EVIOCRMFF`

```rust
const EVIOCRMFF: u32 = 1_074_021_761u32;
```

### `GPIO_GET_LINEEVENT_IOCTL`

```rust
const GPIO_GET_LINEEVENT_IOCTL: u32 = 3_224_417_284u32;
```

### `PPRDATA`

```rust
const PPRDATA: u32 = 2_147_577_989u32;
```

### `RIO_MPORT_GET_PROPERTIES`

```rust
const RIO_MPORT_GET_PROPERTIES: u32 = 2_150_657_284u32;
```

### `TUNSETVNETHDRSZ`

```rust
const TUNSETVNETHDRSZ: u32 = 1_074_025_688u32;
```

### `GPIO_GET_LINEINFO_IOCTL`

```rust
const GPIO_GET_LINEINFO_IOCTL: u32 = 3_225_990_146u32;
```

### `GSMIOC_GETCONF`

```rust
const GSMIOC_GETCONF: u32 = 2_152_482_560u32;
```

### `LIRC_GET_SEND_MODE`

```rust
const LIRC_GET_SEND_MODE: u32 = 2_147_772_673u32;
```

### `PPPIOCSACTIVE`

```rust
const PPPIOCSACTIVE: u32 = 1_074_820_166u32;
```

### `SIOCGSTAMPNS_NEW`

```rust
const SIOCGSTAMPNS_NEW: u32 = 2_148_567_303u32;
```

### `IPMICTL_RECEIVE_MSG`

```rust
const IPMICTL_RECEIVE_MSG: u32 = 3_224_398_092u32;
```

### `LIRC_SET_SEND_DUTY_CYCLE`

```rust
const LIRC_SET_SEND_DUTY_CYCLE: u32 = 1_074_030_869u32;
```

### `UI_END_FF_ERASE`

```rust
const UI_END_FF_ERASE: u32 = 1_074_550_219u32;
```

### `SWITCHTEC_IOCTL_FLASH_PART_INFO`

```rust
const SWITCHTEC_IOCTL_FLASH_PART_INFO: u32 = 3_222_296_385u32;
```

### `FW_CDEV_IOC_SEND_PHY_PACKET`

```rust
const FW_CDEV_IOC_SEND_PHY_PACKET: u32 = 3_222_807_317u32;
```

### `NBD_SET_FLAGS`

```rust
const NBD_SET_FLAGS: u32 = 43_786u32;
```

### `VFIO_DEVICE_GET_REGION_INFO`

```rust
const VFIO_DEVICE_GET_REGION_INFO: u32 = 15_212u32;
```

### `REISERFS_IOC_UNPACK`

```rust
const REISERFS_IOC_UNPACK: u32 = 1_074_318_593u32;
```

### `FW_CDEV_IOC_REMOVE_DESCRIPTOR`

```rust
const FW_CDEV_IOC_REMOVE_DESCRIPTOR: u32 = 1_074_012_935u32;
```

### `RIO_SET_EVENT_MASK`

```rust
const RIO_SET_EVENT_MASK: u32 = 1_074_031_885u32;
```

### `SNAPSHOT_ALLOC_SWAP_PAGE`

```rust
const SNAPSHOT_ALLOC_SWAP_PAGE: u32 = 2_148_021_012u32;
```

### `VDUSE_VQ_INJECT_IRQ`

```rust
const VDUSE_VQ_INJECT_IRQ: u32 = 1_074_037_015u32;
```

### `I2OPASSTHRU`

```rust
const I2OPASSTHRU: u32 = 2_148_559_116u32;
```

### `IOC_OPAL_SET_PW`

```rust
const IOC_OPAL_SET_PW: u32 = 1_109_422_304u32;
```

### `FSI_SCOM_READ`

```rust
const FSI_SCOM_READ: u32 = 3_223_352_065u32;
```

### `VHOST_VDPA_GET_DEVICE_ID`

```rust
const VHOST_VDPA_GET_DEVICE_ID: u32 = 2_147_790_704u32;
```

### `VIDIOC_QBUF`

```rust
const VIDIOC_QBUF: u32 = 3_227_014_671u32;
```

### `VIDIOC_S_TUNER`

```rust
const VIDIOC_S_TUNER: u32 = 1_079_268_894u32;
```

### `TUNGETVNETHDRSZ`

```rust
const TUNGETVNETHDRSZ: u32 = 2_147_767_511u32;
```

### `CAPI_NCCI_GETUNIT`

```rust
const CAPI_NCCI_GETUNIT: u32 = 2_147_762_983u32;
```

### `DFL_FPGA_PORT_UINT_GET_IRQ_NUM`

```rust
const DFL_FPGA_PORT_UINT_GET_IRQ_NUM: u32 = 2_147_792_455u32;
```

### `VIDIOC_OMAP3ISP_STAT_EN`

```rust
const VIDIOC_OMAP3ISP_STAT_EN: u32 = 3_221_771_975u32;
```

### `GPIO_V2_LINE_SET_CONFIG_IOCTL`

```rust
const GPIO_V2_LINE_SET_CONFIG_IOCTL: u32 = 3_239_097_357u32;
```

### `TEE_IOC_VERSION`

```rust
const TEE_IOC_VERSION: u32 = 2_148_312_064u32;
```

### `VIDIOC_LOG_STATUS`

```rust
const VIDIOC_LOG_STATUS: u32 = 22_086u32;
```

### `IPMICTL_SEND_COMMAND_SETTIME`

```rust
const IPMICTL_SEND_COMMAND_SETTIME: u32 = 2_150_656_277u32;
```

### `VHOST_SET_LOG_FD`

```rust
const VHOST_SET_LOG_FD: u32 = 1_074_048_775u32;
```

### `SCIF_SEND`

```rust
const SCIF_SEND: u32 = 3_222_827_782u32;
```

### `VIDIOC_SUBDEV_G_FMT`

```rust
const VIDIOC_SUBDEV_G_FMT: u32 = 3_227_014_660u32;
```

### `NS_ADJBUFLEV`

```rust
const NS_ADJBUFLEV: u32 = 24_931u32;
```

### `VIDIOC_DBG_S_REGISTER`

```rust
const VIDIOC_DBG_S_REGISTER: u32 = 1_077_433_935u32;
```

### `NILFS_IOCTL_RESIZE`

```rust
const NILFS_IOCTL_RESIZE: u32 = 1_074_294_411u32;
```

### `PHN_GETREG`

```rust
const PHN_GETREG: u32 = 3_221_778_437u32;
```

### `I2OSWDL`

```rust
const I2OSWDL: u32 = 3_224_398_085u32;
```

### `VBG_IOCTL_VMMDEV_REQUEST_BIG`

```rust
const VBG_IOCTL_VMMDEV_REQUEST_BIG: u32 = 22_019u32;
```

### `JSIOCGBUTTONS`

```rust
const JSIOCGBUTTONS: u32 = 2_147_576_338u32;
```

### `VFIO_IOMMU_ENABLE`

```rust
const VFIO_IOMMU_ENABLE: u32 = 15_219u32;
```

### `DM_DEV_RENAME`

```rust
const DM_DEV_RENAME: u32 = 3_241_737_477u32;
```

### `MEDIA_IOC_SETUP_LINK`

```rust
const MEDIA_IOC_SETUP_LINK: u32 = 3_224_665_091u32;
```

### `VIDIOC_ENUMOUTPUT`

```rust
const VIDIOC_ENUMOUTPUT: u32 = 3_225_966_128u32;
```

### `STP_POLICY_ID_SET`

```rust
const STP_POLICY_ID_SET: u32 = 3_222_283_520u32;
```

### `VHOST_VDPA_SET_CONFIG_CALL`

```rust
const VHOST_VDPA_SET_CONFIG_CALL: u32 = 1_074_048_887u32;
```

### `VIDIOC_SUBDEV_G_CROP`

```rust
const VIDIOC_SUBDEV_G_CROP: u32 = 3_224_917_563u32;
```

### `VIDIOC_S_CROP`

```rust
const VIDIOC_S_CROP: u32 = 1_075_074_620u32;
```

### `WDIOC_GETTEMP`

```rust
const WDIOC_GETTEMP: u32 = 2_147_768_067u32;
```

### `IOC_OPAL_ADD_USR_TO_LR`

```rust
const IOC_OPAL_ADD_USR_TO_LR: u32 = 1_092_120_804u32;
```

### `UI_SET_LEDBIT`

```rust
const UI_SET_LEDBIT: u32 = 1_074_025_833u32;
```

### `NBD_SET_SOCK`

```rust
const NBD_SET_SOCK: u32 = 43_776u32;
```

### `BTRFS_IOC_SNAP_DESTROY_V2`

```rust
const BTRFS_IOC_SNAP_DESTROY_V2: u32 = 1_342_215_231u32;
```

### `HIDIOCGCOLLECTIONINFO`

```rust
const HIDIOCGCOLLECTIONINFO: u32 = 3_222_292_497u32;
```

### `I2OSWUL`

```rust
const I2OSWUL: u32 = 3_224_398_086u32;
```

### `IOCTL_MEI_NOTIFY_GET`

```rust
const IOCTL_MEI_NOTIFY_GET: u32 = 2_147_764_227u32;
```

### `FDFMTTRK`

```rust
const FDFMTTRK: u32 = 1_074_528_840u32;
```

### `MMTIMER_GETBITS`

```rust
const MMTIMER_GETBITS: u32 = 27_908u32;
```

### `VIDIOC_ENUMSTD`

```rust
const VIDIOC_ENUMSTD: u32 = 3_225_966_105u32;
```

### `VHOST_GET_VRING_BASE`

```rust
const VHOST_GET_VRING_BASE: u32 = 3_221_794_578u32;
```

### `VFIO_DEVICE_IOEVENTFD`

```rust
const VFIO_DEVICE_IOEVENTFD: u32 = 15_220u32;
```

### `ATMARP_SETENTRY`

```rust
const ATMARP_SETENTRY: u32 = 25_059u32;
```

### `CCISS_REVALIDVOLS`

```rust
const CCISS_REVALIDVOLS: u32 = 16_906u32;
```

### `MGSL_IOCLOOPTXDONE`

```rust
const MGSL_IOCLOOPTXDONE: u32 = 27_913u32;
```

### `RTC_VL_READ`

```rust
const RTC_VL_READ: u32 = 2_147_774_483u32;
```

### `ND_IOCTL_ARS_STATUS`

```rust
const ND_IOCTL_ARS_STATUS: u32 = 3_224_391_171u32;
```

### `RIO_DEV_DEL`

```rust
const RIO_DEV_DEL: u32 = 1_075_866_904u32;
```

### `VBG_IOCTL_ACQUIRE_GUEST_CAPABILITIES`

```rust
const VBG_IOCTL_ACQUIRE_GUEST_CAPABILITIES: u32 = 3_223_606_797u32;
```

### `VIDIOC_SUBDEV_DV_TIMINGS_CAP`

```rust
const VIDIOC_SUBDEV_DV_TIMINGS_CAP: u32 = 3_230_684_772u32;
```

### `SONYPI_IOCSFAN`

```rust
const SONYPI_IOCSFAN: u32 = 1_073_837_579u32;
```

### `SPIOCSTYPE`

```rust
const SPIOCSTYPE: u32 = 1_074_295_041u32;
```

### `IPMICTL_REGISTER_FOR_CMD`

```rust
const IPMICTL_REGISTER_FOR_CMD: u32 = 2_147_641_614u32;
```

### `I8K_GET_FAN`

```rust
const I8K_GET_FAN: u32 = 3_221_776_774u32;
```

### `TUNGETVNETBE`

```rust
const TUNGETVNETBE: u32 = 2_147_767_519u32;
```

### `AUTOFS_DEV_IOCTL_FAIL`

```rust
const AUTOFS_DEV_IOCTL_FAIL: u32 = 3_222_836_087u32;
```

### `UI_END_FF_UPLOAD`

```rust
const UI_END_FF_UPLOAD: u32 = 1_080_579_529u32;
```

### `TOSH_SMM`

```rust
const TOSH_SMM: u32 = 3_222_828_176u32;
```

### `SONYPI_IOCGBAT2REM`

```rust
const SONYPI_IOCGBAT2REM: u32 = 2_147_644_933u32;
```

### `F2FS_IOC_GET_COMPRESS_BLOCKS`

```rust
const F2FS_IOC_GET_COMPRESS_BLOCKS: u32 = 2_148_070_673u32;
```

### `PPPIOCSNPMODE`

```rust
const PPPIOCSNPMODE: u32 = 1_074_295_883u32;
```

### `USBDEVFS_CONTROL`

```rust
const USBDEVFS_CONTROL: u32 = 3_222_820_096u32;
```

### `HIDIOCGUSAGE`

```rust
const HIDIOCGUSAGE: u32 = 3_222_816_779u32;
```

### `TUNSETTXFILTER`

```rust
const TUNSETTXFILTER: u32 = 1_074_025_681u32;
```

### `TUNGETVNETLE`

```rust
const TUNGETVNETLE: u32 = 2_147_767_517u32;
```

### `VIDIOC_ENUM_DV_TIMINGS`

```rust
const VIDIOC_ENUM_DV_TIMINGS: u32 = 3_230_946_914u32;
```

### `BTRFS_IOC_INO_PATHS`

```rust
const BTRFS_IOC_INO_PATHS: u32 = 3_224_933_411u32;
```

### `MGSL_IOCGXSYNC`

```rust
const MGSL_IOCGXSYNC: u32 = 27_924u32;
```

### `HIDIOCGFIELDINFO`

```rust
const HIDIOCGFIELDINFO: u32 = 3_224_913_930u32;
```

### `VIDIOC_SUBDEV_G_STD`

```rust
const VIDIOC_SUBDEV_G_STD: u32 = 2_148_029_975u32;
```

### `I2OVALIDATE`

```rust
const I2OVALIDATE: u32 = 2_147_772_680u32;
```

### `VIDIOC_TRY_ENCODER_CMD`

```rust
const VIDIOC_TRY_ENCODER_CMD: u32 = 3_223_869_006u32;
```

### `NILFS_IOCTL_GET_CPINFO`

```rust
const NILFS_IOCTL_GET_CPINFO: u32 = 2_149_084_802u32;
```

### `VIDIOC_G_FREQUENCY`

```rust
const VIDIOC_G_FREQUENCY: u32 = 3_224_131_128u32;
```

### `VFAT_IOCTL_READDIR_SHORT`

```rust
const VFAT_IOCTL_READDIR_SHORT: u32 = 2_184_212_994u32;
```

### `ND_IOCTL_GET_CONFIG_DATA`

```rust
const ND_IOCTL_GET_CONFIG_DATA: u32 = 3_222_031_877u32;
```

### `F2FS_IOC_RESERVE_COMPRESS_BLOCKS`

```rust
const F2FS_IOC_RESERVE_COMPRESS_BLOCKS: u32 = 2_148_070_675u32;
```

### `FDGETDRVSTAT`

```rust
const FDGETDRVSTAT: u32 = 2_152_727_058u32;
```

### `SYNC_IOC_MERGE`

```rust
const SYNC_IOC_MERGE: u32 = 3_224_387_075u32;
```

### `VIDIOC_S_DV_TIMINGS`

```rust
const VIDIOC_S_DV_TIMINGS: u32 = 3_229_898_327u32;
```

### `PPPIOCBRIDGECHAN`

```rust
const PPPIOCBRIDGECHAN: u32 = 1_074_033_717u32;
```

### `LIRC_SET_SEND_MODE`

```rust
const LIRC_SET_SEND_MODE: u32 = 1_074_030_865u32;
```

### `RIO_ENABLE_PORTWRITE_RANGE`

```rust
const RIO_ENABLE_PORTWRITE_RANGE: u32 = 1_074_818_315u32;
```

### `ATM_GETTYPE`

```rust
const ATM_GETTYPE: u32 = 1_074_815_364u32;
```

### `PHN_GETREGS`

```rust
const PHN_GETREGS: u32 = 3_223_875_591u32;
```

### `FDSETEMSGTRESH`

```rust
const FDSETEMSGTRESH: u32 = 586u32;
```

### `NILFS_IOCTL_GET_VINFO`

```rust
const NILFS_IOCTL_GET_VINFO: u32 = 3_222_826_630u32;
```

### `MGSL_IOCWAITEVENT`

```rust
const MGSL_IOCWAITEVENT: u32 = 3_221_515_528u32;
```

### `CAPI_INSTALLED`

```rust
const CAPI_INSTALLED: u32 = 2_147_631_906u32;
```

### `EVIOCGMASK`

```rust
const EVIOCGMASK: u32 = 2_148_550_034u32;
```

### `BTRFS_IOC_SUBVOL_GETFLAGS`

```rust
const BTRFS_IOC_SUBVOL_GETFLAGS: u32 = 2_148_045_849u32;
```

### `FSL_HV_IOCTL_PARTITION_GET_STATUS`

```rust
const FSL_HV_IOCTL_PARTITION_GET_STATUS: u32 = 3_222_056_706u32;
```

### `MEDIA_IOC_ENUM_ENTITIES`

```rust
const MEDIA_IOC_ENUM_ENTITIES: u32 = 3_238_034_433u32;
```

### `GSMIOC_GETFIRST`

```rust
const GSMIOC_GETFIRST: u32 = 2_147_763_972u32;
```

### `FW_CDEV_IOC_FLUSH_ISO`

```rust
const FW_CDEV_IOC_FLUSH_ISO: u32 = 1_074_012_952u32;
```

### `VIDIOC_DBG_G_CHIP_INFO`

```rust
const VIDIOC_DBG_G_CHIP_INFO: u32 = 3_234_354_790u32;
```

### `F2FS_IOC_RELEASE_VOLATILE_WRITE`

```rust
const F2FS_IOC_RELEASE_VOLATILE_WRITE: u32 = 62_724u32;
```

### `CAPI_GET_SERIAL`

```rust
const CAPI_GET_SERIAL: u32 = 3_221_504_776u32;
```

### `FDSETDRVPRM`

```rust
const FDSETDRVPRM: u32 = 1_082_131_088u32;
```

### `IOC_OPAL_SAVE`

```rust
const IOC_OPAL_SAVE: u32 = 1_092_120_796u32;
```

### `VIDIOC_G_DV_TIMINGS`

```rust
const VIDIOC_G_DV_TIMINGS: u32 = 3_229_898_328u32;
```

### `TUNSETIFINDEX`

```rust
const TUNSETIFINDEX: u32 = 1_074_025_690u32;
```

### `CCISS_SETINTINFO`

```rust
const CCISS_SETINTINFO: u32 = 1_074_283_011u32;
```

### `RTC_VL_CLR`

```rust
const RTC_VL_CLR: u32 = 28_692u32;
```

### `VIDIOC_REQBUFS`

```rust
const VIDIOC_REQBUFS: u32 = 3_222_558_216u32;
```

### `USBDEVFS_REAPURBNDELAY32`

```rust
const USBDEVFS_REAPURBNDELAY32: u32 = 1_074_025_741u32;
```

### `TEE_IOC_SHM_REGISTER`

```rust
const TEE_IOC_SHM_REGISTER: u32 = 3_222_840_329u32;
```

### `USBDEVFS_SETCONFIGURATION`

```rust
const USBDEVFS_SETCONFIGURATION: u32 = 2_147_767_557u32;
```

### `CCISS_GETNODENAME`

```rust
const CCISS_GETNODENAME: u32 = 2_148_549_124u32;
```

### `VIDIOC_SUBDEV_S_FRAME_INTERVAL`

```rust
const VIDIOC_SUBDEV_S_FRAME_INTERVAL: u32 = 3_224_393_238u32;
```

### `VIDIOC_ENUM_FRAMESIZES`

```rust
const VIDIOC_ENUM_FRAMESIZES: u32 = 3_224_131_146u32;
```

### `VFIO_DEVICE_PCI_HOT_RESET`

```rust
const VFIO_DEVICE_PCI_HOT_RESET: u32 = 15_217u32;
```

### `FW_CDEV_IOC_SEND_BROADCAST_REQUEST`

```rust
const FW_CDEV_IOC_SEND_BROADCAST_REQUEST: u32 = 1_076_372_242u32;
```

### `LPSETTIMEOUT_NEW`

```rust
const LPSETTIMEOUT_NEW: u32 = 1_074_791_951u32;
```

### `RIO_CM_MPORT_GET_LIST`

```rust
const RIO_CM_MPORT_GET_LIST: u32 = 3_221_512_971u32;
```

### `FW_CDEV_IOC_QUEUE_ISO`

```rust
const FW_CDEV_IOC_QUEUE_ISO: u32 = 3_222_807_305u32;
```

### `FDRAWCMD`

```rust
const FDRAWCMD: u32 = 600u32;
```

### `SCIF_UNREG`

```rust
const SCIF_UNREG: u32 = 3_222_303_497u32;
```

### `PPPIOCGIDLE64`

```rust
const PPPIOCGIDLE64: u32 = 2_148_561_983u32;
```

### `USBDEVFS_RELEASEINTERFACE`

```rust
const USBDEVFS_RELEASEINTERFACE: u32 = 2_147_767_568u32;
```

### `VIDIOC_CROPCAP`

```rust
const VIDIOC_CROPCAP: u32 = 3_224_131_130u32;
```

### `DFL_FPGA_PORT_GET_INFO`

```rust
const DFL_FPGA_PORT_GET_INFO: u32 = 46_657u32;
```

### `PHN_SET_REGS`

```rust
const PHN_SET_REGS: u32 = 1_074_294_787u32;
```

### `ATMLEC_DATA`

```rust
const ATMLEC_DATA: u32 = 25_041u32;
```

### `PPPOEIOCDFWD`

```rust
const PPPOEIOCDFWD: u32 = 45_313u32;
```

### `VIDIOC_S_SELECTION`

```rust
const VIDIOC_S_SELECTION: u32 = 3_225_441_887u32;
```

### `SNAPSHOT_FREE_SWAP_PAGES`

```rust
const SNAPSHOT_FREE_SWAP_PAGES: u32 = 13_065u32;
```

### `BTRFS_IOC_LOGICAL_INO`

```rust
const BTRFS_IOC_LOGICAL_INO: u32 = 3_224_933_412u32;
```

### `VIDIOC_S_CTRL`

```rust
const VIDIOC_S_CTRL: u32 = 3_221_771_804u32;
```

### `ZATM_SETPOOL`

```rust
const ZATM_SETPOOL: u32 = 1_074_815_331u32;
```

### `MTIOCPOS`

```rust
const MTIOCPOS: u32 = 2_148_035_843u32;
```

### `PMU_IOC_SLEEP`

```rust
const PMU_IOC_SLEEP: u32 = 16_896u32;
```

### `AUTOFS_DEV_IOCTL_PROTOSUBVER`

```rust
const AUTOFS_DEV_IOCTL_PROTOSUBVER: u32 = 3_222_836_083u32;
```

### `VBG_IOCTL_CHANGE_FILTER_MASK`

```rust
const VBG_IOCTL_CHANGE_FILTER_MASK: u32 = 3_223_344_652u32;
```

### `NILFS_IOCTL_GET_SUSTAT`

```rust
const NILFS_IOCTL_GET_SUSTAT: u32 = 2_150_657_669u32;
```

### `VIDIOC_QUERYCAP`

```rust
const VIDIOC_QUERYCAP: u32 = 2_154_321_408u32;
```

### `HPET_INFO`

```rust
const HPET_INFO: u32 = 2_149_083_139u32;
```

### `VIDIOC_AM437X_CCDC_CFG`

```rust
const VIDIOC_AM437X_CCDC_CFG: u32 = 1_074_288_321u32;
```

### `DM_LIST_DEVICES`

```rust
const DM_LIST_DEVICES: u32 = 3_241_737_474u32;
```

### `TUNSETOWNER`

```rust
const TUNSETOWNER: u32 = 1_074_025_676u32;
```

### `VBG_IOCTL_CHANGE_GUEST_CAPABILITIES`

```rust
const VBG_IOCTL_CHANGE_GUEST_CAPABILITIES: u32 = 3_223_344_654u32;
```

### `RNDADDENTROPY`

```rust
const RNDADDENTROPY: u32 = 1_074_287_107u32;
```

### `USBDEVFS_RESET`

```rust
const USBDEVFS_RESET: u32 = 21_780u32;
```

### `BTRFS_IOC_SUBVOL_CREATE`

```rust
const BTRFS_IOC_SUBVOL_CREATE: u32 = 1_342_215_182u32;
```

### `USBDEVFS_FORBID_SUSPEND`

```rust
const USBDEVFS_FORBID_SUSPEND: u32 = 21_793u32;
```

### `FDGETDRVTYP`

```rust
const FDGETDRVTYP: u32 = 2_148_532_751u32;
```

### `PPWCONTROL`

```rust
const PPWCONTROL: u32 = 1_073_836_164u32;
```

### `VIDIOC_ENUM_FRAMEINTERVALS`

```rust
const VIDIOC_ENUM_FRAMEINTERVALS: u32 = 3_224_655_435u32;
```

### `KCOV_DISABLE`

```rust
const KCOV_DISABLE: u32 = 25_445u32;
```

### `IOC_OPAL_ACTIVATE_LSP`

```rust
const IOC_OPAL_ACTIVATE_LSP: u32 = 1_092_120_799u32;
```

### `VHOST_VDPA_GET_IOVA_RANGE`

```rust
const VHOST_VDPA_GET_IOVA_RANGE: u32 = 2_148_577_144u32;
```

### `PPPIOCSPASS`

```rust
const PPPIOCSPASS: u32 = 1_074_820_167u32;
```

### `RIO_CM_CHAN_CONNECT`

```rust
const RIO_CM_CHAN_CONNECT: u32 = 1_074_291_464u32;
```

### `I2OSWDEL`

```rust
const I2OSWDEL: u32 = 3_224_398_087u32;
```

### `FS_IOC_SET_ENCRYPTION_POLICY`

```rust
const FS_IOC_SET_ENCRYPTION_POLICY: u32 = 2_148_296_211u32;
```

### `IOC_OPAL_MBR_DONE`

```rust
const IOC_OPAL_MBR_DONE: u32 = 1_091_596_521u32;
```

### `PPPIOCSMAXCID`

```rust
const PPPIOCSMAXCID: u32 = 1_074_033_745u32;
```

### `PPSETPHASE`

```rust
const PPSETPHASE: u32 = 1_074_032_788u32;
```

### `VHOST_VDPA_SET_VRING_ENABLE`

```rust
const VHOST_VDPA_SET_VRING_ENABLE: u32 = 1_074_311_029u32;
```

### `USBDEVFS_GET_SPEED`

```rust
const USBDEVFS_GET_SPEED: u32 = 21_791u32;
```

### `SONET_GETFRAMING`

```rust
const SONET_GETFRAMING: u32 = 2_147_770_646u32;
```

### `VIDIOC_QUERYBUF`

```rust
const VIDIOC_QUERYBUF: u32 = 3_227_014_665u32;
```

### `VIDIOC_S_EDID`

```rust
const VIDIOC_S_EDID: u32 = 3_223_868_969u32;
```

### `BTRFS_IOC_QGROUP_ASSIGN`

```rust
const BTRFS_IOC_QGROUP_ASSIGN: u32 = 1_075_352_617u32;
```

### `PPS_GETCAP`

```rust
const PPS_GETCAP: u32 = 2_148_036_771u32;
```

### `SNAPSHOT_PLATFORM_SUPPORT`

```rust
const SNAPSHOT_PLATFORM_SUPPORT: u32 = 13_071u32;
```

### `LIRC_SET_REC_TIMEOUT_REPORTS`

```rust
const LIRC_SET_REC_TIMEOUT_REPORTS: u32 = 1_074_030_873u32;
```

### `SCIF_GET_NODEIDS`

```rust
const SCIF_GET_NODEIDS: u32 = 3_222_827_790u32;
```

### `NBD_DISCONNECT`

```rust
const NBD_DISCONNECT: u32 = 43_784u32;
```

### `VIDIOC_SUBDEV_G_FRAME_INTERVAL`

```rust
const VIDIOC_SUBDEV_G_FRAME_INTERVAL: u32 = 3_224_393_237u32;
```

### `VFIO_IOMMU_DISABLE`

```rust
const VFIO_IOMMU_DISABLE: u32 = 15_220u32;
```

### `SNAPSHOT_CREATE_IMAGE`

```rust
const SNAPSHOT_CREATE_IMAGE: u32 = 1_074_017_041u32;
```

### `SNAPSHOT_POWER_OFF`

```rust
const SNAPSHOT_POWER_OFF: u32 = 13_072u32;
```

### `APM_IOC_STANDBY`

```rust
const APM_IOC_STANDBY: u32 = 16_641u32;
```

### `PPPIOCGUNIT`

```rust
const PPPIOCGUNIT: u32 = 2_147_775_574u32;
```

### `AUTOFS_IOC_EXPIRE_MULTI`

```rust
const AUTOFS_IOC_EXPIRE_MULTI: u32 = 1_074_041_702u32;
```

### `SCIF_BIND`

```rust
const SCIF_BIND: u32 = 3_221_779_201u32;
```

### `IOC_WATCH_QUEUE_SET_SIZE`

```rust
const IOC_WATCH_QUEUE_SET_SIZE: u32 = 22_368u32;
```

### `NILFS_IOCTL_CHANGE_CPMODE`

```rust
const NILFS_IOCTL_CHANGE_CPMODE: u32 = 1_074_818_688u32;
```

### `IOC_OPAL_LOCK_UNLOCK`

```rust
const IOC_OPAL_LOCK_UNLOCK: u32 = 1_092_120_797u32;
```

### `F2FS_IOC_SET_PIN_FILE`

```rust
const F2FS_IOC_SET_PIN_FILE: u32 = 1_074_066_701u32;
```

### `PPPIOCGRASYNCMAP`

```rust
const PPPIOCGRASYNCMAP: u32 = 2_147_775_573u32;
```

### `MMTIMER_MMAPAVAIL`

```rust
const MMTIMER_MMAPAVAIL: u32 = 27_910u32;
```

### `I2OPASSTHRU32`

```rust
const I2OPASSTHRU32: u32 = 2_148_034_828u32;
```

### `DFL_FPGA_FME_PORT_RELEASE`

```rust
const DFL_FPGA_FME_PORT_RELEASE: u32 = 1_074_050_689u32;
```

### `VIDIOC_SUBDEV_QUERY_DV_TIMINGS`

```rust
const VIDIOC_SUBDEV_QUERY_DV_TIMINGS: u32 = 2_156_156_515u32;
```

### `UI_SET_SNDBIT`

```rust
const UI_SET_SNDBIT: u32 = 1_074_025_834u32;
```

### `VIDIOC_G_AUDOUT`

```rust
const VIDIOC_G_AUDOUT: u32 = 2_150_913_585u32;
```

### `RTC_PLL_SET`

```rust
const RTC_PLL_SET: u32 = 1_075_867_666u32;
```

### `VIDIOC_ENUMAUDIO`

```rust
const VIDIOC_ENUMAUDIO: u32 = 3_224_655_425u32;
```

### `AUTOFS_DEV_IOCTL_TIMEOUT`

```rust
const AUTOFS_DEV_IOCTL_TIMEOUT: u32 = 3_222_836_090u32;
```

### `VBG_IOCTL_DRIVER_VERSION_INFO`

```rust
const VBG_IOCTL_DRIVER_VERSION_INFO: u32 = 3_224_131_072u32;
```

### `VHOST_SCSI_GET_EVENTS_MISSED`

```rust
const VHOST_SCSI_GET_EVENTS_MISSED: u32 = 1_074_048_836u32;
```

### `VHOST_SET_VRING_ADDR`

```rust
const VHOST_SET_VRING_ADDR: u32 = 1_076_408_081u32;
```

### `VDUSE_CREATE_DEV`

```rust
const VDUSE_CREATE_DEV: u32 = 1_095_794_946u32;
```

### `FDFLUSH`

```rust
const FDFLUSH: u32 = 587u32;
```

### `VBG_IOCTL_WAIT_FOR_EVENTS`

```rust
const VBG_IOCTL_WAIT_FOR_EVENTS: u32 = 3_223_344_650u32;
```

### `DFL_FPGA_FME_ERR_SET_IRQ`

```rust
const DFL_FPGA_FME_ERR_SET_IRQ: u32 = 1_074_312_836u32;
```

### `F2FS_IOC_GET_PIN_FILE`

```rust
const F2FS_IOC_GET_PIN_FILE: u32 = 2_147_808_526u32;
```

### `SCIF_CONNECT`

```rust
const SCIF_CONNECT: u32 = 3_221_779_203u32;
```

### `BLKREPORTZONE`

```rust
const BLKREPORTZONE: u32 = 3_222_278_786u32;
```

### `AUTOFS_IOC_ASKUMOUNT`

```rust
const AUTOFS_IOC_ASKUMOUNT: u32 = 2_147_783_536u32;
```

### `ATM_ADDPARTY`

```rust
const ATM_ADDPARTY: u32 = 1_074_815_476u32;
```

### `FDSETPRM`

```rust
const FDSETPRM: u32 = 1_075_839_554u32;
```

### `ATM_GETSTATZ`

```rust
const ATM_GETSTATZ: u32 = 1_074_815_313u32;
```

### `ISST_IF_MSR_COMMAND`

```rust
const ISST_IF_MSR_COMMAND: u32 = 3_221_814_788u32;
```

### `BTRFS_IOC_GET_SUBVOL_INFO`

```rust
const BTRFS_IOC_GET_SUBVOL_INFO: u32 = 2_180_551_740u32;
```

### `VIDIOC_UNSUBSCRIBE_EVENT`

```rust
const VIDIOC_UNSUBSCRIBE_EVENT: u32 = 1_075_861_083u32;
```

### `SEV_ISSUE_CMD`

```rust
const SEV_ISSUE_CMD: u32 = 3_222_295_296u32;
```

### `GPIOHANDLE_SET_LINE_VALUES_IOCTL`

```rust
const GPIOHANDLE_SET_LINE_VALUES_IOCTL: u32 = 3_225_465_865u32;
```

### `PCITEST_COPY`

```rust
const PCITEST_COPY: u32 = 1_074_286_598u32;
```

### `IPMICTL_GET_MY_ADDRESS_CMD`

```rust
const IPMICTL_GET_MY_ADDRESS_CMD: u32 = 2_147_772_690u32;
```

### `CHIOGPICKER`

```rust
const CHIOGPICKER: u32 = 2_147_771_140u32;
```

### `CAPI_NCCI_OPENCOUNT`

```rust
const CAPI_NCCI_OPENCOUNT: u32 = 2_147_762_982u32;
```

### `CXL_MEM_SEND_COMMAND`

```rust
const CXL_MEM_SEND_COMMAND: u32 = 3_224_423_938u32;
```

### `PERF_EVENT_IOC_SET_FILTER`

```rust
const PERF_EVENT_IOC_SET_FILTER: u32 = 1_074_275_334u32;
```

### `IOC_OPAL_REVERT_TPR`

```rust
const IOC_OPAL_REVERT_TPR: u32 = 1_091_072_226u32;
```

### `CHIOGVPARAMS`

```rust
const CHIOGVPARAMS: u32 = 2_154_849_043u32;
```

### `PTP_PEROUT_REQUEST`

```rust
const PTP_PEROUT_REQUEST: u32 = 1_077_427_459u32;
```

### `FSI_SCOM_CHECK`

```rust
const FSI_SCOM_CHECK: u32 = 2_147_775_232u32;
```

### `RTC_IRQP_READ`

```rust
const RTC_IRQP_READ: u32 = 2_148_036_619u32;
```

### `RIO_MPORT_MAINT_READ_LOCAL`

```rust
const RIO_MPORT_MAINT_READ_LOCAL: u32 = 2_149_084_421u32;
```

### `HIDIOCGRDESCSIZE`

```rust
const HIDIOCGRDESCSIZE: u32 = 2_147_764_225u32;
```

### `UI_GET_VERSION`

```rust
const UI_GET_VERSION: u32 = 2_147_767_597u32;
```

### `NILFS_IOCTL_GET_CPSTAT`

```rust
const NILFS_IOCTL_GET_CPSTAT: u32 = 2_149_084_803u32;
```

### `CCISS_GETBUSTYPES`

```rust
const CCISS_GETBUSTYPES: u32 = 2_147_762_695u32;
```

### `VFIO_IOMMU_SPAPR_TCE_CREATE`

```rust
const VFIO_IOMMU_SPAPR_TCE_CREATE: u32 = 15_223u32;
```

### `VIDIOC_EXPBUF`

```rust
const VIDIOC_EXPBUF: u32 = 3_225_441_808u32;
```

### `UI_SET_RELBIT`

```rust
const UI_SET_RELBIT: u32 = 1_074_025_830u32;
```

### `VFIO_SET_IOMMU`

```rust
const VFIO_SET_IOMMU: u32 = 15_206u32;
```

### `VIDIOC_S_MODULATOR`

```rust
const VIDIOC_S_MODULATOR: u32 = 1_078_220_343u32;
```

### `TUNGETFILTER`

```rust
const TUNGETFILTER: u32 = 2_148_553_947u32;
```

### `CCISS_SETNODENAME`

```rust
const CCISS_SETNODENAME: u32 = 1_074_807_301u32;
```

### `FBIO_GETCONTROL2`

```rust
const FBIO_GETCONTROL2: u32 = 2_148_025_993u32;
```

### `TUNSETDEBUG`

```rust
const TUNSETDEBUG: u32 = 1_074_025_673u32;
```

### `DM_DEV_REMOVE`

```rust
const DM_DEV_REMOVE: u32 = 3_241_737_476u32;
```

### `HIDIOCSUSAGES`

```rust
const HIDIOCSUSAGES: u32 = 1_344_030_740u32;
```

### `FS_IOC_ADD_ENCRYPTION_KEY`

```rust
const FS_IOC_ADD_ENCRYPTION_KEY: u32 = 3_226_494_487u32;
```

### `FBIOGET_VBLANK`

```rust
const FBIOGET_VBLANK: u32 = 2_149_598_738u32;
```

### `ATM_GETSTAT`

```rust
const ATM_GETSTAT: u32 = 1_074_815_312u32;
```

### `VIDIOC_G_JPEGCOMP`

```rust
const VIDIOC_G_JPEGCOMP: u32 = 2_156_680_765u32;
```

### `TUNATTACHFILTER`

```rust
const TUNATTACHFILTER: u32 = 1_074_812_117u32;
```

### `UI_SET_ABSBIT`

```rust
const UI_SET_ABSBIT: u32 = 1_074_025_831u32;
```

### `DFL_FPGA_PORT_ERR_GET_IRQ_NUM`

```rust
const DFL_FPGA_PORT_ERR_GET_IRQ_NUM: u32 = 2_147_792_453u32;
```

### `USBDEVFS_REAPURB32`

```rust
const USBDEVFS_REAPURB32: u32 = 1_074_025_740u32;
```

### `BTRFS_IOC_TRANS_END`

```rust
const BTRFS_IOC_TRANS_END: u32 = 37_895u32;
```

### `CAPI_REGISTER`

```rust
const CAPI_REGISTER: u32 = 1_074_545_409u32;
```

### `F2FS_IOC_COMPRESS_FILE`

```rust
const F2FS_IOC_COMPRESS_FILE: u32 = 62_744u32;
```

### `USBDEVFS_DISCARDURB`

```rust
const USBDEVFS_DISCARDURB: u32 = 21_771u32;
```

### `HE_GET_REG`

```rust
const HE_GET_REG: u32 = 1_074_815_328u32;
```

### `ATM_SETLOOP`

```rust
const ATM_SETLOOP: u32 = 1_074_815_315u32;
```

### `ATMSIGD_CTRL`

```rust
const ATMSIGD_CTRL: u32 = 25_072u32;
```

### `CIOC_KERNEL_VERSION`

```rust
const CIOC_KERNEL_VERSION: u32 = 3_221_775_114u32;
```

### `BTRFS_IOC_CLONE_RANGE`

```rust
const BTRFS_IOC_CLONE_RANGE: u32 = 1_075_876_877u32;
```

### `SNAPSHOT_UNFREEZE`

```rust
const SNAPSHOT_UNFREEZE: u32 = 13_058u32;
```

### `F2FS_IOC_START_VOLATILE_WRITE`

```rust
const F2FS_IOC_START_VOLATILE_WRITE: u32 = 62_723u32;
```

### `PMU_IOC_HAS_ADB`

```rust
const PMU_IOC_HAS_ADB: u32 = 2_148_024_836u32;
```

### `I2OGETIOPS`

```rust
const I2OGETIOPS: u32 = 2_149_607_680u32;
```

### `VIDIOC_S_FBUF`

```rust
const VIDIOC_S_FBUF: u32 = 1_076_909_579u32;
```

### `PPRCONTROL`

```rust
const PPRCONTROL: u32 = 2_147_577_987u32;
```

### `CHIOSPICKER`

```rust
const CHIOSPICKER: u32 = 1_074_029_317u32;
```

### `VFIO_IOMMU_SPAPR_REGISTER_MEMORY`

```rust
const VFIO_IOMMU_SPAPR_REGISTER_MEMORY: u32 = 15_221u32;
```

### `TUNGETSNDBUF`

```rust
const TUNGETSNDBUF: u32 = 2_147_767_507u32;
```

### `GSMIOC_SETCONF`

```rust
const GSMIOC_SETCONF: u32 = 1_078_740_737u32;
```

### `IOC_PR_PREEMPT`

```rust
const IOC_PR_PREEMPT: u32 = 1_075_343_563u32;
```

### `KCOV_INIT_TRACE`

```rust
const KCOV_INIT_TRACE: u32 = 2_148_033_281u32;
```

### `SONYPI_IOCGBAT1CAP`

```rust
const SONYPI_IOCGBAT1CAP: u32 = 2_147_644_930u32;
```

### `SWITCHTEC_IOCTL_FLASH_INFO`

```rust
const SWITCHTEC_IOCTL_FLASH_INFO: u32 = 2_148_554_560u32;
```

### `MTIOCTOP`

```rust
const MTIOCTOP: u32 = 1_074_294_017u32;
```

### `VHOST_VDPA_SET_STATUS`

```rust
const VHOST_VDPA_SET_STATUS: u32 = 1_073_852_274u32;
```

### `VHOST_SCSI_SET_EVENTS_MISSED`

```rust
const VHOST_SCSI_SET_EVENTS_MISSED: u32 = 1_074_048_835u32;
```

### `VFIO_IOMMU_DIRTY_PAGES`

```rust
const VFIO_IOMMU_DIRTY_PAGES: u32 = 15_221u32;
```

### `BTRFS_IOC_SCRUB_PROGRESS`

```rust
const BTRFS_IOC_SCRUB_PROGRESS: u32 = 3_288_372_253u32;
```

### `PPPIOCGMRU`

```rust
const PPPIOCGMRU: u32 = 2_147_775_571u32;
```

### `BTRFS_IOC_DEV_REPLACE`

```rust
const BTRFS_IOC_DEV_REPLACE: u32 = 3_391_657_013u32;
```

### `PPPIOCGFLAGS`

```rust
const PPPIOCGFLAGS: u32 = 2_147_775_578u32;
```

### `NILFS_IOCTL_SET_SUINFO`

```rust
const NILFS_IOCTL_SET_SUINFO: u32 = 1_075_342_989u32;
```

### `FW_CDEV_IOC_GET_CYCLE_TIMER2`

```rust
const FW_CDEV_IOC_GET_CYCLE_TIMER2: u32 = 3_222_807_316u32;
```

### `ATM_DELLECSADDR`

```rust
const ATM_DELLECSADDR: u32 = 1_074_815_375u32;
```

### `FW_CDEV_IOC_GET_SPEED`

```rust
const FW_CDEV_IOC_GET_SPEED: u32 = 8_977u32;
```

### `PPPIOCGIDLE32`

```rust
const PPPIOCGIDLE32: u32 = 2_148_037_695u32;
```

### `VFIO_DEVICE_RESET`

```rust
const VFIO_DEVICE_RESET: u32 = 15_215u32;
```

### `GPIO_GET_LINEINFO_UNWATCH_IOCTL`

```rust
const GPIO_GET_LINEINFO_UNWATCH_IOCTL: u32 = 3_221_533_708u32;
```

### `WDIOC_GETSTATUS`

```rust
const WDIOC_GETSTATUS: u32 = 2_147_768_065u32;
```

### `BTRFS_IOC_SET_FEATURES`

```rust
const BTRFS_IOC_SET_FEATURES: u32 = 1_076_925_497u32;
```

### `IOCTL_MEI_CONNECT_CLIENT`

```rust
const IOCTL_MEI_CONNECT_CLIENT: u32 = 3_222_292_481u32;
```

### `VIDIOC_OMAP3ISP_AEWB_CFG`

```rust
const VIDIOC_OMAP3ISP_AEWB_CFG: u32 = 3_223_344_835u32;
```

### `PCITEST_READ`

```rust
const PCITEST_READ: u32 = 1_074_286_597u32;
```

### `VFIO_GROUP_GET_STATUS`

```rust
const VFIO_GROUP_GET_STATUS: u32 = 15_207u32;
```

### `MATROXFB_GET_ALL_OUTPUTS`

```rust
const MATROXFB_GET_ALL_OUTPUTS: u32 = 2_148_036_347u32;
```

### `USBDEVFS_CLEAR_HALT`

```rust
const USBDEVFS_CLEAR_HALT: u32 = 2_147_767_573u32;
```

### `VIDIOC_DECODER_CMD`

```rust
const VIDIOC_DECODER_CMD: u32 = 3_225_966_176u32;
```

### `VIDIOC_G_AUDIO`

```rust
const VIDIOC_G_AUDIO: u32 = 2_150_913_569u32;
```

### `CCISS_RESCANDISK`

```rust
const CCISS_RESCANDISK: u32 = 16_912u32;
```

### `RIO_DISABLE_PORTWRITE_RANGE`

```rust
const RIO_DISABLE_PORTWRITE_RANGE: u32 = 1_074_818_316u32;
```

### `IOC_OPAL_SECURE_ERASE_LR`

```rust
const IOC_OPAL_SECURE_ERASE_LR: u32 = 1_091_596_519u32;
```

### `USBDEVFS_REAPURB`

```rust
const USBDEVFS_REAPURB: u32 = 1_074_287_884u32;
```

### `DFL_FPGA_CHECK_EXTENSION`

```rust
const DFL_FPGA_CHECK_EXTENSION: u32 = 46_593u32;
```

### `AUTOFS_IOC_PROTOVER`

```rust
const AUTOFS_IOC_PROTOVER: u32 = 2_147_783_523u32;
```

### `FSL_HV_IOCTL_MEMCPY`

```rust
const FSL_HV_IOCTL_MEMCPY: u32 = 3_223_891_717u32;
```

### `BTRFS_IOC_GET_FEATURES`

```rust
const BTRFS_IOC_GET_FEATURES: u32 = 2_149_094_457u32;
```

### `PCITEST_MSIX`

```rust
const PCITEST_MSIX: u32 = 1_074_024_455u32;
```

### `BTRFS_IOC_DEFRAG_RANGE`

```rust
const BTRFS_IOC_DEFRAG_RANGE: u32 = 1_076_925_456u32;
```

### `UI_BEGIN_FF_ERASE`

```rust
const UI_BEGIN_FF_ERASE: u32 = 3_222_033_866u32;
```

### `DM_GET_TARGET_VERSION`

```rust
const DM_GET_TARGET_VERSION: u32 = 3_241_737_489u32;
```

### `PPPIOCGIDLE`

```rust
const PPPIOCGIDLE: u32 = 2_148_561_983u32;
```

### `NVRAM_SETCKS`

```rust
const NVRAM_SETCKS: u32 = 28_737u32;
```

### `WDIOC_GETSUPPORT`

```rust
const WDIOC_GETSUPPORT: u32 = 2_150_127_360u32;
```

### `GSMIOC_ENABLE_NET`

```rust
const GSMIOC_ENABLE_NET: u32 = 1_077_167_874u32;
```

### `GPIO_GET_CHIPINFO_IOCTL`

```rust
const GPIO_GET_CHIPINFO_IOCTL: u32 = 2_151_986_177u32;
```

### `NE_ADD_VCPU`

```rust
const NE_ADD_VCPU: u32 = 3_221_532_193u32;
```

### `EVIOCSKEYCODE_V2`

```rust
const EVIOCSKEYCODE_V2: u32 = 1_076_380_932u32;
```

### `PTP_SYS_OFFSET_EXTENDED2`

```rust
const PTP_SYS_OFFSET_EXTENDED2: u32 = 3_300_932_882u32;
```

### `SCIF_FENCE_WAIT`

```rust
const SCIF_FENCE_WAIT: u32 = 3_221_517_072u32;
```

### `RIO_TRANSFER`

```rust
const RIO_TRANSFER: u32 = 3_222_826_261u32;
```

### `FSL_HV_IOCTL_DOORBELL`

```rust
const FSL_HV_IOCTL_DOORBELL: u32 = 3_221_794_566u32;
```

### `RIO_MPORT_MAINT_WRITE_LOCAL`

```rust
const RIO_MPORT_MAINT_WRITE_LOCAL: u32 = 1_075_342_598u32;
```

### `I2OEVTREG`

```rust
const I2OEVTREG: u32 = 1_074_555_146u32;
```

### `I2OPARMGET`

```rust
const I2OPARMGET: u32 = 3_223_873_796u32;
```

### `EVIOCGID`

```rust
const EVIOCGID: u32 = 2_148_025_602u32;
```

### `BTRFS_IOC_QGROUP_CREATE`

```rust
const BTRFS_IOC_QGROUP_CREATE: u32 = 1_074_828_330u32;
```

### `AUTOFS_DEV_IOCTL_SETPIPEFD`

```rust
const AUTOFS_DEV_IOCTL_SETPIPEFD: u32 = 3_222_836_088u32;
```

### `VIDIOC_S_PARM`

```rust
const VIDIOC_S_PARM: u32 = 3_234_616_854u32;
```

### `TUNSETSTEERINGEBPF`

```rust
const TUNSETSTEERINGEBPF: u32 = 2_147_767_520u32;
```

### `ATM_GETNAMES`

```rust
const ATM_GETNAMES: u32 = 1_074_815_363u32;
```

### `VIDIOC_QUERYMENU`

```rust
const VIDIOC_QUERYMENU: u32 = 3_224_131_109u32;
```

### `DFL_FPGA_PORT_DMA_UNMAP`

```rust
const DFL_FPGA_PORT_DMA_UNMAP: u32 = 46_660u32;
```

### `I2OLCTGET`

```rust
const I2OLCTGET: u32 = 3_222_825_218u32;
```

### `FS_IOC_GET_ENCRYPTION_PWSALT`

```rust
const FS_IOC_GET_ENCRYPTION_PWSALT: u32 = 1_074_816_532u32;
```

### `NS_SETBUFLEV`

```rust
const NS_SETBUFLEV: u32 = 1_074_815_330u32;
```

### `BLKCLOSEZONE`

```rust
const BLKCLOSEZONE: u32 = 1_074_795_143u32;
```

### `SONET_GETFRSENSE`

```rust
const SONET_GETFRSENSE: u32 = 2_147_901_719u32;
```

### `UI_SET_EVBIT`

```rust
const UI_SET_EVBIT: u32 = 1_074_025_828u32;
```

### `DM_LIST_VERSIONS`

```rust
const DM_LIST_VERSIONS: u32 = 3_241_737_485u32;
```

### `HIDIOCGSTRING`

```rust
const HIDIOCGSTRING: u32 = 2_164_541_444u32;
```

### `PPPIOCATTCHAN`

```rust
const PPPIOCATTCHAN: u32 = 1_074_033_720u32;
```

### `VDUSE_DEV_SET_CONFIG`

```rust
const VDUSE_DEV_SET_CONFIG: u32 = 1_074_299_154u32;
```

### `TUNGETFEATURES`

```rust
const TUNGETFEATURES: u32 = 2_147_767_503u32;
```

### `VFIO_GROUP_UNSET_CONTAINER`

```rust
const VFIO_GROUP_UNSET_CONTAINER: u32 = 15_209u32;
```

### `IPMICTL_SET_MY_ADDRESS_CMD`

```rust
const IPMICTL_SET_MY_ADDRESS_CMD: u32 = 2_147_772_689u32;
```

### `CCISS_REGNEWDISK`

```rust
const CCISS_REGNEWDISK: u32 = 1_074_020_877u32;
```

### `VIDIOC_QUERY_DV_TIMINGS`

```rust
const VIDIOC_QUERY_DV_TIMINGS: u32 = 2_156_156_515u32;
```

### `PHN_SETREGS`

```rust
const PHN_SETREGS: u32 = 1_076_391_944u32;
```

### `FAT_IOCTL_GET_ATTRIBUTES`

```rust
const FAT_IOCTL_GET_ATTRIBUTES: u32 = 2_147_774_992u32;
```

### `FSL_MC_SEND_MC_COMMAND`

```rust
const FSL_MC_SEND_MC_COMMAND: u32 = 3_225_440_992u32;
```

### `TUNGETIFF`

```rust
const TUNGETIFF: u32 = 2_147_767_506u32;
```

### `PTP_CLOCK_GETCAPS2`

```rust
const PTP_CLOCK_GETCAPS2: u32 = 2_152_742_154u32;
```

### `BTRFS_IOC_RESIZE`

```rust
const BTRFS_IOC_RESIZE: u32 = 1_342_215_171u32;
```

### `VHOST_SET_VRING_ENDIAN`

```rust
const VHOST_SET_VRING_ENDIAN: u32 = 1_074_310_931u32;
```

### `PPS_KC_BIND`

```rust
const PPS_KC_BIND: u32 = 1_074_294_949u32;
```

### `F2FS_IOC_WRITE_CHECKPOINT`

```rust
const F2FS_IOC_WRITE_CHECKPOINT: u32 = 62_727u32;
```

### `UI_SET_FFBIT`

```rust
const UI_SET_FFBIT: u32 = 1_074_025_835u32;
```

### `IPMICTL_GET_MY_LUN_CMD`

```rust
const IPMICTL_GET_MY_LUN_CMD: u32 = 2_147_772_692u32;
```

### `CEC_ADAP_G_PHYS_ADDR`

```rust
const CEC_ADAP_G_PHYS_ADDR: u32 = 2_147_639_553u32;
```

### `CEC_G_MODE`

```rust
const CEC_G_MODE: u32 = 2_147_770_632u32;
```

### `USBDEVFS_RESETEP`

```rust
const USBDEVFS_RESETEP: u32 = 2_147_767_555u32;
```

### `MEDIA_REQUEST_IOC_QUEUE`

```rust
const MEDIA_REQUEST_IOC_QUEUE: u32 = 31_872u32;
```

### `USBDEVFS_ALLOC_STREAMS`

```rust
const USBDEVFS_ALLOC_STREAMS: u32 = 2_148_029_724u32;
```

### `MGSL_IOCSXCTRL`

```rust
const MGSL_IOCSXCTRL: u32 = 27_925u32;
```

### `MEDIA_IOC_G_TOPOLOGY`

```rust
const MEDIA_IOC_G_TOPOLOGY: u32 = 3_225_975_812u32;
```

### `PPPIOCUNBRIDGECHAN`

```rust
const PPPIOCUNBRIDGECHAN: u32 = 29_748u32;
```

### `F2FS_IOC_COMMIT_ATOMIC_WRITE`

```rust
const F2FS_IOC_COMMIT_ATOMIC_WRITE: u32 = 62_722u32;
```

### `ISST_IF_GET_PLATFORM_INFO`

```rust
const ISST_IF_GET_PLATFORM_INFO: u32 = 2_148_072_960u32;
```

### `SCIF_FENCE_MARK`

```rust
const SCIF_FENCE_MARK: u32 = 3_222_303_503u32;
```

### `USBDEVFS_RELEASE_PORT`

```rust
const USBDEVFS_RELEASE_PORT: u32 = 2_147_767_577u32;
```

### `VFIO_CHECK_EXTENSION`

```rust
const VFIO_CHECK_EXTENSION: u32 = 15_205u32;
```

### `BTRFS_IOC_QGROUP_LIMIT`

```rust
const BTRFS_IOC_QGROUP_LIMIT: u32 = 2_150_667_307u32;
```

### `FAT_IOCTL_GET_VOLUME_ID`

```rust
const FAT_IOCTL_GET_VOLUME_ID: u32 = 2_147_774_995u32;
```

### `UI_SET_PHYS`

```rust
const UI_SET_PHYS: u32 = 1_074_287_980u32;
```

### `FDWERRORGET`

```rust
const FDWERRORGET: u32 = 2_150_105_623u32;
```

### `VIDIOC_SUBDEV_G_EDID`

```rust
const VIDIOC_SUBDEV_G_EDID: u32 = 3_223_868_968u32;
```

### `MGSL_IOCGSTATS`

```rust
const MGSL_IOCGSTATS: u32 = 27_911u32;
```

### `RPROC_SET_SHUTDOWN_ON_RELEASE`

```rust
const RPROC_SET_SHUTDOWN_ON_RELEASE: u32 = 1_074_050_817u32;
```

### `SIOCGSTAMP_NEW`

```rust
const SIOCGSTAMP_NEW: u32 = 2_148_567_302u32;
```

### `RTC_WKALM_RD`

```rust
const RTC_WKALM_RD: u32 = 2_150_133_776u32;
```

### `PHN_GET_REG`

```rust
const PHN_GET_REG: u32 = 3_221_778_432u32;
```

### `DELL_WMI_SMBIOS_CMD`

```rust
const DELL_WMI_SMBIOS_CMD: u32 = 3_224_655_616u32;
```

### `PHN_NOT_OH`

```rust
const PHN_NOT_OH: u32 = 28_676u32;
```

### `PPGETMODES`

```rust
const PPGETMODES: u32 = 2_147_774_615u32;
```

### `CHIOGPARAMS`

```rust
const CHIOGPARAMS: u32 = 2_148_819_718u32;
```

### `VFIO_DEVICE_GET_GFX_DMABUF`

```rust
const VFIO_DEVICE_GET_GFX_DMABUF: u32 = 15_219u32;
```

### `VHOST_SET_VRING_BUSYLOOP_TIMEOUT`

```rust
const VHOST_SET_VRING_BUSYLOOP_TIMEOUT: u32 = 1_074_310_947u32;
```

### `VIDIOC_SUBDEV_G_SELECTION`

```rust
const VIDIOC_SUBDEV_G_SELECTION: u32 = 3_225_441_853u32;
```

### `BTRFS_IOC_RM_DEV_V2`

```rust
const BTRFS_IOC_RM_DEV_V2: u32 = 1_342_215_226u32;
```

### `MGSL_IOCWAITGPIO`

```rust
const MGSL_IOCWAITGPIO: u32 = 3_222_301_970u32;
```

### `PMU_IOC_CAN_SLEEP`

```rust
const PMU_IOC_CAN_SLEEP: u32 = 2_148_024_837u32;
```

### `KCOV_ENABLE`

```rust
const KCOV_ENABLE: u32 = 25_444u32;
```

### `BTRFS_IOC_CLONE`

```rust
const BTRFS_IOC_CLONE: u32 = 1_074_041_865u32;
```

### `F2FS_IOC_DEFRAGMENT`

```rust
const F2FS_IOC_DEFRAGMENT: u32 = 3_222_336_776u32;
```

### `FW_CDEV_IOC_DEALLOCATE_ISO_RESOURCE`

```rust
const FW_CDEV_IOC_DEALLOCATE_ISO_RESOURCE: u32 = 1_074_012_942u32;
```

### `AGPIOC_ALLOCATE`

```rust
const AGPIOC_ALLOCATE: u32 = 3_221_766_406u32;
```

### `NE_SET_USER_MEMORY_REGION`

```rust
const NE_SET_USER_MEMORY_REGION: u32 = 1_075_359_267u32;
```

### `MGSL_IOCTXABORT`

```rust
const MGSL_IOCTXABORT: u32 = 27_910u32;
```

### `MGSL_IOCSGPIO`

```rust
const MGSL_IOCSGPIO: u32 = 1_074_818_320u32;
```

### `LIRC_SET_REC_CARRIER`

```rust
const LIRC_SET_REC_CARRIER: u32 = 1_074_030_868u32;
```

### `F2FS_IOC_FLUSH_DEVICE`

```rust
const F2FS_IOC_FLUSH_DEVICE: u32 = 1_074_328_842u32;
```

### `SNAPSHOT_ATOMIC_RESTORE`

```rust
const SNAPSHOT_ATOMIC_RESTORE: u32 = 13_060u32;
```

### `RTC_UIE_OFF`

```rust
const RTC_UIE_OFF: u32 = 28_676u32;
```

### `BT_BMC_IOCTL_SMS_ATN`

```rust
const BT_BMC_IOCTL_SMS_ATN: u32 = 45_312u32;
```

### `NVME_IOCTL_ID`

```rust
const NVME_IOCTL_ID: u32 = 20_032u32;
```

### `NE_START_ENCLAVE`

```rust
const NE_START_ENCLAVE: u32 = 3_222_318_628u32;
```

### `VIDIOC_STREAMON`

```rust
const VIDIOC_STREAMON: u32 = 1_074_026_002u32;
```

### `FDPOLLDRVSTAT`

```rust
const FDPOLLDRVSTAT: u32 = 2_152_727_059u32;
```

### `AUTOFS_DEV_IOCTL_READY`

```rust
const AUTOFS_DEV_IOCTL_READY: u32 = 3_222_836_086u32;
```

### `VIDIOC_ENUMAUDOUT`

```rust
const VIDIOC_ENUMAUDOUT: u32 = 3_224_655_426u32;
```

### `VIDIOC_SUBDEV_S_STD`

```rust
const VIDIOC_SUBDEV_S_STD: u32 = 1_074_288_152u32;
```

### `WDIOC_GETTIMELEFT`

```rust
const WDIOC_GETTIMELEFT: u32 = 2_147_768_074u32;
```

### `ATM_GETLINKRATE`

```rust
const ATM_GETLINKRATE: u32 = 1_074_815_361u32;
```

### `RTC_WKALM_SET`

```rust
const RTC_WKALM_SET: u32 = 1_076_391_951u32;
```

### `VHOST_GET_BACKEND_FEATURES`

```rust
const VHOST_GET_BACKEND_FEATURES: u32 = 2_148_052_774u32;
```

### `ATMARP_ENCAP`

```rust
const ATMARP_ENCAP: u32 = 25_061u32;
```

### `CAPI_GET_FLAGS`

```rust
const CAPI_GET_FLAGS: u32 = 2_147_762_979u32;
```

### `IPMICTL_SET_MY_CHANNEL_ADDRESS_CMD`

```rust
const IPMICTL_SET_MY_CHANNEL_ADDRESS_CMD: u32 = 2_147_772_696u32;
```

### `DFL_FPGA_FME_PORT_ASSIGN`

```rust
const DFL_FPGA_FME_PORT_ASSIGN: u32 = 1_074_050_690u32;
```

### `NS_GET_OWNER_UID`

```rust
const NS_GET_OWNER_UID: u32 = 46_852u32;
```

### `VIDIOC_OVERLAY`

```rust
const VIDIOC_OVERLAY: u32 = 1_074_025_998u32;
```

### `BTRFS_IOC_WAIT_SYNC`

```rust
const BTRFS_IOC_WAIT_SYNC: u32 = 1_074_304_022u32;
```

### `GPIOHANDLE_SET_CONFIG_IOCTL`

```rust
const GPIOHANDLE_SET_CONFIG_IOCTL: u32 = 3_226_776_586u32;
```

### `VHOST_GET_VRING_ENDIAN`

```rust
const VHOST_GET_VRING_ENDIAN: u32 = 1_074_310_932u32;
```

### `ATM_GETADDR`

```rust
const ATM_GETADDR: u32 = 1_074_815_366u32;
```

### `PHN_GET_REGS`

```rust
const PHN_GET_REGS: u32 = 3_221_778_434u32;
```

### `AUTOFS_DEV_IOCTL_REQUESTER`

```rust
const AUTOFS_DEV_IOCTL_REQUESTER: u32 = 3_222_836_091u32;
```

### `AUTOFS_DEV_IOCTL_EXPIRE`

```rust
const AUTOFS_DEV_IOCTL_EXPIRE: u32 = 3_222_836_092u32;
```

### `SNAPSHOT_S2RAM`

```rust
const SNAPSHOT_S2RAM: u32 = 13_067u32;
```

### `JSIOCSAXMAP`

```rust
const JSIOCSAXMAP: u32 = 1_077_963_313u32;
```

### `F2FS_IOC_SET_COMPRESS_OPTION`

```rust
const F2FS_IOC_SET_COMPRESS_OPTION: u32 = 1_073_935_638u32;
```

### `VBG_IOCTL_HGCM_DISCONNECT`

```rust
const VBG_IOCTL_HGCM_DISCONNECT: u32 = 3_223_082_501u32;
```

### `SCIF_FENCE_SIGNAL`

```rust
const SCIF_FENCE_SIGNAL: u32 = 3_223_876_369u32;
```

### `VFIO_DEVICE_GET_PCI_HOT_RESET_INFO`

```rust
const VFIO_DEVICE_GET_PCI_HOT_RESET_INFO: u32 = 15_216u32;
```

### `VIDIOC_SUBDEV_ENUM_MBUS_CODE`

```rust
const VIDIOC_SUBDEV_ENUM_MBUS_CODE: u32 = 3_224_393_218u32;
```

### `MMTIMER_GETOFFSET`

```rust
const MMTIMER_GETOFFSET: u32 = 27_904u32;
```

### `RIO_CM_CHAN_LISTEN`

```rust
const RIO_CM_CHAN_LISTEN: u32 = 1_073_898_246u32;
```

### `ATM_SETSC`

```rust
const ATM_SETSC: u32 = 1_074_029_041u32;
```

### `F2FS_IOC_SHUTDOWN`

```rust
const F2FS_IOC_SHUTDOWN: u32 = 2_147_768_445u32;
```

### `NVME_IOCTL_RESCAN`

```rust
const NVME_IOCTL_RESCAN: u32 = 20_038u32;
```

### `BLKOPENZONE`

```rust
const BLKOPENZONE: u32 = 1_074_795_142u32;
```

### `DM_VERSION`

```rust
const DM_VERSION: u32 = 3_241_737_472u32;
```

### `CEC_TRANSMIT`

```rust
const CEC_TRANSMIT: u32 = 3_224_920_325u32;
```

### `FS_IOC_GET_ENCRYPTION_POLICY_EX`

```rust
const FS_IOC_GET_ENCRYPTION_POLICY_EX: u32 = 3_221_841_430u32;
```

### `SIOCMKCLIP`

```rust
const SIOCMKCLIP: u32 = 25_056u32;
```

### `IPMI_BMC_IOCTL_CLEAR_SMS_ATN`

```rust
const IPMI_BMC_IOCTL_CLEAR_SMS_ATN: u32 = 45_313u32;
```

### `HIDIOCGVERSION`

```rust
const HIDIOCGVERSION: u32 = 2_147_764_225u32;
```

### `VIDIOC_S_INPUT`

```rust
const VIDIOC_S_INPUT: u32 = 3_221_509_671u32;
```

### `VIDIOC_G_CROP`

```rust
const VIDIOC_G_CROP: u32 = 3_222_558_267u32;
```

### `LIRC_SET_WIDEBAND_RECEIVER`

```rust
const LIRC_SET_WIDEBAND_RECEIVER: u32 = 1_074_030_883u32;
```

### `EVIOCGEFFECTS`

```rust
const EVIOCGEFFECTS: u32 = 2_147_763_588u32;
```

### `UVCIOC_CTRL_QUERY`

```rust
const UVCIOC_CTRL_QUERY: u32 = 3_222_304_033u32;
```

### `IOC_OPAL_GENERIC_TABLE_RW`

```rust
const IOC_OPAL_GENERIC_TABLE_RW: u32 = 1_094_217_963u32;
```

### `FS_IOC_READ_VERITY_METADATA`

```rust
const FS_IOC_READ_VERITY_METADATA: u32 = 3_223_873_159u32;
```

### `ND_IOCTL_SET_CONFIG_DATA`

```rust
const ND_IOCTL_SET_CONFIG_DATA: u32 = 3_221_769_734u32;
```

### `USBDEVFS_GETDRIVER`

```rust
const USBDEVFS_GETDRIVER: u32 = 1_090_802_952u32;
```

### `IDT77105_GETSTAT`

```rust
const IDT77105_GETSTAT: u32 = 1_074_815_282u32;
```

### `HIDIOCINITREPORT`

```rust
const HIDIOCINITREPORT: u32 = 18_437u32;
```

### `VFIO_DEVICE_GET_INFO`

```rust
const VFIO_DEVICE_GET_INFO: u32 = 15_211u32;
```

### `RIO_CM_CHAN_RECEIVE`

```rust
const RIO_CM_CHAN_RECEIVE: u32 = 3_222_299_402u32;
```

### `RNDGETENTCNT`

```rust
const RNDGETENTCNT: u32 = 2_147_766_784u32;
```

### `PPPIOCNEWUNIT`

```rust
const PPPIOCNEWUNIT: u32 = 3_221_517_374u32;
```

### `BTRFS_IOC_INO_LOOKUP`

```rust
const BTRFS_IOC_INO_LOOKUP: u32 = 3_489_698_834u32;
```

### `FDRESET`

```rust
const FDRESET: u32 = 596u32;
```

### `IOC_PR_REGISTER`

```rust
const IOC_PR_REGISTER: u32 = 1_075_343_560u32;
```

### `HIDIOCSREPORT`

```rust
const HIDIOCSREPORT: u32 = 1_074_546_696u32;
```

### `TEE_IOC_OPEN_SESSION`

```rust
const TEE_IOC_OPEN_SESSION: u32 = 2_148_574_210u32;
```

### `TEE_IOC_SUPPL_RECV`

```rust
const TEE_IOC_SUPPL_RECV: u32 = 2_148_574_214u32;
```

### `BTRFS_IOC_BALANCE_CTL`

```rust
const BTRFS_IOC_BALANCE_CTL: u32 = 1_074_041_889u32;
```

### `GPIO_GET_LINEINFO_WATCH_IOCTL`

```rust
const GPIO_GET_LINEINFO_WATCH_IOCTL: u32 = 3_225_990_155u32;
```

### `HIDIOCGRAWINFO`

```rust
const HIDIOCGRAWINFO: u32 = 2_148_026_371u32;
```

### `PPPIOCSCOMPRESS`

```rust
const PPPIOCSCOMPRESS: u32 = 1_074_820_173u32;
```

### `USBDEVFS_CONNECTINFO`

```rust
const USBDEVFS_CONNECTINFO: u32 = 1_074_287_889u32;
```

### `BLKRESETZONE`

```rust
const BLKRESETZONE: u32 = 1_074_795_139u32;
```

### `CHIOINITELEM`

```rust
const CHIOINITELEM: u32 = 25_361u32;
```

### `NILFS_IOCTL_SET_ALLOC_RANGE`

```rust
const NILFS_IOCTL_SET_ALLOC_RANGE: u32 = 1_074_818_700u32;
```

### `AUTOFS_DEV_IOCTL_CATATONIC`

```rust
const AUTOFS_DEV_IOCTL_CATATONIC: u32 = 3_222_836_089u32;
```

### `RIO_MPORT_MAINT_HDID_SET`

```rust
const RIO_MPORT_MAINT_HDID_SET: u32 = 1_073_900_801u32;
```

### `PPGETPHASE`

```rust
const PPGETPHASE: u32 = 2_147_774_617u32;
```

### `USBDEVFS_DISCONNECT_CLAIM`

```rust
const USBDEVFS_DISCONNECT_CLAIM: u32 = 2_164_806_939u32;
```

### `FDMSGON`

```rust
const FDMSGON: u32 = 581u32;
```

### `VIDIOC_G_SLICED_VBI_CAP`

```rust
const VIDIOC_G_SLICED_VBI_CAP: u32 = 3_228_849_733u32;
```

### `BTRFS_IOC_BALANCE_V2`

```rust
const BTRFS_IOC_BALANCE_V2: u32 = 3_288_372_256u32;
```

### `MEDIA_REQUEST_IOC_REINIT`

```rust
const MEDIA_REQUEST_IOC_REINIT: u32 = 31_873u32;
```

### `IOC_OPAL_ERASE_LR`

```rust
const IOC_OPAL_ERASE_LR: u32 = 1_091_596_518u32;
```

### `FDFMTBEG`

```rust
const FDFMTBEG: u32 = 583u32;
```

### `RNDRESEEDCRNG`

```rust
const RNDRESEEDCRNG: u32 = 20_999u32;
```

### `ISST_IF_GET_PHY_ID`

```rust
const ISST_IF_GET_PHY_ID: u32 = 3_221_814_785u32;
```

### `TUNSETNOCSUM`

```rust
const TUNSETNOCSUM: u32 = 1_074_025_672u32;
```

### `SONET_GETSTAT`

```rust
const SONET_GETSTAT: u32 = 2_149_867_792u32;
```

### `TFD_IOC_SET_TICKS`

```rust
const TFD_IOC_SET_TICKS: u32 = 1_074_287_616u32;
```

### `PPDATADIR`

```rust
const PPDATADIR: u32 = 1_074_032_784u32;
```

### `IOC_OPAL_ENABLE_DISABLE_MBR`

```rust
const IOC_OPAL_ENABLE_DISABLE_MBR: u32 = 1_091_596_517u32;
```

### `GPIO_V2_GET_LINE_IOCTL`

```rust
const GPIO_V2_GET_LINE_IOCTL: u32 = 3_260_068_871u32;
```

### `RIO_CM_CHAN_SEND`

```rust
const RIO_CM_CHAN_SEND: u32 = 1_074_815_753u32;
```

### `PPWCTLONIRQ`

```rust
const PPWCTLONIRQ: u32 = 1_073_836_178u32;
```

### `SONYPI_IOCGBRT`

```rust
const SONYPI_IOCGBRT: u32 = 2_147_579_392u32;
```

### `IOC_PR_RELEASE`

```rust
const IOC_PR_RELEASE: u32 = 1_074_819_274u32;
```

### `PPCLRIRQ`

```rust
const PPCLRIRQ: u32 = 2_147_774_611u32;
```

### `IPMICTL_SET_MY_CHANNEL_LUN_CMD`

```rust
const IPMICTL_SET_MY_CHANNEL_LUN_CMD: u32 = 2_147_772_698u32;
```

### `MGSL_IOCSXSYNC`

```rust
const MGSL_IOCSXSYNC: u32 = 27_923u32;
```

### `HPET_IE_OFF`

```rust
const HPET_IE_OFF: u32 = 26_626u32;
```

### `IOC_OPAL_ACTIVATE_USR`

```rust
const IOC_OPAL_ACTIVATE_USR: u32 = 1_091_596_513u32;
```

### `SONET_SETFRAMING`

```rust
const SONET_SETFRAMING: u32 = 1_074_028_821u32;
```

### `PERF_EVENT_IOC_PAUSE_OUTPUT`

```rust
const PERF_EVENT_IOC_PAUSE_OUTPUT: u32 = 1_074_013_193u32;
```

### `BTRFS_IOC_LOGICAL_INO_V2`

```rust
const BTRFS_IOC_LOGICAL_INO_V2: u32 = 3_224_933_435u32;
```

### `VBG_IOCTL_HGCM_CONNECT`

```rust
const VBG_IOCTL_HGCM_CONNECT: u32 = 3_231_471_108u32;
```

### `BLKFINISHZONE`

```rust
const BLKFINISHZONE: u32 = 1_074_795_144u32;
```

### `EVIOCREVOKE`

```rust
const EVIOCREVOKE: u32 = 1_074_021_777u32;
```

### `VFIO_DEVICE_FEATURE`

```rust
const VFIO_DEVICE_FEATURE: u32 = 15_221u32;
```

### `CCISS_GETPCIINFO`

```rust
const CCISS_GETPCIINFO: u32 = 2_148_024_833u32;
```

### `ISST_IF_MBOX_COMMAND`

```rust
const ISST_IF_MBOX_COMMAND: u32 = 3_221_814_787u32;
```

### `SCIF_ACCEPTREQ`

```rust
const SCIF_ACCEPTREQ: u32 = 3_222_303_492u32;
```

### `PERF_EVENT_IOC_QUERY_BPF`

```rust
const PERF_EVENT_IOC_QUERY_BPF: u32 = 3_221_758_986u32;
```

### `VIDIOC_STREAMOFF`

```rust
const VIDIOC_STREAMOFF: u32 = 1_074_026_003u32;
```

### `VDUSE_DESTROY_DEV`

```rust
const VDUSE_DESTROY_DEV: u32 = 1_090_552_067u32;
```

### `FDGETFDCSTAT`

```rust
const FDGETFDCSTAT: u32 = 2_150_105_621u32;
```

### `VIDIOC_S_PRIORITY`

```rust
const VIDIOC_S_PRIORITY: u32 = 1_074_026_052u32;
```

### `SNAPSHOT_FREEZE`

```rust
const SNAPSHOT_FREEZE: u32 = 13_057u32;
```

### `VIDIOC_ENUMINPUT`

```rust
const VIDIOC_ENUMINPUT: u32 = 3_226_490_394u32;
```

### `ZATM_GETPOOLZ`

```rust
const ZATM_GETPOOLZ: u32 = 1_074_815_330u32;
```

### `RIO_DISABLE_DOORBELL_RANGE`

```rust
const RIO_DISABLE_DOORBELL_RANGE: u32 = 1_074_294_026u32;
```

### `GPIO_V2_GET_LINEINFO_WATCH_IOCTL`

```rust
const GPIO_V2_GET_LINEINFO_WATCH_IOCTL: u32 = 3_238_048_774u32;
```

### `VIDIOC_G_STD`

```rust
const VIDIOC_G_STD: u32 = 2_148_029_975u32;
```

### `USBDEVFS_ALLOW_SUSPEND`

```rust
const USBDEVFS_ALLOW_SUSPEND: u32 = 21_794u32;
```

### `SONET_GETSTATZ`

```rust
const SONET_GETSTATZ: u32 = 2_149_867_793u32;
```

### `SCIF_ACCEPTREG`

```rust
const SCIF_ACCEPTREG: u32 = 3_221_779_205u32;
```

### `VIDIOC_ENCODER_CMD`

```rust
const VIDIOC_ENCODER_CMD: u32 = 3_223_869_005u32;
```

### `PPPIOCSRASYNCMAP`

```rust
const PPPIOCSRASYNCMAP: u32 = 1_074_033_748u32;
```

### `IOCTL_MEI_NOTIFY_SET`

```rust
const IOCTL_MEI_NOTIFY_SET: u32 = 1_074_022_402u32;
```

### `BTRFS_IOC_QUOTA_RESCAN_STATUS`

```rust
const BTRFS_IOC_QUOTA_RESCAN_STATUS: u32 = 2_151_715_885u32;
```

### `F2FS_IOC_GARBAGE_COLLECT`

```rust
const F2FS_IOC_GARBAGE_COLLECT: u32 = 1_074_066_694u32;
```

### `ATMLEC_CTRL`

```rust
const ATMLEC_CTRL: u32 = 25_040u32;
```

### `MATROXFB_GET_AVAILABLE_OUTPUTS`

```rust
const MATROXFB_GET_AVAILABLE_OUTPUTS: u32 = 2_148_036_345u32;
```

### `DM_DEV_CREATE`

```rust
const DM_DEV_CREATE: u32 = 3_241_737_475u32;
```

### `VHOST_VDPA_GET_VRING_NUM`

```rust
const VHOST_VDPA_GET_VRING_NUM: u32 = 2_147_659_638u32;
```

### `VIDIOC_G_CTRL`

```rust
const VIDIOC_G_CTRL: u32 = 3_221_771_803u32;
```

### `NBD_CLEAR_SOCK`

```rust
const NBD_CLEAR_SOCK: u32 = 43_780u32;
```

### `VFIO_DEVICE_QUERY_GFX_PLANE`

```rust
const VFIO_DEVICE_QUERY_GFX_PLANE: u32 = 15_218u32;
```

### `WDIOC_KEEPALIVE`

```rust
const WDIOC_KEEPALIVE: u32 = 2_147_768_069u32;
```

### `NVME_IOCTL_SUBSYS_RESET`

```rust
const NVME_IOCTL_SUBSYS_RESET: u32 = 20_037u32;
```

### `PTP_EXTTS_REQUEST2`

```rust
const PTP_EXTTS_REQUEST2: u32 = 1_074_806_027u32;
```

### `PCITEST_BAR`

```rust
const PCITEST_BAR: u32 = 20_481u32;
```

### `MGSL_IOCGGPIO`

```rust
const MGSL_IOCGGPIO: u32 = 2_148_560_145u32;
```

### `EVIOCSREP`

```rust
const EVIOCSREP: u32 = 1_074_283_779u32;
```

### `VFIO_DEVICE_GET_IRQ_INFO`

```rust
const VFIO_DEVICE_GET_IRQ_INFO: u32 = 15_213u32;
```

### `HPET_DPI`

```rust
const HPET_DPI: u32 = 26_629u32;
```

### `VDUSE_VQ_SETUP_KICKFD`

```rust
const VDUSE_VQ_SETUP_KICKFD: u32 = 1_074_299_158u32;
```

### `ND_IOCTL_CALL`

```rust
const ND_IOCTL_CALL: u32 = 3_225_439_754u32;
```

### `HIDIOCGDEVINFO`

```rust
const HIDIOCGDEVINFO: u32 = 2_149_337_091u32;
```

### `DM_TABLE_DEPS`

```rust
const DM_TABLE_DEPS: u32 = 3_241_737_483u32;
```

### `BTRFS_IOC_DEV_INFO`

```rust
const BTRFS_IOC_DEV_INFO: u32 = 3_489_698_846u32;
```

### `VDUSE_IOTLB_GET_FD`

```rust
const VDUSE_IOTLB_GET_FD: u32 = 3_223_355_664u32;
```

### `FW_CDEV_IOC_GET_INFO`

```rust
const FW_CDEV_IOC_GET_INFO: u32 = 3_223_855_872u32;
```

### `VIDIOC_G_PRIORITY`

```rust
const VIDIOC_G_PRIORITY: u32 = 2_147_767_875u32;
```

### `ATM_NEWBACKENDIF`

```rust
const ATM_NEWBACKENDIF: u32 = 1_073_897_971u32;
```

### `VIDIOC_S_EXT_CTRLS`

```rust
const VIDIOC_S_EXT_CTRLS: u32 = 3_223_344_712u32;
```

### `VIDIOC_SUBDEV_ENUM_DV_TIMINGS`

```rust
const VIDIOC_SUBDEV_ENUM_DV_TIMINGS: u32 = 3_230_946_914u32;
```

### `VIDIOC_OMAP3ISP_CCDC_CFG`

```rust
const VIDIOC_OMAP3ISP_CCDC_CFG: u32 = 3_224_917_697u32;
```

### `VIDIOC_S_HW_FREQ_SEEK`

```rust
const VIDIOC_S_HW_FREQ_SEEK: u32 = 1_076_909_650u32;
```

### `DM_TABLE_LOAD`

```rust
const DM_TABLE_LOAD: u32 = 3_241_737_481u32;
```

### `F2FS_IOC_START_ATOMIC_WRITE`

```rust
const F2FS_IOC_START_ATOMIC_WRITE: u32 = 62_721u32;
```

### `VIDIOC_G_OUTPUT`

```rust
const VIDIOC_G_OUTPUT: u32 = 2_147_767_854u32;
```

### `ATM_DROPPARTY`

```rust
const ATM_DROPPARTY: u32 = 1_074_029_045u32;
```

### `CHIOGELEM`

```rust
const CHIOGELEM: u32 = 1_080_845_072u32;
```

### `BTRFS_IOC_GET_SUPPORTED_FEATURES`

```rust
const BTRFS_IOC_GET_SUPPORTED_FEATURES: u32 = 2_152_240_185u32;
```

### `EVIOCSKEYCODE`

```rust
const EVIOCSKEYCODE: u32 = 1_074_283_780u32;
```

### `NE_GET_IMAGE_LOAD_INFO`

```rust
const NE_GET_IMAGE_LOAD_INFO: u32 = 3_222_318_626u32;
```

### `TUNSETLINK`

```rust
const TUNSETLINK: u32 = 1_074_025_677u32;
```

### `FW_CDEV_IOC_ADD_DESCRIPTOR`

```rust
const FW_CDEV_IOC_ADD_DESCRIPTOR: u32 = 3_222_807_302u32;
```

### `BTRFS_IOC_SCRUB_CANCEL`

```rust
const BTRFS_IOC_SCRUB_CANCEL: u32 = 37_916u32;
```

### `PPS_SETPARAMS`

```rust
const PPS_SETPARAMS: u32 = 1_074_294_946u32;
```

### `IOC_OPAL_LR_SETUP`

```rust
const IOC_OPAL_LR_SETUP: u32 = 1_093_169_379u32;
```

### `FW_CDEV_IOC_DEALLOCATE`

```rust
const FW_CDEV_IOC_DEALLOCATE: u32 = 1_074_012_931u32;
```

### `WDIOC_SETTIMEOUT`

```rust
const WDIOC_SETTIMEOUT: u32 = 3_221_509_894u32;
```

### `IOC_WATCH_QUEUE_SET_FILTER`

```rust
const IOC_WATCH_QUEUE_SET_FILTER: u32 = 22_369u32;
```

### `CAPI_GET_MANUFACTURER`

```rust
const CAPI_GET_MANUFACTURER: u32 = 3_221_504_774u32;
```

### `VFIO_IOMMU_SPAPR_UNREGISTER_MEMORY`

```rust
const VFIO_IOMMU_SPAPR_UNREGISTER_MEMORY: u32 = 15_222u32;
```

### `ASPEED_P2A_CTRL_IOCTL_SET_WINDOW`

```rust
const ASPEED_P2A_CTRL_IOCTL_SET_WINDOW: u32 = 1_074_836_224u32;
```

### `VIDIOC_G_EDID`

```rust
const VIDIOC_G_EDID: u32 = 3_223_868_968u32;
```

### `F2FS_IOC_GARBAGE_COLLECT_RANGE`

```rust
const F2FS_IOC_GARBAGE_COLLECT_RANGE: u32 = 1_075_377_419u32;
```

### `RIO_MAP_INBOUND`

```rust
const RIO_MAP_INBOUND: u32 = 3_223_874_833u32;
```

### `IOC_OPAL_TAKE_OWNERSHIP`

```rust
const IOC_OPAL_TAKE_OWNERSHIP: u32 = 1_091_072_222u32;
```

### `USBDEVFS_CLAIM_PORT`

```rust
const USBDEVFS_CLAIM_PORT: u32 = 2_147_767_576u32;
```

### `VIDIOC_S_AUDIO`

```rust
const VIDIOC_S_AUDIO: u32 = 1_077_171_746u32;
```

### `FS_IOC_GET_ENCRYPTION_NONCE`

```rust
const FS_IOC_GET_ENCRYPTION_NONCE: u32 = 2_148_558_363u32;
```

### `FW_CDEV_IOC_SEND_STREAM_PACKET`

```rust
const FW_CDEV_IOC_SEND_STREAM_PACKET: u32 = 1_076_372_243u32;
```

### `BTRFS_IOC_SNAP_DESTROY`

```rust
const BTRFS_IOC_SNAP_DESTROY: u32 = 1_342_215_183u32;
```

### `SNAPSHOT_FREE`

```rust
const SNAPSHOT_FREE: u32 = 13_061u32;
```

### `I8K_GET_SPEED`

```rust
const I8K_GET_SPEED: u32 = 3_221_776_773u32;
```

### `HIDIOCGREPORT`

```rust
const HIDIOCGREPORT: u32 = 1_074_546_695u32;
```

### `HPET_EPI`

```rust
const HPET_EPI: u32 = 26_628u32;
```

### `JSIOCSCORR`

```rust
const JSIOCSCORR: u32 = 1_076_128_289u32;
```

### `IOC_PR_PREEMPT_ABORT`

```rust
const IOC_PR_PREEMPT_ABORT: u32 = 1_075_343_564u32;
```

### `RIO_MAP_OUTBOUND`

```rust
const RIO_MAP_OUTBOUND: u32 = 3_223_874_831u32;
```

### `ATM_SETESI`

```rust
const ATM_SETESI: u32 = 1_074_815_372u32;
```

### `FW_CDEV_IOC_START_ISO`

```rust
const FW_CDEV_IOC_START_ISO: u32 = 1_074_799_370u32;
```

### `ATM_DELADDR`

```rust
const ATM_DELADDR: u32 = 1_074_815_369u32;
```

### `PPFCONTROL`

```rust
const PPFCONTROL: u32 = 1_073_901_710u32;
```

### `SONYPI_IOCGFAN`

```rust
const SONYPI_IOCGFAN: u32 = 2_147_579_402u32;
```

### `RTC_IRQP_SET`

```rust
const RTC_IRQP_SET: u32 = 1_074_294_796u32;
```

### `PCITEST_WRITE`

```rust
const PCITEST_WRITE: u32 = 1_074_286_596u32;
```

### `PPCLAIM`

```rust
const PPCLAIM: u32 = 28_811u32;
```

### `VIDIOC_S_JPEGCOMP`

```rust
const VIDIOC_S_JPEGCOMP: u32 = 1_082_938_942u32;
```

### `IPMICTL_UNREGISTER_FOR_CMD`

```rust
const IPMICTL_UNREGISTER_FOR_CMD: u32 = 2_147_641_615u32;
```

### `VHOST_SET_FEATURES`

```rust
const VHOST_SET_FEATURES: u32 = 1_074_310_912u32;
```

### `TOSHIBA_ACPI_SCI`

```rust
const TOSHIBA_ACPI_SCI: u32 = 3_222_828_177u32;
```

### `VIDIOC_DQBUF`

```rust
const VIDIOC_DQBUF: u32 = 3_227_014_673u32;
```

### `BTRFS_IOC_BALANCE_PROGRESS`

```rust
const BTRFS_IOC_BALANCE_PROGRESS: u32 = 2_214_630_434u32;
```

### `BTRFS_IOC_SUBVOL_SETFLAGS`

```rust
const BTRFS_IOC_SUBVOL_SETFLAGS: u32 = 1_074_304_026u32;
```

### `ATMLEC_MCAST`

```rust
const ATMLEC_MCAST: u32 = 25_042u32;
```

### `MMTIMER_GETFREQ`

```rust
const MMTIMER_GETFREQ: u32 = 2_148_035_842u32;
```

### `VIDIOC_G_SELECTION`

```rust
const VIDIOC_G_SELECTION: u32 = 3_225_441_886u32;
```

### `RTC_ALM_SET`

```rust
const RTC_ALM_SET: u32 = 1_076_129_799u32;
```

### `PPPOEIOCSFWD`

```rust
const PPPOEIOCSFWD: u32 = 1_074_311_424u32;
```

### `IPMICTL_GET_MAINTENANCE_MODE_CMD`

```rust
const IPMICTL_GET_MAINTENANCE_MODE_CMD: u32 = 2_147_772_702u32;
```

### `FS_IOC_ENABLE_VERITY`

```rust
const FS_IOC_ENABLE_VERITY: u32 = 1_082_156_677u32;
```

### `NILFS_IOCTL_GET_BDESCS`

```rust
const NILFS_IOCTL_GET_BDESCS: u32 = 3_222_826_631u32;
```

### `FDFMTEND`

```rust
const FDFMTEND: u32 = 585u32;
```

### `DMA_BUF_SET_NAME`

```rust
const DMA_BUF_SET_NAME: u32 = 1_074_291_201u32;
```

### `UI_BEGIN_FF_UPLOAD`

```rust
const UI_BEGIN_FF_UPLOAD: u32 = 3_228_063_176u32;
```

### `RTC_UIE_ON`

```rust
const RTC_UIE_ON: u32 = 28_675u32;
```

### `PPRELEASE`

```rust
const PPRELEASE: u32 = 28_812u32;
```

### `VFIO_IOMMU_UNMAP_DMA`

```rust
const VFIO_IOMMU_UNMAP_DMA: u32 = 15_218u32;
```

### `VIDIOC_OMAP3ISP_PRV_CFG`

```rust
const VIDIOC_OMAP3ISP_PRV_CFG: u32 = 3_228_587_714u32;
```

### `GPIO_GET_LINEHANDLE_IOCTL`

```rust
const GPIO_GET_LINEHANDLE_IOCTL: u32 = 3_245_126_659u32;
```

### `VFAT_IOCTL_READDIR_BOTH`

```rust
const VFAT_IOCTL_READDIR_BOTH: u32 = 2_184_212_993u32;
```

### `NVME_IOCTL_ADMIN_CMD`

```rust
const NVME_IOCTL_ADMIN_CMD: u32 = 3_225_964_097u32;
```

### `VHOST_SET_VRING_KICK`

```rust
const VHOST_SET_VRING_KICK: u32 = 1_074_310_944u32;
```

### `BTRFS_IOC_SUBVOL_CREATE_V2`

```rust
const BTRFS_IOC_SUBVOL_CREATE_V2: u32 = 1_342_215_192u32;
```

### `BTRFS_IOC_SNAP_CREATE`

```rust
const BTRFS_IOC_SNAP_CREATE: u32 = 1_342_215_169u32;
```

### `SONYPI_IOCGBAT2CAP`

```rust
const SONYPI_IOCGBAT2CAP: u32 = 2_147_644_932u32;
```

### `PPNEGOT`

```rust
const PPNEGOT: u32 = 1_074_032_785u32;
```

### `NBD_PRINT_DEBUG`

```rust
const NBD_PRINT_DEBUG: u32 = 43_782u32;
```

### `BTRFS_IOC_INO_LOOKUP_USER`

```rust
const BTRFS_IOC_INO_LOOKUP_USER: u32 = 3_489_698_878u32;
```

### `BTRFS_IOC_GET_SUBVOL_ROOTREF`

```rust
const BTRFS_IOC_GET_SUBVOL_ROOTREF: u32 = 3_489_698_877u32;
```

### `FS_IOC_REMOVE_ENCRYPTION_KEY_ALL_USERS`

```rust
const FS_IOC_REMOVE_ENCRYPTION_KEY_ALL_USERS: u32 = 3_225_445_913u32;
```

### `BTRFS_IOC_FS_INFO`

```rust
const BTRFS_IOC_FS_INFO: u32 = 2_214_630_431u32;
```

### `VIDIOC_ENUM_FMT`

```rust
const VIDIOC_ENUM_FMT: u32 = 3_225_441_794u32;
```

### `VIDIOC_G_INPUT`

```rust
const VIDIOC_G_INPUT: u32 = 2_147_767_846u32;
```

### `VTPM_PROXY_IOC_NEW_DEV`

```rust
const VTPM_PROXY_IOC_NEW_DEV: u32 = 3_222_577_408u32;
```

### `DFL_FPGA_FME_ERR_GET_IRQ_NUM`

```rust
const DFL_FPGA_FME_ERR_GET_IRQ_NUM: u32 = 2_147_792_515u32;
```

### `ND_IOCTL_DIMM_FLAGS`

```rust
const ND_IOCTL_DIMM_FLAGS: u32 = 3_221_769_731u32;
```

### `BTRFS_IOC_QUOTA_RESCAN`

```rust
const BTRFS_IOC_QUOTA_RESCAN: u32 = 1_077_974_060u32;
```

### `MMTIMER_GETCOUNTER`

```rust
const MMTIMER_GETCOUNTER: u32 = 2_148_035_849u32;
```

### `MATROXFB_GET_OUTPUT_MODE`

```rust
const MATROXFB_GET_OUTPUT_MODE: u32 = 3_221_778_170u32;
```

### `BTRFS_IOC_QUOTA_RESCAN_WAIT`

```rust
const BTRFS_IOC_QUOTA_RESCAN_WAIT: u32 = 37_934u32;
```

### `RIO_CM_CHAN_BIND`

```rust
const RIO_CM_CHAN_BIND: u32 = 1_074_291_461u32;
```

### `HIDIOCGRDESC`

```rust
const HIDIOCGRDESC: u32 = 2_416_199_682u32;
```

### `MGSL_IOCGIF`

```rust
const MGSL_IOCGIF: u32 = 27_915u32;
```

### `VIDIOC_S_OUTPUT`

```rust
const VIDIOC_S_OUTPUT: u32 = 3_221_509_679u32;
```

### `HIDIOCGREPORTINFO`

```rust
const HIDIOCGREPORTINFO: u32 = 3_222_030_345u32;
```

### `WDIOC_GETBOOTSTATUS`

```rust
const WDIOC_GETBOOTSTATUS: u32 = 2_147_768_066u32;
```

### `VDUSE_VQ_GET_INFO`

```rust
const VDUSE_VQ_GET_INFO: u32 = 3_224_404_245u32;
```

### `ACRN_IOCTL_ASSIGN_PCIDEV`

```rust
const ACRN_IOCTL_ASSIGN_PCIDEV: u32 = 1_076_142_677u32;
```

### `BLKGETDISKSEQ`

```rust
const BLKGETDISKSEQ: u32 = 2_148_012_672u32;
```

### `ACRN_IOCTL_PM_GET_CPU_STATE`

```rust
const ACRN_IOCTL_PM_GET_CPU_STATE: u32 = 3_221_791_328u32;
```

### `ACRN_IOCTL_DESTROY_VM`

```rust
const ACRN_IOCTL_DESTROY_VM: u32 = 41_489u32;
```

### `ACRN_IOCTL_SET_PTDEV_INTR`

```rust
const ACRN_IOCTL_SET_PTDEV_INTR: u32 = 1_075_094_099u32;
```

### `ACRN_IOCTL_CREATE_IOREQ_CLIENT`

```rust
const ACRN_IOCTL_CREATE_IOREQ_CLIENT: u32 = 41_522u32;
```

### `ACRN_IOCTL_IRQFD`

```rust
const ACRN_IOCTL_IRQFD: u32 = 1_075_356_273u32;
```

### `ACRN_IOCTL_CREATE_VM`

```rust
const ACRN_IOCTL_CREATE_VM: u32 = 3_224_412_688u32;
```

### `ACRN_IOCTL_INJECT_MSI`

```rust
const ACRN_IOCTL_INJECT_MSI: u32 = 1_074_831_907u32;
```

### `ACRN_IOCTL_ATTACH_IOREQ_CLIENT`

```rust
const ACRN_IOCTL_ATTACH_IOREQ_CLIENT: u32 = 41_523u32;
```

### `ACRN_IOCTL_RESET_PTDEV_INTR`

```rust
const ACRN_IOCTL_RESET_PTDEV_INTR: u32 = 1_075_094_100u32;
```

### `ACRN_IOCTL_NOTIFY_REQUEST_FINISH`

```rust
const ACRN_IOCTL_NOTIFY_REQUEST_FINISH: u32 = 1_074_307_633u32;
```

### `ACRN_IOCTL_SET_IRQLINE`

```rust
const ACRN_IOCTL_SET_IRQLINE: u32 = 1_074_307_621u32;
```

### `ACRN_IOCTL_START_VM`

```rust
const ACRN_IOCTL_START_VM: u32 = 41_490u32;
```

### `ACRN_IOCTL_SET_VCPU_REGS`

```rust
const ACRN_IOCTL_SET_VCPU_REGS: u32 = 1_093_181_974u32;
```

### `ACRN_IOCTL_SET_MEMSEG`

```rust
const ACRN_IOCTL_SET_MEMSEG: u32 = 1_075_880_513u32;
```

### `ACRN_IOCTL_PAUSE_VM`

```rust
const ACRN_IOCTL_PAUSE_VM: u32 = 41_491u32;
```

### `ACRN_IOCTL_CLEAR_VM_IOREQ`

```rust
const ACRN_IOCTL_CLEAR_VM_IOREQ: u32 = 41_525u32;
```

### `ACRN_IOCTL_UNSET_MEMSEG`

```rust
const ACRN_IOCTL_UNSET_MEMSEG: u32 = 1_075_880_514u32;
```

### `ACRN_IOCTL_IOEVENTFD`

```rust
const ACRN_IOCTL_IOEVENTFD: u32 = 1_075_880_560u32;
```

### `ACRN_IOCTL_DEASSIGN_PCIDEV`

```rust
const ACRN_IOCTL_DEASSIGN_PCIDEV: u32 = 1_076_142_678u32;
```

### `ACRN_IOCTL_RESET_VM`

```rust
const ACRN_IOCTL_RESET_VM: u32 = 41_493u32;
```

### `ACRN_IOCTL_DESTROY_IOREQ_CLIENT`

```rust
const ACRN_IOCTL_DESTROY_IOREQ_CLIENT: u32 = 41_524u32;
```

### `ACRN_IOCTL_VM_INTR_MONITOR`

```rust
const ACRN_IOCTL_VM_INTR_MONITOR: u32 = 1_074_307_620u32;
```

