# Compile of Memory.vhd failed with 4 errors.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# 3 compiles, 2 failed with 4 errors.
# Compile of Memory.vhd failed with 4 errors.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# 4 compiles, 1 failed with 4 errors.
# Compile of Memory.vhd failed with 1 errors.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# 4 compiles, 1 failed with 1 error.
# Compile of Memory.vhd was successful.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# 4 compiles, 0 failed with no errors.
vsim -gui work.memory_tb
# vsim -gui work.memory_tb 
# Start time: 11:08:49 on Nov 18,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory_tb(tb)
# Loading altera_mf.altera_mf_components
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.reg(logic)
add wave -position end  sim:/memory_tb/UUT/baddr
add wave -position end  sim:/memory_tb/UUT/clk
add wave -position end  sim:/memory_tb/UUT/dataIn
add wave -position end  sim:/memory_tb/UUT/dataOut
add wave -position end  sim:/memory_tb/UUT/InPort0_en
add wave -position end  sim:/memory_tb/UUT/InPort0_in
add wave -position end  sim:/memory_tb/UUT/InPort1_en
add wave -position end  sim:/memory_tb/UUT/InPort1_in
add wave -position end  sim:/memory_tb/UUT/memRead
add wave -position end  sim:/memory_tb/UUT/memWrite
add wave -position end  sim:/memory_tb/UUT/OutPort
add wave -position end  sim:/memory_tb/UUT/rst
add wave -position end  sim:/memory_tb/UUT/SIG_data_out
add wave -position end  sim:/memory_tb/UUT/SIG_inPort_0
add wave -position end  sim:/memory_tb/UUT/SIG_inPort_1
add wave -position end  sim:/memory_tb/UUT/SIG_outPort_en
add wave -position end  sim:/memory_tb/UUT/SIG_ram_en
add wave -position end  sim:/memory_tb/UUT/SIG_ram_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: karoawr  Hostname: U_LOST_THE_GAME  ProcessID: 14164
#           Attempting to use alternate WLF file "./wlftcbwm6h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcbwm6h
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 60 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 80 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000000 incorrect (should show 0x0A0A0A0A)
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000001 incorrect (should show 0x0A0A0A0A)
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000004 incorrect (should show 0xF0F0F0F0)
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000005 incorrect (should show 0xF0F0F0F0)
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 180 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 200 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 220 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 240 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 260 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 275 ns  Iteration: 0  Instance: /memory_tb
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of Memory.vhd was successful.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_tb(tb)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.reg(logic)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 60 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 80 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000000 incorrect (should show 0x0A0A0A0A)
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000004 incorrect (should show 0xF0F0F0F0)
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 180 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 200 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 220 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 240 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 260 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 275 ns  Iteration: 0  Instance: /memory_tb
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of Memory.vhd was successful.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_tb(tb)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.reg(logic)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 60 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 80 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000000 incorrect (should show 0x0A0A0A0A)
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000001 incorrect (should show 0x0A0A0A0A)
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000004 incorrect (should show 0xF0F0F0F0)
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000005 incorrect (should show 0xF0F0F0F0)
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 180 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 200 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 220 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from inport 0 incorrect (should show 0x00010000)
#    Time: 240 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 240 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from inport 1 incorrect (should show 0x00000001)
#    Time: 260 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 260 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 275 ns  Iteration: 0  Instance: /memory_tb
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of Memory.vhd was successful.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_tb(tb)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.reg(logic)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 60 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 80 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000000 incorrect (should show 0x0A0A0A0A)
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000004 incorrect (should show 0xF0F0F0F0)
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 180 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 200 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 220 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 240 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 260 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 275 ns  Iteration: 0  Instance: /memory_tb
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of Memory.vhd was successful.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_tb(tb)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.reg(logic)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 60 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 80 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000000 incorrect (should show 0x0A0A0A0A)
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000001 incorrect (should show 0x0A0A0A0A)
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000004 incorrect (should show 0xF0F0F0F0)
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000005 incorrect (should show 0xF0F0F0F0)
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Write data to outport incorrect (should show 0x00001111)
#    Time: 180 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 180 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 200 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 220 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from inport 0 incorrect (should show 0x00010000)
#    Time: 240 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 240 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from inport 1 incorrect (should show 0x00000001)
#    Time: 260 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 260 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 275 ns  Iteration: 0  Instance: /memory_tb
onerror {resume}
#  Warning: onerror command for use within macro
project compileall
# Compile of Memory.vhd was successful.
# Compile of Memory_TB.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of reg.vhd was successful.
# 4 compiles, 0 failed with no errors.
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory_tb(tb)
# Loading work.memory(logic)
# Loading work.ram(syn)
# Loading work.reg(logic)
run -all
# ** Note: Write 0x0A0A0A0A to byte address 0x00000000 here.
#    Time: 60 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0xF0F0F0F0 to byte address 0x00000004 here.
#    Time: 80 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000000 incorrect (should show 0x0A0A0A0A)
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000000 here.
#    Time: 100 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000001 here.
#    Time: 120 ns  Iteration: 0  Instance: /memory_tb
# ** Warning: Read from byte address 0x00000004 incorrect (should show 0xF0F0F0F0)
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000004 here.
#    Time: 140 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from byte address 0x00000005 here.
#    Time: 160 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Write 0x00001111 to the outport here.
#    Time: 180 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00010000 into inport 0 here.
#    Time: 200 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Load 0x00000001 into inport 1 here.
#    Time: 220 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 0 happened here.
#    Time: 240 ns  Iteration: 0  Instance: /memory_tb
# ** Note: Read from inport 1 happened here.
#    Time: 260 ns  Iteration: 0  Instance: /memory_tb
# ** Note: DONE!!!!!!
#    Time: 275 ns  Iteration: 0  Instance: /memory_tb
# End time: 12:24:11 on Nov 18,2023, Elapsed time: 1:15:22
# Errors: 0, Warnings: 3
