#! /mingw64/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_0000020d79591810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020d795909d0 .scope module, "TB" "TB" 3 5;
 .timescale -9 -9;
v0000020d797a4790_0 .var "S", 0 0;
v0000020d797a3930_0 .var "clk", 0 0;
v0000020d797a3ed0_0 .var "reset", 0 0;
S_0000020d79590b60 .scope module, "dut" "CPU" 3 15, 4 5 0, S_0000020d795909d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "S";
P_0000020d79553210 .param/l "W_EXMEM" 1 4 161, +C4<000000000000000000000000000001000111>;
P_0000020d79553248 .param/l "W_IDEX" 1 4 129, +C4<000000000000000000000000000000000001110111>;
P_0000020d79553280 .param/l "W_MEMWB" 1 4 187, +C4<000000000000000000000000000001000111>;
L_0000020d79587fa0 .functor BUFZ 119, v0000020d7958faf0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000020d79588860 .functor BUFZ 71, v0000020d795904f0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000>;
L_0000020d795881d0 .functor BUFZ 71, v0000020d7958f870_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000>;
v0000020d795da5c0_0 .net "S", 0 0, v0000020d797a4790_0;  1 drivers
L_0000020d797a5038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020d795daa20_0 .net/2u *"_ivl_0", 31 0, L_0000020d797a5038;  1 drivers
v0000020d795daac0_0 .net *"_ivl_35", 118 0, L_0000020d79587fa0;  1 drivers
L_0000020d797a5080 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000020d795dab60_0 .net/2u *"_ivl_4", 31 0, L_0000020d797a5080;  1 drivers
v0000020d795dbdb0_0 .net *"_ivl_47", 70 0, L_0000020d79588860;  1 drivers
v0000020d795dcad0_0 .net *"_ivl_57", 70 0, L_0000020d795881d0;  1 drivers
v0000020d795dc710_0 .net "a_EXs", 31 0, L_0000020d797a3890;  1 drivers
v0000020d795dbe50_0 .net "addr_MEM", 31 0, L_0000020d797a39d0;  1 drivers
v0000020d795dccb0_0 .net "alu_b", 31 0, L_0000020d797a4d30;  1 drivers
v0000020d795dd1b0_0 .net "alu_op_EX", 3 0, v0000020d7958f9b0_0;  1 drivers
v0000020d795dc030_0 .net "alu_op_EXs", 3 0, L_0000020d797a37f0;  1 drivers
v0000020d795dda70_0 .net "alu_src_EX", 0 0, v0000020d79590310_0;  1 drivers
v0000020d795dbbd0_0 .net "alu_src_EXs", 0 0, L_0000020d797a3390;  1 drivers
v0000020d795dc0d0_0 .net "alu_y", 31 0, v0000020d7958fb90_0;  1 drivers
v0000020d795dbf90_0 .net "alu_y_WB", 31 0, L_0000020d797ef140;  1 drivers
v0000020d795dd390_0 .net "alu_zf", 0 0, L_0000020d797a3570;  1 drivers
v0000020d795dd7f0_0 .net "b_EXs", 31 0, L_0000020d797a4bf0;  1 drivers
v0000020d795dd750_0 .net "branch_EX", 0 0, v0000020d7958f190_0;  1 drivers
v0000020d795dbef0_0 .net "branch_EXs", 0 0, L_0000020d797a3a70;  1 drivers
v0000020d795dc7b0_0 .net "call_EX", 0 0, v0000020d7958ee70_0;  1 drivers
v0000020d795dd6b0_0 .net "call_EXs", 0 0, L_0000020d797a45b0;  1 drivers
v0000020d795dd9d0_0 .net "clk", 0 0, v0000020d797a3930_0;  1 drivers
v0000020d795dc170_0 .net "exmem_in", 70 0, L_0000020d797a36b0;  1 drivers
v0000020d795dbd10_0 .net "exmem_out", 70 0, v0000020d795904f0_0;  1 drivers
v0000020d795dc210_0 .net "idex_in", 118 0, L_0000020d797a4470;  1 drivers
v0000020d795dc2b0_0 .net "idex_out", 118 0, v0000020d7958faf0_0;  1 drivers
v0000020d795dc5d0_0 .net "ifid_in", 63 0, L_0000020d797a3d90;  1 drivers
v0000020d795dc350_0 .net "ifid_out", 63 0, v0000020d795901d0_0;  1 drivers
v0000020d795dc490_0 .net "imm_EXs", 31 0, L_0000020d797a3610;  1 drivers
v0000020d795dc990_0 .net "imm_ext", 31 0, v0000020d7958fa50_0;  1 drivers
v0000020d795dcb70_0 .net "instr_ID", 31 0, L_0000020d797a41f0;  1 drivers
v0000020d795dc3f0_0 .net "instr_IF", 31 0, L_0000020d79587d00;  1 drivers
v0000020d795dd4d0_0 .net "jmpl_EX", 0 0, v0000020d7958f410_0;  1 drivers
v0000020d795dc530_0 .net "jmpl_EXs", 0 0, L_0000020d797a4ab0;  1 drivers
v0000020d795dd430_0 .net "keyword", 79 0, v0000020d7958fcd0_0;  1 drivers
v0000020d795dc670_0 .net "mem_rdata", 31 0, L_0000020d797f05e0;  1 drivers
v0000020d795dcdf0_0 .net "mem_rdata_WB", 31 0, L_0000020d797f0180;  1 drivers
v0000020d795dd890_0 .net "mem_read_MEM", 0 0, v0000020d795908b0_0;  1 drivers
v0000020d795dd110_0 .net "mem_read_MEMs", 0 0, L_0000020d797a3b10;  1 drivers
v0000020d795dc850_0 .net "mem_to_reg_WB", 0 0, v0000020d7958fff0_0;  1 drivers
v0000020d795dce90_0 .net "mem_to_reg_WBs", 0 0, L_0000020d797f0d60;  1 drivers
v0000020d795dc8f0_0 .net "mem_write_MEM", 0 0, v0000020d7958fd70_0;  1 drivers
v0000020d795dcf30_0 .net "mem_write_MEMs", 0 0, L_0000020d797a3c50;  1 drivers
v0000020d795dca30_0 .net "memwb_in", 70 0, L_0000020d797f0cc0;  1 drivers
v0000020d795dcc10_0 .net "memwb_out", 70 0, v0000020d7958f870_0;  1 drivers
v0000020d795dcd50_0 .net "npc_ID", 31 0, L_0000020d797a3bb0;  1 drivers
v0000020d795dcfd0_0 .net "npc_cur", 31 0, v0000020d795db9c0_0;  1 drivers
v0000020d795dd250_0 .net "npc_next_seq", 31 0, L_0000020d797a4510;  1 drivers
v0000020d795dd070_0 .net "pc_cur", 31 0, v0000020d795da520_0;  1 drivers
v0000020d795dd2f0_0 .net "pc_next_mux", 31 0, L_0000020d797a4970;  1 drivers
v0000020d795dd570_0 .net "pc_next_seq", 31 0, L_0000020d797a4290;  1 drivers
v0000020d795dd610_0 .net "rd", 4 0, v0000020d7958efb0_0;  1 drivers
v0000020d795dd930_0 .net "rd_EXs", 4 0, L_0000020d797a46f0;  1 drivers
v0000020d795dbc70_0 .net "rd_MEMs", 4 0, L_0000020d797efaa0;  1 drivers
v0000020d797a4e70_0 .net "rd_WBs", 4 0, L_0000020d797ef3c0;  1 drivers
v0000020d797a32f0_0 .net "rdata1", 31 0, L_0000020d797a4150;  1 drivers
v0000020d797a4010_0 .net "rdata2", 31 0, L_0000020d797a4dd0;  1 drivers
v0000020d797a43d0_0 .net "reg_write_WB", 0 0, v0000020d7958f050_0;  1 drivers
v0000020d797a4a10_0 .net "reg_write_WBs", 0 0, L_0000020d797ef320;  1 drivers
v0000020d797a3750_0 .net "reset", 0 0, v0000020d797a3ed0_0;  1 drivers
v0000020d797a4650_0 .net "rs1", 4 0, v0000020d7958f550_0;  1 drivers
v0000020d797a3070_0 .net "rs1_EXs", 4 0, L_0000020d797a34d0;  1 drivers
v0000020d797a4c90_0 .net "rs2", 4 0, v0000020d7958f7d0_0;  1 drivers
v0000020d797a3110_0 .net "rs2_EXs", 4 0, L_0000020d797a4b50;  1 drivers
v0000020d797a4330_0 .net "store_data_MEMs", 31 0, L_0000020d797f0680;  1 drivers
v0000020d797a31b0_0 .net "wb_data", 31 0, L_0000020d797ef460;  1 drivers
L_0000020d797a4290 .arith/sum 32, v0000020d795da520_0, L_0000020d797a5038;
L_0000020d797a4510 .arith/sum 32, v0000020d795db9c0_0, L_0000020d797a5080;
L_0000020d797a3d90 .concat [ 32 32 0 0], L_0000020d79587d00, v0000020d795db9c0_0;
L_0000020d797a3bb0 .part v0000020d795901d0_0, 32, 32;
L_0000020d797a41f0 .part v0000020d795901d0_0, 0, 32;
LS_0000020d797a4470_0_0 .concat [ 32 32 32 5], v0000020d7958fa50_0, L_0000020d797a4dd0, L_0000020d797a4150, v0000020d7958efb0_0;
LS_0000020d797a4470_0_4 .concat [ 5 5 1 1], v0000020d7958f7d0_0, v0000020d7958f550_0, v0000020d7958f410_0, v0000020d7958ee70_0;
LS_0000020d797a4470_0_8 .concat [ 1 1 4 0], v0000020d7958f190_0, v0000020d79590310_0, v0000020d7958f9b0_0;
L_0000020d797a4470 .concat [ 101 12 6 0], LS_0000020d797a4470_0_0, LS_0000020d797a4470_0_4, LS_0000020d797a4470_0_8;
L_0000020d797a37f0 .part L_0000020d79587fa0, 115, 4;
L_0000020d797a3390 .part L_0000020d79587fa0, 114, 1;
L_0000020d797a3a70 .part L_0000020d79587fa0, 113, 1;
L_0000020d797a45b0 .part L_0000020d79587fa0, 112, 1;
L_0000020d797a4ab0 .part L_0000020d79587fa0, 111, 1;
L_0000020d797a34d0 .part L_0000020d79587fa0, 106, 5;
L_0000020d797a4b50 .part L_0000020d79587fa0, 101, 5;
L_0000020d797a46f0 .part L_0000020d79587fa0, 96, 5;
L_0000020d797a3890 .part L_0000020d79587fa0, 64, 32;
L_0000020d797a4bf0 .part L_0000020d79587fa0, 32, 32;
L_0000020d797a3610 .part L_0000020d79587fa0, 0, 32;
L_0000020d797a4d30 .functor MUXZ 32, L_0000020d797a4bf0, L_0000020d797a3610, L_0000020d797a3390, C4<>;
LS_0000020d797a36b0_0_0 .concat [ 32 5 1 1], L_0000020d797a4bf0, L_0000020d797a46f0, v0000020d7958fd70_0, v0000020d795908b0_0;
LS_0000020d797a36b0_0_4 .concat [ 32 0 0 0], v0000020d7958fb90_0;
L_0000020d797a36b0 .concat [ 39 32 0 0], LS_0000020d797a36b0_0_0, LS_0000020d797a36b0_0_4;
L_0000020d797a39d0 .part L_0000020d79588860, 39, 32;
L_0000020d797a3b10 .part L_0000020d79588860, 38, 1;
L_0000020d797a3c50 .part L_0000020d79588860, 37, 1;
L_0000020d797efaa0 .part L_0000020d79588860, 32, 5;
L_0000020d797f0680 .part L_0000020d79588860, 0, 32;
LS_0000020d797f0cc0_0_0 .concat [ 5 1 1 32], L_0000020d797efaa0, v0000020d7958fff0_0, v0000020d7958f050_0, L_0000020d797f05e0;
LS_0000020d797f0cc0_0_4 .concat [ 32 0 0 0], L_0000020d797a39d0;
L_0000020d797f0cc0 .concat [ 39 32 0 0], LS_0000020d797f0cc0_0_0, LS_0000020d797f0cc0_0_4;
L_0000020d797ef140 .part L_0000020d795881d0, 39, 32;
L_0000020d797f0180 .part L_0000020d795881d0, 7, 32;
L_0000020d797ef320 .part L_0000020d795881d0, 6, 1;
L_0000020d797f0d60 .part L_0000020d795881d0, 5, 1;
L_0000020d797ef3c0 .part L_0000020d795881d0, 0, 5;
L_0000020d797ef460 .functor MUXZ 32, L_0000020d797ef140, L_0000020d797f0180, L_0000020d797f0d60, C4<>;
S_0000020d79592310 .scope module, "EX_MEM" "PipeReg" 4 167, 5 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 71 "din";
    .port_info 3 /OUTPUT 71 "dout";
P_0000020d79585aa0 .param/l "W" 0 5 3, +C4<000000000000000000000000000001000111>;
v0000020d79590810_0 .net "clk", 0 0, v0000020d797a3930_0;  alias, 1 drivers
v0000020d7958f730_0 .net "din", 70 0, L_0000020d797a36b0;  alias, 1 drivers
v0000020d795904f0_0 .var "dout", 70 0;
v0000020d79590590_0 .net "reset", 0 0, v0000020d797a3ed0_0;  alias, 1 drivers
E_0000020d79585920 .event posedge, v0000020d79590810_0;
S_0000020d795924a0 .scope module, "ID_EX" "PipeReg" 4 135, 5 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 119 "din";
    .port_info 3 /OUTPUT 119 "dout";
P_0000020d79585960 .param/l "W" 0 5 3, +C4<000000000000000000000000000000000001110111>;
v0000020d7958ebf0_0 .net "clk", 0 0, v0000020d797a3930_0;  alias, 1 drivers
v0000020d7958f910_0 .net "din", 118 0, L_0000020d797a4470;  alias, 1 drivers
v0000020d7958faf0_0 .var "dout", 118 0;
v0000020d7958ec90_0 .net "reset", 0 0, v0000020d797a3ed0_0;  alias, 1 drivers
S_0000020d79556b40 .scope module, "IF_ID" "PipeReg" 4 53, 5 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "din";
    .port_info 3 /OUTPUT 64 "dout";
P_0000020d795859e0 .param/l "W" 0 5 3, +C4<00000000000000000000000001000000>;
v0000020d795906d0_0 .net "clk", 0 0, v0000020d797a3930_0;  alias, 1 drivers
v0000020d79590130_0 .net "din", 63 0, L_0000020d797a3d90;  alias, 1 drivers
v0000020d795901d0_0 .var "dout", 63 0;
v0000020d79590770_0 .net "reset", 0 0, v0000020d797a3ed0_0;  alias, 1 drivers
S_0000020d79556cd0 .scope module, "MEM_WB" "PipeReg" 4 193, 5 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 71 "din";
    .port_info 3 /OUTPUT 71 "dout";
P_0000020d79584da0 .param/l "W" 0 5 3, +C4<000000000000000000000000000001000111>;
v0000020d7958ed30_0 .net "clk", 0 0, v0000020d797a3930_0;  alias, 1 drivers
v0000020d7958eab0_0 .net "din", 70 0, L_0000020d797f0cc0;  alias, 1 drivers
v0000020d7958f870_0 .var "dout", 70 0;
v0000020d7958eb50_0 .net "reset", 0 0, v0000020d797a3ed0_0;  alias, 1 drivers
S_0000020d79556e60 .scope module, "alu" "ALU" 4 155, 6 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zf";
L_0000020d797a5350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d79590270_0 .net/2u *"_ivl_0", 31 0, L_0000020d797a5350;  1 drivers
v0000020d7958edd0_0 .net "a", 31 0, L_0000020d797a3890;  alias, 1 drivers
v0000020d7958ef10_0 .net "alu_op", 3 0, L_0000020d797a37f0;  alias, 1 drivers
v0000020d7958ff50_0 .net "b", 31 0, L_0000020d797a4d30;  alias, 1 drivers
v0000020d7958fb90_0 .var "y", 31 0;
v0000020d7958fc30_0 .net "zf", 0 0, L_0000020d797a3570;  alias, 1 drivers
E_0000020d79584e20 .event anyedge, v0000020d7958ef10_0, v0000020d7958edd0_0, v0000020d7958ff50_0;
L_0000020d797a3570 .cmp/eq 32, v0000020d7958fb90_0, L_0000020d797a5350;
S_0000020d79515410 .scope module, "ctrl" "Control" 4 79, 7 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 4 "alu_op_EX";
    .port_info 2 /OUTPUT 1 "alu_src_EX";
    .port_info 3 /OUTPUT 1 "branch_EX";
    .port_info 4 /OUTPUT 1 "call_EX";
    .port_info 5 /OUTPUT 1 "jmpl_EX";
    .port_info 6 /OUTPUT 1 "mem_read_MEM";
    .port_info 7 /OUTPUT 1 "mem_write_MEM";
    .port_info 8 /OUTPUT 1 "reg_write_WB";
    .port_info 9 /OUTPUT 1 "mem_to_reg_WB";
    .port_info 10 /OUTPUT 32 "imm_ext";
    .port_info 11 /OUTPUT 5 "rs1";
    .port_info 12 /OUTPUT 5 "rs2";
    .port_info 13 /OUTPUT 5 "rd";
    .port_info 14 /OUTPUT 80 "keyword";
v0000020d7958f9b0_0 .var "alu_op_EX", 3 0;
v0000020d79590310_0 .var "alu_src_EX", 0 0;
v0000020d7958f190_0 .var "branch_EX", 0 0;
v0000020d7958ee70_0 .var "call_EX", 0 0;
v0000020d7958fa50_0 .var "imm_ext", 31 0;
v0000020d7958f4b0_0 .net "instr", 31 0, L_0000020d797a41f0;  alias, 1 drivers
v0000020d7958f410_0 .var "jmpl_EX", 0 0;
v0000020d7958fcd0_0 .var "keyword", 79 0;
v0000020d795908b0_0 .var "mem_read_MEM", 0 0;
v0000020d7958fff0_0 .var "mem_to_reg_WB", 0 0;
v0000020d7958fd70_0 .var "mem_write_MEM", 0 0;
v0000020d7958ea10_0 .net "op", 7 0, L_0000020d797a3250;  1 drivers
v0000020d7958efb0_0 .var "rd", 4 0;
v0000020d7958f050_0 .var "reg_write_WB", 0 0;
v0000020d7958f550_0 .var "rs1", 4 0;
v0000020d7958f7d0_0 .var "rs2", 4 0;
E_0000020d79584be0 .event anyedge, v0000020d7958ea10_0;
L_0000020d797a3250 .part L_0000020d797a41f0, 24, 8;
S_0000020d79515710 .scope task, "defaults" "defaults" 7 47, 7 47 0, S_0000020d79515410;
 .timescale 0 0;
TD_TB.dut.ctrl.defaults ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020d7958f9b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d79590310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958ee70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958f410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d795908b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958fd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958f050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958fff0_0, 0, 1;
    %load/vec4 v0000020d7958f4b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000020d7958f4b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000020d7958fa50_0, 0, 32;
    %load/vec4 v0000020d7958f4b0_0;
    %parti/s 5, 19, 6;
    %store/vec4 v0000020d7958f550_0, 0, 5;
    %load/vec4 v0000020d7958f4b0_0;
    %parti/s 5, 14, 5;
    %store/vec4 v0000020d7958f7d0_0, 0, 5;
    %load/vec4 v0000020d7958f4b0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000020d7958efb0_0, 0, 5;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 110, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28528, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %end;
S_0000020d795126f0 .scope module, "dmem" "D_MEM" 4 181, 8 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
v0000020d7958feb0_0 .net *"_ivl_0", 7 0, L_0000020d797f0f40;  1 drivers
v0000020d795903b0_0 .net *"_ivl_10", 31 0, L_0000020d797ef0a0;  1 drivers
v0000020d7958fe10_0 .net *"_ivl_12", 7 0, L_0000020d797f0ea0;  1 drivers
L_0000020d797a5428 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020d7958f230_0 .net/2u *"_ivl_14", 31 0, L_0000020d797a5428;  1 drivers
v0000020d7958f2d0_0 .net *"_ivl_16", 31 0, L_0000020d797ef1e0;  1 drivers
v0000020d79590090_0 .net *"_ivl_18", 7 0, L_0000020d797f0720;  1 drivers
L_0000020d797a5398 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000020d7958f370_0 .net/2u *"_ivl_2", 31 0, L_0000020d797a5398;  1 drivers
L_0000020d797a5470 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d7958f5f0_0 .net/2u *"_ivl_20", 31 0, L_0000020d797a5470;  1 drivers
v0000020d7958f690_0 .net *"_ivl_22", 31 0, L_0000020d797f0860;  1 drivers
v0000020d7957e360_0 .net *"_ivl_24", 31 0, L_0000020d797ef280;  1 drivers
L_0000020d797a54b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d7957e400_0 .net/2u *"_ivl_26", 31 0, L_0000020d797a54b8;  1 drivers
v0000020d7957e4a0_0 .net *"_ivl_4", 31 0, L_0000020d797ef780;  1 drivers
v0000020d7957e9a0_0 .net *"_ivl_6", 7 0, L_0000020d797f07c0;  1 drivers
L_0000020d797a53e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000020d795579c0_0 .net/2u *"_ivl_8", 31 0, L_0000020d797a53e0;  1 drivers
v0000020d795574c0_0 .net "addr", 31 0, L_0000020d797a39d0;  alias, 1 drivers
v0000020d79557a60_0 .net "clk", 0 0, v0000020d797a3930_0;  alias, 1 drivers
v0000020d795dac00_0 .net "mem_read", 0 0, L_0000020d797a3b10;  alias, 1 drivers
v0000020d795daca0_0 .net "mem_write", 0 0, L_0000020d797a3c50;  alias, 1 drivers
v0000020d795da660 .array "ram", 255 0, 7 0;
v0000020d795dae80_0 .net "rdata", 31 0, L_0000020d797f05e0;  alias, 1 drivers
v0000020d795db240_0 .net "wdata", 31 0, L_0000020d797f0680;  alias, 1 drivers
L_0000020d797f0f40 .array/port v0000020d795da660, L_0000020d797ef780;
L_0000020d797ef780 .arith/sum 32, L_0000020d797a39d0, L_0000020d797a5398;
L_0000020d797f07c0 .array/port v0000020d795da660, L_0000020d797ef0a0;
L_0000020d797ef0a0 .arith/sum 32, L_0000020d797a39d0, L_0000020d797a53e0;
L_0000020d797f0ea0 .array/port v0000020d795da660, L_0000020d797ef1e0;
L_0000020d797ef1e0 .arith/sum 32, L_0000020d797a39d0, L_0000020d797a5428;
L_0000020d797f0720 .array/port v0000020d795da660, L_0000020d797f0860;
L_0000020d797f0860 .arith/sum 32, L_0000020d797a39d0, L_0000020d797a5470;
L_0000020d797ef280 .concat [ 8 8 8 8], L_0000020d797f0720, L_0000020d797f0ea0, L_0000020d797f07c0, L_0000020d797f0f40;
L_0000020d797f05e0 .functor MUXZ 32, L_0000020d797a54b8, L_0000020d797ef280, L_0000020d797a3b10, C4<>;
S_0000020d79512880 .scope module, "imem" "I_MEM" 4 43, 9 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0000020d79587d00 .functor BUFZ 32, L_0000020d797a3430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020d795db060_0 .net *"_ivl_0", 31 0, L_0000020d797a3430;  1 drivers
v0000020d795dad40_0 .net *"_ivl_3", 29 0, L_0000020d797a3cf0;  1 drivers
v0000020d795dade0_0 .net "addr", 31 0, v0000020d795da520_0;  alias, 1 drivers
v0000020d795da340_0 .net "instr", 31 0, L_0000020d79587d00;  alias, 1 drivers
v0000020d795daf20 .array "rom", 63 0, 31 0;
L_0000020d797a3430 .array/port v0000020d795daf20, L_0000020d797a3cf0;
L_0000020d797a3cf0 .part v0000020d795da520_0, 2, 30;
S_0000020d79512a10 .scope module, "pc_mux" "Mux2" 4 29, 10 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000020d795863a0 .param/l "W" 0 10 3, +C4<00000000000000000000000000100000>;
v0000020d795db600_0 .net "a", 31 0, L_0000020d797a4290;  alias, 1 drivers
L_0000020d797a50c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d795db920_0 .net "b", 31 0, L_0000020d797a50c8;  1 drivers
v0000020d795da700_0 .net "s", 0 0, v0000020d797a4790_0;  alias, 1 drivers
v0000020d795d9d00_0 .net "y", 31 0, L_0000020d797a4970;  alias, 1 drivers
L_0000020d797a4970 .functor MUXZ 32, L_0000020d797a4290, L_0000020d797a50c8, v0000020d797a4790_0, C4<>;
S_0000020d7950e6e0 .scope module, "rf" "RegFile" 4 103, 11 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "waddr";
    .port_info 3 /INPUT 32 "wdata";
    .port_info 4 /INPUT 5 "raddr1";
    .port_info 5 /INPUT 5 "raddr2";
    .port_info 6 /OUTPUT 32 "rdata1";
    .port_info 7 /OUTPUT 32 "rdata2";
L_0000020d797a51a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020d795dafc0_0 .net/2u *"_ivl_0", 4 0, L_0000020d797a51a0;  1 drivers
L_0000020d797a5230 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d795db100_0 .net *"_ivl_11", 1 0, L_0000020d797a5230;  1 drivers
L_0000020d797a5278 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020d795da3e0_0 .net/2u *"_ivl_14", 4 0, L_0000020d797a5278;  1 drivers
v0000020d795d9f80_0 .net *"_ivl_16", 0 0, L_0000020d797a4830;  1 drivers
L_0000020d797a52c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d795db6a0_0 .net/2u *"_ivl_18", 31 0, L_0000020d797a52c0;  1 drivers
v0000020d795db740_0 .net *"_ivl_2", 0 0, L_0000020d797a3e30;  1 drivers
v0000020d795db1a0_0 .net *"_ivl_20", 31 0, L_0000020d797a48d0;  1 drivers
v0000020d795da020_0 .net *"_ivl_22", 6 0, L_0000020d797a4f10;  1 drivers
L_0000020d797a5308 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020d795db2e0_0 .net *"_ivl_25", 1 0, L_0000020d797a5308;  1 drivers
L_0000020d797a51e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020d795db380_0 .net/2u *"_ivl_4", 31 0, L_0000020d797a51e8;  1 drivers
v0000020d795d9ee0_0 .net *"_ivl_6", 31 0, L_0000020d797a3f70;  1 drivers
v0000020d795db420_0 .net *"_ivl_8", 6 0, L_0000020d797a40b0;  1 drivers
v0000020d795da8e0_0 .net "clk", 0 0, v0000020d797a3930_0;  alias, 1 drivers
v0000020d795da0c0_0 .var/i "i", 31 0;
v0000020d795dba60_0 .net "raddr1", 4 0, v0000020d7958f550_0;  alias, 1 drivers
v0000020d795da160_0 .net "raddr2", 4 0, v0000020d7958f7d0_0;  alias, 1 drivers
v0000020d795da7a0_0 .net "rdata1", 31 0, L_0000020d797a4150;  alias, 1 drivers
v0000020d795db4c0_0 .net "rdata2", 31 0, L_0000020d797a4dd0;  alias, 1 drivers
v0000020d795da840 .array "regs", 0 31, 31 0;
v0000020d795db560_0 .net "waddr", 4 0, v0000020d7958efb0_0;  alias, 1 drivers
v0000020d795db7e0_0 .net "wdata", 31 0, L_0000020d797ef460;  alias, 1 drivers
v0000020d795db880_0 .net "we", 0 0, v0000020d7958f050_0;  alias, 1 drivers
L_0000020d797a3e30 .cmp/eq 5, v0000020d7958f550_0, L_0000020d797a51a0;
L_0000020d797a3f70 .array/port v0000020d795da840, L_0000020d797a40b0;
L_0000020d797a40b0 .concat [ 5 2 0 0], v0000020d7958f550_0, L_0000020d797a5230;
L_0000020d797a4150 .functor MUXZ 32, L_0000020d797a3f70, L_0000020d797a51e8, L_0000020d797a3e30, C4<>;
L_0000020d797a4830 .cmp/eq 5, v0000020d7958f7d0_0, L_0000020d797a5278;
L_0000020d797a48d0 .array/port v0000020d795da840, L_0000020d797a4f10;
L_0000020d797a4f10 .concat [ 5 2 0 0], v0000020d7958f7d0_0, L_0000020d797a5308;
L_0000020d797a4dd0 .functor MUXZ 32, L_0000020d797a48d0, L_0000020d797a52c0, L_0000020d797a4830, C4<>;
S_0000020d7950e870 .scope module, "uNPC" "NPC" 4 35, 12 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "le";
    .port_info 3 /INPUT 32 "next_npc";
    .port_info 4 /OUTPUT 32 "npc";
v0000020d795da200_0 .net "clk", 0 0, v0000020d797a3930_0;  alias, 1 drivers
L_0000020d797a5158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020d795d9c60_0 .net "le", 0 0, L_0000020d797a5158;  1 drivers
v0000020d795da480_0 .net "next_npc", 31 0, L_0000020d797a4510;  alias, 1 drivers
v0000020d795db9c0_0 .var "npc", 31 0;
v0000020d795d9bc0_0 .net "reset", 0 0, v0000020d797a3ed0_0;  alias, 1 drivers
S_0000020d797a26a0 .scope module, "uPC" "PC" 4 33, 13 3 0, S_0000020d79590b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "le";
    .port_info 3 /INPUT 32 "next_pc";
    .port_info 4 /OUTPUT 32 "pc";
v0000020d795d9da0_0 .net "clk", 0 0, v0000020d797a3930_0;  alias, 1 drivers
L_0000020d797a5110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000020d795d9e40_0 .net "le", 0 0, L_0000020d797a5110;  1 drivers
v0000020d795da2a0_0 .net "next_pc", 31 0, L_0000020d797a4970;  alias, 1 drivers
v0000020d795da520_0 .var "pc", 31 0;
v0000020d795da980_0 .net "reset", 0 0, v0000020d797a3ed0_0;  alias, 1 drivers
    .scope S_0000020d797a26a0;
T_1 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d795da980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020d795da520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020d795d9e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020d795da2a0_0;
    %assign/vec4 v0000020d795da520_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020d7950e870;
T_2 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d795d9bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000020d795db9c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020d795d9c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000020d795da480_0;
    %assign/vec4 v0000020d795db9c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020d79512880;
T_3 ;
    %pushi/vec4 2315255808, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 2258690049, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 3288858625, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 3391643649, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 314572798, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 185536262, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 1073741828, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 2176843791, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 2315255808, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 2258690049, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 3288858625, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %pushi/vec4 314572798, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020d795daf20, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000020d79556b40;
T_4 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d79590770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000020d795901d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020d79590130_0;
    %assign/vec4 v0000020d795901d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020d79515410;
T_5 ;
    %wait E_0000020d79584be0;
    %fork TD_TB.dut.ctrl.defaults, S_0000020d79515710;
    %join;
    %load/vec4 v0000020d7958ea10_0;
    %dup/vec4;
    %pushi/vec4 138, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 134, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 202, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 129, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 117, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28267, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 97, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25700, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020d7958f9b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d79590310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958f050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958fff0_0, 0, 1;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7566690, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 25443, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000020d7958f9b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d79590310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958f050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958fff0_0, 0, 1;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 27748, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 30050, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020d7958f9b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d79590310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d795908b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958f050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958fff0_0, 0, 1;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 29794, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020d7958f9b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d79590310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958fd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958f050_0, 0, 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 98, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28261, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958f190_0, 0, 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 7562612, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 26729, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000020d7958f9b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d79590310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958f050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d7958fff0_0, 0, 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 25441, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 27756, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958ee70_0, 0, 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 27245, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28780, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d7958f410_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 110, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 28528, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000020d7958fcd0_0, 0, 80;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020d7950e6e0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d795da0c0_0, 0, 32;
T_6.0 ; Top of for-loop
    %load/vec4 v0000020d795da0c0_0;
    %cmpi/s 32, 0, 32;
	  %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000020d795da0c0_0;
    %store/vec4a v0000020d795da840, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0000020d795da0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020d795da0c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0000020d7950e6e0;
T_7 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d795db880_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000020d795db560_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020d795db7e0_0;
    %load/vec4 v0000020d795db560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d795da840, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020d795924a0;
T_8 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d7958ec90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 119;
    %assign/vec4 v0000020d7958faf0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000020d7958f910_0;
    %assign/vec4 v0000020d7958faf0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000020d79556e60;
T_9 ;
    %wait E_0000020d79584e20;
    %load/vec4 v0000020d7958ef10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020d7958fb90_0, 0, 32;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0000020d7958edd0_0;
    %load/vec4 v0000020d7958ff50_0;
    %add;
    %store/vec4 v0000020d7958fb90_0, 0, 32;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0000020d7958edd0_0;
    %load/vec4 v0000020d7958ff50_0;
    %sub;
    %store/vec4 v0000020d7958fb90_0, 0, 32;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0000020d7958edd0_0;
    %load/vec4 v0000020d7958ff50_0;
    %and;
    %store/vec4 v0000020d7958fb90_0, 0, 32;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0000020d7958edd0_0;
    %load/vec4 v0000020d7958ff50_0;
    %or;
    %store/vec4 v0000020d7958fb90_0, 0, 32;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0000020d7958edd0_0;
    %load/vec4 v0000020d7958ff50_0;
    %xor;
    %store/vec4 v0000020d7958fb90_0, 0, 32;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0000020d7958ff50_0;
    %store/vec4 v0000020d7958fb90_0, 0, 32;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000020d79592310;
T_10 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d79590590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0000020d795904f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020d7958f730_0;
    %assign/vec4 v0000020d795904f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020d795126f0;
T_11 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d795daca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000020d795db240_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000020d795574c0_0;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d795da660, 0, 4;
    %load/vec4 v0000020d795db240_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000020d795574c0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d795da660, 0, 4;
    %load/vec4 v0000020d795db240_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000020d795574c0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d795da660, 0, 4;
    %load/vec4 v0000020d795db240_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000020d795574c0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020d795da660, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000020d79556cd0;
T_12 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d7958eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0000020d7958f870_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000020d7958eab0_0;
    %assign/vec4 v0000020d7958f870_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020d79590b60;
T_13 ;
    %wait E_0000020d79585920;
    %load/vec4 v0000020d797a3750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call/w 4 215 "$write", "INST=" {0 0 0};
    %vpi_call/w 4 217 "$write", "%s", v0000020d795dd430_0 {0 0 0};
    %vpi_call/w 4 219 "$write", "  PC=%0d  nPC=%0d  CTRL(ID): ", v0000020d795dd070_0, v0000020d795dcfd0_0 {0 0 0};
    %vpi_call/w 4 221 "$display", "ALUop=%b ALUSrc=%b BR=%b CALL=%b JMPL=%b MemR=%b MemW=%b RegW=%b M2R=%b", v0000020d795dd1b0_0, v0000020d795dda70_0, v0000020d795dd750_0, v0000020d795dc7b0_0, v0000020d795dd4d0_0, v0000020d795dd890_0, v0000020d795dc8f0_0, v0000020d797a43d0_0, v0000020d795dc850_0 {0 0 0};
    %vpi_call/w 4 227 "$display", "  EX : ALUop=%b ALUSrc=%b", v0000020d795dc030_0, v0000020d795dbbd0_0 {0 0 0};
    %vpi_call/w 4 229 "$display", "  MEM: MemRead=%b MemWrite=%b", v0000020d795dd110_0, v0000020d795dcf30_0 {0 0 0};
    %vpi_call/w 4 231 "$display", "  WB : RegWrite=%b MemToReg=%b", v0000020d797a4a10_0, v0000020d795dce90_0 {0 0 0};
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000020d795909d0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d797a3930_0, 0, 1;
T_14.0 ;
    %delay 2, 0;
    %load/vec4 v0000020d797a3930_0;
    %inv;
    %store/vec4 v0000020d797a3930_0, 0, 1;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0000020d795909d0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d797a3ed0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d797a3ed0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0000020d795909d0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020d797a4790_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020d797a4790_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0000020d795909d0;
T_17 ;
    %vpi_call/w 3 61 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020d795909d0 {0 0 0};
    %delay 48, 0;
    %vpi_call/w 3 65 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "tb.v";
    "cpu.v";
    "pipe_reg.v";
    "alu.v";
    "control.v";
    "dmem.v";
    "imem.v";
    "mux2.v";
    "regfile.v";
    "npc.v";
    "pc.v";
