
VisiTune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f34  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001385c  0800a0f0  0800a0f0  0000b0f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d94c  0801d94c  0001f01c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801d94c  0801d94c  0001e94c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d954  0801d954  0001f01c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d954  0801d954  0001e954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d958  0801d958  0001e958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20040000  0801d95c  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00043bb8  2004001c  0801d978  0001f01c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20083bd4  0801d978  0001fbd4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f01c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026304  00000000  00000000  0001f04c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004469  00000000  00000000  00045350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001990  00000000  00000000  000497c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f6  00000000  00000000  0004b150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d773  00000000  00000000  0004c446  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e637  00000000  00000000  00079bb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f3fa  00000000  00000000  000981f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001b75ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006c00  00000000  00000000  001b76a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001be2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000303b  00000000  00000000  001be300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000c8  00000000  00000000  001c133b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004001c 	.word	0x2004001c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800a0d8 	.word	0x0800a0d8

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040020 	.word	0x20040020
 80001f8:	0800a0d8 	.word	0x0800a0d8

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <processFFT>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void processFFT(const q15_t* in, q15_t* out, uint16_t num_samples) {
 8000528:	b580      	push	{r7, lr}
 800052a:	b092      	sub	sp, #72	@ 0x48
 800052c:	af00      	add	r7, sp, #0
 800052e:	60f8      	str	r0, [r7, #12]
 8000530:	60b9      	str	r1, [r7, #8]
 8000532:	4613      	mov	r3, r2
 8000534:	80fb      	strh	r3, [r7, #6]
	uint32_t pos = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	647b      	str	r3, [r7, #68]	@ 0x44
	while ((pos + FFT_INCREMENT) <= num_samples) {
 800053a:	e136      	b.n	80007aa <processFFT+0x282>
		for (int i = 0; i < FFT_SIZE; i++) {
 800053c:	2300      	movs	r3, #0
 800053e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000540:	e02d      	b.n	800059e <processFFT+0x76>
			float32_t sample = 0.0f;
 8000542:	f04f 0300 	mov.w	r3, #0
 8000546:	63fb      	str	r3, [r7, #60]	@ 0x3c
		    if (pos + i < num_samples) {
 8000548:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800054a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800054c:	441a      	add	r2, r3
 800054e:	88fb      	ldrh	r3, [r7, #6]
 8000550:	429a      	cmp	r2, r3
 8000552:	d211      	bcs.n	8000578 <processFFT+0x50>
		    	sample = (float32_t)in[pos + i] / 32768.0f;  // q15 â†’ float
 8000554:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000558:	4413      	add	r3, r2
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	68fa      	ldr	r2, [r7, #12]
 800055e:	4413      	add	r3, r2
 8000560:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000564:	ee07 3a90 	vmov	s15, r3
 8000568:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800056c:	eddf 6a95 	vldr	s13, [pc, #596]	@ 80007c4 <processFFT+0x29c>
 8000570:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000574:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		    }
		    fft_in[i] = sample * window[i];
 8000578:	4a93      	ldr	r2, [pc, #588]	@ (80007c8 <processFFT+0x2a0>)
 800057a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800057c:	009b      	lsls	r3, r3, #2
 800057e:	4413      	add	r3, r2
 8000580:	ed93 7a00 	vldr	s14, [r3]
 8000584:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800058c:	4a8f      	ldr	r2, [pc, #572]	@ (80007cc <processFFT+0x2a4>)
 800058e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000590:	009b      	lsls	r3, r3, #2
 8000592:	4413      	add	r3, r2
 8000594:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < FFT_SIZE; i++) {
 8000598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800059a:	3301      	adds	r3, #1
 800059c:	643b      	str	r3, [r7, #64]	@ 0x40
 800059e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80005a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80005a4:	dbcd      	blt.n	8000542 <processFFT+0x1a>
		}

		arm_rfft_fast_f32(&rfft, fft_in, fft_out, 0);
 80005a6:	2300      	movs	r3, #0
 80005a8:	4a89      	ldr	r2, [pc, #548]	@ (80007d0 <processFFT+0x2a8>)
 80005aa:	4988      	ldr	r1, [pc, #544]	@ (80007cc <processFFT+0x2a4>)
 80005ac:	4889      	ldr	r0, [pc, #548]	@ (80007d4 <processFFT+0x2ac>)
 80005ae:	f008 fe7f 	bl	80092b0 <arm_rfft_fast_f32>

		int low_bin = 15;
 80005b2:	230f      	movs	r3, #15
 80005b4:	623b      	str	r3, [r7, #32]
		int high_bin = 450;
 80005b6:	f44f 73e1 	mov.w	r3, #450	@ 0x1c2
 80005ba:	61fb      	str	r3, [r7, #28]
		float32_t lowShelfGain = 3.5f;
 80005bc:	4b86      	ldr	r3, [pc, #536]	@ (80007d8 <processFFT+0x2b0>)
 80005be:	61bb      	str	r3, [r7, #24]
		//for (int b = cutoff_bin; b < FFT_INCREMENT; b++) {
		//	fft_out[b*2]   = 0.0f;
		//    fft_out[b*2+1] = 0.0f;
		//}
		for (int b = 0; b < low_bin; b++) {
 80005c0:	2300      	movs	r3, #0
 80005c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80005c4:	e042      	b.n	800064c <processFFT+0x124>
			float32_t weight = lowShelfGain +
			                       (1.0f - lowShelfGain) * ((float)b / low_bin);
 80005c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80005ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80005ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80005d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80005d4:	ee07 3a90 	vmov	s15, r3
 80005d8:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80005dc:	6a3b      	ldr	r3, [r7, #32]
 80005de:	ee07 3a90 	vmov	s15, r3
 80005e2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80005e6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80005ea:	ee67 7a27 	vmul.f32	s15, s14, s15
			float32_t weight = lowShelfGain +
 80005ee:	ed97 7a06 	vldr	s14, [r7, #24]
 80005f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005f6:	edc7 7a05 	vstr	s15, [r7, #20]
			fft_out[b*2] *= weight;
 80005fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80005fc:	005b      	lsls	r3, r3, #1
 80005fe:	4a74      	ldr	r2, [pc, #464]	@ (80007d0 <processFFT+0x2a8>)
 8000600:	009b      	lsls	r3, r3, #2
 8000602:	4413      	add	r3, r2
 8000604:	ed93 7a00 	vldr	s14, [r3]
 8000608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800060a:	005b      	lsls	r3, r3, #1
 800060c:	edd7 7a05 	vldr	s15, [r7, #20]
 8000610:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000614:	4a6e      	ldr	r2, [pc, #440]	@ (80007d0 <processFFT+0x2a8>)
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	4413      	add	r3, r2
 800061a:	edc3 7a00 	vstr	s15, [r3]
			fft_out[b*2+1] *= weight;
 800061e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000620:	005b      	lsls	r3, r3, #1
 8000622:	3301      	adds	r3, #1
 8000624:	4a6a      	ldr	r2, [pc, #424]	@ (80007d0 <processFFT+0x2a8>)
 8000626:	009b      	lsls	r3, r3, #2
 8000628:	4413      	add	r3, r2
 800062a:	ed93 7a00 	vldr	s14, [r3]
 800062e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000630:	005b      	lsls	r3, r3, #1
 8000632:	3301      	adds	r3, #1
 8000634:	edd7 7a05 	vldr	s15, [r7, #20]
 8000638:	ee67 7a27 	vmul.f32	s15, s14, s15
 800063c:	4a64      	ldr	r2, [pc, #400]	@ (80007d0 <processFFT+0x2a8>)
 800063e:	009b      	lsls	r3, r3, #2
 8000640:	4413      	add	r3, r2
 8000642:	edc3 7a00 	vstr	s15, [r3]
		for (int b = 0; b < low_bin; b++) {
 8000646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000648:	3301      	adds	r3, #1
 800064a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800064c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800064e:	6a3b      	ldr	r3, [r7, #32]
 8000650:	429a      	cmp	r2, r3
 8000652:	dbb8      	blt.n	80005c6 <processFFT+0x9e>
		}


		for (int b = low_bin; b < high_bin; b++) {
 8000654:	6a3b      	ldr	r3, [r7, #32]
 8000656:	637b      	str	r3, [r7, #52]	@ 0x34
 8000658:	e026      	b.n	80006a8 <processFFT+0x180>
			fft_out[b*2] *= 0.0f;
 800065a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	4a5c      	ldr	r2, [pc, #368]	@ (80007d0 <processFFT+0x2a8>)
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	4413      	add	r3, r2
 8000664:	edd3 7a00 	vldr	s15, [r3]
 8000668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800066a:	005b      	lsls	r3, r3, #1
 800066c:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 80007dc <processFFT+0x2b4>
 8000670:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000674:	4a56      	ldr	r2, [pc, #344]	@ (80007d0 <processFFT+0x2a8>)
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	4413      	add	r3, r2
 800067a:	edc3 7a00 	vstr	s15, [r3]
			fft_out[b*2] *= 0.0f;
 800067e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000680:	005b      	lsls	r3, r3, #1
 8000682:	4a53      	ldr	r2, [pc, #332]	@ (80007d0 <processFFT+0x2a8>)
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	4413      	add	r3, r2
 8000688:	edd3 7a00 	vldr	s15, [r3]
 800068c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80007dc <processFFT+0x2b4>
 8000694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000698:	4a4d      	ldr	r2, [pc, #308]	@ (80007d0 <processFFT+0x2a8>)
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	4413      	add	r3, r2
 800069e:	edc3 7a00 	vstr	s15, [r3]
		for (int b = low_bin; b < high_bin; b++) {
 80006a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80006a4:	3301      	adds	r3, #1
 80006a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80006a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	429a      	cmp	r2, r3
 80006ae:	dbd4      	blt.n	800065a <processFFT+0x132>
		}

		arm_rfft_fast_f32(&rfft, fft_out, fft_in, 1);
 80006b0:	2301      	movs	r3, #1
 80006b2:	4a46      	ldr	r2, [pc, #280]	@ (80007cc <processFFT+0x2a4>)
 80006b4:	4946      	ldr	r1, [pc, #280]	@ (80007d0 <processFFT+0x2a8>)
 80006b6:	4847      	ldr	r0, [pc, #284]	@ (80007d4 <processFFT+0x2ac>)
 80006b8:	f008 fdfa 	bl	80092b0 <arm_rfft_fast_f32>

		//don't get this
		for (int i = 0; i < FFT_INCREMENT; i++) {
 80006bc:	2300      	movs	r3, #0
 80006be:	633b      	str	r3, [r7, #48]	@ 0x30
 80006c0:	e016      	b.n	80006f0 <processFFT+0x1c8>
			fft_in[i] += overlap[i];
 80006c2:	4a42      	ldr	r2, [pc, #264]	@ (80007cc <processFFT+0x2a4>)
 80006c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006c6:	009b      	lsls	r3, r3, #2
 80006c8:	4413      	add	r3, r2
 80006ca:	ed93 7a00 	vldr	s14, [r3]
 80006ce:	4a44      	ldr	r2, [pc, #272]	@ (80007e0 <processFFT+0x2b8>)
 80006d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	4413      	add	r3, r2
 80006d6:	edd3 7a00 	vldr	s15, [r3]
 80006da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80006de:	4a3b      	ldr	r2, [pc, #236]	@ (80007cc <processFFT+0x2a4>)
 80006e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006e2:	009b      	lsls	r3, r3, #2
 80006e4:	4413      	add	r3, r2
 80006e6:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < FFT_INCREMENT; i++) {
 80006ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006ec:	3301      	adds	r3, #1
 80006ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80006f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80006f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80006f6:	dbe4      	blt.n	80006c2 <processFFT+0x19a>
		}
		//end don't get this

		for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 80006f8:	2300      	movs	r3, #0
 80006fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006fc:	e031      	b.n	8000762 <processFFT+0x23a>
			float32_t x = fft_in[i];
 80006fe:	4a33      	ldr	r2, [pc, #204]	@ (80007cc <processFFT+0x2a4>)
 8000700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	4413      	add	r3, r2
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (x > 1.0f) x = 1.0f;
 800070a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800070e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000712:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800071a:	dd02      	ble.n	8000722 <processFFT+0x1fa>
 800071c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000720:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (x < -1.0f) x = -1.0f;
 8000722:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000726:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800072a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800072e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000732:	d501      	bpl.n	8000738 <processFFT+0x210>
 8000734:	4b2b      	ldr	r3, [pc, #172]	@ (80007e4 <processFFT+0x2bc>)
 8000736:	62bb      	str	r3, [r7, #40]	@ 0x28
			out[pos + i] = (int16_t)(x * 32767.0f);
 8000738:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800073c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80007e8 <processFFT+0x2c0>
 8000740:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000744:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000746:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000748:	4413      	add	r3, r2
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	68ba      	ldr	r2, [r7, #8]
 800074e:	4413      	add	r3, r2
 8000750:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000754:	ee17 2a90 	vmov	r2, s15
 8000758:	b212      	sxth	r2, r2
 800075a:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 800075c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800075e:	3301      	adds	r3, #1
 8000760:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000764:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000768:	da05      	bge.n	8000776 <processFFT+0x24e>
 800076a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800076c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800076e:	441a      	add	r2, r3
 8000770:	88fb      	ldrh	r3, [r7, #6]
 8000772:	429a      	cmp	r2, r3
 8000774:	d3c3      	bcc.n	80006fe <processFFT+0x1d6>
		}

		for (int i = 0; i < FFT_INCREMENT; ++i) {
 8000776:	2300      	movs	r3, #0
 8000778:	627b      	str	r3, [r7, #36]	@ 0x24
 800077a:	e00e      	b.n	800079a <processFFT+0x272>
			overlap[i] = fft_in[i+FFT_INCREMENT];
 800077c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800077e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000782:	4a12      	ldr	r2, [pc, #72]	@ (80007cc <processFFT+0x2a4>)
 8000784:	009b      	lsls	r3, r3, #2
 8000786:	4413      	add	r3, r2
 8000788:	681a      	ldr	r2, [r3, #0]
 800078a:	4915      	ldr	r1, [pc, #84]	@ (80007e0 <processFFT+0x2b8>)
 800078c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800078e:	009b      	lsls	r3, r3, #2
 8000790:	440b      	add	r3, r1
 8000792:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < FFT_INCREMENT; ++i) {
 8000794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000796:	3301      	adds	r3, #1
 8000798:	627b      	str	r3, [r7, #36]	@ 0x24
 800079a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800079c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80007a0:	dbec      	blt.n	800077c <processFFT+0x254>
		}

		pos += FFT_INCREMENT;
 80007a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007a4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80007a8:	647b      	str	r3, [r7, #68]	@ 0x44
	while ((pos + FFT_INCREMENT) <= num_samples) {
 80007aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80007ac:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 80007b0:	88fb      	ldrh	r3, [r7, #6]
 80007b2:	429a      	cmp	r2, r3
 80007b4:	f67f aec2 	bls.w	800053c <processFFT+0x14>
	}
	//for (uint32_t i = 0; i < num_samples; i++) {
	//    debug_out_buffer[i] = out[i];
	//}
	//int bruhhhh = 0;
}
 80007b8:	bf00      	nop
 80007ba:	bf00      	nop
 80007bc:	3748      	adds	r7, #72	@ 0x48
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	47000000 	.word	0x47000000
 80007c8:	20082bb4 	.word	0x20082bb4
 80007cc:	200803b4 	.word	0x200803b4
 80007d0:	200813b4 	.word	0x200813b4
 80007d4:	20083bb4 	.word	0x20083bb4
 80007d8:	40600000 	.word	0x40600000
 80007dc:	00000000 	.word	0x00000000
 80007e0:	200823b4 	.word	0x200823b4
 80007e4:	bf800000 	.word	0xbf800000
 80007e8:	46fffe00 	.word	0x46fffe00

080007ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b090      	sub	sp, #64	@ 0x40
 80007f0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007f2:	f001 fdd6 	bl	80023a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f6:	f000 f991 	bl	8000b1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007fa:	f000 fc5d 	bl	80010b8 <MX_GPIO_Init>
  MX_DMA_Init();
 80007fe:	f000 fc21 	bl	8001044 <MX_DMA_Init>
  MX_SPI1_Init();
 8000802:	f000 faf3 	bl	8000dec <MX_SPI1_Init>
  MX_TIM1_Init();
 8000806:	f000 fb2f 	bl	8000e68 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 800080a:	f000 faa1 	bl	8000d50 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 800080e:	f000 fa6b 	bl	8000ce8 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000812:	f000 fb7b 	bl	8000f0c <MX_TIM2_Init>
  MX_ADC1_Init();
 8000816:	f000 f9d1 	bl	8000bbc <MX_ADC1_Init>
  MX_TIM3_Init();
 800081a:	f000 fbc5 	bl	8000fa8 <MX_TIM3_Init>
//  tft_init();
//  tft_fill_rect(0, 0, 480, 320, 0xAAAA);
  // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON

  // Start the ADC reads for the potentiometers and sliders
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800081e:	217f      	movs	r1, #127	@ 0x7f
 8000820:	48a8      	ldr	r0, [pc, #672]	@ (8000ac4 <main+0x2d8>)
 8000822:	f003 f9b3 	bl	8003b8c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, adc_buf, 4);
 8000826:	2204      	movs	r2, #4
 8000828:	49a7      	ldr	r1, [pc, #668]	@ (8000ac8 <main+0x2dc>)
 800082a:	48a6      	ldr	r0, [pc, #664]	@ (8000ac4 <main+0x2d8>)
 800082c:	f002 f9ac 	bl	8002b88 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start(&htim3); // Start the adc conversions
 8000830:	48a6      	ldr	r0, [pc, #664]	@ (8000acc <main+0x2e0>)
 8000832:	f006 fba7 	bl	8006f84 <HAL_TIM_Base_Start>

  // Receieve the header from UART
  uart_start_header_rx();
 8000836:	f000 fe69 	bl	800150c <uart_start_header_rx>

  /* Start TIM2 (48 kHz trigger) */
  HAL_TIM_Base_Start(&htim2);
 800083a:	48a5      	ldr	r0, [pc, #660]	@ (8000ad0 <main+0x2e4>)
 800083c:	f006 fba2 	bl	8006f84 <HAL_TIM_Base_Start>

  /* Init DAC circular buffer to mid-scale (silence) */
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8000840:	2300      	movs	r3, #0
 8000842:	637b      	str	r3, [r7, #52]	@ 0x34
 8000844:	e008      	b.n	8000858 <main+0x6c>
      dac_buf[i] = 2048; // mid-scale for 12-bit
 8000846:	4aa3      	ldr	r2, [pc, #652]	@ (8000ad4 <main+0x2e8>)
 8000848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800084a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800084e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8000852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000854:	3301      	adds	r3, #1
 8000856:	637b      	str	r3, [r7, #52]	@ 0x34
 8000858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800085a:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 800085e:	4293      	cmp	r3, r2
 8000860:	d9f1      	bls.n	8000846 <main+0x5a>
  }



  /* Start DAC in circular DMA mode over dac_buf */
  if (HAL_DAC_Start_DMA(&hdac1,
 8000862:	2300      	movs	r3, #0
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 800086a:	4a9a      	ldr	r2, [pc, #616]	@ (8000ad4 <main+0x2e8>)
 800086c:	2100      	movs	r1, #0
 800086e:	489a      	ldr	r0, [pc, #616]	@ (8000ad8 <main+0x2ec>)
 8000870:	f003 fb52 	bl	8003f18 <HAL_DAC_Start_DMA>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <main+0x92>
                        DAC_CHANNEL_1,
                        (uint32_t *)dac_buf,
                        DAC_BUF_SAMPLES,
                        DAC_ALIGN_12B_R) != HAL_OK) {
      Error_Handler();
 800087a:	f000 ff9f 	bl	80017bc <Error_Handler>
  }

  //INIT FIR
  arm_rfft_fast_init_f32(&rfft, FFT_SIZE);
 800087e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000882:	4896      	ldr	r0, [pc, #600]	@ (8000adc <main+0x2f0>)
 8000884:	f008 fc30 	bl	80090e8 <arm_rfft_fast_init_f32>
  for (int i = 0; i < FFT_SIZE; i++) {
 8000888:	2300      	movs	r3, #0
 800088a:	633b      	str	r3, [r7, #48]	@ 0x30
 800088c:	e023      	b.n	80008d6 <main+0xea>
      window[i] = 0.5f - 0.5f * arm_cos_f32((2 * PI * i) / (FFT_SIZE - 1));
 800088e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000890:	ee07 3a90 	vmov	s15, r3
 8000894:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000898:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8000ae0 <main+0x2f4>
 800089c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008a0:	eddf 6a90 	vldr	s13, [pc, #576]	@ 8000ae4 <main+0x2f8>
 80008a4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80008a8:	eeb0 0a47 	vmov.f32	s0, s14
 80008ac:	f009 f8de 	bl	8009a6c <arm_cos_f32>
 80008b0:	eef0 7a40 	vmov.f32	s15, s0
 80008b4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80008b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008bc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80008c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008c4:	4a88      	ldr	r2, [pc, #544]	@ (8000ae8 <main+0x2fc>)
 80008c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	4413      	add	r3, r2
 80008cc:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < FFT_SIZE; i++) {
 80008d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008d2:	3301      	adds	r3, #1
 80008d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80008d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80008dc:	dbd7      	blt.n	800088e <main+0xa2>
  }
  memset(overlap, 0, sizeof(overlap));
 80008de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008e2:	2100      	movs	r1, #0
 80008e4:	4881      	ldr	r0, [pc, #516]	@ (8000aec <main+0x300>)
 80008e6:	f009 fbcb 	bl	800a080 <memset>


  while (1)
  {
	  // 1) Handle image packets
	  if (image_pkt_ready) {
 80008ea:	4b81      	ldr	r3, [pc, #516]	@ (8000af0 <main+0x304>)
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d047      	beq.n	8000984 <main+0x198>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f4:	b672      	cpsid	i
}
 80008f6:	bf00      	nop
	      __disable_irq();
	      uint16_t payload_len = image_pkt_len;   // bytes of image payload
 80008f8:	4b7e      	ldr	r3, [pc, #504]	@ (8000af4 <main+0x308>)
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	84bb      	strh	r3, [r7, #36]	@ 0x24
	      image_pkt_ready = 0;
 80008fe:	4b7c      	ldr	r3, [pc, #496]	@ (8000af0 <main+0x304>)
 8000900:	2200      	movs	r2, #0
 8000902:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000904:	b662      	cpsie	i
}
 8000906:	bf00      	nop
	      __enable_irq();

	      if (payload_len  <= sizeof(image_pkt_buf)) {
 8000908:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800090a:	f64f 72f6 	movw	r2, #65526	@ 0xfff6
 800090e:	4293      	cmp	r3, r2
 8000910:	d830      	bhi.n	8000974 <main+0x188>

	          uint16_t recv_crc =
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 8000912:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000914:	4a78      	ldr	r2, [pc, #480]	@ (8000af8 <main+0x30c>)
 8000916:	5cd3      	ldrb	r3, [r2, r3]
 8000918:	b21b      	sxth	r3, r3
 800091a:	021b      	lsls	r3, r3, #8
 800091c:	b21a      	sxth	r2, r3
	               (uint16_t)image_pkt_buf[payload_len + 1];
 800091e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000920:	3301      	adds	r3, #1
 8000922:	4975      	ldr	r1, [pc, #468]	@ (8000af8 <main+0x30c>)
 8000924:	5ccb      	ldrb	r3, [r1, r3]
 8000926:	b21b      	sxth	r3, r3
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 8000928:	4313      	orrs	r3, r2
 800092a:	b21b      	sxth	r3, r3
	          uint16_t recv_crc =
 800092c:	847b      	strh	r3, [r7, #34]	@ 0x22

	          uint16_t calc_crc = crc16_ccitt(&g_uart_rx.prefix_buf[2], image_pkt_buf, payload_len);
 800092e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000930:	461a      	mov	r2, r3
 8000932:	4971      	ldr	r1, [pc, #452]	@ (8000af8 <main+0x30c>)
 8000934:	4871      	ldr	r0, [pc, #452]	@ (8000afc <main+0x310>)
 8000936:	f000 ff47 	bl	80017c8 <crc16_ccitt>
 800093a:	4603      	mov	r3, r0
 800093c:	843b      	strh	r3, [r7, #32]

	          if (calc_crc != recv_crc) {
 800093e:	8c3a      	ldrh	r2, [r7, #32]
 8000940:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000942:	429a      	cmp	r2, r3
 8000944:	d008      	beq.n	8000958 <main+0x16c>
	              uint8_t nack = UART_ACK_ERR;
 8000946:	2345      	movs	r3, #69	@ 0x45
 8000948:	71fb      	strb	r3, [r7, #7]
	              HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800094a:	1df9      	adds	r1, r7, #7
 800094c:	230a      	movs	r3, #10
 800094e:	2201      	movs	r2, #1
 8000950:	486b      	ldr	r0, [pc, #428]	@ (8000b00 <main+0x314>)
 8000952:	f006 fe61 	bl	8007618 <HAL_UART_Transmit>
 8000956:	e015      	b.n	8000984 <main+0x198>
	          } else {
	              // Example: full-frame 480x320 RGB565
	        	  parse_and_apply_image_packet(image_pkt_buf, payload_len);
 8000958:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800095a:	4619      	mov	r1, r3
 800095c:	4866      	ldr	r0, [pc, #408]	@ (8000af8 <main+0x30c>)
 800095e:	f000 ff9e 	bl	800189e <parse_and_apply_image_packet>
	              // else: decode according to your actual format.

	              uint8_t ack = UART_ACK_OK;
 8000962:	2353      	movs	r3, #83	@ 0x53
 8000964:	71bb      	strb	r3, [r7, #6]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000966:	1db9      	adds	r1, r7, #6
 8000968:	230a      	movs	r3, #10
 800096a:	2201      	movs	r2, #1
 800096c:	4864      	ldr	r0, [pc, #400]	@ (8000b00 <main+0x314>)
 800096e:	f006 fe53 	bl	8007618 <HAL_UART_Transmit>
 8000972:	e007      	b.n	8000984 <main+0x198>
	          }
	      } else {
	          uint8_t nack = UART_ACK_ERR;
 8000974:	2345      	movs	r3, #69	@ 0x45
 8000976:	717b      	strb	r3, [r7, #5]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8000978:	1d79      	adds	r1, r7, #5
 800097a:	230a      	movs	r3, #10
 800097c:	2201      	movs	r2, #1
 800097e:	4860      	ldr	r0, [pc, #384]	@ (8000b00 <main+0x314>)
 8000980:	f006 fe4a 	bl	8007618 <HAL_UART_Transmit>
	  }


		  // 2) Handle audio packets (fill halves of dac_buf, DAC runs continuously)
      // 2) Handle audio packets (convert in-place in dac_buf, DAC runs continuously)
	  if (audio_pkt_ready) {
 8000984:	4b5f      	ldr	r3, [pc, #380]	@ (8000b04 <main+0x318>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	b2db      	uxtb	r3, r3
 800098a:	2b00      	cmp	r3, #0
 800098c:	d0ad      	beq.n	80008ea <main+0xfe>
  __ASM volatile ("cpsid i" : : : "memory");
 800098e:	b672      	cpsid	i
}
 8000990:	bf00      	nop
	      __disable_irq();
	      uint8_t  idx         = audio_write_idx;  // 0 or 1
 8000992:	4b5d      	ldr	r3, [pc, #372]	@ (8000b08 <main+0x31c>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	77fb      	strb	r3, [r7, #31]
	      uint16_t payload_len = audio_pkt_len;    // bytes of audio payload
 8000998:	4b5c      	ldr	r3, [pc, #368]	@ (8000b0c <main+0x320>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	83bb      	strh	r3, [r7, #28]
	      audio_pkt_ready = 0;
 800099e:	4b59      	ldr	r3, [pc, #356]	@ (8000b04 <main+0x318>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80009a4:	b662      	cpsie	i
}
 80009a6:	bf00      	nop
	      __enable_irq();

	      // Sanity-check payload length vs half-buffer size
	      if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 80009a8:	8bbb      	ldrh	r3, [r7, #28]
 80009aa:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d908      	bls.n	80009c4 <main+0x1d8>
	          uint8_t nack = UART_ACK_ERR;
 80009b2:	2345      	movs	r3, #69	@ 0x45
 80009b4:	70fb      	strb	r3, [r7, #3]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80009b6:	1cf9      	adds	r1, r7, #3
 80009b8:	230a      	movs	r3, #10
 80009ba:	2201      	movs	r2, #1
 80009bc:	4850      	ldr	r0, [pc, #320]	@ (8000b00 <main+0x314>)
 80009be:	f006 fe2b 	bl	8007618 <HAL_UART_Transmit>
	          continue;
 80009c2:	e07e      	b.n	8000ac2 <main+0x2d6>
	      }

	      // CRC from separate buffer (big-endian: [hi][lo])
	      uint16_t recv_crc =
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80009c4:	4b52      	ldr	r3, [pc, #328]	@ (8000b10 <main+0x324>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	021b      	lsls	r3, r3, #8
 80009cc:	b21a      	sxth	r2, r3
	           (uint16_t)audio_crc_buf[1];
 80009ce:	4b50      	ldr	r3, [pc, #320]	@ (8000b10 <main+0x324>)
 80009d0:	785b      	ldrb	r3, [r3, #1]
 80009d2:	b21b      	sxth	r3, r3
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80009d4:	4313      	orrs	r3, r2
 80009d6:	b21b      	sxth	r3, r3
	      uint16_t recv_crc =
 80009d8:	837b      	strh	r3, [r7, #26]

	      // Payload lives in selected half of dac_buf
	      uint8_t *payload_bytes = (uint8_t *)(
 80009da:	7ffb      	ldrb	r3, [r7, #31]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d101      	bne.n	80009e4 <main+0x1f8>
 80009e0:	4b3c      	ldr	r3, [pc, #240]	@ (8000ad4 <main+0x2e8>)
 80009e2:	e000      	b.n	80009e6 <main+0x1fa>
 80009e4:	4b4b      	ldr	r3, [pc, #300]	@ (8000b14 <main+0x328>)
 80009e6:	617b      	str	r3, [r7, #20]
	          (idx == 0)
	          ? &dac_buf[0]
	          : &dac_buf[DAC_HALF_SAMPLES]
	      );

	      uint16_t calc_crc = crc16_ccitt(&g_uart_rx.prefix_buf[2],
 80009e8:	8bbb      	ldrh	r3, [r7, #28]
 80009ea:	461a      	mov	r2, r3
 80009ec:	6979      	ldr	r1, [r7, #20]
 80009ee:	4843      	ldr	r0, [pc, #268]	@ (8000afc <main+0x310>)
 80009f0:	f000 feea 	bl	80017c8 <crc16_ccitt>
 80009f4:	4603      	mov	r3, r0
 80009f6:	827b      	strh	r3, [r7, #18]
	                                      payload_bytes,
	                                      payload_len);

	      if (calc_crc != recv_crc) {
 80009f8:	8a7a      	ldrh	r2, [r7, #18]
 80009fa:	8b7b      	ldrh	r3, [r7, #26]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d008      	beq.n	8000a12 <main+0x226>
	          uint8_t nack = UART_ACK_ERR;
 8000a00:	2345      	movs	r3, #69	@ 0x45
 8000a02:	70bb      	strb	r3, [r7, #2]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8000a04:	1cb9      	adds	r1, r7, #2
 8000a06:	230a      	movs	r3, #10
 8000a08:	2201      	movs	r2, #1
 8000a0a:	483d      	ldr	r0, [pc, #244]	@ (8000b00 <main+0x314>)
 8000a0c:	f006 fe04 	bl	8007618 <HAL_UART_Transmit>
	          continue;
 8000a10:	e057      	b.n	8000ac2 <main+0x2d6>
	      }

	      // Good packet. Convert in-place in chosen half of dac_buf.
	      uint16_t num_samples = payload_len / 2;  // 2 bytes/sample
 8000a12:	8bbb      	ldrh	r3, [r7, #28]
 8000a14:	085b      	lsrs	r3, r3, #1
 8000a16:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	      if (num_samples > DAC_HALF_SAMPLES) {
 8000a18:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000a1a:	f647 72fa 	movw	r2, #32762	@ 0x7ffa
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d902      	bls.n	8000a28 <main+0x23c>
	          num_samples = DAC_HALF_SAMPLES;
 8000a22:	f647 73fa 	movw	r3, #32762	@ 0x7ffa
 8000a26:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	      }

	      int16_t  *src = (int16_t *)payload_bytes;        // signed PCM
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	60fb      	str	r3, [r7, #12]
	      uint16_t *dst = (uint16_t *)payload_bytes;       // same locations for DAC
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	60bb      	str	r3, [r7, #8]

	      //arm_fir_fast_q15(&fir_low, src, filter_buf_low, DAC_HALF_SAMPLES);
	      //arm_fir_fast_q15(&fir_high, src, filter_buf_high, DAC_HALF_SAMPLES);

	      processFFT(src, filter_buf, num_samples);
 8000a30:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000a32:	461a      	mov	r2, r3
 8000a34:	4938      	ldr	r1, [pc, #224]	@ (8000b18 <main+0x32c>)
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f7ff fd76 	bl	8000528 <processFFT>

	      //Below translates src into the dst. Our goal is to turn src into the output of the FFT
	      for (uint16_t i = 0; i < num_samples; ++i) {
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000a40:	e021      	b.n	8000a86 <main+0x29a>
	          int32_t s = src[i];      // -32768..32767
 8000a42:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	68fa      	ldr	r2, [r7, #12]
 8000a48:	4413      	add	r3, r2
 8000a4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
	          s += 32768;              // 0..65535
 8000a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a52:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8000a56:	62bb      	str	r3, [r7, #40]	@ 0x28
	          if (s < 0)      s = 0;
 8000a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	da01      	bge.n	8000a62 <main+0x276>
 8000a5e:	2300      	movs	r3, #0
 8000a60:	62bb      	str	r3, [r7, #40]	@ 0x28
	          if (s > 65535)  s = 65535;
 8000a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000a68:	db02      	blt.n	8000a70 <main+0x284>
 8000a6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
	          dst[i] = (uint16_t)(s >> 4);   // 12-bit right aligned
 8000a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a72:	1119      	asrs	r1, r3, #4
 8000a74:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a76:	005b      	lsls	r3, r3, #1
 8000a78:	68ba      	ldr	r2, [r7, #8]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	b28a      	uxth	r2, r1
 8000a7e:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = 0; i < num_samples; ++i) {
 8000a80:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a82:	3301      	adds	r3, #1
 8000a84:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000a86:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8000a88:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000a8a:	429a      	cmp	r2, r3
 8000a8c:	d3d9      	bcc.n	8000a42 <main+0x256>
	      }

	      // Pad rest of half with mid-scale if packet smaller than half
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 8000a8e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000a90:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000a92:	e009      	b.n	8000aa8 <main+0x2bc>
	          dst[i] = 2048;
 8000a94:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000a96:	005b      	lsls	r3, r3, #1
 8000a98:	68ba      	ldr	r2, [r7, #8]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000aa0:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 8000aa2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8000aa8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000aaa:	f647 72f9 	movw	r2, #32761	@ 0x7ff9
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d9f0      	bls.n	8000a94 <main+0x2a8>

	      //dst[i] should be what we're outputting, here is where we'll mess with it


	      // Tell PC this packet was accepted and written into that half
	      uint8_t ack = UART_ACK_OK;
 8000ab2:	2353      	movs	r3, #83	@ 0x53
 8000ab4:	713b      	strb	r3, [r7, #4]
	      HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8000ab6:	1d39      	adds	r1, r7, #4
 8000ab8:	230a      	movs	r3, #10
 8000aba:	2201      	movs	r2, #1
 8000abc:	4810      	ldr	r0, [pc, #64]	@ (8000b00 <main+0x314>)
 8000abe:	f006 fdab 	bl	8007618 <HAL_UART_Transmit>
	  if (image_pkt_ready) {
 8000ac2:	e712      	b.n	80008ea <main+0xfe>
 8000ac4:	20040038 	.word	0x20040038
 8000ac8:	200403b0 	.word	0x200403b0
 8000acc:	20040364 	.word	0x20040364
 8000ad0:	20040318 	.word	0x20040318
 8000ad4:	200403d4 	.word	0x200403d4
 8000ad8:	20040100 	.word	0x20040100
 8000adc:	20083bb4 	.word	0x20083bb4
 8000ae0:	40c90fdb 	.word	0x40c90fdb
 8000ae4:	447fc000 	.word	0x447fc000
 8000ae8:	20082bb4 	.word	0x20082bb4
 8000aec:	200823b4 	.word	0x200823b4
 8000af0:	200703b6 	.word	0x200703b6
 8000af4:	200703b8 	.word	0x200703b8
 8000af8:	200603bc 	.word	0x200603bc
 8000afc:	200403bf 	.word	0x200403bf
 8000b00:	20040174 	.word	0x20040174
 8000b04:	200703ba 	.word	0x200703ba
 8000b08:	200703bb 	.word	0x200703bb
 8000b0c:	200703bc 	.word	0x200703bc
 8000b10:	200703b4 	.word	0x200703b4
 8000b14:	200503c8 	.word	0x200503c8
 8000b18:	200703c0 	.word	0x200703c0

08000b1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b096      	sub	sp, #88	@ 0x58
 8000b20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b22:	f107 0314 	add.w	r3, r7, #20
 8000b26:	2244      	movs	r2, #68	@ 0x44
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f009 faa8 	bl	800a080 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b30:	463b      	mov	r3, r7
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]
 8000b38:	609a      	str	r2, [r3, #8]
 8000b3a:	60da      	str	r2, [r3, #12]
 8000b3c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f004 f9a6 	bl	8004e90 <HAL_PWREx_ControlVoltageScaling>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000b4a:	f000 fe37 	bl	80017bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b58:	2340      	movs	r3, #64	@ 0x40
 8000b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b60:	2302      	movs	r3, #2
 8000b62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b64:	2301      	movs	r3, #1
 8000b66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 8000b68:	230f      	movs	r3, #15
 8000b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b70:	2302      	movs	r3, #2
 8000b72:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b74:	2302      	movs	r3, #2
 8000b76:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b78:	f107 0314 	add.w	r3, r7, #20
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f004 fa3b 	bl	8004ff8 <HAL_RCC_OscConfig>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000b88:	f000 fe18 	bl	80017bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b90:	2303      	movs	r3, #3
 8000b92:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ba0:	463b      	mov	r3, r7
 8000ba2:	2105      	movs	r1, #5
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f004 fe41 	bl	800582c <HAL_RCC_ClockConfig>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000bb0:	f000 fe04 	bl	80017bc <Error_Handler>
  }
}
 8000bb4:	bf00      	nop
 8000bb6:	3758      	adds	r7, #88	@ 0x58
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bc2:	463b      	mov	r3, r7
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
 8000bce:	611a      	str	r2, [r3, #16]
 8000bd0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bd2:	4b3f      	ldr	r3, [pc, #252]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000bd4:	4a3f      	ldr	r2, [pc, #252]	@ (8000cd4 <MX_ADC1_Init+0x118>)
 8000bd6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000bd8:	4b3d      	ldr	r3, [pc, #244]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000bda:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000bde:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000be0:	4b3b      	ldr	r3, [pc, #236]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000be6:	4b3a      	ldr	r3, [pc, #232]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bec:	4b38      	ldr	r3, [pc, #224]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bf2:	4b37      	ldr	r3, [pc, #220]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000bf4:	2204      	movs	r2, #4
 8000bf6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bf8:	4b35      	ldr	r3, [pc, #212]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bfe:	4b34      	ldr	r3, [pc, #208]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8000c04:	4b32      	ldr	r3, [pc, #200]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c06:	2204      	movs	r2, #4
 8000c08:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c0a:	4b31      	ldr	r3, [pc, #196]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000c12:	4b2f      	ldr	r3, [pc, #188]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c14:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000c18:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000c1a:	4b2d      	ldr	r3, [pc, #180]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c20:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000c22:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c24:	2201      	movs	r2, #1
 8000c26:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c2a:	4b29      	ldr	r3, [pc, #164]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000c30:	4b27      	ldr	r3, [pc, #156]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c38:	4825      	ldr	r0, [pc, #148]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c3a:	f001 fe5f 	bl	80028fc <HAL_ADC_Init>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000c44:	f000 fdba 	bl	80017bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000c48:	4b23      	ldr	r3, [pc, #140]	@ (8000cd8 <MX_ADC1_Init+0x11c>)
 8000c4a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c4c:	2306      	movs	r3, #6
 8000c4e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000c50:	2304      	movs	r3, #4
 8000c52:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c54:	237f      	movs	r3, #127	@ 0x7f
 8000c56:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c58:	2304      	movs	r3, #4
 8000c5a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c60:	463b      	mov	r3, r7
 8000c62:	4619      	mov	r1, r3
 8000c64:	481a      	ldr	r0, [pc, #104]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c66:	f002 f9ef 	bl	8003048 <HAL_ADC_ConfigChannel>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8000c70:	f000 fda4 	bl	80017bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000c74:	4b19      	ldr	r3, [pc, #100]	@ (8000cdc <MX_ADC1_Init+0x120>)
 8000c76:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c78:	230c      	movs	r3, #12
 8000c7a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c7c:	463b      	mov	r3, r7
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4813      	ldr	r0, [pc, #76]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c82:	f002 f9e1 	bl	8003048 <HAL_ADC_ConfigChannel>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000c8c:	f000 fd96 	bl	80017bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000c90:	4b13      	ldr	r3, [pc, #76]	@ (8000ce0 <MX_ADC1_Init+0x124>)
 8000c92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c94:	2312      	movs	r3, #18
 8000c96:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	480c      	ldr	r0, [pc, #48]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000c9e:	f002 f9d3 	bl	8003048 <HAL_ADC_ConfigChannel>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000ca8:	f000 fd88 	bl	80017bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000cac:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce4 <MX_ADC1_Init+0x128>)
 8000cae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000cb0:	2318      	movs	r3, #24
 8000cb2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cb4:	463b      	mov	r3, r7
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4805      	ldr	r0, [pc, #20]	@ (8000cd0 <MX_ADC1_Init+0x114>)
 8000cba:	f002 f9c5 	bl	8003048 <HAL_ADC_ConfigChannel>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8000cc4:	f000 fd7a 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cc8:	bf00      	nop
 8000cca:	3718      	adds	r7, #24
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20040038 	.word	0x20040038
 8000cd4:	50040000 	.word	0x50040000
 8000cd8:	14f00020 	.word	0x14f00020
 8000cdc:	19200040 	.word	0x19200040
 8000ce0:	1d500080 	.word	0x1d500080
 8000ce4:	21800100 	.word	0x21800100

08000ce8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	@ 0x28
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000cee:	463b      	mov	r3, r7
 8000cf0:	2228      	movs	r2, #40	@ 0x28
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f009 f9c3 	bl	800a080 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000cfa:	4b13      	ldr	r3, [pc, #76]	@ (8000d48 <MX_DAC1_Init+0x60>)
 8000cfc:	4a13      	ldr	r2, [pc, #76]	@ (8000d4c <MX_DAC1_Init+0x64>)
 8000cfe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000d00:	4811      	ldr	r0, [pc, #68]	@ (8000d48 <MX_DAC1_Init+0x60>)
 8000d02:	f003 f8e6 	bl	8003ed2 <HAL_DAC_Init>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000d0c:	f000 fd56 	bl	80017bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000d14:	230a      	movs	r3, #10
 8000d16:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000d18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d1c:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000d22:	2300      	movs	r3, #0
 8000d24:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000d26:	2300      	movs	r3, #0
 8000d28:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000d2a:	463b      	mov	r3, r7
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4805      	ldr	r0, [pc, #20]	@ (8000d48 <MX_DAC1_Init+0x60>)
 8000d32:	f003 f9c7 	bl	80040c4 <HAL_DAC_ConfigChannel>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000d3c:	f000 fd3e 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000d40:	bf00      	nop
 8000d42:	3728      	adds	r7, #40	@ 0x28
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20040100 	.word	0x20040100
 8000d4c:	40007400 	.word	0x40007400

08000d50 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000d54:	4b22      	ldr	r3, [pc, #136]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d56:	4a23      	ldr	r2, [pc, #140]	@ (8000de4 <MX_LPUART1_UART_Init+0x94>)
 8000d58:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 1500000;
 8000d5a:	4b21      	ldr	r3, [pc, #132]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d5c:	4a22      	ldr	r2, [pc, #136]	@ (8000de8 <MX_LPUART1_UART_Init+0x98>)
 8000d5e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d60:	4b1f      	ldr	r3, [pc, #124]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000d66:	4b1e      	ldr	r3, [pc, #120]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000d72:	4b1b      	ldr	r3, [pc, #108]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d74:	220c      	movs	r2, #12
 8000d76:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d78:	4b19      	ldr	r3, [pc, #100]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d7e:	4b18      	ldr	r3, [pc, #96]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d84:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d8a:	4b15      	ldr	r3, [pc, #84]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000d90:	4b13      	ldr	r3, [pc, #76]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000d96:	4812      	ldr	r0, [pc, #72]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000d98:	f006 fbee 	bl	8007578 <HAL_UART_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8000da2:	f000 fd0b 	bl	80017bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000da6:	2100      	movs	r1, #0
 8000da8:	480d      	ldr	r0, [pc, #52]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000daa:	f008 f80b 	bl	8008dc4 <HAL_UARTEx_SetTxFifoThreshold>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d001      	beq.n	8000db8 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8000db4:	f000 fd02 	bl	80017bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000db8:	2100      	movs	r1, #0
 8000dba:	4809      	ldr	r0, [pc, #36]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000dbc:	f008 f840 	bl	8008e40 <HAL_UARTEx_SetRxFifoThreshold>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8000dc6:	f000 fcf9 	bl	80017bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000dca:	4805      	ldr	r0, [pc, #20]	@ (8000de0 <MX_LPUART1_UART_Init+0x90>)
 8000dcc:	f007 ffc1 	bl	8008d52 <HAL_UARTEx_DisableFifoMode>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8000dd6:	f000 fcf1 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20040174 	.word	0x20040174
 8000de4:	40008000 	.word	0x40008000
 8000de8:	0016e360 	.word	0x0016e360

08000dec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000df0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000df2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e64 <MX_SPI1_Init+0x78>)
 8000df4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000df6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000df8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000dfc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000dfe:	4b18      	ldr	r3, [pc, #96]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e04:	4b16      	ldr	r3, [pc, #88]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e06:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e0a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e0c:	4b14      	ldr	r3, [pc, #80]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e12:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e18:	4b11      	ldr	r3, [pc, #68]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e1e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000e20:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e22:	2220      	movs	r2, #32
 8000e24:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e26:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e32:	4b0b      	ldr	r3, [pc, #44]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e38:	4b09      	ldr	r3, [pc, #36]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e3a:	2207      	movs	r2, #7
 8000e3c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e3e:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e44:	4b06      	ldr	r3, [pc, #24]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e46:	2208      	movs	r2, #8
 8000e48:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e4a:	4805      	ldr	r0, [pc, #20]	@ (8000e60 <MX_SPI1_Init+0x74>)
 8000e4c:	f005 fcc4 	bl	80067d8 <HAL_SPI_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000e56:	f000 fcb1 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	20040268 	.word	0x20040268
 8000e64:	40013000 	.word	0x40013000

08000e68 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b088      	sub	sp, #32
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e6e:	f107 0310 	add.w	r3, r7, #16
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]
 8000e7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e86:	4b1f      	ldr	r3, [pc, #124]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000e88:	4a1f      	ldr	r2, [pc, #124]	@ (8000f08 <MX_TIM1_Init+0xa0>)
 8000e8a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8000e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000e8e:	2277      	movs	r2, #119	@ 0x77
 8000e90:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e92:	4b1c      	ldr	r3, [pc, #112]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 8000e98:	4b1a      	ldr	r3, [pc, #104]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000e9a:	2231      	movs	r2, #49	@ 0x31
 8000e9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e9e:	4b19      	ldr	r3, [pc, #100]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ea4:	4b17      	ldr	r3, [pc, #92]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000eaa:	4b16      	ldr	r3, [pc, #88]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000eac:	2280      	movs	r2, #128	@ 0x80
 8000eae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000eb0:	4814      	ldr	r0, [pc, #80]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000eb2:	f006 f80f 	bl	8006ed4 <HAL_TIM_Base_Init>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000ebc:	f000 fc7e 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ec0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ec4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ec6:	f107 0310 	add.w	r3, r7, #16
 8000eca:	4619      	mov	r1, r3
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000ece:	f006 f8c1 	bl	8007054 <HAL_TIM_ConfigClockSource>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000ed8:	f000 fc70 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000edc:	2300      	movs	r3, #0
 8000ede:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000ee8:	1d3b      	adds	r3, r7, #4
 8000eea:	4619      	mov	r1, r3
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <MX_TIM1_Init+0x9c>)
 8000eee:	f006 fabb 	bl	8007468 <HAL_TIMEx_MasterConfigSynchronization>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000ef8:	f000 fc60 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000efc:	bf00      	nop
 8000efe:	3720      	adds	r7, #32
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	200402cc 	.word	0x200402cc
 8000f08:	40012c00 	.word	0x40012c00

08000f0c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b088      	sub	sp, #32
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f12:	f107 0310 	add.w	r3, r7, #16
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	609a      	str	r2, [r3, #8]
 8000f1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f20:	1d3b      	adds	r3, r7, #4
 8000f22:	2200      	movs	r2, #0
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	605a      	str	r2, [r3, #4]
 8000f28:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f2c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f30:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000f32:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f38:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3749;
 8000f3e:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f40:	f640 62a5 	movw	r2, #3749	@ 0xea5
 8000f44:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f46:	4b17      	ldr	r3, [pc, #92]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f4c:	4b15      	ldr	r3, [pc, #84]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f52:	4814      	ldr	r0, [pc, #80]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f54:	f005 ffbe 	bl	8006ed4 <HAL_TIM_Base_Init>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000f5e:	f000 fc2d 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f68:	f107 0310 	add.w	r3, r7, #16
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	480d      	ldr	r0, [pc, #52]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f70:	f006 f870 	bl	8007054 <HAL_TIM_ConfigClockSource>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d001      	beq.n	8000f7e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000f7a:	f000 fc1f 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000f7e:	2320      	movs	r3, #32
 8000f80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f82:	2300      	movs	r3, #0
 8000f84:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4806      	ldr	r0, [pc, #24]	@ (8000fa4 <MX_TIM2_Init+0x98>)
 8000f8c:	f006 fa6c 	bl	8007468 <HAL_TIMEx_MasterConfigSynchronization>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f96:	f000 fc11 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f9a:	bf00      	nop
 8000f9c:	3720      	adds	r7, #32
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20040318 	.word	0x20040318

08000fa8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fae:	f107 0310 	add.w	r3, r7, #16
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fbc:	1d3b      	adds	r3, r7, #4
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000fc6:	4b1d      	ldr	r3, [pc, #116]	@ (800103c <MX_TIM3_Init+0x94>)
 8000fc8:	4a1d      	ldr	r2, [pc, #116]	@ (8001040 <MX_TIM3_Init+0x98>)
 8000fca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000fcc:	4b1b      	ldr	r3, [pc, #108]	@ (800103c <MX_TIM3_Init+0x94>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fd2:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <MX_TIM3_Init+0x94>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000fd8:	4b18      	ldr	r3, [pc, #96]	@ (800103c <MX_TIM3_Init+0x94>)
 8000fda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fde:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe0:	4b16      	ldr	r3, [pc, #88]	@ (800103c <MX_TIM3_Init+0x94>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fe6:	4b15      	ldr	r3, [pc, #84]	@ (800103c <MX_TIM3_Init+0x94>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fec:	4813      	ldr	r0, [pc, #76]	@ (800103c <MX_TIM3_Init+0x94>)
 8000fee:	f005 ff71 	bl	8006ed4 <HAL_TIM_Base_Init>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000ff8:	f000 fbe0 	bl	80017bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ffc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001000:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001002:	f107 0310 	add.w	r3, r7, #16
 8001006:	4619      	mov	r1, r3
 8001008:	480c      	ldr	r0, [pc, #48]	@ (800103c <MX_TIM3_Init+0x94>)
 800100a:	f006 f823 	bl	8007054 <HAL_TIM_ConfigClockSource>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001014:	f000 fbd2 	bl	80017bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001018:	2320      	movs	r3, #32
 800101a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	4619      	mov	r1, r3
 8001024:	4805      	ldr	r0, [pc, #20]	@ (800103c <MX_TIM3_Init+0x94>)
 8001026:	f006 fa1f 	bl	8007468 <HAL_TIMEx_MasterConfigSynchronization>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001030:	f000 fbc4 	bl	80017bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001034:	bf00      	nop
 8001036:	3720      	adds	r7, #32
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20040364 	.word	0x20040364
 8001040:	40000400 	.word	0x40000400

08001044 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800104a:	4b1a      	ldr	r3, [pc, #104]	@ (80010b4 <MX_DMA_Init+0x70>)
 800104c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800104e:	4a19      	ldr	r2, [pc, #100]	@ (80010b4 <MX_DMA_Init+0x70>)
 8001050:	f043 0304 	orr.w	r3, r3, #4
 8001054:	6493      	str	r3, [r2, #72]	@ 0x48
 8001056:	4b17      	ldr	r3, [pc, #92]	@ (80010b4 <MX_DMA_Init+0x70>)
 8001058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800105a:	f003 0304 	and.w	r3, r3, #4
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001062:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <MX_DMA_Init+0x70>)
 8001064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001066:	4a13      	ldr	r2, [pc, #76]	@ (80010b4 <MX_DMA_Init+0x70>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6493      	str	r3, [r2, #72]	@ 0x48
 800106e:	4b11      	ldr	r3, [pc, #68]	@ (80010b4 <MX_DMA_Init+0x70>)
 8001070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	603b      	str	r3, [r7, #0]
 8001078:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2100      	movs	r1, #0
 800107e:	200b      	movs	r0, #11
 8001080:	f002 fef1 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001084:	200b      	movs	r0, #11
 8001086:	f002 ff0a 	bl	8003e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2100      	movs	r1, #0
 800108e:	200c      	movs	r0, #12
 8001090:	f002 fee9 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001094:	200c      	movs	r0, #12
 8001096:	f002 ff02 	bl	8003e9e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800109a:	2200      	movs	r2, #0
 800109c:	2100      	movs	r1, #0
 800109e:	200d      	movs	r0, #13
 80010a0:	f002 fee1 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80010a4:	200d      	movs	r0, #13
 80010a6:	f002 fefa 	bl	8003e9e <HAL_NVIC_EnableIRQ>

}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40021000 	.word	0x40021000

080010b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08e      	sub	sp, #56	@ 0x38
 80010bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c2:	2200      	movs	r2, #0
 80010c4:	601a      	str	r2, [r3, #0]
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	609a      	str	r2, [r3, #8]
 80010ca:	60da      	str	r2, [r3, #12]
 80010cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80010ce:	4bb3      	ldr	r3, [pc, #716]	@ (800139c <MX_GPIO_Init+0x2e4>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010d2:	4ab2      	ldr	r2, [pc, #712]	@ (800139c <MX_GPIO_Init+0x2e4>)
 80010d4:	f043 0310 	orr.w	r3, r3, #16
 80010d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010da:	4bb0      	ldr	r3, [pc, #704]	@ (800139c <MX_GPIO_Init+0x2e4>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010de:	f003 0310 	and.w	r3, r3, #16
 80010e2:	623b      	str	r3, [r7, #32]
 80010e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010e6:	4bad      	ldr	r3, [pc, #692]	@ (800139c <MX_GPIO_Init+0x2e4>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ea:	4aac      	ldr	r2, [pc, #688]	@ (800139c <MX_GPIO_Init+0x2e4>)
 80010ec:	f043 0304 	orr.w	r3, r3, #4
 80010f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010f2:	4baa      	ldr	r3, [pc, #680]	@ (800139c <MX_GPIO_Init+0x2e4>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010f6:	f003 0304 	and.w	r3, r3, #4
 80010fa:	61fb      	str	r3, [r7, #28]
 80010fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010fe:	4ba7      	ldr	r3, [pc, #668]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001102:	4aa6      	ldr	r2, [pc, #664]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001104:	f043 0320 	orr.w	r3, r3, #32
 8001108:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800110a:	4ba4      	ldr	r3, [pc, #656]	@ (800139c <MX_GPIO_Init+0x2e4>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	f003 0320 	and.w	r3, r3, #32
 8001112:	61bb      	str	r3, [r7, #24]
 8001114:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001116:	4ba1      	ldr	r3, [pc, #644]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	4aa0      	ldr	r2, [pc, #640]	@ (800139c <MX_GPIO_Init+0x2e4>)
 800111c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001120:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001122:	4b9e      	ldr	r3, [pc, #632]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800112a:	617b      	str	r3, [r7, #20]
 800112c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800112e:	4b9b      	ldr	r3, [pc, #620]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	4a9a      	ldr	r2, [pc, #616]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001134:	f043 0301 	orr.w	r3, r3, #1
 8001138:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800113a:	4b98      	ldr	r3, [pc, #608]	@ (800139c <MX_GPIO_Init+0x2e4>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	4b95      	ldr	r3, [pc, #596]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	4a94      	ldr	r2, [pc, #592]	@ (800139c <MX_GPIO_Init+0x2e4>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001152:	4b92      	ldr	r3, [pc, #584]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001156:	f003 0302 	and.w	r3, r3, #2
 800115a:	60fb      	str	r3, [r7, #12]
 800115c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800115e:	4b8f      	ldr	r3, [pc, #572]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001160:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001162:	4a8e      	ldr	r2, [pc, #568]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001164:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001168:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116a:	4b8c      	ldr	r3, [pc, #560]	@ (800139c <MX_GPIO_Init+0x2e4>)
 800116c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800116e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001172:	60bb      	str	r3, [r7, #8]
 8001174:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001176:	4b89      	ldr	r3, [pc, #548]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117a:	4a88      	ldr	r2, [pc, #544]	@ (800139c <MX_GPIO_Init+0x2e4>)
 800117c:	f043 0308 	orr.w	r3, r3, #8
 8001180:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001182:	4b86      	ldr	r3, [pc, #536]	@ (800139c <MX_GPIO_Init+0x2e4>)
 8001184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001186:	f003 0308 	and.w	r3, r3, #8
 800118a:	607b      	str	r3, [r7, #4]
 800118c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 800118e:	f003 ff23 	bl	8004fd8 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001198:	4881      	ldr	r0, [pc, #516]	@ (80013a0 <MX_GPIO_Init+0x2e8>)
 800119a:	f003 fe29 	bl	8004df0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800119e:	230c      	movs	r3, #12
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2302      	movs	r3, #2
 80011a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011aa:	2300      	movs	r3, #0
 80011ac:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80011ae:	230d      	movs	r3, #13
 80011b0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b6:	4619      	mov	r1, r3
 80011b8:	487a      	ldr	r0, [pc, #488]	@ (80013a4 <MX_GPIO_Init+0x2ec>)
 80011ba:	f003 fc87 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80011be:	2307      	movs	r3, #7
 80011c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011c2:	2312      	movs	r3, #18
 80011c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ca:	2303      	movs	r3, #3
 80011cc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80011ce:	2304      	movs	r3, #4
 80011d0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d6:	4619      	mov	r1, r3
 80011d8:	4873      	ldr	r0, [pc, #460]	@ (80013a8 <MX_GPIO_Init+0x2f0>)
 80011da:	f003 fc77 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80011de:	2380      	movs	r3, #128	@ 0x80
 80011e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ea:	2300      	movs	r3, #0
 80011ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80011ee:	230d      	movs	r3, #13
 80011f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f6:	4619      	mov	r1, r3
 80011f8:	486b      	ldr	r0, [pc, #428]	@ (80013a8 <MX_GPIO_Init+0x2f0>)
 80011fa:	f003 fc67 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80011fe:	2344      	movs	r3, #68	@ 0x44
 8001200:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001202:	2303      	movs	r3, #3
 8001204:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800120a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800120e:	4619      	mov	r1, r3
 8001210:	4866      	ldr	r0, [pc, #408]	@ (80013ac <MX_GPIO_Init+0x2f4>)
 8001212:	f003 fc5b 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : REWIND_Pin */
  GPIO_InitStruct.Pin = REWIND_Pin;
 8001216:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800121a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800121c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001220:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001222:	2301      	movs	r3, #1
 8001224:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(REWIND_GPIO_Port, &GPIO_InitStruct);
 8001226:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800122a:	4619      	mov	r1, r3
 800122c:	485e      	ldr	r0, [pc, #376]	@ (80013a8 <MX_GPIO_Init+0x2f0>)
 800122e:	f003 fc4d 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAUSE_Pin FORWARD_Pin */
  GPIO_InitStruct.Pin = PAUSE_Pin|FORWARD_Pin;
 8001232:	2303      	movs	r3, #3
 8001234:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001236:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800123a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800123c:	2301      	movs	r3, #1
 800123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001240:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001244:	4619      	mov	r1, r3
 8001246:	485a      	ldr	r0, [pc, #360]	@ (80013b0 <MX_GPIO_Init+0x2f8>)
 8001248:	f003 fc40 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800124c:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001252:	2302      	movs	r3, #2
 8001254:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125a:	2300      	movs	r3, #0
 800125c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800125e:	230d      	movs	r3, #13
 8001260:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001266:	4619      	mov	r1, r3
 8001268:	4850      	ldr	r0, [pc, #320]	@ (80013ac <MX_GPIO_Init+0x2f4>)
 800126a:	f003 fc2f 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800126e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001272:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001274:	2302      	movs	r3, #2
 8001276:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127c:	2300      	movs	r3, #0
 800127e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001280:	230e      	movs	r3, #14
 8001282:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001284:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001288:	4619      	mov	r1, r3
 800128a:	4848      	ldr	r0, [pc, #288]	@ (80013ac <MX_GPIO_Init+0x2f4>)
 800128c:	f003 fc1e 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001290:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001294:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001296:	2302      	movs	r3, #2
 8001298:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129e:	2303      	movs	r3, #3
 80012a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80012a2:	2307      	movs	r3, #7
 80012a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012aa:	4619      	mov	r1, r3
 80012ac:	4841      	ldr	r0, [pc, #260]	@ (80013b4 <MX_GPIO_Init+0x2fc>)
 80012ae:	f003 fc0d 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80012b2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80012b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b8:	2302      	movs	r3, #2
 80012ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c0:	2300      	movs	r3, #0
 80012c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80012c4:	2302      	movs	r3, #2
 80012c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012cc:	4619      	mov	r1, r3
 80012ce:	4839      	ldr	r0, [pc, #228]	@ (80013b4 <MX_GPIO_Init+0x2fc>)
 80012d0:	f003 fbfc 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 80012d4:	f44f 7350 	mov.w	r3, #832	@ 0x340
 80012d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012da:	2301      	movs	r3, #1
 80012dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ea:	4619      	mov	r1, r3
 80012ec:	482c      	ldr	r0, [pc, #176]	@ (80013a0 <MX_GPIO_Init+0x2e8>)
 80012ee:	f003 fbed 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80012f2:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80012f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f8:	2302      	movs	r3, #2
 80012fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fc:	2300      	movs	r3, #0
 80012fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001300:	2303      	movs	r3, #3
 8001302:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001304:	230a      	movs	r3, #10
 8001306:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001308:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800130c:	4619      	mov	r1, r3
 800130e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001312:	f003 fbdb 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001316:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800131a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800131c:	2300      	movs	r3, #0
 800131e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001324:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001328:	4619      	mov	r1, r3
 800132a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800132e:	f003 fbcd 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001332:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001336:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001338:	2302      	movs	r3, #2
 800133a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133c:	2300      	movs	r3, #0
 800133e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001340:	2303      	movs	r3, #3
 8001342:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001344:	230c      	movs	r3, #12
 8001346:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001348:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800134c:	4619      	mov	r1, r3
 800134e:	4814      	ldr	r0, [pc, #80]	@ (80013a0 <MX_GPIO_Init+0x2e8>)
 8001350:	f003 fbbc 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001354:	2301      	movs	r3, #1
 8001356:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001358:	2302      	movs	r3, #2
 800135a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001360:	2303      	movs	r3, #3
 8001362:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001364:	2309      	movs	r3, #9
 8001366:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001368:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800136c:	4619      	mov	r1, r3
 800136e:	4811      	ldr	r0, [pc, #68]	@ (80013b4 <MX_GPIO_Init+0x2fc>)
 8001370:	f003 fbac 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001374:	2304      	movs	r3, #4
 8001376:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001378:	2302      	movs	r3, #2
 800137a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001380:	2303      	movs	r3, #3
 8001382:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001384:	230c      	movs	r3, #12
 8001386:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001388:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800138c:	4619      	mov	r1, r3
 800138e:	4809      	ldr	r0, [pc, #36]	@ (80013b4 <MX_GPIO_Init+0x2fc>)
 8001390:	f003 fb9c 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8001394:	2368      	movs	r3, #104	@ 0x68
 8001396:	627b      	str	r3, [r7, #36]	@ 0x24
 8001398:	e00e      	b.n	80013b8 <MX_GPIO_Init+0x300>
 800139a:	bf00      	nop
 800139c:	40021000 	.word	0x40021000
 80013a0:	48000800 	.word	0x48000800
 80013a4:	48001000 	.word	0x48001000
 80013a8:	48001400 	.word	0x48001400
 80013ac:	48000400 	.word	0x48000400
 80013b0:	48001800 	.word	0x48001800
 80013b4:	48000c00 	.word	0x48000c00
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b8:	2302      	movs	r3, #2
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c0:	2303      	movs	r3, #3
 80013c2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80013c4:	2307      	movs	r3, #7
 80013c6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013cc:	4619      	mov	r1, r3
 80013ce:	4830      	ldr	r0, [pc, #192]	@ (8001490 <MX_GPIO_Init+0x3d8>)
 80013d0:	f003 fb7c 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80013d4:	2338      	movs	r3, #56	@ 0x38
 80013d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d8:	2302      	movs	r3, #2
 80013da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013dc:	2300      	movs	r3, #0
 80013de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e0:	2303      	movs	r3, #3
 80013e2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80013e4:	2306      	movs	r3, #6
 80013e6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ec:	4619      	mov	r1, r3
 80013ee:	4829      	ldr	r0, [pc, #164]	@ (8001494 <MX_GPIO_Init+0x3dc>)
 80013f0:	f003 fb6c 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013fa:	2312      	movs	r3, #18
 80013fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001406:	2304      	movs	r3, #4
 8001408:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800140a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800140e:	4619      	mov	r1, r3
 8001410:	4820      	ldr	r0, [pc, #128]	@ (8001494 <MX_GPIO_Init+0x3dc>)
 8001412:	f003 fb5b 	bl	8004acc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001416:	2301      	movs	r3, #1
 8001418:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001422:	2300      	movs	r3, #0
 8001424:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001426:	2302      	movs	r3, #2
 8001428:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800142a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142e:	4619      	mov	r1, r3
 8001430:	4819      	ldr	r0, [pc, #100]	@ (8001498 <MX_GPIO_Init+0x3e0>)
 8001432:	f003 fb4b 	bl	8004acc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2100      	movs	r1, #0
 800143a:	2006      	movs	r0, #6
 800143c:	f002 fd13 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001440:	2006      	movs	r0, #6
 8001442:	f002 fd2c 	bl	8003e9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	2007      	movs	r0, #7
 800144c:	f002 fd0b 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001450:	2007      	movs	r0, #7
 8001452:	f002 fd24 	bl	8003e9e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	2100      	movs	r1, #0
 800145a:	2028      	movs	r0, #40	@ 0x28
 800145c:	f002 fd03 	bl	8003e66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001460:	2028      	movs	r0, #40	@ 0x28
 8001462:	f002 fd1c 	bl	8003e9e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PD8 PD9 (USART3 TX/RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001466:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800146c:	2302      	movs	r3, #2
 800146e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001470:	2300      	movs	r3, #0
 8001472:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001474:	2303      	movs	r3, #3
 8001476:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001478:	2307      	movs	r3, #7
 800147a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800147c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001480:	4619      	mov	r1, r3
 8001482:	4803      	ldr	r0, [pc, #12]	@ (8001490 <MX_GPIO_Init+0x3d8>)
 8001484:	f003 fb22 	bl	8004acc <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8001488:	bf00      	nop
 800148a:	3738      	adds	r7, #56	@ 0x38
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	48000c00 	.word	0x48000c00
 8001494:	48000400 	.word	0x48000400
 8001498:	48001000 	.word	0x48001000

0800149c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	80fb      	strh	r3, [r7, #6]

	 static uint32_t last = 0;
	uint32_t now = HAL_GetTick();
 80014a6:	f000 ffe5 	bl	8002474 <HAL_GetTick>
 80014aa:	60f8      	str	r0, [r7, #12]

	if (now - last < 30) return;  // debounce
 80014ac:	4b13      	ldr	r3, [pc, #76]	@ (80014fc <HAL_GPIO_EXTI_Callback+0x60>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	68fa      	ldr	r2, [r7, #12]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b1d      	cmp	r3, #29
 80014b6:	d91c      	bls.n	80014f2 <HAL_GPIO_EXTI_Callback+0x56>
	last = now;
 80014b8:	4a10      	ldr	r2, [pc, #64]	@ (80014fc <HAL_GPIO_EXTI_Callback+0x60>)
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	6013      	str	r3, [r2, #0]

    if (GPIO_Pin == REWIND_Pin)      // Rewind button
 80014be:	88fb      	ldrh	r3, [r7, #6]
 80014c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80014c4:	d103      	bne.n	80014ce <HAL_GPIO_EXTI_Callback+0x32>
        rewind_flag = 1;
 80014c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001500 <HAL_GPIO_EXTI_Callback+0x64>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	701a      	strb	r2, [r3, #0]
 80014cc:	e012      	b.n	80014f4 <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == PAUSE_Pin) // Pause/unpause toggle
 80014ce:	88fb      	ldrh	r3, [r7, #6]
 80014d0:	2b01      	cmp	r3, #1
 80014d2:	d107      	bne.n	80014e4 <HAL_GPIO_EXTI_Callback+0x48>
        pause_state ^= 1;
 80014d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x68>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	f083 0301 	eor.w	r3, r3, #1
 80014dc:	b2da      	uxtb	r2, r3
 80014de:	4b09      	ldr	r3, [pc, #36]	@ (8001504 <HAL_GPIO_EXTI_Callback+0x68>)
 80014e0:	701a      	strb	r2, [r3, #0]
 80014e2:	e007      	b.n	80014f4 <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == FORWARD_Pin) // Forward button
 80014e4:	88fb      	ldrh	r3, [r7, #6]
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d104      	bne.n	80014f4 <HAL_GPIO_EXTI_Callback+0x58>
        forward_flag = 1;
 80014ea:	4b07      	ldr	r3, [pc, #28]	@ (8001508 <HAL_GPIO_EXTI_Callback+0x6c>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
 80014f0:	e000      	b.n	80014f4 <HAL_GPIO_EXTI_Callback+0x58>
	if (now - last < 30) return;  // debounce
 80014f2:	bf00      	nop
}
 80014f4:	3710      	adds	r7, #16
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20083bcc 	.word	0x20083bcc
 8001500:	200403b8 	.word	0x200403b8
 8001504:	200403b9 	.word	0x200403b9
 8001508:	200403ba 	.word	0x200403ba

0800150c <uart_start_header_rx>:

static void uart_start_header_rx(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 8001510:	4b04      	ldr	r3, [pc, #16]	@ (8001524 <uart_start_header_rx+0x18>)
 8001512:	2200      	movs	r2, #0
 8001514:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_DMA(&hlpuart1,
 8001516:	2209      	movs	r2, #9
 8001518:	4903      	ldr	r1, [pc, #12]	@ (8001528 <uart_start_header_rx+0x1c>)
 800151a:	4804      	ldr	r0, [pc, #16]	@ (800152c <uart_start_header_rx+0x20>)
 800151c:	f006 f90a 	bl	8007734 <HAL_UART_Receive_DMA>
						g_uart_rx.prefix_buf,
						PKT_PREFIX_SIZE);   // 9 bytes: sync + header


}
 8001520:	bf00      	nop
 8001522:	bd80      	pop	{r7, pc}
 8001524:	200403bc 	.word	0x200403bc
 8001528:	200403bd 	.word	0x200403bd
 800152c:	20040174 	.word	0x20040174

08001530 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
	if (huart->Instance != LPUART1)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a70      	ldr	r2, [pc, #448]	@ (8001700 <HAL_UART_RxCpltCallback+0x1d0>)
 800153e:	4293      	cmp	r3, r2
 8001540:	f040 80d9 	bne.w	80016f6 <HAL_UART_RxCpltCallback+0x1c6>
		return;

	if (g_uart_rx.state == RX_STATE_WAIT_PREFIX) {
 8001544:	4b6f      	ldr	r3, [pc, #444]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	2b00      	cmp	r3, #0
 800154a:	f040 80a3 	bne.w	8001694 <HAL_UART_RxCpltCallback+0x164>
		// We just received sync + header (9 bytes)
		uint8_t *buf = g_uart_rx.prefix_buf;
 800154e:	4b6e      	ldr	r3, [pc, #440]	@ (8001708 <HAL_UART_RxCpltCallback+0x1d8>)
 8001550:	60fb      	str	r3, [r7, #12]

		// 1) Check sync bytes
		if (buf[0] != 0xA5 || buf[1] != 0x5A) {
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2ba5      	cmp	r3, #165	@ 0xa5
 8001558:	d104      	bne.n	8001564 <HAL_UART_RxCpltCallback+0x34>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	3301      	adds	r3, #1
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b5a      	cmp	r3, #90	@ 0x5a
 8001562:	d002      	beq.n	800156a <HAL_UART_RxCpltCallback+0x3a>
			uart_start_header_rx();
 8001564:	f7ff ffd2 	bl	800150c <uart_start_header_rx>
			return;
 8001568:	e0c6      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
		}

		// 2) Extract payload length
		uint16_t payload_len = ((uint16_t)buf[7] << 8) | buf[8];
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	3307      	adds	r3, #7
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	b21b      	sxth	r3, r3
 8001572:	021b      	lsls	r3, r3, #8
 8001574:	b21a      	sxth	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	3308      	adds	r3, #8
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	b21b      	sxth	r3, r3
 800157e:	4313      	orrs	r3, r2
 8001580:	b21b      	sxth	r3, r3
 8001582:	817b      	strh	r3, [r7, #10]

		// 3) Parse header fields
		g_uart_rx.header.version   = buf[2];
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	789a      	ldrb	r2, [r3, #2]
 8001588:	4b5e      	ldr	r3, [pc, #376]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 800158a:	729a      	strb	r2, [r3, #10]
		g_uart_rx.header.data_type = buf[3];
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	78da      	ldrb	r2, [r3, #3]
 8001590:	4b5c      	ldr	r3, [pc, #368]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001592:	72da      	strb	r2, [r3, #11]
		g_uart_rx.header.flags     = buf[4];
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	791a      	ldrb	r2, [r3, #4]
 8001598:	4b5a      	ldr	r3, [pc, #360]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 800159a:	731a      	strb	r2, [r3, #12]
		g_uart_rx.header.seq       = ((uint16_t)buf[5] << 8) | buf[6];
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	3305      	adds	r3, #5
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	021b      	lsls	r3, r3, #8
 80015a6:	b21a      	sxth	r2, r3
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	3306      	adds	r3, #6
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	b21b      	sxth	r3, r3
 80015b0:	4313      	orrs	r3, r2
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	4b53      	ldr	r3, [pc, #332]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80015b8:	f8a3 200d 	strh.w	r2, [r3, #13]
		g_uart_rx.header.len       = payload_len;
 80015bc:	4b51      	ldr	r3, [pc, #324]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80015be:	897a      	ldrh	r2, [r7, #10]
 80015c0:	f8a3 200f 	strh.w	r2, [r3, #15]
		g_uart_rx.payload_len      = payload_len;
 80015c4:	4a4f      	ldr	r2, [pc, #316]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80015c6:	897b      	ldrh	r3, [r7, #10]
 80015c8:	8253      	strh	r3, [r2, #18]

		// 4) Choose destination buffer based on packet type
		switch (g_uart_rx.header.data_type) {
 80015ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80015cc:	7adb      	ldrb	r3, [r3, #11]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d002      	beq.n	80015d8 <HAL_UART_RxCpltCallback+0xa8>
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d00e      	beq.n	80015f4 <HAL_UART_RxCpltCallback+0xc4>
 80015d6:	e038      	b.n	800164a <HAL_UART_RxCpltCallback+0x11a>
		case PKT_DATA_IMAGE:
			if (payload_len + PKT_CRC_SIZE > sizeof(image_pkt_buf)) {
 80015d8:	897b      	ldrh	r3, [r7, #10]
 80015da:	3302      	adds	r3, #2
 80015dc:	461a      	mov	r2, r3
 80015de:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 80015e2:	429a      	cmp	r2, r3
 80015e4:	d902      	bls.n	80015ec <HAL_UART_RxCpltCallback+0xbc>
				uart_start_header_rx();
 80015e6:	f7ff ff91 	bl	800150c <uart_start_header_rx>
				return;
 80015ea:	e085      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
			}
			g_uart_rx.payload_dst = image_pkt_buf;
 80015ec:	4b45      	ldr	r3, [pc, #276]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80015ee:	4a47      	ldr	r2, [pc, #284]	@ (800170c <HAL_UART_RxCpltCallback+0x1dc>)
 80015f0:	615a      	str	r2, [r3, #20]
			break;
 80015f2:	e02d      	b.n	8001650 <HAL_UART_RxCpltCallback+0x120>

		case PKT_DATA_AUDIO:
			// Sanity-check payload length in BYTES (just payload, *not* CRC)
			if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 80015f4:	897b      	ldrh	r3, [r7, #10]
 80015f6:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d902      	bls.n	8001604 <HAL_UART_RxCpltCallback+0xd4>
				uart_start_header_rx();
 80015fe:	f7ff ff85 	bl	800150c <uart_start_header_rx>
				return;
 8001602:	e079      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
			}

			// Choose a free half of dac_buf as DMA destination for the *payload*
			if (half0_free) {
 8001604:	4b42      	ldr	r3, [pc, #264]	@ (8001710 <HAL_UART_RxCpltCallback+0x1e0>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b2db      	uxtb	r3, r3
 800160a:	2b00      	cmp	r3, #0
 800160c:	d00a      	beq.n	8001624 <HAL_UART_RxCpltCallback+0xf4>
				g_uart_rx.payload_dst = audio_pkt_buf0; // first half of dac_buf
 800160e:	4b41      	ldr	r3, [pc, #260]	@ (8001714 <HAL_UART_RxCpltCallback+0x1e4>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a3c      	ldr	r2, [pc, #240]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001614:	6153      	str	r3, [r2, #20]
				audio_write_idx = 0;
 8001616:	4b40      	ldr	r3, [pc, #256]	@ (8001718 <HAL_UART_RxCpltCallback+0x1e8>)
 8001618:	2200      	movs	r2, #0
 800161a:	701a      	strb	r2, [r3, #0]
				half0_free = 0;  // now reserved
 800161c:	4b3c      	ldr	r3, [pc, #240]	@ (8001710 <HAL_UART_RxCpltCallback+0x1e0>)
 800161e:	2200      	movs	r2, #0
 8001620:	701a      	strb	r2, [r3, #0]
			} else {
				// No free half; can't accept this packet safely
				uart_start_header_rx();
				return;
			}
			break;
 8001622:	e015      	b.n	8001650 <HAL_UART_RxCpltCallback+0x120>
			} else if (half1_free) {
 8001624:	4b3d      	ldr	r3, [pc, #244]	@ (800171c <HAL_UART_RxCpltCallback+0x1ec>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b00      	cmp	r3, #0
 800162c:	d00a      	beq.n	8001644 <HAL_UART_RxCpltCallback+0x114>
				g_uart_rx.payload_dst = audio_pkt_buf1; // second half of dac_buf
 800162e:	4b3c      	ldr	r3, [pc, #240]	@ (8001720 <HAL_UART_RxCpltCallback+0x1f0>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a34      	ldr	r2, [pc, #208]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001634:	6153      	str	r3, [r2, #20]
				audio_write_idx = 1;
 8001636:	4b38      	ldr	r3, [pc, #224]	@ (8001718 <HAL_UART_RxCpltCallback+0x1e8>)
 8001638:	2201      	movs	r2, #1
 800163a:	701a      	strb	r2, [r3, #0]
				half1_free = 0;  // now reserved
 800163c:	4b37      	ldr	r3, [pc, #220]	@ (800171c <HAL_UART_RxCpltCallback+0x1ec>)
 800163e:	2200      	movs	r2, #0
 8001640:	701a      	strb	r2, [r3, #0]
			break;
 8001642:	e005      	b.n	8001650 <HAL_UART_RxCpltCallback+0x120>
				uart_start_header_rx();
 8001644:	f7ff ff62 	bl	800150c <uart_start_header_rx>
				return;
 8001648:	e056      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>


		default:
			// Unknown type -> ignore this frame
			uart_start_header_rx();
 800164a:	f7ff ff5f 	bl	800150c <uart_start_header_rx>
			return;
 800164e:	e053      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
		}

		// 5) Set state and start DMA for payload + CRC
		g_uart_rx.state = RX_STATE_WAIT_PAYLOAD;
 8001650:	4b2c      	ldr	r3, [pc, #176]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001652:	2201      	movs	r2, #1
 8001654:	701a      	strb	r2, [r3, #0]

		if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 8001656:	4b2b      	ldr	r3, [pc, #172]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001658:	7adb      	ldrb	r3, [r3, #11]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d109      	bne.n	8001672 <HAL_UART_RxCpltCallback+0x142>
			// Image: payload + CRC in one shot, as before
			HAL_UART_Receive_DMA(&hlpuart1,
 800165e:	4b29      	ldr	r3, [pc, #164]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001660:	6959      	ldr	r1, [r3, #20]
 8001662:	897b      	ldrh	r3, [r7, #10]
 8001664:	3302      	adds	r3, #2
 8001666:	b29b      	uxth	r3, r3
 8001668:	461a      	mov	r2, r3
 800166a:	482e      	ldr	r0, [pc, #184]	@ (8001724 <HAL_UART_RxCpltCallback+0x1f4>)
 800166c:	f006 f862 	bl	8007734 <HAL_UART_Receive_DMA>
 8001670:	e006      	b.n	8001680 <HAL_UART_RxCpltCallback+0x150>
								 g_uart_rx.payload_dst,
								 payload_len + PKT_CRC_SIZE);
		} else {
			// Audio: ONLY the payload goes into dac_buf
			HAL_UART_Receive_DMA(&hlpuart1,
 8001672:	4b24      	ldr	r3, [pc, #144]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	897a      	ldrh	r2, [r7, #10]
 8001678:	4619      	mov	r1, r3
 800167a:	482a      	ldr	r0, [pc, #168]	@ (8001724 <HAL_UART_RxCpltCallback+0x1f4>)
 800167c:	f006 f85a 	bl	8007734 <HAL_UART_Receive_DMA>
								 payload_len);
		}


		// 6) Tell PC "header OK, I'm ready for payload"
		uint8_t ack_hdr = UART_ACK_HEADER;  // 'H'
 8001680:	2348      	movs	r3, #72	@ 0x48
 8001682:	727b      	strb	r3, [r7, #9]
		HAL_UART_Transmit(&hlpuart1, &ack_hdr, 1, 10);
 8001684:	f107 0109 	add.w	r1, r7, #9
 8001688:	230a      	movs	r3, #10
 800168a:	2201      	movs	r2, #1
 800168c:	4825      	ldr	r0, [pc, #148]	@ (8001724 <HAL_UART_RxCpltCallback+0x1f4>)
 800168e:	f005 ffc3 	bl	8007618 <HAL_UART_Transmit>
 8001692:	e031      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
	}
	else if (g_uart_rx.state == RX_STATE_WAIT_PAYLOAD) {
 8001694:	4b1b      	ldr	r3, [pc, #108]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d11a      	bne.n	80016d2 <HAL_UART_RxCpltCallback+0x1a2>
		if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 800169c:	4b19      	ldr	r3, [pc, #100]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 800169e:	7adb      	ldrb	r3, [r3, #11]
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d109      	bne.n	80016b8 <HAL_UART_RxCpltCallback+0x188>
			// IMAGE: we already DMA'd payload+CRC into image_pkt_buf
			image_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 80016a4:	4b17      	ldr	r3, [pc, #92]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80016a6:	8a5a      	ldrh	r2, [r3, #18]
 80016a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001728 <HAL_UART_RxCpltCallback+0x1f8>)
 80016aa:	801a      	strh	r2, [r3, #0]
			image_pkt_ready = 1;
 80016ac:	4b1f      	ldr	r3, [pc, #124]	@ (800172c <HAL_UART_RxCpltCallback+0x1fc>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	701a      	strb	r2, [r3, #0]

			// Back to waiting for next header
			uart_start_header_rx();
 80016b2:	f7ff ff2b 	bl	800150c <uart_start_header_rx>
 80016b6:	e01f      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
		}
		else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 80016b8:	4b12      	ldr	r3, [pc, #72]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80016ba:	7adb      	ldrb	r3, [r3, #11]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d11b      	bne.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
			// AUDIO: we have JUST the payload in dac_buf now.
			// Next, we need to grab the 2 CRC bytes.

			g_uart_rx.state = RX_STATE_WAIT_CRC;
 80016c0:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80016c2:	2202      	movs	r2, #2
 80016c4:	701a      	strb	r2, [r3, #0]

			// Start a tiny 2-byte DMA into audio_crc_buf
			HAL_UART_Receive_DMA(&hlpuart1,
 80016c6:	2202      	movs	r2, #2
 80016c8:	4919      	ldr	r1, [pc, #100]	@ (8001730 <HAL_UART_RxCpltCallback+0x200>)
 80016ca:	4816      	ldr	r0, [pc, #88]	@ (8001724 <HAL_UART_RxCpltCallback+0x1f4>)
 80016cc:	f006 f832 	bl	8007734 <HAL_UART_Receive_DMA>
 80016d0:	e012      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
								 audio_crc_buf,
								 PKT_CRC_SIZE);
			// Do NOT call uart_start_header_rx() yet; we still need CRC.
		}
	}
	else if (g_uart_rx.state == RX_STATE_WAIT_CRC) {
 80016d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	d10e      	bne.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
		// We just finished receiving the 2 CRC bytes for an audio packet
		if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 80016da:	4b0a      	ldr	r3, [pc, #40]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80016dc:	7adb      	ldrb	r3, [r3, #11]
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d106      	bne.n	80016f0 <HAL_UART_RxCpltCallback+0x1c0>
			audio_pkt_len   = g_uart_rx.payload_len;  // just payload length
 80016e2:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <HAL_UART_RxCpltCallback+0x1d4>)
 80016e4:	8a5a      	ldrh	r2, [r3, #18]
 80016e6:	4b13      	ldr	r3, [pc, #76]	@ (8001734 <HAL_UART_RxCpltCallback+0x204>)
 80016e8:	801a      	strh	r2, [r3, #0]
			audio_pkt_ready = 1;
 80016ea:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <HAL_UART_RxCpltCallback+0x208>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	701a      	strb	r2, [r3, #0]
		}

		// Now we can go back to waiting for a new header
		uart_start_header_rx();
 80016f0:	f7ff ff0c 	bl	800150c <uart_start_header_rx>
 80016f4:	e000      	b.n	80016f8 <HAL_UART_RxCpltCallback+0x1c8>
		return;
 80016f6:	bf00      	nop
	}


}
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40008000 	.word	0x40008000
 8001704:	200403bc 	.word	0x200403bc
 8001708:	200403bd 	.word	0x200403bd
 800170c:	200603bc 	.word	0x200603bc
 8001710:	20040008 	.word	0x20040008
 8001714:	20040000 	.word	0x20040000
 8001718:	200703bb 	.word	0x200703bb
 800171c:	20040009 	.word	0x20040009
 8001720:	20040004 	.word	0x20040004
 8001724:	20040174 	.word	0x20040174
 8001728:	200703b8 	.word	0x200703b8
 800172c:	200703b6 	.word	0x200703b6
 8001730:	200703b4 	.word	0x200703b4
 8001734:	200703bc 	.word	0x200703bc
 8001738:	200703ba 	.word	0x200703ba

0800173c <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
	if (hdac->Instance != DAC1) return;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a09      	ldr	r2, [pc, #36]	@ (8001770 <HAL_DAC_ConvHalfCpltCallbackCh1+0x34>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d10c      	bne.n	8001768 <HAL_DAC_ConvHalfCpltCallbackCh1+0x2c>

	// Just finished playing first half [0 .. DAC_HALF_SAMPLES-1],
	// now DMA is reading second half.
	half0_free = 1;
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>)
 8001750:	2201      	movs	r2, #1
 8001752:	701a      	strb	r2, [r3, #0]

	// Request next audio chunk from PC
	uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8001754:	2341      	movs	r3, #65	@ 0x41
 8001756:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8001758:	f107 010f 	add.w	r1, r7, #15
 800175c:	230a      	movs	r3, #10
 800175e:	2201      	movs	r2, #1
 8001760:	4805      	ldr	r0, [pc, #20]	@ (8001778 <HAL_DAC_ConvHalfCpltCallbackCh1+0x3c>)
 8001762:	f005 ff59 	bl	8007618 <HAL_UART_Transmit>
 8001766:	e000      	b.n	800176a <HAL_DAC_ConvHalfCpltCallbackCh1+0x2e>
	if (hdac->Instance != DAC1) return;
 8001768:	bf00      	nop


}
 800176a:	3710      	adds	r7, #16
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	40007400 	.word	0x40007400
 8001774:	20040008 	.word	0x20040008
 8001778:	20040174 	.word	0x20040174

0800177c <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	if (hdac->Instance != DAC1) return;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a09      	ldr	r2, [pc, #36]	@ (80017b0 <HAL_DAC_ConvCpltCallbackCh1+0x34>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d10c      	bne.n	80017a8 <HAL_DAC_ConvCpltCallbackCh1+0x2c>

	// Just finished second half [DAC_HALF_SAMPLES .. end],
	// now DMA wrapped back to first half.
	half1_free = 1;
 800178e:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <HAL_DAC_ConvCpltCallbackCh1+0x38>)
 8001790:	2201      	movs	r2, #1
 8001792:	701a      	strb	r2, [r3, #0]

	uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8001794:	2341      	movs	r3, #65	@ 0x41
 8001796:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 8001798:	f107 010f 	add.w	r1, r7, #15
 800179c:	230a      	movs	r3, #10
 800179e:	2201      	movs	r2, #1
 80017a0:	4805      	ldr	r0, [pc, #20]	@ (80017b8 <HAL_DAC_ConvCpltCallbackCh1+0x3c>)
 80017a2:	f005 ff39 	bl	8007618 <HAL_UART_Transmit>
 80017a6:	e000      	b.n	80017aa <HAL_DAC_ConvCpltCallbackCh1+0x2e>
	if (hdac->Instance != DAC1) return;
 80017a8:	bf00      	nop

}
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40007400 	.word	0x40007400
 80017b4:	20040009 	.word	0x20040009
 80017b8:	20040174 	.word	0x20040174

080017bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80017c0:	b672      	cpsid	i
}
 80017c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <Error_Handler+0x8>

080017c8 <crc16_ccitt>:
#include <string.h>


// Need to calculate the remainder using the poly 0x1021
uint16_t crc16_ccitt(const uint8_t *header, const uint8_t *data, uint32_t len)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b08b      	sub	sp, #44	@ 0x2c
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
    uint16_t remainder = CRC_INIT;
 80017d4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017d8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // 1) Feed the 7 header bytes: [version, type, flags, seq_hi, seq_lo, len_hi, len_lo]
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80017da:	2300      	movs	r3, #0
 80017dc:	623b      	str	r3, [r7, #32]
 80017de:	e026      	b.n	800182e <crc16_ccitt+0x66>
        remainder ^= (uint16_t)(header[i] << 8);
 80017e0:	68fa      	ldr	r2, [r7, #12]
 80017e2:	6a3b      	ldr	r3, [r7, #32]
 80017e4:	4413      	add	r3, r2
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	021b      	lsls	r3, r3, #8
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80017ee:	4053      	eors	r3, r2
 80017f0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
 80017f6:	e014      	b.n	8001822 <crc16_ccitt+0x5a>
            if (remainder & 0x8000) {
 80017f8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	da0a      	bge.n	8001816 <crc16_ccitt+0x4e>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 8001800:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	b21b      	sxth	r3, r3
 8001808:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800180c:	f083 0301 	eor.w	r3, r3, #1
 8001810:	b21b      	sxth	r3, r3
 8001812:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001814:	e002      	b.n	800181c <crc16_ccitt+0x54>
            } else {
                remainder = (uint16_t)(remainder << 1);
 8001816:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800181c:	69fb      	ldr	r3, [r7, #28]
 800181e:	3301      	adds	r3, #1
 8001820:	61fb      	str	r3, [r7, #28]
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	2b07      	cmp	r3, #7
 8001826:	dde7      	ble.n	80017f8 <crc16_ccitt+0x30>
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 8001828:	6a3b      	ldr	r3, [r7, #32]
 800182a:	3301      	adds	r3, #1
 800182c:	623b      	str	r3, [r7, #32]
 800182e:	6a3b      	ldr	r3, [r7, #32]
 8001830:	2b06      	cmp	r3, #6
 8001832:	d9d5      	bls.n	80017e0 <crc16_ccitt+0x18>
            }
        }
    }

    // 2) Then feed the payload bytes
    for (uint32_t i = 0; i < len; i++) {
 8001834:	2300      	movs	r3, #0
 8001836:	61bb      	str	r3, [r7, #24]
 8001838:	e026      	b.n	8001888 <crc16_ccitt+0xc0>
        remainder ^= (uint16_t)(data[i] << 8);
 800183a:	68ba      	ldr	r2, [r7, #8]
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	4413      	add	r3, r2
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	021b      	lsls	r3, r3, #8
 8001844:	b29a      	uxth	r2, r3
 8001846:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001848:	4053      	eors	r3, r2
 800184a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800184c:	2300      	movs	r3, #0
 800184e:	617b      	str	r3, [r7, #20]
 8001850:	e014      	b.n	800187c <crc16_ccitt+0xb4>
            if (remainder & 0x8000) {
 8001852:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001856:	2b00      	cmp	r3, #0
 8001858:	da0a      	bge.n	8001870 <crc16_ccitt+0xa8>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 800185a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	b21b      	sxth	r3, r3
 8001862:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8001866:	f083 0301 	eor.w	r3, r3, #1
 800186a:	b21b      	sxth	r3, r3
 800186c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800186e:	e002      	b.n	8001876 <crc16_ccitt+0xae>
            } else {
                remainder = (uint16_t)(remainder << 1);
 8001870:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	3301      	adds	r3, #1
 800187a:	617b      	str	r3, [r7, #20]
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	2b07      	cmp	r3, #7
 8001880:	dde7      	ble.n	8001852 <crc16_ccitt+0x8a>
    for (uint32_t i = 0; i < len; i++) {
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	3301      	adds	r3, #1
 8001886:	61bb      	str	r3, [r7, #24]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	429a      	cmp	r2, r3
 800188e:	d3d4      	bcc.n	800183a <crc16_ccitt+0x72>
            }
        }
    }

    return remainder;
 8001890:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8001892:	4618      	mov	r0, r3
 8001894:	372c      	adds	r7, #44	@ 0x2c
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <parse_and_apply_image_packet>:
}


// Returns bytes consumed on success, 0 on error
uint32_t parse_and_apply_image_packet(const uint8_t* data, uint16_t data_len)
{
 800189e:	b590      	push	{r4, r7, lr}
 80018a0:	b08b      	sub	sp, #44	@ 0x2c
 80018a2:	af02      	add	r7, sp, #8
 80018a4:	6078      	str	r0, [r7, #4]
 80018a6:	460b      	mov	r3, r1
 80018a8:	807b      	strh	r3, [r7, #2]
    if (data_len < 8u) {
 80018aa:	887b      	ldrh	r3, [r7, #2]
 80018ac:	2b07      	cmp	r3, #7
 80018ae:	d801      	bhi.n	80018b4 <parse_and_apply_image_packet+0x16>
        return 0; // not even header
 80018b0:	2300      	movs	r3, #0
 80018b2:	e04e      	b.n	8001952 <parse_and_apply_image_packet+0xb4>
    }

    uint16_t x = (uint16_t)((data[0] << 8) | data[1]);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b21b      	sxth	r3, r3
 80018ba:	021b      	lsls	r3, r3, #8
 80018bc:	b21a      	sxth	r2, r3
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	3301      	adds	r3, #1
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	b21b      	sxth	r3, r3
 80018c6:	4313      	orrs	r3, r2
 80018c8:	b21b      	sxth	r3, r3
 80018ca:	83fb      	strh	r3, [r7, #30]
    uint16_t y = (uint16_t)((data[2] << 8) | data[3]);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3302      	adds	r3, #2
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b21b      	sxth	r3, r3
 80018d4:	021b      	lsls	r3, r3, #8
 80018d6:	b21a      	sxth	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3303      	adds	r3, #3
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	b21b      	sxth	r3, r3
 80018e0:	4313      	orrs	r3, r2
 80018e2:	b21b      	sxth	r3, r3
 80018e4:	83bb      	strh	r3, [r7, #28]
    uint16_t w = (uint16_t)((data[4] << 8) | data[5]);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	3304      	adds	r3, #4
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	b21b      	sxth	r3, r3
 80018ee:	021b      	lsls	r3, r3, #8
 80018f0:	b21a      	sxth	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	3305      	adds	r3, #5
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	4313      	orrs	r3, r2
 80018fc:	b21b      	sxth	r3, r3
 80018fe:	837b      	strh	r3, [r7, #26]
    uint16_t h = (uint16_t)((data[6] << 8) | data[7]);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3306      	adds	r3, #6
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	b21b      	sxth	r3, r3
 8001908:	021b      	lsls	r3, r3, #8
 800190a:	b21a      	sxth	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	3307      	adds	r3, #7
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	b21b      	sxth	r3, r3
 8001914:	4313      	orrs	r3, r2
 8001916:	b21b      	sxth	r3, r3
 8001918:	833b      	strh	r3, [r7, #24]

    uint32_t payload_size = (uint32_t)w * (uint32_t)h * 2u;
 800191a:	8b7b      	ldrh	r3, [r7, #26]
 800191c:	8b3a      	ldrh	r2, [r7, #24]
 800191e:	fb02 f303 	mul.w	r3, r2, r3
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	617b      	str	r3, [r7, #20]
    uint32_t total_size = 8u + payload_size;
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	3308      	adds	r3, #8
 800192a:	613b      	str	r3, [r7, #16]

    if (total_size > data_len) {
 800192c:	887b      	ldrh	r3, [r7, #2]
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	429a      	cmp	r2, r3
 8001932:	d901      	bls.n	8001938 <parse_and_apply_image_packet+0x9a>
        return 0; // incomplete packet
 8001934:	2300      	movs	r3, #0
 8001936:	e00c      	b.n	8001952 <parse_and_apply_image_packet+0xb4>
    }

    const uint8_t* data_stream = &data[8];
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3308      	adds	r3, #8
 800193c:	60fb      	str	r3, [r7, #12]

    // Depending on tft_blit signature you might want:
    // (const uint16_t*) cast if it's RGB565:
    // tft_blit565(x, y, w, h, (const uint16_t*)data_stream);
    tft_blit565(x, y, w, h, data_stream);
 800193e:	8bf8      	ldrh	r0, [r7, #30]
 8001940:	8bb9      	ldrh	r1, [r7, #28]
 8001942:	8b7a      	ldrh	r2, [r7, #26]
 8001944:	8b3c      	ldrh	r4, [r7, #24]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	4623      	mov	r3, r4
 800194c:	f000 fc50 	bl	80021f0 <tft_blit565>

    return total_size;
 8001950:	693b      	ldr	r3, [r7, #16]
}
 8001952:	4618      	mov	r0, r3
 8001954:	3724      	adds	r7, #36	@ 0x24
 8001956:	46bd      	mov	sp, r7
 8001958:	bd90      	pop	{r4, r7, pc}
	...

0800195c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001962:	4b0f      	ldr	r3, [pc, #60]	@ (80019a0 <HAL_MspInit+0x44>)
 8001964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001966:	4a0e      	ldr	r2, [pc, #56]	@ (80019a0 <HAL_MspInit+0x44>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6613      	str	r3, [r2, #96]	@ 0x60
 800196e:	4b0c      	ldr	r3, [pc, #48]	@ (80019a0 <HAL_MspInit+0x44>)
 8001970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800197a:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <HAL_MspInit+0x44>)
 800197c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197e:	4a08      	ldr	r2, [pc, #32]	@ (80019a0 <HAL_MspInit+0x44>)
 8001980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001984:	6593      	str	r3, [r2, #88]	@ 0x58
 8001986:	4b06      	ldr	r3, [pc, #24]	@ (80019a0 <HAL_MspInit+0x44>)
 8001988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001992:	bf00      	nop
 8001994:	370c      	adds	r7, #12
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	40021000 	.word	0x40021000

080019a4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b0b0      	sub	sp, #192	@ 0xc0
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019bc:	f107 0318 	add.w	r3, r7, #24
 80019c0:	2294      	movs	r2, #148	@ 0x94
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f008 fb5b 	bl	800a080 <memset>
  if(hadc->Instance==ADC1)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a5c      	ldr	r2, [pc, #368]	@ (8001b40 <HAL_ADC_MspInit+0x19c>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	f040 80b1 	bne.w	8001b38 <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80019d6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019da:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80019dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80019e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80019e4:	2302      	movs	r3, #2
 80019e6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80019e8:	2301      	movs	r3, #1
 80019ea:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80019ec:	2308      	movs	r3, #8
 80019ee:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80019f0:	2302      	movs	r3, #2
 80019f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80019f4:	2302      	movs	r3, #2
 80019f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80019f8:	2302      	movs	r3, #2
 80019fa:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80019fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a00:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a02:	f107 0318 	add.w	r3, r7, #24
 8001a06:	4618      	mov	r0, r3
 8001a08:	f004 f9ce 	bl	8005da8 <HAL_RCCEx_PeriphCLKConfig>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8001a12:	f7ff fed3 	bl	80017bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a16:	4b4b      	ldr	r3, [pc, #300]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a1a:	4a4a      	ldr	r2, [pc, #296]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a1c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a22:	4b48      	ldr	r3, [pc, #288]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a2e:	4b45      	ldr	r3, [pc, #276]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a32:	4a44      	ldr	r2, [pc, #272]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a34:	f043 0304 	orr.w	r3, r3, #4
 8001a38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a3a:	4b42      	ldr	r3, [pc, #264]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3e:	f003 0304 	and.w	r3, r3, #4
 8001a42:	613b      	str	r3, [r7, #16]
 8001a44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a46:	4b3f      	ldr	r3, [pc, #252]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a4a:	4a3e      	ldr	r2, [pc, #248]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a4c:	f043 0301 	orr.w	r3, r3, #1
 8001a50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a52:	4b3c      	ldr	r3, [pc, #240]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5e:	4b39      	ldr	r3, [pc, #228]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a62:	4a38      	ldr	r2, [pc, #224]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a6a:	4b36      	ldr	r3, [pc, #216]	@ (8001b44 <HAL_ADC_MspInit+0x1a0>)
 8001a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6e:	f003 0302 	and.w	r3, r3, #2
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC1_IN8
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001a76:	233f      	movs	r3, #63	@ 0x3f
 8001a78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a7c:	230b      	movs	r3, #11
 8001a7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a88:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	482e      	ldr	r0, [pc, #184]	@ (8001b48 <HAL_ADC_MspInit+0x1a4>)
 8001a90:	f003 f81c 	bl	8004acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LOW_FILTER_Pin|MID_FILTER_Pin|HIGH_FILTER_Pin|DYNAMIC_FILTER_Pin;
 8001a94:	230f      	movs	r3, #15
 8001a96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a9a:	230b      	movs	r3, #11
 8001a9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ab0:	f003 f80c 	bl	8004acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ab4:	2302      	movs	r3, #2
 8001ab6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001aba:	230b      	movs	r3, #11
 8001abc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac6:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001aca:	4619      	mov	r1, r3
 8001acc:	481f      	ldr	r0, [pc, #124]	@ (8001b4c <HAL_ADC_MspInit+0x1a8>)
 8001ace:	f002 fffd 	bl	8004acc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8001ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001ad4:	4a1f      	ldr	r2, [pc, #124]	@ (8001b54 <HAL_ADC_MspInit+0x1b0>)
 8001ad6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001ad8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001ada:	2205      	movs	r2, #5
 8001adc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ade:	4b1c      	ldr	r3, [pc, #112]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001aea:	4b19      	ldr	r3, [pc, #100]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001aec:	2280      	movs	r2, #128	@ 0x80
 8001aee:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001af0:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001af2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001af6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001af8:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001afa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001afe:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001b00:	4b13      	ldr	r3, [pc, #76]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001b02:	2220      	movs	r2, #32
 8001b04:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001b06:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001b0c:	4810      	ldr	r0, [pc, #64]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001b0e:	f002 fcaf 	bl	8004470 <HAL_DMA_Init>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 8001b18:	f7ff fe50 	bl	80017bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4a0c      	ldr	r2, [pc, #48]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001b20:	651a      	str	r2, [r3, #80]	@ 0x50
 8001b22:	4a0b      	ldr	r2, [pc, #44]	@ (8001b50 <HAL_ADC_MspInit+0x1ac>)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2100      	movs	r1, #0
 8001b2c:	2012      	movs	r0, #18
 8001b2e:	f002 f99a 	bl	8003e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001b32:	2012      	movs	r0, #18
 8001b34:	f002 f9b3 	bl	8003e9e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001b38:	bf00      	nop
 8001b3a:	37c0      	adds	r7, #192	@ 0xc0
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	50040000 	.word	0x50040000
 8001b44:	40021000 	.word	0x40021000
 8001b48:	48000800 	.word	0x48000800
 8001b4c:	48000400 	.word	0x48000400
 8001b50:	200400a0 	.word	0x200400a0
 8001b54:	40020030 	.word	0x40020030

08001b58 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	@ 0x28
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	2200      	movs	r2, #0
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	605a      	str	r2, [r3, #4]
 8001b6a:	609a      	str	r2, [r3, #8]
 8001b6c:	60da      	str	r2, [r3, #12]
 8001b6e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a2b      	ldr	r2, [pc, #172]	@ (8001c24 <HAL_DAC_MspInit+0xcc>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d14f      	bne.n	8001c1a <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001b7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001c28 <HAL_DAC_MspInit+0xd0>)
 8001b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8001c28 <HAL_DAC_MspInit+0xd0>)
 8001b80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001b84:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b86:	4b28      	ldr	r3, [pc, #160]	@ (8001c28 <HAL_DAC_MspInit+0xd0>)
 8001b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b8e:	613b      	str	r3, [r7, #16]
 8001b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	4b25      	ldr	r3, [pc, #148]	@ (8001c28 <HAL_DAC_MspInit+0xd0>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b96:	4a24      	ldr	r2, [pc, #144]	@ (8001c28 <HAL_DAC_MspInit+0xd0>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b9e:	4b22      	ldr	r3, [pc, #136]	@ (8001c28 <HAL_DAC_MspInit+0xd0>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001baa:	2310      	movs	r3, #16
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb6:	f107 0314 	add.w	r3, r7, #20
 8001bba:	4619      	mov	r1, r3
 8001bbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bc0:	f002 ff84 	bl	8004acc <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001bc4:	4b19      	ldr	r3, [pc, #100]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8001c30 <HAL_DAC_MspInit+0xd8>)
 8001bc8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001bca:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001bcc:	2206      	movs	r2, #6
 8001bce:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bd0:	4b16      	ldr	r3, [pc, #88]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001bd2:	2210      	movs	r2, #16
 8001bd4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bd6:	4b15      	ldr	r3, [pc, #84]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001bdc:	4b13      	ldr	r3, [pc, #76]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001bde:	2280      	movs	r2, #128	@ 0x80
 8001be0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001be2:	4b12      	ldr	r3, [pc, #72]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001be4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001be8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001bea:	4b10      	ldr	r3, [pc, #64]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001bec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bf0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001bfe:	480b      	ldr	r0, [pc, #44]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001c00:	f002 fc36 	bl	8004470 <HAL_DMA_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8001c0a:	f7ff fdd7 	bl	80017bc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	4a06      	ldr	r2, [pc, #24]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001c12:	609a      	str	r2, [r3, #8]
 8001c14:	4a05      	ldr	r2, [pc, #20]	@ (8001c2c <HAL_DAC_MspInit+0xd4>)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001c1a:	bf00      	nop
 8001c1c:	3728      	adds	r7, #40	@ 0x28
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40007400 	.word	0x40007400
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	20040114 	.word	0x20040114
 8001c30:	40020008 	.word	0x40020008

08001c34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b0ae      	sub	sp, #184	@ 0xb8
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c4c:	f107 0310 	add.w	r3, r7, #16
 8001c50:	2294      	movs	r2, #148	@ 0x94
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f008 fa13 	bl	800a080 <memset>
  if(huart->Instance==LPUART1)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a3b      	ldr	r2, [pc, #236]	@ (8001d4c <HAL_UART_MspInit+0x118>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d16f      	bne.n	8001d44 <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001c64:	2320      	movs	r3, #32
 8001c66:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c6c:	f107 0310 	add.w	r3, r7, #16
 8001c70:	4618      	mov	r0, r3
 8001c72:	f004 f899 	bl	8005da8 <HAL_RCCEx_PeriphCLKConfig>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c7c:	f7ff fd9e 	bl	80017bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001c80:	4b33      	ldr	r3, [pc, #204]	@ (8001d50 <HAL_UART_MspInit+0x11c>)
 8001c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c84:	4a32      	ldr	r2, [pc, #200]	@ (8001d50 <HAL_UART_MspInit+0x11c>)
 8001c86:	f043 0301 	orr.w	r3, r3, #1
 8001c8a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001c8c:	4b30      	ldr	r3, [pc, #192]	@ (8001d50 <HAL_UART_MspInit+0x11c>)
 8001c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c90:	f003 0301 	and.w	r3, r3, #1
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c98:	4b2d      	ldr	r3, [pc, #180]	@ (8001d50 <HAL_UART_MspInit+0x11c>)
 8001c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9c:	4a2c      	ldr	r2, [pc, #176]	@ (8001d50 <HAL_UART_MspInit+0x11c>)
 8001c9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ca2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8001d50 <HAL_UART_MspInit+0x11c>)
 8001ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cac:	60bb      	str	r3, [r7, #8]
 8001cae:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001cb0:	f003 f992 	bl	8004fd8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001cb4:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001cb8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001cce:	2308      	movs	r3, #8
 8001cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cd4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001cd8:	4619      	mov	r1, r3
 8001cda:	481e      	ldr	r0, [pc, #120]	@ (8001d54 <HAL_UART_MspInit+0x120>)
 8001cdc:	f002 fef6 	bl	8004acc <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8001ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001ce2:	4a1e      	ldr	r2, [pc, #120]	@ (8001d5c <HAL_UART_MspInit+0x128>)
 8001ce4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8001ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001ce8:	2222      	movs	r2, #34	@ 0x22
 8001cea:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cec:	4b1a      	ldr	r3, [pc, #104]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cf2:	4b19      	ldr	r3, [pc, #100]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001cf8:	4b17      	ldr	r3, [pc, #92]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001cfa:	2280      	movs	r2, #128	@ 0x80
 8001cfc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001cfe:	4b16      	ldr	r3, [pc, #88]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d04:	4b14      	ldr	r3, [pc, #80]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8001d0a:	4b13      	ldr	r3, [pc, #76]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d10:	4b11      	ldr	r3, [pc, #68]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001d16:	4810      	ldr	r0, [pc, #64]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001d18:	f002 fbaa 	bl	8004470 <HAL_DMA_Init>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8001d22:	f7ff fd4b 	bl	80017bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a0b      	ldr	r2, [pc, #44]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001d2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d58 <HAL_UART_MspInit+0x124>)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001d34:	2200      	movs	r2, #0
 8001d36:	2100      	movs	r1, #0
 8001d38:	2046      	movs	r0, #70	@ 0x46
 8001d3a:	f002 f894 	bl	8003e66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001d3e:	2046      	movs	r0, #70	@ 0x46
 8001d40:	f002 f8ad 	bl	8003e9e <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001d44:	bf00      	nop
 8001d46:	37b8      	adds	r7, #184	@ 0xb8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40008000 	.word	0x40008000
 8001d50:	40021000 	.word	0x40021000
 8001d54:	48001800 	.word	0x48001800
 8001d58:	20040208 	.word	0x20040208
 8001d5c:	4002001c 	.word	0x4002001c

08001d60 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	@ 0x28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a17      	ldr	r2, [pc, #92]	@ (8001ddc <HAL_SPI_MspInit+0x7c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d128      	bne.n	8001dd4 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d82:	4b17      	ldr	r3, [pc, #92]	@ (8001de0 <HAL_SPI_MspInit+0x80>)
 8001d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d86:	4a16      	ldr	r2, [pc, #88]	@ (8001de0 <HAL_SPI_MspInit+0x80>)
 8001d88:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d8e:	4b14      	ldr	r3, [pc, #80]	@ (8001de0 <HAL_SPI_MspInit+0x80>)
 8001d90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d9a:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <HAL_SPI_MspInit+0x80>)
 8001d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d9e:	4a10      	ldr	r2, [pc, #64]	@ (8001de0 <HAL_SPI_MspInit+0x80>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001da6:	4b0e      	ldr	r3, [pc, #56]	@ (8001de0 <HAL_SPI_MspInit+0x80>)
 8001da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001db2:	23e0      	movs	r3, #224	@ 0xe0
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	2302      	movs	r3, #2
 8001db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001dc2:	2305      	movs	r3, #5
 8001dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	4619      	mov	r1, r3
 8001dcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dd0:	f002 fe7c 	bl	8004acc <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001dd4:	bf00      	nop
 8001dd6:	3728      	adds	r7, #40	@ 0x28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	40013000 	.word	0x40013000
 8001de0:	40021000 	.word	0x40021000

08001de4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08e      	sub	sp, #56	@ 0x38
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a5c      	ldr	r2, [pc, #368]	@ (8001f74 <HAL_TIM_Base_MspInit+0x190>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d13a      	bne.n	8001e7c <HAL_TIM_Base_MspInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e06:	4b5c      	ldr	r3, [pc, #368]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0a:	4a5b      	ldr	r2, [pc, #364]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e12:	4b59      	ldr	r3, [pc, #356]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e1a:	623b      	str	r3, [r7, #32]
 8001e1c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e1e:	4b56      	ldr	r3, [pc, #344]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e22:	4a55      	ldr	r2, [pc, #340]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e24:	f043 0310 	orr.w	r3, r3, #16
 8001e28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e2a:	4b53      	ldr	r3, [pc, #332]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2e:	f003 0310 	and.w	r3, r3, #16
 8001e32:	61fb      	str	r3, [r7, #28]
 8001e34:	69fb      	ldr	r3, [r7, #28]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8001e36:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 8001e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e44:	2300      	movs	r3, #0
 8001e46:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e50:	4619      	mov	r1, r3
 8001e52:	484a      	ldr	r0, [pc, #296]	@ (8001f7c <HAL_TIM_Base_MspInit+0x198>)
 8001e54:	f002 fe3a 	bl	8004acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001e58:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001e5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e66:	2300      	movs	r3, #0
 8001e68:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e72:	4619      	mov	r1, r3
 8001e74:	4841      	ldr	r0, [pc, #260]	@ (8001f7c <HAL_TIM_Base_MspInit+0x198>)
 8001e76:	f002 fe29 	bl	8004acc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e7a:	e077      	b.n	8001f6c <HAL_TIM_Base_MspInit+0x188>
  else if(htim_base->Instance==TIM2)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e84:	d129      	bne.n	8001eda <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e86:	4b3c      	ldr	r3, [pc, #240]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e8a:	4a3b      	ldr	r2, [pc, #236]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e92:	4b39      	ldr	r3, [pc, #228]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	61bb      	str	r3, [r7, #24]
 8001e9c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e9e:	4b36      	ldr	r3, [pc, #216]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea2:	4a35      	ldr	r2, [pc, #212]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001ea4:	f043 0302 	orr.w	r3, r3, #2
 8001ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eaa:	4b33      	ldr	r3, [pc, #204]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	617b      	str	r3, [r7, #20]
 8001eb4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001eb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001eba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	482b      	ldr	r0, [pc, #172]	@ (8001f80 <HAL_TIM_Base_MspInit+0x19c>)
 8001ed4:	f002 fdfa 	bl	8004acc <HAL_GPIO_Init>
}
 8001ed8:	e048      	b.n	8001f6c <HAL_TIM_Base_MspInit+0x188>
  else if(htim_base->Instance==TIM3)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a29      	ldr	r2, [pc, #164]	@ (8001f84 <HAL_TIM_Base_MspInit+0x1a0>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d143      	bne.n	8001f6c <HAL_TIM_Base_MspInit+0x188>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ee4:	4b24      	ldr	r3, [pc, #144]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee8:	4a23      	ldr	r2, [pc, #140]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001eea:	f043 0302 	orr.w	r3, r3, #2
 8001eee:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ef0:	4b21      	ldr	r3, [pc, #132]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	613b      	str	r3, [r7, #16]
 8001efa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001efc:	4b1e      	ldr	r3, [pc, #120]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f00:	4a1d      	ldr	r2, [pc, #116]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001f02:	f043 0302 	orr.w	r3, r3, #2
 8001f06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f08:	4b1b      	ldr	r3, [pc, #108]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0c:	f003 0302 	and.w	r3, r3, #2
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f14:	4b18      	ldr	r3, [pc, #96]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f18:	4a17      	ldr	r2, [pc, #92]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001f1a:	f043 0304 	orr.w	r3, r3, #4
 8001f1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f20:	4b15      	ldr	r3, [pc, #84]	@ (8001f78 <HAL_TIM_Base_MspInit+0x194>)
 8001f22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f30:	2302      	movs	r3, #2
 8001f32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f34:	2300      	movs	r3, #0
 8001f36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f44:	4619      	mov	r1, r3
 8001f46:	480e      	ldr	r0, [pc, #56]	@ (8001f80 <HAL_TIM_Base_MspInit+0x19c>)
 8001f48:	f002 fdc0 	bl	8004acc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f4c:	2380      	movs	r3, #128	@ 0x80
 8001f4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f50:	2302      	movs	r3, #2
 8001f52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f54:	2300      	movs	r3, #0
 8001f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f64:	4619      	mov	r1, r3
 8001f66:	4808      	ldr	r0, [pc, #32]	@ (8001f88 <HAL_TIM_Base_MspInit+0x1a4>)
 8001f68:	f002 fdb0 	bl	8004acc <HAL_GPIO_Init>
}
 8001f6c:	bf00      	nop
 8001f6e:	3738      	adds	r7, #56	@ 0x38
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40012c00 	.word	0x40012c00
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	48001000 	.word	0x48001000
 8001f80:	48000400 	.word	0x48000400
 8001f84:	40000400 	.word	0x40000400
 8001f88:	48000800 	.word	0x48000800

08001f8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f90:	bf00      	nop
 8001f92:	e7fd      	b.n	8001f90 <NMI_Handler+0x4>

08001f94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f98:	bf00      	nop
 8001f9a:	e7fd      	b.n	8001f98 <HardFault_Handler+0x4>

08001f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <MemManage_Handler+0x4>

08001fa4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <BusFault_Handler+0x4>

08001fac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <UsageFault_Handler+0x4>

08001fb4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr

08001fc2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr

08001fde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fe2:	f000 fa33 	bl	800244c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PAUSE_Pin);
 8001fee:	2001      	movs	r0, #1
 8001ff0:	f002 ff16 	bl	8004e20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FORWARD_Pin);
 8001ffc:	2002      	movs	r0, #2
 8001ffe:	f002 ff0f 	bl	8004e20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 800200c:	4802      	ldr	r0, [pc, #8]	@ (8002018 <DMA1_Channel1_IRQHandler+0x10>)
 800200e:	f002 fc0d 	bl	800482c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	20040114 	.word	0x20040114

0800201c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002020:	4802      	ldr	r0, [pc, #8]	@ (800202c <DMA1_Channel2_IRQHandler+0x10>)
 8002022:	f002 fc03 	bl	800482c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20040208 	.word	0x20040208

08002030 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002034:	4802      	ldr	r0, [pc, #8]	@ (8002040 <DMA1_Channel3_IRQHandler+0x10>)
 8002036:	f002 fbf9 	bl	800482c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	200400a0 	.word	0x200400a0

08002044 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002048:	4802      	ldr	r0, [pc, #8]	@ (8002054 <ADC1_IRQHandler+0x10>)
 800204a:	f000 fe21 	bl	8002c90 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20040038 	.word	0x20040038

08002058 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(REWIND_Pin);
 800205c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002060:	f002 fede 	bl	8004e20 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002064:	bf00      	nop
 8002066:	bd80      	pop	{r7, pc}

08002068 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800206c:	4802      	ldr	r0, [pc, #8]	@ (8002078 <LPUART1_IRQHandler+0x10>)
 800206e:	f005 fbad 	bl	80077cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20040174 	.word	0x20040174

0800207c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002080:	4b06      	ldr	r3, [pc, #24]	@ (800209c <SystemInit+0x20>)
 8002082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002086:	4a05      	ldr	r2, [pc, #20]	@ (800209c <SystemInit+0x20>)
 8002088:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800208c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002090:	bf00      	nop
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <tft_select>:
// HAL handles provided by main.c (CubeMX)
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim1;

// -------- small inline helpers OK in header --------
static inline void tft_select(void)   { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET); }
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	2200      	movs	r2, #0
 80020a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020aa:	4802      	ldr	r0, [pc, #8]	@ (80020b4 <tft_select+0x14>)
 80020ac:	f002 fea0 	bl	8004df0 <HAL_GPIO_WritePin>
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	48000800 	.word	0x48000800

080020b8 <tft_deselect>:
static inline void tft_deselect(void) { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);   }
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	2201      	movs	r2, #1
 80020be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80020c2:	4802      	ldr	r0, [pc, #8]	@ (80020cc <tft_deselect+0x14>)
 80020c4:	f002 fe94 	bl	8004df0 <HAL_GPIO_WritePin>
 80020c8:	bf00      	nop
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	48000800 	.word	0x48000800

080020d0 <tft_dc_cmd>:

static inline void tft_dc_cmd(void)   { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); }
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	2200      	movs	r2, #0
 80020d6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020da:	4802      	ldr	r0, [pc, #8]	@ (80020e4 <tft_dc_cmd+0x14>)
 80020dc:	f002 fe88 	bl	8004df0 <HAL_GPIO_WritePin>
 80020e0:	bf00      	nop
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	48000800 	.word	0x48000800

080020e8 <tft_dc_data>:
static inline void tft_dc_data(void)  { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);   }
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	2201      	movs	r2, #1
 80020ee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80020f2:	4802      	ldr	r0, [pc, #8]	@ (80020fc <tft_dc_data+0x14>)
 80020f4:	f002 fe7c 	bl	8004df0 <HAL_GPIO_WritePin>
 80020f8:	bf00      	nop
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	48000800 	.word	0x48000800

08002100 <tft_write_cmd>:
    return (x >= 0) && (y >= 0) && (x < (int)tft_width) && (y < (int)tft_height);
}

// --- low-level write helpers (internal) ---
static inline void tft_write_cmd(uint8_t cmd)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	71fb      	strb	r3, [r7, #7]
    tft_dc_cmd();
 800210a:	f7ff ffe1 	bl	80020d0 <tft_dc_cmd>
    tft_select();
 800210e:	f7ff ffc7 	bl	80020a0 <tft_select>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8002112:	1df9      	adds	r1, r7, #7
 8002114:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002118:	2201      	movs	r2, #1
 800211a:	4804      	ldr	r0, [pc, #16]	@ (800212c <tft_write_cmd+0x2c>)
 800211c:	f004 fbff 	bl	800691e <HAL_SPI_Transmit>
    tft_deselect();
 8002120:	f7ff ffca 	bl	80020b8 <tft_deselect>
}
 8002124:	bf00      	nop
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20040268 	.word	0x20040268

08002130 <tft_write_data>:

static inline void tft_write_data(const uint8_t *buf, size_t n)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
    tft_dc_data();
 800213a:	f7ff ffd5 	bl	80020e8 <tft_dc_data>
    tft_select();
 800213e:	f7ff ffaf 	bl	80020a0 <tft_select>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	b29a      	uxth	r2, r3
 8002146:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	4804      	ldr	r0, [pc, #16]	@ (8002160 <tft_write_data+0x30>)
 800214e:	f004 fbe6 	bl	800691e <HAL_SPI_Transmit>
    tft_deselect();
 8002152:	f7ff ffb1 	bl	80020b8 <tft_deselect>
}
 8002156:	bf00      	nop
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20040268 	.word	0x20040268

08002164 <tft_set_addr_window>:
    if (r & 1) { tft_width = 480; tft_height = 320; }
    else       { tft_width = 320; tft_height = 480; }
}

void tft_set_addr_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8002164:	b590      	push	{r4, r7, lr}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	4604      	mov	r4, r0
 800216c:	4608      	mov	r0, r1
 800216e:	4611      	mov	r1, r2
 8002170:	461a      	mov	r2, r3
 8002172:	4623      	mov	r3, r4
 8002174:	80fb      	strh	r3, [r7, #6]
 8002176:	4603      	mov	r3, r0
 8002178:	80bb      	strh	r3, [r7, #4]
 800217a:	460b      	mov	r3, r1
 800217c:	807b      	strh	r3, [r7, #2]
 800217e:	4613      	mov	r3, r2
 8002180:	803b      	strh	r3, [r7, #0]
    uint8_t b[4];
    tft_write_cmd(0x2A);
 8002182:	202a      	movs	r0, #42	@ 0x2a
 8002184:	f7ff ffbc 	bl	8002100 <tft_write_cmd>
    b[0]=x0>>8; b[1]=x0&0xFF; b[2]=x1>>8; b[3]=x1&0xFF;
 8002188:	88fb      	ldrh	r3, [r7, #6]
 800218a:	0a1b      	lsrs	r3, r3, #8
 800218c:	b29b      	uxth	r3, r3
 800218e:	b2db      	uxtb	r3, r3
 8002190:	733b      	strb	r3, [r7, #12]
 8002192:	88fb      	ldrh	r3, [r7, #6]
 8002194:	b2db      	uxtb	r3, r3
 8002196:	737b      	strb	r3, [r7, #13]
 8002198:	887b      	ldrh	r3, [r7, #2]
 800219a:	0a1b      	lsrs	r3, r3, #8
 800219c:	b29b      	uxth	r3, r3
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	73bb      	strb	r3, [r7, #14]
 80021a2:	887b      	ldrh	r3, [r7, #2]
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 80021a8:	f107 030c 	add.w	r3, r7, #12
 80021ac:	2104      	movs	r1, #4
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff ffbe 	bl	8002130 <tft_write_data>

    tft_write_cmd(0x2B);
 80021b4:	202b      	movs	r0, #43	@ 0x2b
 80021b6:	f7ff ffa3 	bl	8002100 <tft_write_cmd>
    b[0]=y0>>8; b[1]=y0&0xFF; b[2]=y1>>8; b[3]=y1&0xFF;
 80021ba:	88bb      	ldrh	r3, [r7, #4]
 80021bc:	0a1b      	lsrs	r3, r3, #8
 80021be:	b29b      	uxth	r3, r3
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	733b      	strb	r3, [r7, #12]
 80021c4:	88bb      	ldrh	r3, [r7, #4]
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	737b      	strb	r3, [r7, #13]
 80021ca:	883b      	ldrh	r3, [r7, #0]
 80021cc:	0a1b      	lsrs	r3, r3, #8
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	73bb      	strb	r3, [r7, #14]
 80021d4:	883b      	ldrh	r3, [r7, #0]
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 80021da:	f107 030c 	add.w	r3, r7, #12
 80021de:	2104      	movs	r1, #4
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff ffa5 	bl	8002130 <tft_write_data>
}
 80021e6:	bf00      	nop
 80021e8:	3714      	adds	r7, #20
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd90      	pop	{r4, r7, pc}
	...

080021f0 <tft_blit565>:
    }
    tft_deselect();
}

void tft_blit565(int x, int y, int w, int h, const uint8_t *img)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b090      	sub	sp, #64	@ 0x40
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	607a      	str	r2, [r7, #4]
 80021fc:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b00      	cmp	r3, #0
 8002202:	f340 8099 	ble.w	8002338 <tft_blit565+0x148>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	2b00      	cmp	r3, #0
 800220a:	f340 8095 	ble.w	8002338 <tft_blit565+0x148>

    int x0=x, y0=y, x1=x+w-1, y1=y+h-1;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	4413      	add	r3, r2
 800221c:	3b01      	subs	r3, #1
 800221e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002220:	68ba      	ldr	r2, [r7, #8]
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	4413      	add	r3, r2
 8002226:	3b01      	subs	r3, #1
 8002228:	633b      	str	r3, [r7, #48]	@ 0x30
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 800222a:	4b46      	ldr	r3, [pc, #280]	@ (8002344 <tft_blit565+0x154>)
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	461a      	mov	r2, r3
 8002230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002232:	4293      	cmp	r3, r2
 8002234:	f280 8082 	bge.w	800233c <tft_blit565+0x14c>
 8002238:	4b43      	ldr	r3, [pc, #268]	@ (8002348 <tft_blit565+0x158>)
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	461a      	mov	r2, r3
 800223e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002240:	4293      	cmp	r3, r2
 8002242:	da7b      	bge.n	800233c <tft_blit565+0x14c>
 8002244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002246:	2b00      	cmp	r3, #0
 8002248:	db78      	blt.n	800233c <tft_blit565+0x14c>
 800224a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800224c:	2b00      	cmp	r3, #0
 800224e:	db75      	blt.n	800233c <tft_blit565+0x14c>

    int sx=0, sy=0;
 8002250:	2300      	movs	r3, #0
 8002252:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002254:	2300      	movs	r3, #0
 8002256:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (x0<0){ sx=-x0; x0=0; }
 8002258:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800225a:	2b00      	cmp	r3, #0
 800225c:	da04      	bge.n	8002268 <tft_blit565+0x78>
 800225e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002260:	425b      	negs	r3, r3
 8002262:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002264:	2300      	movs	r3, #0
 8002266:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (y0<0){ sy=-y0; y0=0; }
 8002268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800226a:	2b00      	cmp	r3, #0
 800226c:	da04      	bge.n	8002278 <tft_blit565+0x88>
 800226e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002270:	425b      	negs	r3, r3
 8002272:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002274:	2300      	movs	r3, #0
 8002276:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (x1>=tft_width)  x1=tft_width-1;
 8002278:	4b32      	ldr	r3, [pc, #200]	@ (8002344 <tft_blit565+0x154>)
 800227a:	881b      	ldrh	r3, [r3, #0]
 800227c:	461a      	mov	r2, r3
 800227e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002280:	4293      	cmp	r3, r2
 8002282:	db03      	blt.n	800228c <tft_blit565+0x9c>
 8002284:	4b2f      	ldr	r3, [pc, #188]	@ (8002344 <tft_blit565+0x154>)
 8002286:	881b      	ldrh	r3, [r3, #0]
 8002288:	3b01      	subs	r3, #1
 800228a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (y1>=tft_height) y1=tft_height-1;
 800228c:	4b2e      	ldr	r3, [pc, #184]	@ (8002348 <tft_blit565+0x158>)
 800228e:	881b      	ldrh	r3, [r3, #0]
 8002290:	461a      	mov	r2, r3
 8002292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002294:	4293      	cmp	r3, r2
 8002296:	db03      	blt.n	80022a0 <tft_blit565+0xb0>
 8002298:	4b2b      	ldr	r3, [pc, #172]	@ (8002348 <tft_blit565+0x158>)
 800229a:	881b      	ldrh	r3, [r3, #0]
 800229c:	3b01      	subs	r3, #1
 800229e:	633b      	str	r3, [r7, #48]	@ 0x30
    int cw = x1-x0+1;
 80022a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	3301      	adds	r3, #1
 80022a8:	61fb      	str	r3, [r7, #28]
    int ch = y1-y0+1;
 80022aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80022ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	3301      	adds	r3, #1
 80022b2:	61bb      	str	r3, [r7, #24]

    tft_set_addr_window((uint16_t)x0,(uint16_t)y0,(uint16_t)x1,(uint16_t)y1);
 80022b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022b6:	b298      	uxth	r0, r3
 80022b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ba:	b299      	uxth	r1, r3
 80022bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022be:	b29a      	uxth	r2, r3
 80022c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	f7ff ff4e 	bl	8002164 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 80022c8:	f7ff ff02 	bl	80020d0 <tft_dc_cmd>
 80022cc:	f7ff fee8 	bl	80020a0 <tft_select>
    uint8_t cmd = 0x2C;
 80022d0:	232c      	movs	r3, #44	@ 0x2c
 80022d2:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 80022d4:	f107 0113 	add.w	r1, r7, #19
 80022d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80022dc:	2201      	movs	r2, #1
 80022de:	481b      	ldr	r0, [pc, #108]	@ (800234c <tft_blit565+0x15c>)
 80022e0:	f004 fb1d 	bl	800691e <HAL_SPI_Transmit>
    tft_dc_data();
 80022e4:	f7ff ff00 	bl	80020e8 <tft_dc_data>

    const uint8_t *src = img + ((size_t)sy * w + sx) * 2;
 80022e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ea:	687a      	ldr	r2, [r7, #4]
 80022ec:	fb03 f202 	mul.w	r2, r3, r2
 80022f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022f2:	4413      	add	r3, r2
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80022f8:	4413      	add	r3, r2
 80022fa:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t stride_bytes = (size_t)w * 2;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	617b      	str	r3, [r7, #20]

    for (int row=0; row<ch; ++row) {
 8002302:	2300      	movs	r3, #0
 8002304:	623b      	str	r3, [r7, #32]
 8002306:	e010      	b.n	800232a <tft_blit565+0x13a>
        HAL_SPI_Transmit(&hspi1, (uint8_t*)src, (uint16_t)(cw*2), HAL_MAX_DELAY);
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	b29b      	uxth	r3, r3
 800230c:	005b      	lsls	r3, r3, #1
 800230e:	b29a      	uxth	r2, r3
 8002310:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002314:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002316:	480d      	ldr	r0, [pc, #52]	@ (800234c <tft_blit565+0x15c>)
 8002318:	f004 fb01 	bl	800691e <HAL_SPI_Transmit>
        src += stride_bytes;
 800231c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	4413      	add	r3, r2
 8002322:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int row=0; row<ch; ++row) {
 8002324:	6a3b      	ldr	r3, [r7, #32]
 8002326:	3301      	adds	r3, #1
 8002328:	623b      	str	r3, [r7, #32]
 800232a:	6a3a      	ldr	r2, [r7, #32]
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	429a      	cmp	r2, r3
 8002330:	dbea      	blt.n	8002308 <tft_blit565+0x118>
    }
    tft_deselect();
 8002332:	f7ff fec1 	bl	80020b8 <tft_deselect>
 8002336:	e002      	b.n	800233e <tft_blit565+0x14e>
    if (w<=0 || h<=0) return;
 8002338:	bf00      	nop
 800233a:	e000      	b.n	800233e <tft_blit565+0x14e>
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 800233c:	bf00      	nop
}
 800233e:	3740      	adds	r7, #64	@ 0x40
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20040010 	.word	0x20040010
 8002348:	20040012 	.word	0x20040012
 800234c:	20040268 	.word	0x20040268

08002350 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002350:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002388 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002354:	f7ff fe92 	bl	800207c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002358:	480c      	ldr	r0, [pc, #48]	@ (800238c <LoopForever+0x6>)
  ldr r1, =_edata
 800235a:	490d      	ldr	r1, [pc, #52]	@ (8002390 <LoopForever+0xa>)
  ldr r2, =_sidata
 800235c:	4a0d      	ldr	r2, [pc, #52]	@ (8002394 <LoopForever+0xe>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002360:	e002      	b.n	8002368 <LoopCopyDataInit>

08002362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002366:	3304      	adds	r3, #4

08002368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800236a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800236c:	d3f9      	bcc.n	8002362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800236e:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002370:	4c0a      	ldr	r4, [pc, #40]	@ (800239c <LoopForever+0x16>)
  movs r3, #0
 8002372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002374:	e001      	b.n	800237a <LoopFillZerobss>

08002376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002378:	3204      	adds	r2, #4

0800237a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800237a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800237c:	d3fb      	bcc.n	8002376 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800237e:	f007 fe87 	bl	800a090 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002382:	f7fe fa33 	bl	80007ec <main>

08002386 <LoopForever>:

LoopForever:
    b LoopForever
 8002386:	e7fe      	b.n	8002386 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002388:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800238c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002390:	2004001c 	.word	0x2004001c
  ldr r2, =_sidata
 8002394:	0801d95c 	.word	0x0801d95c
  ldr r2, =_sbss
 8002398:	2004001c 	.word	0x2004001c
  ldr r4, =_ebss
 800239c:	20083bd4 	.word	0x20083bd4

080023a0 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023a0:	e7fe      	b.n	80023a0 <CAN1_RX0_IRQHandler>

080023a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023a8:	2300      	movs	r3, #0
 80023aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023ac:	2003      	movs	r0, #3
 80023ae:	f001 fd4f 	bl	8003e50 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023b2:	2000      	movs	r0, #0
 80023b4:	f000 f80e 	bl	80023d4 <HAL_InitTick>
 80023b8:	4603      	mov	r3, r0
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80023be:	2301      	movs	r3, #1
 80023c0:	71fb      	strb	r3, [r7, #7]
 80023c2:	e001      	b.n	80023c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023c4:	f7ff faca 	bl	800195c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023c8:	79fb      	ldrb	r3, [r7, #7]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
	...

080023d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023dc:	2300      	movs	r3, #0
 80023de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023e0:	4b17      	ldr	r3, [pc, #92]	@ (8002440 <HAL_InitTick+0x6c>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d023      	beq.n	8002430 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023e8:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <HAL_InitTick+0x70>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <HAL_InitTick+0x6c>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	4619      	mov	r1, r3
 80023f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80023fe:	4618      	mov	r0, r3
 8002400:	f001 fd5b 	bl	8003eba <HAL_SYSTICK_Config>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d10f      	bne.n	800242a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b0f      	cmp	r3, #15
 800240e:	d809      	bhi.n	8002424 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002410:	2200      	movs	r2, #0
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002418:	f001 fd25 	bl	8003e66 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800241c:	4a0a      	ldr	r2, [pc, #40]	@ (8002448 <HAL_InitTick+0x74>)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	e007      	b.n	8002434 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	73fb      	strb	r3, [r7, #15]
 8002428:	e004      	b.n	8002434 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	73fb      	strb	r3, [r7, #15]
 800242e:	e001      	b.n	8002434 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002434:	7bfb      	ldrb	r3, [r7, #15]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20040018 	.word	0x20040018
 8002444:	2004000c 	.word	0x2004000c
 8002448:	20040014 	.word	0x20040014

0800244c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002450:	4b06      	ldr	r3, [pc, #24]	@ (800246c <HAL_IncTick+0x20>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	461a      	mov	r2, r3
 8002456:	4b06      	ldr	r3, [pc, #24]	@ (8002470 <HAL_IncTick+0x24>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4413      	add	r3, r2
 800245c:	4a04      	ldr	r2, [pc, #16]	@ (8002470 <HAL_IncTick+0x24>)
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	20040018 	.word	0x20040018
 8002470:	20083bd0 	.word	0x20083bd0

08002474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  return uwTick;
 8002478:	4b03      	ldr	r3, [pc, #12]	@ (8002488 <HAL_GetTick+0x14>)
 800247a:	681b      	ldr	r3, [r3, #0]
}
 800247c:	4618      	mov	r0, r3
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20083bd0 	.word	0x20083bd0

0800248c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002494:	f7ff ffee 	bl	8002474 <HAL_GetTick>
 8002498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024a4:	d005      	beq.n	80024b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80024a6:	4b0a      	ldr	r3, [pc, #40]	@ (80024d0 <HAL_Delay+0x44>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4413      	add	r3, r2
 80024b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024b2:	bf00      	nop
 80024b4:	f7ff ffde 	bl	8002474 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d8f7      	bhi.n	80024b4 <HAL_Delay+0x28>
  {
  }
}
 80024c4:	bf00      	nop
 80024c6:	bf00      	nop
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20040018 	.word	0x20040018

080024d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	431a      	orrs	r2, r3
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	609a      	str	r2, [r3, #8]
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
 8002508:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	431a      	orrs	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	609a      	str	r2, [r3, #8]
}
 8002514:	bf00      	nop
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002530:	4618      	mov	r0, r3
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800253c:	b480      	push	{r7}
 800253e:	b087      	sub	sp, #28
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
 8002548:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	3360      	adds	r3, #96	@ 0x60
 800254e:	461a      	mov	r2, r3
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	4413      	add	r3, r2
 8002556:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4b08      	ldr	r3, [pc, #32]	@ (8002580 <LL_ADC_SetOffset+0x44>)
 800255e:	4013      	ands	r3, r2
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	4313      	orrs	r3, r2
 800256c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002574:	bf00      	nop
 8002576:	371c      	adds	r7, #28
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	03fff000 	.word	0x03fff000

08002584 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3360      	adds	r3, #96	@ 0x60
 8002592:	461a      	mov	r2, r3
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b087      	sub	sp, #28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	3360      	adds	r3, #96	@ 0x60
 80025c0:	461a      	mov	r2, r3
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	431a      	orrs	r2, r3
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80025da:	bf00      	nop
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025e6:	b480      	push	{r7}
 80025e8:	b083      	sub	sp, #12
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
 80025ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	615a      	str	r2, [r3, #20]
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002632:	b480      	push	{r7}
 8002634:	b087      	sub	sp, #28
 8002636:	af00      	add	r7, sp, #0
 8002638:	60f8      	str	r0, [r7, #12]
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	3330      	adds	r3, #48	@ 0x30
 8002642:	461a      	mov	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	0a1b      	lsrs	r3, r3, #8
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	f003 030c 	and.w	r3, r3, #12
 800264e:	4413      	add	r3, r2
 8002650:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	f003 031f 	and.w	r3, r3, #31
 800265c:	211f      	movs	r1, #31
 800265e:	fa01 f303 	lsl.w	r3, r1, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	401a      	ands	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	0e9b      	lsrs	r3, r3, #26
 800266a:	f003 011f 	and.w	r1, r3, #31
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	431a      	orrs	r2, r3
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800267e:	bf00      	nop
 8002680:	371c      	adds	r7, #28
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr

0800268a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800268a:	b480      	push	{r7}
 800268c:	b083      	sub	sp, #12
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002696:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800269e:	2301      	movs	r3, #1
 80026a0:	e000      	b.n	80026a4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80026a2:	2300      	movs	r3, #0
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b087      	sub	sp, #28
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	3314      	adds	r3, #20
 80026c0:	461a      	mov	r2, r3
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	0e5b      	lsrs	r3, r3, #25
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	4413      	add	r3, r2
 80026ce:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	0d1b      	lsrs	r3, r3, #20
 80026d8:	f003 031f 	and.w	r3, r3, #31
 80026dc:	2107      	movs	r1, #7
 80026de:	fa01 f303 	lsl.w	r3, r1, r3
 80026e2:	43db      	mvns	r3, r3
 80026e4:	401a      	ands	r2, r3
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	0d1b      	lsrs	r3, r3, #20
 80026ea:	f003 031f 	and.w	r3, r3, #31
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	fa01 f303 	lsl.w	r3, r1, r3
 80026f4:	431a      	orrs	r2, r3
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80026fa:	bf00      	nop
 80026fc:	371c      	adds	r7, #28
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
	...

08002708 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002720:	43db      	mvns	r3, r3
 8002722:	401a      	ands	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f003 0318 	and.w	r3, r3, #24
 800272a:	4908      	ldr	r1, [pc, #32]	@ (800274c <LL_ADC_SetChannelSingleDiff+0x44>)
 800272c:	40d9      	lsrs	r1, r3
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	400b      	ands	r3, r1
 8002732:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002736:	431a      	orrs	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800273e:	bf00      	nop
 8002740:	3714      	adds	r7, #20
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	0007ffff 	.word	0x0007ffff

08002750 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002760:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6093      	str	r3, [r2, #8]
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002784:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002788:	d101      	bne.n	800278e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800278a:	2301      	movs	r3, #1
 800278c:	e000      	b.n	8002790 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80027ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027d8:	d101      	bne.n	80027de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027da:	2301      	movs	r3, #1
 80027dc:	e000      	b.n	80027e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002800:	f043 0201 	orr.w	r2, r3, #1
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	689b      	ldr	r3, [r3, #8]
 8002820:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002824:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002828:	f043 0202 	orr.w	r2, r3, #2
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b01      	cmp	r3, #1
 800284e:	d101      	bne.n	8002854 <LL_ADC_IsEnabled+0x18>
 8002850:	2301      	movs	r3, #1
 8002852:	e000      	b.n	8002856 <LL_ADC_IsEnabled+0x1a>
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b02      	cmp	r3, #2
 8002874:	d101      	bne.n	800287a <LL_ADC_IsDisableOngoing+0x18>
 8002876:	2301      	movs	r3, #1
 8002878:	e000      	b.n	800287c <LL_ADC_IsDisableOngoing+0x1a>
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002898:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800289c:	f043 0204 	orr.w	r2, r3, #4
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	2b04      	cmp	r3, #4
 80028c2:	d101      	bne.n	80028c8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80028c4:	2301      	movs	r3, #1
 80028c6:	e000      	b.n	80028ca <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	370c      	adds	r7, #12
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 0308 	and.w	r3, r3, #8
 80028e6:	2b08      	cmp	r3, #8
 80028e8:	d101      	bne.n	80028ee <LL_ADC_INJ_IsConversionOngoing+0x18>
 80028ea:	2301      	movs	r3, #1
 80028ec:	e000      	b.n	80028f0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	370c      	adds	r7, #12
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b088      	sub	sp, #32
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002904:	2300      	movs	r3, #0
 8002906:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002908:	2300      	movs	r3, #0
 800290a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e129      	b.n	8002b6a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002920:	2b00      	cmp	r3, #0
 8002922:	d109      	bne.n	8002938 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f7ff f83d 	bl	80019a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff ff19 	bl	8002774 <LL_ADC_IsDeepPowerDownEnabled>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d004      	beq.n	8002952 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff feff 	bl	8002750 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff ff34 	bl	80027c4 <LL_ADC_IsInternalRegulatorEnabled>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d115      	bne.n	800298e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff ff18 	bl	800279c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800296c:	4b81      	ldr	r3, [pc, #516]	@ (8002b74 <HAL_ADC_Init+0x278>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	099b      	lsrs	r3, r3, #6
 8002972:	4a81      	ldr	r2, [pc, #516]	@ (8002b78 <HAL_ADC_Init+0x27c>)
 8002974:	fba2 2303 	umull	r2, r3, r2, r3
 8002978:	099b      	lsrs	r3, r3, #6
 800297a:	3301      	adds	r3, #1
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002980:	e002      	b.n	8002988 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	3b01      	subs	r3, #1
 8002986:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d1f9      	bne.n	8002982 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4618      	mov	r0, r3
 8002994:	f7ff ff16 	bl	80027c4 <LL_ADC_IsInternalRegulatorEnabled>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10d      	bne.n	80029ba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a2:	f043 0210 	orr.w	r2, r3, #16
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ae:	f043 0201 	orr.w	r2, r3, #1
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff ff76 	bl	80028b0 <LL_ADC_REG_IsConversionOngoing>
 80029c4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ca:	f003 0310 	and.w	r3, r3, #16
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	f040 80c2 	bne.w	8002b58 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f040 80be 	bne.w	8002b58 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029e0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80029e4:	f043 0202 	orr.w	r2, r3, #2
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff ff23 	bl	800283c <LL_ADC_IsEnabled>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d10b      	bne.n	8002a14 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029fc:	485f      	ldr	r0, [pc, #380]	@ (8002b7c <HAL_ADC_Init+0x280>)
 80029fe:	f7ff ff1d 	bl	800283c <LL_ADC_IsEnabled>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d105      	bne.n	8002a14 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	485c      	ldr	r0, [pc, #368]	@ (8002b80 <HAL_ADC_Init+0x284>)
 8002a10:	f7ff fd60 	bl	80024d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	7e5b      	ldrb	r3, [r3, #25]
 8002a18:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a1e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a24:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a2a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a32:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d106      	bne.n	8002a50 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a46:	3b01      	subs	r3, #1
 8002a48:	045b      	lsls	r3, r3, #17
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d009      	beq.n	8002a6c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a64:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68da      	ldr	r2, [r3, #12]
 8002a72:	4b44      	ldr	r3, [pc, #272]	@ (8002b84 <HAL_ADC_Init+0x288>)
 8002a74:	4013      	ands	r3, r2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	69b9      	ldr	r1, [r7, #24]
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff26 	bl	80028d6 <LL_ADC_INJ_IsConversionOngoing>
 8002a8a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d140      	bne.n	8002b14 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d13d      	bne.n	8002b14 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	7e1b      	ldrb	r3, [r3, #24]
 8002aa0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002aa2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002aaa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002aac:	4313      	orrs	r3, r2
 8002aae:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002aba:	f023 0306 	bic.w	r3, r3, #6
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	6812      	ldr	r2, [r2, #0]
 8002ac2:	69b9      	ldr	r1, [r7, #24]
 8002ac4:	430b      	orrs	r3, r1
 8002ac6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d118      	bne.n	8002b04 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002adc:	f023 0304 	bic.w	r3, r3, #4
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002ae8:	4311      	orrs	r1, r2
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002aee:	4311      	orrs	r1, r2
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002af4:	430a      	orrs	r2, r1
 8002af6:	431a      	orrs	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f042 0201 	orr.w	r2, r2, #1
 8002b00:	611a      	str	r2, [r3, #16]
 8002b02:	e007      	b.n	8002b14 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	691a      	ldr	r2, [r3, #16]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d10c      	bne.n	8002b36 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b22:	f023 010f 	bic.w	r1, r3, #15
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	1e5a      	subs	r2, r3, #1
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b34:	e007      	b.n	8002b46 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 020f 	bic.w	r2, r2, #15
 8002b44:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4a:	f023 0303 	bic.w	r3, r3, #3
 8002b4e:	f043 0201 	orr.w	r2, r3, #1
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b56:	e007      	b.n	8002b68 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b5c:	f043 0210 	orr.w	r2, r3, #16
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b68:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3720      	adds	r7, #32
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	2004000c 	.word	0x2004000c
 8002b78:	053e2d63 	.word	0x053e2d63
 8002b7c:	50040000 	.word	0x50040000
 8002b80:	50040300 	.word	0x50040300
 8002b84:	fff0c007 	.word	0xfff0c007

08002b88 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff fe89 	bl	80028b0 <LL_ADC_REG_IsConversionOngoing>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d167      	bne.n	8002c74 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d101      	bne.n	8002bb2 <HAL_ADC_Start_DMA+0x2a>
 8002bae:	2302      	movs	r3, #2
 8002bb0:	e063      	b.n	8002c7a <HAL_ADC_Start_DMA+0xf2>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 fe40 	bl	8003840 <ADC_Enable>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002bc4:	7dfb      	ldrb	r3, [r7, #23]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d14f      	bne.n	8002c6a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bce:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002bd2:	f023 0301 	bic.w	r3, r3, #1
 8002bd6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d006      	beq.n	8002bf8 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bee:	f023 0206 	bic.w	r2, r3, #6
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002bf6:	e002      	b.n	8002bfe <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c02:	4a20      	ldr	r2, [pc, #128]	@ (8002c84 <HAL_ADC_Start_DMA+0xfc>)
 8002c04:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8002c88 <HAL_ADC_Start_DMA+0x100>)
 8002c0c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c12:	4a1e      	ldr	r2, [pc, #120]	@ (8002c8c <HAL_ADC_Start_DMA+0x104>)
 8002c14:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	221c      	movs	r2, #28
 8002c1c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f042 0210 	orr.w	r2, r2, #16
 8002c34:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68da      	ldr	r2, [r3, #12]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f042 0201 	orr.w	r2, r2, #1
 8002c44:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	3340      	adds	r3, #64	@ 0x40
 8002c50:	4619      	mov	r1, r3
 8002c52:	68ba      	ldr	r2, [r7, #8]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f001 fcb3 	bl	80045c0 <HAL_DMA_Start_IT>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff fe10 	bl	8002888 <LL_ADC_REG_StartConversion>
 8002c68:	e006      	b.n	8002c78 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002c72:	e001      	b.n	8002c78 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c74:	2302      	movs	r3, #2
 8002c76:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c78:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3718      	adds	r7, #24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	08003a0b 	.word	0x08003a0b
 8002c88:	08003ae3 	.word	0x08003ae3
 8002c8c:	08003aff 	.word	0x08003aff

08002c90 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b088      	sub	sp, #32
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002c98:	2300      	movs	r3, #0
 8002c9a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	f003 0302 	and.w	r3, r3, #2
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d017      	beq.n	8002ce6 <HAL_ADC_IRQHandler+0x56>
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d012      	beq.n	8002ce6 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d105      	bne.n	8002cd8 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f000 ffdf 	bl	8003c9c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d004      	beq.n	8002cfa <HAL_ADC_IRQHandler+0x6a>
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	f003 0304 	and.w	r3, r3, #4
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d109      	bne.n	8002d0e <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d05e      	beq.n	8002dc2 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d059      	beq.n	8002dc2 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d12:	f003 0310 	and.w	r3, r3, #16
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d105      	bne.n	8002d26 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff fc6e 	bl	800260c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d03e      	beq.n	8002db4 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d135      	bne.n	8002db4 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0308 	and.w	r3, r3, #8
 8002d52:	2b08      	cmp	r3, #8
 8002d54:	d12e      	bne.n	8002db4 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7ff fda8 	bl	80028b0 <LL_ADC_REG_IsConversionOngoing>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d11a      	bne.n	8002d9c <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f022 020c 	bic.w	r2, r2, #12
 8002d74:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d112      	bne.n	8002db4 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d92:	f043 0201 	orr.w	r2, r3, #1
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d9a:	e00b      	b.n	8002db4 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da0:	f043 0210 	orr.w	r2, r3, #16
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dac:	f043 0201 	orr.w	r2, r3, #1
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f91f 	bl	8002ff8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	220c      	movs	r2, #12
 8002dc0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	f003 0320 	and.w	r3, r3, #32
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d004      	beq.n	8002dd6 <HAL_ADC_IRQHandler+0x146>
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d109      	bne.n	8002dea <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002dd6:	69bb      	ldr	r3, [r7, #24]
 8002dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d072      	beq.n	8002ec6 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d06d      	beq.n	8002ec6 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d105      	bne.n	8002e02 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfa:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7ff fc3f 	bl	800268a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002e0c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7ff fbfa 	bl	800260c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002e18:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d047      	beq.n	8002eb8 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d007      	beq.n	8002e42 <HAL_ADC_IRQHandler+0x1b2>
 8002e32:	68bb      	ldr	r3, [r7, #8]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d03f      	beq.n	8002eb8 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d13a      	bne.n	8002eb8 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e4c:	2b40      	cmp	r3, #64	@ 0x40
 8002e4e:	d133      	bne.n	8002eb8 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d12e      	bne.n	8002eb8 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f7ff fd39 	bl	80028d6 <LL_ADC_INJ_IsConversionOngoing>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d11a      	bne.n	8002ea0 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e78:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e7e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d112      	bne.n	8002eb8 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e96:	f043 0201 	orr.w	r2, r3, #1
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	659a      	str	r2, [r3, #88]	@ 0x58
 8002e9e:	e00b      	b.n	8002eb8 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea4:	f043 0210 	orr.w	r2, r3, #16
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f000 fec7 	bl	8003c4c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2260      	movs	r2, #96	@ 0x60
 8002ec4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d011      	beq.n	8002ef4 <HAL_ADC_IRQHandler+0x264>
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00c      	beq.n	8002ef4 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ede:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f89a 	bl	8003020 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	2280      	movs	r2, #128	@ 0x80
 8002ef2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002ef4:	69bb      	ldr	r3, [r7, #24]
 8002ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d012      	beq.n	8002f24 <HAL_ADC_IRQHandler+0x294>
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d00d      	beq.n	8002f24 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f000 fead 	bl	8003c74 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f22:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d012      	beq.n	8002f54 <HAL_ADC_IRQHandler+0x2c4>
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d00d      	beq.n	8002f54 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f3c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f000 fe9f 	bl	8003c88 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f52:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	f003 0310 	and.w	r3, r3, #16
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d02a      	beq.n	8002fb4 <HAL_ADC_IRQHandler+0x324>
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f003 0310 	and.w	r3, r3, #16
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d025      	beq.n	8002fb4 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d102      	bne.n	8002f76 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002f70:	2301      	movs	r3, #1
 8002f72:	61fb      	str	r3, [r7, #28]
 8002f74:	e008      	b.n	8002f88 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002f84:	2301      	movs	r3, #1
 8002f86:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d10e      	bne.n	8002fac <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f92:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9e:	f043 0202 	orr.w	r2, r3, #2
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 f844 	bl	8003034 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2210      	movs	r2, #16
 8002fb2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002fb4:	69bb      	ldr	r3, [r7, #24]
 8002fb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d018      	beq.n	8002ff0 <HAL_ADC_IRQHandler+0x360>
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d013      	beq.n	8002ff0 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fcc:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd8:	f043 0208 	orr.w	r2, r3, #8
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002fe8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 fe38 	bl	8003c60 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002ff0:	bf00      	nop
 8002ff2:	3720      	adds	r7, #32
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003014:	bf00      	nop
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003028:	bf00      	nop
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800303c:	bf00      	nop
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr

08003048 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b0b6      	sub	sp, #216	@ 0xd8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003058:	2300      	movs	r3, #0
 800305a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_ADC_ConfigChannel+0x22>
 8003066:	2302      	movs	r3, #2
 8003068:	e3d5      	b.n	8003816 <HAL_ADC_ConfigChannel+0x7ce>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4618      	mov	r0, r3
 8003078:	f7ff fc1a 	bl	80028b0 <LL_ADC_REG_IsConversionOngoing>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	f040 83ba 	bne.w	80037f8 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b05      	cmp	r3, #5
 8003092:	d824      	bhi.n	80030de <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	3b02      	subs	r3, #2
 800309a:	2b03      	cmp	r3, #3
 800309c:	d81b      	bhi.n	80030d6 <HAL_ADC_ConfigChannel+0x8e>
 800309e:	a201      	add	r2, pc, #4	@ (adr r2, 80030a4 <HAL_ADC_ConfigChannel+0x5c>)
 80030a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030a4:	080030b5 	.word	0x080030b5
 80030a8:	080030bd 	.word	0x080030bd
 80030ac:	080030c5 	.word	0x080030c5
 80030b0:	080030cd 	.word	0x080030cd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80030b4:	230c      	movs	r3, #12
 80030b6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030ba:	e010      	b.n	80030de <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80030bc:	2312      	movs	r3, #18
 80030be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030c2:	e00c      	b.n	80030de <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80030c4:	2318      	movs	r3, #24
 80030c6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030ca:	e008      	b.n	80030de <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80030cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80030d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030d4:	e003      	b.n	80030de <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80030d6:	2306      	movs	r3, #6
 80030d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80030dc:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6818      	ldr	r0, [r3, #0]
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	461a      	mov	r2, r3
 80030e8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80030ec:	f7ff faa1 	bl	8002632 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f7ff fbdb 	bl	80028b0 <LL_ADC_REG_IsConversionOngoing>
 80030fa:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff fbe7 	bl	80028d6 <LL_ADC_INJ_IsConversionOngoing>
 8003108:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800310c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003110:	2b00      	cmp	r3, #0
 8003112:	f040 81bf 	bne.w	8003494 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003116:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800311a:	2b00      	cmp	r3, #0
 800311c:	f040 81ba 	bne.w	8003494 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003128:	d10f      	bne.n	800314a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	2200      	movs	r2, #0
 8003134:	4619      	mov	r1, r3
 8003136:	f7ff fabb 	bl	80026b0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff fa4f 	bl	80025e6 <LL_ADC_SetSamplingTimeCommonConfig>
 8003148:	e00e      	b.n	8003168 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6818      	ldr	r0, [r3, #0]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	6819      	ldr	r1, [r3, #0]
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	461a      	mov	r2, r3
 8003158:	f7ff faaa 	bl	80026b0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2100      	movs	r1, #0
 8003162:	4618      	mov	r0, r3
 8003164:	f7ff fa3f 	bl	80025e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	695a      	ldr	r2, [r3, #20]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	08db      	lsrs	r3, r3, #3
 8003174:	f003 0303 	and.w	r3, r3, #3
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	fa02 f303 	lsl.w	r3, r2, r3
 800317e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	691b      	ldr	r3, [r3, #16]
 8003186:	2b04      	cmp	r3, #4
 8003188:	d00a      	beq.n	80031a0 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6818      	ldr	r0, [r3, #0]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	6919      	ldr	r1, [r3, #16]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800319a:	f7ff f9cf 	bl	800253c <LL_ADC_SetOffset>
 800319e:	e179      	b.n	8003494 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2100      	movs	r1, #0
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff f9ec 	bl	8002584 <LL_ADC_GetOffsetChannel>
 80031ac:	4603      	mov	r3, r0
 80031ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d10a      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x184>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2100      	movs	r1, #0
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff f9e1 	bl	8002584 <LL_ADC_GetOffsetChannel>
 80031c2:	4603      	mov	r3, r0
 80031c4:	0e9b      	lsrs	r3, r3, #26
 80031c6:	f003 021f 	and.w	r2, r3, #31
 80031ca:	e01e      	b.n	800320a <HAL_ADC_ConfigChannel+0x1c2>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2100      	movs	r1, #0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff f9d6 	bl	8002584 <LL_ADC_GetOffsetChannel>
 80031d8:	4603      	mov	r3, r0
 80031da:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80031e2:	fa93 f3a3 	rbit	r3, r3
 80031e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80031ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80031fa:	2320      	movs	r3, #32
 80031fc:	e004      	b.n	8003208 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80031fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003202:	fab3 f383 	clz	r3, r3
 8003206:	b2db      	uxtb	r3, r3
 8003208:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003212:	2b00      	cmp	r3, #0
 8003214:	d105      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x1da>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	0e9b      	lsrs	r3, r3, #26
 800321c:	f003 031f 	and.w	r3, r3, #31
 8003220:	e018      	b.n	8003254 <HAL_ADC_ConfigChannel+0x20c>
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800322e:	fa93 f3a3 	rbit	r3, r3
 8003232:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003236:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800323a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800323e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8003246:	2320      	movs	r3, #32
 8003248:	e004      	b.n	8003254 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800324a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800324e:	fab3 f383 	clz	r3, r3
 8003252:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003254:	429a      	cmp	r2, r3
 8003256:	d106      	bne.n	8003266 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2200      	movs	r2, #0
 800325e:	2100      	movs	r1, #0
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff f9a5 	bl	80025b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2101      	movs	r1, #1
 800326c:	4618      	mov	r0, r3
 800326e:	f7ff f989 	bl	8002584 <LL_ADC_GetOffsetChannel>
 8003272:	4603      	mov	r3, r0
 8003274:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10a      	bne.n	8003292 <HAL_ADC_ConfigChannel+0x24a>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2101      	movs	r1, #1
 8003282:	4618      	mov	r0, r3
 8003284:	f7ff f97e 	bl	8002584 <LL_ADC_GetOffsetChannel>
 8003288:	4603      	mov	r3, r0
 800328a:	0e9b      	lsrs	r3, r3, #26
 800328c:	f003 021f 	and.w	r2, r3, #31
 8003290:	e01e      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x288>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	2101      	movs	r1, #1
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff f973 	bl	8002584 <LL_ADC_GetOffsetChannel>
 800329e:	4603      	mov	r3, r0
 80032a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80032a8:	fa93 f3a3 	rbit	r3, r3
 80032ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80032b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80032b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80032b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80032c0:	2320      	movs	r3, #32
 80032c2:	e004      	b.n	80032ce <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80032c4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80032c8:	fab3 f383 	clz	r3, r3
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d105      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x2a0>
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	0e9b      	lsrs	r3, r3, #26
 80032e2:	f003 031f 	and.w	r3, r3, #31
 80032e6:	e018      	b.n	800331a <HAL_ADC_ConfigChannel+0x2d2>
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032f4:	fa93 f3a3 	rbit	r3, r3
 80032f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80032fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003300:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003304:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800330c:	2320      	movs	r3, #32
 800330e:	e004      	b.n	800331a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003310:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003314:	fab3 f383 	clz	r3, r3
 8003318:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800331a:	429a      	cmp	r2, r3
 800331c:	d106      	bne.n	800332c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2200      	movs	r2, #0
 8003324:	2101      	movs	r1, #1
 8003326:	4618      	mov	r0, r3
 8003328:	f7ff f942 	bl	80025b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2102      	movs	r1, #2
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff f926 	bl	8002584 <LL_ADC_GetOffsetChannel>
 8003338:	4603      	mov	r3, r0
 800333a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10a      	bne.n	8003358 <HAL_ADC_ConfigChannel+0x310>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2102      	movs	r1, #2
 8003348:	4618      	mov	r0, r3
 800334a:	f7ff f91b 	bl	8002584 <LL_ADC_GetOffsetChannel>
 800334e:	4603      	mov	r3, r0
 8003350:	0e9b      	lsrs	r3, r3, #26
 8003352:	f003 021f 	and.w	r2, r3, #31
 8003356:	e01e      	b.n	8003396 <HAL_ADC_ConfigChannel+0x34e>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2102      	movs	r1, #2
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff f910 	bl	8002584 <LL_ADC_GetOffsetChannel>
 8003364:	4603      	mov	r3, r0
 8003366:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800336a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800336e:	fa93 f3a3 	rbit	r3, r3
 8003372:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003376:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800337a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800337e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003386:	2320      	movs	r3, #32
 8003388:	e004      	b.n	8003394 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800338a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800338e:	fab3 f383 	clz	r3, r3
 8003392:	b2db      	uxtb	r3, r3
 8003394:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d105      	bne.n	80033ae <HAL_ADC_ConfigChannel+0x366>
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	0e9b      	lsrs	r3, r3, #26
 80033a8:	f003 031f 	and.w	r3, r3, #31
 80033ac:	e014      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x390>
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033b6:	fa93 f3a3 	rbit	r3, r3
 80033ba:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80033bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80033be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80033c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80033ca:	2320      	movs	r3, #32
 80033cc:	e004      	b.n	80033d8 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80033ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033d2:	fab3 f383 	clz	r3, r3
 80033d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033d8:	429a      	cmp	r2, r3
 80033da:	d106      	bne.n	80033ea <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2200      	movs	r2, #0
 80033e2:	2102      	movs	r1, #2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff f8e3 	bl	80025b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2103      	movs	r1, #3
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff f8c7 	bl	8002584 <LL_ADC_GetOffsetChannel>
 80033f6:	4603      	mov	r3, r0
 80033f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10a      	bne.n	8003416 <HAL_ADC_ConfigChannel+0x3ce>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2103      	movs	r1, #3
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff f8bc 	bl	8002584 <LL_ADC_GetOffsetChannel>
 800340c:	4603      	mov	r3, r0
 800340e:	0e9b      	lsrs	r3, r3, #26
 8003410:	f003 021f 	and.w	r2, r3, #31
 8003414:	e017      	b.n	8003446 <HAL_ADC_ConfigChannel+0x3fe>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2103      	movs	r1, #3
 800341c:	4618      	mov	r0, r3
 800341e:	f7ff f8b1 	bl	8002584 <LL_ADC_GetOffsetChannel>
 8003422:	4603      	mov	r3, r0
 8003424:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003426:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003428:	fa93 f3a3 	rbit	r3, r3
 800342c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800342e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003430:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003432:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003434:	2b00      	cmp	r3, #0
 8003436:	d101      	bne.n	800343c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003438:	2320      	movs	r3, #32
 800343a:	e003      	b.n	8003444 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800343c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800343e:	fab3 f383 	clz	r3, r3
 8003442:	b2db      	uxtb	r3, r3
 8003444:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800344e:	2b00      	cmp	r3, #0
 8003450:	d105      	bne.n	800345e <HAL_ADC_ConfigChannel+0x416>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	0e9b      	lsrs	r3, r3, #26
 8003458:	f003 031f 	and.w	r3, r3, #31
 800345c:	e011      	b.n	8003482 <HAL_ADC_ConfigChannel+0x43a>
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003464:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003466:	fa93 f3a3 	rbit	r3, r3
 800346a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800346c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800346e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8003470:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003476:	2320      	movs	r3, #32
 8003478:	e003      	b.n	8003482 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800347a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800347c:	fab3 f383 	clz	r3, r3
 8003480:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003482:	429a      	cmp	r2, r3
 8003484:	d106      	bne.n	8003494 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2200      	movs	r2, #0
 800348c:	2103      	movs	r1, #3
 800348e:	4618      	mov	r0, r3
 8003490:	f7ff f88e 	bl	80025b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff f9cf 	bl	800283c <LL_ADC_IsEnabled>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	f040 813f 	bne.w	8003724 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	6819      	ldr	r1, [r3, #0]
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	461a      	mov	r2, r3
 80034b4:	f7ff f928 	bl	8002708 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	4a8e      	ldr	r2, [pc, #568]	@ (80036f8 <HAL_ADC_ConfigChannel+0x6b0>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	f040 8130 	bne.w	8003724 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10b      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x4a4>
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	0e9b      	lsrs	r3, r3, #26
 80034da:	3301      	adds	r3, #1
 80034dc:	f003 031f 	and.w	r3, r3, #31
 80034e0:	2b09      	cmp	r3, #9
 80034e2:	bf94      	ite	ls
 80034e4:	2301      	movls	r3, #1
 80034e6:	2300      	movhi	r3, #0
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	e019      	b.n	8003520 <HAL_ADC_ConfigChannel+0x4d8>
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034f4:	fa93 f3a3 	rbit	r3, r3
 80034f8:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80034fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80034fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003504:	2320      	movs	r3, #32
 8003506:	e003      	b.n	8003510 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003508:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800350a:	fab3 f383 	clz	r3, r3
 800350e:	b2db      	uxtb	r3, r3
 8003510:	3301      	adds	r3, #1
 8003512:	f003 031f 	and.w	r3, r3, #31
 8003516:	2b09      	cmp	r3, #9
 8003518:	bf94      	ite	ls
 800351a:	2301      	movls	r3, #1
 800351c:	2300      	movhi	r3, #0
 800351e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003520:	2b00      	cmp	r3, #0
 8003522:	d079      	beq.n	8003618 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800352c:	2b00      	cmp	r3, #0
 800352e:	d107      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x4f8>
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	0e9b      	lsrs	r3, r3, #26
 8003536:	3301      	adds	r3, #1
 8003538:	069b      	lsls	r3, r3, #26
 800353a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800353e:	e015      	b.n	800356c <HAL_ADC_ConfigChannel+0x524>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003548:	fa93 f3a3 	rbit	r3, r3
 800354c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800354e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003550:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003552:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003554:	2b00      	cmp	r3, #0
 8003556:	d101      	bne.n	800355c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003558:	2320      	movs	r3, #32
 800355a:	e003      	b.n	8003564 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 800355c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800355e:	fab3 f383 	clz	r3, r3
 8003562:	b2db      	uxtb	r3, r3
 8003564:	3301      	adds	r3, #1
 8003566:	069b      	lsls	r3, r3, #26
 8003568:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003574:	2b00      	cmp	r3, #0
 8003576:	d109      	bne.n	800358c <HAL_ADC_ConfigChannel+0x544>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	0e9b      	lsrs	r3, r3, #26
 800357e:	3301      	adds	r3, #1
 8003580:	f003 031f 	and.w	r3, r3, #31
 8003584:	2101      	movs	r1, #1
 8003586:	fa01 f303 	lsl.w	r3, r1, r3
 800358a:	e017      	b.n	80035bc <HAL_ADC_ConfigChannel+0x574>
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003592:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003594:	fa93 f3a3 	rbit	r3, r3
 8003598:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800359a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800359c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800359e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80035a4:	2320      	movs	r3, #32
 80035a6:	e003      	b.n	80035b0 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80035a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035aa:	fab3 f383 	clz	r3, r3
 80035ae:	b2db      	uxtb	r3, r3
 80035b0:	3301      	adds	r3, #1
 80035b2:	f003 031f 	and.w	r3, r3, #31
 80035b6:	2101      	movs	r1, #1
 80035b8:	fa01 f303 	lsl.w	r3, r1, r3
 80035bc:	ea42 0103 	orr.w	r1, r2, r3
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10a      	bne.n	80035e2 <HAL_ADC_ConfigChannel+0x59a>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	0e9b      	lsrs	r3, r3, #26
 80035d2:	3301      	adds	r3, #1
 80035d4:	f003 021f 	and.w	r2, r3, #31
 80035d8:	4613      	mov	r3, r2
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4413      	add	r3, r2
 80035de:	051b      	lsls	r3, r3, #20
 80035e0:	e018      	b.n	8003614 <HAL_ADC_ConfigChannel+0x5cc>
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035ea:	fa93 f3a3 	rbit	r3, r3
 80035ee:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80035f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80035f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80035fa:	2320      	movs	r3, #32
 80035fc:	e003      	b.n	8003606 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80035fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003600:	fab3 f383 	clz	r3, r3
 8003604:	b2db      	uxtb	r3, r3
 8003606:	3301      	adds	r3, #1
 8003608:	f003 021f 	and.w	r2, r3, #31
 800360c:	4613      	mov	r3, r2
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	4413      	add	r3, r2
 8003612:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003614:	430b      	orrs	r3, r1
 8003616:	e080      	b.n	800371a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003620:	2b00      	cmp	r3, #0
 8003622:	d107      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x5ec>
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	0e9b      	lsrs	r3, r3, #26
 800362a:	3301      	adds	r3, #1
 800362c:	069b      	lsls	r3, r3, #26
 800362e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003632:	e015      	b.n	8003660 <HAL_ADC_ConfigChannel+0x618>
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800363c:	fa93 f3a3 	rbit	r3, r3
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003644:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003648:	2b00      	cmp	r3, #0
 800364a:	d101      	bne.n	8003650 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 800364c:	2320      	movs	r3, #32
 800364e:	e003      	b.n	8003658 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003652:	fab3 f383 	clz	r3, r3
 8003656:	b2db      	uxtb	r3, r3
 8003658:	3301      	adds	r3, #1
 800365a:	069b      	lsls	r3, r3, #26
 800365c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003668:	2b00      	cmp	r3, #0
 800366a:	d109      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x638>
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	0e9b      	lsrs	r3, r3, #26
 8003672:	3301      	adds	r3, #1
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	2101      	movs	r1, #1
 800367a:	fa01 f303 	lsl.w	r3, r1, r3
 800367e:	e017      	b.n	80036b0 <HAL_ADC_ConfigChannel+0x668>
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	fa93 f3a3 	rbit	r3, r3
 800368c:	61bb      	str	r3, [r7, #24]
  return result;
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d101      	bne.n	800369c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003698:	2320      	movs	r3, #32
 800369a:	e003      	b.n	80036a4 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800369c:	6a3b      	ldr	r3, [r7, #32]
 800369e:	fab3 f383 	clz	r3, r3
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	3301      	adds	r3, #1
 80036a6:	f003 031f 	and.w	r3, r3, #31
 80036aa:	2101      	movs	r1, #1
 80036ac:	fa01 f303 	lsl.w	r3, r1, r3
 80036b0:	ea42 0103 	orr.w	r1, r2, r3
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10d      	bne.n	80036dc <HAL_ADC_ConfigChannel+0x694>
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	0e9b      	lsrs	r3, r3, #26
 80036c6:	3301      	adds	r3, #1
 80036c8:	f003 021f 	and.w	r2, r3, #31
 80036cc:	4613      	mov	r3, r2
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	4413      	add	r3, r2
 80036d2:	3b1e      	subs	r3, #30
 80036d4:	051b      	lsls	r3, r3, #20
 80036d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80036da:	e01d      	b.n	8003718 <HAL_ADC_ConfigChannel+0x6d0>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	fa93 f3a3 	rbit	r3, r3
 80036e8:	60fb      	str	r3, [r7, #12]
  return result;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d103      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80036f4:	2320      	movs	r3, #32
 80036f6:	e005      	b.n	8003704 <HAL_ADC_ConfigChannel+0x6bc>
 80036f8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	fab3 f383 	clz	r3, r3
 8003702:	b2db      	uxtb	r3, r3
 8003704:	3301      	adds	r3, #1
 8003706:	f003 021f 	and.w	r2, r3, #31
 800370a:	4613      	mov	r3, r2
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	4413      	add	r3, r2
 8003710:	3b1e      	subs	r3, #30
 8003712:	051b      	lsls	r3, r3, #20
 8003714:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003718:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800371e:	4619      	mov	r1, r3
 8003720:	f7fe ffc6 	bl	80026b0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	4b3d      	ldr	r3, [pc, #244]	@ (8003820 <HAL_ADC_ConfigChannel+0x7d8>)
 800372a:	4013      	ands	r3, r2
 800372c:	2b00      	cmp	r3, #0
 800372e:	d06c      	beq.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003730:	483c      	ldr	r0, [pc, #240]	@ (8003824 <HAL_ADC_ConfigChannel+0x7dc>)
 8003732:	f7fe fef5 	bl	8002520 <LL_ADC_GetCommonPathInternalCh>
 8003736:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a3a      	ldr	r2, [pc, #232]	@ (8003828 <HAL_ADC_ConfigChannel+0x7e0>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d127      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003744:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003748:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d121      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a35      	ldr	r2, [pc, #212]	@ (800382c <HAL_ADC_ConfigChannel+0x7e4>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d157      	bne.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800375a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800375e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003762:	4619      	mov	r1, r3
 8003764:	482f      	ldr	r0, [pc, #188]	@ (8003824 <HAL_ADC_ConfigChannel+0x7dc>)
 8003766:	f7fe fec8 	bl	80024fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800376a:	4b31      	ldr	r3, [pc, #196]	@ (8003830 <HAL_ADC_ConfigChannel+0x7e8>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	099b      	lsrs	r3, r3, #6
 8003770:	4a30      	ldr	r2, [pc, #192]	@ (8003834 <HAL_ADC_ConfigChannel+0x7ec>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	099b      	lsrs	r3, r3, #6
 8003778:	1c5a      	adds	r2, r3, #1
 800377a:	4613      	mov	r3, r2
 800377c:	005b      	lsls	r3, r3, #1
 800377e:	4413      	add	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003784:	e002      	b.n	800378c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	3b01      	subs	r3, #1
 800378a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d1f9      	bne.n	8003786 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003792:	e03a      	b.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a27      	ldr	r2, [pc, #156]	@ (8003838 <HAL_ADC_ConfigChannel+0x7f0>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d113      	bne.n	80037c6 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800379e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d10d      	bne.n	80037c6 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4a1f      	ldr	r2, [pc, #124]	@ (800382c <HAL_ADC_ConfigChannel+0x7e4>)
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d12a      	bne.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037bc:	4619      	mov	r1, r3
 80037be:	4819      	ldr	r0, [pc, #100]	@ (8003824 <HAL_ADC_ConfigChannel+0x7dc>)
 80037c0:	f7fe fe9b 	bl	80024fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037c4:	e021      	b.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a1c      	ldr	r2, [pc, #112]	@ (800383c <HAL_ADC_ConfigChannel+0x7f4>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d11c      	bne.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d116      	bne.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a12      	ldr	r2, [pc, #72]	@ (800382c <HAL_ADC_ConfigChannel+0x7e4>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d111      	bne.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80037ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80037ee:	4619      	mov	r1, r3
 80037f0:	480c      	ldr	r0, [pc, #48]	@ (8003824 <HAL_ADC_ConfigChannel+0x7dc>)
 80037f2:	f7fe fe82 	bl	80024fa <LL_ADC_SetCommonPathInternalCh>
 80037f6:	e008      	b.n	800380a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037fc:	f043 0220 	orr.w	r2, r3, #32
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003812:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003816:	4618      	mov	r0, r3
 8003818:	37d8      	adds	r7, #216	@ 0xd8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	80080000 	.word	0x80080000
 8003824:	50040300 	.word	0x50040300
 8003828:	c7520000 	.word	0xc7520000
 800382c:	50040000 	.word	0x50040000
 8003830:	2004000c 	.word	0x2004000c
 8003834:	053e2d63 	.word	0x053e2d63
 8003838:	cb840000 	.word	0xcb840000
 800383c:	80000001 	.word	0x80000001

08003840 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003848:	2300      	movs	r3, #0
 800384a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4618      	mov	r0, r3
 8003852:	f7fe fff3 	bl	800283c <LL_ADC_IsEnabled>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d169      	bne.n	8003930 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	4b36      	ldr	r3, [pc, #216]	@ (800393c <ADC_Enable+0xfc>)
 8003864:	4013      	ands	r3, r2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00d      	beq.n	8003886 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800386e:	f043 0210 	orr.w	r2, r3, #16
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800387a:	f043 0201 	orr.w	r2, r3, #1
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003882:	2301      	movs	r3, #1
 8003884:	e055      	b.n	8003932 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4618      	mov	r0, r3
 800388c:	f7fe ffae 	bl	80027ec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003890:	482b      	ldr	r0, [pc, #172]	@ (8003940 <ADC_Enable+0x100>)
 8003892:	f7fe fe45 	bl	8002520 <LL_ADC_GetCommonPathInternalCh>
 8003896:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003898:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800389c:	2b00      	cmp	r3, #0
 800389e:	d013      	beq.n	80038c8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038a0:	4b28      	ldr	r3, [pc, #160]	@ (8003944 <ADC_Enable+0x104>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	099b      	lsrs	r3, r3, #6
 80038a6:	4a28      	ldr	r2, [pc, #160]	@ (8003948 <ADC_Enable+0x108>)
 80038a8:	fba2 2303 	umull	r2, r3, r2, r3
 80038ac:	099b      	lsrs	r3, r3, #6
 80038ae:	1c5a      	adds	r2, r3, #1
 80038b0:	4613      	mov	r3, r2
 80038b2:	005b      	lsls	r3, r3, #1
 80038b4:	4413      	add	r3, r2
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038ba:	e002      	b.n	80038c2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	3b01      	subs	r3, #1
 80038c0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038c2:	68bb      	ldr	r3, [r7, #8]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1f9      	bne.n	80038bc <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80038c8:	f7fe fdd4 	bl	8002474 <HAL_GetTick>
 80038cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038ce:	e028      	b.n	8003922 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fe ffb1 	bl	800283c <LL_ADC_IsEnabled>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d104      	bne.n	80038ea <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4618      	mov	r0, r3
 80038e6:	f7fe ff81 	bl	80027ec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80038ea:	f7fe fdc3 	bl	8002474 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d914      	bls.n	8003922 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b01      	cmp	r3, #1
 8003904:	d00d      	beq.n	8003922 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800390a:	f043 0210 	orr.w	r2, r3, #16
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003916:	f043 0201 	orr.w	r2, r3, #1
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e007      	b.n	8003932 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	2b01      	cmp	r3, #1
 800392e:	d1cf      	bne.n	80038d0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3710      	adds	r7, #16
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	8000003f 	.word	0x8000003f
 8003940:	50040300 	.word	0x50040300
 8003944:	2004000c 	.word	0x2004000c
 8003948:	053e2d63 	.word	0x053e2d63

0800394c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4618      	mov	r0, r3
 800395a:	f7fe ff82 	bl	8002862 <LL_ADC_IsDisableOngoing>
 800395e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f7fe ff69 	bl	800283c <LL_ADC_IsEnabled>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d047      	beq.n	8003a00 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d144      	bne.n	8003a00 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f003 030d 	and.w	r3, r3, #13
 8003980:	2b01      	cmp	r3, #1
 8003982:	d10c      	bne.n	800399e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f7fe ff43 	bl	8002814 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2203      	movs	r2, #3
 8003994:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003996:	f7fe fd6d 	bl	8002474 <HAL_GetTick>
 800399a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800399c:	e029      	b.n	80039f2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a2:	f043 0210 	orr.w	r2, r3, #16
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039ae:	f043 0201 	orr.w	r2, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	e023      	b.n	8003a02 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039ba:	f7fe fd5b 	bl	8002474 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	68bb      	ldr	r3, [r7, #8]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d914      	bls.n	80039f2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00d      	beq.n	80039f2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039da:	f043 0210 	orr.w	r2, r3, #16
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039e6:	f043 0201 	orr.w	r2, r3, #1
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e007      	b.n	8003a02 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1dc      	bne.n	80039ba <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a00:	2300      	movs	r3, #0
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3710      	adds	r7, #16
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b084      	sub	sp, #16
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d14b      	bne.n	8003abc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a28:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d021      	beq.n	8003a82 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fe fde2 	bl	800260c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d032      	beq.n	8003ab4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d12b      	bne.n	8003ab4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d11f      	bne.n	8003ab4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a78:	f043 0201 	orr.w	r2, r3, #1
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a80:	e018      	b.n	8003ab4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f003 0302 	and.w	r3, r3, #2
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d111      	bne.n	8003ab4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d105      	bne.n	8003ab4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aac:	f043 0201 	orr.w	r2, r3, #1
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f7ff fa9f 	bl	8002ff8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003aba:	e00e      	b.n	8003ada <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ac0:	f003 0310 	and.w	r3, r3, #16
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d003      	beq.n	8003ad0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f7ff fab3 	bl	8003034 <HAL_ADC_ErrorCallback>
}
 8003ace:	e004      	b.n	8003ada <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	4798      	blx	r3
}
 8003ada:	bf00      	nop
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aee:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	f7ff fa8b 	bl	800300c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003af6:	bf00      	nop
 8003af8:	3710      	adds	r7, #16
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	b084      	sub	sp, #16
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b10:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b1c:	f043 0204 	orr.w	r2, r3, #4
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f7ff fa85 	bl	8003034 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b2a:	bf00      	nop
 8003b2c:	3710      	adds	r7, #16
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <LL_ADC_StartCalibration>:
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]
 8003b3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003b44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	609a      	str	r2, [r3, #8]
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <LL_ADC_IsCalibrationOnGoing>:
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b78:	d101      	bne.n	8003b7e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e000      	b.n	8003b80 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003b96:	2300      	movs	r3, #0
 8003b98:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d101      	bne.n	8003ba8 <HAL_ADCEx_Calibration_Start+0x1c>
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	e04d      	b.n	8003c44 <HAL_ADCEx_Calibration_Start+0xb8>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7ff fecb 	bl	800394c <ADC_Disable>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003bba:	7bfb      	ldrb	r3, [r7, #15]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d136      	bne.n	8003c2e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003bc8:	f023 0302 	bic.w	r3, r3, #2
 8003bcc:	f043 0202 	orr.w	r2, r3, #2
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	6839      	ldr	r1, [r7, #0]
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f7ff ffa9 	bl	8003b32 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003be0:	e014      	b.n	8003c0c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	3301      	adds	r3, #1
 8003be6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003bee:	d30d      	bcc.n	8003c0c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bf4:	f023 0312 	bic.w	r3, r3, #18
 8003bf8:	f043 0210 	orr.w	r2, r3, #16
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e01b      	b.n	8003c44 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7ff ffa7 	bl	8003b64 <LL_ADC_IsCalibrationOnGoing>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1e2      	bne.n	8003be2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c20:	f023 0303 	bic.w	r3, r3, #3
 8003c24:	f043 0201 	orr.w	r2, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003c2c:	e005      	b.n	8003c3a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c32:	f043 0210 	orr.w	r2, r3, #16
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003c42:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003c54:	bf00      	nop
 8003c56:	370c      	adds	r7, #12
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5e:	4770      	bx	lr

08003c60 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003c7c:	bf00      	nop
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f003 0307 	and.w	r3, r3, #7
 8003cbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8003cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cc6:	68ba      	ldr	r2, [r7, #8]
 8003cc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ccc:	4013      	ands	r3, r2
 8003cce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ce2:	4a04      	ldr	r2, [pc, #16]	@ (8003cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	60d3      	str	r3, [r2, #12]
}
 8003ce8:	bf00      	nop
 8003cea:	3714      	adds	r7, #20
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr
 8003cf4:	e000ed00 	.word	0xe000ed00

08003cf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cfc:	4b04      	ldr	r3, [pc, #16]	@ (8003d10 <__NVIC_GetPriorityGrouping+0x18>)
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	0a1b      	lsrs	r3, r3, #8
 8003d02:	f003 0307 	and.w	r3, r3, #7
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	e000ed00 	.word	0xe000ed00

08003d14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	db0b      	blt.n	8003d3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	f003 021f 	and.w	r2, r3, #31
 8003d2c:	4907      	ldr	r1, [pc, #28]	@ (8003d4c <__NVIC_EnableIRQ+0x38>)
 8003d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d32:	095b      	lsrs	r3, r3, #5
 8003d34:	2001      	movs	r0, #1
 8003d36:	fa00 f202 	lsl.w	r2, r0, r2
 8003d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	e000e100 	.word	0xe000e100

08003d50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	4603      	mov	r3, r0
 8003d58:	6039      	str	r1, [r7, #0]
 8003d5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	db0a      	blt.n	8003d7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	490c      	ldr	r1, [pc, #48]	@ (8003d9c <__NVIC_SetPriority+0x4c>)
 8003d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6e:	0112      	lsls	r2, r2, #4
 8003d70:	b2d2      	uxtb	r2, r2
 8003d72:	440b      	add	r3, r1
 8003d74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d78:	e00a      	b.n	8003d90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	b2da      	uxtb	r2, r3
 8003d7e:	4908      	ldr	r1, [pc, #32]	@ (8003da0 <__NVIC_SetPriority+0x50>)
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	f003 030f 	and.w	r3, r3, #15
 8003d86:	3b04      	subs	r3, #4
 8003d88:	0112      	lsls	r2, r2, #4
 8003d8a:	b2d2      	uxtb	r2, r2
 8003d8c:	440b      	add	r3, r1
 8003d8e:	761a      	strb	r2, [r3, #24]
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr
 8003d9c:	e000e100 	.word	0xe000e100
 8003da0:	e000ed00 	.word	0xe000ed00

08003da4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b089      	sub	sp, #36	@ 0x24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	f003 0307 	and.w	r3, r3, #7
 8003db6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f1c3 0307 	rsb	r3, r3, #7
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	bf28      	it	cs
 8003dc2:	2304      	movcs	r3, #4
 8003dc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	3304      	adds	r3, #4
 8003dca:	2b06      	cmp	r3, #6
 8003dcc:	d902      	bls.n	8003dd4 <NVIC_EncodePriority+0x30>
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	3b03      	subs	r3, #3
 8003dd2:	e000      	b.n	8003dd6 <NVIC_EncodePriority+0x32>
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	fa02 f303 	lsl.w	r3, r2, r3
 8003de2:	43da      	mvns	r2, r3
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	401a      	ands	r2, r3
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dec:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	fa01 f303 	lsl.w	r3, r1, r3
 8003df6:	43d9      	mvns	r1, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dfc:	4313      	orrs	r3, r2
         );
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3724      	adds	r7, #36	@ 0x24
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr
	...

08003e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3b01      	subs	r3, #1
 8003e18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e1c:	d301      	bcc.n	8003e22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e00f      	b.n	8003e42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e22:	4a0a      	ldr	r2, [pc, #40]	@ (8003e4c <SysTick_Config+0x40>)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3b01      	subs	r3, #1
 8003e28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e2a:	210f      	movs	r1, #15
 8003e2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003e30:	f7ff ff8e 	bl	8003d50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e34:	4b05      	ldr	r3, [pc, #20]	@ (8003e4c <SysTick_Config+0x40>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e3a:	4b04      	ldr	r3, [pc, #16]	@ (8003e4c <SysTick_Config+0x40>)
 8003e3c:	2207      	movs	r2, #7
 8003e3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e40:	2300      	movs	r3, #0
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3708      	adds	r7, #8
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	e000e010 	.word	0xe000e010

08003e50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff ff29 	bl	8003cb0 <__NVIC_SetPriorityGrouping>
}
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}

08003e66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e66:	b580      	push	{r7, lr}
 8003e68:	b086      	sub	sp, #24
 8003e6a:	af00      	add	r7, sp, #0
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	607a      	str	r2, [r7, #4]
 8003e72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e74:	2300      	movs	r3, #0
 8003e76:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003e78:	f7ff ff3e 	bl	8003cf8 <__NVIC_GetPriorityGrouping>
 8003e7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	68b9      	ldr	r1, [r7, #8]
 8003e82:	6978      	ldr	r0, [r7, #20]
 8003e84:	f7ff ff8e 	bl	8003da4 <NVIC_EncodePriority>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e8e:	4611      	mov	r1, r2
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7ff ff5d 	bl	8003d50 <__NVIC_SetPriority>
}
 8003e96:	bf00      	nop
 8003e98:	3718      	adds	r7, #24
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ea8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff ff31 	bl	8003d14 <__NVIC_EnableIRQ>
}
 8003eb2:	bf00      	nop
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b082      	sub	sp, #8
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7ff ffa2 	bl	8003e0c <SysTick_Config>
 8003ec8:	4603      	mov	r3, r0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b082      	sub	sp, #8
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e014      	b.n	8003f0e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	791b      	ldrb	r3, [r3, #4]
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d105      	bne.n	8003efa <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f7fd fe2f 	bl	8001b58 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2202      	movs	r2, #2
 8003efe:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003f0c:	2300      	movs	r3, #0
}
 8003f0e:	4618      	mov	r0, r3
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}
	...

08003f18 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
 8003f24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	795b      	ldrb	r3, [r3, #5]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d101      	bne.n	8003f36 <HAL_DAC_Start_DMA+0x1e>
 8003f32:	2302      	movs	r3, #2
 8003f34:	e0ab      	b.n	800408e <HAL_DAC_Start_DMA+0x176>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2202      	movs	r2, #2
 8003f40:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d12f      	bne.n	8003fa8 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	4a52      	ldr	r2, [pc, #328]	@ (8004098 <HAL_DAC_Start_DMA+0x180>)
 8003f4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	4a51      	ldr	r2, [pc, #324]	@ (800409c <HAL_DAC_Start_DMA+0x184>)
 8003f56:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	4a50      	ldr	r2, [pc, #320]	@ (80040a0 <HAL_DAC_Start_DMA+0x188>)
 8003f5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003f6e:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003f70:	6a3b      	ldr	r3, [r7, #32]
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d013      	beq.n	8003f9e <HAL_DAC_Start_DMA+0x86>
 8003f76:	6a3b      	ldr	r3, [r7, #32]
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d845      	bhi.n	8004008 <HAL_DAC_Start_DMA+0xf0>
 8003f7c:	6a3b      	ldr	r3, [r7, #32]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_DAC_Start_DMA+0x72>
 8003f82:	6a3b      	ldr	r3, [r7, #32]
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d005      	beq.n	8003f94 <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8003f88:	e03e      	b.n	8004008 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	3308      	adds	r3, #8
 8003f90:	613b      	str	r3, [r7, #16]
        break;
 8003f92:	e03c      	b.n	800400e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	330c      	adds	r3, #12
 8003f9a:	613b      	str	r3, [r7, #16]
        break;
 8003f9c:	e037      	b.n	800400e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	3310      	adds	r3, #16
 8003fa4:	613b      	str	r3, [r7, #16]
        break;
 8003fa6:	e032      	b.n	800400e <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	4a3d      	ldr	r2, [pc, #244]	@ (80040a4 <HAL_DAC_Start_DMA+0x18c>)
 8003fae:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	4a3c      	ldr	r2, [pc, #240]	@ (80040a8 <HAL_DAC_Start_DMA+0x190>)
 8003fb6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	4a3b      	ldr	r2, [pc, #236]	@ (80040ac <HAL_DAC_Start_DMA+0x194>)
 8003fbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003fce:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003fd0:	6a3b      	ldr	r3, [r7, #32]
 8003fd2:	2b08      	cmp	r3, #8
 8003fd4:	d013      	beq.n	8003ffe <HAL_DAC_Start_DMA+0xe6>
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	2b08      	cmp	r3, #8
 8003fda:	d817      	bhi.n	800400c <HAL_DAC_Start_DMA+0xf4>
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_DAC_Start_DMA+0xd2>
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	2b04      	cmp	r3, #4
 8003fe6:	d005      	beq.n	8003ff4 <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8003fe8:	e010      	b.n	800400c <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	3314      	adds	r3, #20
 8003ff0:	613b      	str	r3, [r7, #16]
        break;
 8003ff2:	e00c      	b.n	800400e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	3318      	adds	r3, #24
 8003ffa:	613b      	str	r3, [r7, #16]
        break;
 8003ffc:	e007      	b.n	800400e <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	331c      	adds	r3, #28
 8004004:	613b      	str	r3, [r7, #16]
        break;
 8004006:	e002      	b.n	800400e <HAL_DAC_Start_DMA+0xf6>
        break;
 8004008:	bf00      	nop
 800400a:	e000      	b.n	800400e <HAL_DAC_Start_DMA+0xf6>
        break;
 800400c:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d111      	bne.n	8004038 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004022:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6898      	ldr	r0, [r3, #8]
 8004028:	6879      	ldr	r1, [r7, #4]
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	f000 fac7 	bl	80045c0 <HAL_DMA_Start_IT>
 8004032:	4603      	mov	r3, r0
 8004034:	75fb      	strb	r3, [r7, #23]
 8004036:	e010      	b.n	800405a <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004046:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	68d8      	ldr	r0, [r3, #12]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	f000 fab5 	bl	80045c0 <HAL_DMA_Start_IT>
 8004056:	4603      	mov	r3, r0
 8004058:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8004060:	7dfb      	ldrb	r3, [r7, #23]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10c      	bne.n	8004080 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	6819      	ldr	r1, [r3, #0]
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	f003 0310 	and.w	r3, r3, #16
 8004072:	2201      	movs	r2, #1
 8004074:	409a      	lsls	r2, r3
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	601a      	str	r2, [r3, #0]
 800407e:	e005      	b.n	800408c <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	691b      	ldr	r3, [r3, #16]
 8004084:	f043 0204 	orr.w	r2, r3, #4
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 800408c:	7dfb      	ldrb	r3, [r7, #23]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3718      	adds	r7, #24
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	0800435d 	.word	0x0800435d
 800409c:	0800437f 	.word	0x0800437f
 80040a0:	0800439b 	.word	0x0800439b
 80040a4:	08004405 	.word	0x08004405
 80040a8:	08004427 	.word	0x08004427
 80040ac:	08004443 	.word	0x08004443

080040b0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b088      	sub	sp, #32
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80040d0:	2300      	movs	r3, #0
 80040d2:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	795b      	ldrb	r3, [r3, #5]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_DAC_ConfigChannel+0x1c>
 80040dc:	2302      	movs	r3, #2
 80040de:	e137      	b.n	8004350 <HAL_DAC_ConfigChannel+0x28c>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2201      	movs	r2, #1
 80040e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2202      	movs	r2, #2
 80040ea:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	2b04      	cmp	r3, #4
 80040f2:	f040 8081 	bne.w	80041f8 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80040f6:	f7fe f9bd 	bl	8002474 <HAL_GetTick>
 80040fa:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d140      	bne.n	8004184 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004102:	e018      	b.n	8004136 <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004104:	f7fe f9b6 	bl	8002474 <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b01      	cmp	r3, #1
 8004110:	d911      	bls.n	8004136 <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004118:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00a      	beq.n	8004136 <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	691b      	ldr	r3, [r3, #16]
 8004124:	f043 0208 	orr.w	r2, r3, #8
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2203      	movs	r2, #3
 8004130:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e10c      	b.n	8004350 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d1df      	bne.n	8004104 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8004144:	2001      	movs	r0, #1
 8004146:	f7fe f9a1 	bl	800248c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	68ba      	ldr	r2, [r7, #8]
 8004150:	69d2      	ldr	r2, [r2, #28]
 8004152:	641a      	str	r2, [r3, #64]	@ 0x40
 8004154:	e023      	b.n	800419e <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004156:	f7fe f98d 	bl	8002474 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b01      	cmp	r3, #1
 8004162:	d90f      	bls.n	8004184 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800416a:	2b00      	cmp	r3, #0
 800416c:	da0a      	bge.n	8004184 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	f043 0208 	orr.w	r2, r3, #8
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2203      	movs	r2, #3
 800417e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e0e5      	b.n	8004350 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800418a:	2b00      	cmp	r3, #0
 800418c:	dbe3      	blt.n	8004156 <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 800418e:	2001      	movs	r0, #1
 8004190:	f7fe f97c 	bl	800248c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68ba      	ldr	r2, [r7, #8]
 800419a:	69d2      	ldr	r2, [r2, #28]
 800419c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f003 0310 	and.w	r3, r3, #16
 80041aa:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80041ae:	fa01 f303 	lsl.w	r3, r1, r3
 80041b2:	43db      	mvns	r3, r3
 80041b4:	ea02 0103 	and.w	r1, r2, r3
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	6a1a      	ldr	r2, [r3, #32]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f003 0310 	and.w	r3, r3, #16
 80041c2:	409a      	lsls	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f003 0310 	and.w	r3, r3, #16
 80041d8:	21ff      	movs	r1, #255	@ 0xff
 80041da:	fa01 f303 	lsl.w	r3, r1, r3
 80041de:	43db      	mvns	r3, r3
 80041e0:	ea02 0103 	and.w	r1, r2, r3
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f003 0310 	and.w	r3, r3, #16
 80041ee:	409a      	lsls	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d11d      	bne.n	800423c <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004206:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f003 0310 	and.w	r3, r3, #16
 800420e:	221f      	movs	r2, #31
 8004210:	fa02 f303 	lsl.w	r3, r2, r3
 8004214:	43db      	mvns	r3, r3
 8004216:	69fa      	ldr	r2, [r7, #28]
 8004218:	4013      	ands	r3, r2
 800421a:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f003 0310 	and.w	r3, r3, #16
 8004228:	697a      	ldr	r2, [r7, #20]
 800422a:	fa02 f303 	lsl.w	r3, r2, r3
 800422e:	69fa      	ldr	r2, [r7, #28]
 8004230:	4313      	orrs	r3, r2
 8004232:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	69fa      	ldr	r2, [r7, #28]
 800423a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004242:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f003 0310 	and.w	r3, r3, #16
 800424a:	2207      	movs	r2, #7
 800424c:	fa02 f303 	lsl.w	r3, r2, r3
 8004250:	43db      	mvns	r3, r3
 8004252:	69fa      	ldr	r2, [r7, #28]
 8004254:	4013      	ands	r3, r2
 8004256:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	685a      	ldr	r2, [r3, #4]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	431a      	orrs	r2, r3
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	691b      	ldr	r3, [r3, #16]
 8004266:	4313      	orrs	r3, r2
 8004268:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f003 0310 	and.w	r3, r3, #16
 8004270:	697a      	ldr	r2, [r7, #20]
 8004272:	fa02 f303 	lsl.w	r3, r2, r3
 8004276:	69fa      	ldr	r2, [r7, #28]
 8004278:	4313      	orrs	r3, r2
 800427a:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	69fa      	ldr	r2, [r7, #28]
 8004282:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6819      	ldr	r1, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f003 0310 	and.w	r3, r3, #16
 8004290:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	43da      	mvns	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	400a      	ands	r2, r1
 80042a0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	43db      	mvns	r3, r3
 80042ba:	69fa      	ldr	r2, [r7, #28]
 80042bc:	4013      	ands	r3, r2
 80042be:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f003 0310 	and.w	r3, r3, #16
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	69fa      	ldr	r2, [r7, #28]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042e0:	d104      	bne.n	80042ec <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042e8:	61fb      	str	r3, [r7, #28]
 80042ea:	e018      	b.n	800431e <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d104      	bne.n	80042fe <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80042fa:	61fb      	str	r3, [r7, #28]
 80042fc:	e00f      	b.n	800431e <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80042fe:	f001 fc5b 	bl	8005bb8 <HAL_RCC_GetHCLKFreq>
 8004302:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	4a14      	ldr	r2, [pc, #80]	@ (8004358 <HAL_DAC_ConfigChannel+0x294>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d904      	bls.n	8004316 <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004312:	61fb      	str	r3, [r7, #28]
 8004314:	e003      	b.n	800431e <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800431c:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	69fa      	ldr	r2, [r7, #28]
 8004324:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6819      	ldr	r1, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f003 0310 	and.w	r3, r3, #16
 8004332:	22c0      	movs	r2, #192	@ 0xc0
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	43da      	mvns	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	400a      	ands	r2, r1
 8004340:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2201      	movs	r2, #1
 8004346:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3720      	adds	r7, #32
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	04c4b400 	.word	0x04c4b400

0800435c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004368:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800436a:	68f8      	ldr	r0, [r7, #12]
 800436c:	f7fd fa06 	bl	800177c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2201      	movs	r2, #1
 8004374:	711a      	strb	r2, [r3, #4]
}
 8004376:	bf00      	nop
 8004378:	3710      	adds	r7, #16
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}

0800437e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800437e:	b580      	push	{r7, lr}
 8004380:	b084      	sub	sp, #16
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f7fd f9d5 	bl	800173c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004392:	bf00      	nop
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800439a:	b580      	push	{r7, lr}
 800439c:	b084      	sub	sp, #16
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	f043 0204 	orr.w	r2, r3, #4
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80043b4:	68f8      	ldr	r0, [r7, #12]
 80043b6:	f7ff fe7b 	bl	80040b0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2201      	movs	r2, #1
 80043be:	711a      	strb	r2, [r3, #4]
}
 80043c0:	bf00      	nop
 80043c2:	3710      	adds	r7, #16
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f7ff ffd8 	bl	80043c8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2201      	movs	r2, #1
 800441c:	711a      	strb	r2, [r3, #4]
}
 800441e:	bf00      	nop
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b084      	sub	sp, #16
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004432:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f7ff ffd1 	bl	80043dc <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800443a:	bf00      	nop
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b084      	sub	sp, #16
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800444e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	691b      	ldr	r3, [r3, #16]
 8004454:	f043 0204 	orr.w	r2, r3, #4
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800445c:	68f8      	ldr	r0, [r7, #12]
 800445e:	f7ff ffc7 	bl	80043f0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2201      	movs	r2, #1
 8004466:	711a      	strb	r2, [r3, #4]
}
 8004468:	bf00      	nop
 800446a:	3710      	adds	r7, #16
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e08d      	b.n	800459e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	4b47      	ldr	r3, [pc, #284]	@ (80045a8 <HAL_DMA_Init+0x138>)
 800448a:	429a      	cmp	r2, r3
 800448c:	d80f      	bhi.n	80044ae <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	461a      	mov	r2, r3
 8004494:	4b45      	ldr	r3, [pc, #276]	@ (80045ac <HAL_DMA_Init+0x13c>)
 8004496:	4413      	add	r3, r2
 8004498:	4a45      	ldr	r2, [pc, #276]	@ (80045b0 <HAL_DMA_Init+0x140>)
 800449a:	fba2 2303 	umull	r2, r3, r2, r3
 800449e:	091b      	lsrs	r3, r3, #4
 80044a0:	009a      	lsls	r2, r3, #2
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a42      	ldr	r2, [pc, #264]	@ (80045b4 <HAL_DMA_Init+0x144>)
 80044aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80044ac:	e00e      	b.n	80044cc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	461a      	mov	r2, r3
 80044b4:	4b40      	ldr	r3, [pc, #256]	@ (80045b8 <HAL_DMA_Init+0x148>)
 80044b6:	4413      	add	r3, r2
 80044b8:	4a3d      	ldr	r2, [pc, #244]	@ (80045b0 <HAL_DMA_Init+0x140>)
 80044ba:	fba2 2303 	umull	r2, r3, r2, r3
 80044be:	091b      	lsrs	r3, r3, #4
 80044c0:	009a      	lsls	r2, r3, #2
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a3c      	ldr	r2, [pc, #240]	@ (80045bc <HAL_DMA_Init+0x14c>)
 80044ca:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2202      	movs	r2, #2
 80044d0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80044e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80044f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004508:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004510:	68fa      	ldr	r2, [r7, #12]
 8004512:	4313      	orrs	r3, r2
 8004514:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fa72 	bl	8004a08 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800452c:	d102      	bne.n	8004534 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800453c:	b2d2      	uxtb	r2, r2
 800453e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004548:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d010      	beq.n	8004574 <HAL_DMA_Init+0x104>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	2b04      	cmp	r3, #4
 8004558:	d80c      	bhi.n	8004574 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f000 fa92 	bl	8004a84 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004564:	2200      	movs	r2, #0
 8004566:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004570:	605a      	str	r2, [r3, #4]
 8004572:	e008      	b.n	8004586 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800459c:	2300      	movs	r3, #0
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	40020407 	.word	0x40020407
 80045ac:	bffdfff8 	.word	0xbffdfff8
 80045b0:	cccccccd 	.word	0xcccccccd
 80045b4:	40020000 	.word	0x40020000
 80045b8:	bffdfbf8 	.word	0xbffdfbf8
 80045bc:	40020400 	.word	0x40020400

080045c0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
 80045cc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045ce:	2300      	movs	r3, #0
 80045d0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d101      	bne.n	80045e0 <HAL_DMA_Start_IT+0x20>
 80045dc:	2302      	movs	r3, #2
 80045de:	e066      	b.n	80046ae <HAL_DMA_Start_IT+0xee>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b01      	cmp	r3, #1
 80045f2:	d155      	bne.n	80046a0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2202      	movs	r2, #2
 80045f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f022 0201 	bic.w	r2, r2, #1
 8004610:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	68b9      	ldr	r1, [r7, #8]
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f9b6 	bl	800498a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004622:	2b00      	cmp	r3, #0
 8004624:	d008      	beq.n	8004638 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f042 020e 	orr.w	r2, r2, #14
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	e00f      	b.n	8004658 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f022 0204 	bic.w	r2, r2, #4
 8004646:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f042 020a 	orr.w	r2, r2, #10
 8004656:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d007      	beq.n	8004676 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004670:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004674:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800467a:	2b00      	cmp	r3, #0
 800467c:	d007      	beq.n	800468e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004688:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800468c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f042 0201 	orr.w	r2, r2, #1
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	e005      	b.n	80046ac <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80046a8:	2302      	movs	r3, #2
 80046aa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80046ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3718      	adds	r7, #24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b085      	sub	sp, #20
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046be:	2300      	movs	r3, #0
 80046c0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d008      	beq.n	80046e0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2204      	movs	r2, #4
 80046d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	e040      	b.n	8004762 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f022 020e 	bic.w	r2, r2, #14
 80046ee:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046fe:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f022 0201 	bic.w	r2, r2, #1
 800470e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004714:	f003 021c 	and.w	r2, r3, #28
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800471c:	2101      	movs	r1, #1
 800471e:	fa01 f202 	lsl.w	r2, r1, r2
 8004722:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800472c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004732:	2b00      	cmp	r3, #0
 8004734:	d00c      	beq.n	8004750 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004740:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004744:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800474e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004760:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004762:	4618      	mov	r0, r3
 8004764:	3714      	adds	r7, #20
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr

0800476e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b084      	sub	sp, #16
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004776:	2300      	movs	r3, #0
 8004778:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b02      	cmp	r3, #2
 8004784:	d005      	beq.n	8004792 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2204      	movs	r2, #4
 800478a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800478c:	2301      	movs	r3, #1
 800478e:	73fb      	strb	r3, [r7, #15]
 8004790:	e047      	b.n	8004822 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 020e 	bic.w	r2, r2, #14
 80047a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f022 0201 	bic.w	r2, r2, #1
 80047b0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c6:	f003 021c 	and.w	r2, r3, #28
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ce:	2101      	movs	r1, #1
 80047d0:	fa01 f202 	lsl.w	r2, r1, r2
 80047d4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047da:	687a      	ldr	r2, [r7, #4]
 80047dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80047de:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00c      	beq.n	8004802 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047f6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004800:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004816:	2b00      	cmp	r3, #0
 8004818:	d003      	beq.n	8004822 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	4798      	blx	r3
    }
  }
  return status;
 8004822:	7bfb      	ldrb	r3, [r7, #15]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004848:	f003 031c 	and.w	r3, r3, #28
 800484c:	2204      	movs	r2, #4
 800484e:	409a      	lsls	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4013      	ands	r3, r2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d026      	beq.n	80048a6 <HAL_DMA_IRQHandler+0x7a>
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f003 0304 	and.w	r3, r3, #4
 800485e:	2b00      	cmp	r3, #0
 8004860:	d021      	beq.n	80048a6 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0320 	and.w	r3, r3, #32
 800486c:	2b00      	cmp	r3, #0
 800486e:	d107      	bne.n	8004880 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f022 0204 	bic.w	r2, r2, #4
 800487e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004884:	f003 021c 	and.w	r2, r3, #28
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800488c:	2104      	movs	r1, #4
 800488e:	fa01 f202 	lsl.w	r2, r1, r2
 8004892:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004898:	2b00      	cmp	r3, #0
 800489a:	d071      	beq.n	8004980 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80048a4:	e06c      	b.n	8004980 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048aa:	f003 031c 	and.w	r3, r3, #28
 80048ae:	2202      	movs	r2, #2
 80048b0:	409a      	lsls	r2, r3
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	4013      	ands	r3, r2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d02e      	beq.n	8004918 <HAL_DMA_IRQHandler+0xec>
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	f003 0302 	and.w	r3, r3, #2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d029      	beq.n	8004918 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0320 	and.w	r3, r3, #32
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10b      	bne.n	80048ea <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 020a 	bic.w	r2, r2, #10
 80048e0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048ee:	f003 021c 	and.w	r2, r3, #28
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f6:	2102      	movs	r1, #2
 80048f8:	fa01 f202 	lsl.w	r2, r1, r2
 80048fc:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490a:	2b00      	cmp	r3, #0
 800490c:	d038      	beq.n	8004980 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004916:	e033      	b.n	8004980 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800491c:	f003 031c 	and.w	r3, r3, #28
 8004920:	2208      	movs	r2, #8
 8004922:	409a      	lsls	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	4013      	ands	r3, r2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d02a      	beq.n	8004982 <HAL_DMA_IRQHandler+0x156>
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f003 0308 	and.w	r3, r3, #8
 8004932:	2b00      	cmp	r3, #0
 8004934:	d025      	beq.n	8004982 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 020e 	bic.w	r2, r2, #14
 8004944:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800494a:	f003 021c 	and.w	r2, r3, #28
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	2101      	movs	r1, #1
 8004954:	fa01 f202 	lsl.w	r2, r1, r2
 8004958:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2201      	movs	r2, #1
 800495e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004974:	2b00      	cmp	r3, #0
 8004976:	d004      	beq.n	8004982 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004980:	bf00      	nop
 8004982:	bf00      	nop
}
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800498a:	b480      	push	{r7}
 800498c:	b085      	sub	sp, #20
 800498e:	af00      	add	r7, sp, #0
 8004990:	60f8      	str	r0, [r7, #12]
 8004992:	60b9      	str	r1, [r7, #8]
 8004994:	607a      	str	r2, [r7, #4]
 8004996:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80049a0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d004      	beq.n	80049b4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80049b2:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b8:	f003 021c 	and.w	r2, r3, #28
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049c0:	2101      	movs	r1, #1
 80049c2:	fa01 f202 	lsl.w	r2, r1, r2
 80049c6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	2b10      	cmp	r3, #16
 80049d6:	d108      	bne.n	80049ea <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80049e8:	e007      	b.n	80049fa <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68ba      	ldr	r2, [r7, #8]
 80049f0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	60da      	str	r2, [r3, #12]
}
 80049fa:	bf00      	nop
 80049fc:	3714      	adds	r7, #20
 80049fe:	46bd      	mov	sp, r7
 8004a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a04:	4770      	bx	lr
	...

08004a08 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b085      	sub	sp, #20
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	461a      	mov	r2, r3
 8004a16:	4b17      	ldr	r3, [pc, #92]	@ (8004a74 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d80a      	bhi.n	8004a32 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a20:	089b      	lsrs	r3, r3, #2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004a28:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6493      	str	r3, [r2, #72]	@ 0x48
 8004a30:	e007      	b.n	8004a42 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a36:	089b      	lsrs	r3, r3, #2
 8004a38:	009a      	lsls	r2, r3, #2
 8004a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8004a78 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004a3c:	4413      	add	r3, r2
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	3b08      	subs	r3, #8
 8004a4a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a7c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a50:	091b      	lsrs	r3, r3, #4
 8004a52:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a0a      	ldr	r2, [pc, #40]	@ (8004a80 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004a58:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f003 031f 	and.w	r3, r3, #31
 8004a60:	2201      	movs	r2, #1
 8004a62:	409a      	lsls	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004a68:	bf00      	nop
 8004a6a:	3714      	adds	r7, #20
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	4770      	bx	lr
 8004a74:	40020407 	.word	0x40020407
 8004a78:	4002081c 	.word	0x4002081c
 8004a7c:	cccccccd 	.word	0xcccccccd
 8004a80:	40020880 	.word	0x40020880

08004a84 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	b2db      	uxtb	r3, r3
 8004a92:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004a98:	4413      	add	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a08      	ldr	r2, [pc, #32]	@ (8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004aa6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3b01      	subs	r3, #1
 8004aac:	f003 0303 	and.w	r3, r3, #3
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	409a      	lsls	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004ab8:	bf00      	nop
 8004aba:	3714      	adds	r7, #20
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr
 8004ac4:	1000823f 	.word	0x1000823f
 8004ac8:	40020940 	.word	0x40020940

08004acc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b087      	sub	sp, #28
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
 8004ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ada:	e166      	b.n	8004daa <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	f000 8158 	beq.w	8004da4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f003 0303 	and.w	r3, r3, #3
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d005      	beq.n	8004b0c <HAL_GPIO_Init+0x40>
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f003 0303 	and.w	r3, r3, #3
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d130      	bne.n	8004b6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	2203      	movs	r2, #3
 8004b18:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1c:	43db      	mvns	r3, r3
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4013      	ands	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	68da      	ldr	r2, [r3, #12]
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	005b      	lsls	r3, r3, #1
 8004b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	693a      	ldr	r2, [r7, #16]
 8004b3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b42:	2201      	movs	r2, #1
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4a:	43db      	mvns	r3, r3
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	4013      	ands	r3, r2
 8004b50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	091b      	lsrs	r3, r3, #4
 8004b58:	f003 0201 	and.w	r2, r3, #1
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d017      	beq.n	8004baa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	2203      	movs	r2, #3
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4013      	ands	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	689a      	ldr	r2, [r3, #8]
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	005b      	lsls	r3, r3, #1
 8004b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d123      	bne.n	8004bfe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	08da      	lsrs	r2, r3, #3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	3208      	adds	r2, #8
 8004bbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	f003 0307 	and.w	r3, r3, #7
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	220f      	movs	r2, #15
 8004bce:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd2:	43db      	mvns	r3, r3
 8004bd4:	693a      	ldr	r2, [r7, #16]
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f003 0307 	and.w	r3, r3, #7
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bea:	693a      	ldr	r2, [r7, #16]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	08da      	lsrs	r2, r3, #3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	3208      	adds	r2, #8
 8004bf8:	6939      	ldr	r1, [r7, #16]
 8004bfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	005b      	lsls	r3, r3, #1
 8004c08:	2203      	movs	r2, #3
 8004c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0e:	43db      	mvns	r3, r3
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	4013      	ands	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f003 0203 	and.w	r2, r3, #3
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	fa02 f303 	lsl.w	r3, r2, r3
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	f000 80b2 	beq.w	8004da4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c40:	4b61      	ldr	r3, [pc, #388]	@ (8004dc8 <HAL_GPIO_Init+0x2fc>)
 8004c42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c44:	4a60      	ldr	r2, [pc, #384]	@ (8004dc8 <HAL_GPIO_Init+0x2fc>)
 8004c46:	f043 0301 	orr.w	r3, r3, #1
 8004c4a:	6613      	str	r3, [r2, #96]	@ 0x60
 8004c4c:	4b5e      	ldr	r3, [pc, #376]	@ (8004dc8 <HAL_GPIO_Init+0x2fc>)
 8004c4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c50:	f003 0301 	and.w	r3, r3, #1
 8004c54:	60bb      	str	r3, [r7, #8]
 8004c56:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004c58:	4a5c      	ldr	r2, [pc, #368]	@ (8004dcc <HAL_GPIO_Init+0x300>)
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	089b      	lsrs	r3, r3, #2
 8004c5e:	3302      	adds	r3, #2
 8004c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c64:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	f003 0303 	and.w	r3, r3, #3
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	220f      	movs	r2, #15
 8004c70:	fa02 f303 	lsl.w	r3, r2, r3
 8004c74:	43db      	mvns	r3, r3
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004c82:	d02b      	beq.n	8004cdc <HAL_GPIO_Init+0x210>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a52      	ldr	r2, [pc, #328]	@ (8004dd0 <HAL_GPIO_Init+0x304>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d025      	beq.n	8004cd8 <HAL_GPIO_Init+0x20c>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a51      	ldr	r2, [pc, #324]	@ (8004dd4 <HAL_GPIO_Init+0x308>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d01f      	beq.n	8004cd4 <HAL_GPIO_Init+0x208>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	4a50      	ldr	r2, [pc, #320]	@ (8004dd8 <HAL_GPIO_Init+0x30c>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d019      	beq.n	8004cd0 <HAL_GPIO_Init+0x204>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	4a4f      	ldr	r2, [pc, #316]	@ (8004ddc <HAL_GPIO_Init+0x310>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d013      	beq.n	8004ccc <HAL_GPIO_Init+0x200>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a4e      	ldr	r2, [pc, #312]	@ (8004de0 <HAL_GPIO_Init+0x314>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d00d      	beq.n	8004cc8 <HAL_GPIO_Init+0x1fc>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a4d      	ldr	r2, [pc, #308]	@ (8004de4 <HAL_GPIO_Init+0x318>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d007      	beq.n	8004cc4 <HAL_GPIO_Init+0x1f8>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a4c      	ldr	r2, [pc, #304]	@ (8004de8 <HAL_GPIO_Init+0x31c>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d101      	bne.n	8004cc0 <HAL_GPIO_Init+0x1f4>
 8004cbc:	2307      	movs	r3, #7
 8004cbe:	e00e      	b.n	8004cde <HAL_GPIO_Init+0x212>
 8004cc0:	2308      	movs	r3, #8
 8004cc2:	e00c      	b.n	8004cde <HAL_GPIO_Init+0x212>
 8004cc4:	2306      	movs	r3, #6
 8004cc6:	e00a      	b.n	8004cde <HAL_GPIO_Init+0x212>
 8004cc8:	2305      	movs	r3, #5
 8004cca:	e008      	b.n	8004cde <HAL_GPIO_Init+0x212>
 8004ccc:	2304      	movs	r3, #4
 8004cce:	e006      	b.n	8004cde <HAL_GPIO_Init+0x212>
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e004      	b.n	8004cde <HAL_GPIO_Init+0x212>
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	e002      	b.n	8004cde <HAL_GPIO_Init+0x212>
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e000      	b.n	8004cde <HAL_GPIO_Init+0x212>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	697a      	ldr	r2, [r7, #20]
 8004ce0:	f002 0203 	and.w	r2, r2, #3
 8004ce4:	0092      	lsls	r2, r2, #2
 8004ce6:	4093      	lsls	r3, r2
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004cee:	4937      	ldr	r1, [pc, #220]	@ (8004dcc <HAL_GPIO_Init+0x300>)
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	089b      	lsrs	r3, r3, #2
 8004cf4:	3302      	adds	r3, #2
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8004dec <HAL_GPIO_Init+0x320>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	43db      	mvns	r3, r3
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d003      	beq.n	8004d20 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004d20:	4a32      	ldr	r2, [pc, #200]	@ (8004dec <HAL_GPIO_Init+0x320>)
 8004d22:	693b      	ldr	r3, [r7, #16]
 8004d24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004d26:	4b31      	ldr	r3, [pc, #196]	@ (8004dec <HAL_GPIO_Init+0x320>)
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	43db      	mvns	r3, r3
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4013      	ands	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d003      	beq.n	8004d4a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004d4a:	4a28      	ldr	r2, [pc, #160]	@ (8004dec <HAL_GPIO_Init+0x320>)
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004d50:	4b26      	ldr	r3, [pc, #152]	@ (8004dec <HAL_GPIO_Init+0x320>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	43db      	mvns	r3, r3
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d74:	4a1d      	ldr	r2, [pc, #116]	@ (8004dec <HAL_GPIO_Init+0x320>)
 8004d76:	693b      	ldr	r3, [r7, #16]
 8004d78:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004d7a:	4b1c      	ldr	r3, [pc, #112]	@ (8004dec <HAL_GPIO_Init+0x320>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	43db      	mvns	r3, r3
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	4013      	ands	r3, r2
 8004d88:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d003      	beq.n	8004d9e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d9e:	4a13      	ldr	r2, [pc, #76]	@ (8004dec <HAL_GPIO_Init+0x320>)
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	3301      	adds	r3, #1
 8004da8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	fa22 f303 	lsr.w	r3, r2, r3
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	f47f ae91 	bne.w	8004adc <HAL_GPIO_Init+0x10>
  }
}
 8004dba:	bf00      	nop
 8004dbc:	bf00      	nop
 8004dbe:	371c      	adds	r7, #28
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr
 8004dc8:	40021000 	.word	0x40021000
 8004dcc:	40010000 	.word	0x40010000
 8004dd0:	48000400 	.word	0x48000400
 8004dd4:	48000800 	.word	0x48000800
 8004dd8:	48000c00 	.word	0x48000c00
 8004ddc:	48001000 	.word	0x48001000
 8004de0:	48001400 	.word	0x48001400
 8004de4:	48001800 	.word	0x48001800
 8004de8:	48001c00 	.word	0x48001c00
 8004dec:	40010400 	.word	0x40010400

08004df0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	807b      	strh	r3, [r7, #2]
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e00:	787b      	ldrb	r3, [r7, #1]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d003      	beq.n	8004e0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e06:	887a      	ldrh	r2, [r7, #2]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004e0c:	e002      	b.n	8004e14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e0e:	887a      	ldrh	r2, [r7, #2]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004e14:	bf00      	nop
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	4603      	mov	r3, r0
 8004e28:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e2a:	4b08      	ldr	r3, [pc, #32]	@ (8004e4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e2c:	695a      	ldr	r2, [r3, #20]
 8004e2e:	88fb      	ldrh	r3, [r7, #6]
 8004e30:	4013      	ands	r3, r2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d006      	beq.n	8004e44 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004e36:	4a05      	ldr	r2, [pc, #20]	@ (8004e4c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004e38:	88fb      	ldrh	r3, [r7, #6]
 8004e3a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004e3c:	88fb      	ldrh	r3, [r7, #6]
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fc fb2c 	bl	800149c <HAL_GPIO_EXTI_Callback>
  }
}
 8004e44:	bf00      	nop
 8004e46:	3708      	adds	r7, #8
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}
 8004e4c:	40010400 	.word	0x40010400

08004e50 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e50:	b480      	push	{r7}
 8004e52:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e54:	4b0d      	ldr	r3, [pc, #52]	@ (8004e8c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e60:	d102      	bne.n	8004e68 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004e62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e66:	e00b      	b.n	8004e80 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004e68:	4b08      	ldr	r3, [pc, #32]	@ (8004e8c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004e6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e76:	d102      	bne.n	8004e7e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004e78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e7c:	e000      	b.n	8004e80 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004e7e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	40007000 	.word	0x40007000

08004e90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d141      	bne.n	8004f22 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e9e:	4b4b      	ldr	r3, [pc, #300]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ea6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004eaa:	d131      	bne.n	8004f10 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004eac:	4b47      	ldr	r3, [pc, #284]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eb2:	4a46      	ldr	r2, [pc, #280]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004eb8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ebc:	4b43      	ldr	r3, [pc, #268]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ec4:	4a41      	ldr	r2, [pc, #260]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004eca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004ecc:	4b40      	ldr	r3, [pc, #256]	@ (8004fd0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	2232      	movs	r2, #50	@ 0x32
 8004ed2:	fb02 f303 	mul.w	r3, r2, r3
 8004ed6:	4a3f      	ldr	r2, [pc, #252]	@ (8004fd4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8004edc:	0c9b      	lsrs	r3, r3, #18
 8004ede:	3301      	adds	r3, #1
 8004ee0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ee2:	e002      	b.n	8004eea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eea:	4b38      	ldr	r3, [pc, #224]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ef6:	d102      	bne.n	8004efe <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d1f2      	bne.n	8004ee4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004efe:	4b33      	ldr	r3, [pc, #204]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f0a:	d158      	bne.n	8004fbe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f0c:	2303      	movs	r3, #3
 8004f0e:	e057      	b.n	8004fc0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f10:	4b2e      	ldr	r3, [pc, #184]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f16:	4a2d      	ldr	r2, [pc, #180]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f20:	e04d      	b.n	8004fbe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f28:	d141      	bne.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f2a:	4b28      	ldr	r3, [pc, #160]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f36:	d131      	bne.n	8004f9c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f38:	4b24      	ldr	r3, [pc, #144]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f3e:	4a23      	ldr	r2, [pc, #140]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f48:	4b20      	ldr	r3, [pc, #128]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f50:	4a1e      	ldr	r2, [pc, #120]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004f58:	4b1d      	ldr	r3, [pc, #116]	@ (8004fd0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2232      	movs	r2, #50	@ 0x32
 8004f5e:	fb02 f303 	mul.w	r3, r2, r3
 8004f62:	4a1c      	ldr	r2, [pc, #112]	@ (8004fd4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f64:	fba2 2303 	umull	r2, r3, r2, r3
 8004f68:	0c9b      	lsrs	r3, r3, #18
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f6e:	e002      	b.n	8004f76 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	3b01      	subs	r3, #1
 8004f74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f76:	4b15      	ldr	r3, [pc, #84]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f82:	d102      	bne.n	8004f8a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1f2      	bne.n	8004f70 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f8a:	4b10      	ldr	r3, [pc, #64]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f8c:	695b      	ldr	r3, [r3, #20]
 8004f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f96:	d112      	bne.n	8004fbe <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e011      	b.n	8004fc0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fa8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004fac:	e007      	b.n	8004fbe <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004fae:	4b07      	ldr	r3, [pc, #28]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004fb6:	4a05      	ldr	r2, [pc, #20]	@ (8004fcc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fb8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fbc:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr
 8004fcc:	40007000 	.word	0x40007000
 8004fd0:	2004000c 	.word	0x2004000c
 8004fd4:	431bde83 	.word	0x431bde83

08004fd8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8004fdc:	4b05      	ldr	r3, [pc, #20]	@ (8004ff4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	4a04      	ldr	r2, [pc, #16]	@ (8004ff4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8004fe2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004fe6:	6053      	str	r3, [r2, #4]
}
 8004fe8:	bf00      	nop
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	40007000 	.word	0x40007000

08004ff8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d102      	bne.n	800500c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	f000 bc08 	b.w	800581c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800500c:	4b96      	ldr	r3, [pc, #600]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 030c 	and.w	r3, r3, #12
 8005014:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005016:	4b94      	ldr	r3, [pc, #592]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 80e4 	beq.w	80051f6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <HAL_RCC_OscConfig+0x4c>
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	2b0c      	cmp	r3, #12
 8005038:	f040 808b 	bne.w	8005152 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2b01      	cmp	r3, #1
 8005040:	f040 8087 	bne.w	8005152 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005044:	4b88      	ldr	r3, [pc, #544]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	2b00      	cmp	r3, #0
 800504e:	d005      	beq.n	800505c <HAL_RCC_OscConfig+0x64>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e3df      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a1a      	ldr	r2, [r3, #32]
 8005060:	4b81      	ldr	r3, [pc, #516]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0308 	and.w	r3, r3, #8
 8005068:	2b00      	cmp	r3, #0
 800506a:	d004      	beq.n	8005076 <HAL_RCC_OscConfig+0x7e>
 800506c:	4b7e      	ldr	r3, [pc, #504]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005074:	e005      	b.n	8005082 <HAL_RCC_OscConfig+0x8a>
 8005076:	4b7c      	ldr	r3, [pc, #496]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005078:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800507c:	091b      	lsrs	r3, r3, #4
 800507e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005082:	4293      	cmp	r3, r2
 8005084:	d223      	bcs.n	80050ce <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fdcc 	bl	8005c28 <RCC_SetFlashLatencyFromMSIRange>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d001      	beq.n	800509a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e3c0      	b.n	800581c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800509a:	4b73      	ldr	r3, [pc, #460]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a72      	ldr	r2, [pc, #456]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050a0:	f043 0308 	orr.w	r3, r3, #8
 80050a4:	6013      	str	r3, [r2, #0]
 80050a6:	4b70      	ldr	r3, [pc, #448]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	496d      	ldr	r1, [pc, #436]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050b8:	4b6b      	ldr	r3, [pc, #428]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	69db      	ldr	r3, [r3, #28]
 80050c4:	021b      	lsls	r3, r3, #8
 80050c6:	4968      	ldr	r1, [pc, #416]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	604b      	str	r3, [r1, #4]
 80050cc:	e025      	b.n	800511a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050ce:	4b66      	ldr	r3, [pc, #408]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a65      	ldr	r2, [pc, #404]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050d4:	f043 0308 	orr.w	r3, r3, #8
 80050d8:	6013      	str	r3, [r2, #0]
 80050da:	4b63      	ldr	r3, [pc, #396]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	4960      	ldr	r1, [pc, #384]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050ec:	4b5e      	ldr	r3, [pc, #376]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	021b      	lsls	r3, r3, #8
 80050fa:	495b      	ldr	r1, [pc, #364]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d109      	bne.n	800511a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fd8c 	bl	8005c28 <RCC_SetFlashLatencyFromMSIRange>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e380      	b.n	800581c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800511a:	f000 fcc1 	bl	8005aa0 <HAL_RCC_GetSysClockFreq>
 800511e:	4602      	mov	r2, r0
 8005120:	4b51      	ldr	r3, [pc, #324]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	091b      	lsrs	r3, r3, #4
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	4950      	ldr	r1, [pc, #320]	@ (800526c <HAL_RCC_OscConfig+0x274>)
 800512c:	5ccb      	ldrb	r3, [r1, r3]
 800512e:	f003 031f 	and.w	r3, r3, #31
 8005132:	fa22 f303 	lsr.w	r3, r2, r3
 8005136:	4a4e      	ldr	r2, [pc, #312]	@ (8005270 <HAL_RCC_OscConfig+0x278>)
 8005138:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800513a:	4b4e      	ldr	r3, [pc, #312]	@ (8005274 <HAL_RCC_OscConfig+0x27c>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4618      	mov	r0, r3
 8005140:	f7fd f948 	bl	80023d4 <HAL_InitTick>
 8005144:	4603      	mov	r3, r0
 8005146:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005148:	7bfb      	ldrb	r3, [r7, #15]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d052      	beq.n	80051f4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800514e:	7bfb      	ldrb	r3, [r7, #15]
 8005150:	e364      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d032      	beq.n	80051c0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800515a:	4b43      	ldr	r3, [pc, #268]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a42      	ldr	r2, [pc, #264]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005160:	f043 0301 	orr.w	r3, r3, #1
 8005164:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005166:	f7fd f985 	bl	8002474 <HAL_GetTick>
 800516a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800516c:	e008      	b.n	8005180 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800516e:	f7fd f981 	bl	8002474 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e34d      	b.n	800581c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005180:	4b39      	ldr	r3, [pc, #228]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0302 	and.w	r3, r3, #2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d0f0      	beq.n	800516e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800518c:	4b36      	ldr	r3, [pc, #216]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a35      	ldr	r2, [pc, #212]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005192:	f043 0308 	orr.w	r3, r3, #8
 8005196:	6013      	str	r3, [r2, #0]
 8005198:	4b33      	ldr	r3, [pc, #204]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	4930      	ldr	r1, [pc, #192]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051aa:	4b2f      	ldr	r3, [pc, #188]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	69db      	ldr	r3, [r3, #28]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	492b      	ldr	r1, [pc, #172]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80051ba:	4313      	orrs	r3, r2
 80051bc:	604b      	str	r3, [r1, #4]
 80051be:	e01a      	b.n	80051f6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80051c0:	4b29      	ldr	r3, [pc, #164]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a28      	ldr	r2, [pc, #160]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80051c6:	f023 0301 	bic.w	r3, r3, #1
 80051ca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80051cc:	f7fd f952 	bl	8002474 <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051d2:	e008      	b.n	80051e6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80051d4:	f7fd f94e 	bl	8002474 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e31a      	b.n	800581c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051e6:	4b20      	ldr	r3, [pc, #128]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1f0      	bne.n	80051d4 <HAL_RCC_OscConfig+0x1dc>
 80051f2:	e000      	b.n	80051f6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051f4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d073      	beq.n	80052ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	2b08      	cmp	r3, #8
 8005206:	d005      	beq.n	8005214 <HAL_RCC_OscConfig+0x21c>
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	2b0c      	cmp	r3, #12
 800520c:	d10e      	bne.n	800522c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b03      	cmp	r3, #3
 8005212:	d10b      	bne.n	800522c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005214:	4b14      	ldr	r3, [pc, #80]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d063      	beq.n	80052e8 <HAL_RCC_OscConfig+0x2f0>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d15f      	bne.n	80052e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e2f7      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005234:	d106      	bne.n	8005244 <HAL_RCC_OscConfig+0x24c>
 8005236:	4b0c      	ldr	r3, [pc, #48]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a0b      	ldr	r2, [pc, #44]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 800523c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	e025      	b.n	8005290 <HAL_RCC_OscConfig+0x298>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800524c:	d114      	bne.n	8005278 <HAL_RCC_OscConfig+0x280>
 800524e:	4b06      	ldr	r3, [pc, #24]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a05      	ldr	r2, [pc, #20]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005254:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	4b03      	ldr	r3, [pc, #12]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a02      	ldr	r2, [pc, #8]	@ (8005268 <HAL_RCC_OscConfig+0x270>)
 8005260:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005264:	6013      	str	r3, [r2, #0]
 8005266:	e013      	b.n	8005290 <HAL_RCC_OscConfig+0x298>
 8005268:	40021000 	.word	0x40021000
 800526c:	0800a0f0 	.word	0x0800a0f0
 8005270:	2004000c 	.word	0x2004000c
 8005274:	20040014 	.word	0x20040014
 8005278:	4ba0      	ldr	r3, [pc, #640]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a9f      	ldr	r2, [pc, #636]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 800527e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	4b9d      	ldr	r3, [pc, #628]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a9c      	ldr	r2, [pc, #624]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 800528a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800528e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d013      	beq.n	80052c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005298:	f7fd f8ec 	bl	8002474 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052a0:	f7fd f8e8 	bl	8002474 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	@ 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e2b4      	b.n	800581c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052b2:	4b92      	ldr	r3, [pc, #584]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d0f0      	beq.n	80052a0 <HAL_RCC_OscConfig+0x2a8>
 80052be:	e014      	b.n	80052ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c0:	f7fd f8d8 	bl	8002474 <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052c6:	e008      	b.n	80052da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052c8:	f7fd f8d4 	bl	8002474 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b64      	cmp	r3, #100	@ 0x64
 80052d4:	d901      	bls.n	80052da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e2a0      	b.n	800581c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052da:	4b88      	ldr	r3, [pc, #544]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1f0      	bne.n	80052c8 <HAL_RCC_OscConfig+0x2d0>
 80052e6:	e000      	b.n	80052ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d060      	beq.n	80053b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d005      	beq.n	8005308 <HAL_RCC_OscConfig+0x310>
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	2b0c      	cmp	r3, #12
 8005300:	d119      	bne.n	8005336 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2b02      	cmp	r3, #2
 8005306:	d116      	bne.n	8005336 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005308:	4b7c      	ldr	r3, [pc, #496]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005310:	2b00      	cmp	r3, #0
 8005312:	d005      	beq.n	8005320 <HAL_RCC_OscConfig+0x328>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e27d      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005320:	4b76      	ldr	r3, [pc, #472]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	691b      	ldr	r3, [r3, #16]
 800532c:	061b      	lsls	r3, r3, #24
 800532e:	4973      	ldr	r1, [pc, #460]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005330:	4313      	orrs	r3, r2
 8005332:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005334:	e040      	b.n	80053b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d023      	beq.n	8005386 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800533e:	4b6f      	ldr	r3, [pc, #444]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a6e      	ldr	r2, [pc, #440]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005348:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800534a:	f7fd f893 	bl	8002474 <HAL_GetTick>
 800534e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005350:	e008      	b.n	8005364 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005352:	f7fd f88f 	bl	8002474 <HAL_GetTick>
 8005356:	4602      	mov	r2, r0
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	2b02      	cmp	r3, #2
 800535e:	d901      	bls.n	8005364 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e25b      	b.n	800581c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005364:	4b65      	ldr	r3, [pc, #404]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0f0      	beq.n	8005352 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005370:	4b62      	ldr	r3, [pc, #392]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	061b      	lsls	r3, r3, #24
 800537e:	495f      	ldr	r1, [pc, #380]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005380:	4313      	orrs	r3, r2
 8005382:	604b      	str	r3, [r1, #4]
 8005384:	e018      	b.n	80053b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005386:	4b5d      	ldr	r3, [pc, #372]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a5c      	ldr	r2, [pc, #368]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 800538c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005390:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005392:	f7fd f86f 	bl	8002474 <HAL_GetTick>
 8005396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005398:	e008      	b.n	80053ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800539a:	f7fd f86b 	bl	8002474 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e237      	b.n	800581c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80053ac:	4b53      	ldr	r3, [pc, #332]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1f0      	bne.n	800539a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d03c      	beq.n	800543e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d01c      	beq.n	8005406 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053cc:	4b4b      	ldr	r3, [pc, #300]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80053ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053d2:	4a4a      	ldr	r2, [pc, #296]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80053d4:	f043 0301 	orr.w	r3, r3, #1
 80053d8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053dc:	f7fd f84a 	bl	8002474 <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053e4:	f7fd f846 	bl	8002474 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e212      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053f6:	4b41      	ldr	r3, [pc, #260]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80053f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d0ef      	beq.n	80053e4 <HAL_RCC_OscConfig+0x3ec>
 8005404:	e01b      	b.n	800543e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005406:	4b3d      	ldr	r3, [pc, #244]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005408:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800540c:	4a3b      	ldr	r2, [pc, #236]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 800540e:	f023 0301 	bic.w	r3, r3, #1
 8005412:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005416:	f7fd f82d 	bl	8002474 <HAL_GetTick>
 800541a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800541c:	e008      	b.n	8005430 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800541e:	f7fd f829 	bl	8002474 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	2b02      	cmp	r3, #2
 800542a:	d901      	bls.n	8005430 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e1f5      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005430:	4b32      	ldr	r3, [pc, #200]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005432:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1ef      	bne.n	800541e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0304 	and.w	r3, r3, #4
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 80a6 	beq.w	8005598 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800544c:	2300      	movs	r3, #0
 800544e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005450:	4b2a      	ldr	r3, [pc, #168]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005452:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005454:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10d      	bne.n	8005478 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800545c:	4b27      	ldr	r3, [pc, #156]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 800545e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005460:	4a26      	ldr	r2, [pc, #152]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 8005462:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005466:	6593      	str	r3, [r2, #88]	@ 0x58
 8005468:	4b24      	ldr	r3, [pc, #144]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 800546a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005470:	60bb      	str	r3, [r7, #8]
 8005472:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005474:	2301      	movs	r3, #1
 8005476:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005478:	4b21      	ldr	r3, [pc, #132]	@ (8005500 <HAL_RCC_OscConfig+0x508>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005480:	2b00      	cmp	r3, #0
 8005482:	d118      	bne.n	80054b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005484:	4b1e      	ldr	r3, [pc, #120]	@ (8005500 <HAL_RCC_OscConfig+0x508>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a1d      	ldr	r2, [pc, #116]	@ (8005500 <HAL_RCC_OscConfig+0x508>)
 800548a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800548e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005490:	f7fc fff0 	bl	8002474 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005498:	f7fc ffec 	bl	8002474 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e1b8      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054aa:	4b15      	ldr	r3, [pc, #84]	@ (8005500 <HAL_RCC_OscConfig+0x508>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0f0      	beq.n	8005498 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d108      	bne.n	80054d0 <HAL_RCC_OscConfig+0x4d8>
 80054be:	4b0f      	ldr	r3, [pc, #60]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80054c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054c4:	4a0d      	ldr	r2, [pc, #52]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80054c6:	f043 0301 	orr.w	r3, r3, #1
 80054ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054ce:	e029      	b.n	8005524 <HAL_RCC_OscConfig+0x52c>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b05      	cmp	r3, #5
 80054d6:	d115      	bne.n	8005504 <HAL_RCC_OscConfig+0x50c>
 80054d8:	4b08      	ldr	r3, [pc, #32]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80054da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054de:	4a07      	ldr	r2, [pc, #28]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80054e0:	f043 0304 	orr.w	r3, r3, #4
 80054e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054e8:	4b04      	ldr	r3, [pc, #16]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80054ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ee:	4a03      	ldr	r2, [pc, #12]	@ (80054fc <HAL_RCC_OscConfig+0x504>)
 80054f0:	f043 0301 	orr.w	r3, r3, #1
 80054f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054f8:	e014      	b.n	8005524 <HAL_RCC_OscConfig+0x52c>
 80054fa:	bf00      	nop
 80054fc:	40021000 	.word	0x40021000
 8005500:	40007000 	.word	0x40007000
 8005504:	4b9d      	ldr	r3, [pc, #628]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 8005506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800550a:	4a9c      	ldr	r2, [pc, #624]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800550c:	f023 0301 	bic.w	r3, r3, #1
 8005510:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005514:	4b99      	ldr	r3, [pc, #612]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 8005516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551a:	4a98      	ldr	r2, [pc, #608]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800551c:	f023 0304 	bic.w	r3, r3, #4
 8005520:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d016      	beq.n	800555a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552c:	f7fc ffa2 	bl	8002474 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005532:	e00a      	b.n	800554a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005534:	f7fc ff9e 	bl	8002474 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005542:	4293      	cmp	r3, r2
 8005544:	d901      	bls.n	800554a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e168      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800554a:	4b8c      	ldr	r3, [pc, #560]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800554c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005550:	f003 0302 	and.w	r3, r3, #2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0ed      	beq.n	8005534 <HAL_RCC_OscConfig+0x53c>
 8005558:	e015      	b.n	8005586 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555a:	f7fc ff8b 	bl	8002474 <HAL_GetTick>
 800555e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005560:	e00a      	b.n	8005578 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005562:	f7fc ff87 	bl	8002474 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005570:	4293      	cmp	r3, r2
 8005572:	d901      	bls.n	8005578 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e151      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005578:	4b80      	ldr	r3, [pc, #512]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800557a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800557e:	f003 0302 	and.w	r3, r3, #2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1ed      	bne.n	8005562 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005586:	7ffb      	ldrb	r3, [r7, #31]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d105      	bne.n	8005598 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800558c:	4b7b      	ldr	r3, [pc, #492]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800558e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005590:	4a7a      	ldr	r2, [pc, #488]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 8005592:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005596:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0320 	and.w	r3, r3, #32
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d03c      	beq.n	800561e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d01c      	beq.n	80055e6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80055ac:	4b73      	ldr	r3, [pc, #460]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80055ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055b2:	4a72      	ldr	r2, [pc, #456]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80055b4:	f043 0301 	orr.w	r3, r3, #1
 80055b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055bc:	f7fc ff5a 	bl	8002474 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055c4:	f7fc ff56 	bl	8002474 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e122      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055d6:	4b69      	ldr	r3, [pc, #420]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80055d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d0ef      	beq.n	80055c4 <HAL_RCC_OscConfig+0x5cc>
 80055e4:	e01b      	b.n	800561e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80055e6:	4b65      	ldr	r3, [pc, #404]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80055e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055ec:	4a63      	ldr	r2, [pc, #396]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80055ee:	f023 0301 	bic.w	r3, r3, #1
 80055f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055f6:	f7fc ff3d 	bl	8002474 <HAL_GetTick>
 80055fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055fc:	e008      	b.n	8005610 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055fe:	f7fc ff39 	bl	8002474 <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	2b02      	cmp	r3, #2
 800560a:	d901      	bls.n	8005610 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e105      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005610:	4b5a      	ldr	r3, [pc, #360]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 8005612:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1ef      	bne.n	80055fe <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005622:	2b00      	cmp	r3, #0
 8005624:	f000 80f9 	beq.w	800581a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562c:	2b02      	cmp	r3, #2
 800562e:	f040 80cf 	bne.w	80057d0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005632:	4b52      	ldr	r3, [pc, #328]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f003 0203 	and.w	r2, r3, #3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005642:	429a      	cmp	r2, r3
 8005644:	d12c      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005650:	3b01      	subs	r3, #1
 8005652:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005654:	429a      	cmp	r2, r3
 8005656:	d123      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005662:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005664:	429a      	cmp	r2, r3
 8005666:	d11b      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005672:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005674:	429a      	cmp	r2, r3
 8005676:	d113      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005682:	085b      	lsrs	r3, r3, #1
 8005684:	3b01      	subs	r3, #1
 8005686:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005688:	429a      	cmp	r2, r3
 800568a:	d109      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005696:	085b      	lsrs	r3, r3, #1
 8005698:	3b01      	subs	r3, #1
 800569a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800569c:	429a      	cmp	r2, r3
 800569e:	d071      	beq.n	8005784 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	2b0c      	cmp	r3, #12
 80056a4:	d068      	beq.n	8005778 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80056a6:	4b35      	ldr	r3, [pc, #212]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d105      	bne.n	80056be <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80056b2:	4b32      	ldr	r3, [pc, #200]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e0ac      	b.n	800581c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80056c2:	4b2e      	ldr	r3, [pc, #184]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4a2d      	ldr	r2, [pc, #180]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80056c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056cc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80056ce:	f7fc fed1 	bl	8002474 <HAL_GetTick>
 80056d2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056d4:	e008      	b.n	80056e8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056d6:	f7fc fecd 	bl	8002474 <HAL_GetTick>
 80056da:	4602      	mov	r2, r0
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	2b02      	cmp	r3, #2
 80056e2:	d901      	bls.n	80056e8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e099      	b.n	800581c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056e8:	4b24      	ldr	r3, [pc, #144]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1f0      	bne.n	80056d6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056f4:	4b21      	ldr	r3, [pc, #132]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 80056f6:	68da      	ldr	r2, [r3, #12]
 80056f8:	4b21      	ldr	r3, [pc, #132]	@ (8005780 <HAL_RCC_OscConfig+0x788>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	687a      	ldr	r2, [r7, #4]
 80056fe:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005704:	3a01      	subs	r2, #1
 8005706:	0112      	lsls	r2, r2, #4
 8005708:	4311      	orrs	r1, r2
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800570e:	0212      	lsls	r2, r2, #8
 8005710:	4311      	orrs	r1, r2
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005716:	0852      	lsrs	r2, r2, #1
 8005718:	3a01      	subs	r2, #1
 800571a:	0552      	lsls	r2, r2, #21
 800571c:	4311      	orrs	r1, r2
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005722:	0852      	lsrs	r2, r2, #1
 8005724:	3a01      	subs	r2, #1
 8005726:	0652      	lsls	r2, r2, #25
 8005728:	4311      	orrs	r1, r2
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800572e:	06d2      	lsls	r2, r2, #27
 8005730:	430a      	orrs	r2, r1
 8005732:	4912      	ldr	r1, [pc, #72]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 8005734:	4313      	orrs	r3, r2
 8005736:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005738:	4b10      	ldr	r3, [pc, #64]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a0f      	ldr	r2, [pc, #60]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800573e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005742:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005744:	4b0d      	ldr	r3, [pc, #52]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	4a0c      	ldr	r2, [pc, #48]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800574a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800574e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005750:	f7fc fe90 	bl	8002474 <HAL_GetTick>
 8005754:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005756:	e008      	b.n	800576a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005758:	f7fc fe8c 	bl	8002474 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	2b02      	cmp	r3, #2
 8005764:	d901      	bls.n	800576a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	e058      	b.n	800581c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800576a:	4b04      	ldr	r3, [pc, #16]	@ (800577c <HAL_RCC_OscConfig+0x784>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d0f0      	beq.n	8005758 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005776:	e050      	b.n	800581a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e04f      	b.n	800581c <HAL_RCC_OscConfig+0x824>
 800577c:	40021000 	.word	0x40021000
 8005780:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005784:	4b27      	ldr	r3, [pc, #156]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d144      	bne.n	800581a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005790:	4b24      	ldr	r3, [pc, #144]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a23      	ldr	r2, [pc, #140]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 8005796:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800579a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800579c:	4b21      	ldr	r3, [pc, #132]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	4a20      	ldr	r2, [pc, #128]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 80057a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80057a8:	f7fc fe64 	bl	8002474 <HAL_GetTick>
 80057ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057ae:	e008      	b.n	80057c2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057b0:	f7fc fe60 	bl	8002474 <HAL_GetTick>
 80057b4:	4602      	mov	r2, r0
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	1ad3      	subs	r3, r2, r3
 80057ba:	2b02      	cmp	r3, #2
 80057bc:	d901      	bls.n	80057c2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80057be:	2303      	movs	r3, #3
 80057c0:	e02c      	b.n	800581c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057c2:	4b18      	ldr	r3, [pc, #96]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d0f0      	beq.n	80057b0 <HAL_RCC_OscConfig+0x7b8>
 80057ce:	e024      	b.n	800581a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	2b0c      	cmp	r3, #12
 80057d4:	d01f      	beq.n	8005816 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057d6:	4b13      	ldr	r3, [pc, #76]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a12      	ldr	r2, [pc, #72]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 80057dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057e2:	f7fc fe47 	bl	8002474 <HAL_GetTick>
 80057e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057e8:	e008      	b.n	80057fc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057ea:	f7fc fe43 	bl	8002474 <HAL_GetTick>
 80057ee:	4602      	mov	r2, r0
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	2b02      	cmp	r3, #2
 80057f6:	d901      	bls.n	80057fc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80057f8:	2303      	movs	r3, #3
 80057fa:	e00f      	b.n	800581c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057fc:	4b09      	ldr	r3, [pc, #36]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1f0      	bne.n	80057ea <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005808:	4b06      	ldr	r3, [pc, #24]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 800580a:	68da      	ldr	r2, [r3, #12]
 800580c:	4905      	ldr	r1, [pc, #20]	@ (8005824 <HAL_RCC_OscConfig+0x82c>)
 800580e:	4b06      	ldr	r3, [pc, #24]	@ (8005828 <HAL_RCC_OscConfig+0x830>)
 8005810:	4013      	ands	r3, r2
 8005812:	60cb      	str	r3, [r1, #12]
 8005814:	e001      	b.n	800581a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e000      	b.n	800581c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3720      	adds	r7, #32
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	40021000 	.word	0x40021000
 8005828:	feeefffc 	.word	0xfeeefffc

0800582c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005836:	2300      	movs	r3, #0
 8005838:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d101      	bne.n	8005844 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e11d      	b.n	8005a80 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005844:	4b90      	ldr	r3, [pc, #576]	@ (8005a88 <HAL_RCC_ClockConfig+0x25c>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 030f 	and.w	r3, r3, #15
 800584c:	683a      	ldr	r2, [r7, #0]
 800584e:	429a      	cmp	r2, r3
 8005850:	d910      	bls.n	8005874 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005852:	4b8d      	ldr	r3, [pc, #564]	@ (8005a88 <HAL_RCC_ClockConfig+0x25c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f023 020f 	bic.w	r2, r3, #15
 800585a:	498b      	ldr	r1, [pc, #556]	@ (8005a88 <HAL_RCC_ClockConfig+0x25c>)
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	4313      	orrs	r3, r2
 8005860:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005862:	4b89      	ldr	r3, [pc, #548]	@ (8005a88 <HAL_RCC_ClockConfig+0x25c>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 030f 	and.w	r3, r3, #15
 800586a:	683a      	ldr	r2, [r7, #0]
 800586c:	429a      	cmp	r2, r3
 800586e:	d001      	beq.n	8005874 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e105      	b.n	8005a80 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d010      	beq.n	80058a2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689a      	ldr	r2, [r3, #8]
 8005884:	4b81      	ldr	r3, [pc, #516]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800588c:	429a      	cmp	r2, r3
 800588e:	d908      	bls.n	80058a2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005890:	4b7e      	ldr	r3, [pc, #504]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	497b      	ldr	r1, [pc, #492]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d079      	beq.n	80059a2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2b03      	cmp	r3, #3
 80058b4:	d11e      	bne.n	80058f4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058b6:	4b75      	ldr	r3, [pc, #468]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d101      	bne.n	80058c6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e0dc      	b.n	8005a80 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80058c6:	f000 fa09 	bl	8005cdc <RCC_GetSysClockFreqFromPLLSource>
 80058ca:	4603      	mov	r3, r0
 80058cc:	4a70      	ldr	r2, [pc, #448]	@ (8005a90 <HAL_RCC_ClockConfig+0x264>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d946      	bls.n	8005960 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80058d2:	4b6e      	ldr	r3, [pc, #440]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d140      	bne.n	8005960 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80058de:	4b6b      	ldr	r3, [pc, #428]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058e6:	4a69      	ldr	r2, [pc, #420]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80058e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058ec:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80058ee:	2380      	movs	r3, #128	@ 0x80
 80058f0:	617b      	str	r3, [r7, #20]
 80058f2:	e035      	b.n	8005960 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d107      	bne.n	800590c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058fc:	4b63      	ldr	r3, [pc, #396]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005904:	2b00      	cmp	r3, #0
 8005906:	d115      	bne.n	8005934 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e0b9      	b.n	8005a80 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d107      	bne.n	8005924 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005914:	4b5d      	ldr	r3, [pc, #372]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0302 	and.w	r3, r3, #2
 800591c:	2b00      	cmp	r3, #0
 800591e:	d109      	bne.n	8005934 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e0ad      	b.n	8005a80 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005924:	4b59      	ldr	r3, [pc, #356]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e0a5      	b.n	8005a80 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005934:	f000 f8b4 	bl	8005aa0 <HAL_RCC_GetSysClockFreq>
 8005938:	4603      	mov	r3, r0
 800593a:	4a55      	ldr	r2, [pc, #340]	@ (8005a90 <HAL_RCC_ClockConfig+0x264>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d90f      	bls.n	8005960 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005940:	4b52      	ldr	r3, [pc, #328]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005948:	2b00      	cmp	r3, #0
 800594a:	d109      	bne.n	8005960 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800594c:	4b4f      	ldr	r3, [pc, #316]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005954:	4a4d      	ldr	r2, [pc, #308]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800595a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800595c:	2380      	movs	r3, #128	@ 0x80
 800595e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005960:	4b4a      	ldr	r3, [pc, #296]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	f023 0203 	bic.w	r2, r3, #3
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	4947      	ldr	r1, [pc, #284]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 800596e:	4313      	orrs	r3, r2
 8005970:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005972:	f7fc fd7f 	bl	8002474 <HAL_GetTick>
 8005976:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005978:	e00a      	b.n	8005990 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800597a:	f7fc fd7b 	bl	8002474 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005988:	4293      	cmp	r3, r2
 800598a:	d901      	bls.n	8005990 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e077      	b.n	8005a80 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005990:	4b3e      	ldr	r3, [pc, #248]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f003 020c 	and.w	r2, r3, #12
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	429a      	cmp	r2, r3
 80059a0:	d1eb      	bne.n	800597a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	2b80      	cmp	r3, #128	@ 0x80
 80059a6:	d105      	bne.n	80059b4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80059a8:	4b38      	ldr	r3, [pc, #224]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	4a37      	ldr	r2, [pc, #220]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80059ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059b2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0302 	and.w	r3, r3, #2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d010      	beq.n	80059e2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	689a      	ldr	r2, [r3, #8]
 80059c4:	4b31      	ldr	r3, [pc, #196]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d208      	bcs.n	80059e2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059d0:	4b2e      	ldr	r3, [pc, #184]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	492b      	ldr	r1, [pc, #172]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059e2:	4b29      	ldr	r3, [pc, #164]	@ (8005a88 <HAL_RCC_ClockConfig+0x25c>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d210      	bcs.n	8005a12 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059f0:	4b25      	ldr	r3, [pc, #148]	@ (8005a88 <HAL_RCC_ClockConfig+0x25c>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f023 020f 	bic.w	r2, r3, #15
 80059f8:	4923      	ldr	r1, [pc, #140]	@ (8005a88 <HAL_RCC_ClockConfig+0x25c>)
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a00:	4b21      	ldr	r3, [pc, #132]	@ (8005a88 <HAL_RCC_ClockConfig+0x25c>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 030f 	and.w	r3, r3, #15
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d001      	beq.n	8005a12 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e036      	b.n	8005a80 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0304 	and.w	r3, r3, #4
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d008      	beq.n	8005a30 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	4918      	ldr	r1, [pc, #96]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0308 	and.w	r3, r3, #8
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d009      	beq.n	8005a50 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a3c:	4b13      	ldr	r3, [pc, #76]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	691b      	ldr	r3, [r3, #16]
 8005a48:	00db      	lsls	r3, r3, #3
 8005a4a:	4910      	ldr	r1, [pc, #64]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a50:	f000 f826 	bl	8005aa0 <HAL_RCC_GetSysClockFreq>
 8005a54:	4602      	mov	r2, r0
 8005a56:	4b0d      	ldr	r3, [pc, #52]	@ (8005a8c <HAL_RCC_ClockConfig+0x260>)
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	091b      	lsrs	r3, r3, #4
 8005a5c:	f003 030f 	and.w	r3, r3, #15
 8005a60:	490c      	ldr	r1, [pc, #48]	@ (8005a94 <HAL_RCC_ClockConfig+0x268>)
 8005a62:	5ccb      	ldrb	r3, [r1, r3]
 8005a64:	f003 031f 	and.w	r3, r3, #31
 8005a68:	fa22 f303 	lsr.w	r3, r2, r3
 8005a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8005a98 <HAL_RCC_ClockConfig+0x26c>)
 8005a6e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005a70:	4b0a      	ldr	r3, [pc, #40]	@ (8005a9c <HAL_RCC_ClockConfig+0x270>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7fc fcad 	bl	80023d4 <HAL_InitTick>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	73fb      	strb	r3, [r7, #15]

  return status;
 8005a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40022000 	.word	0x40022000
 8005a8c:	40021000 	.word	0x40021000
 8005a90:	04c4b400 	.word	0x04c4b400
 8005a94:	0800a0f0 	.word	0x0800a0f0
 8005a98:	2004000c 	.word	0x2004000c
 8005a9c:	20040014 	.word	0x20040014

08005aa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b089      	sub	sp, #36	@ 0x24
 8005aa4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	61fb      	str	r3, [r7, #28]
 8005aaa:	2300      	movs	r3, #0
 8005aac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005aae:	4b3e      	ldr	r3, [pc, #248]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 030c 	and.w	r3, r3, #12
 8005ab6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ab8:	4b3b      	ldr	r3, [pc, #236]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005aba:	68db      	ldr	r3, [r3, #12]
 8005abc:	f003 0303 	and.w	r3, r3, #3
 8005ac0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d005      	beq.n	8005ad4 <HAL_RCC_GetSysClockFreq+0x34>
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	2b0c      	cmp	r3, #12
 8005acc:	d121      	bne.n	8005b12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d11e      	bne.n	8005b12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005ad4:	4b34      	ldr	r3, [pc, #208]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0308 	and.w	r3, r3, #8
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d107      	bne.n	8005af0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ae0:	4b31      	ldr	r3, [pc, #196]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ae6:	0a1b      	lsrs	r3, r3, #8
 8005ae8:	f003 030f 	and.w	r3, r3, #15
 8005aec:	61fb      	str	r3, [r7, #28]
 8005aee:	e005      	b.n	8005afc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005af0:	4b2d      	ldr	r3, [pc, #180]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	091b      	lsrs	r3, r3, #4
 8005af6:	f003 030f 	and.w	r3, r3, #15
 8005afa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005afc:	4a2b      	ldr	r2, [pc, #172]	@ (8005bac <HAL_RCC_GetSysClockFreq+0x10c>)
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10d      	bne.n	8005b28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005b10:	e00a      	b.n	8005b28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d102      	bne.n	8005b1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005b18:	4b25      	ldr	r3, [pc, #148]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005b1a:	61bb      	str	r3, [r7, #24]
 8005b1c:	e004      	b.n	8005b28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	2b08      	cmp	r3, #8
 8005b22:	d101      	bne.n	8005b28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005b24:	4b23      	ldr	r3, [pc, #140]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005b26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	2b0c      	cmp	r3, #12
 8005b2c:	d134      	bne.n	8005b98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b2e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	f003 0303 	and.w	r3, r3, #3
 8005b36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d003      	beq.n	8005b46 <HAL_RCC_GetSysClockFreq+0xa6>
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	2b03      	cmp	r3, #3
 8005b42:	d003      	beq.n	8005b4c <HAL_RCC_GetSysClockFreq+0xac>
 8005b44:	e005      	b.n	8005b52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005b46:	4b1a      	ldr	r3, [pc, #104]	@ (8005bb0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005b48:	617b      	str	r3, [r7, #20]
      break;
 8005b4a:	e005      	b.n	8005b58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005b4c:	4b19      	ldr	r3, [pc, #100]	@ (8005bb4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005b4e:	617b      	str	r3, [r7, #20]
      break;
 8005b50:	e002      	b.n	8005b58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	617b      	str	r3, [r7, #20]
      break;
 8005b56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b58:	4b13      	ldr	r3, [pc, #76]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	091b      	lsrs	r3, r3, #4
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	3301      	adds	r3, #1
 8005b64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005b66:	4b10      	ldr	r3, [pc, #64]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	0a1b      	lsrs	r3, r3, #8
 8005b6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	fb03 f202 	mul.w	r2, r3, r2
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	0e5b      	lsrs	r3, r3, #25
 8005b84:	f003 0303 	and.w	r3, r3, #3
 8005b88:	3301      	adds	r3, #1
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005b98:	69bb      	ldr	r3, [r7, #24]
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3724      	adds	r7, #36	@ 0x24
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
 8005ba6:	bf00      	nop
 8005ba8:	40021000 	.word	0x40021000
 8005bac:	0800a108 	.word	0x0800a108
 8005bb0:	00f42400 	.word	0x00f42400
 8005bb4:	007a1200 	.word	0x007a1200

08005bb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bbc:	4b03      	ldr	r3, [pc, #12]	@ (8005bcc <HAL_RCC_GetHCLKFreq+0x14>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	2004000c 	.word	0x2004000c

08005bd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005bd4:	f7ff fff0 	bl	8005bb8 <HAL_RCC_GetHCLKFreq>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	4b06      	ldr	r3, [pc, #24]	@ (8005bf4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	0a1b      	lsrs	r3, r3, #8
 8005be0:	f003 0307 	and.w	r3, r3, #7
 8005be4:	4904      	ldr	r1, [pc, #16]	@ (8005bf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005be6:	5ccb      	ldrb	r3, [r1, r3]
 8005be8:	f003 031f 	and.w	r3, r3, #31
 8005bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	40021000 	.word	0x40021000
 8005bf8:	0800a100 	.word	0x0800a100

08005bfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005c00:	f7ff ffda 	bl	8005bb8 <HAL_RCC_GetHCLKFreq>
 8005c04:	4602      	mov	r2, r0
 8005c06:	4b06      	ldr	r3, [pc, #24]	@ (8005c20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	0adb      	lsrs	r3, r3, #11
 8005c0c:	f003 0307 	and.w	r3, r3, #7
 8005c10:	4904      	ldr	r1, [pc, #16]	@ (8005c24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005c12:	5ccb      	ldrb	r3, [r1, r3]
 8005c14:	f003 031f 	and.w	r3, r3, #31
 8005c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	40021000 	.word	0x40021000
 8005c24:	0800a100 	.word	0x0800a100

08005c28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b086      	sub	sp, #24
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005c30:	2300      	movs	r3, #0
 8005c32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005c34:	4b27      	ldr	r3, [pc, #156]	@ (8005cd4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d003      	beq.n	8005c48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005c40:	f7ff f906 	bl	8004e50 <HAL_PWREx_GetVoltageRange>
 8005c44:	6178      	str	r0, [r7, #20]
 8005c46:	e014      	b.n	8005c72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c48:	4b22      	ldr	r3, [pc, #136]	@ (8005cd4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c4c:	4a21      	ldr	r2, [pc, #132]	@ (8005cd4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c52:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c54:	4b1f      	ldr	r3, [pc, #124]	@ (8005cd4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c5c:	60fb      	str	r3, [r7, #12]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005c60:	f7ff f8f6 	bl	8004e50 <HAL_PWREx_GetVoltageRange>
 8005c64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005c66:	4b1b      	ldr	r3, [pc, #108]	@ (8005cd4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c6a:	4a1a      	ldr	r2, [pc, #104]	@ (8005cd4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c70:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c78:	d10b      	bne.n	8005c92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2b80      	cmp	r3, #128	@ 0x80
 8005c7e:	d913      	bls.n	8005ca8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2ba0      	cmp	r3, #160	@ 0xa0
 8005c84:	d902      	bls.n	8005c8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005c86:	2302      	movs	r3, #2
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	e00d      	b.n	8005ca8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	613b      	str	r3, [r7, #16]
 8005c90:	e00a      	b.n	8005ca8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c96:	d902      	bls.n	8005c9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005c98:	2302      	movs	r3, #2
 8005c9a:	613b      	str	r3, [r7, #16]
 8005c9c:	e004      	b.n	8005ca8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b70      	cmp	r3, #112	@ 0x70
 8005ca2:	d101      	bne.n	8005ca8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8005cd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f023 020f 	bic.w	r2, r3, #15
 8005cb0:	4909      	ldr	r1, [pc, #36]	@ (8005cd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005cb8:	4b07      	ldr	r3, [pc, #28]	@ (8005cd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 030f 	and.w	r3, r3, #15
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d001      	beq.n	8005cca <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e000      	b.n	8005ccc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3718      	adds	r7, #24
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40021000 	.word	0x40021000
 8005cd8:	40022000 	.word	0x40022000

08005cdc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b087      	sub	sp, #28
 8005ce0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8005d98 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	f003 0303 	and.w	r3, r3, #3
 8005cea:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2b03      	cmp	r3, #3
 8005cf0:	d00b      	beq.n	8005d0a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2b03      	cmp	r3, #3
 8005cf6:	d825      	bhi.n	8005d44 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d008      	beq.n	8005d10 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d11f      	bne.n	8005d44 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005d04:	4b25      	ldr	r3, [pc, #148]	@ (8005d9c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005d06:	613b      	str	r3, [r7, #16]
    break;
 8005d08:	e01f      	b.n	8005d4a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005d0a:	4b25      	ldr	r3, [pc, #148]	@ (8005da0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005d0c:	613b      	str	r3, [r7, #16]
    break;
 8005d0e:	e01c      	b.n	8005d4a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005d10:	4b21      	ldr	r3, [pc, #132]	@ (8005d98 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0308 	and.w	r3, r3, #8
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d107      	bne.n	8005d2c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8005d98 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d22:	0a1b      	lsrs	r3, r3, #8
 8005d24:	f003 030f 	and.w	r3, r3, #15
 8005d28:	617b      	str	r3, [r7, #20]
 8005d2a:	e005      	b.n	8005d38 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8005d98 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	091b      	lsrs	r3, r3, #4
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005d38:	4a1a      	ldr	r2, [pc, #104]	@ (8005da4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d40:	613b      	str	r3, [r7, #16]
    break;
 8005d42:	e002      	b.n	8005d4a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005d44:	2300      	movs	r3, #0
 8005d46:	613b      	str	r3, [r7, #16]
    break;
 8005d48:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d4a:	4b13      	ldr	r3, [pc, #76]	@ (8005d98 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	091b      	lsrs	r3, r3, #4
 8005d50:	f003 030f 	and.w	r3, r3, #15
 8005d54:	3301      	adds	r3, #1
 8005d56:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005d58:	4b0f      	ldr	r3, [pc, #60]	@ (8005d98 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d5a:	68db      	ldr	r3, [r3, #12]
 8005d5c:	0a1b      	lsrs	r3, r3, #8
 8005d5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	fb03 f202 	mul.w	r2, r3, r2
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005d70:	4b09      	ldr	r3, [pc, #36]	@ (8005d98 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d72:	68db      	ldr	r3, [r3, #12]
 8005d74:	0e5b      	lsrs	r3, r3, #25
 8005d76:	f003 0303 	and.w	r3, r3, #3
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	005b      	lsls	r3, r3, #1
 8005d7e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d88:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005d8a:	683b      	ldr	r3, [r7, #0]
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	371c      	adds	r7, #28
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr
 8005d98:	40021000 	.word	0x40021000
 8005d9c:	00f42400 	.word	0x00f42400
 8005da0:	007a1200 	.word	0x007a1200
 8005da4:	0800a108 	.word	0x0800a108

08005da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005db0:	2300      	movs	r3, #0
 8005db2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005db4:	2300      	movs	r3, #0
 8005db6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d040      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dc8:	2b80      	cmp	r3, #128	@ 0x80
 8005dca:	d02a      	beq.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005dcc:	2b80      	cmp	r3, #128	@ 0x80
 8005dce:	d825      	bhi.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005dd0:	2b60      	cmp	r3, #96	@ 0x60
 8005dd2:	d026      	beq.n	8005e22 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005dd4:	2b60      	cmp	r3, #96	@ 0x60
 8005dd6:	d821      	bhi.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005dd8:	2b40      	cmp	r3, #64	@ 0x40
 8005dda:	d006      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005ddc:	2b40      	cmp	r3, #64	@ 0x40
 8005dde:	d81d      	bhi.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d009      	beq.n	8005df8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005de4:	2b20      	cmp	r3, #32
 8005de6:	d010      	beq.n	8005e0a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005de8:	e018      	b.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005dea:	4b89      	ldr	r3, [pc, #548]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	4a88      	ldr	r2, [pc, #544]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005df4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005df6:	e015      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	3304      	adds	r3, #4
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f000 fb02 	bl	8006408 <RCCEx_PLLSAI1_Config>
 8005e04:	4603      	mov	r3, r0
 8005e06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e08:	e00c      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	3320      	adds	r3, #32
 8005e0e:	2100      	movs	r1, #0
 8005e10:	4618      	mov	r0, r3
 8005e12:	f000 fbed 	bl	80065f0 <RCCEx_PLLSAI2_Config>
 8005e16:	4603      	mov	r3, r0
 8005e18:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e1a:	e003      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	74fb      	strb	r3, [r7, #19]
      break;
 8005e20:	e000      	b.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005e22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e24:	7cfb      	ldrb	r3, [r7, #19]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d10b      	bne.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e2a:	4b79      	ldr	r3, [pc, #484]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e30:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e38:	4975      	ldr	r1, [pc, #468]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005e40:	e001      	b.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e42:	7cfb      	ldrb	r3, [r7, #19]
 8005e44:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d047      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e5a:	d030      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005e5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e60:	d82a      	bhi.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005e62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e66:	d02a      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005e68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e6c:	d824      	bhi.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005e6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e72:	d008      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e78:	d81e      	bhi.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00a      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005e7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e82:	d010      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005e84:	e018      	b.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e86:	4b62      	ldr	r3, [pc, #392]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e88:	68db      	ldr	r3, [r3, #12]
 8005e8a:	4a61      	ldr	r2, [pc, #388]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e90:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005e92:	e015      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	3304      	adds	r3, #4
 8005e98:	2100      	movs	r1, #0
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 fab4 	bl	8006408 <RCCEx_PLLSAI1_Config>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005ea4:	e00c      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	3320      	adds	r3, #32
 8005eaa:	2100      	movs	r1, #0
 8005eac:	4618      	mov	r0, r3
 8005eae:	f000 fb9f 	bl	80065f0 <RCCEx_PLLSAI2_Config>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005eb6:	e003      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	74fb      	strb	r3, [r7, #19]
      break;
 8005ebc:	e000      	b.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005ebe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ec0:	7cfb      	ldrb	r3, [r7, #19]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d10b      	bne.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005ec6:	4b52      	ldr	r3, [pc, #328]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ec8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ecc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ed4:	494e      	ldr	r1, [pc, #312]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005edc:	e001      	b.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ede:	7cfb      	ldrb	r3, [r7, #19]
 8005ee0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f000 809f 	beq.w	800602e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005ef4:	4b46      	ldr	r3, [pc, #280]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d101      	bne.n	8005f04 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005f00:	2301      	movs	r3, #1
 8005f02:	e000      	b.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005f04:	2300      	movs	r3, #0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00d      	beq.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f0a:	4b41      	ldr	r3, [pc, #260]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f0e:	4a40      	ldr	r2, [pc, #256]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f14:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f16:	4b3e      	ldr	r3, [pc, #248]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f1e:	60bb      	str	r3, [r7, #8]
 8005f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f22:	2301      	movs	r3, #1
 8005f24:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f26:	4b3b      	ldr	r3, [pc, #236]	@ (8006014 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a3a      	ldr	r2, [pc, #232]	@ (8006014 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f30:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f32:	f7fc fa9f 	bl	8002474 <HAL_GetTick>
 8005f36:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f38:	e009      	b.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f3a:	f7fc fa9b 	bl	8002474 <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d902      	bls.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	74fb      	strb	r3, [r7, #19]
        break;
 8005f4c:	e005      	b.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f4e:	4b31      	ldr	r3, [pc, #196]	@ (8006014 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d0ef      	beq.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005f5a:	7cfb      	ldrb	r3, [r7, #19]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d15b      	bne.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f60:	4b2b      	ldr	r3, [pc, #172]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f6a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d01f      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d019      	beq.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f7e:	4b24      	ldr	r3, [pc, #144]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f88:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f8a:	4b21      	ldr	r3, [pc, #132]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f90:	4a1f      	ldr	r2, [pc, #124]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f9a:	4b1d      	ldr	r3, [pc, #116]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fa0:	4a1b      	ldr	r2, [pc, #108]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fa6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005faa:	4a19      	ldr	r2, [pc, #100]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d016      	beq.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fbc:	f7fc fa5a 	bl	8002474 <HAL_GetTick>
 8005fc0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fc2:	e00b      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fc4:	f7fc fa56 	bl	8002474 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d902      	bls.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	74fb      	strb	r3, [r7, #19]
            break;
 8005fda:	e006      	b.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fe2:	f003 0302 	and.w	r3, r3, #2
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d0ec      	beq.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005fea:	7cfb      	ldrb	r3, [r7, #19]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d10c      	bne.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005ff0:	4b07      	ldr	r3, [pc, #28]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ff6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006000:	4903      	ldr	r1, [pc, #12]	@ (8006010 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006002:	4313      	orrs	r3, r2
 8006004:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006008:	e008      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800600a:	7cfb      	ldrb	r3, [r7, #19]
 800600c:	74bb      	strb	r3, [r7, #18]
 800600e:	e005      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006010:	40021000 	.word	0x40021000
 8006014:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006018:	7cfb      	ldrb	r3, [r7, #19]
 800601a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800601c:	7c7b      	ldrb	r3, [r7, #17]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d105      	bne.n	800602e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006022:	4ba0      	ldr	r3, [pc, #640]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006026:	4a9f      	ldr	r2, [pc, #636]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006028:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800602c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00a      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800603a:	4b9a      	ldr	r3, [pc, #616]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800603c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006040:	f023 0203 	bic.w	r2, r3, #3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006048:	4996      	ldr	r1, [pc, #600]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800604a:	4313      	orrs	r3, r2
 800604c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0302 	and.w	r3, r3, #2
 8006058:	2b00      	cmp	r3, #0
 800605a:	d00a      	beq.n	8006072 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800605c:	4b91      	ldr	r3, [pc, #580]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800605e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006062:	f023 020c 	bic.w	r2, r3, #12
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800606a:	498e      	ldr	r1, [pc, #568]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800606c:	4313      	orrs	r3, r2
 800606e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0304 	and.w	r3, r3, #4
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00a      	beq.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800607e:	4b89      	ldr	r3, [pc, #548]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006084:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800608c:	4985      	ldr	r1, [pc, #532]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800608e:	4313      	orrs	r3, r2
 8006090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d00a      	beq.n	80060b6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060a0:	4b80      	ldr	r3, [pc, #512]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060ae:	497d      	ldr	r1, [pc, #500]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060b0:	4313      	orrs	r3, r2
 80060b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0310 	and.w	r3, r3, #16
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00a      	beq.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060c2:	4b78      	ldr	r3, [pc, #480]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060d0:	4974      	ldr	r1, [pc, #464]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060d2:	4313      	orrs	r3, r2
 80060d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 0320 	and.w	r3, r3, #32
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d00a      	beq.n	80060fa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80060e4:	4b6f      	ldr	r3, [pc, #444]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060f2:	496c      	ldr	r1, [pc, #432]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060f4:	4313      	orrs	r3, r2
 80060f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00a      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006106:	4b67      	ldr	r3, [pc, #412]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006108:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800610c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006114:	4963      	ldr	r1, [pc, #396]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006116:	4313      	orrs	r3, r2
 8006118:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00a      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006128:	4b5e      	ldr	r3, [pc, #376]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800612a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800612e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006136:	495b      	ldr	r1, [pc, #364]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006138:	4313      	orrs	r3, r2
 800613a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00a      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800614a:	4b56      	ldr	r3, [pc, #344]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800614c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006150:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006158:	4952      	ldr	r1, [pc, #328]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800615a:	4313      	orrs	r3, r2
 800615c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00a      	beq.n	8006182 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800616c:	4b4d      	ldr	r3, [pc, #308]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800616e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006172:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800617a:	494a      	ldr	r1, [pc, #296]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800617c:	4313      	orrs	r3, r2
 800617e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00a      	beq.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800618e:	4b45      	ldr	r3, [pc, #276]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006190:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006194:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800619c:	4941      	ldr	r1, [pc, #260]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800619e:	4313      	orrs	r3, r2
 80061a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00a      	beq.n	80061c6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80061b0:	4b3c      	ldr	r3, [pc, #240]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061b6:	f023 0203 	bic.w	r2, r3, #3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061be:	4939      	ldr	r1, [pc, #228]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061c0:	4313      	orrs	r3, r2
 80061c2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d028      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80061d2:	4b34      	ldr	r3, [pc, #208]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061e0:	4930      	ldr	r1, [pc, #192]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061e2:	4313      	orrs	r3, r2
 80061e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061f0:	d106      	bne.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061f2:	4b2c      	ldr	r3, [pc, #176]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061f4:	68db      	ldr	r3, [r3, #12]
 80061f6:	4a2b      	ldr	r2, [pc, #172]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061fc:	60d3      	str	r3, [r2, #12]
 80061fe:	e011      	b.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006204:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006208:	d10c      	bne.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	3304      	adds	r3, #4
 800620e:	2101      	movs	r1, #1
 8006210:	4618      	mov	r0, r3
 8006212:	f000 f8f9 	bl	8006408 <RCCEx_PLLSAI1_Config>
 8006216:	4603      	mov	r3, r0
 8006218:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800621a:	7cfb      	ldrb	r3, [r7, #19]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d001      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006220:	7cfb      	ldrb	r3, [r7, #19]
 8006222:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800622c:	2b00      	cmp	r3, #0
 800622e:	d04d      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006234:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006238:	d108      	bne.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800623a:	4b1a      	ldr	r3, [pc, #104]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800623c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006240:	4a18      	ldr	r2, [pc, #96]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006242:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006246:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800624a:	e012      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800624c:	4b15      	ldr	r3, [pc, #84]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800624e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006252:	4a14      	ldr	r2, [pc, #80]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006254:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006258:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800625c:	4b11      	ldr	r3, [pc, #68]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800625e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006262:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800626a:	490e      	ldr	r1, [pc, #56]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800626c:	4313      	orrs	r3, r2
 800626e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006276:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800627a:	d106      	bne.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800627c:	4b09      	ldr	r3, [pc, #36]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	4a08      	ldr	r2, [pc, #32]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006282:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006286:	60d3      	str	r3, [r2, #12]
 8006288:	e020      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800628e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006292:	d109      	bne.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006294:	4b03      	ldr	r3, [pc, #12]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	4a02      	ldr	r2, [pc, #8]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800629a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800629e:	60d3      	str	r3, [r2, #12]
 80062a0:	e014      	b.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x524>
 80062a2:	bf00      	nop
 80062a4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062ac:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062b0:	d10c      	bne.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	3304      	adds	r3, #4
 80062b6:	2101      	movs	r1, #1
 80062b8:	4618      	mov	r0, r3
 80062ba:	f000 f8a5 	bl	8006408 <RCCEx_PLLSAI1_Config>
 80062be:	4603      	mov	r3, r0
 80062c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80062c2:	7cfb      	ldrb	r3, [r7, #19]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d001      	beq.n	80062cc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80062c8:	7cfb      	ldrb	r3, [r7, #19]
 80062ca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d028      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80062d8:	4b4a      	ldr	r3, [pc, #296]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062e6:	4947      	ldr	r1, [pc, #284]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062f6:	d106      	bne.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062f8:	4b42      	ldr	r3, [pc, #264]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	4a41      	ldr	r2, [pc, #260]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006302:	60d3      	str	r3, [r2, #12]
 8006304:	e011      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800630a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800630e:	d10c      	bne.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	3304      	adds	r3, #4
 8006314:	2101      	movs	r1, #1
 8006316:	4618      	mov	r0, r3
 8006318:	f000 f876 	bl	8006408 <RCCEx_PLLSAI1_Config>
 800631c:	4603      	mov	r3, r0
 800631e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006320:	7cfb      	ldrb	r3, [r7, #19]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d001      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006326:	7cfb      	ldrb	r3, [r7, #19]
 8006328:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006332:	2b00      	cmp	r3, #0
 8006334:	d01e      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006336:	4b33      	ldr	r3, [pc, #204]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800633c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006346:	492f      	ldr	r1, [pc, #188]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006348:	4313      	orrs	r3, r2
 800634a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006354:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006358:	d10c      	bne.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	3304      	adds	r3, #4
 800635e:	2102      	movs	r1, #2
 8006360:	4618      	mov	r0, r3
 8006362:	f000 f851 	bl	8006408 <RCCEx_PLLSAI1_Config>
 8006366:	4603      	mov	r3, r0
 8006368:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800636a:	7cfb      	ldrb	r3, [r7, #19]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d001      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006370:	7cfb      	ldrb	r3, [r7, #19]
 8006372:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800637c:	2b00      	cmp	r3, #0
 800637e:	d00b      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006380:	4b20      	ldr	r3, [pc, #128]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006382:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006386:	f023 0204 	bic.w	r2, r3, #4
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006390:	491c      	ldr	r1, [pc, #112]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006392:	4313      	orrs	r3, r2
 8006394:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d00b      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80063a4:	4b17      	ldr	r3, [pc, #92]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063aa:	f023 0218 	bic.w	r2, r3, #24
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063b4:	4913      	ldr	r1, [pc, #76]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063b6:	4313      	orrs	r3, r2
 80063b8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d017      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80063c8:	4b0e      	ldr	r3, [pc, #56]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063d8:	490a      	ldr	r1, [pc, #40]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063da:	4313      	orrs	r3, r2
 80063dc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80063e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80063ea:	d105      	bne.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063ec:	4b05      	ldr	r3, [pc, #20]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	4a04      	ldr	r2, [pc, #16]	@ (8006404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80063f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3718      	adds	r7, #24
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	40021000 	.word	0x40021000

08006408 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006412:	2300      	movs	r3, #0
 8006414:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006416:	4b72      	ldr	r3, [pc, #456]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006418:	68db      	ldr	r3, [r3, #12]
 800641a:	f003 0303 	and.w	r3, r3, #3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00e      	beq.n	8006440 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006422:	4b6f      	ldr	r3, [pc, #444]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	f003 0203 	and.w	r2, r3, #3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	429a      	cmp	r2, r3
 8006430:	d103      	bne.n	800643a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
       ||
 8006436:	2b00      	cmp	r3, #0
 8006438:	d142      	bne.n	80064c0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	73fb      	strb	r3, [r7, #15]
 800643e:	e03f      	b.n	80064c0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b03      	cmp	r3, #3
 8006446:	d018      	beq.n	800647a <RCCEx_PLLSAI1_Config+0x72>
 8006448:	2b03      	cmp	r3, #3
 800644a:	d825      	bhi.n	8006498 <RCCEx_PLLSAI1_Config+0x90>
 800644c:	2b01      	cmp	r3, #1
 800644e:	d002      	beq.n	8006456 <RCCEx_PLLSAI1_Config+0x4e>
 8006450:	2b02      	cmp	r3, #2
 8006452:	d009      	beq.n	8006468 <RCCEx_PLLSAI1_Config+0x60>
 8006454:	e020      	b.n	8006498 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006456:	4b62      	ldr	r3, [pc, #392]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 0302 	and.w	r3, r3, #2
 800645e:	2b00      	cmp	r3, #0
 8006460:	d11d      	bne.n	800649e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006466:	e01a      	b.n	800649e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006468:	4b5d      	ldr	r3, [pc, #372]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006470:	2b00      	cmp	r3, #0
 8006472:	d116      	bne.n	80064a2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006478:	e013      	b.n	80064a2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800647a:	4b59      	ldr	r3, [pc, #356]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10f      	bne.n	80064a6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006486:	4b56      	ldr	r3, [pc, #344]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d109      	bne.n	80064a6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006496:	e006      	b.n	80064a6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	73fb      	strb	r3, [r7, #15]
      break;
 800649c:	e004      	b.n	80064a8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800649e:	bf00      	nop
 80064a0:	e002      	b.n	80064a8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80064a2:	bf00      	nop
 80064a4:	e000      	b.n	80064a8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80064a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80064a8:	7bfb      	ldrb	r3, [r7, #15]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d108      	bne.n	80064c0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80064ae:	4b4c      	ldr	r3, [pc, #304]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064b0:	68db      	ldr	r3, [r3, #12]
 80064b2:	f023 0203 	bic.w	r2, r3, #3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4949      	ldr	r1, [pc, #292]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064bc:	4313      	orrs	r3, r2
 80064be:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f040 8086 	bne.w	80065d4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80064c8:	4b45      	ldr	r3, [pc, #276]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a44      	ldr	r2, [pc, #272]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80064d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064d4:	f7fb ffce 	bl	8002474 <HAL_GetTick>
 80064d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80064da:	e009      	b.n	80064f0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80064dc:	f7fb ffca 	bl	8002474 <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d902      	bls.n	80064f0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	73fb      	strb	r3, [r7, #15]
        break;
 80064ee:	e005      	b.n	80064fc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80064f0:	4b3b      	ldr	r3, [pc, #236]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d1ef      	bne.n	80064dc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d168      	bne.n	80065d4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d113      	bne.n	8006530 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006508:	4b35      	ldr	r3, [pc, #212]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800650a:	691a      	ldr	r2, [r3, #16]
 800650c:	4b35      	ldr	r3, [pc, #212]	@ (80065e4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800650e:	4013      	ands	r3, r2
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	6892      	ldr	r2, [r2, #8]
 8006514:	0211      	lsls	r1, r2, #8
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	68d2      	ldr	r2, [r2, #12]
 800651a:	06d2      	lsls	r2, r2, #27
 800651c:	4311      	orrs	r1, r2
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	6852      	ldr	r2, [r2, #4]
 8006522:	3a01      	subs	r2, #1
 8006524:	0112      	lsls	r2, r2, #4
 8006526:	430a      	orrs	r2, r1
 8006528:	492d      	ldr	r1, [pc, #180]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800652a:	4313      	orrs	r3, r2
 800652c:	610b      	str	r3, [r1, #16]
 800652e:	e02d      	b.n	800658c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	2b01      	cmp	r3, #1
 8006534:	d115      	bne.n	8006562 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006536:	4b2a      	ldr	r3, [pc, #168]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006538:	691a      	ldr	r2, [r3, #16]
 800653a:	4b2b      	ldr	r3, [pc, #172]	@ (80065e8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800653c:	4013      	ands	r3, r2
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	6892      	ldr	r2, [r2, #8]
 8006542:	0211      	lsls	r1, r2, #8
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	6912      	ldr	r2, [r2, #16]
 8006548:	0852      	lsrs	r2, r2, #1
 800654a:	3a01      	subs	r2, #1
 800654c:	0552      	lsls	r2, r2, #21
 800654e:	4311      	orrs	r1, r2
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	6852      	ldr	r2, [r2, #4]
 8006554:	3a01      	subs	r2, #1
 8006556:	0112      	lsls	r2, r2, #4
 8006558:	430a      	orrs	r2, r1
 800655a:	4921      	ldr	r1, [pc, #132]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800655c:	4313      	orrs	r3, r2
 800655e:	610b      	str	r3, [r1, #16]
 8006560:	e014      	b.n	800658c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006562:	4b1f      	ldr	r3, [pc, #124]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006564:	691a      	ldr	r2, [r3, #16]
 8006566:	4b21      	ldr	r3, [pc, #132]	@ (80065ec <RCCEx_PLLSAI1_Config+0x1e4>)
 8006568:	4013      	ands	r3, r2
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	6892      	ldr	r2, [r2, #8]
 800656e:	0211      	lsls	r1, r2, #8
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	6952      	ldr	r2, [r2, #20]
 8006574:	0852      	lsrs	r2, r2, #1
 8006576:	3a01      	subs	r2, #1
 8006578:	0652      	lsls	r2, r2, #25
 800657a:	4311      	orrs	r1, r2
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	6852      	ldr	r2, [r2, #4]
 8006580:	3a01      	subs	r2, #1
 8006582:	0112      	lsls	r2, r2, #4
 8006584:	430a      	orrs	r2, r1
 8006586:	4916      	ldr	r1, [pc, #88]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006588:	4313      	orrs	r3, r2
 800658a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800658c:	4b14      	ldr	r3, [pc, #80]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a13      	ldr	r2, [pc, #76]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006592:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006596:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006598:	f7fb ff6c 	bl	8002474 <HAL_GetTick>
 800659c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800659e:	e009      	b.n	80065b4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80065a0:	f7fb ff68 	bl	8002474 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d902      	bls.n	80065b4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	73fb      	strb	r3, [r7, #15]
          break;
 80065b2:	e005      	b.n	80065c0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80065b4:	4b0a      	ldr	r3, [pc, #40]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d0ef      	beq.n	80065a0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d106      	bne.n	80065d4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80065c6:	4b06      	ldr	r3, [pc, #24]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065c8:	691a      	ldr	r2, [r3, #16]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	4904      	ldr	r1, [pc, #16]	@ (80065e0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065d0:	4313      	orrs	r3, r2
 80065d2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80065d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3710      	adds	r7, #16
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
 80065de:	bf00      	nop
 80065e0:	40021000 	.word	0x40021000
 80065e4:	07ff800f 	.word	0x07ff800f
 80065e8:	ff9f800f 	.word	0xff9f800f
 80065ec:	f9ff800f 	.word	0xf9ff800f

080065f0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	6078      	str	r0, [r7, #4]
 80065f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80065fa:	2300      	movs	r3, #0
 80065fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80065fe:	4b72      	ldr	r3, [pc, #456]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	f003 0303 	and.w	r3, r3, #3
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00e      	beq.n	8006628 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800660a:	4b6f      	ldr	r3, [pc, #444]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	f003 0203 	and.w	r2, r3, #3
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	429a      	cmp	r2, r3
 8006618:	d103      	bne.n	8006622 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
       ||
 800661e:	2b00      	cmp	r3, #0
 8006620:	d142      	bne.n	80066a8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	73fb      	strb	r3, [r7, #15]
 8006626:	e03f      	b.n	80066a8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2b03      	cmp	r3, #3
 800662e:	d018      	beq.n	8006662 <RCCEx_PLLSAI2_Config+0x72>
 8006630:	2b03      	cmp	r3, #3
 8006632:	d825      	bhi.n	8006680 <RCCEx_PLLSAI2_Config+0x90>
 8006634:	2b01      	cmp	r3, #1
 8006636:	d002      	beq.n	800663e <RCCEx_PLLSAI2_Config+0x4e>
 8006638:	2b02      	cmp	r3, #2
 800663a:	d009      	beq.n	8006650 <RCCEx_PLLSAI2_Config+0x60>
 800663c:	e020      	b.n	8006680 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800663e:	4b62      	ldr	r3, [pc, #392]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f003 0302 	and.w	r3, r3, #2
 8006646:	2b00      	cmp	r3, #0
 8006648:	d11d      	bne.n	8006686 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800664e:	e01a      	b.n	8006686 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006650:	4b5d      	ldr	r3, [pc, #372]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006658:	2b00      	cmp	r3, #0
 800665a:	d116      	bne.n	800668a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006660:	e013      	b.n	800668a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006662:	4b59      	ldr	r3, [pc, #356]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800666a:	2b00      	cmp	r3, #0
 800666c:	d10f      	bne.n	800668e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800666e:	4b56      	ldr	r3, [pc, #344]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d109      	bne.n	800668e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800667a:	2301      	movs	r3, #1
 800667c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800667e:	e006      	b.n	800668e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	73fb      	strb	r3, [r7, #15]
      break;
 8006684:	e004      	b.n	8006690 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006686:	bf00      	nop
 8006688:	e002      	b.n	8006690 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800668a:	bf00      	nop
 800668c:	e000      	b.n	8006690 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800668e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006690:	7bfb      	ldrb	r3, [r7, #15]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d108      	bne.n	80066a8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006696:	4b4c      	ldr	r3, [pc, #304]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	f023 0203 	bic.w	r2, r3, #3
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4949      	ldr	r1, [pc, #292]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066a4:	4313      	orrs	r3, r2
 80066a6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f040 8086 	bne.w	80067bc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80066b0:	4b45      	ldr	r3, [pc, #276]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a44      	ldr	r2, [pc, #272]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066bc:	f7fb feda 	bl	8002474 <HAL_GetTick>
 80066c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80066c2:	e009      	b.n	80066d8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80066c4:	f7fb fed6 	bl	8002474 <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d902      	bls.n	80066d8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	73fb      	strb	r3, [r7, #15]
        break;
 80066d6:	e005      	b.n	80066e4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80066d8:	4b3b      	ldr	r3, [pc, #236]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1ef      	bne.n	80066c4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80066e4:	7bfb      	ldrb	r3, [r7, #15]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d168      	bne.n	80067bc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d113      	bne.n	8006718 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80066f0:	4b35      	ldr	r3, [pc, #212]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066f2:	695a      	ldr	r2, [r3, #20]
 80066f4:	4b35      	ldr	r3, [pc, #212]	@ (80067cc <RCCEx_PLLSAI2_Config+0x1dc>)
 80066f6:	4013      	ands	r3, r2
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	6892      	ldr	r2, [r2, #8]
 80066fc:	0211      	lsls	r1, r2, #8
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	68d2      	ldr	r2, [r2, #12]
 8006702:	06d2      	lsls	r2, r2, #27
 8006704:	4311      	orrs	r1, r2
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	6852      	ldr	r2, [r2, #4]
 800670a:	3a01      	subs	r2, #1
 800670c:	0112      	lsls	r2, r2, #4
 800670e:	430a      	orrs	r2, r1
 8006710:	492d      	ldr	r1, [pc, #180]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006712:	4313      	orrs	r3, r2
 8006714:	614b      	str	r3, [r1, #20]
 8006716:	e02d      	b.n	8006774 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d115      	bne.n	800674a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800671e:	4b2a      	ldr	r3, [pc, #168]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006720:	695a      	ldr	r2, [r3, #20]
 8006722:	4b2b      	ldr	r3, [pc, #172]	@ (80067d0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006724:	4013      	ands	r3, r2
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	6892      	ldr	r2, [r2, #8]
 800672a:	0211      	lsls	r1, r2, #8
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	6912      	ldr	r2, [r2, #16]
 8006730:	0852      	lsrs	r2, r2, #1
 8006732:	3a01      	subs	r2, #1
 8006734:	0552      	lsls	r2, r2, #21
 8006736:	4311      	orrs	r1, r2
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	6852      	ldr	r2, [r2, #4]
 800673c:	3a01      	subs	r2, #1
 800673e:	0112      	lsls	r2, r2, #4
 8006740:	430a      	orrs	r2, r1
 8006742:	4921      	ldr	r1, [pc, #132]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006744:	4313      	orrs	r3, r2
 8006746:	614b      	str	r3, [r1, #20]
 8006748:	e014      	b.n	8006774 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800674a:	4b1f      	ldr	r3, [pc, #124]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800674c:	695a      	ldr	r2, [r3, #20]
 800674e:	4b21      	ldr	r3, [pc, #132]	@ (80067d4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006750:	4013      	ands	r3, r2
 8006752:	687a      	ldr	r2, [r7, #4]
 8006754:	6892      	ldr	r2, [r2, #8]
 8006756:	0211      	lsls	r1, r2, #8
 8006758:	687a      	ldr	r2, [r7, #4]
 800675a:	6952      	ldr	r2, [r2, #20]
 800675c:	0852      	lsrs	r2, r2, #1
 800675e:	3a01      	subs	r2, #1
 8006760:	0652      	lsls	r2, r2, #25
 8006762:	4311      	orrs	r1, r2
 8006764:	687a      	ldr	r2, [r7, #4]
 8006766:	6852      	ldr	r2, [r2, #4]
 8006768:	3a01      	subs	r2, #1
 800676a:	0112      	lsls	r2, r2, #4
 800676c:	430a      	orrs	r2, r1
 800676e:	4916      	ldr	r1, [pc, #88]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006770:	4313      	orrs	r3, r2
 8006772:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006774:	4b14      	ldr	r3, [pc, #80]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a13      	ldr	r2, [pc, #76]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800677a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800677e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006780:	f7fb fe78 	bl	8002474 <HAL_GetTick>
 8006784:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006786:	e009      	b.n	800679c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006788:	f7fb fe74 	bl	8002474 <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	68bb      	ldr	r3, [r7, #8]
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	2b02      	cmp	r3, #2
 8006794:	d902      	bls.n	800679c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	73fb      	strb	r3, [r7, #15]
          break;
 800679a:	e005      	b.n	80067a8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800679c:	4b0a      	ldr	r3, [pc, #40]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d0ef      	beq.n	8006788 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80067a8:	7bfb      	ldrb	r3, [r7, #15]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d106      	bne.n	80067bc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80067ae:	4b06      	ldr	r3, [pc, #24]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067b0:	695a      	ldr	r2, [r3, #20]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	699b      	ldr	r3, [r3, #24]
 80067b6:	4904      	ldr	r1, [pc, #16]	@ (80067c8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067b8:	4313      	orrs	r3, r2
 80067ba:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80067bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3710      	adds	r7, #16
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	40021000 	.word	0x40021000
 80067cc:	07ff800f 	.word	0x07ff800f
 80067d0:	ff9f800f 	.word	0xff9f800f
 80067d4:	f9ff800f 	.word	0xf9ff800f

080067d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067d8:	b580      	push	{r7, lr}
 80067da:	b084      	sub	sp, #16
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d101      	bne.n	80067ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	e095      	b.n	8006916 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d108      	bne.n	8006804 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067fa:	d009      	beq.n	8006810 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	61da      	str	r2, [r3, #28]
 8006802:	e005      	b.n	8006810 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2200      	movs	r2, #0
 8006808:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2200      	movs	r2, #0
 8006814:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800681c:	b2db      	uxtb	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d106      	bne.n	8006830 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f7fb fa98 	bl	8001d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2202      	movs	r2, #2
 8006834:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006846:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006850:	d902      	bls.n	8006858 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006852:	2300      	movs	r3, #0
 8006854:	60fb      	str	r3, [r7, #12]
 8006856:	e002      	b.n	800685e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006858:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800685c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006866:	d007      	beq.n	8006878 <HAL_SPI_Init+0xa0>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006870:	d002      	beq.n	8006878 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	689b      	ldr	r3, [r3, #8]
 8006884:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006888:	431a      	orrs	r2, r3
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	f003 0302 	and.w	r3, r3, #2
 8006892:	431a      	orrs	r2, r3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	695b      	ldr	r3, [r3, #20]
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	431a      	orrs	r2, r3
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068a6:	431a      	orrs	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	69db      	ldr	r3, [r3, #28]
 80068ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068b0:	431a      	orrs	r2, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a1b      	ldr	r3, [r3, #32]
 80068b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068ba:	ea42 0103 	orr.w	r1, r2, r3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	430a      	orrs	r2, r1
 80068cc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	0c1b      	lsrs	r3, r3, #16
 80068d4:	f003 0204 	and.w	r2, r3, #4
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068dc:	f003 0310 	and.w	r3, r3, #16
 80068e0:	431a      	orrs	r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068e6:	f003 0308 	and.w	r3, r3, #8
 80068ea:	431a      	orrs	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	68db      	ldr	r3, [r3, #12]
 80068f0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80068f4:	ea42 0103 	orr.w	r1, r2, r3
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	430a      	orrs	r2, r1
 8006904:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	3710      	adds	r7, #16
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b088      	sub	sp, #32
 8006922:	af00      	add	r7, sp, #0
 8006924:	60f8      	str	r0, [r7, #12]
 8006926:	60b9      	str	r1, [r7, #8]
 8006928:	603b      	str	r3, [r7, #0]
 800692a:	4613      	mov	r3, r2
 800692c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800692e:	f7fb fda1 	bl	8002474 <HAL_GetTick>
 8006932:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006934:	88fb      	ldrh	r3, [r7, #6]
 8006936:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b01      	cmp	r3, #1
 8006942:	d001      	beq.n	8006948 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006944:	2302      	movs	r3, #2
 8006946:	e15c      	b.n	8006c02 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d002      	beq.n	8006954 <HAL_SPI_Transmit+0x36>
 800694e:	88fb      	ldrh	r3, [r7, #6]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d101      	bne.n	8006958 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006954:	2301      	movs	r3, #1
 8006956:	e154      	b.n	8006c02 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800695e:	2b01      	cmp	r3, #1
 8006960:	d101      	bne.n	8006966 <HAL_SPI_Transmit+0x48>
 8006962:	2302      	movs	r3, #2
 8006964:	e14d      	b.n	8006c02 <HAL_SPI_Transmit+0x2e4>
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	2201      	movs	r2, #1
 800696a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2203      	movs	r2, #3
 8006972:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2200      	movs	r2, #0
 800697a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	88fa      	ldrh	r2, [r7, #6]
 8006986:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	88fa      	ldrh	r2, [r7, #6]
 800698c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2200      	movs	r2, #0
 8006992:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2200      	movs	r2, #0
 80069a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2200      	movs	r2, #0
 80069a8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80069b8:	d10f      	bne.n	80069da <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069c8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80069d8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069e4:	2b40      	cmp	r3, #64	@ 0x40
 80069e6:	d007      	beq.n	80069f8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80069f6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a00:	d952      	bls.n	8006aa8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	685b      	ldr	r3, [r3, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d002      	beq.n	8006a10 <HAL_SPI_Transmit+0xf2>
 8006a0a:	8b7b      	ldrh	r3, [r7, #26]
 8006a0c:	2b01      	cmp	r3, #1
 8006a0e:	d145      	bne.n	8006a9c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a14:	881a      	ldrh	r2, [r3, #0]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a20:	1c9a      	adds	r2, r3, #2
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	3b01      	subs	r3, #1
 8006a2e:	b29a      	uxth	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006a34:	e032      	b.n	8006a9c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	f003 0302 	and.w	r3, r3, #2
 8006a40:	2b02      	cmp	r3, #2
 8006a42:	d112      	bne.n	8006a6a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a48:	881a      	ldrh	r2, [r3, #0]
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a54:	1c9a      	adds	r2, r3, #2
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	3b01      	subs	r3, #1
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a68:	e018      	b.n	8006a9c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006a6a:	f7fb fd03 	bl	8002474 <HAL_GetTick>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	69fb      	ldr	r3, [r7, #28]
 8006a72:	1ad3      	subs	r3, r2, r3
 8006a74:	683a      	ldr	r2, [r7, #0]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d803      	bhi.n	8006a82 <HAL_SPI_Transmit+0x164>
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a80:	d102      	bne.n	8006a88 <HAL_SPI_Transmit+0x16a>
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d109      	bne.n	8006a9c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e0b2      	b.n	8006c02 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa0:	b29b      	uxth	r3, r3
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1c7      	bne.n	8006a36 <HAL_SPI_Transmit+0x118>
 8006aa6:	e083      	b.n	8006bb0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d002      	beq.n	8006ab6 <HAL_SPI_Transmit+0x198>
 8006ab0:	8b7b      	ldrh	r3, [r7, #26]
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d177      	bne.n	8006ba6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d912      	bls.n	8006ae6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac4:	881a      	ldrh	r2, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad0:	1c9a      	adds	r2, r3, #2
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b02      	subs	r3, #2
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ae4:	e05f      	b.n	8006ba6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	330c      	adds	r3, #12
 8006af0:	7812      	ldrb	r2, [r2, #0]
 8006af2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006af8:	1c5a      	adds	r2, r3, #1
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006b0c:	e04b      	b.n	8006ba6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	f003 0302 	and.w	r3, r3, #2
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d12b      	bne.n	8006b74 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d912      	bls.n	8006b4c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b2a:	881a      	ldrh	r2, [r3, #0]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b36:	1c9a      	adds	r2, r3, #2
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b40:	b29b      	uxth	r3, r3
 8006b42:	3b02      	subs	r3, #2
 8006b44:	b29a      	uxth	r2, r3
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b4a:	e02c      	b.n	8006ba6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	330c      	adds	r3, #12
 8006b56:	7812      	ldrb	r2, [r2, #0]
 8006b58:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b5e:	1c5a      	adds	r2, r3, #1
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	3b01      	subs	r3, #1
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006b72:	e018      	b.n	8006ba6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b74:	f7fb fc7e 	bl	8002474 <HAL_GetTick>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	683a      	ldr	r2, [r7, #0]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d803      	bhi.n	8006b8c <HAL_SPI_Transmit+0x26e>
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b8a:	d102      	bne.n	8006b92 <HAL_SPI_Transmit+0x274>
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d109      	bne.n	8006ba6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2201      	movs	r2, #1
 8006b96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e02d      	b.n	8006c02 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006baa:	b29b      	uxth	r3, r3
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1ae      	bne.n	8006b0e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bb0:	69fa      	ldr	r2, [r7, #28]
 8006bb2:	6839      	ldr	r1, [r7, #0]
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	f000 f947 	bl	8006e48 <SPI_EndRxTxTransaction>
 8006bba:	4603      	mov	r3, r0
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d002      	beq.n	8006bc6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2220      	movs	r2, #32
 8006bc4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d10a      	bne.n	8006be4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bce:	2300      	movs	r3, #0
 8006bd0:	617b      	str	r3, [r7, #20]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68db      	ldr	r3, [r3, #12]
 8006bd8:	617b      	str	r3, [r7, #20]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	689b      	ldr	r3, [r3, #8]
 8006be0:	617b      	str	r3, [r7, #20]
 8006be2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d001      	beq.n	8006c00 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e000      	b.n	8006c02 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006c00:	2300      	movs	r3, #0
  }
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3720      	adds	r7, #32
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
	...

08006c0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b088      	sub	sp, #32
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	603b      	str	r3, [r7, #0]
 8006c18:	4613      	mov	r3, r2
 8006c1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c1c:	f7fb fc2a 	bl	8002474 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c24:	1a9b      	subs	r3, r3, r2
 8006c26:	683a      	ldr	r2, [r7, #0]
 8006c28:	4413      	add	r3, r2
 8006c2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c2c:	f7fb fc22 	bl	8002474 <HAL_GetTick>
 8006c30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c32:	4b39      	ldr	r3, [pc, #228]	@ (8006d18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	015b      	lsls	r3, r3, #5
 8006c38:	0d1b      	lsrs	r3, r3, #20
 8006c3a:	69fa      	ldr	r2, [r7, #28]
 8006c3c:	fb02 f303 	mul.w	r3, r2, r3
 8006c40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c42:	e054      	b.n	8006cee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c4a:	d050      	beq.n	8006cee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c4c:	f7fb fc12 	bl	8002474 <HAL_GetTick>
 8006c50:	4602      	mov	r2, r0
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	69fa      	ldr	r2, [r7, #28]
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d902      	bls.n	8006c62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c5c:	69fb      	ldr	r3, [r7, #28]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d13d      	bne.n	8006cde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	685a      	ldr	r2, [r3, #4]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c7a:	d111      	bne.n	8006ca0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c84:	d004      	beq.n	8006c90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c8e:	d107      	bne.n	8006ca0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ca8:	d10f      	bne.n	8006cca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cb8:	601a      	str	r2, [r3, #0]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006cda:	2303      	movs	r3, #3
 8006cdc:	e017      	b.n	8006d0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006cde:	697b      	ldr	r3, [r7, #20]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d101      	bne.n	8006ce8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	3b01      	subs	r3, #1
 8006cec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	689a      	ldr	r2, [r3, #8]
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	4013      	ands	r3, r2
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	bf0c      	ite	eq
 8006cfe:	2301      	moveq	r3, #1
 8006d00:	2300      	movne	r3, #0
 8006d02:	b2db      	uxtb	r3, r3
 8006d04:	461a      	mov	r2, r3
 8006d06:	79fb      	ldrb	r3, [r7, #7]
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d19b      	bne.n	8006c44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3720      	adds	r7, #32
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	2004000c 	.word	0x2004000c

08006d1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b08a      	sub	sp, #40	@ 0x28
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
 8006d28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006d2e:	f7fb fba1 	bl	8002474 <HAL_GetTick>
 8006d32:	4602      	mov	r2, r0
 8006d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d36:	1a9b      	subs	r3, r3, r2
 8006d38:	683a      	ldr	r2, [r7, #0]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006d3e:	f7fb fb99 	bl	8002474 <HAL_GetTick>
 8006d42:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	330c      	adds	r3, #12
 8006d4a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006d4c:	4b3d      	ldr	r3, [pc, #244]	@ (8006e44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	4613      	mov	r3, r2
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	4413      	add	r3, r2
 8006d56:	00da      	lsls	r2, r3, #3
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	0d1b      	lsrs	r3, r3, #20
 8006d5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d5e:	fb02 f303 	mul.w	r3, r2, r3
 8006d62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006d64:	e060      	b.n	8006e28 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006d66:	68bb      	ldr	r3, [r7, #8]
 8006d68:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006d6c:	d107      	bne.n	8006d7e <SPI_WaitFifoStateUntilTimeout+0x62>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d104      	bne.n	8006d7e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	781b      	ldrb	r3, [r3, #0]
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006d7c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d84:	d050      	beq.n	8006e28 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d86:	f7fb fb75 	bl	8002474 <HAL_GetTick>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	6a3b      	ldr	r3, [r7, #32]
 8006d8e:	1ad3      	subs	r3, r2, r3
 8006d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d902      	bls.n	8006d9c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d13d      	bne.n	8006e18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006daa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006db4:	d111      	bne.n	8006dda <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dbe:	d004      	beq.n	8006dca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dc8:	d107      	bne.n	8006dda <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006de2:	d10f      	bne.n	8006e04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006df2:	601a      	str	r2, [r3, #0]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e010      	b.n	8006e3a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d101      	bne.n	8006e22 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	3b01      	subs	r3, #1
 8006e26:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	689a      	ldr	r2, [r3, #8]
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	4013      	ands	r3, r2
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d196      	bne.n	8006d66 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3728      	adds	r7, #40	@ 0x28
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	2004000c 	.word	0x2004000c

08006e48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b086      	sub	sp, #24
 8006e4c:	af02      	add	r7, sp, #8
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	f7ff ff5b 	bl	8006d1c <SPI_WaitFifoStateUntilTimeout>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d007      	beq.n	8006e7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e70:	f043 0220 	orr.w	r2, r3, #32
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e027      	b.n	8006ecc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	2200      	movs	r2, #0
 8006e84:	2180      	movs	r1, #128	@ 0x80
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f7ff fec0 	bl	8006c0c <SPI_WaitFlagStateUntilTimeout>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d007      	beq.n	8006ea2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e96:	f043 0220 	orr.w	r2, r3, #32
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e014      	b.n	8006ecc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f7ff ff34 	bl	8006d1c <SPI_WaitFifoStateUntilTimeout>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d007      	beq.n	8006eca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ebe:	f043 0220 	orr.w	r2, r3, #32
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ec6:	2303      	movs	r3, #3
 8006ec8:	e000      	b.n	8006ecc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3710      	adds	r7, #16
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d101      	bne.n	8006ee6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e049      	b.n	8006f7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d106      	bne.n	8006f00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006efa:	6878      	ldr	r0, [r7, #4]
 8006efc:	f7fa ff72 	bl	8001de4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2202      	movs	r2, #2
 8006f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	3304      	adds	r3, #4
 8006f10:	4619      	mov	r1, r3
 8006f12:	4610      	mov	r0, r2
 8006f14:	f000 f968 	bl	80071e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3708      	adds	r7, #8
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
	...

08006f84 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d001      	beq.n	8006f9c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e047      	b.n	800702c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a23      	ldr	r2, [pc, #140]	@ (8007038 <HAL_TIM_Base_Start+0xb4>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d01d      	beq.n	8006fea <HAL_TIM_Base_Start+0x66>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fb6:	d018      	beq.n	8006fea <HAL_TIM_Base_Start+0x66>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a1f      	ldr	r2, [pc, #124]	@ (800703c <HAL_TIM_Base_Start+0xb8>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d013      	beq.n	8006fea <HAL_TIM_Base_Start+0x66>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a1e      	ldr	r2, [pc, #120]	@ (8007040 <HAL_TIM_Base_Start+0xbc>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d00e      	beq.n	8006fea <HAL_TIM_Base_Start+0x66>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8007044 <HAL_TIM_Base_Start+0xc0>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d009      	beq.n	8006fea <HAL_TIM_Base_Start+0x66>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a1b      	ldr	r2, [pc, #108]	@ (8007048 <HAL_TIM_Base_Start+0xc4>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d004      	beq.n	8006fea <HAL_TIM_Base_Start+0x66>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a19      	ldr	r2, [pc, #100]	@ (800704c <HAL_TIM_Base_Start+0xc8>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d115      	bne.n	8007016 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	689a      	ldr	r2, [r3, #8]
 8006ff0:	4b17      	ldr	r3, [pc, #92]	@ (8007050 <HAL_TIM_Base_Start+0xcc>)
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2b06      	cmp	r3, #6
 8006ffa:	d015      	beq.n	8007028 <HAL_TIM_Base_Start+0xa4>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007002:	d011      	beq.n	8007028 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	681a      	ldr	r2, [r3, #0]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f042 0201 	orr.w	r2, r2, #1
 8007012:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007014:	e008      	b.n	8007028 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f042 0201 	orr.w	r2, r2, #1
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	e000      	b.n	800702a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007028:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800702a:	2300      	movs	r3, #0
}
 800702c:	4618      	mov	r0, r3
 800702e:	3714      	adds	r7, #20
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr
 8007038:	40012c00 	.word	0x40012c00
 800703c:	40000400 	.word	0x40000400
 8007040:	40000800 	.word	0x40000800
 8007044:	40000c00 	.word	0x40000c00
 8007048:	40013400 	.word	0x40013400
 800704c:	40014000 	.word	0x40014000
 8007050:	00010007 	.word	0x00010007

08007054 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
 800705c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800705e:	2300      	movs	r3, #0
 8007060:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007068:	2b01      	cmp	r3, #1
 800706a:	d101      	bne.n	8007070 <HAL_TIM_ConfigClockSource+0x1c>
 800706c:	2302      	movs	r3, #2
 800706e:	e0b6      	b.n	80071de <HAL_TIM_ConfigClockSource+0x18a>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2202      	movs	r2, #2
 800707c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800708e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007092:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800709a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68ba      	ldr	r2, [r7, #8]
 80070a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070ac:	d03e      	beq.n	800712c <HAL_TIM_ConfigClockSource+0xd8>
 80070ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070b2:	f200 8087 	bhi.w	80071c4 <HAL_TIM_ConfigClockSource+0x170>
 80070b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070ba:	f000 8086 	beq.w	80071ca <HAL_TIM_ConfigClockSource+0x176>
 80070be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070c2:	d87f      	bhi.n	80071c4 <HAL_TIM_ConfigClockSource+0x170>
 80070c4:	2b70      	cmp	r3, #112	@ 0x70
 80070c6:	d01a      	beq.n	80070fe <HAL_TIM_ConfigClockSource+0xaa>
 80070c8:	2b70      	cmp	r3, #112	@ 0x70
 80070ca:	d87b      	bhi.n	80071c4 <HAL_TIM_ConfigClockSource+0x170>
 80070cc:	2b60      	cmp	r3, #96	@ 0x60
 80070ce:	d050      	beq.n	8007172 <HAL_TIM_ConfigClockSource+0x11e>
 80070d0:	2b60      	cmp	r3, #96	@ 0x60
 80070d2:	d877      	bhi.n	80071c4 <HAL_TIM_ConfigClockSource+0x170>
 80070d4:	2b50      	cmp	r3, #80	@ 0x50
 80070d6:	d03c      	beq.n	8007152 <HAL_TIM_ConfigClockSource+0xfe>
 80070d8:	2b50      	cmp	r3, #80	@ 0x50
 80070da:	d873      	bhi.n	80071c4 <HAL_TIM_ConfigClockSource+0x170>
 80070dc:	2b40      	cmp	r3, #64	@ 0x40
 80070de:	d058      	beq.n	8007192 <HAL_TIM_ConfigClockSource+0x13e>
 80070e0:	2b40      	cmp	r3, #64	@ 0x40
 80070e2:	d86f      	bhi.n	80071c4 <HAL_TIM_ConfigClockSource+0x170>
 80070e4:	2b30      	cmp	r3, #48	@ 0x30
 80070e6:	d064      	beq.n	80071b2 <HAL_TIM_ConfigClockSource+0x15e>
 80070e8:	2b30      	cmp	r3, #48	@ 0x30
 80070ea:	d86b      	bhi.n	80071c4 <HAL_TIM_ConfigClockSource+0x170>
 80070ec:	2b20      	cmp	r3, #32
 80070ee:	d060      	beq.n	80071b2 <HAL_TIM_ConfigClockSource+0x15e>
 80070f0:	2b20      	cmp	r3, #32
 80070f2:	d867      	bhi.n	80071c4 <HAL_TIM_ConfigClockSource+0x170>
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d05c      	beq.n	80071b2 <HAL_TIM_ConfigClockSource+0x15e>
 80070f8:	2b10      	cmp	r3, #16
 80070fa:	d05a      	beq.n	80071b2 <HAL_TIM_ConfigClockSource+0x15e>
 80070fc:	e062      	b.n	80071c4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800710e:	f000 f98b 	bl	8007428 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007120:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68ba      	ldr	r2, [r7, #8]
 8007128:	609a      	str	r2, [r3, #8]
      break;
 800712a:	e04f      	b.n	80071cc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800713c:	f000 f974 	bl	8007428 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	689a      	ldr	r2, [r3, #8]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800714e:	609a      	str	r2, [r3, #8]
      break;
 8007150:	e03c      	b.n	80071cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800715e:	461a      	mov	r2, r3
 8007160:	f000 f8e8 	bl	8007334 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2150      	movs	r1, #80	@ 0x50
 800716a:	4618      	mov	r0, r3
 800716c:	f000 f941 	bl	80073f2 <TIM_ITRx_SetConfig>
      break;
 8007170:	e02c      	b.n	80071cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800717e:	461a      	mov	r2, r3
 8007180:	f000 f907 	bl	8007392 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2160      	movs	r1, #96	@ 0x60
 800718a:	4618      	mov	r0, r3
 800718c:	f000 f931 	bl	80073f2 <TIM_ITRx_SetConfig>
      break;
 8007190:	e01c      	b.n	80071cc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007196:	683b      	ldr	r3, [r7, #0]
 8007198:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800719e:	461a      	mov	r2, r3
 80071a0:	f000 f8c8 	bl	8007334 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2140      	movs	r1, #64	@ 0x40
 80071aa:	4618      	mov	r0, r3
 80071ac:	f000 f921 	bl	80073f2 <TIM_ITRx_SetConfig>
      break;
 80071b0:	e00c      	b.n	80071cc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4619      	mov	r1, r3
 80071bc:	4610      	mov	r0, r2
 80071be:	f000 f918 	bl	80073f2 <TIM_ITRx_SetConfig>
      break;
 80071c2:	e003      	b.n	80071cc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	73fb      	strb	r3, [r7, #15]
      break;
 80071c8:	e000      	b.n	80071cc <HAL_TIM_ConfigClockSource+0x178>
      break;
 80071ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2200      	movs	r2, #0
 80071d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80071de:	4618      	mov	r0, r3
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}
	...

080071e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a46      	ldr	r2, [pc, #280]	@ (8007314 <TIM_Base_SetConfig+0x12c>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d013      	beq.n	8007228 <TIM_Base_SetConfig+0x40>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007206:	d00f      	beq.n	8007228 <TIM_Base_SetConfig+0x40>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a43      	ldr	r2, [pc, #268]	@ (8007318 <TIM_Base_SetConfig+0x130>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d00b      	beq.n	8007228 <TIM_Base_SetConfig+0x40>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a42      	ldr	r2, [pc, #264]	@ (800731c <TIM_Base_SetConfig+0x134>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d007      	beq.n	8007228 <TIM_Base_SetConfig+0x40>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a41      	ldr	r2, [pc, #260]	@ (8007320 <TIM_Base_SetConfig+0x138>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d003      	beq.n	8007228 <TIM_Base_SetConfig+0x40>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a40      	ldr	r2, [pc, #256]	@ (8007324 <TIM_Base_SetConfig+0x13c>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d108      	bne.n	800723a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800722e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	68fa      	ldr	r2, [r7, #12]
 8007236:	4313      	orrs	r3, r2
 8007238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a35      	ldr	r2, [pc, #212]	@ (8007314 <TIM_Base_SetConfig+0x12c>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d01f      	beq.n	8007282 <TIM_Base_SetConfig+0x9a>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007248:	d01b      	beq.n	8007282 <TIM_Base_SetConfig+0x9a>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a32      	ldr	r2, [pc, #200]	@ (8007318 <TIM_Base_SetConfig+0x130>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d017      	beq.n	8007282 <TIM_Base_SetConfig+0x9a>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a31      	ldr	r2, [pc, #196]	@ (800731c <TIM_Base_SetConfig+0x134>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d013      	beq.n	8007282 <TIM_Base_SetConfig+0x9a>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a30      	ldr	r2, [pc, #192]	@ (8007320 <TIM_Base_SetConfig+0x138>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d00f      	beq.n	8007282 <TIM_Base_SetConfig+0x9a>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a2f      	ldr	r2, [pc, #188]	@ (8007324 <TIM_Base_SetConfig+0x13c>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d00b      	beq.n	8007282 <TIM_Base_SetConfig+0x9a>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a2e      	ldr	r2, [pc, #184]	@ (8007328 <TIM_Base_SetConfig+0x140>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d007      	beq.n	8007282 <TIM_Base_SetConfig+0x9a>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a2d      	ldr	r2, [pc, #180]	@ (800732c <TIM_Base_SetConfig+0x144>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d003      	beq.n	8007282 <TIM_Base_SetConfig+0x9a>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a2c      	ldr	r2, [pc, #176]	@ (8007330 <TIM_Base_SetConfig+0x148>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d108      	bne.n	8007294 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	68db      	ldr	r3, [r3, #12]
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	4313      	orrs	r3, r2
 8007292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	695b      	ldr	r3, [r3, #20]
 800729e:	4313      	orrs	r3, r2
 80072a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072a8:	683b      	ldr	r3, [r7, #0]
 80072aa:	689a      	ldr	r2, [r3, #8]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a16      	ldr	r2, [pc, #88]	@ (8007314 <TIM_Base_SetConfig+0x12c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d00f      	beq.n	80072e0 <TIM_Base_SetConfig+0xf8>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a18      	ldr	r2, [pc, #96]	@ (8007324 <TIM_Base_SetConfig+0x13c>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d00b      	beq.n	80072e0 <TIM_Base_SetConfig+0xf8>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	4a17      	ldr	r2, [pc, #92]	@ (8007328 <TIM_Base_SetConfig+0x140>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d007      	beq.n	80072e0 <TIM_Base_SetConfig+0xf8>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	4a16      	ldr	r2, [pc, #88]	@ (800732c <TIM_Base_SetConfig+0x144>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d003      	beq.n	80072e0 <TIM_Base_SetConfig+0xf8>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	4a15      	ldr	r2, [pc, #84]	@ (8007330 <TIM_Base_SetConfig+0x148>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d103      	bne.n	80072e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072e0:	683b      	ldr	r3, [r7, #0]
 80072e2:	691a      	ldr	r2, [r3, #16]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	f003 0301 	and.w	r3, r3, #1
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d105      	bne.n	8007306 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	f023 0201 	bic.w	r2, r3, #1
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	611a      	str	r2, [r3, #16]
  }
}
 8007306:	bf00      	nop
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
 8007312:	bf00      	nop
 8007314:	40012c00 	.word	0x40012c00
 8007318:	40000400 	.word	0x40000400
 800731c:	40000800 	.word	0x40000800
 8007320:	40000c00 	.word	0x40000c00
 8007324:	40013400 	.word	0x40013400
 8007328:	40014000 	.word	0x40014000
 800732c:	40014400 	.word	0x40014400
 8007330:	40014800 	.word	0x40014800

08007334 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007334:	b480      	push	{r7}
 8007336:	b087      	sub	sp, #28
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6a1b      	ldr	r3, [r3, #32]
 8007344:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6a1b      	ldr	r3, [r3, #32]
 800734a:	f023 0201 	bic.w	r2, r3, #1
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	699b      	ldr	r3, [r3, #24]
 8007356:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007358:	693b      	ldr	r3, [r7, #16]
 800735a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800735e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	011b      	lsls	r3, r3, #4
 8007364:	693a      	ldr	r2, [r7, #16]
 8007366:	4313      	orrs	r3, r2
 8007368:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	f023 030a 	bic.w	r3, r3, #10
 8007370:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	4313      	orrs	r3, r2
 8007378:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	621a      	str	r2, [r3, #32]
}
 8007386:	bf00      	nop
 8007388:	371c      	adds	r7, #28
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007392:	b480      	push	{r7}
 8007394:	b087      	sub	sp, #28
 8007396:	af00      	add	r7, sp, #0
 8007398:	60f8      	str	r0, [r7, #12]
 800739a:	60b9      	str	r1, [r7, #8]
 800739c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6a1b      	ldr	r3, [r3, #32]
 80073a8:	f023 0210 	bic.w	r2, r3, #16
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80073bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	031b      	lsls	r3, r3, #12
 80073c2:	693a      	ldr	r2, [r7, #16]
 80073c4:	4313      	orrs	r3, r2
 80073c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80073ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	011b      	lsls	r3, r3, #4
 80073d4:	697a      	ldr	r2, [r7, #20]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	693a      	ldr	r2, [r7, #16]
 80073de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	697a      	ldr	r2, [r7, #20]
 80073e4:	621a      	str	r2, [r3, #32]
}
 80073e6:	bf00      	nop
 80073e8:	371c      	adds	r7, #28
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr

080073f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80073f2:	b480      	push	{r7}
 80073f4:	b085      	sub	sp, #20
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
 80073fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007408:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800740a:	683a      	ldr	r2, [r7, #0]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	4313      	orrs	r3, r2
 8007410:	f043 0307 	orr.w	r3, r3, #7
 8007414:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	68fa      	ldr	r2, [r7, #12]
 800741a:	609a      	str	r2, [r3, #8]
}
 800741c:	bf00      	nop
 800741e:	3714      	adds	r7, #20
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr

08007428 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007428:	b480      	push	{r7}
 800742a:	b087      	sub	sp, #28
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	60b9      	str	r1, [r7, #8]
 8007432:	607a      	str	r2, [r7, #4]
 8007434:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	689b      	ldr	r3, [r3, #8]
 800743a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007442:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	021a      	lsls	r2, r3, #8
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	431a      	orrs	r2, r3
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	4313      	orrs	r3, r2
 8007450:	697a      	ldr	r2, [r7, #20]
 8007452:	4313      	orrs	r3, r2
 8007454:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	697a      	ldr	r2, [r7, #20]
 800745a:	609a      	str	r2, [r3, #8]
}
 800745c:	bf00      	nop
 800745e:	371c      	adds	r7, #28
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007468:	b480      	push	{r7}
 800746a:	b085      	sub	sp, #20
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007478:	2b01      	cmp	r3, #1
 800747a:	d101      	bne.n	8007480 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800747c:	2302      	movs	r3, #2
 800747e:	e068      	b.n	8007552 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2202      	movs	r2, #2
 800748c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	685b      	ldr	r3, [r3, #4]
 8007496:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a2e      	ldr	r2, [pc, #184]	@ (8007560 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d004      	beq.n	80074b4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a2d      	ldr	r2, [pc, #180]	@ (8007564 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d108      	bne.n	80074c6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80074ba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	68fa      	ldr	r2, [r7, #12]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074ce:	683b      	ldr	r3, [r7, #0]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	4313      	orrs	r3, r2
 80074d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68fa      	ldr	r2, [r7, #12]
 80074de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a1e      	ldr	r2, [pc, #120]	@ (8007560 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d01d      	beq.n	8007526 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f2:	d018      	beq.n	8007526 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a1b      	ldr	r2, [pc, #108]	@ (8007568 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d013      	beq.n	8007526 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a1a      	ldr	r2, [pc, #104]	@ (800756c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d00e      	beq.n	8007526 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a18      	ldr	r2, [pc, #96]	@ (8007570 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d009      	beq.n	8007526 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a13      	ldr	r2, [pc, #76]	@ (8007564 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d004      	beq.n	8007526 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a14      	ldr	r2, [pc, #80]	@ (8007574 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d10c      	bne.n	8007540 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800752c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	68ba      	ldr	r2, [r7, #8]
 8007534:	4313      	orrs	r3, r2
 8007536:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	68ba      	ldr	r2, [r7, #8]
 800753e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2200      	movs	r2, #0
 800754c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007550:	2300      	movs	r3, #0
}
 8007552:	4618      	mov	r0, r3
 8007554:	3714      	adds	r7, #20
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr
 800755e:	bf00      	nop
 8007560:	40012c00 	.word	0x40012c00
 8007564:	40013400 	.word	0x40013400
 8007568:	40000400 	.word	0x40000400
 800756c:	40000800 	.word	0x40000800
 8007570:	40000c00 	.word	0x40000c00
 8007574:	40014000 	.word	0x40014000

08007578 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d101      	bne.n	800758a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e042      	b.n	8007610 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007590:	2b00      	cmp	r3, #0
 8007592:	d106      	bne.n	80075a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f7fa fb49 	bl	8001c34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2224      	movs	r2, #36	@ 0x24
 80075a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f022 0201 	bic.w	r2, r2, #1
 80075b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d002      	beq.n	80075c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80075c2:	6878      	ldr	r0, [r7, #4]
 80075c4:	f000 ff6a 	bl	800849c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80075c8:	6878      	ldr	r0, [r7, #4]
 80075ca:	f000 fc6b 	bl	8007ea4 <UART_SetConfig>
 80075ce:	4603      	mov	r3, r0
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d101      	bne.n	80075d8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e01b      	b.n	8007610 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	685a      	ldr	r2, [r3, #4]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80075e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	689a      	ldr	r2, [r3, #8]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80075f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	681a      	ldr	r2, [r3, #0]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f042 0201 	orr.w	r2, r2, #1
 8007606:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 ffe9 	bl	80085e0 <UART_CheckIdleState>
 800760e:	4603      	mov	r3, r0
}
 8007610:	4618      	mov	r0, r3
 8007612:	3708      	adds	r7, #8
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b08a      	sub	sp, #40	@ 0x28
 800761c:	af02      	add	r7, sp, #8
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	603b      	str	r3, [r7, #0]
 8007624:	4613      	mov	r3, r2
 8007626:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800762e:	2b20      	cmp	r3, #32
 8007630:	d17b      	bne.n	800772a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d002      	beq.n	800763e <HAL_UART_Transmit+0x26>
 8007638:	88fb      	ldrh	r3, [r7, #6]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e074      	b.n	800772c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2221      	movs	r2, #33	@ 0x21
 800764e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007652:	f7fa ff0f 	bl	8002474 <HAL_GetTick>
 8007656:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	88fa      	ldrh	r2, [r7, #6]
 800765c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	88fa      	ldrh	r2, [r7, #6]
 8007664:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007670:	d108      	bne.n	8007684 <HAL_UART_Transmit+0x6c>
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d104      	bne.n	8007684 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800767a:	2300      	movs	r3, #0
 800767c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	61bb      	str	r3, [r7, #24]
 8007682:	e003      	b.n	800768c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007688:	2300      	movs	r3, #0
 800768a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800768c:	e030      	b.n	80076f0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	9300      	str	r3, [sp, #0]
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	2200      	movs	r2, #0
 8007696:	2180      	movs	r1, #128	@ 0x80
 8007698:	68f8      	ldr	r0, [r7, #12]
 800769a:	f001 f84b 	bl	8008734 <UART_WaitOnFlagUntilTimeout>
 800769e:	4603      	mov	r3, r0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d005      	beq.n	80076b0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2220      	movs	r2, #32
 80076a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80076ac:	2303      	movs	r3, #3
 80076ae:	e03d      	b.n	800772c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80076b0:	69fb      	ldr	r3, [r7, #28]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10b      	bne.n	80076ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	881a      	ldrh	r2, [r3, #0]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076c2:	b292      	uxth	r2, r2
 80076c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80076c6:	69bb      	ldr	r3, [r7, #24]
 80076c8:	3302      	adds	r3, #2
 80076ca:	61bb      	str	r3, [r7, #24]
 80076cc:	e007      	b.n	80076de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80076ce:	69fb      	ldr	r3, [r7, #28]
 80076d0:	781a      	ldrb	r2, [r3, #0]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	3301      	adds	r3, #1
 80076dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	3b01      	subs	r3, #1
 80076e8:	b29a      	uxth	r2, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1c8      	bne.n	800768e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	9300      	str	r3, [sp, #0]
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	2200      	movs	r2, #0
 8007704:	2140      	movs	r1, #64	@ 0x40
 8007706:	68f8      	ldr	r0, [r7, #12]
 8007708:	f001 f814 	bl	8008734 <UART_WaitOnFlagUntilTimeout>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	d005      	beq.n	800771e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2220      	movs	r2, #32
 8007716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e006      	b.n	800772c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2220      	movs	r2, #32
 8007722:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007726:	2300      	movs	r3, #0
 8007728:	e000      	b.n	800772c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800772a:	2302      	movs	r3, #2
  }
}
 800772c:	4618      	mov	r0, r3
 800772e:	3720      	adds	r7, #32
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b08a      	sub	sp, #40	@ 0x28
 8007738:	af00      	add	r7, sp, #0
 800773a:	60f8      	str	r0, [r7, #12]
 800773c:	60b9      	str	r1, [r7, #8]
 800773e:	4613      	mov	r3, r2
 8007740:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007748:	2b20      	cmp	r3, #32
 800774a:	d137      	bne.n	80077bc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d002      	beq.n	8007758 <HAL_UART_Receive_DMA+0x24>
 8007752:	88fb      	ldrh	r3, [r7, #6]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d101      	bne.n	800775c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e030      	b.n	80077be <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2200      	movs	r2, #0
 8007760:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a18      	ldr	r2, [pc, #96]	@ (80077c8 <HAL_UART_Receive_DMA+0x94>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d01f      	beq.n	80077ac <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	685b      	ldr	r3, [r3, #4]
 8007772:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007776:	2b00      	cmp	r3, #0
 8007778:	d018      	beq.n	80077ac <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007780:	697b      	ldr	r3, [r7, #20]
 8007782:	e853 3f00 	ldrex	r3, [r3]
 8007786:	613b      	str	r3, [r7, #16]
   return(result);
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800778e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	461a      	mov	r2, r3
 8007796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007798:	623b      	str	r3, [r7, #32]
 800779a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800779c:	69f9      	ldr	r1, [r7, #28]
 800779e:	6a3a      	ldr	r2, [r7, #32]
 80077a0:	e841 2300 	strex	r3, r2, [r1]
 80077a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d1e6      	bne.n	800777a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80077ac:	88fb      	ldrh	r3, [r7, #6]
 80077ae:	461a      	mov	r2, r3
 80077b0:	68b9      	ldr	r1, [r7, #8]
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f001 f82c 	bl	8008810 <UART_Start_Receive_DMA>
 80077b8:	4603      	mov	r3, r0
 80077ba:	e000      	b.n	80077be <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80077bc:	2302      	movs	r3, #2
  }
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3728      	adds	r7, #40	@ 0x28
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}
 80077c6:	bf00      	nop
 80077c8:	40008000 	.word	0x40008000

080077cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b0ba      	sub	sp, #232	@ 0xe8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	69db      	ldr	r3, [r3, #28]
 80077da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80077f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80077f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80077fa:	4013      	ands	r3, r2
 80077fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007800:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007804:	2b00      	cmp	r3, #0
 8007806:	d11b      	bne.n	8007840 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800780c:	f003 0320 	and.w	r3, r3, #32
 8007810:	2b00      	cmp	r3, #0
 8007812:	d015      	beq.n	8007840 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007818:	f003 0320 	and.w	r3, r3, #32
 800781c:	2b00      	cmp	r3, #0
 800781e:	d105      	bne.n	800782c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007824:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007828:	2b00      	cmp	r3, #0
 800782a:	d009      	beq.n	8007840 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 8300 	beq.w	8007e36 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	4798      	blx	r3
      }
      return;
 800783e:	e2fa      	b.n	8007e36 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8007840:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007844:	2b00      	cmp	r3, #0
 8007846:	f000 8123 	beq.w	8007a90 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800784a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800784e:	4b8d      	ldr	r3, [pc, #564]	@ (8007a84 <HAL_UART_IRQHandler+0x2b8>)
 8007850:	4013      	ands	r3, r2
 8007852:	2b00      	cmp	r3, #0
 8007854:	d106      	bne.n	8007864 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007856:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800785a:	4b8b      	ldr	r3, [pc, #556]	@ (8007a88 <HAL_UART_IRQHandler+0x2bc>)
 800785c:	4013      	ands	r3, r2
 800785e:	2b00      	cmp	r3, #0
 8007860:	f000 8116 	beq.w	8007a90 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007868:	f003 0301 	and.w	r3, r3, #1
 800786c:	2b00      	cmp	r3, #0
 800786e:	d011      	beq.n	8007894 <HAL_UART_IRQHandler+0xc8>
 8007870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00b      	beq.n	8007894 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2201      	movs	r2, #1
 8007882:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800788a:	f043 0201 	orr.w	r2, r3, #1
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007894:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007898:	f003 0302 	and.w	r3, r3, #2
 800789c:	2b00      	cmp	r3, #0
 800789e:	d011      	beq.n	80078c4 <HAL_UART_IRQHandler+0xf8>
 80078a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00b      	beq.n	80078c4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	2202      	movs	r2, #2
 80078b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ba:	f043 0204 	orr.w	r2, r3, #4
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078c8:	f003 0304 	and.w	r3, r3, #4
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d011      	beq.n	80078f4 <HAL_UART_IRQHandler+0x128>
 80078d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80078d4:	f003 0301 	and.w	r3, r3, #1
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d00b      	beq.n	80078f4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2204      	movs	r2, #4
 80078e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078ea:	f043 0202 	orr.w	r2, r3, #2
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80078f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80078f8:	f003 0308 	and.w	r3, r3, #8
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d017      	beq.n	8007930 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007904:	f003 0320 	and.w	r3, r3, #32
 8007908:	2b00      	cmp	r3, #0
 800790a:	d105      	bne.n	8007918 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800790c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007910:	4b5c      	ldr	r3, [pc, #368]	@ (8007a84 <HAL_UART_IRQHandler+0x2b8>)
 8007912:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007914:	2b00      	cmp	r3, #0
 8007916:	d00b      	beq.n	8007930 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2208      	movs	r2, #8
 800791e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007926:	f043 0208 	orr.w	r2, r3, #8
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007938:	2b00      	cmp	r3, #0
 800793a:	d012      	beq.n	8007962 <HAL_UART_IRQHandler+0x196>
 800793c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007940:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007944:	2b00      	cmp	r3, #0
 8007946:	d00c      	beq.n	8007962 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007950:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007958:	f043 0220 	orr.w	r2, r3, #32
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 8266 	beq.w	8007e3a <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800796e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007972:	f003 0320 	and.w	r3, r3, #32
 8007976:	2b00      	cmp	r3, #0
 8007978:	d013      	beq.n	80079a2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800797a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800797e:	f003 0320 	and.w	r3, r3, #32
 8007982:	2b00      	cmp	r3, #0
 8007984:	d105      	bne.n	8007992 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800798a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d007      	beq.n	80079a2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007996:	2b00      	cmp	r3, #0
 8007998:	d003      	beq.n	80079a2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079b6:	2b40      	cmp	r3, #64	@ 0x40
 80079b8:	d005      	beq.n	80079c6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80079ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d054      	beq.n	8007a70 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f001 f809 	bl	80089de <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079d6:	2b40      	cmp	r3, #64	@ 0x40
 80079d8:	d146      	bne.n	8007a68 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	3308      	adds	r3, #8
 80079e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80079e8:	e853 3f00 	ldrex	r3, [r3]
 80079ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80079f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80079f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80079f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	3308      	adds	r3, #8
 8007a02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007a06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007a0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007a12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007a16:	e841 2300 	strex	r3, r2, [r1]
 8007a1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007a1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1d9      	bne.n	80079da <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d017      	beq.n	8007a60 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a36:	4a15      	ldr	r2, [pc, #84]	@ (8007a8c <HAL_UART_IRQHandler+0x2c0>)
 8007a38:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a40:	4618      	mov	r0, r3
 8007a42:	f7fc fe94 	bl	800476e <HAL_DMA_Abort_IT>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d019      	beq.n	8007a80 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007a5a:	4610      	mov	r0, r2
 8007a5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a5e:	e00f      	b.n	8007a80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f000 fa09 	bl	8007e78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a66:	e00b      	b.n	8007a80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 fa05 	bl	8007e78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a6e:	e007      	b.n	8007a80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007a70:	6878      	ldr	r0, [r7, #4]
 8007a72:	f000 fa01 	bl	8007e78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007a7e:	e1dc      	b.n	8007e3a <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a80:	bf00      	nop
    return;
 8007a82:	e1da      	b.n	8007e3a <HAL_UART_IRQHandler+0x66e>
 8007a84:	10000001 	.word	0x10000001
 8007a88:	04000120 	.word	0x04000120
 8007a8c:	08008c95 	.word	0x08008c95

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	f040 8170 	bne.w	8007d7a <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007a9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a9e:	f003 0310 	and.w	r3, r3, #16
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f000 8169 	beq.w	8007d7a <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007aa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007aac:	f003 0310 	and.w	r3, r3, #16
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	f000 8162 	beq.w	8007d7a <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2210      	movs	r2, #16
 8007abc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ac8:	2b40      	cmp	r3, #64	@ 0x40
 8007aca:	f040 80d8 	bne.w	8007c7e <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007adc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f000 80af 	beq.w	8007c44 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007aec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007af0:	429a      	cmp	r2, r3
 8007af2:	f080 80a7 	bcs.w	8007c44 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007afc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f003 0320 	and.w	r3, r3, #32
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	f040 8087 	bne.w	8007c22 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b20:	e853 3f00 	ldrex	r3, [r3]
 8007b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007b28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007b2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	461a      	mov	r2, r3
 8007b3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007b3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007b42:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007b4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007b4e:	e841 2300 	strex	r3, r2, [r1]
 8007b52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d1da      	bne.n	8007b14 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	3308      	adds	r3, #8
 8007b64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b68:	e853 3f00 	ldrex	r3, [r3]
 8007b6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007b6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b70:	f023 0301 	bic.w	r3, r3, #1
 8007b74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	3308      	adds	r3, #8
 8007b7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007b82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007b86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007b8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007b8e:	e841 2300 	strex	r3, r2, [r1]
 8007b92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007b94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1e1      	bne.n	8007b5e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	3308      	adds	r3, #8
 8007ba0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ba4:	e853 3f00 	ldrex	r3, [r3]
 8007ba8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007baa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007bac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	3308      	adds	r3, #8
 8007bba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007bbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007bc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007bc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007bc6:	e841 2300 	strex	r3, r2, [r1]
 8007bca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007bcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d1e3      	bne.n	8007b9a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2220      	movs	r2, #32
 8007bd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007be8:	e853 3f00 	ldrex	r3, [r3]
 8007bec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007bee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007bf0:	f023 0310 	bic.w	r3, r3, #16
 8007bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c02:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c04:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007c08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007c0a:	e841 2300 	strex	r3, r2, [r1]
 8007c0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007c10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d1e4      	bne.n	8007be0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f7fc fd4a 	bl	80046b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2202      	movs	r2, #2
 8007c26:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	1ad3      	subs	r3, r2, r3
 8007c38:	b29b      	uxth	r3, r3
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 f925 	bl	8007e8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007c42:	e0fc      	b.n	8007e3e <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	f040 80f5 	bne.w	8007e3e <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f003 0320 	and.w	r3, r3, #32
 8007c62:	2b20      	cmp	r3, #32
 8007c64:	f040 80eb 	bne.w	8007e3e <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2202      	movs	r2, #2
 8007c6c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c74:	4619      	mov	r1, r3
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 f908 	bl	8007e8c <HAL_UARTEx_RxEventCallback>
      return;
 8007c7c:	e0df      	b.n	8007e3e <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f000 80d1 	beq.w	8007e42 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007ca0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f000 80cc 	beq.w	8007e42 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cb2:	e853 3f00 	ldrex	r3, [r3]
 8007cb6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007cb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cbe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007ccc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cd0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007cd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007cd4:	e841 2300 	strex	r3, r2, [r1]
 8007cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d1e4      	bne.n	8007caa <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	3308      	adds	r3, #8
 8007ce6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cea:	e853 3f00 	ldrex	r3, [r3]
 8007cee:	623b      	str	r3, [r7, #32]
   return(result);
 8007cf0:	6a3b      	ldr	r3, [r7, #32]
 8007cf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007cf6:	f023 0301 	bic.w	r3, r3, #1
 8007cfa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	3308      	adds	r3, #8
 8007d04:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007d08:	633a      	str	r2, [r7, #48]	@ 0x30
 8007d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d10:	e841 2300 	strex	r3, r2, [r1]
 8007d14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d1e1      	bne.n	8007ce0 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2220      	movs	r2, #32
 8007d20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2200      	movs	r2, #0
 8007d28:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	e853 3f00 	ldrex	r3, [r3]
 8007d3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f023 0310 	bic.w	r3, r3, #16
 8007d44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007d52:	61fb      	str	r3, [r7, #28]
 8007d54:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d56:	69b9      	ldr	r1, [r7, #24]
 8007d58:	69fa      	ldr	r2, [r7, #28]
 8007d5a:	e841 2300 	strex	r3, r2, [r1]
 8007d5e:	617b      	str	r3, [r7, #20]
   return(result);
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d1e4      	bne.n	8007d30 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2202      	movs	r2, #2
 8007d6a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007d70:	4619      	mov	r1, r3
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 f88a 	bl	8007e8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d78:	e063      	b.n	8007e42 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d00e      	beq.n	8007da4 <HAL_UART_IRQHandler+0x5d8>
 8007d86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d008      	beq.n	8007da4 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007d9a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 ffba 	bl	8008d16 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007da2:	e051      	b.n	8007e48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d014      	beq.n	8007dda <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d105      	bne.n	8007dc8 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007dc0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d008      	beq.n	8007dda <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d03a      	beq.n	8007e46 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	4798      	blx	r3
    }
    return;
 8007dd8:	e035      	b.n	8007e46 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007dda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d009      	beq.n	8007dfa <HAL_UART_IRQHandler+0x62e>
 8007de6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d003      	beq.n	8007dfa <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 ff64 	bl	8008cc0 <UART_EndTransmit_IT>
    return;
 8007df8:	e026      	b.n	8007e48 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007dfe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d009      	beq.n	8007e1a <HAL_UART_IRQHandler+0x64e>
 8007e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e0a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d003      	beq.n	8007e1a <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 ff93 	bl	8008d3e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007e18:	e016      	b.n	8007e48 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e1e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d010      	beq.n	8007e48 <HAL_UART_IRQHandler+0x67c>
 8007e26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	da0c      	bge.n	8007e48 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007e2e:	6878      	ldr	r0, [r7, #4]
 8007e30:	f000 ff7b 	bl	8008d2a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007e34:	e008      	b.n	8007e48 <HAL_UART_IRQHandler+0x67c>
      return;
 8007e36:	bf00      	nop
 8007e38:	e006      	b.n	8007e48 <HAL_UART_IRQHandler+0x67c>
    return;
 8007e3a:	bf00      	nop
 8007e3c:	e004      	b.n	8007e48 <HAL_UART_IRQHandler+0x67c>
      return;
 8007e3e:	bf00      	nop
 8007e40:	e002      	b.n	8007e48 <HAL_UART_IRQHandler+0x67c>
      return;
 8007e42:	bf00      	nop
 8007e44:	e000      	b.n	8007e48 <HAL_UART_IRQHandler+0x67c>
    return;
 8007e46:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8007e48:	37e8      	adds	r7, #232	@ 0xe8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop

08007e50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b083      	sub	sp, #12
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007e58:	bf00      	nop
 8007e5a:	370c      	adds	r7, #12
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e62:	4770      	bx	lr

08007e64 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007e6c:	bf00      	nop
 8007e6e:	370c      	adds	r7, #12
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007e78:	b480      	push	{r7}
 8007e7a:	b083      	sub	sp, #12
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007e80:	bf00      	nop
 8007e82:	370c      	adds	r7, #12
 8007e84:	46bd      	mov	sp, r7
 8007e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8a:	4770      	bx	lr

08007e8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
 8007e94:	460b      	mov	r3, r1
 8007e96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007e98:	bf00      	nop
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ea8:	b08c      	sub	sp, #48	@ 0x30
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	689a      	ldr	r2, [r3, #8]
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	691b      	ldr	r3, [r3, #16]
 8007ebc:	431a      	orrs	r2, r3
 8007ebe:	697b      	ldr	r3, [r7, #20]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	431a      	orrs	r2, r3
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	69db      	ldr	r3, [r3, #28]
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	4baa      	ldr	r3, [pc, #680]	@ (800817c <UART_SetConfig+0x2d8>)
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	697a      	ldr	r2, [r7, #20]
 8007ed8:	6812      	ldr	r2, [r2, #0]
 8007eda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007edc:	430b      	orrs	r3, r1
 8007ede:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	68da      	ldr	r2, [r3, #12]
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	430a      	orrs	r2, r1
 8007ef4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a9f      	ldr	r2, [pc, #636]	@ (8008180 <UART_SetConfig+0x2dc>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d004      	beq.n	8007f10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	6a1b      	ldr	r3, [r3, #32]
 8007f0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007f1a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007f1e:	697a      	ldr	r2, [r7, #20]
 8007f20:	6812      	ldr	r2, [r2, #0]
 8007f22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f24:	430b      	orrs	r3, r1
 8007f26:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f2e:	f023 010f 	bic.w	r1, r3, #15
 8007f32:	697b      	ldr	r3, [r7, #20]
 8007f34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	430a      	orrs	r2, r1
 8007f3c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	4a90      	ldr	r2, [pc, #576]	@ (8008184 <UART_SetConfig+0x2e0>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d125      	bne.n	8007f94 <UART_SetConfig+0xf0>
 8007f48:	4b8f      	ldr	r3, [pc, #572]	@ (8008188 <UART_SetConfig+0x2e4>)
 8007f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f4e:	f003 0303 	and.w	r3, r3, #3
 8007f52:	2b03      	cmp	r3, #3
 8007f54:	d81a      	bhi.n	8007f8c <UART_SetConfig+0xe8>
 8007f56:	a201      	add	r2, pc, #4	@ (adr r2, 8007f5c <UART_SetConfig+0xb8>)
 8007f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5c:	08007f6d 	.word	0x08007f6d
 8007f60:	08007f7d 	.word	0x08007f7d
 8007f64:	08007f75 	.word	0x08007f75
 8007f68:	08007f85 	.word	0x08007f85
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f72:	e116      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8007f74:	2302      	movs	r3, #2
 8007f76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f7a:	e112      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8007f7c:	2304      	movs	r3, #4
 8007f7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f82:	e10e      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8007f84:	2308      	movs	r3, #8
 8007f86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f8a:	e10a      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8007f8c:	2310      	movs	r3, #16
 8007f8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f92:	e106      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a7c      	ldr	r2, [pc, #496]	@ (800818c <UART_SetConfig+0x2e8>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d138      	bne.n	8008010 <UART_SetConfig+0x16c>
 8007f9e:	4b7a      	ldr	r3, [pc, #488]	@ (8008188 <UART_SetConfig+0x2e4>)
 8007fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007fa4:	f003 030c 	and.w	r3, r3, #12
 8007fa8:	2b0c      	cmp	r3, #12
 8007faa:	d82d      	bhi.n	8008008 <UART_SetConfig+0x164>
 8007fac:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb4 <UART_SetConfig+0x110>)
 8007fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb2:	bf00      	nop
 8007fb4:	08007fe9 	.word	0x08007fe9
 8007fb8:	08008009 	.word	0x08008009
 8007fbc:	08008009 	.word	0x08008009
 8007fc0:	08008009 	.word	0x08008009
 8007fc4:	08007ff9 	.word	0x08007ff9
 8007fc8:	08008009 	.word	0x08008009
 8007fcc:	08008009 	.word	0x08008009
 8007fd0:	08008009 	.word	0x08008009
 8007fd4:	08007ff1 	.word	0x08007ff1
 8007fd8:	08008009 	.word	0x08008009
 8007fdc:	08008009 	.word	0x08008009
 8007fe0:	08008009 	.word	0x08008009
 8007fe4:	08008001 	.word	0x08008001
 8007fe8:	2300      	movs	r3, #0
 8007fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007fee:	e0d8      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8007ff0:	2302      	movs	r3, #2
 8007ff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ff6:	e0d4      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8007ff8:	2304      	movs	r3, #4
 8007ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ffe:	e0d0      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008000:	2308      	movs	r3, #8
 8008002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008006:	e0cc      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008008:	2310      	movs	r3, #16
 800800a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800800e:	e0c8      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a5e      	ldr	r2, [pc, #376]	@ (8008190 <UART_SetConfig+0x2ec>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d125      	bne.n	8008066 <UART_SetConfig+0x1c2>
 800801a:	4b5b      	ldr	r3, [pc, #364]	@ (8008188 <UART_SetConfig+0x2e4>)
 800801c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008020:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008024:	2b30      	cmp	r3, #48	@ 0x30
 8008026:	d016      	beq.n	8008056 <UART_SetConfig+0x1b2>
 8008028:	2b30      	cmp	r3, #48	@ 0x30
 800802a:	d818      	bhi.n	800805e <UART_SetConfig+0x1ba>
 800802c:	2b20      	cmp	r3, #32
 800802e:	d00a      	beq.n	8008046 <UART_SetConfig+0x1a2>
 8008030:	2b20      	cmp	r3, #32
 8008032:	d814      	bhi.n	800805e <UART_SetConfig+0x1ba>
 8008034:	2b00      	cmp	r3, #0
 8008036:	d002      	beq.n	800803e <UART_SetConfig+0x19a>
 8008038:	2b10      	cmp	r3, #16
 800803a:	d008      	beq.n	800804e <UART_SetConfig+0x1aa>
 800803c:	e00f      	b.n	800805e <UART_SetConfig+0x1ba>
 800803e:	2300      	movs	r3, #0
 8008040:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008044:	e0ad      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008046:	2302      	movs	r3, #2
 8008048:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800804c:	e0a9      	b.n	80081a2 <UART_SetConfig+0x2fe>
 800804e:	2304      	movs	r3, #4
 8008050:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008054:	e0a5      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008056:	2308      	movs	r3, #8
 8008058:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800805c:	e0a1      	b.n	80081a2 <UART_SetConfig+0x2fe>
 800805e:	2310      	movs	r3, #16
 8008060:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008064:	e09d      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a4a      	ldr	r2, [pc, #296]	@ (8008194 <UART_SetConfig+0x2f0>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d125      	bne.n	80080bc <UART_SetConfig+0x218>
 8008070:	4b45      	ldr	r3, [pc, #276]	@ (8008188 <UART_SetConfig+0x2e4>)
 8008072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008076:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800807a:	2bc0      	cmp	r3, #192	@ 0xc0
 800807c:	d016      	beq.n	80080ac <UART_SetConfig+0x208>
 800807e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008080:	d818      	bhi.n	80080b4 <UART_SetConfig+0x210>
 8008082:	2b80      	cmp	r3, #128	@ 0x80
 8008084:	d00a      	beq.n	800809c <UART_SetConfig+0x1f8>
 8008086:	2b80      	cmp	r3, #128	@ 0x80
 8008088:	d814      	bhi.n	80080b4 <UART_SetConfig+0x210>
 800808a:	2b00      	cmp	r3, #0
 800808c:	d002      	beq.n	8008094 <UART_SetConfig+0x1f0>
 800808e:	2b40      	cmp	r3, #64	@ 0x40
 8008090:	d008      	beq.n	80080a4 <UART_SetConfig+0x200>
 8008092:	e00f      	b.n	80080b4 <UART_SetConfig+0x210>
 8008094:	2300      	movs	r3, #0
 8008096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800809a:	e082      	b.n	80081a2 <UART_SetConfig+0x2fe>
 800809c:	2302      	movs	r3, #2
 800809e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080a2:	e07e      	b.n	80081a2 <UART_SetConfig+0x2fe>
 80080a4:	2304      	movs	r3, #4
 80080a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080aa:	e07a      	b.n	80081a2 <UART_SetConfig+0x2fe>
 80080ac:	2308      	movs	r3, #8
 80080ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080b2:	e076      	b.n	80081a2 <UART_SetConfig+0x2fe>
 80080b4:	2310      	movs	r3, #16
 80080b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080ba:	e072      	b.n	80081a2 <UART_SetConfig+0x2fe>
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a35      	ldr	r2, [pc, #212]	@ (8008198 <UART_SetConfig+0x2f4>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d12a      	bne.n	800811c <UART_SetConfig+0x278>
 80080c6:	4b30      	ldr	r3, [pc, #192]	@ (8008188 <UART_SetConfig+0x2e4>)
 80080c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080d4:	d01a      	beq.n	800810c <UART_SetConfig+0x268>
 80080d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080da:	d81b      	bhi.n	8008114 <UART_SetConfig+0x270>
 80080dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080e0:	d00c      	beq.n	80080fc <UART_SetConfig+0x258>
 80080e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080e6:	d815      	bhi.n	8008114 <UART_SetConfig+0x270>
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d003      	beq.n	80080f4 <UART_SetConfig+0x250>
 80080ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080f0:	d008      	beq.n	8008104 <UART_SetConfig+0x260>
 80080f2:	e00f      	b.n	8008114 <UART_SetConfig+0x270>
 80080f4:	2300      	movs	r3, #0
 80080f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80080fa:	e052      	b.n	80081a2 <UART_SetConfig+0x2fe>
 80080fc:	2302      	movs	r3, #2
 80080fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008102:	e04e      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008104:	2304      	movs	r3, #4
 8008106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800810a:	e04a      	b.n	80081a2 <UART_SetConfig+0x2fe>
 800810c:	2308      	movs	r3, #8
 800810e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008112:	e046      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008114:	2310      	movs	r3, #16
 8008116:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800811a:	e042      	b.n	80081a2 <UART_SetConfig+0x2fe>
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a17      	ldr	r2, [pc, #92]	@ (8008180 <UART_SetConfig+0x2dc>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d13a      	bne.n	800819c <UART_SetConfig+0x2f8>
 8008126:	4b18      	ldr	r3, [pc, #96]	@ (8008188 <UART_SetConfig+0x2e4>)
 8008128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800812c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008130:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008134:	d01a      	beq.n	800816c <UART_SetConfig+0x2c8>
 8008136:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800813a:	d81b      	bhi.n	8008174 <UART_SetConfig+0x2d0>
 800813c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008140:	d00c      	beq.n	800815c <UART_SetConfig+0x2b8>
 8008142:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008146:	d815      	bhi.n	8008174 <UART_SetConfig+0x2d0>
 8008148:	2b00      	cmp	r3, #0
 800814a:	d003      	beq.n	8008154 <UART_SetConfig+0x2b0>
 800814c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008150:	d008      	beq.n	8008164 <UART_SetConfig+0x2c0>
 8008152:	e00f      	b.n	8008174 <UART_SetConfig+0x2d0>
 8008154:	2300      	movs	r3, #0
 8008156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800815a:	e022      	b.n	80081a2 <UART_SetConfig+0x2fe>
 800815c:	2302      	movs	r3, #2
 800815e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008162:	e01e      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008164:	2304      	movs	r3, #4
 8008166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800816a:	e01a      	b.n	80081a2 <UART_SetConfig+0x2fe>
 800816c:	2308      	movs	r3, #8
 800816e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008172:	e016      	b.n	80081a2 <UART_SetConfig+0x2fe>
 8008174:	2310      	movs	r3, #16
 8008176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800817a:	e012      	b.n	80081a2 <UART_SetConfig+0x2fe>
 800817c:	cfff69f3 	.word	0xcfff69f3
 8008180:	40008000 	.word	0x40008000
 8008184:	40013800 	.word	0x40013800
 8008188:	40021000 	.word	0x40021000
 800818c:	40004400 	.word	0x40004400
 8008190:	40004800 	.word	0x40004800
 8008194:	40004c00 	.word	0x40004c00
 8008198:	40005000 	.word	0x40005000
 800819c:	2310      	movs	r3, #16
 800819e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4aae      	ldr	r2, [pc, #696]	@ (8008460 <UART_SetConfig+0x5bc>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	f040 8097 	bne.w	80082dc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80081ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80081b2:	2b08      	cmp	r3, #8
 80081b4:	d823      	bhi.n	80081fe <UART_SetConfig+0x35a>
 80081b6:	a201      	add	r2, pc, #4	@ (adr r2, 80081bc <UART_SetConfig+0x318>)
 80081b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081bc:	080081e1 	.word	0x080081e1
 80081c0:	080081ff 	.word	0x080081ff
 80081c4:	080081e9 	.word	0x080081e9
 80081c8:	080081ff 	.word	0x080081ff
 80081cc:	080081ef 	.word	0x080081ef
 80081d0:	080081ff 	.word	0x080081ff
 80081d4:	080081ff 	.word	0x080081ff
 80081d8:	080081ff 	.word	0x080081ff
 80081dc:	080081f7 	.word	0x080081f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081e0:	f7fd fcf6 	bl	8005bd0 <HAL_RCC_GetPCLK1Freq>
 80081e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081e6:	e010      	b.n	800820a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081e8:	4b9e      	ldr	r3, [pc, #632]	@ (8008464 <UART_SetConfig+0x5c0>)
 80081ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80081ec:	e00d      	b.n	800820a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081ee:	f7fd fc57 	bl	8005aa0 <HAL_RCC_GetSysClockFreq>
 80081f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081f4:	e009      	b.n	800820a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80081fc:	e005      	b.n	800820a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80081fe:	2300      	movs	r3, #0
 8008200:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008208:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800820a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800820c:	2b00      	cmp	r3, #0
 800820e:	f000 8130 	beq.w	8008472 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008216:	4a94      	ldr	r2, [pc, #592]	@ (8008468 <UART_SetConfig+0x5c4>)
 8008218:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800821c:	461a      	mov	r2, r3
 800821e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008220:	fbb3 f3f2 	udiv	r3, r3, r2
 8008224:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	685a      	ldr	r2, [r3, #4]
 800822a:	4613      	mov	r3, r2
 800822c:	005b      	lsls	r3, r3, #1
 800822e:	4413      	add	r3, r2
 8008230:	69ba      	ldr	r2, [r7, #24]
 8008232:	429a      	cmp	r2, r3
 8008234:	d305      	bcc.n	8008242 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800823c:	69ba      	ldr	r2, [r7, #24]
 800823e:	429a      	cmp	r2, r3
 8008240:	d903      	bls.n	800824a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008242:	2301      	movs	r3, #1
 8008244:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008248:	e113      	b.n	8008472 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800824a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824c:	2200      	movs	r2, #0
 800824e:	60bb      	str	r3, [r7, #8]
 8008250:	60fa      	str	r2, [r7, #12]
 8008252:	697b      	ldr	r3, [r7, #20]
 8008254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008256:	4a84      	ldr	r2, [pc, #528]	@ (8008468 <UART_SetConfig+0x5c4>)
 8008258:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800825c:	b29b      	uxth	r3, r3
 800825e:	2200      	movs	r2, #0
 8008260:	603b      	str	r3, [r7, #0]
 8008262:	607a      	str	r2, [r7, #4]
 8008264:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008268:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800826c:	f7f7 ffc6 	bl	80001fc <__aeabi_uldivmod>
 8008270:	4602      	mov	r2, r0
 8008272:	460b      	mov	r3, r1
 8008274:	4610      	mov	r0, r2
 8008276:	4619      	mov	r1, r3
 8008278:	f04f 0200 	mov.w	r2, #0
 800827c:	f04f 0300 	mov.w	r3, #0
 8008280:	020b      	lsls	r3, r1, #8
 8008282:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008286:	0202      	lsls	r2, r0, #8
 8008288:	6979      	ldr	r1, [r7, #20]
 800828a:	6849      	ldr	r1, [r1, #4]
 800828c:	0849      	lsrs	r1, r1, #1
 800828e:	2000      	movs	r0, #0
 8008290:	460c      	mov	r4, r1
 8008292:	4605      	mov	r5, r0
 8008294:	eb12 0804 	adds.w	r8, r2, r4
 8008298:	eb43 0905 	adc.w	r9, r3, r5
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	469a      	mov	sl, r3
 80082a4:	4693      	mov	fp, r2
 80082a6:	4652      	mov	r2, sl
 80082a8:	465b      	mov	r3, fp
 80082aa:	4640      	mov	r0, r8
 80082ac:	4649      	mov	r1, r9
 80082ae:	f7f7 ffa5 	bl	80001fc <__aeabi_uldivmod>
 80082b2:	4602      	mov	r2, r0
 80082b4:	460b      	mov	r3, r1
 80082b6:	4613      	mov	r3, r2
 80082b8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80082ba:	6a3b      	ldr	r3, [r7, #32]
 80082bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80082c0:	d308      	bcc.n	80082d4 <UART_SetConfig+0x430>
 80082c2:	6a3b      	ldr	r3, [r7, #32]
 80082c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80082c8:	d204      	bcs.n	80082d4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	6a3a      	ldr	r2, [r7, #32]
 80082d0:	60da      	str	r2, [r3, #12]
 80082d2:	e0ce      	b.n	8008472 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80082d4:	2301      	movs	r3, #1
 80082d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80082da:	e0ca      	b.n	8008472 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	69db      	ldr	r3, [r3, #28]
 80082e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80082e4:	d166      	bne.n	80083b4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80082e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80082ea:	2b08      	cmp	r3, #8
 80082ec:	d827      	bhi.n	800833e <UART_SetConfig+0x49a>
 80082ee:	a201      	add	r2, pc, #4	@ (adr r2, 80082f4 <UART_SetConfig+0x450>)
 80082f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f4:	08008319 	.word	0x08008319
 80082f8:	08008321 	.word	0x08008321
 80082fc:	08008329 	.word	0x08008329
 8008300:	0800833f 	.word	0x0800833f
 8008304:	0800832f 	.word	0x0800832f
 8008308:	0800833f 	.word	0x0800833f
 800830c:	0800833f 	.word	0x0800833f
 8008310:	0800833f 	.word	0x0800833f
 8008314:	08008337 	.word	0x08008337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008318:	f7fd fc5a 	bl	8005bd0 <HAL_RCC_GetPCLK1Freq>
 800831c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800831e:	e014      	b.n	800834a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008320:	f7fd fc6c 	bl	8005bfc <HAL_RCC_GetPCLK2Freq>
 8008324:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008326:	e010      	b.n	800834a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008328:	4b4e      	ldr	r3, [pc, #312]	@ (8008464 <UART_SetConfig+0x5c0>)
 800832a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800832c:	e00d      	b.n	800834a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800832e:	f7fd fbb7 	bl	8005aa0 <HAL_RCC_GetSysClockFreq>
 8008332:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008334:	e009      	b.n	800834a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800833a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800833c:	e005      	b.n	800834a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800833e:	2300      	movs	r3, #0
 8008340:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008348:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800834a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8090 	beq.w	8008472 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008352:	697b      	ldr	r3, [r7, #20]
 8008354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008356:	4a44      	ldr	r2, [pc, #272]	@ (8008468 <UART_SetConfig+0x5c4>)
 8008358:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800835c:	461a      	mov	r2, r3
 800835e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008360:	fbb3 f3f2 	udiv	r3, r3, r2
 8008364:	005a      	lsls	r2, r3, #1
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	085b      	lsrs	r3, r3, #1
 800836c:	441a      	add	r2, r3
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	fbb2 f3f3 	udiv	r3, r2, r3
 8008376:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008378:	6a3b      	ldr	r3, [r7, #32]
 800837a:	2b0f      	cmp	r3, #15
 800837c:	d916      	bls.n	80083ac <UART_SetConfig+0x508>
 800837e:	6a3b      	ldr	r3, [r7, #32]
 8008380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008384:	d212      	bcs.n	80083ac <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008386:	6a3b      	ldr	r3, [r7, #32]
 8008388:	b29b      	uxth	r3, r3
 800838a:	f023 030f 	bic.w	r3, r3, #15
 800838e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008390:	6a3b      	ldr	r3, [r7, #32]
 8008392:	085b      	lsrs	r3, r3, #1
 8008394:	b29b      	uxth	r3, r3
 8008396:	f003 0307 	and.w	r3, r3, #7
 800839a:	b29a      	uxth	r2, r3
 800839c:	8bfb      	ldrh	r3, [r7, #30]
 800839e:	4313      	orrs	r3, r2
 80083a0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	8bfa      	ldrh	r2, [r7, #30]
 80083a8:	60da      	str	r2, [r3, #12]
 80083aa:	e062      	b.n	8008472 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80083ac:	2301      	movs	r3, #1
 80083ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80083b2:	e05e      	b.n	8008472 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80083b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80083b8:	2b08      	cmp	r3, #8
 80083ba:	d828      	bhi.n	800840e <UART_SetConfig+0x56a>
 80083bc:	a201      	add	r2, pc, #4	@ (adr r2, 80083c4 <UART_SetConfig+0x520>)
 80083be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c2:	bf00      	nop
 80083c4:	080083e9 	.word	0x080083e9
 80083c8:	080083f1 	.word	0x080083f1
 80083cc:	080083f9 	.word	0x080083f9
 80083d0:	0800840f 	.word	0x0800840f
 80083d4:	080083ff 	.word	0x080083ff
 80083d8:	0800840f 	.word	0x0800840f
 80083dc:	0800840f 	.word	0x0800840f
 80083e0:	0800840f 	.word	0x0800840f
 80083e4:	08008407 	.word	0x08008407
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083e8:	f7fd fbf2 	bl	8005bd0 <HAL_RCC_GetPCLK1Freq>
 80083ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083ee:	e014      	b.n	800841a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80083f0:	f7fd fc04 	bl	8005bfc <HAL_RCC_GetPCLK2Freq>
 80083f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083f6:	e010      	b.n	800841a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80083f8:	4b1a      	ldr	r3, [pc, #104]	@ (8008464 <UART_SetConfig+0x5c0>)
 80083fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80083fc:	e00d      	b.n	800841a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083fe:	f7fd fb4f 	bl	8005aa0 <HAL_RCC_GetSysClockFreq>
 8008402:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008404:	e009      	b.n	800841a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008406:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800840a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800840c:	e005      	b.n	800841a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800840e:	2300      	movs	r3, #0
 8008410:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008412:	2301      	movs	r3, #1
 8008414:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008418:	bf00      	nop
    }

    if (pclk != 0U)
 800841a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800841c:	2b00      	cmp	r3, #0
 800841e:	d028      	beq.n	8008472 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008424:	4a10      	ldr	r2, [pc, #64]	@ (8008468 <UART_SetConfig+0x5c4>)
 8008426:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800842a:	461a      	mov	r2, r3
 800842c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	685b      	ldr	r3, [r3, #4]
 8008436:	085b      	lsrs	r3, r3, #1
 8008438:	441a      	add	r2, r3
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008442:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008444:	6a3b      	ldr	r3, [r7, #32]
 8008446:	2b0f      	cmp	r3, #15
 8008448:	d910      	bls.n	800846c <UART_SetConfig+0x5c8>
 800844a:	6a3b      	ldr	r3, [r7, #32]
 800844c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008450:	d20c      	bcs.n	800846c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008452:	6a3b      	ldr	r3, [r7, #32]
 8008454:	b29a      	uxth	r2, r3
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	60da      	str	r2, [r3, #12]
 800845c:	e009      	b.n	8008472 <UART_SetConfig+0x5ce>
 800845e:	bf00      	nop
 8008460:	40008000 	.word	0x40008000
 8008464:	00f42400 	.word	0x00f42400
 8008468:	0800a138 	.word	0x0800a138
      }
      else
      {
        ret = HAL_ERROR;
 800846c:	2301      	movs	r3, #1
 800846e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2201      	movs	r2, #1
 8008476:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	2201      	movs	r2, #1
 800847e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	2200      	movs	r2, #0
 8008486:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	2200      	movs	r2, #0
 800848c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800848e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008492:	4618      	mov	r0, r3
 8008494:	3730      	adds	r7, #48	@ 0x30
 8008496:	46bd      	mov	sp, r7
 8008498:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800849c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800849c:	b480      	push	{r7}
 800849e:	b083      	sub	sp, #12
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084a8:	f003 0308 	and.w	r3, r3, #8
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00a      	beq.n	80084c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	430a      	orrs	r2, r1
 80084c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ca:	f003 0301 	and.w	r3, r3, #1
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00a      	beq.n	80084e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	685b      	ldr	r3, [r3, #4]
 80084d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	430a      	orrs	r2, r1
 80084e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ec:	f003 0302 	and.w	r3, r3, #2
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d00a      	beq.n	800850a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	430a      	orrs	r2, r1
 8008508:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800850e:	f003 0304 	and.w	r3, r3, #4
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00a      	beq.n	800852c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	685b      	ldr	r3, [r3, #4]
 800851c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	430a      	orrs	r2, r1
 800852a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008530:	f003 0310 	and.w	r3, r3, #16
 8008534:	2b00      	cmp	r3, #0
 8008536:	d00a      	beq.n	800854e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	430a      	orrs	r2, r1
 800854c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008552:	f003 0320 	and.w	r3, r3, #32
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00a      	beq.n	8008570 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	430a      	orrs	r2, r1
 800856e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008578:	2b00      	cmp	r3, #0
 800857a:	d01a      	beq.n	80085b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	685b      	ldr	r3, [r3, #4]
 8008582:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	430a      	orrs	r2, r1
 8008590:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008596:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800859a:	d10a      	bne.n	80085b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	430a      	orrs	r2, r1
 80085b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00a      	beq.n	80085d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	430a      	orrs	r2, r1
 80085d2:	605a      	str	r2, [r3, #4]
  }
}
 80085d4:	bf00      	nop
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085de:	4770      	bx	lr

080085e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b098      	sub	sp, #96	@ 0x60
 80085e4:	af02      	add	r7, sp, #8
 80085e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80085f0:	f7f9 ff40 	bl	8002474 <HAL_GetTick>
 80085f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f003 0308 	and.w	r3, r3, #8
 8008600:	2b08      	cmp	r3, #8
 8008602:	d12f      	bne.n	8008664 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008604:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008608:	9300      	str	r3, [sp, #0]
 800860a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800860c:	2200      	movs	r2, #0
 800860e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 f88e 	bl	8008734 <UART_WaitOnFlagUntilTimeout>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d022      	beq.n	8008664 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008626:	e853 3f00 	ldrex	r3, [r3]
 800862a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800862c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800862e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008632:	653b      	str	r3, [r7, #80]	@ 0x50
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	461a      	mov	r2, r3
 800863a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800863c:	647b      	str	r3, [r7, #68]	@ 0x44
 800863e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008640:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008642:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008644:	e841 2300 	strex	r3, r2, [r1]
 8008648:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800864a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800864c:	2b00      	cmp	r3, #0
 800864e:	d1e6      	bne.n	800861e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2220      	movs	r2, #32
 8008654:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008660:	2303      	movs	r3, #3
 8008662:	e063      	b.n	800872c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f003 0304 	and.w	r3, r3, #4
 800866e:	2b04      	cmp	r3, #4
 8008670:	d149      	bne.n	8008706 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008672:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800867a:	2200      	movs	r2, #0
 800867c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f000 f857 	bl	8008734 <UART_WaitOnFlagUntilTimeout>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d03c      	beq.n	8008706 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008694:	e853 3f00 	ldrex	r3, [r3]
 8008698:	623b      	str	r3, [r7, #32]
   return(result);
 800869a:	6a3b      	ldr	r3, [r7, #32]
 800869c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	461a      	mov	r2, r3
 80086a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80086ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086b2:	e841 2300 	strex	r3, r2, [r1]
 80086b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80086b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d1e6      	bne.n	800868c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	3308      	adds	r3, #8
 80086c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	e853 3f00 	ldrex	r3, [r3]
 80086cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	f023 0301 	bic.w	r3, r3, #1
 80086d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	3308      	adds	r3, #8
 80086dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086de:	61fa      	str	r2, [r7, #28]
 80086e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e2:	69b9      	ldr	r1, [r7, #24]
 80086e4:	69fa      	ldr	r2, [r7, #28]
 80086e6:	e841 2300 	strex	r3, r2, [r1]
 80086ea:	617b      	str	r3, [r7, #20]
   return(result);
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1e5      	bne.n	80086be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2220      	movs	r2, #32
 80086f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2200      	movs	r2, #0
 80086fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008702:	2303      	movs	r3, #3
 8008704:	e012      	b.n	800872c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2220      	movs	r2, #32
 800870a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	2220      	movs	r2, #32
 8008712:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2200      	movs	r2, #0
 8008726:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800872a:	2300      	movs	r3, #0
}
 800872c:	4618      	mov	r0, r3
 800872e:	3758      	adds	r7, #88	@ 0x58
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	603b      	str	r3, [r7, #0]
 8008740:	4613      	mov	r3, r2
 8008742:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008744:	e04f      	b.n	80087e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008746:	69bb      	ldr	r3, [r7, #24]
 8008748:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800874c:	d04b      	beq.n	80087e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800874e:	f7f9 fe91 	bl	8002474 <HAL_GetTick>
 8008752:	4602      	mov	r2, r0
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	1ad3      	subs	r3, r2, r3
 8008758:	69ba      	ldr	r2, [r7, #24]
 800875a:	429a      	cmp	r2, r3
 800875c:	d302      	bcc.n	8008764 <UART_WaitOnFlagUntilTimeout+0x30>
 800875e:	69bb      	ldr	r3, [r7, #24]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d101      	bne.n	8008768 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008764:	2303      	movs	r3, #3
 8008766:	e04e      	b.n	8008806 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f003 0304 	and.w	r3, r3, #4
 8008772:	2b00      	cmp	r3, #0
 8008774:	d037      	beq.n	80087e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	2b80      	cmp	r3, #128	@ 0x80
 800877a:	d034      	beq.n	80087e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	2b40      	cmp	r3, #64	@ 0x40
 8008780:	d031      	beq.n	80087e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	69db      	ldr	r3, [r3, #28]
 8008788:	f003 0308 	and.w	r3, r3, #8
 800878c:	2b08      	cmp	r3, #8
 800878e:	d110      	bne.n	80087b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2208      	movs	r2, #8
 8008796:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008798:	68f8      	ldr	r0, [r7, #12]
 800879a:	f000 f920 	bl	80089de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2208      	movs	r2, #8
 80087a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e029      	b.n	8008806 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	69db      	ldr	r3, [r3, #28]
 80087b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80087bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087c0:	d111      	bne.n	80087e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80087ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80087cc:	68f8      	ldr	r0, [r7, #12]
 80087ce:	f000 f906 	bl	80089de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2220      	movs	r2, #32
 80087d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2200      	movs	r2, #0
 80087de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80087e2:	2303      	movs	r3, #3
 80087e4:	e00f      	b.n	8008806 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	69da      	ldr	r2, [r3, #28]
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	4013      	ands	r3, r2
 80087f0:	68ba      	ldr	r2, [r7, #8]
 80087f2:	429a      	cmp	r2, r3
 80087f4:	bf0c      	ite	eq
 80087f6:	2301      	moveq	r3, #1
 80087f8:	2300      	movne	r3, #0
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	461a      	mov	r2, r3
 80087fe:	79fb      	ldrb	r3, [r7, #7]
 8008800:	429a      	cmp	r2, r3
 8008802:	d0a0      	beq.n	8008746 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008804:	2300      	movs	r3, #0
}
 8008806:	4618      	mov	r0, r3
 8008808:	3710      	adds	r7, #16
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
	...

08008810 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b096      	sub	sp, #88	@ 0x58
 8008814:	af00      	add	r7, sp, #0
 8008816:	60f8      	str	r0, [r7, #12]
 8008818:	60b9      	str	r1, [r7, #8]
 800881a:	4613      	mov	r3, r2
 800881c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	68ba      	ldr	r2, [r7, #8]
 8008822:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	88fa      	ldrh	r2, [r7, #6]
 8008828:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	2200      	movs	r2, #0
 8008830:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2222      	movs	r2, #34	@ 0x22
 8008838:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008842:	2b00      	cmp	r3, #0
 8008844:	d02d      	beq.n	80088a2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800884c:	4a40      	ldr	r2, [pc, #256]	@ (8008950 <UART_Start_Receive_DMA+0x140>)
 800884e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008856:	4a3f      	ldr	r2, [pc, #252]	@ (8008954 <UART_Start_Receive_DMA+0x144>)
 8008858:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008860:	4a3d      	ldr	r2, [pc, #244]	@ (8008958 <UART_Start_Receive_DMA+0x148>)
 8008862:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800886a:	2200      	movs	r2, #0
 800886c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	3324      	adds	r3, #36	@ 0x24
 800887a:	4619      	mov	r1, r3
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008880:	461a      	mov	r2, r3
 8008882:	88fb      	ldrh	r3, [r7, #6]
 8008884:	f7fb fe9c 	bl	80045c0 <HAL_DMA_Start_IT>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d009      	beq.n	80088a2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2210      	movs	r2, #16
 8008892:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	2220      	movs	r2, #32
 800889a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	e051      	b.n	8008946 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	691b      	ldr	r3, [r3, #16]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d018      	beq.n	80088dc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088b2:	e853 3f00 	ldrex	r3, [r3]
 80088b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80088be:	657b      	str	r3, [r7, #84]	@ 0x54
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	461a      	mov	r2, r3
 80088c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088ca:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088cc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80088ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088d0:	e841 2300 	strex	r3, r2, [r1]
 80088d4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80088d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d1e6      	bne.n	80088aa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	3308      	adds	r3, #8
 80088e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e6:	e853 3f00 	ldrex	r3, [r3]
 80088ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80088ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ee:	f043 0301 	orr.w	r3, r3, #1
 80088f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	3308      	adds	r3, #8
 80088fa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80088fc:	637a      	str	r2, [r7, #52]	@ 0x34
 80088fe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008900:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008902:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008904:	e841 2300 	strex	r3, r2, [r1]
 8008908:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800890a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890c:	2b00      	cmp	r3, #0
 800890e:	d1e5      	bne.n	80088dc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	3308      	adds	r3, #8
 8008916:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	e853 3f00 	ldrex	r3, [r3]
 800891e:	613b      	str	r3, [r7, #16]
   return(result);
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008926:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	3308      	adds	r3, #8
 800892e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008930:	623a      	str	r2, [r7, #32]
 8008932:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008934:	69f9      	ldr	r1, [r7, #28]
 8008936:	6a3a      	ldr	r2, [r7, #32]
 8008938:	e841 2300 	strex	r3, r2, [r1]
 800893c:	61bb      	str	r3, [r7, #24]
   return(result);
 800893e:	69bb      	ldr	r3, [r7, #24]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d1e5      	bne.n	8008910 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8008944:	2300      	movs	r3, #0
}
 8008946:	4618      	mov	r0, r3
 8008948:	3758      	adds	r7, #88	@ 0x58
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}
 800894e:	bf00      	nop
 8008950:	08008aab 	.word	0x08008aab
 8008954:	08008bd7 	.word	0x08008bd7
 8008958:	08008c15 	.word	0x08008c15

0800895c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800895c:	b480      	push	{r7}
 800895e:	b08f      	sub	sp, #60	@ 0x3c
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896a:	6a3b      	ldr	r3, [r7, #32]
 800896c:	e853 3f00 	ldrex	r3, [r3]
 8008970:	61fb      	str	r3, [r7, #28]
   return(result);
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008978:	637b      	str	r3, [r7, #52]	@ 0x34
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	461a      	mov	r2, r3
 8008980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008982:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008984:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008986:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008988:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800898a:	e841 2300 	strex	r3, r2, [r1]
 800898e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1e6      	bne.n	8008964 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	3308      	adds	r3, #8
 800899c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	e853 3f00 	ldrex	r3, [r3]
 80089a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80089ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	3308      	adds	r3, #8
 80089b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089b6:	61ba      	str	r2, [r7, #24]
 80089b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ba:	6979      	ldr	r1, [r7, #20]
 80089bc:	69ba      	ldr	r2, [r7, #24]
 80089be:	e841 2300 	strex	r3, r2, [r1]
 80089c2:	613b      	str	r3, [r7, #16]
   return(result);
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1e5      	bne.n	8008996 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2220      	movs	r2, #32
 80089ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80089d2:	bf00      	nop
 80089d4:	373c      	adds	r7, #60	@ 0x3c
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089de:	b480      	push	{r7}
 80089e0:	b095      	sub	sp, #84	@ 0x54
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089ee:	e853 3f00 	ldrex	r3, [r3]
 80089f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80089f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80089fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	461a      	mov	r2, r3
 8008a02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a04:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a06:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a0c:	e841 2300 	strex	r3, r2, [r1]
 8008a10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d1e6      	bne.n	80089e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	3308      	adds	r3, #8
 8008a1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a20:	6a3b      	ldr	r3, [r7, #32]
 8008a22:	e853 3f00 	ldrex	r3, [r3]
 8008a26:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a28:	69fb      	ldr	r3, [r7, #28]
 8008a2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a2e:	f023 0301 	bic.w	r3, r3, #1
 8008a32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	3308      	adds	r3, #8
 8008a3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a44:	e841 2300 	strex	r3, r2, [r1]
 8008a48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d1e3      	bne.n	8008a18 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d118      	bne.n	8008a8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	e853 3f00 	ldrex	r3, [r3]
 8008a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	f023 0310 	bic.w	r3, r3, #16
 8008a6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	461a      	mov	r2, r3
 8008a74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a76:	61bb      	str	r3, [r7, #24]
 8008a78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7a:	6979      	ldr	r1, [r7, #20]
 8008a7c:	69ba      	ldr	r2, [r7, #24]
 8008a7e:	e841 2300 	strex	r3, r2, [r1]
 8008a82:	613b      	str	r3, [r7, #16]
   return(result);
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1e6      	bne.n	8008a58 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2220      	movs	r2, #32
 8008a8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008a9e:	bf00      	nop
 8008aa0:	3754      	adds	r7, #84	@ 0x54
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr

08008aaa <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008aaa:	b580      	push	{r7, lr}
 8008aac:	b09c      	sub	sp, #112	@ 0x70
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ab6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f003 0320 	and.w	r3, r3, #32
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d171      	bne.n	8008baa <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008ac6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ad6:	e853 3f00 	ldrex	r3, [r3]
 8008ada:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008adc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ade:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ae2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ae4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	461a      	mov	r2, r3
 8008aea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008aec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008aee:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008af2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008af4:	e841 2300 	strex	r3, r2, [r1]
 8008af8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008afa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d1e6      	bne.n	8008ace <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	3308      	adds	r3, #8
 8008b06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b0a:	e853 3f00 	ldrex	r3, [r3]
 8008b0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b12:	f023 0301 	bic.w	r3, r3, #1
 8008b16:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	3308      	adds	r3, #8
 8008b1e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008b20:	647a      	str	r2, [r7, #68]	@ 0x44
 8008b22:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b28:	e841 2300 	strex	r3, r2, [r1]
 8008b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d1e5      	bne.n	8008b00 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	3308      	adds	r3, #8
 8008b3a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3e:	e853 3f00 	ldrex	r3, [r3]
 8008b42:	623b      	str	r3, [r7, #32]
   return(result);
 8008b44:	6a3b      	ldr	r3, [r7, #32]
 8008b46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008b4a:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	3308      	adds	r3, #8
 8008b52:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008b54:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b58:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b5c:	e841 2300 	strex	r3, r2, [r1]
 8008b60:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d1e5      	bne.n	8008b34 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b6a:	2220      	movs	r2, #32
 8008b6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d118      	bne.n	8008baa <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b78:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	e853 3f00 	ldrex	r3, [r3]
 8008b84:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f023 0310 	bic.w	r3, r3, #16
 8008b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	461a      	mov	r2, r3
 8008b94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b96:	61fb      	str	r3, [r7, #28]
 8008b98:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9a:	69b9      	ldr	r1, [r7, #24]
 8008b9c:	69fa      	ldr	r2, [r7, #28]
 8008b9e:	e841 2300 	strex	r3, r2, [r1]
 8008ba2:	617b      	str	r3, [r7, #20]
   return(result);
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1e6      	bne.n	8008b78 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008baa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008bac:	2200      	movs	r2, #0
 8008bae:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008bb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d107      	bne.n	8008bc8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008bba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008bc2:	f7ff f963 	bl	8007e8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008bc6:	e002      	b.n	8008bce <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008bc8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008bca:	f7f8 fcb1 	bl	8001530 <HAL_UART_RxCpltCallback>
}
 8008bce:	bf00      	nop
 8008bd0:	3770      	adds	r7, #112	@ 0x70
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}

08008bd6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b084      	sub	sp, #16
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2201      	movs	r2, #1
 8008be8:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bee:	2b01      	cmp	r3, #1
 8008bf0:	d109      	bne.n	8008c06 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008bf8:	085b      	lsrs	r3, r3, #1
 8008bfa:	b29b      	uxth	r3, r3
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	68f8      	ldr	r0, [r7, #12]
 8008c00:	f7ff f944 	bl	8007e8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008c04:	e002      	b.n	8008c0c <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f7ff f92c 	bl	8007e64 <HAL_UART_RxHalfCpltCallback>
}
 8008c0c:	bf00      	nop
 8008c0e:	3710      	adds	r7, #16
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b086      	sub	sp, #24
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c20:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008c22:	697b      	ldr	r3, [r7, #20]
 8008c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c28:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c30:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008c32:	697b      	ldr	r3, [r7, #20]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c3c:	2b80      	cmp	r3, #128	@ 0x80
 8008c3e:	d109      	bne.n	8008c54 <UART_DMAError+0x40>
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	2b21      	cmp	r3, #33	@ 0x21
 8008c44:	d106      	bne.n	8008c54 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008c46:	697b      	ldr	r3, [r7, #20]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008c4e:	6978      	ldr	r0, [r7, #20]
 8008c50:	f7ff fe84 	bl	800895c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c5e:	2b40      	cmp	r3, #64	@ 0x40
 8008c60:	d109      	bne.n	8008c76 <UART_DMAError+0x62>
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	2b22      	cmp	r3, #34	@ 0x22
 8008c66:	d106      	bne.n	8008c76 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008c70:	6978      	ldr	r0, [r7, #20]
 8008c72:	f7ff feb4 	bl	80089de <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c7c:	f043 0210 	orr.w	r2, r3, #16
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c86:	6978      	ldr	r0, [r7, #20]
 8008c88:	f7ff f8f6 	bl	8007e78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c8c:	bf00      	nop
 8008c8e:	3718      	adds	r7, #24
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b084      	sub	sp, #16
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ca0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2200      	movs	r2, #0
 8008cae:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cb2:	68f8      	ldr	r0, [r7, #12]
 8008cb4:	f7ff f8e0 	bl	8007e78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cb8:	bf00      	nop
 8008cba:	3710      	adds	r7, #16
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b088      	sub	sp, #32
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	e853 3f00 	ldrex	r3, [r3]
 8008cd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008cdc:	61fb      	str	r3, [r7, #28]
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	61bb      	str	r3, [r7, #24]
 8008ce8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cea:	6979      	ldr	r1, [r7, #20]
 8008cec:	69ba      	ldr	r2, [r7, #24]
 8008cee:	e841 2300 	strex	r3, r2, [r1]
 8008cf2:	613b      	str	r3, [r7, #16]
   return(result);
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d1e6      	bne.n	8008cc8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2220      	movs	r2, #32
 8008cfe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2200      	movs	r2, #0
 8008d06:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f7ff f8a1 	bl	8007e50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d0e:	bf00      	nop
 8008d10:	3720      	adds	r7, #32
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}

08008d16 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008d16:	b480      	push	{r7}
 8008d18:	b083      	sub	sp, #12
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008d1e:	bf00      	nop
 8008d20:	370c      	adds	r7, #12
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr

08008d2a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b083      	sub	sp, #12
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008d32:	bf00      	nop
 8008d34:	370c      	adds	r7, #12
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr

08008d3e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008d3e:	b480      	push	{r7}
 8008d40:	b083      	sub	sp, #12
 8008d42:	af00      	add	r7, sp, #0
 8008d44:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008d46:	bf00      	nop
 8008d48:	370c      	adds	r7, #12
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr

08008d52 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008d52:	b480      	push	{r7}
 8008d54:	b085      	sub	sp, #20
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d101      	bne.n	8008d68 <HAL_UARTEx_DisableFifoMode+0x16>
 8008d64:	2302      	movs	r3, #2
 8008d66:	e027      	b.n	8008db8 <HAL_UARTEx_DisableFifoMode+0x66>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2224      	movs	r2, #36	@ 0x24
 8008d74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	681a      	ldr	r2, [r3, #0]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f022 0201 	bic.w	r2, r2, #1
 8008d8e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008d96:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	68fa      	ldr	r2, [r7, #12]
 8008da4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2220      	movs	r2, #32
 8008daa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2200      	movs	r2, #0
 8008db2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008db6:	2300      	movs	r3, #0
}
 8008db8:	4618      	mov	r0, r3
 8008dba:	3714      	adds	r7, #20
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr

08008dc4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b084      	sub	sp, #16
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d101      	bne.n	8008ddc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008dd8:	2302      	movs	r3, #2
 8008dda:	e02d      	b.n	8008e38 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2224      	movs	r2, #36	@ 0x24
 8008de8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	681a      	ldr	r2, [r3, #0]
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f022 0201 	bic.w	r2, r2, #1
 8008e02:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	689b      	ldr	r3, [r3, #8]
 8008e0a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	683a      	ldr	r2, [r7, #0]
 8008e14:	430a      	orrs	r2, r1
 8008e16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f000 f84f 	bl	8008ebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	68fa      	ldr	r2, [r7, #12]
 8008e24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2220      	movs	r2, #32
 8008e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3710      	adds	r7, #16
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b084      	sub	sp, #16
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d101      	bne.n	8008e58 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008e54:	2302      	movs	r3, #2
 8008e56:	e02d      	b.n	8008eb4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2224      	movs	r2, #36	@ 0x24
 8008e64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f022 0201 	bic.w	r2, r2, #1
 8008e7e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	689b      	ldr	r3, [r3, #8]
 8008e86:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	683a      	ldr	r2, [r7, #0]
 8008e90:	430a      	orrs	r2, r1
 8008e92:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 f811 	bl	8008ebc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	68fa      	ldr	r2, [r7, #12]
 8008ea0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2220      	movs	r2, #32
 8008ea6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3710      	adds	r7, #16
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}

08008ebc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b085      	sub	sp, #20
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d108      	bne.n	8008ede <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008edc:	e031      	b.n	8008f42 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008ede:	2308      	movs	r3, #8
 8008ee0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008ee2:	2308      	movs	r3, #8
 8008ee4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	0e5b      	lsrs	r3, r3, #25
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	f003 0307 	and.w	r3, r3, #7
 8008ef4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	0f5b      	lsrs	r3, r3, #29
 8008efe:	b2db      	uxtb	r3, r3
 8008f00:	f003 0307 	and.w	r3, r3, #7
 8008f04:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f06:	7bbb      	ldrb	r3, [r7, #14]
 8008f08:	7b3a      	ldrb	r2, [r7, #12]
 8008f0a:	4911      	ldr	r1, [pc, #68]	@ (8008f50 <UARTEx_SetNbDataToProcess+0x94>)
 8008f0c:	5c8a      	ldrb	r2, [r1, r2]
 8008f0e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008f12:	7b3a      	ldrb	r2, [r7, #12]
 8008f14:	490f      	ldr	r1, [pc, #60]	@ (8008f54 <UARTEx_SetNbDataToProcess+0x98>)
 8008f16:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f18:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f1c:	b29a      	uxth	r2, r3
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f24:	7bfb      	ldrb	r3, [r7, #15]
 8008f26:	7b7a      	ldrb	r2, [r7, #13]
 8008f28:	4909      	ldr	r1, [pc, #36]	@ (8008f50 <UARTEx_SetNbDataToProcess+0x94>)
 8008f2a:	5c8a      	ldrb	r2, [r1, r2]
 8008f2c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008f30:	7b7a      	ldrb	r2, [r7, #13]
 8008f32:	4908      	ldr	r1, [pc, #32]	@ (8008f54 <UARTEx_SetNbDataToProcess+0x98>)
 8008f34:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008f36:	fb93 f3f2 	sdiv	r3, r3, r2
 8008f3a:	b29a      	uxth	r2, r3
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008f42:	bf00      	nop
 8008f44:	3714      	adds	r7, #20
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr
 8008f4e:	bf00      	nop
 8008f50:	0800a150 	.word	0x0800a150
 8008f54:	0800a158 	.word	0x0800a158

08008f58 <arm_rfft_32_fast_init_f32>:
 8008f58:	b178      	cbz	r0, 8008f7a <arm_rfft_32_fast_init_f32+0x22>
 8008f5a:	b430      	push	{r4, r5}
 8008f5c:	4908      	ldr	r1, [pc, #32]	@ (8008f80 <arm_rfft_32_fast_init_f32+0x28>)
 8008f5e:	4a09      	ldr	r2, [pc, #36]	@ (8008f84 <arm_rfft_32_fast_init_f32+0x2c>)
 8008f60:	2310      	movs	r3, #16
 8008f62:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8008f66:	8003      	strh	r3, [r0, #0]
 8008f68:	2520      	movs	r5, #32
 8008f6a:	2414      	movs	r4, #20
 8008f6c:	4b06      	ldr	r3, [pc, #24]	@ (8008f88 <arm_rfft_32_fast_init_f32+0x30>)
 8008f6e:	8205      	strh	r5, [r0, #16]
 8008f70:	8184      	strh	r4, [r0, #12]
 8008f72:	6143      	str	r3, [r0, #20]
 8008f74:	bc30      	pop	{r4, r5}
 8008f76:	2000      	movs	r0, #0
 8008f78:	4770      	bx	lr
 8008f7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f7e:	4770      	bx	lr
 8008f80:	0800b110 	.word	0x0800b110
 8008f84:	0801024c 	.word	0x0801024c
 8008f88:	08018fcc 	.word	0x08018fcc

08008f8c <arm_rfft_64_fast_init_f32>:
 8008f8c:	b178      	cbz	r0, 8008fae <arm_rfft_64_fast_init_f32+0x22>
 8008f8e:	b430      	push	{r4, r5}
 8008f90:	4908      	ldr	r1, [pc, #32]	@ (8008fb4 <arm_rfft_64_fast_init_f32+0x28>)
 8008f92:	4a09      	ldr	r2, [pc, #36]	@ (8008fb8 <arm_rfft_64_fast_init_f32+0x2c>)
 8008f94:	2320      	movs	r3, #32
 8008f96:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8008f9a:	8003      	strh	r3, [r0, #0]
 8008f9c:	2540      	movs	r5, #64	@ 0x40
 8008f9e:	2430      	movs	r4, #48	@ 0x30
 8008fa0:	4b06      	ldr	r3, [pc, #24]	@ (8008fbc <arm_rfft_64_fast_init_f32+0x30>)
 8008fa2:	8205      	strh	r5, [r0, #16]
 8008fa4:	8184      	strh	r4, [r0, #12]
 8008fa6:	6143      	str	r3, [r0, #20]
 8008fa8:	bc30      	pop	{r4, r5}
 8008faa:	2000      	movs	r0, #0
 8008fac:	4770      	bx	lr
 8008fae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fb2:	4770      	bx	lr
 8008fb4:	0800d268 	.word	0x0800d268
 8008fb8:	08014acc 	.word	0x08014acc
 8008fbc:	0801d84c 	.word	0x0801d84c

08008fc0 <arm_rfft_256_fast_init_f32>:
 8008fc0:	b180      	cbz	r0, 8008fe4 <arm_rfft_256_fast_init_f32+0x24>
 8008fc2:	b430      	push	{r4, r5}
 8008fc4:	4909      	ldr	r1, [pc, #36]	@ (8008fec <arm_rfft_256_fast_init_f32+0x2c>)
 8008fc6:	4a0a      	ldr	r2, [pc, #40]	@ (8008ff0 <arm_rfft_256_fast_init_f32+0x30>)
 8008fc8:	2380      	movs	r3, #128	@ 0x80
 8008fca:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8008fce:	8003      	strh	r3, [r0, #0]
 8008fd0:	f44f 7580 	mov.w	r5, #256	@ 0x100
 8008fd4:	24d0      	movs	r4, #208	@ 0xd0
 8008fd6:	4b07      	ldr	r3, [pc, #28]	@ (8008ff4 <arm_rfft_256_fast_init_f32+0x34>)
 8008fd8:	8205      	strh	r5, [r0, #16]
 8008fda:	8184      	strh	r4, [r0, #12]
 8008fdc:	6143      	str	r3, [r0, #20]
 8008fde:	bc30      	pop	{r4, r5}
 8008fe0:	2000      	movs	r0, #0
 8008fe2:	4770      	bx	lr
 8008fe4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	0800af70 	.word	0x0800af70
 8008ff0:	0800fe4c 	.word	0x0800fe4c
 8008ff4:	08018bcc 	.word	0x08018bcc

08008ff8 <arm_rfft_512_fast_init_f32>:
 8008ff8:	b190      	cbz	r0, 8009020 <arm_rfft_512_fast_init_f32+0x28>
 8008ffa:	b430      	push	{r4, r5}
 8008ffc:	490a      	ldr	r1, [pc, #40]	@ (8009028 <arm_rfft_512_fast_init_f32+0x30>)
 8008ffe:	4a0b      	ldr	r2, [pc, #44]	@ (800902c <arm_rfft_512_fast_init_f32+0x34>)
 8009000:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009004:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009008:	8003      	strh	r3, [r0, #0]
 800900a:	f44f 7500 	mov.w	r5, #512	@ 0x200
 800900e:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 8009012:	4b07      	ldr	r3, [pc, #28]	@ (8009030 <arm_rfft_512_fast_init_f32+0x38>)
 8009014:	8205      	strh	r5, [r0, #16]
 8009016:	8184      	strh	r4, [r0, #12]
 8009018:	6143      	str	r3, [r0, #20]
 800901a:	bc30      	pop	{r4, r5}
 800901c:	2000      	movs	r0, #0
 800901e:	4770      	bx	lr
 8009020:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009024:	4770      	bx	lr
 8009026:	bf00      	nop
 8009028:	0800cef8 	.word	0x0800cef8
 800902c:	080142cc 	.word	0x080142cc
 8009030:	0801d04c 	.word	0x0801d04c

08009034 <arm_rfft_1024_fast_init_f32>:
 8009034:	b190      	cbz	r0, 800905c <arm_rfft_1024_fast_init_f32+0x28>
 8009036:	b430      	push	{r4, r5}
 8009038:	490a      	ldr	r1, [pc, #40]	@ (8009064 <arm_rfft_1024_fast_init_f32+0x30>)
 800903a:	4a0b      	ldr	r2, [pc, #44]	@ (8009068 <arm_rfft_1024_fast_init_f32+0x34>)
 800903c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009040:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009044:	8003      	strh	r3, [r0, #0]
 8009046:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 800904a:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800904e:	4b07      	ldr	r3, [pc, #28]	@ (800906c <arm_rfft_1024_fast_init_f32+0x38>)
 8009050:	8205      	strh	r5, [r0, #16]
 8009052:	8184      	strh	r4, [r0, #12]
 8009054:	6143      	str	r3, [r0, #20]
 8009056:	bc30      	pop	{r4, r5}
 8009058:	2000      	movs	r0, #0
 800905a:	4770      	bx	lr
 800905c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009060:	4770      	bx	lr
 8009062:	bf00      	nop
 8009064:	0800d2c8 	.word	0x0800d2c8
 8009068:	08014bcc 	.word	0x08014bcc
 800906c:	08015bcc 	.word	0x08015bcc

08009070 <arm_rfft_2048_fast_init_f32>:
 8009070:	b190      	cbz	r0, 8009098 <arm_rfft_2048_fast_init_f32+0x28>
 8009072:	b430      	push	{r4, r5}
 8009074:	490a      	ldr	r1, [pc, #40]	@ (80090a0 <arm_rfft_2048_fast_init_f32+0x30>)
 8009076:	4a0b      	ldr	r2, [pc, #44]	@ (80090a4 <arm_rfft_2048_fast_init_f32+0x34>)
 8009078:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800907c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009080:	8003      	strh	r3, [r0, #0]
 8009082:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 8009086:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800908a:	4b07      	ldr	r3, [pc, #28]	@ (80090a8 <arm_rfft_2048_fast_init_f32+0x38>)
 800908c:	8205      	strh	r5, [r0, #16]
 800908e:	8184      	strh	r4, [r0, #12]
 8009090:	6143      	str	r3, [r0, #20]
 8009092:	bc30      	pop	{r4, r5}
 8009094:	2000      	movs	r0, #0
 8009096:	4770      	bx	lr
 8009098:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800909c:	4770      	bx	lr
 800909e:	bf00      	nop
 80090a0:	0800a160 	.word	0x0800a160
 80090a4:	0800de4c 	.word	0x0800de4c
 80090a8:	08016bcc 	.word	0x08016bcc

080090ac <arm_rfft_4096_fast_init_f32>:
 80090ac:	b190      	cbz	r0, 80090d4 <arm_rfft_4096_fast_init_f32+0x28>
 80090ae:	b430      	push	{r4, r5}
 80090b0:	490a      	ldr	r1, [pc, #40]	@ (80090dc <arm_rfft_4096_fast_init_f32+0x30>)
 80090b2:	4a0b      	ldr	r2, [pc, #44]	@ (80090e0 <arm_rfft_4096_fast_init_f32+0x34>)
 80090b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80090b8:	e9c0 2101 	strd	r2, r1, [r0, #4]
 80090bc:	8003      	strh	r3, [r0, #0]
 80090be:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 80090c2:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 80090c6:	4b07      	ldr	r3, [pc, #28]	@ (80090e4 <arm_rfft_4096_fast_init_f32+0x38>)
 80090c8:	8205      	strh	r5, [r0, #16]
 80090ca:	8184      	strh	r4, [r0, #12]
 80090cc:	6143      	str	r3, [r0, #20]
 80090ce:	bc30      	pop	{r4, r5}
 80090d0:	2000      	movs	r0, #0
 80090d2:	4770      	bx	lr
 80090d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80090d8:	4770      	bx	lr
 80090da:	bf00      	nop
 80090dc:	0800b138 	.word	0x0800b138
 80090e0:	080102cc 	.word	0x080102cc
 80090e4:	0801904c 	.word	0x0801904c

080090e8 <arm_rfft_fast_init_f32>:
 80090e8:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80090ec:	d01f      	beq.n	800912e <arm_rfft_fast_init_f32+0x46>
 80090ee:	d90b      	bls.n	8009108 <arm_rfft_fast_init_f32+0x20>
 80090f0:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80090f4:	d019      	beq.n	800912a <arm_rfft_fast_init_f32+0x42>
 80090f6:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80090fa:	d012      	beq.n	8009122 <arm_rfft_fast_init_f32+0x3a>
 80090fc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8009100:	d00d      	beq.n	800911e <arm_rfft_fast_init_f32+0x36>
 8009102:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009106:	4770      	bx	lr
 8009108:	2940      	cmp	r1, #64	@ 0x40
 800910a:	d00c      	beq.n	8009126 <arm_rfft_fast_init_f32+0x3e>
 800910c:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8009110:	d003      	beq.n	800911a <arm_rfft_fast_init_f32+0x32>
 8009112:	2920      	cmp	r1, #32
 8009114:	d1f5      	bne.n	8009102 <arm_rfft_fast_init_f32+0x1a>
 8009116:	4b07      	ldr	r3, [pc, #28]	@ (8009134 <arm_rfft_fast_init_f32+0x4c>)
 8009118:	4718      	bx	r3
 800911a:	4b07      	ldr	r3, [pc, #28]	@ (8009138 <arm_rfft_fast_init_f32+0x50>)
 800911c:	4718      	bx	r3
 800911e:	4b07      	ldr	r3, [pc, #28]	@ (800913c <arm_rfft_fast_init_f32+0x54>)
 8009120:	4718      	bx	r3
 8009122:	4b07      	ldr	r3, [pc, #28]	@ (8009140 <arm_rfft_fast_init_f32+0x58>)
 8009124:	4718      	bx	r3
 8009126:	4b07      	ldr	r3, [pc, #28]	@ (8009144 <arm_rfft_fast_init_f32+0x5c>)
 8009128:	e7f6      	b.n	8009118 <arm_rfft_fast_init_f32+0x30>
 800912a:	4b07      	ldr	r3, [pc, #28]	@ (8009148 <arm_rfft_fast_init_f32+0x60>)
 800912c:	e7f4      	b.n	8009118 <arm_rfft_fast_init_f32+0x30>
 800912e:	4b07      	ldr	r3, [pc, #28]	@ (800914c <arm_rfft_fast_init_f32+0x64>)
 8009130:	e7f2      	b.n	8009118 <arm_rfft_fast_init_f32+0x30>
 8009132:	bf00      	nop
 8009134:	08008f59 	.word	0x08008f59
 8009138:	08008fc1 	.word	0x08008fc1
 800913c:	08009035 	.word	0x08009035
 8009140:	080090ad 	.word	0x080090ad
 8009144:	08008f8d 	.word	0x08008f8d
 8009148:	08009071 	.word	0x08009071
 800914c:	08008ff9 	.word	0x08008ff9

08009150 <stage_rfft_f32>:
 8009150:	b410      	push	{r4}
 8009152:	edd1 7a00 	vldr	s15, [r1]
 8009156:	ed91 7a01 	vldr	s14, [r1, #4]
 800915a:	8804      	ldrh	r4, [r0, #0]
 800915c:	6940      	ldr	r0, [r0, #20]
 800915e:	ee37 7a07 	vadd.f32	s14, s14, s14
 8009162:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009166:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800916a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800916e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009172:	3c01      	subs	r4, #1
 8009174:	ee26 7a84 	vmul.f32	s14, s13, s8
 8009178:	ee67 7a84 	vmul.f32	s15, s15, s8
 800917c:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8009180:	ed82 7a00 	vstr	s14, [r2]
 8009184:	edc2 7a01 	vstr	s15, [r2, #4]
 8009188:	3010      	adds	r0, #16
 800918a:	3210      	adds	r2, #16
 800918c:	3b08      	subs	r3, #8
 800918e:	3110      	adds	r1, #16
 8009190:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009194:	ed93 7a02 	vldr	s14, [r3, #8]
 8009198:	ed50 6a02 	vldr	s13, [r0, #-8]
 800919c:	edd3 4a03 	vldr	s9, [r3, #12]
 80091a0:	ed51 7a01 	vldr	s15, [r1, #-4]
 80091a4:	ed10 6a01 	vldr	s12, [r0, #-4]
 80091a8:	ee77 5a45 	vsub.f32	s11, s14, s10
 80091ac:	ee37 7a05 	vadd.f32	s14, s14, s10
 80091b0:	ee66 3aa5 	vmul.f32	s7, s13, s11
 80091b4:	ee34 5aa7 	vadd.f32	s10, s9, s15
 80091b8:	ee66 5a25 	vmul.f32	s11, s12, s11
 80091bc:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80091c0:	ee37 7a23 	vadd.f32	s14, s14, s7
 80091c4:	ee66 6a85 	vmul.f32	s13, s13, s10
 80091c8:	ee26 6a05 	vmul.f32	s12, s12, s10
 80091cc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80091d0:	ee37 7a06 	vadd.f32	s14, s14, s12
 80091d4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80091d8:	ee27 7a04 	vmul.f32	s14, s14, s8
 80091dc:	ee67 7a84 	vmul.f32	s15, s15, s8
 80091e0:	3c01      	subs	r4, #1
 80091e2:	ed02 7a02 	vstr	s14, [r2, #-8]
 80091e6:	ed42 7a01 	vstr	s15, [r2, #-4]
 80091ea:	f1a3 0308 	sub.w	r3, r3, #8
 80091ee:	f101 0108 	add.w	r1, r1, #8
 80091f2:	f100 0008 	add.w	r0, r0, #8
 80091f6:	f102 0208 	add.w	r2, r2, #8
 80091fa:	d1c9      	bne.n	8009190 <stage_rfft_f32+0x40>
 80091fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009200:	4770      	bx	lr
 8009202:	bf00      	nop

08009204 <merge_rfft_f32>:
 8009204:	b410      	push	{r4}
 8009206:	edd1 7a00 	vldr	s15, [r1]
 800920a:	edd1 6a01 	vldr	s13, [r1, #4]
 800920e:	8804      	ldrh	r4, [r0, #0]
 8009210:	6940      	ldr	r0, [r0, #20]
 8009212:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009216:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800921a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800921e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009222:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009226:	3c01      	subs	r4, #1
 8009228:	ed82 7a00 	vstr	s14, [r2]
 800922c:	edc2 7a01 	vstr	s15, [r2, #4]
 8009230:	b3dc      	cbz	r4, 80092aa <merge_rfft_f32+0xa6>
 8009232:	00e3      	lsls	r3, r4, #3
 8009234:	3b08      	subs	r3, #8
 8009236:	440b      	add	r3, r1
 8009238:	3010      	adds	r0, #16
 800923a:	3210      	adds	r2, #16
 800923c:	3110      	adds	r1, #16
 800923e:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009242:	ed93 7a02 	vldr	s14, [r3, #8]
 8009246:	ed50 6a02 	vldr	s13, [r0, #-8]
 800924a:	edd3 4a03 	vldr	s9, [r3, #12]
 800924e:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009252:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009256:	ee75 5a47 	vsub.f32	s11, s10, s14
 800925a:	ee37 7a05 	vadd.f32	s14, s14, s10
 800925e:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009262:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009266:	ee66 5a25 	vmul.f32	s11, s12, s11
 800926a:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800926e:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009272:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009276:	ee26 6a05 	vmul.f32	s12, s12, s10
 800927a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800927e:	ee37 7a46 	vsub.f32	s14, s14, s12
 8009282:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009286:	ee27 7a04 	vmul.f32	s14, s14, s8
 800928a:	ee67 7a84 	vmul.f32	s15, s15, s8
 800928e:	3c01      	subs	r4, #1
 8009290:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009294:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009298:	f1a3 0308 	sub.w	r3, r3, #8
 800929c:	f101 0108 	add.w	r1, r1, #8
 80092a0:	f100 0008 	add.w	r0, r0, #8
 80092a4:	f102 0208 	add.w	r2, r2, #8
 80092a8:	d1c9      	bne.n	800923e <merge_rfft_f32+0x3a>
 80092aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <arm_rfft_fast_f32>:
 80092b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b4:	8a05      	ldrh	r5, [r0, #16]
 80092b6:	086d      	lsrs	r5, r5, #1
 80092b8:	8005      	strh	r5, [r0, #0]
 80092ba:	4604      	mov	r4, r0
 80092bc:	4616      	mov	r6, r2
 80092be:	461d      	mov	r5, r3
 80092c0:	b14b      	cbz	r3, 80092d6 <arm_rfft_fast_f32+0x26>
 80092c2:	f7ff ff9f 	bl	8009204 <merge_rfft_f32>
 80092c6:	462a      	mov	r2, r5
 80092c8:	4631      	mov	r1, r6
 80092ca:	4620      	mov	r0, r4
 80092cc:	2301      	movs	r3, #1
 80092ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092d2:	f000 bb33 	b.w	800993c <arm_cfft_f32>
 80092d6:	460f      	mov	r7, r1
 80092d8:	461a      	mov	r2, r3
 80092da:	2301      	movs	r3, #1
 80092dc:	f000 fb2e 	bl	800993c <arm_cfft_f32>
 80092e0:	4632      	mov	r2, r6
 80092e2:	4639      	mov	r1, r7
 80092e4:	4620      	mov	r0, r4
 80092e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092ea:	f7ff bf31 	b.w	8009150 <stage_rfft_f32>
 80092ee:	bf00      	nop

080092f0 <arm_cfft_radix8by2_f32>:
 80092f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092f4:	ed2d 8b08 	vpush	{d8-d11}
 80092f8:	4607      	mov	r7, r0
 80092fa:	4608      	mov	r0, r1
 80092fc:	f8b7 c000 	ldrh.w	ip, [r7]
 8009300:	687a      	ldr	r2, [r7, #4]
 8009302:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8009306:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800930a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800930e:	f000 80b0 	beq.w	8009472 <arm_cfft_radix8by2_f32+0x182>
 8009312:	008c      	lsls	r4, r1, #2
 8009314:	3410      	adds	r4, #16
 8009316:	f100 0310 	add.w	r3, r0, #16
 800931a:	1906      	adds	r6, r0, r4
 800931c:	3210      	adds	r2, #16
 800931e:	4444      	add	r4, r8
 8009320:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8009324:	f108 0510 	add.w	r5, r8, #16
 8009328:	ed15 2a04 	vldr	s4, [r5, #-16]
 800932c:	ed55 2a03 	vldr	s5, [r5, #-12]
 8009330:	ed54 4a04 	vldr	s9, [r4, #-16]
 8009334:	ed14 4a03 	vldr	s8, [r4, #-12]
 8009338:	ed14 6a02 	vldr	s12, [r4, #-8]
 800933c:	ed54 5a01 	vldr	s11, [r4, #-4]
 8009340:	ed53 3a04 	vldr	s7, [r3, #-16]
 8009344:	ed15 0a02 	vldr	s0, [r5, #-8]
 8009348:	ed55 0a01 	vldr	s1, [r5, #-4]
 800934c:	ed56 6a04 	vldr	s13, [r6, #-16]
 8009350:	ed16 3a03 	vldr	s6, [r6, #-12]
 8009354:	ed13 7a03 	vldr	s14, [r3, #-12]
 8009358:	ed13 5a02 	vldr	s10, [r3, #-8]
 800935c:	ed53 7a01 	vldr	s15, [r3, #-4]
 8009360:	ed16 1a02 	vldr	s2, [r6, #-8]
 8009364:	ed56 1a01 	vldr	s3, [r6, #-4]
 8009368:	ee73 ba82 	vadd.f32	s23, s7, s4
 800936c:	ee37 ba22 	vadd.f32	s22, s14, s5
 8009370:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8009374:	ee33 9a04 	vadd.f32	s18, s6, s8
 8009378:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800937c:	ee75 aa00 	vadd.f32	s21, s10, s0
 8009380:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8009384:	ee71 8a06 	vadd.f32	s17, s2, s12
 8009388:	ed43 ba04 	vstr	s23, [r3, #-16]
 800938c:	ed03 ba03 	vstr	s22, [r3, #-12]
 8009390:	ed43 aa02 	vstr	s21, [r3, #-8]
 8009394:	ed03 aa01 	vstr	s20, [r3, #-4]
 8009398:	ed06 8a01 	vstr	s16, [r6, #-4]
 800939c:	ed46 9a04 	vstr	s19, [r6, #-16]
 80093a0:	ed06 9a03 	vstr	s18, [r6, #-12]
 80093a4:	ed46 8a02 	vstr	s17, [r6, #-8]
 80093a8:	ee37 7a62 	vsub.f32	s14, s14, s5
 80093ac:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80093b0:	ee34 4a43 	vsub.f32	s8, s8, s6
 80093b4:	ed52 6a03 	vldr	s13, [r2, #-12]
 80093b8:	ed12 3a04 	vldr	s6, [r2, #-16]
 80093bc:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80093c0:	ee27 8a26 	vmul.f32	s16, s14, s13
 80093c4:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80093c8:	ee23 2a83 	vmul.f32	s4, s7, s6
 80093cc:	ee64 4a83 	vmul.f32	s9, s9, s6
 80093d0:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80093d4:	ee27 7a03 	vmul.f32	s14, s14, s6
 80093d8:	ee64 6a26 	vmul.f32	s13, s8, s13
 80093dc:	ee24 4a03 	vmul.f32	s8, s8, s6
 80093e0:	ee37 7a63 	vsub.f32	s14, s14, s7
 80093e4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80093e8:	ee32 4ac4 	vsub.f32	s8, s5, s8
 80093ec:	ee32 3a08 	vadd.f32	s6, s4, s16
 80093f0:	ed05 7a03 	vstr	s14, [r5, #-12]
 80093f4:	ed05 3a04 	vstr	s6, [r5, #-16]
 80093f8:	ed04 4a04 	vstr	s8, [r4, #-16]
 80093fc:	ed44 6a03 	vstr	s13, [r4, #-12]
 8009400:	ed12 7a01 	vldr	s14, [r2, #-4]
 8009404:	ee76 6a41 	vsub.f32	s13, s12, s2
 8009408:	ee35 5a40 	vsub.f32	s10, s10, s0
 800940c:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8009410:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8009414:	ed52 5a02 	vldr	s11, [r2, #-8]
 8009418:	ee67 3a87 	vmul.f32	s7, s15, s14
 800941c:	ee66 4a87 	vmul.f32	s9, s13, s14
 8009420:	ee25 4a25 	vmul.f32	s8, s10, s11
 8009424:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009428:	ee25 5a07 	vmul.f32	s10, s10, s14
 800942c:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8009430:	ee26 7a07 	vmul.f32	s14, s12, s14
 8009434:	ee26 6a25 	vmul.f32	s12, s12, s11
 8009438:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800943c:	ee74 5a23 	vadd.f32	s11, s8, s7
 8009440:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8009444:	ee37 7a26 	vadd.f32	s14, s14, s13
 8009448:	3310      	adds	r3, #16
 800944a:	4563      	cmp	r3, ip
 800944c:	ed45 5a02 	vstr	s11, [r5, #-8]
 8009450:	f106 0610 	add.w	r6, r6, #16
 8009454:	ed45 7a01 	vstr	s15, [r5, #-4]
 8009458:	f102 0210 	add.w	r2, r2, #16
 800945c:	ed04 6a02 	vstr	s12, [r4, #-8]
 8009460:	ed04 7a01 	vstr	s14, [r4, #-4]
 8009464:	f105 0510 	add.w	r5, r5, #16
 8009468:	f104 0410 	add.w	r4, r4, #16
 800946c:	f47f af5c 	bne.w	8009328 <arm_cfft_radix8by2_f32+0x38>
 8009470:	687a      	ldr	r2, [r7, #4]
 8009472:	b28c      	uxth	r4, r1
 8009474:	4621      	mov	r1, r4
 8009476:	2302      	movs	r3, #2
 8009478:	f000 fb42 	bl	8009b00 <arm_radix8_butterfly_f32>
 800947c:	ecbd 8b08 	vpop	{d8-d11}
 8009480:	4621      	mov	r1, r4
 8009482:	687a      	ldr	r2, [r7, #4]
 8009484:	4640      	mov	r0, r8
 8009486:	2302      	movs	r3, #2
 8009488:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800948c:	f000 bb38 	b.w	8009b00 <arm_radix8_butterfly_f32>

08009490 <arm_cfft_radix8by4_f32>:
 8009490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009494:	ed2d 8b0a 	vpush	{d8-d12}
 8009498:	b08d      	sub	sp, #52	@ 0x34
 800949a:	460d      	mov	r5, r1
 800949c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800949e:	8801      	ldrh	r1, [r0, #0]
 80094a0:	6842      	ldr	r2, [r0, #4]
 80094a2:	900a      	str	r0, [sp, #40]	@ 0x28
 80094a4:	0849      	lsrs	r1, r1, #1
 80094a6:	008b      	lsls	r3, r1, #2
 80094a8:	18ee      	adds	r6, r5, r3
 80094aa:	18f0      	adds	r0, r6, r3
 80094ac:	edd0 5a00 	vldr	s11, [r0]
 80094b0:	edd5 7a00 	vldr	s15, [r5]
 80094b4:	ed96 7a00 	vldr	s14, [r6]
 80094b8:	edd0 3a01 	vldr	s7, [r0, #4]
 80094bc:	ed96 4a01 	vldr	s8, [r6, #4]
 80094c0:	ed95 5a01 	vldr	s10, [r5, #4]
 80094c4:	9008      	str	r0, [sp, #32]
 80094c6:	ee37 6aa5 	vadd.f32	s12, s15, s11
 80094ca:	18c7      	adds	r7, r0, r3
 80094cc:	edd7 4a00 	vldr	s9, [r7]
 80094d0:	ed97 3a01 	vldr	s6, [r7, #4]
 80094d4:	9701      	str	r7, [sp, #4]
 80094d6:	ee77 6a06 	vadd.f32	s13, s14, s12
 80094da:	462c      	mov	r4, r5
 80094dc:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80094e0:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80094e4:	ee16 ca90 	vmov	ip, s13
 80094e8:	f844 cb08 	str.w	ip, [r4], #8
 80094ec:	ee75 6a23 	vadd.f32	s13, s10, s7
 80094f0:	edd6 5a01 	vldr	s11, [r6, #4]
 80094f4:	edd7 2a01 	vldr	s5, [r7, #4]
 80094f8:	9404      	str	r4, [sp, #16]
 80094fa:	ee35 5a63 	vsub.f32	s10, s10, s7
 80094fe:	ee74 3a27 	vadd.f32	s7, s8, s15
 8009502:	ee36 6a47 	vsub.f32	s12, s12, s14
 8009506:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800950a:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800950e:	0849      	lsrs	r1, r1, #1
 8009510:	f102 0e08 	add.w	lr, r2, #8
 8009514:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8009518:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800951c:	9109      	str	r1, [sp, #36]	@ 0x24
 800951e:	ee35 4a47 	vsub.f32	s8, s10, s14
 8009522:	f1a1 0902 	sub.w	r9, r1, #2
 8009526:	f8cd e00c 	str.w	lr, [sp, #12]
 800952a:	4631      	mov	r1, r6
 800952c:	ee13 ea90 	vmov	lr, s7
 8009530:	ee36 6a64 	vsub.f32	s12, s12, s9
 8009534:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8009538:	4604      	mov	r4, r0
 800953a:	edc5 5a01 	vstr	s11, [r5, #4]
 800953e:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009542:	f841 eb08 	str.w	lr, [r1], #8
 8009546:	ee34 5a24 	vadd.f32	s10, s8, s9
 800954a:	ee16 ea10 	vmov	lr, s12
 800954e:	ed86 5a01 	vstr	s10, [r6, #4]
 8009552:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8009556:	f844 eb08 	str.w	lr, [r4], #8
 800955a:	ee77 7a83 	vadd.f32	s15, s15, s6
 800955e:	edc0 6a01 	vstr	s13, [r0, #4]
 8009562:	9405      	str	r4, [sp, #20]
 8009564:	4604      	mov	r4, r0
 8009566:	ee17 0a90 	vmov	r0, s15
 800956a:	9106      	str	r1, [sp, #24]
 800956c:	ee37 7a64 	vsub.f32	s14, s14, s9
 8009570:	f102 0110 	add.w	r1, r2, #16
 8009574:	46bc      	mov	ip, r7
 8009576:	9100      	str	r1, [sp, #0]
 8009578:	f847 0b08 	str.w	r0, [r7], #8
 800957c:	f102 0118 	add.w	r1, r2, #24
 8009580:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8009584:	9102      	str	r1, [sp, #8]
 8009586:	ed8c 7a01 	vstr	s14, [ip, #4]
 800958a:	9007      	str	r0, [sp, #28]
 800958c:	f000 8134 	beq.w	80097f8 <arm_cfft_radix8by4_f32+0x368>
 8009590:	f102 0920 	add.w	r9, r2, #32
 8009594:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 8009598:	9a01      	ldr	r2, [sp, #4]
 800959a:	f8dd a000 	ldr.w	sl, [sp]
 800959e:	3b0c      	subs	r3, #12
 80095a0:	4683      	mov	fp, r0
 80095a2:	4463      	add	r3, ip
 80095a4:	f105 0e10 	add.w	lr, r5, #16
 80095a8:	f1a4 010c 	sub.w	r1, r4, #12
 80095ac:	f104 0510 	add.w	r5, r4, #16
 80095b0:	f1a6 0c0c 	sub.w	ip, r6, #12
 80095b4:	f1a2 040c 	sub.w	r4, r2, #12
 80095b8:	f106 0010 	add.w	r0, r6, #16
 80095bc:	3210      	adds	r2, #16
 80095be:	ed1e 5a02 	vldr	s10, [lr, #-8]
 80095c2:	ed55 5a02 	vldr	s11, [r5, #-8]
 80095c6:	ed50 7a02 	vldr	s15, [r0, #-8]
 80095ca:	ed52 1a02 	vldr	s3, [r2, #-8]
 80095ce:	ed55 6a01 	vldr	s13, [r5, #-4]
 80095d2:	ed1e 0a01 	vldr	s0, [lr, #-4]
 80095d6:	ed12 1a01 	vldr	s2, [r2, #-4]
 80095da:	ed10 8a01 	vldr	s16, [r0, #-4]
 80095de:	ee35 4a25 	vadd.f32	s8, s10, s11
 80095e2:	ee30 6a26 	vadd.f32	s12, s0, s13
 80095e6:	ee37 7a84 	vadd.f32	s14, s15, s8
 80095ea:	ee30 0a66 	vsub.f32	s0, s0, s13
 80095ee:	ee37 7a21 	vadd.f32	s14, s14, s3
 80095f2:	ee75 5a65 	vsub.f32	s11, s10, s11
 80095f6:	ed0e 7a02 	vstr	s14, [lr, #-8]
 80095fa:	ed10 7a01 	vldr	s14, [r0, #-4]
 80095fe:	ed52 6a01 	vldr	s13, [r2, #-4]
 8009602:	ee36 7a07 	vadd.f32	s14, s12, s14
 8009606:	ee78 aa25 	vadd.f32	s21, s16, s11
 800960a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800960e:	ee70 3a67 	vsub.f32	s7, s0, s15
 8009612:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8009616:	ed94 7a02 	vldr	s14, [r4, #8]
 800961a:	ed9c 2a02 	vldr	s4, [ip, #8]
 800961e:	ed91 ba02 	vldr	s22, [r1, #8]
 8009622:	edd3 9a02 	vldr	s19, [r3, #8]
 8009626:	edd4 2a01 	vldr	s5, [r4, #4]
 800962a:	ed9c 9a01 	vldr	s18, [ip, #4]
 800962e:	ed93 5a01 	vldr	s10, [r3, #4]
 8009632:	edd1 0a01 	vldr	s1, [r1, #4]
 8009636:	ee72 6a07 	vadd.f32	s13, s4, s14
 800963a:	ee32 2a47 	vsub.f32	s4, s4, s14
 800963e:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8009642:	ee79 4a22 	vadd.f32	s9, s18, s5
 8009646:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800964a:	ee79 2a62 	vsub.f32	s5, s18, s5
 800964e:	ed8c 7a02 	vstr	s14, [ip, #8]
 8009652:	ed91 7a01 	vldr	s14, [r1, #4]
 8009656:	edd3 8a01 	vldr	s17, [r3, #4]
 800965a:	ee34 7a87 	vadd.f32	s14, s9, s14
 800965e:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8009662:	ee37 7a28 	vadd.f32	s14, s14, s17
 8009666:	ee32 9a60 	vsub.f32	s18, s4, s1
 800966a:	ed8c 7a01 	vstr	s14, [ip, #4]
 800966e:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8009672:	ed1a aa02 	vldr	s20, [sl, #-8]
 8009676:	ee73 8a22 	vadd.f32	s17, s6, s5
 800967a:	ee39 9a05 	vadd.f32	s18, s18, s10
 800967e:	ee7a aac1 	vsub.f32	s21, s21, s2
 8009682:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8009686:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800968a:	ee69 ba07 	vmul.f32	s23, s18, s14
 800968e:	ee6a aa87 	vmul.f32	s21, s21, s14
 8009692:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8009696:	ee63 ca87 	vmul.f32	s25, s7, s14
 800969a:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800969e:	ee28 aa8a 	vmul.f32	s20, s17, s20
 80096a2:	ee68 8a87 	vmul.f32	s17, s17, s14
 80096a6:	ee73 3aea 	vsub.f32	s7, s7, s21
 80096aa:	ee78 8a89 	vadd.f32	s17, s17, s18
 80096ae:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 80096b2:	ee3b aaca 	vsub.f32	s20, s23, s20
 80096b6:	ee34 4a67 	vsub.f32	s8, s8, s15
 80096ba:	ee76 6acb 	vsub.f32	s13, s13, s22
 80096be:	ee36 6a48 	vsub.f32	s12, s12, s16
 80096c2:	ee74 4ae0 	vsub.f32	s9, s9, s1
 80096c6:	ed00 7a02 	vstr	s14, [r0, #-8]
 80096ca:	ed40 3a01 	vstr	s7, [r0, #-4]
 80096ce:	edc1 8a01 	vstr	s17, [r1, #4]
 80096d2:	ed81 aa02 	vstr	s20, [r1, #8]
 80096d6:	ed59 3a04 	vldr	s7, [r9, #-16]
 80096da:	ee36 7ae9 	vsub.f32	s14, s13, s19
 80096de:	ee74 4ac5 	vsub.f32	s9, s9, s10
 80096e2:	ed59 6a03 	vldr	s13, [r9, #-12]
 80096e6:	ee34 4a61 	vsub.f32	s8, s8, s3
 80096ea:	ee36 6a41 	vsub.f32	s12, s12, s2
 80096ee:	ee67 8a63 	vnmul.f32	s17, s14, s7
 80096f2:	ee66 9a26 	vmul.f32	s19, s12, s13
 80096f6:	ee24 9a23 	vmul.f32	s18, s8, s7
 80096fa:	ee26 6a23 	vmul.f32	s12, s12, s7
 80096fe:	ee24 4a26 	vmul.f32	s8, s8, s13
 8009702:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009706:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800970a:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800970e:	ee36 6a44 	vsub.f32	s12, s12, s8
 8009712:	ee37 7a64 	vsub.f32	s14, s14, s9
 8009716:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800971a:	ee79 3a29 	vadd.f32	s7, s18, s19
 800971e:	ee75 6a60 	vsub.f32	s13, s10, s1
 8009722:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8009726:	ee77 7a80 	vadd.f32	s15, s15, s0
 800972a:	ed45 3a02 	vstr	s7, [r5, #-8]
 800972e:	ed05 6a01 	vstr	s12, [r5, #-4]
 8009732:	ed84 7a01 	vstr	s14, [r4, #4]
 8009736:	ed84 4a02 	vstr	s8, [r4, #8]
 800973a:	ee35 6a81 	vadd.f32	s12, s11, s2
 800973e:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8009742:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 8009746:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 800974a:	ee33 3a62 	vsub.f32	s6, s6, s5
 800974e:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8009752:	ee67 2a26 	vmul.f32	s5, s14, s13
 8009756:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800975a:	ee26 5a25 	vmul.f32	s10, s12, s11
 800975e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009762:	ee26 6a26 	vmul.f32	s12, s12, s13
 8009766:	ee27 7a25 	vmul.f32	s14, s14, s11
 800976a:	ee63 6a26 	vmul.f32	s13, s6, s13
 800976e:	ee23 3a25 	vmul.f32	s6, s6, s11
 8009772:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8009776:	ee75 5a24 	vadd.f32	s11, s10, s9
 800977a:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800977e:	ee36 7a87 	vadd.f32	s14, s13, s14
 8009782:	f1bb 0b01 	subs.w	fp, fp, #1
 8009786:	ed42 5a02 	vstr	s11, [r2, #-8]
 800978a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800978e:	f10e 0e08 	add.w	lr, lr, #8
 8009792:	ed83 3a02 	vstr	s6, [r3, #8]
 8009796:	ed83 7a01 	vstr	s14, [r3, #4]
 800979a:	f1ac 0c08 	sub.w	ip, ip, #8
 800979e:	f10a 0a08 	add.w	sl, sl, #8
 80097a2:	f100 0008 	add.w	r0, r0, #8
 80097a6:	f1a1 0108 	sub.w	r1, r1, #8
 80097aa:	f109 0910 	add.w	r9, r9, #16
 80097ae:	f105 0508 	add.w	r5, r5, #8
 80097b2:	f1a4 0408 	sub.w	r4, r4, #8
 80097b6:	f108 0818 	add.w	r8, r8, #24
 80097ba:	f102 0208 	add.w	r2, r2, #8
 80097be:	f1a3 0308 	sub.w	r3, r3, #8
 80097c2:	f47f aefc 	bne.w	80095be <arm_cfft_radix8by4_f32+0x12e>
 80097c6:	9907      	ldr	r1, [sp, #28]
 80097c8:	9800      	ldr	r0, [sp, #0]
 80097ca:	00cb      	lsls	r3, r1, #3
 80097cc:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80097d0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80097d4:	9100      	str	r1, [sp, #0]
 80097d6:	9904      	ldr	r1, [sp, #16]
 80097d8:	4419      	add	r1, r3
 80097da:	9104      	str	r1, [sp, #16]
 80097dc:	9903      	ldr	r1, [sp, #12]
 80097de:	4419      	add	r1, r3
 80097e0:	9103      	str	r1, [sp, #12]
 80097e2:	9906      	ldr	r1, [sp, #24]
 80097e4:	4419      	add	r1, r3
 80097e6:	9106      	str	r1, [sp, #24]
 80097e8:	9905      	ldr	r1, [sp, #20]
 80097ea:	441f      	add	r7, r3
 80097ec:	4419      	add	r1, r3
 80097ee:	9b02      	ldr	r3, [sp, #8]
 80097f0:	9105      	str	r1, [sp, #20]
 80097f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097f6:	9302      	str	r3, [sp, #8]
 80097f8:	9904      	ldr	r1, [sp, #16]
 80097fa:	9805      	ldr	r0, [sp, #20]
 80097fc:	ed91 4a00 	vldr	s8, [r1]
 8009800:	edd0 6a00 	vldr	s13, [r0]
 8009804:	9b06      	ldr	r3, [sp, #24]
 8009806:	ed97 3a00 	vldr	s6, [r7]
 800980a:	edd3 7a00 	vldr	s15, [r3]
 800980e:	edd0 4a01 	vldr	s9, [r0, #4]
 8009812:	edd1 3a01 	vldr	s7, [r1, #4]
 8009816:	ed97 2a01 	vldr	s4, [r7, #4]
 800981a:	ed93 7a01 	vldr	s14, [r3, #4]
 800981e:	9a03      	ldr	r2, [sp, #12]
 8009820:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 8009824:	ee34 6a26 	vadd.f32	s12, s8, s13
 8009828:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800982c:	ee37 5a86 	vadd.f32	s10, s15, s12
 8009830:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8009834:	ee35 5a03 	vadd.f32	s10, s10, s6
 8009838:	ee74 6a66 	vsub.f32	s13, s8, s13
 800983c:	ed81 5a00 	vstr	s10, [r1]
 8009840:	ed93 5a01 	vldr	s10, [r3, #4]
 8009844:	edd7 4a01 	vldr	s9, [r7, #4]
 8009848:	ee35 5a85 	vadd.f32	s10, s11, s10
 800984c:	ee37 4a26 	vadd.f32	s8, s14, s13
 8009850:	ee35 5a24 	vadd.f32	s10, s10, s9
 8009854:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8009858:	ed81 5a01 	vstr	s10, [r1, #4]
 800985c:	edd2 1a00 	vldr	s3, [r2]
 8009860:	edd2 2a01 	vldr	s5, [r2, #4]
 8009864:	ee34 5a83 	vadd.f32	s10, s9, s6
 8009868:	ee34 4a42 	vsub.f32	s8, s8, s4
 800986c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009870:	ee64 4a21 	vmul.f32	s9, s8, s3
 8009874:	ee24 4a22 	vmul.f32	s8, s8, s5
 8009878:	ee65 2a22 	vmul.f32	s5, s10, s5
 800987c:	ee25 5a21 	vmul.f32	s10, s10, s3
 8009880:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8009884:	ee35 5a44 	vsub.f32	s10, s10, s8
 8009888:	edc3 2a00 	vstr	s5, [r3]
 800988c:	ed83 5a01 	vstr	s10, [r3, #4]
 8009890:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8009894:	9b00      	ldr	r3, [sp, #0]
 8009896:	ee36 6a43 	vsub.f32	s12, s12, s6
 800989a:	ed93 4a01 	vldr	s8, [r3, #4]
 800989e:	ed93 5a00 	vldr	s10, [r3]
 80098a2:	9b02      	ldr	r3, [sp, #8]
 80098a4:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80098a8:	ee66 4a05 	vmul.f32	s9, s12, s10
 80098ac:	ee25 5a85 	vmul.f32	s10, s11, s10
 80098b0:	ee26 6a04 	vmul.f32	s12, s12, s8
 80098b4:	ee65 5a84 	vmul.f32	s11, s11, s8
 80098b8:	ee35 6a46 	vsub.f32	s12, s10, s12
 80098bc:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80098c0:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80098c4:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80098c8:	ed80 6a01 	vstr	s12, [r0, #4]
 80098cc:	edc0 5a00 	vstr	s11, [r0]
 80098d0:	edd3 5a01 	vldr	s11, [r3, #4]
 80098d4:	edd3 6a00 	vldr	s13, [r3]
 80098d8:	ee37 7a02 	vadd.f32	s14, s14, s4
 80098dc:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80098e0:	ee27 6a26 	vmul.f32	s12, s14, s13
 80098e4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80098e8:	ee27 7a25 	vmul.f32	s14, s14, s11
 80098ec:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80098f0:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80098f4:	ee76 7a27 	vadd.f32	s15, s12, s15
 80098f8:	ed87 7a01 	vstr	s14, [r7, #4]
 80098fc:	edc7 7a00 	vstr	s15, [r7]
 8009900:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 8009904:	4621      	mov	r1, r4
 8009906:	686a      	ldr	r2, [r5, #4]
 8009908:	2304      	movs	r3, #4
 800990a:	f000 f8f9 	bl	8009b00 <arm_radix8_butterfly_f32>
 800990e:	4630      	mov	r0, r6
 8009910:	4621      	mov	r1, r4
 8009912:	686a      	ldr	r2, [r5, #4]
 8009914:	2304      	movs	r3, #4
 8009916:	f000 f8f3 	bl	8009b00 <arm_radix8_butterfly_f32>
 800991a:	9808      	ldr	r0, [sp, #32]
 800991c:	686a      	ldr	r2, [r5, #4]
 800991e:	4621      	mov	r1, r4
 8009920:	2304      	movs	r3, #4
 8009922:	f000 f8ed 	bl	8009b00 <arm_radix8_butterfly_f32>
 8009926:	686a      	ldr	r2, [r5, #4]
 8009928:	9801      	ldr	r0, [sp, #4]
 800992a:	4621      	mov	r1, r4
 800992c:	2304      	movs	r3, #4
 800992e:	b00d      	add	sp, #52	@ 0x34
 8009930:	ecbd 8b0a 	vpop	{d8-d12}
 8009934:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009938:	f000 b8e2 	b.w	8009b00 <arm_radix8_butterfly_f32>

0800993c <arm_cfft_f32>:
 800993c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009940:	2a01      	cmp	r2, #1
 8009942:	4606      	mov	r6, r0
 8009944:	4617      	mov	r7, r2
 8009946:	460c      	mov	r4, r1
 8009948:	4698      	mov	r8, r3
 800994a:	8805      	ldrh	r5, [r0, #0]
 800994c:	d056      	beq.n	80099fc <arm_cfft_f32+0xc0>
 800994e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8009952:	d063      	beq.n	8009a1c <arm_cfft_f32+0xe0>
 8009954:	d916      	bls.n	8009984 <arm_cfft_f32+0x48>
 8009956:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800995a:	d01a      	beq.n	8009992 <arm_cfft_f32+0x56>
 800995c:	d947      	bls.n	80099ee <arm_cfft_f32+0xb2>
 800995e:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8009962:	d05b      	beq.n	8009a1c <arm_cfft_f32+0xe0>
 8009964:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8009968:	d105      	bne.n	8009976 <arm_cfft_f32+0x3a>
 800996a:	2301      	movs	r3, #1
 800996c:	6872      	ldr	r2, [r6, #4]
 800996e:	4629      	mov	r1, r5
 8009970:	4620      	mov	r0, r4
 8009972:	f000 f8c5 	bl	8009b00 <arm_radix8_butterfly_f32>
 8009976:	f1b8 0f00 	cmp.w	r8, #0
 800997a:	d111      	bne.n	80099a0 <arm_cfft_f32+0x64>
 800997c:	2f01      	cmp	r7, #1
 800997e:	d016      	beq.n	80099ae <arm_cfft_f32+0x72>
 8009980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009984:	2d20      	cmp	r5, #32
 8009986:	d049      	beq.n	8009a1c <arm_cfft_f32+0xe0>
 8009988:	d935      	bls.n	80099f6 <arm_cfft_f32+0xba>
 800998a:	2d40      	cmp	r5, #64	@ 0x40
 800998c:	d0ed      	beq.n	800996a <arm_cfft_f32+0x2e>
 800998e:	2d80      	cmp	r5, #128	@ 0x80
 8009990:	d1f1      	bne.n	8009976 <arm_cfft_f32+0x3a>
 8009992:	4621      	mov	r1, r4
 8009994:	4630      	mov	r0, r6
 8009996:	f7ff fcab 	bl	80092f0 <arm_cfft_radix8by2_f32>
 800999a:	f1b8 0f00 	cmp.w	r8, #0
 800999e:	d0ed      	beq.n	800997c <arm_cfft_f32+0x40>
 80099a0:	68b2      	ldr	r2, [r6, #8]
 80099a2:	89b1      	ldrh	r1, [r6, #12]
 80099a4:	4620      	mov	r0, r4
 80099a6:	f000 f841 	bl	8009a2c <arm_bitreversal_32>
 80099aa:	2f01      	cmp	r7, #1
 80099ac:	d1e8      	bne.n	8009980 <arm_cfft_f32+0x44>
 80099ae:	ee07 5a90 	vmov	s15, r5
 80099b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80099ba:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80099be:	2d00      	cmp	r5, #0
 80099c0:	d0de      	beq.n	8009980 <arm_cfft_f32+0x44>
 80099c2:	f104 0108 	add.w	r1, r4, #8
 80099c6:	2300      	movs	r3, #0
 80099c8:	3301      	adds	r3, #1
 80099ca:	429d      	cmp	r5, r3
 80099cc:	f101 0108 	add.w	r1, r1, #8
 80099d0:	ed11 7a04 	vldr	s14, [r1, #-16]
 80099d4:	ed51 7a03 	vldr	s15, [r1, #-12]
 80099d8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80099dc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80099e0:	ed01 7a04 	vstr	s14, [r1, #-16]
 80099e4:	ed41 7a03 	vstr	s15, [r1, #-12]
 80099e8:	d1ee      	bne.n	80099c8 <arm_cfft_f32+0x8c>
 80099ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099ee:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80099f2:	d0ba      	beq.n	800996a <arm_cfft_f32+0x2e>
 80099f4:	e7bf      	b.n	8009976 <arm_cfft_f32+0x3a>
 80099f6:	2d10      	cmp	r5, #16
 80099f8:	d0cb      	beq.n	8009992 <arm_cfft_f32+0x56>
 80099fa:	e7bc      	b.n	8009976 <arm_cfft_f32+0x3a>
 80099fc:	b19d      	cbz	r5, 8009a26 <arm_cfft_f32+0xea>
 80099fe:	f101 030c 	add.w	r3, r1, #12
 8009a02:	2200      	movs	r2, #0
 8009a04:	ed53 7a02 	vldr	s15, [r3, #-8]
 8009a08:	3201      	adds	r2, #1
 8009a0a:	eef1 7a67 	vneg.f32	s15, s15
 8009a0e:	4295      	cmp	r5, r2
 8009a10:	ed43 7a02 	vstr	s15, [r3, #-8]
 8009a14:	f103 0308 	add.w	r3, r3, #8
 8009a18:	d1f4      	bne.n	8009a04 <arm_cfft_f32+0xc8>
 8009a1a:	e798      	b.n	800994e <arm_cfft_f32+0x12>
 8009a1c:	4621      	mov	r1, r4
 8009a1e:	4630      	mov	r0, r6
 8009a20:	f7ff fd36 	bl	8009490 <arm_cfft_radix8by4_f32>
 8009a24:	e7a7      	b.n	8009976 <arm_cfft_f32+0x3a>
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d0aa      	beq.n	8009980 <arm_cfft_f32+0x44>
 8009a2a:	e7b9      	b.n	80099a0 <arm_cfft_f32+0x64>

08009a2c <arm_bitreversal_32>:
 8009a2c:	b1e9      	cbz	r1, 8009a6a <arm_bitreversal_32+0x3e>
 8009a2e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a30:	2500      	movs	r5, #0
 8009a32:	f102 0e02 	add.w	lr, r2, #2
 8009a36:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8009a3a:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8009a3e:	08a4      	lsrs	r4, r4, #2
 8009a40:	089b      	lsrs	r3, r3, #2
 8009a42:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8009a46:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8009a4a:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8009a4e:	00a6      	lsls	r6, r4, #2
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8009a56:	3304      	adds	r3, #4
 8009a58:	1d34      	adds	r4, r6, #4
 8009a5a:	3502      	adds	r5, #2
 8009a5c:	58c6      	ldr	r6, [r0, r3]
 8009a5e:	5907      	ldr	r7, [r0, r4]
 8009a60:	50c7      	str	r7, [r0, r3]
 8009a62:	428d      	cmp	r5, r1
 8009a64:	5106      	str	r6, [r0, r4]
 8009a66:	d3e6      	bcc.n	8009a36 <arm_bitreversal_32+0xa>
 8009a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a6a:	4770      	bx	lr

08009a6c <arm_cos_f32>:
 8009a6c:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8009af4 <arm_cos_f32+0x88>
 8009a70:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009a74:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8009a78:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009a7c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a84:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8009a88:	d504      	bpl.n	8009a94 <arm_cos_f32+0x28>
 8009a8a:	ee17 3a90 	vmov	r3, s15
 8009a8e:	3b01      	subs	r3, #1
 8009a90:	ee07 3a90 	vmov	s15, r3
 8009a94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a98:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8009af8 <arm_cos_f32+0x8c>
 8009a9c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009aa0:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009aa4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8009aa8:	ee17 3a90 	vmov	r3, s15
 8009aac:	b29b      	uxth	r3, r3
 8009aae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ab2:	d21a      	bcs.n	8009aea <arm_cos_f32+0x7e>
 8009ab4:	ee07 3a90 	vmov	s15, r3
 8009ab8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009abc:	1c59      	adds	r1, r3, #1
 8009abe:	ee30 0a67 	vsub.f32	s0, s0, s15
 8009ac2:	4a0e      	ldr	r2, [pc, #56]	@ (8009afc <arm_cos_f32+0x90>)
 8009ac4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8009ac8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009acc:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8009ad0:	ed93 7a00 	vldr	s14, [r3]
 8009ad4:	edd2 6a00 	vldr	s13, [r2]
 8009ad8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009adc:	ee20 0a26 	vmul.f32	s0, s0, s13
 8009ae0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009ae4:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009ae8:	4770      	bx	lr
 8009aea:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009aee:	2101      	movs	r1, #1
 8009af0:	2300      	movs	r3, #0
 8009af2:	e7e6      	b.n	8009ac2 <arm_cos_f32+0x56>
 8009af4:	3e22f983 	.word	0x3e22f983
 8009af8:	44000000 	.word	0x44000000
 8009afc:	0800d648 	.word	0x0800d648

08009b00 <arm_radix8_butterfly_f32>:
 8009b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b04:	ed2d 8b10 	vpush	{d8-d15}
 8009b08:	b095      	sub	sp, #84	@ 0x54
 8009b0a:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 8009b0e:	4603      	mov	r3, r0
 8009b10:	3304      	adds	r3, #4
 8009b12:	ed9f bab9 	vldr	s22, [pc, #740]	@ 8009df8 <arm_radix8_butterfly_f32+0x2f8>
 8009b16:	9012      	str	r0, [sp, #72]	@ 0x48
 8009b18:	468b      	mov	fp, r1
 8009b1a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b1c:	4689      	mov	r9, r1
 8009b1e:	ea4f 06db 	mov.w	r6, fp, lsr #3
 8009b22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009b24:	960f      	str	r6, [sp, #60]	@ 0x3c
 8009b26:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8009b2a:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 8009b2e:	eb03 0508 	add.w	r5, r3, r8
 8009b32:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 8009b36:	eb05 040e 	add.w	r4, r5, lr
 8009b3a:	0137      	lsls	r7, r6, #4
 8009b3c:	eba6 030a 	sub.w	r3, r6, sl
 8009b40:	eb04 000e 	add.w	r0, r4, lr
 8009b44:	44b2      	add	sl, r6
 8009b46:	1d3a      	adds	r2, r7, #4
 8009b48:	9702      	str	r7, [sp, #8]
 8009b4a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8009b4e:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8009b52:	ebae 0c06 	sub.w	ip, lr, r6
 8009b56:	9703      	str	r7, [sp, #12]
 8009b58:	eb03 0708 	add.w	r7, r3, r8
 8009b5c:	9701      	str	r7, [sp, #4]
 8009b5e:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8009b62:	9706      	str	r7, [sp, #24]
 8009b64:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 8009b66:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8009b6a:	f10e 0104 	add.w	r1, lr, #4
 8009b6e:	4439      	add	r1, r7
 8009b70:	443a      	add	r2, r7
 8009b72:	0137      	lsls	r7, r6, #4
 8009b74:	00f6      	lsls	r6, r6, #3
 8009b76:	9704      	str	r7, [sp, #16]
 8009b78:	9605      	str	r6, [sp, #20]
 8009b7a:	9f01      	ldr	r7, [sp, #4]
 8009b7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009b7e:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8009b82:	f04f 0c00 	mov.w	ip, #0
 8009b86:	edd4 6a00 	vldr	s13, [r4]
 8009b8a:	edd7 1a00 	vldr	s3, [r7]
 8009b8e:	ed16 aa01 	vldr	s20, [r6, #-4]
 8009b92:	edd5 5a00 	vldr	s11, [r5]
 8009b96:	ed52 9a01 	vldr	s19, [r2, #-4]
 8009b9a:	ed90 6a00 	vldr	s12, [r0]
 8009b9e:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009ba2:	ed93 3a00 	vldr	s6, [r3]
 8009ba6:	ee39 0a86 	vadd.f32	s0, s19, s12
 8009baa:	ee33 2a21 	vadd.f32	s4, s6, s3
 8009bae:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8009bb2:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8009bb6:	ee35 7a02 	vadd.f32	s14, s10, s4
 8009bba:	ee34 4a80 	vadd.f32	s8, s9, s0
 8009bbe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009bc2:	ee74 6a07 	vadd.f32	s13, s8, s14
 8009bc6:	ee34 4a47 	vsub.f32	s8, s8, s14
 8009bca:	ed46 6a01 	vstr	s13, [r6, #-4]
 8009bce:	ed85 4a00 	vstr	s8, [r5]
 8009bd2:	edd1 6a00 	vldr	s13, [r1]
 8009bd6:	ed94 9a01 	vldr	s18, [r4, #4]
 8009bda:	edd3 2a01 	vldr	s5, [r3, #4]
 8009bde:	edd7 8a01 	vldr	s17, [r7, #4]
 8009be2:	edd6 0a00 	vldr	s1, [r6]
 8009be6:	edd5 3a01 	vldr	s7, [r5, #4]
 8009bea:	ed90 8a01 	vldr	s16, [r0, #4]
 8009bee:	ed92 7a00 	vldr	s14, [r2]
 8009bf2:	ee33 3a61 	vsub.f32	s6, s6, s3
 8009bf6:	ee36 4ac9 	vsub.f32	s8, s13, s18
 8009bfa:	ee72 aae8 	vsub.f32	s21, s5, s17
 8009bfe:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8009c02:	ee34 1a2a 	vadd.f32	s2, s8, s21
 8009c06:	ee77 7a83 	vadd.f32	s15, s15, s6
 8009c0a:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8009c0e:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8009c12:	ee39 6ac6 	vsub.f32	s12, s19, s12
 8009c16:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8009c1a:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8009c1e:	ee77 0a08 	vadd.f32	s1, s14, s16
 8009c22:	ee21 1a0b 	vmul.f32	s2, s2, s22
 8009c26:	ee37 7a48 	vsub.f32	s14, s14, s16
 8009c2a:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8009c2e:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8009c32:	ee76 6a89 	vadd.f32	s13, s13, s18
 8009c36:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8009c3a:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009c3e:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8009c42:	ee35 5a42 	vsub.f32	s10, s10, s4
 8009c46:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8009c4a:	ee33 2a20 	vadd.f32	s4, s6, s1
 8009c4e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8009c52:	ee33 3a60 	vsub.f32	s6, s6, s1
 8009c56:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8009c5a:	ee77 0a01 	vadd.f32	s1, s14, s2
 8009c5e:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8009c62:	ee37 7a41 	vsub.f32	s14, s14, s2
 8009c66:	ee73 1a84 	vadd.f32	s3, s7, s8
 8009c6a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8009c6e:	ee76 3a27 	vadd.f32	s7, s12, s15
 8009c72:	ee76 7a67 	vsub.f32	s15, s12, s15
 8009c76:	ee32 8a00 	vadd.f32	s16, s4, s0
 8009c7a:	ee33 1a45 	vsub.f32	s2, s6, s10
 8009c7e:	ee32 2a40 	vsub.f32	s4, s4, s0
 8009c82:	ee35 5a03 	vadd.f32	s10, s10, s6
 8009c86:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8009c8a:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8009c8e:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8009c92:	ee34 6a67 	vsub.f32	s12, s8, s15
 8009c96:	ee75 4a87 	vadd.f32	s9, s11, s14
 8009c9a:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8009c9e:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8009ca2:	ee77 7a84 	vadd.f32	s15, s15, s8
 8009ca6:	ee71 5ae3 	vsub.f32	s11, s3, s7
 8009caa:	44dc      	add	ip, fp
 8009cac:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8009cb0:	45e1      	cmp	r9, ip
 8009cb2:	ed86 8a00 	vstr	s16, [r6]
 8009cb6:	ed85 2a01 	vstr	s4, [r5, #4]
 8009cba:	4456      	add	r6, sl
 8009cbc:	ed02 0a01 	vstr	s0, [r2, #-4]
 8009cc0:	4455      	add	r5, sl
 8009cc2:	edc0 6a00 	vstr	s13, [r0]
 8009cc6:	ed82 1a00 	vstr	s2, [r2]
 8009cca:	ed80 5a01 	vstr	s10, [r0, #4]
 8009cce:	4452      	add	r2, sl
 8009cd0:	ed01 3a01 	vstr	s6, [r1, #-4]
 8009cd4:	4450      	add	r0, sl
 8009cd6:	edc7 2a00 	vstr	s5, [r7]
 8009cda:	edc4 4a00 	vstr	s9, [r4]
 8009cde:	ed83 7a00 	vstr	s14, [r3]
 8009ce2:	edc1 5a00 	vstr	s11, [r1]
 8009ce6:	edc7 3a01 	vstr	s7, [r7, #4]
 8009cea:	4451      	add	r1, sl
 8009cec:	ed84 6a01 	vstr	s12, [r4, #4]
 8009cf0:	4457      	add	r7, sl
 8009cf2:	edc3 7a01 	vstr	s15, [r3, #4]
 8009cf6:	4454      	add	r4, sl
 8009cf8:	4453      	add	r3, sl
 8009cfa:	f63f af44 	bhi.w	8009b86 <arm_radix8_butterfly_f32+0x86>
 8009cfe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d00:	2b07      	cmp	r3, #7
 8009d02:	f240 81b7 	bls.w	800a074 <arm_radix8_butterfly_f32+0x574>
 8009d06:	9b06      	ldr	r3, [sp, #24]
 8009d08:	9903      	ldr	r1, [sp, #12]
 8009d0a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009d0c:	9e05      	ldr	r6, [sp, #20]
 8009d0e:	9a04      	ldr	r2, [sp, #16]
 8009d10:	f103 0c08 	add.w	ip, r3, #8
 8009d14:	9b02      	ldr	r3, [sp, #8]
 8009d16:	3108      	adds	r1, #8
 8009d18:	f108 0808 	add.w	r8, r8, #8
 8009d1c:	1841      	adds	r1, r0, r1
 8009d1e:	3608      	adds	r6, #8
 8009d20:	330c      	adds	r3, #12
 8009d22:	4604      	mov	r4, r0
 8009d24:	4444      	add	r4, r8
 8009d26:	18c3      	adds	r3, r0, r3
 8009d28:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d2a:	1981      	adds	r1, r0, r6
 8009d2c:	f10e 0e08 	add.w	lr, lr, #8
 8009d30:	3208      	adds	r2, #8
 8009d32:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009d34:	9107      	str	r1, [sp, #28]
 8009d36:	4604      	mov	r4, r0
 8009d38:	4601      	mov	r1, r0
 8009d3a:	9304      	str	r3, [sp, #16]
 8009d3c:	f100 030c 	add.w	r3, r0, #12
 8009d40:	4474      	add	r4, lr
 8009d42:	f04f 0801 	mov.w	r8, #1
 8009d46:	1882      	adds	r2, r0, r2
 8009d48:	4461      	add	r1, ip
 8009d4a:	9305      	str	r3, [sp, #20]
 8009d4c:	464b      	mov	r3, r9
 8009d4e:	940a      	str	r4, [sp, #40]	@ 0x28
 8009d50:	46c1      	mov	r9, r8
 8009d52:	9208      	str	r2, [sp, #32]
 8009d54:	46d8      	mov	r8, fp
 8009d56:	9106      	str	r1, [sp, #24]
 8009d58:	f04f 0e00 	mov.w	lr, #0
 8009d5c:	469b      	mov	fp, r3
 8009d5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009d60:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009d62:	449e      	add	lr, r3
 8009d64:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8009d68:	441a      	add	r2, r3
 8009d6a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009d6c:	441a      	add	r2, r3
 8009d6e:	18d4      	adds	r4, r2, r3
 8009d70:	18e5      	adds	r5, r4, r3
 8009d72:	18ee      	adds	r6, r5, r3
 8009d74:	18f7      	adds	r7, r6, r3
 8009d76:	eb07 0c03 	add.w	ip, r7, r3
 8009d7a:	920d      	str	r2, [sp, #52]	@ 0x34
 8009d7c:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8009d80:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8009d84:	910c      	str	r1, [sp, #48]	@ 0x30
 8009d86:	4419      	add	r1, r3
 8009d88:	9103      	str	r1, [sp, #12]
 8009d8a:	4419      	add	r1, r3
 8009d8c:	18ca      	adds	r2, r1, r3
 8009d8e:	9202      	str	r2, [sp, #8]
 8009d90:	441a      	add	r2, r3
 8009d92:	18d0      	adds	r0, r2, r3
 8009d94:	ed92 ea01 	vldr	s28, [r2, #4]
 8009d98:	9a02      	ldr	r2, [sp, #8]
 8009d9a:	edd4 7a00 	vldr	s15, [r4]
 8009d9e:	edd2 da01 	vldr	s27, [r2, #4]
 8009da2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009da4:	ed91 da01 	vldr	s26, [r1, #4]
 8009da8:	ed92 ca01 	vldr	s24, [r2, #4]
 8009dac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009dae:	9903      	ldr	r1, [sp, #12]
 8009db0:	edcd 7a03 	vstr	s15, [sp, #12]
 8009db4:	edd2 7a00 	vldr	s15, [r2]
 8009db8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dba:	edcd 7a02 	vstr	s15, [sp, #8]
 8009dbe:	edd2 7a00 	vldr	s15, [r2]
 8009dc2:	edd0 ea01 	vldr	s29, [r0, #4]
 8009dc6:	edd1 ca01 	vldr	s25, [r1, #4]
 8009dca:	eddc ba00 	vldr	s23, [ip]
 8009dce:	edd7 aa00 	vldr	s21, [r7]
 8009dd2:	ed96 aa00 	vldr	s20, [r6]
 8009dd6:	edd5 9a00 	vldr	s19, [r5]
 8009dda:	edcd 7a01 	vstr	s15, [sp, #4]
 8009dde:	4403      	add	r3, r0
 8009de0:	ed93 fa01 	vldr	s30, [r3, #4]
 8009de4:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 8009de8:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8009dec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009df0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8009df4:	46cc      	mov	ip, r9
 8009df6:	e001      	b.n	8009dfc <arm_radix8_butterfly_f32+0x2fc>
 8009df8:	3f3504f3 	.word	0x3f3504f3
 8009dfc:	ed91 6a00 	vldr	s12, [r1]
 8009e00:	ed93 5a00 	vldr	s10, [r3]
 8009e04:	edd0 fa00 	vldr	s31, [r0]
 8009e08:	edd4 7a00 	vldr	s15, [r4]
 8009e0c:	ed95 7a00 	vldr	s14, [r5]
 8009e10:	ed56 3a01 	vldr	s7, [r6, #-4]
 8009e14:	ed17 3a01 	vldr	s6, [r7, #-4]
 8009e18:	ed92 2a00 	vldr	s4, [r2]
 8009e1c:	ed96 0a00 	vldr	s0, [r6]
 8009e20:	ee33 8a85 	vadd.f32	s16, s7, s10
 8009e24:	ee32 1a06 	vadd.f32	s2, s4, s12
 8009e28:	ee33 4a2f 	vadd.f32	s8, s6, s31
 8009e2c:	ee77 4a87 	vadd.f32	s9, s15, s14
 8009e30:	ee78 1a04 	vadd.f32	s3, s16, s8
 8009e34:	ee71 6a24 	vadd.f32	s13, s2, s9
 8009e38:	ee32 2a46 	vsub.f32	s4, s4, s12
 8009e3c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8009e40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009e44:	ed06 6a01 	vstr	s12, [r6, #-4]
 8009e48:	edd4 8a01 	vldr	s17, [r4, #4]
 8009e4c:	ed92 9a01 	vldr	s18, [r2, #4]
 8009e50:	edd7 0a00 	vldr	s1, [r7]
 8009e54:	edd1 2a01 	vldr	s5, [r1, #4]
 8009e58:	ed95 7a01 	vldr	s14, [r5, #4]
 8009e5c:	ed93 6a01 	vldr	s12, [r3, #4]
 8009e60:	edd0 5a01 	vldr	s11, [r0, #4]
 8009e64:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009e68:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8009e6c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8009e70:	ee78 fac7 	vsub.f32	s31, s17, s14
 8009e74:	ee38 4a44 	vsub.f32	s8, s16, s8
 8009e78:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009e7c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8009e80:	ee79 2a22 	vadd.f32	s5, s18, s5
 8009e84:	ee32 9a27 	vadd.f32	s18, s4, s15
 8009e88:	ee72 7a67 	vsub.f32	s15, s4, s15
 8009e8c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8009e90:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8009e94:	ee71 4a64 	vsub.f32	s9, s2, s9
 8009e98:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8009e9c:	ee32 1a08 	vadd.f32	s2, s4, s16
 8009ea0:	ee72 fa87 	vadd.f32	s31, s5, s14
 8009ea4:	ee32 2a48 	vsub.f32	s4, s4, s16
 8009ea8:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8009eac:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8009eb0:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8009eb4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8009eb8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8009ebc:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8009ec0:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8009ec4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009ec8:	ee30 6a46 	vsub.f32	s12, s0, s12
 8009ecc:	ee74 0a22 	vadd.f32	s1, s8, s5
 8009ed0:	ee36 0a28 	vadd.f32	s0, s12, s17
 8009ed4:	ee74 2a62 	vsub.f32	s5, s8, s5
 8009ed8:	ee36 6a68 	vsub.f32	s12, s12, s17
 8009edc:	ee32 4a64 	vsub.f32	s8, s4, s9
 8009ee0:	ee73 8a09 	vadd.f32	s17, s6, s18
 8009ee4:	ee74 4a82 	vadd.f32	s9, s9, s4
 8009ee8:	ee33 9a49 	vsub.f32	s18, s6, s18
 8009eec:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8009ef0:	ee35 3a85 	vadd.f32	s6, s11, s10
 8009ef4:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8009ef8:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8009efc:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8009f00:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8009f04:	ee30 7a68 	vsub.f32	s14, s0, s17
 8009f08:	ee35 8a03 	vadd.f32	s16, s10, s6
 8009f0c:	ee38 0a80 	vadd.f32	s0, s17, s0
 8009f10:	ee73 3a82 	vadd.f32	s7, s7, s4
 8009f14:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8009f18:	ed9d 2a01 	vldr	s4, [sp, #4]
 8009f1c:	eddd 1a02 	vldr	s3, [sp, #8]
 8009f20:	ee35 5a43 	vsub.f32	s10, s10, s6
 8009f24:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8009f28:	ee37 3aa5 	vadd.f32	s6, s15, s11
 8009f2c:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8009f30:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8009f34:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8009f38:	ee76 5a49 	vsub.f32	s11, s12, s18
 8009f3c:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8009f40:	ee39 6a06 	vadd.f32	s12, s18, s12
 8009f44:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8009f48:	ee21 4a84 	vmul.f32	s8, s3, s8
 8009f4c:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8009f50:	ee22 7a07 	vmul.f32	s14, s4, s14
 8009f54:	ee22 2a08 	vmul.f32	s4, s4, s16
 8009f58:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8009f5c:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8009f60:	ee31 1a09 	vadd.f32	s2, s2, s18
 8009f64:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8009f68:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8009f6c:	ee74 0a60 	vsub.f32	s1, s8, s1
 8009f70:	ee37 7a48 	vsub.f32	s14, s14, s16
 8009f74:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8009f78:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8009f7c:	ee72 1a21 	vadd.f32	s3, s4, s3
 8009f80:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8009f84:	ee38 2a89 	vadd.f32	s4, s17, s18
 8009f88:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8009f8c:	ee38 8a04 	vadd.f32	s16, s16, s8
 8009f90:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8009f94:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8009f98:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8009f9c:	eddd 5a03 	vldr	s11, [sp, #12]
 8009fa0:	edc6 fa00 	vstr	s31, [r6]
 8009fa4:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8009fa8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8009fac:	ee30 0a45 	vsub.f32	s0, s0, s10
 8009fb0:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8009fb4:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8009fb8:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8009fbc:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8009fc0:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8009fc4:	ee25 6a86 	vmul.f32	s12, s11, s12
 8009fc8:	ee74 4a89 	vadd.f32	s9, s9, s18
 8009fcc:	ee34 3a43 	vsub.f32	s6, s8, s6
 8009fd0:	ee78 8a85 	vadd.f32	s17, s17, s10
 8009fd4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009fd8:	44c4      	add	ip, r8
 8009fda:	45e3      	cmp	fp, ip
 8009fdc:	edc3 3a00 	vstr	s7, [r3]
 8009fe0:	edc3 6a01 	vstr	s13, [r3, #4]
 8009fe4:	4456      	add	r6, sl
 8009fe6:	ed07 1a01 	vstr	s2, [r7, #-4]
 8009fea:	edc7 0a00 	vstr	s1, [r7]
 8009fee:	4453      	add	r3, sl
 8009ff0:	ed80 2a00 	vstr	s4, [r0]
 8009ff4:	edc0 2a01 	vstr	s5, [r0, #4]
 8009ff8:	4457      	add	r7, sl
 8009ffa:	edc2 1a00 	vstr	s3, [r2]
 8009ffe:	ed82 7a01 	vstr	s14, [r2, #4]
 800a002:	4450      	add	r0, sl
 800a004:	ed85 8a00 	vstr	s16, [r5]
 800a008:	ed85 0a01 	vstr	s0, [r5, #4]
 800a00c:	4452      	add	r2, sl
 800a00e:	edc1 4a00 	vstr	s9, [r1]
 800a012:	4455      	add	r5, sl
 800a014:	ed81 3a01 	vstr	s6, [r1, #4]
 800a018:	edc4 8a00 	vstr	s17, [r4]
 800a01c:	ed84 6a01 	vstr	s12, [r4, #4]
 800a020:	4451      	add	r1, sl
 800a022:	4454      	add	r4, sl
 800a024:	f63f aeea 	bhi.w	8009dfc <arm_radix8_butterfly_f32+0x2fc>
 800a028:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a02a:	3308      	adds	r3, #8
 800a02c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a02e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a030:	3308      	adds	r3, #8
 800a032:	930a      	str	r3, [sp, #40]	@ 0x28
 800a034:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a036:	3308      	adds	r3, #8
 800a038:	9309      	str	r3, [sp, #36]	@ 0x24
 800a03a:	9b08      	ldr	r3, [sp, #32]
 800a03c:	3308      	adds	r3, #8
 800a03e:	9308      	str	r3, [sp, #32]
 800a040:	9b07      	ldr	r3, [sp, #28]
 800a042:	3308      	adds	r3, #8
 800a044:	9307      	str	r3, [sp, #28]
 800a046:	9b06      	ldr	r3, [sp, #24]
 800a048:	3308      	adds	r3, #8
 800a04a:	9306      	str	r3, [sp, #24]
 800a04c:	9b05      	ldr	r3, [sp, #20]
 800a04e:	3308      	adds	r3, #8
 800a050:	9305      	str	r3, [sp, #20]
 800a052:	9b04      	ldr	r3, [sp, #16]
 800a054:	3308      	adds	r3, #8
 800a056:	9304      	str	r3, [sp, #16]
 800a058:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a05a:	f109 0901 	add.w	r9, r9, #1
 800a05e:	454b      	cmp	r3, r9
 800a060:	f47f ae7d 	bne.w	8009d5e <arm_radix8_butterfly_f32+0x25e>
 800a064:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a066:	00db      	lsls	r3, r3, #3
 800a068:	b29b      	uxth	r3, r3
 800a06a:	46d9      	mov	r9, fp
 800a06c:	9310      	str	r3, [sp, #64]	@ 0x40
 800a06e:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800a072:	e554      	b.n	8009b1e <arm_radix8_butterfly_f32+0x1e>
 800a074:	b015      	add	sp, #84	@ 0x54
 800a076:	ecbd 8b10 	vpop	{d8-d15}
 800a07a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a07e:	bf00      	nop

0800a080 <memset>:
 800a080:	4402      	add	r2, r0
 800a082:	4603      	mov	r3, r0
 800a084:	4293      	cmp	r3, r2
 800a086:	d100      	bne.n	800a08a <memset+0xa>
 800a088:	4770      	bx	lr
 800a08a:	f803 1b01 	strb.w	r1, [r3], #1
 800a08e:	e7f9      	b.n	800a084 <memset+0x4>

0800a090 <__libc_init_array>:
 800a090:	b570      	push	{r4, r5, r6, lr}
 800a092:	4d0d      	ldr	r5, [pc, #52]	@ (800a0c8 <__libc_init_array+0x38>)
 800a094:	4c0d      	ldr	r4, [pc, #52]	@ (800a0cc <__libc_init_array+0x3c>)
 800a096:	1b64      	subs	r4, r4, r5
 800a098:	10a4      	asrs	r4, r4, #2
 800a09a:	2600      	movs	r6, #0
 800a09c:	42a6      	cmp	r6, r4
 800a09e:	d109      	bne.n	800a0b4 <__libc_init_array+0x24>
 800a0a0:	4d0b      	ldr	r5, [pc, #44]	@ (800a0d0 <__libc_init_array+0x40>)
 800a0a2:	4c0c      	ldr	r4, [pc, #48]	@ (800a0d4 <__libc_init_array+0x44>)
 800a0a4:	f000 f818 	bl	800a0d8 <_init>
 800a0a8:	1b64      	subs	r4, r4, r5
 800a0aa:	10a4      	asrs	r4, r4, #2
 800a0ac:	2600      	movs	r6, #0
 800a0ae:	42a6      	cmp	r6, r4
 800a0b0:	d105      	bne.n	800a0be <__libc_init_array+0x2e>
 800a0b2:	bd70      	pop	{r4, r5, r6, pc}
 800a0b4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0b8:	4798      	blx	r3
 800a0ba:	3601      	adds	r6, #1
 800a0bc:	e7ee      	b.n	800a09c <__libc_init_array+0xc>
 800a0be:	f855 3b04 	ldr.w	r3, [r5], #4
 800a0c2:	4798      	blx	r3
 800a0c4:	3601      	adds	r6, #1
 800a0c6:	e7f2      	b.n	800a0ae <__libc_init_array+0x1e>
 800a0c8:	0801d954 	.word	0x0801d954
 800a0cc:	0801d954 	.word	0x0801d954
 800a0d0:	0801d954 	.word	0x0801d954
 800a0d4:	0801d958 	.word	0x0801d958

0800a0d8 <_init>:
 800a0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0da:	bf00      	nop
 800a0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0de:	bc08      	pop	{r3}
 800a0e0:	469e      	mov	lr, r3
 800a0e2:	4770      	bx	lr

0800a0e4 <_fini>:
 800a0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0e6:	bf00      	nop
 800a0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0ea:	bc08      	pop	{r3}
 800a0ec:	469e      	mov	lr, r3
 800a0ee:	4770      	bx	lr
