--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml adda_test.twx adda_test.ncd -o adda_test.twr adda_test.pcf
-ucf adda_test.ucf

Design file:              adda_test.ncd
Physical constraint file: adda_test.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/dcm_sp_inst/CLKIN
  Logical resource: PLL_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/dcm_sp_inst/CLKIN
  Logical resource: PLL_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: PLL_inst/dcm_sp_inst/CLKIN
  Logical resource: PLL_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_inst_clk0 = PERIOD TIMEGRP "PLL_inst_clk0" TS_sys_clk 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2487 paths analyzed, 1571 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.328ns.
--------------------------------------------------------------------------------

Paths for end point ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y29.ADDRAWRADDR11), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_7 (FF)
  Destination:          ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.050ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.332 - 0.345)
  Source Clock:         daclk_OBUF falling at 10.000ns
  Destination Clock:    daclk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_7 to ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X2Y55.DQ            Tcko                  0.476   rom_addr<7>
                                                            rom_addr_7
    RAMB8_X0Y29.ADDRAWRADDR11 net (fanout=2)        1.174   rom_addr<7>
    RAMB8_X0Y29.CLKAWRCLK     Trcck_ADDRA           0.400   ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                            ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           2.050ns (0.876ns logic, 1.174ns route)
                                                            (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y29.ADDRAWRADDR5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_1 (FF)
  Destination:          ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      1.752ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         daclk_OBUF falling at 10.000ns
  Destination Clock:    daclk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_1 to ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y54.BQ           Tcko                  0.476   rom_addr<3>
                                                           rom_addr_1
    RAMB8_X0Y29.ADDRAWRADDR5 net (fanout=2)        0.876   rom_addr<1>
    RAMB8_X0Y29.CLKAWRCLK    Trcck_ADDRA           0.400   ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                           ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          1.752ns (0.876ns logic, 0.876ns route)
                                                           (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X0Y29.ADDRAWRADDR6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rom_addr_2 (FF)
  Destination:          ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      1.752ns (Levels of Logic = 0)
  Clock Path Skew:      -0.015ns (0.332 - 0.347)
  Source Clock:         daclk_OBUF falling at 10.000ns
  Destination Clock:    daclk_OBUF rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rom_addr_2 to ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X2Y54.CQ           Tcko                  0.476   rom_addr<3>
                                                           rom_addr_2
    RAMB8_X0Y29.ADDRAWRADDR6 net (fanout=2)        0.876   rom_addr<2>
    RAMB8_X0Y29.CLKAWRCLK    Trcck_ADDRA           0.400   ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
                                                           ROM_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          1.752ns (0.876ns logic, 0.876ns route)
                                                           (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_inst_clk0 = PERIOD TIMEGRP "PLL_inst_clk0" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_TQ0.G_TW[0].U_TQ (SLICE_X21Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad_data_0 (FF)
  Destination:          ila_filter_debug/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.730ns (Levels of Logic = 0)
  Clock Path Skew:      0.275ns (1.090 - 0.815)
  Source Clock:         adclk_OBUF rising at 0.000ns
  Destination Clock:    daclk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ad_data_0 to ila_filter_debug/U0/I_TQ0.G_TW[0].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.AQ      Tcko                  0.234   ad_data<3>
                                                       ad_data_0
    SLICE_X21Y44.AX      net (fanout=1)        0.437   ad_data<0>
    SLICE_X21Y44.CLK     Tckdi       (-Th)    -0.059   ila_filter_debug/U0/iTRIG_IN<3>
                                                       ila_filter_debug/U0/I_TQ0.G_TW[0].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.730ns (0.293ns logic, 0.437ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_TQ0.G_TW[1].U_TQ (SLICE_X21Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad_data_1 (FF)
  Destination:          ila_filter_debug/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.275ns (1.090 - 0.815)
  Source Clock:         adclk_OBUF rising at 0.000ns
  Destination Clock:    daclk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ad_data_1 to ila_filter_debug/U0/I_TQ0.G_TW[1].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.BQ      Tcko                  0.234   ad_data<3>
                                                       ad_data_1
    SLICE_X21Y44.BX      net (fanout=1)        0.438   ad_data<1>
    SLICE_X21Y44.CLK     Tckdi       (-Th)    -0.059   ila_filter_debug/U0/iTRIG_IN<3>
                                                       ila_filter_debug/U0/I_TQ0.G_TW[1].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.293ns logic, 0.438ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point ila_filter_debug/U0/I_TQ0.G_TW[3].U_TQ (SLICE_X21Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad_data_3 (FF)
  Destination:          ila_filter_debug/U0/I_TQ0.G_TW[3].U_TQ (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.275ns (1.090 - 0.815)
  Source Clock:         adclk_OBUF rising at 0.000ns
  Destination Clock:    daclk_OBUF rising at 0.000ns
  Clock Uncertainty:    0.345ns

  Clock Uncertainty:          0.345ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.160ns

  Minimum Data Path at Fast Process Corner: ad_data_3 to ila_filter_debug/U0/I_TQ0.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.DQ      Tcko                  0.234   ad_data<3>
                                                       ad_data_3
    SLICE_X21Y44.DX      net (fanout=1)        0.438   ad_data<3>
    SLICE_X21Y44.CLK     Tckdi       (-Th)    -0.059   ila_filter_debug/U0/iTRIG_IN<3>
                                                       ila_filter_debug/U0/I_TQ0.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.293ns logic, 0.438ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_inst_clk0 = PERIOD TIMEGRP "PLL_inst_clk0" TS_sys_clk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Logical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: daclk_OBUF
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Logical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y26.CLKB
  Clock network: daclk_OBUF
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: daclk_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_inst_clkdv = PERIOD TIMEGRP "PLL_inst_clkdv" 
TS_sys_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_inst_clkdv = PERIOD TIMEGRP "PLL_inst_clkdv" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: PLL_inst/clkout2_buf/I0
  Logical resource: PLL_inst/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: PLL_inst/clkdv
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ad_data<7>/CLK
  Logical resource: ad_data_4/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: adclk_OBUF
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ad_data<7>/CLK
  Logical resource: ad_data_5/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: adclk_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      8.000ns|      6.328ns|            0|            0|            0|         2487|
| TS_PLL_inst_clk0              |     20.000ns|      6.328ns|          N/A|            0|            0|         2487|            0|
| TS_PLL_inst_clkdv             |     40.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.328|    2.198|         |    1.931|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2487 paths, 0 nets, and 2377 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 20 10:17:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 236 MB



