/***************************************************************************
 *     Copyright (c) 1999-2006, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jul 12 12:00:32 2006
 *                 MD5 Checksum         65dc148f276b8e1325bb5f85be0ccf82
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.006
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7401/rdb/c0/bchp_memc_0_ddr.h $
 * 
 * Hydra_Software_Devel/1   7/14/06 12:49p jasonh
 * PR 22628: Initial version
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_0_DDR_H__
#define BCHP_MEMC_0_DDR_H__

/***************************************************************************
 *MEMC_0_DDR - Memory Controller DDR IOBUF Registers
 ***************************************************************************/
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID             0x00106800 /* Memory Controller IOBUF Revision ID Register. */
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE            0x00106804 /* Pad Mode Control Register */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL              0x00106808 /* Data Pad Control Register */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL             0x0010680c /* DQS Pad Control Register */
#define BCHP_MEMC_0_DDR_CMD_PAD_CNTL             0x00106810 /* Command Pad Control Register */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL             0x00106814 /* Clock Pad Control Register */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL            0x00106818 /* DDR PLL frequency control register */
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL 0x0010681c /* Interpolator Phase Control Register */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN  0x00106820 /* Interpolator Phase Control Register */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD   0x00106824 /* Interpolator Phase Control Register */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0         0x00106828 /* VCDL Phase Control Register for byte lanes 0/1/2/3 */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1         0x0010682c /* VCDL Phase Control Register for byte lanes 4/5/6/7 */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE         0x00106830 /* Deskew DLL Phase register */
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL      0x00106834 /* Read DQS gating control register */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL   0x00106838 /* Analog test mode control register */
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET   0x0010683c /* PLL Frequency divider reset register */
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET     0x00106840 /* Byteslice DLL reset register */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET           0x00106844 /* PLL VCXO reset register */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG            0x00106848 /* Memory Controller Mode-Configuration Register. */
#define BCHP_MEMC_0_DDR_DRAM_MODE                0x0010684c /* DDR Mode Register. */
#define BCHP_MEMC_0_DDR_DRAM_TIMING              0x00106850 /* DDR-SDRAM Timing Register. */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE          0x00106854 /* Memory Controller Auto-Refresh Power Down Control Register. */
#define BCHP_MEMC_0_DDR_DLY_ARB                  0x00106858 /* Delayed Arbitration Control register. */
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ         0x0010685c /* Memory Controller Sequencer Enable */
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT        0x00106860 /* Memory Controller , state machine timeout register. */
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS        0x00106864 /* Memory Controller , status register. */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL         0x00106868 /* Deskew DLL control register */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET         0x0010686c /* Deskew DLL Reset register */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL          0x00106870 /* Deskew DLL Reset register */
#define BCHP_MEMC_0_DDR_SPARE1_RW                0x00106874 /* Spare register */
#define BCHP_MEMC_0_DDR_SPARE1_RO                0x00106878 /* Spare register */

/***************************************************************************
 *IOBUF_REV_ID - Memory Controller IOBUF Revision ID Register.
 ***************************************************************************/
/* MEMC_0_DDR :: IOBUF_REV_ID :: reserved0 [31:16] */
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_reserved0_MASK                0xffff0000
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_reserved0_SHIFT               16

/* MEMC_0_DDR :: IOBUF_REV_ID :: MAJOR_ID [15:08] */
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_MAJOR_ID_MASK                 0x0000ff00
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_MAJOR_ID_SHIFT                8

/* MEMC_0_DDR :: IOBUF_REV_ID :: MINOR_ID [07:00] */
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_MINOR_ID_MASK                 0x000000ff
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_MINOR_ID_SHIFT                0

/***************************************************************************
 *PAD_SSTL_MODE - Pad Mode Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: PAD_SSTL_MODE :: reserved0 [31:04] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_reserved0_MASK               0xfffffff0
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_reserved0_SHIFT              4

/* MEMC_0_DDR :: PAD_SSTL_MODE :: CMD [03:03] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_CMD_MASK                     0x00000008
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_CMD_SHIFT                    3

/* MEMC_0_DDR :: PAD_SSTL_MODE :: DATA [02:02] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_DATA_MASK                    0x00000004
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_DATA_SHIFT                   2

/* MEMC_0_DDR :: PAD_SSTL_MODE :: DQS [01:01] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_DQS_MASK                     0x00000002
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_DQS_SHIFT                    1

/* MEMC_0_DDR :: PAD_SSTL_MODE :: CLK [00:00] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_CLK_MASK                     0x00000001
#define BCHP_MEMC_0_DDR_PAD_SSTL_MODE_CLK_SHIFT                    0

/***************************************************************************
 *DQ_PAD_CNTL - Data Pad Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: DQ_PAD_CNTL :: DRV7 [31:30] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV7_MASK                      0xc0000000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV7_SHIFT                     30

/* MEMC_0_DDR :: DQ_PAD_CNTL :: SLEW7 [29:28] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW7_MASK                     0x30000000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW7_SHIFT                    28

/* MEMC_0_DDR :: DQ_PAD_CNTL :: DRV6 [27:26] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV6_MASK                      0x0c000000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV6_SHIFT                     26

/* MEMC_0_DDR :: DQ_PAD_CNTL :: SLEW6 [25:24] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW6_MASK                     0x03000000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW6_SHIFT                    24

/* MEMC_0_DDR :: DQ_PAD_CNTL :: DRV5 [23:22] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV5_MASK                      0x00c00000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV5_SHIFT                     22

/* MEMC_0_DDR :: DQ_PAD_CNTL :: SLEW5 [21:20] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW5_MASK                     0x00300000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW5_SHIFT                    20

/* MEMC_0_DDR :: DQ_PAD_CNTL :: DRV4 [19:18] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV4_MASK                      0x000c0000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV4_SHIFT                     18

/* MEMC_0_DDR :: DQ_PAD_CNTL :: SLEW4 [17:16] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW4_MASK                     0x00030000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW4_SHIFT                    16

/* MEMC_0_DDR :: DQ_PAD_CNTL :: DRV3 [15:14] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV3_MASK                      0x0000c000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV3_SHIFT                     14

/* MEMC_0_DDR :: DQ_PAD_CNTL :: SLEW3 [13:12] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW3_MASK                     0x00003000
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW3_SHIFT                    12

/* MEMC_0_DDR :: DQ_PAD_CNTL :: DRV2 [11:10] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV2_MASK                      0x00000c00
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV2_SHIFT                     10

/* MEMC_0_DDR :: DQ_PAD_CNTL :: SLEW2 [09:08] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW2_MASK                     0x00000300
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW2_SHIFT                    8

/* MEMC_0_DDR :: DQ_PAD_CNTL :: DRV1 [07:06] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV1_MASK                      0x000000c0
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV1_SHIFT                     6

/* MEMC_0_DDR :: DQ_PAD_CNTL :: SLEW1 [05:04] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW1_MASK                     0x00000030
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW1_SHIFT                    4

/* MEMC_0_DDR :: DQ_PAD_CNTL :: DRV0 [03:02] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV0_MASK                      0x0000000c
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_DRV0_SHIFT                     2

/* MEMC_0_DDR :: DQ_PAD_CNTL :: SLEW0 [01:00] */
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW0_MASK                     0x00000003
#define BCHP_MEMC_0_DDR_DQ_PAD_CNTL_SLEW0_SHIFT                    0

/***************************************************************************
 *DQS_PAD_CNTL - DQS Pad Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: DQS_PAD_CNTL :: DRV7 [31:30] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV7_MASK                     0xc0000000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV7_SHIFT                    30

/* MEMC_0_DDR :: DQS_PAD_CNTL :: SLEW7 [29:28] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW7_MASK                    0x30000000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW7_SHIFT                   28

/* MEMC_0_DDR :: DQS_PAD_CNTL :: DRV6 [27:26] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV6_MASK                     0x0c000000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV6_SHIFT                    26

/* MEMC_0_DDR :: DQS_PAD_CNTL :: SLEW6 [25:24] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW6_MASK                    0x03000000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW6_SHIFT                   24

/* MEMC_0_DDR :: DQS_PAD_CNTL :: DRV5 [23:22] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV5_MASK                     0x00c00000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV5_SHIFT                    22

/* MEMC_0_DDR :: DQS_PAD_CNTL :: SLEW5 [21:20] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW5_MASK                    0x00300000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW5_SHIFT                   20

/* MEMC_0_DDR :: DQS_PAD_CNTL :: DRV4 [19:18] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV4_MASK                     0x000c0000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV4_SHIFT                    18

/* MEMC_0_DDR :: DQS_PAD_CNTL :: SLEW4 [17:16] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW4_MASK                    0x00030000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW4_SHIFT                   16

/* MEMC_0_DDR :: DQS_PAD_CNTL :: DRV3 [15:14] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV3_MASK                     0x0000c000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV3_SHIFT                    14

/* MEMC_0_DDR :: DQS_PAD_CNTL :: SLEW3 [13:12] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW3_MASK                    0x00003000
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW3_SHIFT                   12

/* MEMC_0_DDR :: DQS_PAD_CNTL :: DRV2 [11:10] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV2_MASK                     0x00000c00
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV2_SHIFT                    10

/* MEMC_0_DDR :: DQS_PAD_CNTL :: SLEW2 [09:08] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW2_MASK                    0x00000300
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW2_SHIFT                   8

/* MEMC_0_DDR :: DQS_PAD_CNTL :: DRV1 [07:06] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV1_MASK                     0x000000c0
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV1_SHIFT                    6

/* MEMC_0_DDR :: DQS_PAD_CNTL :: SLEW1 [05:04] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW1_MASK                    0x00000030
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW1_SHIFT                   4

/* MEMC_0_DDR :: DQS_PAD_CNTL :: DRV0 [03:02] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV0_MASK                     0x0000000c
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_DRV0_SHIFT                    2

/* MEMC_0_DDR :: DQS_PAD_CNTL :: SLEW0 [01:00] */
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW0_MASK                    0x00000003
#define BCHP_MEMC_0_DDR_DQS_PAD_CNTL_SLEW0_SHIFT                   0

/***************************************************************************
 *CMD_PAD_CNTL - Command Pad Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: CMD_PAD_CNTL :: reserved0 [31:04] */
#define BCHP_MEMC_0_DDR_CMD_PAD_CNTL_reserved0_MASK                0xfffffff0
#define BCHP_MEMC_0_DDR_CMD_PAD_CNTL_reserved0_SHIFT               4

/* MEMC_0_DDR :: CMD_PAD_CNTL :: DRV [03:02] */
#define BCHP_MEMC_0_DDR_CMD_PAD_CNTL_DRV_MASK                      0x0000000c
#define BCHP_MEMC_0_DDR_CMD_PAD_CNTL_DRV_SHIFT                     2

/* MEMC_0_DDR :: CMD_PAD_CNTL :: SLEW [01:00] */
#define BCHP_MEMC_0_DDR_CMD_PAD_CNTL_SLEW_MASK                     0x00000003
#define BCHP_MEMC_0_DDR_CMD_PAD_CNTL_SLEW_SHIFT                    0

/***************************************************************************
 *CLK_PAD_CNTL - Clock Pad Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK1B_PDRV [31:30] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1B_PDRV_MASK                0xc0000000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1B_PDRV_SHIFT               30

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK1B_PSLEW [29:28] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1B_PSLEW_MASK               0x30000000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1B_PSLEW_SHIFT              28

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK1B_NDRV [27:26] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1B_NDRV_MASK                0x0c000000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1B_NDRV_SHIFT               26

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK1B_NSLEW [25:24] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1B_NSLEW_MASK               0x03000000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1B_NSLEW_SHIFT              24

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK1_PDRV [23:22] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1_PDRV_MASK                 0x00c00000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1_PDRV_SHIFT                22

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK1_PSLEW [21:20] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1_PSLEW_MASK                0x00300000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1_PSLEW_SHIFT               20

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK1_NDRV [19:18] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1_NDRV_MASK                 0x000c0000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1_NDRV_SHIFT                18

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK1_NSLEW [17:16] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1_NSLEW_MASK                0x00030000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK1_NSLEW_SHIFT               16

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK0B_PDRV [15:14] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0B_PDRV_MASK                0x0000c000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0B_PDRV_SHIFT               14

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK0B_PSLEW [13:12] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0B_PSLEW_MASK               0x00003000
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0B_PSLEW_SHIFT              12

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK0B_NDRV [11:10] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0B_NDRV_MASK                0x00000c00
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0B_NDRV_SHIFT               10

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK0B_NSLEW [09:08] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0B_NSLEW_MASK               0x00000300
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0B_NSLEW_SHIFT              8

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK0_PDRV [07:06] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0_PDRV_MASK                 0x000000c0
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0_PDRV_SHIFT                6

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK0_PSLEW [05:04] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0_PSLEW_MASK                0x00000030
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0_PSLEW_SHIFT               4

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK0_NDRV [03:02] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0_NDRV_MASK                 0x0000000c
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0_NDRV_SHIFT                2

/* MEMC_0_DDR :: CLK_PAD_CNTL :: CK0_NSLEW [01:00] */
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0_NSLEW_MASK                0x00000003
#define BCHP_MEMC_0_DDR_CLK_PAD_CNTL_CK0_NSLEW_SHIFT               0

/***************************************************************************
 *PLL_FREQ_CNTL - DDR PLL frequency control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_FREQ_CNTL :: reserved0 [31:09] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_reserved0_MASK               0xfffffe00
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_reserved0_SHIFT              9

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: DIV2_BYP [08:08] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_DIV2_BYP_MASK                0x00000100
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_DIV2_BYP_SHIFT               8

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: reserved1 [07:07] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_reserved1_MASK               0x00000080
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_reserved1_SHIFT              7

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: N2_DIV [06:04] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_N2_DIV_MASK                  0x00000070
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_N2_DIV_SHIFT                 4

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: reserved2 [03:03] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_reserved2_MASK               0x00000008
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_reserved2_SHIFT              3

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: N1_DIV [02:00] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_N1_DIV_MASK                  0x00000007
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_N1_DIV_SHIFT                 0

/***************************************************************************
 *PLL_CLK_ADDR_PHASE_CNTRL - Interpolator Phase Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_CLK_ADDR_PHASE_CNTRL :: reserved0 [31:13] */
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL_reserved0_MASK    0xffffe000
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL_reserved0_SHIFT   13

/* MEMC_0_DDR :: PLL_CLK_ADDR_PHASE_CNTRL :: ADDR_PHASE [12:08] */
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL_ADDR_PHASE_MASK   0x00001f00
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL_ADDR_PHASE_SHIFT  8

/* MEMC_0_DDR :: PLL_CLK_ADDR_PHASE_CNTRL :: reserved1 [07:05] */
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL_reserved1_MASK    0x000000e0
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL_reserved1_SHIFT   5

/* MEMC_0_DDR :: PLL_CLK_ADDR_PHASE_CNTRL :: CLK_PHASE [04:00] */
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL_CLK_PHASE_MASK    0x0000001f
#define BCHP_MEMC_0_DDR_PLL_CLK_ADDR_PHASE_CNTRL_CLK_PHASE_SHIFT   0

/***************************************************************************
 *DQ_DQS_PHASE_CNTRL_EVEN - Interpolator Phase Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_EVEN :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN_reserved0_MASK     0xffffc000
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN_reserved0_SHIFT    14

/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_EVEN :: DQS_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN_DQS_PHASE_MASK     0x00003f00
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN_DQS_PHASE_SHIFT    8

/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_EVEN :: reserved1 [07:05] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN_reserved1_MASK     0x000000e0
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN_reserved1_SHIFT    5

/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_EVEN :: DQ_PHASE [04:00] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN_DQ_PHASE_MASK      0x0000001f
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_EVEN_DQ_PHASE_SHIFT     0

/***************************************************************************
 *DQ_DQS_PHASE_CNTRL_ODD - Interpolator Phase Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_ODD :: NOT_USED2 [31:16] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_NOT_USED2_MASK      0xffff0000
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_NOT_USED2_SHIFT     16

/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_ODD :: NOT_USED1 [15:14] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_NOT_USED1_MASK      0x0000c000
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_NOT_USED1_SHIFT     14

/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_ODD :: DQS_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_DQS_PHASE_MASK      0x00003f00
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_DQS_PHASE_SHIFT     8

/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_ODD :: NOT_USED0 [07:05] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_NOT_USED0_MASK      0x000000e0
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_NOT_USED0_SHIFT     5

/* MEMC_0_DDR :: DQ_DQS_PHASE_CNTRL_ODD :: DQ_PHASE [04:00] */
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_DQ_PHASE_MASK       0x0000001f
#define BCHP_MEMC_0_DDR_DQ_DQS_PHASE_CNTRL_ODD_DQ_PHASE_SHIFT      0

/***************************************************************************
 *VCDL_PHASE_CNTL0 - VCDL Phase Control Register for byte lanes 0/1/2/3
 ***************************************************************************/
/* MEMC_0_DDR :: VCDL_PHASE_CNTL0 :: reserved0 [31:29] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_reserved0_MASK            0xe0000000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_reserved0_SHIFT           29

/* MEMC_0_DDR :: VCDL_PHASE_CNTL0 :: BYTE3_PHASE [28:24] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_BYTE3_PHASE_MASK          0x1f000000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_BYTE3_PHASE_SHIFT         24

/* MEMC_0_DDR :: VCDL_PHASE_CNTL0 :: reserved1 [23:21] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_reserved1_MASK            0x00e00000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_reserved1_SHIFT           21

/* MEMC_0_DDR :: VCDL_PHASE_CNTL0 :: BYTE2_PHASE [20:16] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_BYTE2_PHASE_MASK          0x001f0000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_BYTE2_PHASE_SHIFT         16

/* MEMC_0_DDR :: VCDL_PHASE_CNTL0 :: reserved2 [15:13] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_reserved2_MASK            0x0000e000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_reserved2_SHIFT           13

/* MEMC_0_DDR :: VCDL_PHASE_CNTL0 :: BYTE1_PHASE [12:08] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_BYTE1_PHASE_MASK          0x00001f00
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_BYTE1_PHASE_SHIFT         8

/* MEMC_0_DDR :: VCDL_PHASE_CNTL0 :: reserved3 [07:05] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_reserved3_MASK            0x000000e0
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_reserved3_SHIFT           5

/* MEMC_0_DDR :: VCDL_PHASE_CNTL0 :: BYTE0_PHASE [04:00] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_BYTE0_PHASE_MASK          0x0000001f
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL0_BYTE0_PHASE_SHIFT         0

/***************************************************************************
 *VCDL_PHASE_CNTL1 - VCDL Phase Control Register for byte lanes 4/5/6/7
 ***************************************************************************/
/* MEMC_0_DDR :: VCDL_PHASE_CNTL1 :: reserved0 [31:29] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_reserved0_MASK            0xe0000000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_reserved0_SHIFT           29

/* MEMC_0_DDR :: VCDL_PHASE_CNTL1 :: BYTE7_PHASE [28:24] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_BYTE7_PHASE_MASK          0x1f000000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_BYTE7_PHASE_SHIFT         24

/* MEMC_0_DDR :: VCDL_PHASE_CNTL1 :: reserved1 [23:21] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_reserved1_MASK            0x00e00000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_reserved1_SHIFT           21

/* MEMC_0_DDR :: VCDL_PHASE_CNTL1 :: BYTE6_PHASE [20:16] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_BYTE6_PHASE_MASK          0x001f0000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_BYTE6_PHASE_SHIFT         16

/* MEMC_0_DDR :: VCDL_PHASE_CNTL1 :: reserved2 [15:13] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_reserved2_MASK            0x0000e000
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_reserved2_SHIFT           13

/* MEMC_0_DDR :: VCDL_PHASE_CNTL1 :: BYTE5_PHASE [12:08] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_BYTE5_PHASE_MASK          0x00001f00
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_BYTE5_PHASE_SHIFT         8

/* MEMC_0_DDR :: VCDL_PHASE_CNTL1 :: reserved3 [07:05] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_reserved3_MASK            0x000000e0
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_reserved3_SHIFT           5

/* MEMC_0_DDR :: VCDL_PHASE_CNTL1 :: BYTE4_PHASE [04:00] */
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_BYTE4_PHASE_MASK          0x0000001f
#define BCHP_MEMC_0_DDR_VCDL_PHASE_CNTL1_BYTE4_PHASE_SHIFT         0

/***************************************************************************
 *DESKEW_DLL_PHASE - Deskew DLL Phase register
 ***************************************************************************/
/* MEMC_0_DDR :: DESKEW_DLL_PHASE :: reserved0 [31:09] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_reserved0_MASK            0xfffffe00
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_reserved0_SHIFT           9

/* MEMC_0_DDR :: DESKEW_DLL_PHASE :: PHASE_DETECTOR_OUTPUT [08:08] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_PHASE_DETECTOR_OUTPUT_MASK 0x00000100
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_PHASE_DETECTOR_OUTPUT_SHIFT 8

/* MEMC_0_DDR :: DESKEW_DLL_PHASE :: PHASE_LOCK_VALUE [07:00] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_PHASE_LOCK_VALUE_MASK     0x000000ff
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_PHASE_LOCK_VALUE_SHIFT    0

/***************************************************************************
 *READ_DQS_GATE_CNTRL - Read DQS gating control register
 ***************************************************************************/
/* MEMC_0_DDR :: READ_DQS_GATE_CNTRL :: reserved0 [31:02] */
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL_reserved0_MASK         0xfffffffc
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL_reserved0_SHIFT        2

/* MEMC_0_DDR :: READ_DQS_GATE_CNTRL :: GR_EDGE_SEL [01:00] */
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL_GR_EDGE_SEL_MASK       0x00000003
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL_GR_EDGE_SEL_SHIFT      0

/***************************************************************************
 *ANALOG_TEST_MODE_CNTRL - Analog test mode control register
 ***************************************************************************/
/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: reserved0 [31:17] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved0_MASK      0xfffe0000
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved0_SHIFT     17

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: DQI_DELEN [16:16] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_DQI_DELEN_MASK      0x00010000
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_DQI_DELEN_SHIFT     16

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: reserved1 [15:14] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved1_MASK      0x0000c000
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved1_SHIFT     14

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: NCDL_CNTRL [13:08] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_NCDL_CNTRL_MASK     0x00003f00
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_NCDL_CNTRL_SHIFT    8

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: ANALOG_TEST_CNTRL [07:04] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_CNTRL_MASK 0x000000f0
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_CNTRL_SHIFT 4

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: reserved2 [03:01] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved2_MASK      0x0000000e
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved2_SHIFT     1

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: ANALOG_TEST [00:00] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_MASK    0x00000001
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_SHIFT   0

/***************************************************************************
 *PLL_FREQ_DIVIDER_RESET - PLL Frequency divider reset register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_FREQ_DIVIDER_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET_reserved0_MASK      0xfffffffe
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET_reserved0_SHIFT     1

/* MEMC_0_DDR :: PLL_FREQ_DIVIDER_RESET :: FREQ_DIV_RESET [00:00] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET_FREQ_DIV_RESET_MASK 0x00000001
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET_FREQ_DIV_RESET_SHIFT 0

/***************************************************************************
 *BYTE_SLICE_DLL_RESET - Byteslice DLL reset register
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE_SLICE_DLL_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET_reserved0_MASK        0xfffffffe
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET_reserved0_SHIFT       1

/* MEMC_0_DDR :: BYTE_SLICE_DLL_RESET :: DLL_RESET [00:00] */
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET_DLL_RESET_MASK        0x00000001
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET_DLL_RESET_SHIFT       0

/***************************************************************************
 *PLL_VCXO_RESET - PLL VCXO reset register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_VCXO_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET_reserved0_MASK              0xfffffffe
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET_reserved0_SHIFT             1

/* MEMC_0_DDR :: PLL_VCXO_RESET :: VCXO_RESET [00:00] */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET_VCXO_RESET_MASK             0x00000001
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET_VCXO_RESET_SHIFT            0

/***************************************************************************
 *CNTRLR_CONFIG - Memory Controller Mode-Configuration Register.
 ***************************************************************************/
/* MEMC_0_DDR :: CNTRLR_CONFIG :: reserved0 [31:04] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_reserved0_MASK               0xfffffff0
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_reserved0_SHIFT              4

/* MEMC_0_DDR :: CNTRLR_CONFIG :: reserved_for_eco1 [03:03] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_reserved_for_eco1_MASK       0x00000008
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_reserved_for_eco1_SHIFT      3

/* MEMC_0_DDR :: CNTRLR_CONFIG :: EXT_BSW [02:01] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_EXT_BSW_MASK                 0x00000006
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_EXT_BSW_SHIFT                1
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_EXT_BSW_DDR_64BIT            0
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_EXT_BSW_DDR_32BIT            1
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_EXT_BSW_DDR_16BIT            2

/* MEMC_0_DDR :: CNTRLR_CONFIG :: DEVICE_128Mb [00:00] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DEVICE_128Mb_MASK            0x00000001
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DEVICE_128Mb_SHIFT           0

/***************************************************************************
 *DRAM_MODE - DDR Mode Register.
 ***************************************************************************/
/* MEMC_0_DDR :: DRAM_MODE :: reserved0 [31:05] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved0_MASK                   0xffffffe0
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved0_SHIFT                  5

/* MEMC_0_DDR :: DRAM_MODE :: DS [04:04] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_DS_MASK                          0x00000010
#define BCHP_MEMC_0_DDR_DRAM_MODE_DS_SHIFT                         4

/* MEMC_0_DDR :: DRAM_MODE :: DLL [03:03] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_DLL_MASK                         0x00000008
#define BCHP_MEMC_0_DDR_DRAM_MODE_DLL_SHIFT                        3

/* MEMC_0_DDR :: DRAM_MODE :: CL [02:00] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_CL_MASK                          0x00000007
#define BCHP_MEMC_0_DDR_DRAM_MODE_CL_SHIFT                         0

/***************************************************************************
 *DRAM_TIMING - DDR-SDRAM Timing Register.
 ***************************************************************************/
/* MEMC_0_DDR :: DRAM_TIMING :: reserved0 [31:15] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved0_MASK                 0xffff8000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved0_SHIFT                15

/* MEMC_0_DDR :: DRAM_TIMING :: TRP_NOP [14:12] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRP_NOP_MASK                   0x00007000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRP_NOP_SHIFT                  12

/* MEMC_0_DDR :: DRAM_TIMING :: TWR_NOP [11:09] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TWR_NOP_MASK                   0x00000e00
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TWR_NOP_SHIFT                  9

/* MEMC_0_DDR :: DRAM_TIMING :: TRAS_NOP [08:05] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRAS_NOP_MASK                  0x000001e0
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRAS_NOP_SHIFT                 5

/* MEMC_0_DDR :: DRAM_TIMING :: TREF_NOP [04:00] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TREF_NOP_MASK                  0x0000001f
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TREF_NOP_SHIFT                 0

/***************************************************************************
 *POWER_DOWN_MODE - Memory Controller Auto-Refresh Power Down Control Register.
 ***************************************************************************/
/* MEMC_0_DDR :: POWER_DOWN_MODE :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_reserved0_MASK             0xffffc000
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_reserved0_SHIFT            14

/* MEMC_0_DDR :: POWER_DOWN_MODE :: PDN_EN [13:13] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_PDN_EN_MASK                0x00002000
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_PDN_EN_SHIFT               13

/* MEMC_0_DDR :: POWER_DOWN_MODE :: PDN_MODE [12:12] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_PDN_MODE_MASK              0x00001000
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_PDN_MODE_SHIFT             12

/* MEMC_0_DDR :: POWER_DOWN_MODE :: INACT_CNT [11:00] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_INACT_CNT_MASK             0x00000fff
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_INACT_CNT_SHIFT            0

/***************************************************************************
 *DLY_ARB - Delayed Arbitration Control register.
 ***************************************************************************/
/* MEMC_0_DDR :: DLY_ARB :: reserved0 [31:09] */
#define BCHP_MEMC_0_DDR_DLY_ARB_reserved0_MASK                     0xfffffe00
#define BCHP_MEMC_0_DDR_DLY_ARB_reserved0_SHIFT                    9

/* MEMC_0_DDR :: DLY_ARB :: DLY_ACK [08:08] */
#define BCHP_MEMC_0_DDR_DLY_ARB_DLY_ACK_MASK                       0x00000100
#define BCHP_MEMC_0_DDR_DLY_ARB_DLY_ACK_SHIFT                      8

/* MEMC_0_DDR :: DLY_ARB :: reserved1 [07:05] */
#define BCHP_MEMC_0_DDR_DLY_ARB_reserved1_MASK                     0x000000e0
#define BCHP_MEMC_0_DDR_DLY_ARB_reserved1_SHIFT                    5

/* MEMC_0_DDR :: DLY_ARB :: ACK_RES [04:00] */
#define BCHP_MEMC_0_DDR_DLY_ARB_ACK_RES_MASK                       0x0000001f
#define BCHP_MEMC_0_DDR_DLY_ARB_ACK_RES_SHIFT                      0

/***************************************************************************
 *CNTRLR_START_SEQ - Memory Controller Sequencer Enable
 ***************************************************************************/
/* MEMC_0_DDR :: CNTRLR_START_SEQ :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ_reserved0_MASK            0xfffffffe
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ_reserved0_SHIFT           1

/* MEMC_0_DDR :: CNTRLR_START_SEQ :: START_SEQ [00:00] */
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ_START_SEQ_MASK            0x00000001
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ_START_SEQ_SHIFT           0

/***************************************************************************
 *CNTRLR_SM_TIMEOUT - Memory Controller , state machine timeout register.
 ***************************************************************************/
/* MEMC_0_DDR :: CNTRLR_SM_TIMEOUT :: reserved0 [31:17] */
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_reserved0_MASK           0xfffe0000
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_reserved0_SHIFT          17

/* MEMC_0_DDR :: CNTRLR_SM_TIMEOUT :: ENABLE [16:16] */
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_ENABLE_MASK              0x00010000
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_ENABLE_SHIFT             16

/* MEMC_0_DDR :: CNTRLR_SM_TIMEOUT :: COUNT [15:00] */
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_COUNT_MASK               0x0000ffff
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_COUNT_SHIFT              0

/***************************************************************************
 *POWER_DOWN_STATUS - Memory Controller , status register.
 ***************************************************************************/
/* MEMC_0_DDR :: POWER_DOWN_STATUS :: reserved0 [31:02] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS_reserved0_SHIFT          2

/* MEMC_0_DDR :: POWER_DOWN_STATUS :: STATUS [01:00] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS_STATUS_MASK              0x00000003
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS_STATUS_SHIFT             0

/***************************************************************************
 *DESKEW_DLL_CNTRL - Deskew DLL control register
 ***************************************************************************/
/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: reserved0 [31:20] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved0_MASK            0xfff00000
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved0_SHIFT           20

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: CLK_PHASE [19:12] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_CLK_PHASE_MASK            0x000ff000
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_CLK_PHASE_SHIFT           12

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: reserved1 [11:09] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved1_MASK            0x00000e00
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved1_SHIFT           9

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: DLL_DISABLE [08:08] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_DLL_DISABLE_MASK          0x00000100
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_DLL_DISABLE_SHIFT         8

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: reserved2 [07:06] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved2_MASK            0x000000c0
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved2_SHIFT           6

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: SAMPLE_SEL [05:04] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_SAMPLE_SEL_MASK           0x00000030
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_SAMPLE_SEL_SHIFT          4

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: THRESHOLD [03:00] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_THRESHOLD_MASK            0x0000000f
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_THRESHOLD_SHIFT           0

/***************************************************************************
 *DESKEW_DLL_RESET - Deskew DLL Reset register
 ***************************************************************************/
/* MEMC_0_DDR :: DESKEW_DLL_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET_reserved0_MASK            0xfffffffe
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET_reserved0_SHIFT           1

/* MEMC_0_DDR :: DESKEW_DLL_RESET :: RESET [00:00] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET_RESET_MASK                0x00000001
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET_RESET_SHIFT               0

/***************************************************************************
 *BYTESLICE_CNTRL - Deskew DLL Reset register
 ***************************************************************************/
/* MEMC_0_DDR :: BYTESLICE_CNTRL :: reserved0 [31:09] */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_reserved0_MASK             0xfffffe00
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_reserved0_SHIFT            9

/* MEMC_0_DDR :: BYTESLICE_CNTRL :: DISABLE_BYPASS_DLL [08:08] */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_DISABLE_BYPASS_DLL_MASK    0x00000100
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_DISABLE_BYPASS_DLL_SHIFT   8

/* MEMC_0_DDR :: BYTESLICE_CNTRL :: reserved1 [07:05] */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_reserved1_MASK             0x000000e0
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_reserved1_SHIFT            5

/* MEMC_0_DDR :: BYTESLICE_CNTRL :: BIAS_CURENT_CONTROL [04:00] */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_BIAS_CURENT_CONTROL_MASK   0x0000001f
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_BIAS_CURENT_CONTROL_SHIFT  0

/***************************************************************************
 *SPARE1_RW - Spare register
 ***************************************************************************/
/* MEMC_0_DDR :: SPARE1_RW :: unused [31:00] */
#define BCHP_MEMC_0_DDR_SPARE1_RW_unused_MASK                      0xffffffff
#define BCHP_MEMC_0_DDR_SPARE1_RW_unused_SHIFT                     0

/***************************************************************************
 *SPARE1_RO - Spare register
 ***************************************************************************/
/* MEMC_0_DDR :: SPARE1_RO :: unused [31:00] */
#define BCHP_MEMC_0_DDR_SPARE1_RO_unused_MASK                      0xffffffff
#define BCHP_MEMC_0_DDR_SPARE1_RO_unused_SHIFT                     0

#endif /* #ifndef BCHP_MEMC_0_DDR_H__ */

/* End of File */
