From bb74f0927b0bef5f63f5d4d307fd3bdfa9d98f4a Mon Sep 17 00:00:00 2001
From: "zongdong.jiao" <zongdong.jiao@amlogic.com>
Date: Fri, 16 May 2014 18:14:18 +0800
Subject: [PATCH 4119/5965] hdmitx: remove unnessary m8b init code

---
 arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c | 49 +++++--------------
 1 file changed, 13 insertions(+), 36 deletions(-)

diff --git a/arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c b/arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c
index 942cb0baea25..5df778cba041 100755
--- a/arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c
+++ b/arch/arm/mach-meson8b/hdmi_tx_hw/hdmi_tx_hw.c
@@ -960,6 +960,19 @@ void hdmi_hw_init(hdmitx_dev_t* hdmitx_device)
     HDMI_Video_Codes_t vic;
     
     digital_clk_on(7);
+    aml_set_reg32_bits(P_HHI_VPU_MEM_PD_REG1, 0x0, 20, 2);
+// Powerup VPU_HDMI
+    aml_write_reg32(P_AO_RTI_GEN_PWR_SLEEP0, aml_read_reg32(P_AO_RTI_GEN_PWR_SLEEP0) & (~(0x1<<8))); // [8] power on
+    aml_write_reg32(P_HHI_MEM_PD_REG0, aml_read_reg32(P_HHI_MEM_PD_REG0) & (~(0xff << 8))); // HDMI MEM-PD
+
+    // Remove VPU_HDMI ISO
+    aml_write_reg32(P_AO_RTI_GEN_PWR_SLEEP0, aml_read_reg32(P_AO_RTI_GEN_PWR_SLEEP0) & (~(0x1<<9))); // [9] VPU_HDMI
+
+    aml_set_reg32_bits(P_HHI_GCLK_MPEG2, 1, 4, 1); //enable HDMI PCLK
+    aml_set_reg32_bits(P_HHI_GCLK_MPEG2, 1, 3, 1); //enable HDMI Int Sync
+    aml_write_reg32(P_HHI_HDMI_CLK_CNTL,  ((0 << 9)  |   // select XTAL
+                             (1 << 8)  |   // Enable gated clock
+                             (0 << 0)) );  // Divide by 1
 
     aml_set_reg32_bits(P_HHI_MEM_PD_REG0, 0x00, 8, 8);    //disable HDMI memory PD  TODO: set in suspend/resume
 
@@ -2855,7 +2868,6 @@ void HDMITX_Meson_Init(hdmitx_dev_t* hdmitx_device)
     hdmitx_device->HWOp.CntlPacket = hdmitx_cntl;
     hdmitx_device->HWOp.CntlConfig = hdmitx_cntl_config;
     hdmitx_device->HWOp.CntlMisc = hdmitx_cntl_misc;
-printk("%s[%d]\n", __func__, __LINE__);
                                                                   //     1=Map data pins from Venc to Hdmi Tx as RGB mode.
     // --------------------------------------------------------
     // Configure HDMI TX analog, and use HDMI PLL to generate TMDS clock
@@ -2867,44 +2879,9 @@ printk("%s[%d]\n", __func__, __LINE__);
     //aml_write_reg32(P_HHI_HDMI_CLK_CNTL, aml_read_reg32(P_HHI_HDMI_CLK_CNTL)| (1 << 8));
     //aml_write_reg32(P_HDMI_CTRL_PORT, aml_read_reg32(P_HDMI_CTRL_PORT)|(1<<15)); //APB3 err_en
 //    hdmi_wr_reg(0x10, 0xff);
-printk("%s[%d]\n", __func__, __LINE__);
-    aml_set_reg32_bits(P_HHI_HDMI_CLK_CNTL, 0x0, 9, 2);
-    aml_set_reg32_bits(P_HHI_HDMI_CLK_CNTL, 0x0, 0, 6);
-    aml_set_reg32_bits(P_HHI_HDMI_CLK_CNTL, 0x1, 8, 1);
-    aml_set_reg32_bits(P_HHI_GCLK_MPEG2, 0x3, 3, 2);
-    aml_set_reg32_bits(P_HHI_MEM_PD_REG0, 0x0, 8, 8);
-    aml_set_reg32_bits(P_HHI_VPU_MEM_PD_REG0, 0x0, 0, 32);
-    aml_set_reg32_bits(P_HHI_VPU_MEM_PD_REG1, 0x0, 0, 32);
-// Powerup VPU_HDMI
-    aml_write_reg32(P_AO_RTI_GEN_PWR_SLEEP0, aml_read_reg32(P_AO_RTI_GEN_PWR_SLEEP0) & (~(0x1<<8))); // [8] power on
-    aml_write_reg32(P_HHI_VPU_MEM_PD_REG0, 0x00000000 );
-    aml_write_reg32(P_HHI_VPU_MEM_PD_REG1, 0x00000000 );
-    aml_write_reg32(P_HHI_MEM_PD_REG0, aml_read_reg32(P_HHI_MEM_PD_REG0) & (~(0xff << 8))); // MEM-PD
-     
-    // Wait some time
-    msleep(2);
-
-    // Reset VIU + VENC
-    // Reset VENCI + VENCP + VDAC + VENCL
-    // Reset HDMI-APB + HDMI-SYS + HDMI-TX + HDMI-CEC
-    aml_write_reg32(P_RESET0_MASK, aml_read_reg32(P_RESET0_MASK) & (~((0x1 << 5) | (0x1<<10))));
-    aml_write_reg32(P_RESET4_MASK, aml_read_reg32(P_RESET4_MASK) & (~((0x1 << 6) | (0x1<<7) | (0x1<<9) | (0x1<<13))));
-    aml_write_reg32(P_RESET2_MASK, aml_read_reg32(P_RESET2_MASK) & (~((0x1 << 2) | (0x1<<3) | (0x1<<11) | (0x1<<15))));
-    aml_write_reg32(P_RESET2_REGISTER, ((0x1 << 2) | (0x1<<3) | (0x1<<11) | (0x1<<15)));
-    aml_write_reg32(P_RESET4_REGISTER, ((0x1 << 6) | (0x1<<7) | (0x1<<9) | (0x1<<13)));
-    aml_write_reg32(P_RESET0_REGISTER, ((0x1 << 5) | (0x1<<10)));
-    aml_write_reg32(P_RESET4_REGISTER, ((0x1 << 6) | (0x1<<7) | (0x1<<9) | (0x1<<13)));
-    aml_write_reg32(P_RESET2_REGISTER, ((0x1 << 2) | (0x1<<3) | (0x1<<11) | (0x1<<15)));
-    aml_write_reg32(P_RESET0_MASK, aml_read_reg32(P_RESET0_MASK) | ((0x1 << 5) | (0x1<<10)));
-    aml_write_reg32(P_RESET4_MASK, aml_read_reg32(P_RESET4_MASK) | ((0x1 << 6) | (0x1<<7) | (0x1<<9) | (0x1<<13)));
-    aml_write_reg32(P_RESET2_MASK, aml_read_reg32(P_RESET2_MASK) | ((0x1 << 2) | (0x1<<3) | (0x1<<11) | (0x1<<15)));
-
-    // Remove VPU_HDMI ISO
-    aml_write_reg32(P_AO_RTI_GEN_PWR_SLEEP0, aml_read_reg32(P_AO_RTI_GEN_PWR_SLEEP0) & (~(0x1<<9))); // [9] VPU_HDMI
 
     /**/    
     hdmi_hw_init(hdmitx_device);
-printk("%s[%d]\n", __func__, __LINE__);
 }    
 
 void hdmi_set_audio_para(int para)
-- 
2.19.0

