<stg><name>hotspot_HW</name>


<trans_list>

<trans id="632" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="62" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="64" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="65" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="67" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %dt_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dt

]]></Node>
<StgValue><ssdm name="dt_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %Cap_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Cap

]]></Node>
<StgValue><ssdm name="Cap_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:25 %top_buf0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:26 %top_buf0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:27 %top_buf0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:28 %top_buf0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:29 %top_buf0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:30 %top_buf0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_5"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
:31 %top_buf0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_6"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
:32 %top_buf0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_7"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
:33 %top_buf0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_8"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
:34 %top_buf0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_9"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
:35 %top_buf0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_10"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
:36 %top_buf0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_11"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
:37 %top_buf0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_12"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
:38 %top_buf0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_13"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
:39 %top_buf0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_14"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
:40 %top_buf0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf0_15"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
:41 %center_buf0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
:42 %center_buf0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
:43 %center_buf0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
:44 %center_buf0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
:45 %center_buf0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
:46 %center_buf0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_5"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
:47 %center_buf0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_6"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
:48 %center_buf0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_7"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
:49 %center_buf0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_8"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
:50 %center_buf0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_9"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
:51 %center_buf0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_10"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:52 %center_buf0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_11"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:53 %center_buf0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_12"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:54 %center_buf0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_13"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:55 %center_buf0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_14"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:56 %center_buf0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf0_15"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:57 %bottom_buf0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
:58 %bottom_buf0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
:59 %bottom_buf0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_2"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
:60 %bottom_buf0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_3"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
:61 %bottom_buf0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_4"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
:62 %bottom_buf0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_5"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:63 %bottom_buf0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_6"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
:64 %bottom_buf0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_7"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
:65 %bottom_buf0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_8"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
:66 %bottom_buf0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_9"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
:67 %bottom_buf0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_10"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
:68 %bottom_buf0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_11"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
:69 %bottom_buf0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_12"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
:70 %bottom_buf0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_13"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
:71 %bottom_buf0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_14"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
:72 %bottom_buf0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf0_15"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
:73 %power_buf0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
:74 %power_buf0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
:75 %power_buf0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_2"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
:76 %power_buf0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_3"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
:77 %power_buf0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_4"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
:78 %power_buf0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_5"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
:79 %power_buf0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_6"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
:80 %power_buf0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_7"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
:81 %power_buf0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_8"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
:82 %power_buf0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_9"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
:83 %power_buf0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_10"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
:84 %power_buf0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_11"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
:85 %power_buf0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_12"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
:86 %power_buf0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_13"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
:87 %power_buf0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_14"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
:88 %power_buf0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf0_15"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
:89 %result_buf0_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
:90 %result_buf0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
:91 %result_buf0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
:92 %result_buf0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
:93 %result_buf0_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
:94 %result_buf0_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_5"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
:95 %result_buf0_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_6"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
:96 %result_buf0_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_7"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
:97 %result_buf0_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_8"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
:98 %result_buf0_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_9"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
:99 %result_buf0_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_10"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
:100 %result_buf0_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_11"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
:101 %result_buf0_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_12"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
:102 %result_buf0_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_13"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
:103 %result_buf0_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_14"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
:104 %result_buf0_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf0_15"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
:105 %top_buf1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
:106 %top_buf1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_1"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
:107 %top_buf1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_2"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
:108 %top_buf1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_3"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
:109 %top_buf1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_4"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
:110 %top_buf1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
:111 %top_buf1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_6"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
:112 %top_buf1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_7"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
:113 %top_buf1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_8"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
:114 %top_buf1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_9"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
:115 %top_buf1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_10"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
:116 %top_buf1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_11"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
:117 %top_buf1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_12"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
:118 %top_buf1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_13"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
:119 %top_buf1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_14"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
:120 %top_buf1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf1_15"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
:121 %center_buf1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
:122 %center_buf1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
:123 %center_buf1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_2"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
:124 %center_buf1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_3"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
:125 %center_buf1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
:126 %center_buf1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
:127 %center_buf1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
:128 %center_buf1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_7"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
:129 %center_buf1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_8"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
:130 %center_buf1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_9"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
:131 %center_buf1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_10"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
:132 %center_buf1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_11"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
:133 %center_buf1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_12"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
:134 %center_buf1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_13"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
:135 %center_buf1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_14"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
:136 %center_buf1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf1_15"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="64">
<![CDATA[
:137 %bottom_buf1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
:138 %bottom_buf1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
:139 %bottom_buf1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_2"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
:140 %bottom_buf1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_3"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
:141 %bottom_buf1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_4"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
:142 %bottom_buf1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_5"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
:143 %bottom_buf1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_6"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
:144 %bottom_buf1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_7"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
:145 %bottom_buf1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_8"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
:146 %bottom_buf1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_9"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
:147 %bottom_buf1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_10"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
:148 %bottom_buf1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_11"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
:149 %bottom_buf1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_12"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
:150 %bottom_buf1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_13"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
:151 %bottom_buf1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_14"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
:152 %bottom_buf1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf1_15"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
:153 %power_buf1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
:154 %power_buf1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_1"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="64">
<![CDATA[
:155 %power_buf1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_2"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
:156 %power_buf1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_3"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="64">
<![CDATA[
:157 %power_buf1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_4"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
:158 %power_buf1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_5"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="64">
<![CDATA[
:159 %power_buf1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_6"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="64">
<![CDATA[
:160 %power_buf1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_7"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="64">
<![CDATA[
:161 %power_buf1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_8"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
:162 %power_buf1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_9"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="64">
<![CDATA[
:163 %power_buf1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_10"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
:164 %power_buf1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_11"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="64">
<![CDATA[
:165 %power_buf1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_12"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="64">
<![CDATA[
:166 %power_buf1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_13"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
:167 %power_buf1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_14"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="64">
<![CDATA[
:168 %power_buf1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf1_15"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="64">
<![CDATA[
:169 %result_buf1_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
:170 %result_buf1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_1"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
:171 %result_buf1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_2"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="64">
<![CDATA[
:172 %result_buf1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_3"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="64">
<![CDATA[
:173 %result_buf1_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_4"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="64">
<![CDATA[
:174 %result_buf1_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_5"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="64">
<![CDATA[
:175 %result_buf1_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_6"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="64">
<![CDATA[
:176 %result_buf1_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_7"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="64">
<![CDATA[
:177 %result_buf1_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_8"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="64">
<![CDATA[
:178 %result_buf1_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_9"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="64">
<![CDATA[
:179 %result_buf1_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_10"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="64">
<![CDATA[
:180 %result_buf1_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_11"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="64">
<![CDATA[
:181 %result_buf1_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_12"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
:182 %result_buf1_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_13"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="64">
<![CDATA[
:183 %result_buf1_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_14"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="64">
<![CDATA[
:184 %result_buf1_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf1_15"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="64">
<![CDATA[
:185 %top_buf2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="64">
<![CDATA[
:186 %top_buf2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_1"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="64">
<![CDATA[
:187 %top_buf2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_2"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="64">
<![CDATA[
:188 %top_buf2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_3"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
:189 %top_buf2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_4"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="64">
<![CDATA[
:190 %top_buf2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_5"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="64">
<![CDATA[
:191 %top_buf2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_6"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="64">
<![CDATA[
:192 %top_buf2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_7"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="64">
<![CDATA[
:193 %top_buf2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_8"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="64">
<![CDATA[
:194 %top_buf2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_9"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="64">
<![CDATA[
:195 %top_buf2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_10"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="64">
<![CDATA[
:196 %top_buf2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_11"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="64">
<![CDATA[
:197 %top_buf2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_12"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="64">
<![CDATA[
:198 %top_buf2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_13"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="64">
<![CDATA[
:199 %top_buf2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_14"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="64">
<![CDATA[
:200 %top_buf2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="top_buf2_15"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="64">
<![CDATA[
:201 %center_buf2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
:202 %center_buf2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_1"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="64">
<![CDATA[
:203 %center_buf2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_2"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="64">
<![CDATA[
:204 %center_buf2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_3"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="64">
<![CDATA[
:205 %center_buf2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_4"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="64">
<![CDATA[
:206 %center_buf2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_5"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="64">
<![CDATA[
:207 %center_buf2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_6"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="64">
<![CDATA[
:208 %center_buf2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_7"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="64">
<![CDATA[
:209 %center_buf2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_8"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="64">
<![CDATA[
:210 %center_buf2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_9"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="64">
<![CDATA[
:211 %center_buf2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_10"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="64">
<![CDATA[
:212 %center_buf2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_11"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="64">
<![CDATA[
:213 %center_buf2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_12"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="64">
<![CDATA[
:214 %center_buf2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_13"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="64">
<![CDATA[
:215 %center_buf2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_14"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="64">
<![CDATA[
:216 %center_buf2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="center_buf2_15"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="64">
<![CDATA[
:217 %bottom_buf2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="64">
<![CDATA[
:218 %bottom_buf2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_1"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="64">
<![CDATA[
:219 %bottom_buf2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_2"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="64">
<![CDATA[
:220 %bottom_buf2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_3"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="64">
<![CDATA[
:221 %bottom_buf2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_4"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="64">
<![CDATA[
:222 %bottom_buf2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_5"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="64">
<![CDATA[
:223 %bottom_buf2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_6"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
:224 %bottom_buf2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_7"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="64">
<![CDATA[
:225 %bottom_buf2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_8"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="64">
<![CDATA[
:226 %bottom_buf2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_9"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="64">
<![CDATA[
:227 %bottom_buf2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_10"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
:228 %bottom_buf2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_11"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="64">
<![CDATA[
:229 %bottom_buf2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_12"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="64">
<![CDATA[
:230 %bottom_buf2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_13"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="64">
<![CDATA[
:231 %bottom_buf2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_14"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="64">
<![CDATA[
:232 %bottom_buf2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="bottom_buf2_15"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="64">
<![CDATA[
:233 %power_buf2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="64">
<![CDATA[
:234 %power_buf2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_1"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="64">
<![CDATA[
:235 %power_buf2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_2"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="64">
<![CDATA[
:236 %power_buf2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_3"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="64">
<![CDATA[
:237 %power_buf2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_4"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="64">
<![CDATA[
:238 %power_buf2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_5"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="64">
<![CDATA[
:239 %power_buf2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_6"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="64">
<![CDATA[
:240 %power_buf2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_7"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="64">
<![CDATA[
:241 %power_buf2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_8"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="64">
<![CDATA[
:242 %power_buf2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_9"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="64">
<![CDATA[
:243 %power_buf2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_10"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="64">
<![CDATA[
:244 %power_buf2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_11"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="64">
<![CDATA[
:245 %power_buf2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_12"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="64">
<![CDATA[
:246 %power_buf2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_13"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="64">
<![CDATA[
:247 %power_buf2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_14"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="64">
<![CDATA[
:248 %power_buf2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="power_buf2_15"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="64">
<![CDATA[
:249 %result_buf2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="64">
<![CDATA[
:250 %result_buf2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_1"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="64">
<![CDATA[
:251 %result_buf2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_2"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="64">
<![CDATA[
:252 %result_buf2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_3"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="64">
<![CDATA[
:253 %result_buf2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_4"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="64">
<![CDATA[
:254 %result_buf2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_5"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="64">
<![CDATA[
:255 %result_buf2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_6"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="64">
<![CDATA[
:256 %result_buf2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_7"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="64">
<![CDATA[
:257 %result_buf2_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_8"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="64">
<![CDATA[
:258 %result_buf2_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_9"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="64">
<![CDATA[
:259 %result_buf2_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_10"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="64">
<![CDATA[
:260 %result_buf2_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_11"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="64">
<![CDATA[
:261 %result_buf2_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_12"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="64">
<![CDATA[
:262 %result_buf2_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_13"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="64">
<![CDATA[
:263 %result_buf2_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_14"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="64">
<![CDATA[
:264 %result_buf2_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="result_buf2_15"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="311" st_id="2" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="312" st_id="3" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="313" st_id="4" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="314" st_id="5" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="315" st_id="6" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="316" st_id="7" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="317" st_id="8" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="318" st_id="9" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="319" st_id="10" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="320" st_id="11" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="321" st_id="12" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:265 %stepDivCap = fdiv i32 %dt_read, i32 %Cap_read

]]></Node>
<StgValue><ssdm name="stepDivCap"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %Ry_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ry

]]></Node>
<StgValue><ssdm name="Ry_read"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %Rx_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Rx

]]></Node>
<StgValue><ssdm name="Rx_read"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="326" st_id="14" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="328" st_id="15" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="330" st_id="16" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="332" st_id="17" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="333" st_id="17" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="334" st_id="18" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="336" st_id="19" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="338" st_id="20" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21 %Rz_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Rz

]]></Node>
<StgValue><ssdm name="Rz_read"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="344" st_id="22" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="347" st_id="23" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="350" st_id="24" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:266 %cw = fdiv i32 %stepDivCap, i32 %Rx_read

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:267 %cs = fdiv i32 %stepDivCap, i32 %Ry_read

]]></Node>
<StgValue><ssdm name="cs"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="353" st_id="25" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
:269 %conv = fpext i32 %cw

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
:271 %conv6 = fpext i32 %cs

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="356" st_id="26" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
:269 %conv = fpext i32 %cw

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
:271 %conv6 = fpext i32 %cs

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="359" st_id="27" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272 %mul7 = dmul i64 %conv6, i64 2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="362" st_id="28" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272 %mul7 = dmul i64 %conv6, i64 2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="365" st_id="29" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272 %mul7 = dmul i64 %conv6, i64 2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="368" st_id="30" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="369" st_id="30" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="370" st_id="30" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272 %mul7 = dmul i64 %conv6, i64 2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="371" st_id="31" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272 %mul7 = dmul i64 %conv6, i64 2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="374" st_id="32" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:268 %cb = fdiv i32 %stepDivCap, i32 %Rz_read

]]></Node>
<StgValue><ssdm name="cb"/></StgValue>
</operation>

<operation id="375" st_id="32" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="376" st_id="32" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272 %mul7 = dmul i64 %conv6, i64 2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="377" st_id="33" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272 %mul7 = dmul i64 %conv6, i64 2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
:274 %conv8 = fpext i32 %cb

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="380" st_id="34" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:270 %mul = dmul i64 %conv, i64 2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="381" st_id="34" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:272 %mul7 = dmul i64 %conv6, i64 2

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="382" st_id="34" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
:274 %conv8 = fpext i32 %cb

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="383" st_id="35" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273 %add = dadd i64 %mul, i64 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="384" st_id="35" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275 %mul9 = dmul i64 %conv8, i64 3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="385" st_id="36" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273 %add = dadd i64 %mul, i64 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="386" st_id="36" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275 %mul9 = dmul i64 %conv8, i64 3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="387" st_id="37" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273 %add = dadd i64 %mul, i64 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="388" st_id="37" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275 %mul9 = dmul i64 %conv8, i64 3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="389" st_id="38" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273 %add = dadd i64 %mul, i64 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="390" st_id="38" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275 %mul9 = dmul i64 %conv8, i64 3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="391" st_id="39" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273 %add = dadd i64 %mul, i64 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="392" st_id="39" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275 %mul9 = dmul i64 %conv8, i64 3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="393" st_id="40" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273 %add = dadd i64 %mul, i64 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="394" st_id="40" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275 %mul9 = dmul i64 %conv8, i64 3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="395" st_id="41" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273 %add = dadd i64 %mul, i64 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="396" st_id="41" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275 %mul9 = dmul i64 %conv8, i64 3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="397" st_id="42" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:273 %add = dadd i64 %mul, i64 %mul7

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="398" st_id="42" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:275 %mul9 = dmul i64 %conv8, i64 3

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="399" st_id="43" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276 %add1 = dadd i64 %add, i64 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="400" st_id="44" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276 %add1 = dadd i64 %add, i64 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="401" st_id="45" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276 %add1 = dadd i64 %add, i64 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="402" st_id="46" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276 %add1 = dadd i64 %add, i64 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="403" st_id="47" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276 %add1 = dadd i64 %add, i64 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="404" st_id="48" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276 %add1 = dadd i64 %add, i64 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="405" st_id="49" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276 %add1 = dadd i64 %add, i64 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="406" st_id="50" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:276 %add1 = dadd i64 %add, i64 %mul9

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="407" st_id="51" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277 %sub = dsub i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="408" st_id="52" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277 %sub = dsub i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="409" st_id="53" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277 %sub = dsub i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="410" st_id="54" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277 %sub = dsub i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="411" st_id="55" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277 %sub = dsub i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="412" st_id="56" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277 %sub = dsub i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="413" st_id="57" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277 %sub = dsub i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="414" st_id="58" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:277 %sub = dsub i64 1, i64 %add1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="415" st_id="59" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="64">
<![CDATA[
:278 %cc = fptrunc i64 %sub

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="416" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="417" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="418" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %result

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="419" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %temp

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="421" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %power, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %power

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="423" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Cap

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="424" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cap, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="425" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Rx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="426" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Rx, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="427" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Ry

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="428" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Ry, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Rz

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="430" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Rz, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="431" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="432" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dt, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="433" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %amb_temp

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="434" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %amb_temp, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19 %amb_temp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %amb_temp

]]></Node>
<StgValue><ssdm name="amb_temp_read"/></StgValue>
</operation>

<operation id="436" st_id="60" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="64">
<![CDATA[
:278 %cc = fptrunc i64 %sub

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="437" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:279 %br_ln178 = br void

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="438" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %i = phi i9 0, void, i9 %i_1, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="439" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %i_1 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="440" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %icmp_ln178 = icmp_eq  i9 %i, i9 500

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="441" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="442" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln178 = br i1 %icmp_ln178, void %.split4, void

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="443" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:0 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="444" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
.split4:1 %br_ln181 = br void

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="445" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0">
<![CDATA[
:0 %ret_ln227 = ret

]]></Node>
<StgValue><ssdm name="ret_ln227"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="446" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %j = phi i4 0, void %.split4, i4 %add_ln181, void

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="447" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %phi_urem = phi i4 0, void %.split4, i4 %idx_urem, void

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="448" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln181 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="449" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln181 = icmp_eq  i4 %j, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="451" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln181 = br i1 %icmp_ln181, void %.split, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="452" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:3 %icmp_ln184 = icmp_ne  i4 %j, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="453" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:4 %icmp_ln184_1 = icmp_ult  i4 %j, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln184_1"/></StgValue>
</operation>

<operation id="454" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:5 %compute_flag = and i1 %icmp_ln184, i1 %icmp_ln184_1

]]></Node>
<StgValue><ssdm name="compute_flag"/></StgValue>
</operation>

<operation id="455" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln203 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="456" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="457" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split:1 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %j, i32 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="458" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split:2 %load_flag = xor i1 %tmp_6, i1 1

]]></Node>
<StgValue><ssdm name="load_flag"/></StgValue>
</operation>

<operation id="459" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="460" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:7 %store_flag = icmp_ne  i3 %tmp_7, i3 0

]]></Node>
<StgValue><ssdm name="store_flag"/></StgValue>
</operation>

<operation id="461" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="4">
<![CDATA[
.split:8 %trunc_ln186 = trunc i4 %phi_urem

]]></Node>
<StgValue><ssdm name="trunc_ln186"/></StgValue>
</operation>

<operation id="462" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split:9 %switch_ln186 = switch i2 %trunc_ln186, void, i2 0, void, i2 1, void

]]></Node>
<StgValue><ssdm name="switch_ln186"/></StgValue>
</operation>

<operation id="463" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln192 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i4 %j

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>

<operation id="464" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:1 %tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j, i14 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="465" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="21" op_0_bw="18">
<![CDATA[
:2 %zext_ln193 = zext i18 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln193"/></StgValue>
</operation>

<operation id="466" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln193 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i21 %zext_ln193

]]></Node>
<StgValue><ssdm name="call_ln193"/></StgValue>
</operation>

<operation id="467" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln194 = call void @compute, i1 %compute_flag, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>

<operation id="468" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:5 %shl_ln195_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln195_1"/></StgValue>
</operation>

<operation id="469" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %add_ln195 = add i16 %shl_ln195_1, i16 57344

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="470" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:7 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln195, i32 15

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="471" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %sub_ln195 = sub i16 8192, i16 %shl_ln195_1

]]></Node>
<StgValue><ssdm name="sub_ln195"/></StgValue>
</operation>

<operation id="472" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln195_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln195, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln195_1"/></StgValue>
</operation>

<operation id="473" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="12">
<![CDATA[
:10 %sext_ln195 = sext i12 %trunc_ln195_1

]]></Node>
<StgValue><ssdm name="sext_ln195"/></StgValue>
</operation>

<operation id="474" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="13">
<![CDATA[
:11 %zext_ln195 = zext i13 %sext_ln195

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="475" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12 %sub_ln195_1 = sub i14 0, i14 %zext_ln195

]]></Node>
<StgValue><ssdm name="sub_ln195_1"/></StgValue>
</operation>

<operation id="476" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln195_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln195, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln195_2"/></StgValue>
</operation>

<operation id="477" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="12">
<![CDATA[
:14 %sext_ln195_1 = sext i12 %trunc_ln195_2

]]></Node>
<StgValue><ssdm name="sext_ln195_1"/></StgValue>
</operation>

<operation id="478" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="13">
<![CDATA[
:15 %zext_ln195_1 = zext i13 %sext_ln195_1

]]></Node>
<StgValue><ssdm name="zext_ln195_1"/></StgValue>
</operation>

<operation id="479" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:16 %select_ln195 = select i1 %tmp_10, i14 %sub_ln195_1, i14 %zext_ln195_1

]]></Node>
<StgValue><ssdm name="select_ln195"/></StgValue>
</operation>

<operation id="480" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
:17 %shl_ln4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln195, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="481" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln195 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln4, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>

<operation id="482" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln187 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i4 %j

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="483" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:1 %tmp_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j, i14 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="484" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="21" op_0_bw="18">
<![CDATA[
:2 %zext_ln188 = zext i18 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="485" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln188 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i21 %zext_ln188

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="486" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln189 = call void @compute, i1 %compute_flag, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>

<operation id="487" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:5 %shl_ln190_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln190_1"/></StgValue>
</operation>

<operation id="488" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %add_ln190 = add i16 %shl_ln190_1, i16 57344

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="489" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:7 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln190, i32 15

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="490" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %sub_ln190 = sub i16 8192, i16 %shl_ln190_1

]]></Node>
<StgValue><ssdm name="sub_ln190"/></StgValue>
</operation>

<operation id="491" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln190_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln190, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln190_1"/></StgValue>
</operation>

<operation id="492" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="12">
<![CDATA[
:10 %sext_ln190 = sext i12 %trunc_ln190_1

]]></Node>
<StgValue><ssdm name="sext_ln190"/></StgValue>
</operation>

<operation id="493" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="13">
<![CDATA[
:11 %zext_ln190 = zext i13 %sext_ln190

]]></Node>
<StgValue><ssdm name="zext_ln190"/></StgValue>
</operation>

<operation id="494" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12 %sub_ln190_1 = sub i14 0, i14 %zext_ln190

]]></Node>
<StgValue><ssdm name="sub_ln190_1"/></StgValue>
</operation>

<operation id="495" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln190_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln190, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln190_2"/></StgValue>
</operation>

<operation id="496" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="12">
<![CDATA[
:14 %sext_ln190_1 = sext i12 %trunc_ln190_2

]]></Node>
<StgValue><ssdm name="sext_ln190_1"/></StgValue>
</operation>

<operation id="497" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="13">
<![CDATA[
:15 %zext_ln190_1 = zext i13 %sext_ln190_1

]]></Node>
<StgValue><ssdm name="zext_ln190_1"/></StgValue>
</operation>

<operation id="498" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:16 %select_ln190 = select i1 %tmp_9, i14 %sub_ln190_1, i14 %zext_ln190_1

]]></Node>
<StgValue><ssdm name="select_ln190"/></StgValue>
</operation>

<operation id="499" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
:17 %shl_ln3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln190, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="500" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln190 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln3, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>

<operation id="501" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln197 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i4 %j

]]></Node>
<StgValue><ssdm name="call_ln197"/></StgValue>
</operation>

<operation id="502" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:1 %tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j, i14 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="503" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="21" op_0_bw="18">
<![CDATA[
:2 %zext_ln198 = zext i18 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="504" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln198 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i21 %zext_ln198

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>

<operation id="505" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln199 = call void @compute, i1 %compute_flag, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln199"/></StgValue>
</operation>

<operation id="506" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:5 %shl_ln200_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln200_1"/></StgValue>
</operation>

<operation id="507" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %add_ln200 = add i16 %shl_ln200_1, i16 57344

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="508" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:7 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln200, i32 15

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="509" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %sub_ln200 = sub i16 8192, i16 %shl_ln200_1

]]></Node>
<StgValue><ssdm name="sub_ln200"/></StgValue>
</operation>

<operation id="510" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln200_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln200, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln200_1"/></StgValue>
</operation>

<operation id="511" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="12">
<![CDATA[
:10 %sext_ln200 = sext i12 %trunc_ln200_1

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="512" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="13">
<![CDATA[
:11 %zext_ln200 = zext i13 %sext_ln200

]]></Node>
<StgValue><ssdm name="zext_ln200"/></StgValue>
</operation>

<operation id="513" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12 %sub_ln200_1 = sub i14 0, i14 %zext_ln200

]]></Node>
<StgValue><ssdm name="sub_ln200_1"/></StgValue>
</operation>

<operation id="514" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln200_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln200, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln200_2"/></StgValue>
</operation>

<operation id="515" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="13" op_0_bw="12">
<![CDATA[
:14 %sext_ln200_1 = sext i12 %trunc_ln200_2

]]></Node>
<StgValue><ssdm name="sext_ln200_1"/></StgValue>
</operation>

<operation id="516" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="13">
<![CDATA[
:15 %zext_ln200_1 = zext i13 %sext_ln200_1

]]></Node>
<StgValue><ssdm name="zext_ln200_1"/></StgValue>
</operation>

<operation id="517" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:16 %select_ln200 = select i1 %tmp_8, i14 %sub_ln200_1, i14 %zext_ln200_1

]]></Node>
<StgValue><ssdm name="select_ln200"/></StgValue>
</operation>

<operation id="518" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
:17 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln200, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="519" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln200 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15

]]></Node>
<StgValue><ssdm name="call_ln200"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="520" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln192 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i4 %j

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>

<operation id="521" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln193 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i21 %zext_ln193

]]></Node>
<StgValue><ssdm name="call_ln193"/></StgValue>
</operation>

<operation id="522" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln194 = call void @compute, i1 %compute_flag, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>

<operation id="523" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln195 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln4, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15

]]></Node>
<StgValue><ssdm name="call_ln195"/></StgValue>
</operation>

<operation id="524" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln196 = br void

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="525" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln187 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i4 %j

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="526" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln188 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i21 %zext_ln188

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="527" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln189 = call void @compute, i1 %compute_flag, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln189"/></StgValue>
</operation>

<operation id="528" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln190 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln3, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>

<operation id="529" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln191 = br void

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="530" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln197 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i4 %j

]]></Node>
<StgValue><ssdm name="call_ln197"/></StgValue>
</operation>

<operation id="531" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln198 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i21 %zext_ln198

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>

<operation id="532" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln199 = call void @compute, i1 %compute_flag, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln199"/></StgValue>
</operation>

<operation id="533" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln200 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15

]]></Node>
<StgValue><ssdm name="call_ln200"/></StgValue>
</operation>

<operation id="534" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln186" val="!0"/>
<literal name="trunc_ln186" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="535" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %next_urem = add i4 %phi_urem, i4 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="536" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %empty_25 = icmp_ult  i4 %next_urem, i4 3

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="537" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %idx_urem = select i1 %empty_25, i4 %next_urem, i4 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="538" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="539" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %j_1 = phi i4 %add_ln203, void, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="540" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1 %phi_urem1 = phi i4 %idx_urem3, void, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="phi_urem1"/></StgValue>
</operation>

<operation id="541" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2 %add_ln203 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="542" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln203 = icmp_eq  i4 %j_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="543" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="544" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln203 = br i1 %icmp_ln203, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="545" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:3 %icmp_ln206 = icmp_ne  i4 %j_1, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="546" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split2:4 %icmp_ln206_1 = icmp_ult  i4 %j_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln206_1"/></StgValue>
</operation>

<operation id="547" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:5 %compute_flag_1 = and i1 %icmp_ln206, i1 %icmp_ln206_1

]]></Node>
<StgValue><ssdm name="compute_flag_1"/></StgValue>
</operation>

<operation id="548" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="549" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:0 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="550" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split2:1 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %j_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="551" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:2 %load_flag_1 = xor i1 %tmp_11, i1 1

]]></Node>
<StgValue><ssdm name="load_flag_1"/></StgValue>
</operation>

<operation id="552" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:6 %tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="553" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split2:7 %store_flag_1 = icmp_ne  i3 %tmp_12, i3 0

]]></Node>
<StgValue><ssdm name="store_flag_1"/></StgValue>
</operation>

<operation id="554" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="4">
<![CDATA[
.split2:8 %trunc_ln208 = trunc i4 %phi_urem1

]]></Node>
<StgValue><ssdm name="trunc_ln208"/></StgValue>
</operation>

<operation id="555" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split2:9 %switch_ln208 = switch i2 %trunc_ln208, void, i2 0, void, i2 1, void

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="556" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln214 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i4 %j_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="557" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:1 %tmp_5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j_1, i14 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="558" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="21" op_0_bw="18">
<![CDATA[
:2 %zext_ln215 = zext i18 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="559" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln215 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i21 %zext_ln215

]]></Node>
<StgValue><ssdm name="call_ln215"/></StgValue>
</operation>

<operation id="560" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln216 = call void @compute, i1 %compute_flag_1, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln216"/></StgValue>
</operation>

<operation id="561" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:5 %shl_ln217_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j_1, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln217_1"/></StgValue>
</operation>

<operation id="562" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %add_ln217 = add i16 %shl_ln217_1, i16 57344

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="563" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:7 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln217, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="564" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %sub_ln217 = sub i16 8192, i16 %shl_ln217_1

]]></Node>
<StgValue><ssdm name="sub_ln217"/></StgValue>
</operation>

<operation id="565" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln217_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln217, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln217_1"/></StgValue>
</operation>

<operation id="566" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="13" op_0_bw="12">
<![CDATA[
:10 %sext_ln217 = sext i12 %trunc_ln217_1

]]></Node>
<StgValue><ssdm name="sext_ln217"/></StgValue>
</operation>

<operation id="567" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="13">
<![CDATA[
:11 %zext_ln217 = zext i13 %sext_ln217

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="568" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12 %sub_ln217_1 = sub i14 0, i14 %zext_ln217

]]></Node>
<StgValue><ssdm name="sub_ln217_1"/></StgValue>
</operation>

<operation id="569" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln217_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln217, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln217_2"/></StgValue>
</operation>

<operation id="570" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="13" op_0_bw="12">
<![CDATA[
:14 %sext_ln217_1 = sext i12 %trunc_ln217_2

]]></Node>
<StgValue><ssdm name="sext_ln217_1"/></StgValue>
</operation>

<operation id="571" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="13">
<![CDATA[
:15 %zext_ln217_1 = zext i13 %sext_ln217_1

]]></Node>
<StgValue><ssdm name="zext_ln217_1"/></StgValue>
</operation>

<operation id="572" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:16 %select_ln217 = select i1 %tmp_15, i14 %sub_ln217_1, i14 %zext_ln217_1

]]></Node>
<StgValue><ssdm name="select_ln217"/></StgValue>
</operation>

<operation id="573" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
:17 %shl_ln7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln217, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="574" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln217 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln7, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15

]]></Node>
<StgValue><ssdm name="call_ln217"/></StgValue>
</operation>

<operation id="575" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln209 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i4 %j_1

]]></Node>
<StgValue><ssdm name="call_ln209"/></StgValue>
</operation>

<operation id="576" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:1 %tmp_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j_1, i14 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="577" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="21" op_0_bw="18">
<![CDATA[
:2 %zext_ln210 = zext i18 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="578" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln210 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i21 %zext_ln210

]]></Node>
<StgValue><ssdm name="call_ln210"/></StgValue>
</operation>

<operation id="579" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln211 = call void @compute, i1 %compute_flag_1, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln211"/></StgValue>
</operation>

<operation id="580" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:5 %shl_ln212_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j_1, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln212_1"/></StgValue>
</operation>

<operation id="581" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %add_ln212 = add i16 %shl_ln212_1, i16 57344

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="582" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:7 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln212, i32 15

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="583" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %sub_ln212 = sub i16 8192, i16 %shl_ln212_1

]]></Node>
<StgValue><ssdm name="sub_ln212"/></StgValue>
</operation>

<operation id="584" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln212_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln212, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln212_1"/></StgValue>
</operation>

<operation id="585" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="12">
<![CDATA[
:10 %sext_ln212 = sext i12 %trunc_ln212_1

]]></Node>
<StgValue><ssdm name="sext_ln212"/></StgValue>
</operation>

<operation id="586" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="14" op_0_bw="13">
<![CDATA[
:11 %zext_ln212 = zext i13 %sext_ln212

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="587" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12 %sub_ln212_1 = sub i14 0, i14 %zext_ln212

]]></Node>
<StgValue><ssdm name="sub_ln212_1"/></StgValue>
</operation>

<operation id="588" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln212_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln212, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln212_2"/></StgValue>
</operation>

<operation id="589" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="12">
<![CDATA[
:14 %sext_ln212_1 = sext i12 %trunc_ln212_2

]]></Node>
<StgValue><ssdm name="sext_ln212_1"/></StgValue>
</operation>

<operation id="590" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="13">
<![CDATA[
:15 %zext_ln212_1 = zext i13 %sext_ln212_1

]]></Node>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</operation>

<operation id="591" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:16 %select_ln212 = select i1 %tmp_14, i14 %sub_ln212_1, i14 %zext_ln212_1

]]></Node>
<StgValue><ssdm name="select_ln212"/></StgValue>
</operation>

<operation id="592" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
:17 %shl_ln6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln212, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="593" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln212 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln6, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15

]]></Node>
<StgValue><ssdm name="call_ln212"/></StgValue>
</operation>

<operation id="594" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln219 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i4 %j_1

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>

<operation id="595" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="18" op_0_bw="18" op_1_bw="4" op_2_bw="14">
<![CDATA[
:1 %tmp_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j_1, i14 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="596" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="21" op_0_bw="18">
<![CDATA[
:2 %zext_ln220 = zext i18 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="597" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln220 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i21 %zext_ln220

]]></Node>
<StgValue><ssdm name="call_ln220"/></StgValue>
</operation>

<operation id="598" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln221 = call void @compute, i1 %compute_flag_1, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln221"/></StgValue>
</operation>

<operation id="599" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:5 %shl_ln222_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j_1, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln222_1"/></StgValue>
</operation>

<operation id="600" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %add_ln222 = add i16 %shl_ln222_1, i16 57344

]]></Node>
<StgValue><ssdm name="add_ln222"/></StgValue>
</operation>

<operation id="601" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:7 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln222, i32 15

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="602" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8 %sub_ln222 = sub i16 8192, i16 %shl_ln222_1

]]></Node>
<StgValue><ssdm name="sub_ln222"/></StgValue>
</operation>

<operation id="603" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln222_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln222, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln222_1"/></StgValue>
</operation>

<operation id="604" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="12">
<![CDATA[
:10 %sext_ln222 = sext i12 %trunc_ln222_1

]]></Node>
<StgValue><ssdm name="sext_ln222"/></StgValue>
</operation>

<operation id="605" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="14" op_0_bw="13">
<![CDATA[
:11 %zext_ln222 = zext i13 %sext_ln222

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="606" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12 %sub_ln222_1 = sub i14 0, i14 %zext_ln222

]]></Node>
<StgValue><ssdm name="sub_ln222_1"/></StgValue>
</operation>

<operation id="607" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13 %trunc_ln222_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln222, i32 4, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln222_2"/></StgValue>
</operation>

<operation id="608" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="12">
<![CDATA[
:14 %sext_ln222_1 = sext i12 %trunc_ln222_2

]]></Node>
<StgValue><ssdm name="sext_ln222_1"/></StgValue>
</operation>

<operation id="609" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="13">
<![CDATA[
:15 %zext_ln222_1 = zext i13 %sext_ln222_1

]]></Node>
<StgValue><ssdm name="zext_ln222_1"/></StgValue>
</operation>

<operation id="610" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:16 %select_ln222 = select i1 %tmp_13, i14 %sub_ln222_1, i14 %zext_ln222_1

]]></Node>
<StgValue><ssdm name="select_ln222"/></StgValue>
</operation>

<operation id="611" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="20" op_0_bw="20" op_1_bw="14" op_2_bw="6">
<![CDATA[
:17 %shl_ln5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln222, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="612" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln222 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln5, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15

]]></Node>
<StgValue><ssdm name="call_ln222"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="613" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln214 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i4 %j_1

]]></Node>
<StgValue><ssdm name="call_ln214"/></StgValue>
</operation>

<operation id="614" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln215 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i21 %zext_ln215

]]></Node>
<StgValue><ssdm name="call_ln215"/></StgValue>
</operation>

<operation id="615" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln216 = call void @compute, i1 %compute_flag_1, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln216"/></StgValue>
</operation>

<operation id="616" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln217 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln7, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15

]]></Node>
<StgValue><ssdm name="call_ln217"/></StgValue>
</operation>

<operation id="617" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln218 = br void

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="618" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln209 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i4 %j_1

]]></Node>
<StgValue><ssdm name="call_ln209"/></StgValue>
</operation>

<operation id="619" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln210 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i21 %zext_ln210

]]></Node>
<StgValue><ssdm name="call_ln210"/></StgValue>
</operation>

<operation id="620" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln211 = call void @compute, i1 %compute_flag_1, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln211"/></StgValue>
</operation>

<operation id="621" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln212 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln6, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15

]]></Node>
<StgValue><ssdm name="call_ln212"/></StgValue>
</operation>

<operation id="622" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln213 = br void

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="623" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="4">
<![CDATA[
:0 %call_ln219 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i4 %j_1

]]></Node>
<StgValue><ssdm name="call_ln219"/></StgValue>
</operation>

<operation id="624" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="21">
<![CDATA[
:3 %call_ln220 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i21 %zext_ln220

]]></Node>
<StgValue><ssdm name="call_ln220"/></StgValue>
</operation>

<operation id="625" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32">
<![CDATA[
:4 %call_ln221 = call void @compute, i1 %compute_flag_1, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read

]]></Node>
<StgValue><ssdm name="call_ln221"/></StgValue>
</operation>

<operation id="626" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="20" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
:18 %call_ln222 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln5, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15

]]></Node>
<StgValue><ssdm name="call_ln222"/></StgValue>
</operation>

<operation id="627" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln208" val="!0"/>
<literal name="trunc_ln208" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
:19 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="628" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %next_urem2 = add i4 %phi_urem1, i4 1

]]></Node>
<StgValue><ssdm name="next_urem2"/></StgValue>
</operation>

<operation id="629" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %empty_27 = icmp_ult  i4 %next_urem2, i4 3

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="630" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:2 %idx_urem3 = select i1 %empty_27, i4 %next_urem2, i4 0

]]></Node>
<StgValue><ssdm name="idx_urem3"/></StgValue>
</operation>

<operation id="631" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
