<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="clk_wiz_2_synth_1" LaunchPart="xc7s50csga324-1" LaunchTime="1701836699">
  <File Type="PA-TCL" Name="clk_wiz_2.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="clk_wiz_2_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="clk_wiz_2_reports.tcl"/>
  <File Type="RDS-RDS" Name="clk_wiz_2.vds"/>
  <File Type="RDS-UTIL" Name="clk_wiz_2_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="clk_wiz_2_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="clk_wiz_2.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="clk_wiz_2_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="clk_wiz_2_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_2">
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_2/clk_wiz_2.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../proj_2/part_1/project_1/project_1.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci"/>
        <Attr Name="ImportTime" Val="1699920793"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="clk_wiz_2"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_2">
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_2/clk_wiz_2.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../proj_2/part_1/project_1/project_1.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xci"/>
        <Attr Name="ImportTime" Val="1699920793"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="clk_wiz_2"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/rvfpgaboolean.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../HW1/lab5/RVfpga_EL2/RVfpga_Boolean/Labs/Lab05/project_2/project_2.srcs/utils_1/imports/synth_1/rvfpgaboolean.dcp"/>
        <Attr Name="ImportTime" Val="1698873714"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
