****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : MulDiv
Version: P-2019.03-SP1
Date   : Tue Oct 15 17:32:29 2019
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of clock (mode mode_norm.slow.RCmax) at root pin clock:
(0) clock [in Port] [Location (34.88, 57.59)] [Net: clock] [Fanout: 1] 
 (1) cts_inv_8764216:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.03, 56.06)] [Net: ctsbuf_net_552618] [Fanout: 1] 
  (2) cts_inv_8724212:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.88, 56.06)] [Net: ctsbuf_net_542617] [Fanout: 1] 
   (3) cto_buf_drc_4241:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (36.22, 52.99)] [Net: cts0] [Fanout: 1] 
    (4) cts_inv_8684208:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 48.38)] [Net: ctsbuf_net_532616] [Fanout: 1] 
     (5) cto_buf_drc_4652:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (31.17, 39.17)] [Net: cts40] [Fanout: 1] 
      (6) cts_inv_8564196:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (27.65, 37.63)] [Net: ctsbuf_net_502613] [Fanout: 3] 
       (7) cts_inv_8284168:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 45.31)] [Net: ctsbuf_net_432606] [Fanout: 1] 
        (8) cts_inv_8244164:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.64, 48.38)] [Net: ctsbuf_net_422605] [Fanout: 3] 
         (9) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (32.06, 52.99)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
          (10) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 51.85)] [SINK PIN] 
          (10) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 51.85)] [SINK PIN] 
          (10) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 54.14)] [SINK PIN] 
          (10) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 51.85)] [SINK PIN] 
         (9) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.15, 56.06)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_drc_4627:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (26.24, 56.06)] [Net: cts39] [Fanout: 8] 
           (11) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 54.92)] [SINK PIN] 
           (11) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 54.92)] [SINK PIN] 
           (11) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 53.38)] [SINK PIN] 
           (11) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 54.14)] [SINK PIN] 
           (11) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 54.92)] [SINK PIN] 
           (11) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 54.14)] [SINK PIN] 
           (11) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 54.92)] [SINK PIN] 
           (11) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 55.67)] [SINK PIN] 
         (9) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (16.06, 56.06)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 2] 
          (10) cto_buf_drc_4626:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (17.47, 56.06)] [Net: cts38] [Fanout: 4] 
           (11) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 56.46)] [SINK PIN] 
           (11) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 56.46)] [SINK PIN] 
           (11) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.14, 56.46)] [SINK PIN] 
           (11) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 56.46)] [SINK PIN] 
          (10) cto_buf_drc_4625:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (17.15, 56.06)] [Net: cts37] [Fanout: 3] 
           (11) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 56.46)] [SINK PIN] 
           (11) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 53.38)] [SINK PIN] 
           (11) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 54.92)] [SINK PIN] 
       (7) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.07, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_12564] [ICG] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cto_buf_drc_4615:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 37.63)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_buf_5503890:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 43.78)] [Net: clk_gate_remainder_reg/ctsbuf_net_352598] [Fanout: 2] 
          (10) clk_gate_remainder_reg/cts_inv_5223862:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.32, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_282591] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_5083848:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_252588] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_4943834:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.82, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_222585] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_4803820:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_182581] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4433783:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_122575] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cts_inv_4033743:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.64, 40.70)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 11] 
                (16) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 44.92)] [SINK PIN] 
                (16) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 52.60)] [SINK PIN] 
                (16) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 51.06)] [SINK PIN] 
                (16) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 49.53)] [SINK PIN] 
                (16) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 38.78)] [SINK PIN] 
                (16) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.39, 40.31)] [SINK PIN] 
                (16) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 40.31)] [SINK PIN] 
                (16) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 41.10)] [SINK PIN] 
                (16) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 41.85)] [SINK PIN] 
                (16) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 46.46)] [SINK PIN] 
                (16) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 42.63)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4103750:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.38, 40.70)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 5] 
                (16) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 36.49)] [SINK PIN] 
                (16) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 34.95)] [SINK PIN] 
                (16) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 37.24)] [SINK PIN] 
                (16) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 38.02)] [SINK PIN] 
                (16) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 36.49)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cts_inv_4793819:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_172580] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4618:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.46, 39.17)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4403780:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_92572] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4684:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.76, 29.95)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4043744:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (34.43, 28.42)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 23] 
                  (18) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 30.34)] [SINK PIN] 
                  (18) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 21.13)] [SINK PIN] 
                  (18) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 21.13)] [SINK PIN] 
                  (18) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 23.42)] [SINK PIN] 
                  (18) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 24.95)] [SINK PIN] 
                  (18) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 24.95)] [SINK PIN] 
                  (18) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 23.42)] [SINK PIN] 
                  (18) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.62, 25.74)] [SINK PIN] 
                  (18) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 26.49)] [SINK PIN] 
                  (18) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.43, 34.17)] [SINK PIN] 
                  (18) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 34.17)] [SINK PIN] 
                  (18) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 32.63)] [SINK PIN] 
                  (18) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 32.63)] [SINK PIN] 
                  (18) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 24.20)] [SINK PIN] 
                  (18) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 24.95)] [SINK PIN] 
                  (18) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 25.74)] [SINK PIN] 
                  (18) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.97, 31.88)] [SINK PIN] 
                  (18) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 30.34)] [SINK PIN] 
                  (18) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 27.27)] [SINK PIN] 
                  (18) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 30.34)] [SINK PIN] 
                  (18) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 29.56)] [SINK PIN] 
                  (18) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 28.02)] [SINK PIN] 
                  (18) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.71, 28.81)] [SINK PIN] 
          (10) clk_gate_remainder_reg/cts_inv_5453885:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.24, 43.78)] [Net: clk_gate_remainder_reg/ctsbuf_net_332596] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_5373877:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.79, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_322595] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4616:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.50, 37.63)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_4953835:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (20.86, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_232586] [Fanout: 2] 
              (14) clk_gate_remainder_reg/cts_inv_4813821:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (19.39, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_192582] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cts_inv_4443784:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_132576] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4621:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (23.42, 29.95)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4073747:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (23.04, 25.34)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 15] 
                  (18) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 31.10)] [SINK PIN] 
                  (18) cto_buf_drc_4624:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (22.14, 23.81)] [Net: cts36] [Fanout: 13] 
                   (19) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 19.59)] [SINK PIN] 
                   (19) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 21.13)] [SINK PIN] 
                   (19) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.30, 20.34)] [SINK PIN] 
                   (19) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 28.81)] [SINK PIN] 
                   (19) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 25.74)] [SINK PIN] 
                   (19) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 20.34)] [SINK PIN] 
                   (19) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 19.59)] [SINK PIN] 
                   (19) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 20.34)] [SINK PIN] 
                   (19) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 20.34)] [SINK PIN] 
                   (19) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 22.66)] [SINK PIN] 
                   (19) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 24.95)] [SINK PIN] 
                   (19) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.65, 21.88)] [SINK PIN] 
                   (19) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 23.42)] [SINK PIN] 
                  (18) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 24.95)] [SINK PIN] 
                  (18) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 21.88)] [SINK PIN] 
                  (18) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.76, 21.88)] [SINK PIN] 
                  (18) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 20.34)] [SINK PIN] 
                  (18) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.21, 31.10)] [SINK PIN] 
                  (18) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 21.13)] [SINK PIN] 
                  (18) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 24.95)] [SINK PIN] 
                  (18) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 29.56)] [SINK PIN] 
                  (18) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 31.10)] [SINK PIN] 
                  (18) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 28.81)] [SINK PIN] 
                  (18) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.47, 29.56)] [SINK PIN] 
                  (18) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 30.34)] [SINK PIN] 
                  (18) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4423782:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_112574] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4053745:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (7.74, 28.42)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 13] 
                 (17) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 27.27)] [SINK PIN] 
                 (17) ccd_drc_inst_5706:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (7.55, 26.88)] [Net: ccd_drc_0] [Fanout: 4] 
                  (18) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 26.49)] [SINK PIN] 
                  (18) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 24.20)] [SINK PIN] 
                  (18) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.60, 24.95)] [SINK PIN] 
                  (18) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.86, 23.42)] [SINK PIN] 
                 (17) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.18, 27.27)] [SINK PIN] 
                 (17) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 25.74)] [SINK PIN] 
                 (17) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 24.95)] [SINK PIN] 
                 (17) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 24.20)] [SINK PIN] 
                 (17) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.62, 24.95)] [SINK PIN] 
                 (17) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 24.95)] [SINK PIN] 
                 (17) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.73, 28.02)] [SINK PIN] 
                 (17) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 26.49)] [SINK PIN] 
                 (17) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 29.56)] [SINK PIN] 
                 (17) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.69, 30.34)] [SINK PIN] 
                 (17) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 29.56)] [SINK PIN] 
              (14) clk_gate_remainder_reg/cts_inv_4823822:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (24.96, 33.02)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 12] 
               (15) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 34.95)] [SINK PIN] 
               (15) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 21.88)] [SINK PIN] 
               (15) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 24.20)] [SINK PIN] 
               (15) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 25.74)] [SINK PIN] 
               (15) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.06, 28.02)] [SINK PIN] 
               (15) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 32.63)] [SINK PIN] 
               (15) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 33.42)] [SINK PIN] 
               (15) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 34.17)] [SINK PIN] 
               (15) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 36.49)] [SINK PIN] 
               (15) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 33.42)] [SINK PIN] 
               (15) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 32.63)] [SINK PIN] 
               (15) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.82, 30.34)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_5353875:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_302593] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_5213861:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_272590] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_5073847:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 46.85)] [Net: clk_gate_remainder_reg/ctsbuf_net_242587] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4933833:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_212584] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4783818:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (10.11, 46.85)] [Net: clk_gate_remainder_reg/ctsbuf_net_162579] [Fanout: 2] 
                (16) clk_gate_remainder_reg/cts_inv_4413781:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_102573] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4063746:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (5.50, 46.85)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 25] 
                  (18) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 46.46)] [SINK PIN] 
                  (18) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 38.78)] [SINK PIN] 
                  (18) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 41.10)] [SINK PIN] 
                  (18) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 41.85)] [SINK PIN] 
                  (18) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 43.38)] [SINK PIN] 
                  (18) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 44.92)] [SINK PIN] 
                  (18) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 51.85)] [SINK PIN] 
                  (18) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 45.70)] [SINK PIN] 
                  (18) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 50.31)] [SINK PIN] 
                  (18) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 51.85)] [SINK PIN] 
                  (18) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.28, 49.53)] [SINK PIN] 
                  (18) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 49.53)] [SINK PIN] 
                  (18) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 47.24)] [SINK PIN] 
                  (18) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 47.24)] [SINK PIN] 
                  (18) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.70, 47.99)] [SINK PIN] 
                  (18) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 47.99)] [SINK PIN] 
                  (18) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 47.24)] [SINK PIN] 
                  (18) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 48.78)] [SINK PIN] 
                  (18) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.57, 51.06)] [SINK PIN] 
                  (18) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.38, 50.31)] [SINK PIN] 
                  (18) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 50.31)] [SINK PIN] 
                  (18) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 48.78)] [SINK PIN] 
                  (18) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.59, 47.99)] [SINK PIN] 
                  (18) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.57, 47.99)] [SINK PIN] 
                  (18) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 45.70)] [SINK PIN] 
                (16) clk_gate_remainder_reg/cts_inv_4453785:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_142577] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4083748:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (13.44, 45.31)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 8] 
                  (18) cto_buf_drc_4733:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (14.34, 45.31)] [Net: cts1] [Fanout: 4] 
                   (19) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 53.38)] [SINK PIN] 
                   (19) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 53.38)] [SINK PIN] 
                   (19) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.46, 52.60)] [SINK PIN] 
                   (19) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 52.60)] [SINK PIN] 
                  (18) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 23.42)] [SINK PIN] 
                  (18) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 24.95)] [SINK PIN] 
                  (18) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 52.60)] [SINK PIN] 
                  (18) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.39, 52.60)] [SINK PIN] 
                  (18) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 25.74)] [SINK PIN] 
                  (18) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 54.14)] [SINK PIN] 
                  (18) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 53.38)] [SINK PIN] 
       (7) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.10, 28.42)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 1] 
        (8) cto_buf_drc_4306:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.18, 28.42)] [Net: cts5] [Fanout: 2] 
         (9) cto_buf_drc_4275:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.50, 29.95)] [Net: cts4] [Fanout: 1] 
          (10) cto_buf_drc_4308:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.62, 29.95)] [Net: cts7] [Fanout: 3] 
           (11) cto_buf_drc_4366:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (43.26, 39.17)] [Net: cts11] [Fanout: 9] 
            (12) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 54.14)] [SINK PIN] 
            (12) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.22, 51.85)] [SINK PIN] 
            (12) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 43.38)] [SINK PIN] 
            (12) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 44.17)] [SINK PIN] 
            (12) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 44.92)] [SINK PIN] 
            (12) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.65, 43.38)] [SINK PIN] 
            (12) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 41.85)] [SINK PIN] 
            (12) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 41.10)] [SINK PIN] 
            (12) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 39.56)] [SINK PIN] 
           (11) cto_buf_drc_4364:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (40.70, 31.49)] [Net: cts9] [Fanout: 8] 
            (12) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 29.56)] [SINK PIN] 
            (12) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 38.02)] [SINK PIN] 
            (12) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 37.24)] [SINK PIN] 
            (12) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 34.95)] [SINK PIN] 
            (12) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 34.17)] [SINK PIN] 
            (12) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 32.63)] [SINK PIN] 
            (12) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 31.10)] [SINK PIN] 
            (12) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.46, 32.63)] [SINK PIN] 
           (11) cto_buf_drc_4368:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.21, 25.34)] [Net: cts13] [Fanout: 9] 
            (12) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 28.81)] [SINK PIN] 
            (12) cto_buf_drc_4369:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.59, 20.74)] [Net: cts14] [Fanout: 8] 
             (13) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 8.06)] [SINK PIN] 
             (13) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 19.59)] [SINK PIN] 
             (13) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.14, 18.06)] [SINK PIN] 
             (13) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.88, 17.27)] [SINK PIN] 
             (13) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 14.98)] [SINK PIN] 
             (13) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.56, 14.20)] [SINK PIN] 
             (13) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 18.81)] [SINK PIN] 
             (13) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 18.81)] [SINK PIN] 
            (12) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 22.66)] [SINK PIN] 
            (12) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.63, 21.13)] [SINK PIN] 
            (12) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 22.66)] [SINK PIN] 
            (12) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 23.42)] [SINK PIN] 
            (12) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 24.95)] [SINK PIN] 
            (12) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 25.74)] [SINK PIN] 
            (12) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 27.27)] [SINK PIN] 
         (9) cto_buf_drc_4274:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.82, 28.42)] [Net: cts3] [Fanout: 2] 
          (10) cto_buf_drc_4612:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.38, 16.13)] [Net: cts31] [Fanout: 1] 
           (11) cto_buf_drc_4614:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (27.26, 6.91)] [Net: cts33] [Fanout: 16] 
            (12) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 2.70)] [SINK PIN] 
            (12) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 5.77)] [SINK PIN] 
            (12) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.84, 7.30)] [SINK PIN] 
            (12) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 6.52)] [SINK PIN] 
            (12) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.00, 7.30)] [SINK PIN] 
            (12) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 5.77)] [SINK PIN] 
            (12) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 5.77)] [SINK PIN] 
            (12) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 5.77)] [SINK PIN] 
            (12) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 6.52)] [SINK PIN] 
            (12) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 4.23)] [SINK PIN] 
            (12) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 5.77)] [SINK PIN] 
            (12) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 3.45)] [SINK PIN] 
            (12) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 3.45)] [SINK PIN] 
            (12) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 2.70)] [SINK PIN] 
            (12) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 3.45)] [SINK PIN] 
            (12) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.28, 2.70)] [SINK PIN] 
          (10) cto_buf_drc_4372:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (31.04, 29.95)] [Net: cts17] [Fanout: 2] 
           (11) cto_buf_drc_4608:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.95, 22.27)] [Net: cts27] [Fanout: 1] 
            (12) cto_buf_drc_4611:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (13.25, 14.59)] [Net: cts30] [Fanout: 8] 
             (13) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.73, 14.98)] [SINK PIN] 
             (13) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.22, 7.30)] [SINK PIN] 
             (13) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 14.20)] [SINK PIN] 
             (13) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 11.13)] [SINK PIN] 
             (13) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.90, 11.91)] [SINK PIN] 
             (13) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.60, 11.13)] [SINK PIN] 
             (13) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.66, 11.91)] [SINK PIN] 
             (13) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 14.20)] [SINK PIN] 
           (11) cto_buf_drc_4374:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (32.13, 31.49)] [Net: cts19] [Fanout: 2] 
            (12) cto_buf_drc_4607:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (10.88, 22.27)] [Net: cts26] [Fanout: 4] 
             (13) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.37, 20.34)] [SINK PIN] 
             (13) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.30, 16.52)] [SINK PIN] 
             (13) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.66, 17.27)] [SINK PIN] 
             (13) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 18.81)] [SINK PIN] 
            (12) cto_buf_drc_4376:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (34.11, 31.49)] [Net: cts21] [Fanout: 3] 
             (13) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 47.99)] [SINK PIN] 
             (13) cto_buf_drc_4377:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (21.76, 25.34)] [Net: cts22] [Fanout: 2] 
              (14) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 16.52)] [SINK PIN] 
              (14) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 21.13)] [SINK PIN] 
             (13) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 22.66)] [SINK PIN] 

Printing structure of clock (mode mode_norm.worst_low.RCmax) at root pin clock:
(0) clock [in Port] [Location (34.88, 57.59)] [Net: clock] [Fanout: 1] 
 (1) cts_inv_8764216:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.03, 56.06)] [Net: ctsbuf_net_552618] [Fanout: 1] 
  (2) cts_inv_8724212:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.88, 56.06)] [Net: ctsbuf_net_542617] [Fanout: 1] 
   (3) cto_buf_drc_4241:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (36.22, 52.99)] [Net: cts0] [Fanout: 1] 
    (4) cts_inv_8684208:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 48.38)] [Net: ctsbuf_net_532616] [Fanout: 1] 
     (5) cto_buf_drc_4652:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (31.17, 39.17)] [Net: cts40] [Fanout: 1] 
      (6) cts_inv_8564196:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (27.65, 37.63)] [Net: ctsbuf_net_502613] [Fanout: 3] 
       (7) cts_inv_8284168:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 45.31)] [Net: ctsbuf_net_432606] [Fanout: 1] 
        (8) cts_inv_8244164:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.64, 48.38)] [Net: ctsbuf_net_422605] [Fanout: 3] 
         (9) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (32.06, 52.99)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
          (10) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 51.85)] [SINK PIN] 
          (10) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 51.85)] [SINK PIN] 
          (10) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 54.14)] [SINK PIN] 
          (10) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 51.85)] [SINK PIN] 
         (9) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.15, 56.06)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_drc_4627:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (26.24, 56.06)] [Net: cts39] [Fanout: 8] 
           (11) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 54.92)] [SINK PIN] 
           (11) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 54.92)] [SINK PIN] 
           (11) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 53.38)] [SINK PIN] 
           (11) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 54.14)] [SINK PIN] 
           (11) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 54.92)] [SINK PIN] 
           (11) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 54.14)] [SINK PIN] 
           (11) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 54.92)] [SINK PIN] 
           (11) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 55.67)] [SINK PIN] 
         (9) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (16.06, 56.06)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 2] 
          (10) cto_buf_drc_4626:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (17.47, 56.06)] [Net: cts38] [Fanout: 4] 
           (11) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 56.46)] [SINK PIN] 
           (11) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 56.46)] [SINK PIN] 
           (11) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.14, 56.46)] [SINK PIN] 
           (11) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 56.46)] [SINK PIN] 
          (10) cto_buf_drc_4625:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (17.15, 56.06)] [Net: cts37] [Fanout: 3] 
           (11) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 56.46)] [SINK PIN] 
           (11) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 53.38)] [SINK PIN] 
           (11) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 54.92)] [SINK PIN] 
       (7) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.07, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_12564] [ICG] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cto_buf_drc_4615:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 37.63)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_buf_5503890:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 43.78)] [Net: clk_gate_remainder_reg/ctsbuf_net_352598] [Fanout: 2] 
          (10) clk_gate_remainder_reg/cts_inv_5223862:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.32, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_282591] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_5083848:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_252588] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_4943834:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.82, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_222585] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_4803820:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_182581] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4433783:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_122575] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cts_inv_4033743:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.64, 40.70)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 11] 
                (16) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 44.92)] [SINK PIN] 
                (16) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 52.60)] [SINK PIN] 
                (16) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 51.06)] [SINK PIN] 
                (16) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 49.53)] [SINK PIN] 
                (16) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 38.78)] [SINK PIN] 
                (16) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.39, 40.31)] [SINK PIN] 
                (16) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 40.31)] [SINK PIN] 
                (16) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 41.10)] [SINK PIN] 
                (16) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 41.85)] [SINK PIN] 
                (16) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 46.46)] [SINK PIN] 
                (16) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 42.63)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4103750:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.38, 40.70)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 5] 
                (16) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 36.49)] [SINK PIN] 
                (16) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 34.95)] [SINK PIN] 
                (16) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 37.24)] [SINK PIN] 
                (16) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 38.02)] [SINK PIN] 
                (16) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 36.49)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cts_inv_4793819:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_172580] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4618:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.46, 39.17)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4403780:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_92572] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4684:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.76, 29.95)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4043744:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (34.43, 28.42)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 23] 
                  (18) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 30.34)] [SINK PIN] 
                  (18) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 21.13)] [SINK PIN] 
                  (18) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 21.13)] [SINK PIN] 
                  (18) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 23.42)] [SINK PIN] 
                  (18) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 24.95)] [SINK PIN] 
                  (18) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 24.95)] [SINK PIN] 
                  (18) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 23.42)] [SINK PIN] 
                  (18) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.62, 25.74)] [SINK PIN] 
                  (18) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 26.49)] [SINK PIN] 
                  (18) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.43, 34.17)] [SINK PIN] 
                  (18) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 34.17)] [SINK PIN] 
                  (18) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 32.63)] [SINK PIN] 
                  (18) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 32.63)] [SINK PIN] 
                  (18) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 24.20)] [SINK PIN] 
                  (18) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 24.95)] [SINK PIN] 
                  (18) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 25.74)] [SINK PIN] 
                  (18) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.97, 31.88)] [SINK PIN] 
                  (18) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 30.34)] [SINK PIN] 
                  (18) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 27.27)] [SINK PIN] 
                  (18) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 30.34)] [SINK PIN] 
                  (18) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 29.56)] [SINK PIN] 
                  (18) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 28.02)] [SINK PIN] 
                  (18) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.71, 28.81)] [SINK PIN] 
          (10) clk_gate_remainder_reg/cts_inv_5453885:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.24, 43.78)] [Net: clk_gate_remainder_reg/ctsbuf_net_332596] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_5373877:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.79, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_322595] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4616:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.50, 37.63)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_4953835:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (20.86, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_232586] [Fanout: 2] 
              (14) clk_gate_remainder_reg/cts_inv_4813821:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (19.39, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_192582] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cts_inv_4443784:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_132576] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4621:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (23.42, 29.95)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4073747:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (23.04, 25.34)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 15] 
                  (18) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 31.10)] [SINK PIN] 
                  (18) cto_buf_drc_4624:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (22.14, 23.81)] [Net: cts36] [Fanout: 13] 
                   (19) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 19.59)] [SINK PIN] 
                   (19) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 21.13)] [SINK PIN] 
                   (19) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.30, 20.34)] [SINK PIN] 
                   (19) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 28.81)] [SINK PIN] 
                   (19) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 25.74)] [SINK PIN] 
                   (19) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 20.34)] [SINK PIN] 
                   (19) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 19.59)] [SINK PIN] 
                   (19) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 20.34)] [SINK PIN] 
                   (19) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 20.34)] [SINK PIN] 
                   (19) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 22.66)] [SINK PIN] 
                   (19) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 24.95)] [SINK PIN] 
                   (19) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.65, 21.88)] [SINK PIN] 
                   (19) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 23.42)] [SINK PIN] 
                  (18) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 24.95)] [SINK PIN] 
                  (18) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 21.88)] [SINK PIN] 
                  (18) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.76, 21.88)] [SINK PIN] 
                  (18) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 20.34)] [SINK PIN] 
                  (18) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.21, 31.10)] [SINK PIN] 
                  (18) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 21.13)] [SINK PIN] 
                  (18) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 24.95)] [SINK PIN] 
                  (18) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 29.56)] [SINK PIN] 
                  (18) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 31.10)] [SINK PIN] 
                  (18) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 28.81)] [SINK PIN] 
                  (18) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.47, 29.56)] [SINK PIN] 
                  (18) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 30.34)] [SINK PIN] 
                  (18) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4423782:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_112574] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4053745:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (7.74, 28.42)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 13] 
                 (17) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 27.27)] [SINK PIN] 
                 (17) ccd_drc_inst_5706:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (7.55, 26.88)] [Net: ccd_drc_0] [Fanout: 4] 
                  (18) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 26.49)] [SINK PIN] 
                  (18) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 24.20)] [SINK PIN] 
                  (18) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.60, 24.95)] [SINK PIN] 
                  (18) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.86, 23.42)] [SINK PIN] 
                 (17) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.18, 27.27)] [SINK PIN] 
                 (17) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 25.74)] [SINK PIN] 
                 (17) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 24.95)] [SINK PIN] 
                 (17) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 24.20)] [SINK PIN] 
                 (17) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.62, 24.95)] [SINK PIN] 
                 (17) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 24.95)] [SINK PIN] 
                 (17) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.73, 28.02)] [SINK PIN] 
                 (17) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 26.49)] [SINK PIN] 
                 (17) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 29.56)] [SINK PIN] 
                 (17) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.69, 30.34)] [SINK PIN] 
                 (17) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 29.56)] [SINK PIN] 
              (14) clk_gate_remainder_reg/cts_inv_4823822:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (24.96, 33.02)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 12] 
               (15) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 34.95)] [SINK PIN] 
               (15) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 21.88)] [SINK PIN] 
               (15) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 24.20)] [SINK PIN] 
               (15) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 25.74)] [SINK PIN] 
               (15) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.06, 28.02)] [SINK PIN] 
               (15) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 32.63)] [SINK PIN] 
               (15) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 33.42)] [SINK PIN] 
               (15) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 34.17)] [SINK PIN] 
               (15) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 36.49)] [SINK PIN] 
               (15) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 33.42)] [SINK PIN] 
               (15) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 32.63)] [SINK PIN] 
               (15) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.82, 30.34)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_5353875:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_302593] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_5213861:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_272590] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_5073847:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 46.85)] [Net: clk_gate_remainder_reg/ctsbuf_net_242587] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4933833:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_212584] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4783818:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (10.11, 46.85)] [Net: clk_gate_remainder_reg/ctsbuf_net_162579] [Fanout: 2] 
                (16) clk_gate_remainder_reg/cts_inv_4413781:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_102573] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4063746:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (5.50, 46.85)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 25] 
                  (18) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 46.46)] [SINK PIN] 
                  (18) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 38.78)] [SINK PIN] 
                  (18) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 41.10)] [SINK PIN] 
                  (18) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 41.85)] [SINK PIN] 
                  (18) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 43.38)] [SINK PIN] 
                  (18) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 44.92)] [SINK PIN] 
                  (18) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 51.85)] [SINK PIN] 
                  (18) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 45.70)] [SINK PIN] 
                  (18) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 50.31)] [SINK PIN] 
                  (18) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 51.85)] [SINK PIN] 
                  (18) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.28, 49.53)] [SINK PIN] 
                  (18) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 49.53)] [SINK PIN] 
                  (18) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 47.24)] [SINK PIN] 
                  (18) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 47.24)] [SINK PIN] 
                  (18) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.70, 47.99)] [SINK PIN] 
                  (18) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 47.99)] [SINK PIN] 
                  (18) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 47.24)] [SINK PIN] 
                  (18) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 48.78)] [SINK PIN] 
                  (18) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.57, 51.06)] [SINK PIN] 
                  (18) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.38, 50.31)] [SINK PIN] 
                  (18) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 50.31)] [SINK PIN] 
                  (18) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 48.78)] [SINK PIN] 
                  (18) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.59, 47.99)] [SINK PIN] 
                  (18) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.57, 47.99)] [SINK PIN] 
                  (18) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 45.70)] [SINK PIN] 
                (16) clk_gate_remainder_reg/cts_inv_4453785:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_142577] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4083748:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (13.44, 45.31)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 8] 
                  (18) cto_buf_drc_4733:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (14.34, 45.31)] [Net: cts1] [Fanout: 4] 
                   (19) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 53.38)] [SINK PIN] 
                   (19) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 53.38)] [SINK PIN] 
                   (19) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.46, 52.60)] [SINK PIN] 
                   (19) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 52.60)] [SINK PIN] 
                  (18) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 23.42)] [SINK PIN] 
                  (18) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 24.95)] [SINK PIN] 
                  (18) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 52.60)] [SINK PIN] 
                  (18) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.39, 52.60)] [SINK PIN] 
                  (18) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 25.74)] [SINK PIN] 
                  (18) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 54.14)] [SINK PIN] 
                  (18) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 53.38)] [SINK PIN] 
       (7) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.10, 28.42)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 1] 
        (8) cto_buf_drc_4306:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.18, 28.42)] [Net: cts5] [Fanout: 2] 
         (9) cto_buf_drc_4275:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.50, 29.95)] [Net: cts4] [Fanout: 1] 
          (10) cto_buf_drc_4308:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.62, 29.95)] [Net: cts7] [Fanout: 3] 
           (11) cto_buf_drc_4366:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (43.26, 39.17)] [Net: cts11] [Fanout: 9] 
            (12) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 54.14)] [SINK PIN] 
            (12) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.22, 51.85)] [SINK PIN] 
            (12) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 43.38)] [SINK PIN] 
            (12) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 44.17)] [SINK PIN] 
            (12) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 44.92)] [SINK PIN] 
            (12) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.65, 43.38)] [SINK PIN] 
            (12) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 41.85)] [SINK PIN] 
            (12) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 41.10)] [SINK PIN] 
            (12) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 39.56)] [SINK PIN] 
           (11) cto_buf_drc_4364:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (40.70, 31.49)] [Net: cts9] [Fanout: 8] 
            (12) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 29.56)] [SINK PIN] 
            (12) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 38.02)] [SINK PIN] 
            (12) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 37.24)] [SINK PIN] 
            (12) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 34.95)] [SINK PIN] 
            (12) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 34.17)] [SINK PIN] 
            (12) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 32.63)] [SINK PIN] 
            (12) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 31.10)] [SINK PIN] 
            (12) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.46, 32.63)] [SINK PIN] 
           (11) cto_buf_drc_4368:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.21, 25.34)] [Net: cts13] [Fanout: 9] 
            (12) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 28.81)] [SINK PIN] 
            (12) cto_buf_drc_4369:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.59, 20.74)] [Net: cts14] [Fanout: 8] 
             (13) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 8.06)] [SINK PIN] 
             (13) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 19.59)] [SINK PIN] 
             (13) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.14, 18.06)] [SINK PIN] 
             (13) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.88, 17.27)] [SINK PIN] 
             (13) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 14.98)] [SINK PIN] 
             (13) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.56, 14.20)] [SINK PIN] 
             (13) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 18.81)] [SINK PIN] 
             (13) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 18.81)] [SINK PIN] 
            (12) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 22.66)] [SINK PIN] 
            (12) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.63, 21.13)] [SINK PIN] 
            (12) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 22.66)] [SINK PIN] 
            (12) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 23.42)] [SINK PIN] 
            (12) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 24.95)] [SINK PIN] 
            (12) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 25.74)] [SINK PIN] 
            (12) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 27.27)] [SINK PIN] 
         (9) cto_buf_drc_4274:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.82, 28.42)] [Net: cts3] [Fanout: 2] 
          (10) cto_buf_drc_4612:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.38, 16.13)] [Net: cts31] [Fanout: 1] 
           (11) cto_buf_drc_4614:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (27.26, 6.91)] [Net: cts33] [Fanout: 16] 
            (12) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 2.70)] [SINK PIN] 
            (12) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 5.77)] [SINK PIN] 
            (12) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.84, 7.30)] [SINK PIN] 
            (12) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 6.52)] [SINK PIN] 
            (12) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.00, 7.30)] [SINK PIN] 
            (12) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 5.77)] [SINK PIN] 
            (12) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 5.77)] [SINK PIN] 
            (12) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 5.77)] [SINK PIN] 
            (12) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 6.52)] [SINK PIN] 
            (12) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 4.23)] [SINK PIN] 
            (12) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 5.77)] [SINK PIN] 
            (12) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 3.45)] [SINK PIN] 
            (12) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 3.45)] [SINK PIN] 
            (12) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 2.70)] [SINK PIN] 
            (12) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 3.45)] [SINK PIN] 
            (12) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.28, 2.70)] [SINK PIN] 
          (10) cto_buf_drc_4372:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (31.04, 29.95)] [Net: cts17] [Fanout: 2] 
           (11) cto_buf_drc_4608:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.95, 22.27)] [Net: cts27] [Fanout: 1] 
            (12) cto_buf_drc_4611:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (13.25, 14.59)] [Net: cts30] [Fanout: 8] 
             (13) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.73, 14.98)] [SINK PIN] 
             (13) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.22, 7.30)] [SINK PIN] 
             (13) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 14.20)] [SINK PIN] 
             (13) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 11.13)] [SINK PIN] 
             (13) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.90, 11.91)] [SINK PIN] 
             (13) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.60, 11.13)] [SINK PIN] 
             (13) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.66, 11.91)] [SINK PIN] 
             (13) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 14.20)] [SINK PIN] 
           (11) cto_buf_drc_4374:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (32.13, 31.49)] [Net: cts19] [Fanout: 2] 
            (12) cto_buf_drc_4607:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (10.88, 22.27)] [Net: cts26] [Fanout: 4] 
             (13) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.37, 20.34)] [SINK PIN] 
             (13) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.30, 16.52)] [SINK PIN] 
             (13) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.66, 17.27)] [SINK PIN] 
             (13) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 18.81)] [SINK PIN] 
            (12) cto_buf_drc_4376:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (34.11, 31.49)] [Net: cts21] [Fanout: 3] 
             (13) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 47.99)] [SINK PIN] 
             (13) cto_buf_drc_4377:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (21.76, 25.34)] [Net: cts22] [Fanout: 2] 
              (14) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 16.52)] [SINK PIN] 
              (14) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 21.13)] [SINK PIN] 
             (13) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 22.66)] [SINK PIN] 

Printing structure of clock (mode mode_norm.fast.RCmin_bc) at root pin clock:
(0) clock [in Port] [Location (34.88, 57.59)] [Net: clock] [Fanout: 1] 
 (1) cts_inv_8764216:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.03, 56.06)] [Net: ctsbuf_net_552618] [Fanout: 1] 
  (2) cts_inv_8724212:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (34.88, 56.06)] [Net: ctsbuf_net_542617] [Fanout: 1] 
   (3) cto_buf_drc_4241:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (36.22, 52.99)] [Net: cts0] [Fanout: 1] 
    (4) cts_inv_8684208:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 48.38)] [Net: ctsbuf_net_532616] [Fanout: 1] 
     (5) cto_buf_drc_4652:I->Z [Ref: NanGate_15nm_OCL/BUF_X1] [Location (31.17, 39.17)] [Net: cts40] [Fanout: 1] 
      (6) cts_inv_8564196:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (27.65, 37.63)] [Net: ctsbuf_net_502613] [Fanout: 3] 
       (7) cts_inv_8284168:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 45.31)] [Net: ctsbuf_net_432606] [Fanout: 1] 
        (8) cts_inv_8244164:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.64, 48.38)] [Net: ctsbuf_net_422605] [Fanout: 3] 
         (9) clk_gate_state_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (32.06, 52.99)] [Net: clk_gate_state_reg/ENCLK] [ICG] [Fanout: 4] 
          (10) resHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.82, 51.85)] [SINK PIN] 
          (10) state_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 51.85)] [SINK PIN] 
          (10) state_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 54.14)] [SINK PIN] 
          (10) state_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 51.85)] [SINK PIN] 
         (9) clk_gate_count_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.15, 56.06)] [Net: clk_gate_count_reg/ENCLK] [ICG] [Fanout: 1] 
          (10) cto_buf_drc_4627:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (26.24, 56.06)] [Net: cts39] [Fanout: 8] 
           (11) count_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 54.92)] [SINK PIN] 
           (11) neg_out_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 54.92)] [SINK PIN] 
           (11) count_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 53.38)] [SINK PIN] 
           (11) count_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 54.14)] [SINK PIN] 
           (11) count_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 54.92)] [SINK PIN] 
           (11) count_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 54.14)] [SINK PIN] 
           (11) count_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 54.92)] [SINK PIN] 
           (11) count_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 55.67)] [SINK PIN] 
         (9) clk_gate_req_dw_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (16.06, 56.06)] [Net: clk_gate_req_dw_reg/ENCLK] [ICG] [Fanout: 2] 
          (10) cto_buf_drc_4626:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (17.47, 56.06)] [Net: cts38] [Fanout: 4] 
           (11) req_tag_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.56, 56.46)] [SINK PIN] 
           (11) req_dw_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 56.46)] [SINK PIN] 
           (11) isHi_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.14, 56.46)] [SINK PIN] 
           (11) req_tag_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.50, 56.46)] [SINK PIN] 
          (10) cto_buf_drc_4625:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (17.15, 56.06)] [Net: cts37] [Fanout: 3] 
           (11) req_tag_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.64, 56.46)] [SINK PIN] 
           (11) req_tag_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 53.38)] [SINK PIN] 
           (11) req_tag_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 54.92)] [SINK PIN] 
       (7) clk_gate_remainder_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (19.07, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_12564] [ICG] [Fanout: 1] 
        (8) clk_gate_remainder_reg/cto_buf_drc_4615:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 37.63)] [Net: clk_gate_remainder_reg/cts0] [Fanout: 1] 
         (9) clk_gate_remainder_reg/cts_buf_5503890:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (20.16, 43.78)] [Net: clk_gate_remainder_reg/ctsbuf_net_352598] [Fanout: 2] 
          (10) clk_gate_remainder_reg/cts_inv_5223862:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.32, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_282591] [Fanout: 1] 
           (11) clk_gate_remainder_reg/cts_inv_5083848:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (24.96, 40.70)] [Net: clk_gate_remainder_reg/ctsbuf_net_252588] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_4943834:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (29.82, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_222585] [Fanout: 2] 
             (13) clk_gate_remainder_reg/cts_inv_4803820:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (28.80, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_182581] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4433783:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 37.63)] [Net: clk_gate_remainder_reg/ctsbuf_net_122575] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cts_inv_4033743:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (32.64, 40.70)] [Net: clk_gate_remainder_reg/ENCLK] [Fanout: 11] 
                (16) remainder_reg_125_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 44.92)] [SINK PIN] 
                (16) remainder_reg_129_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 52.60)] [SINK PIN] 
                (16) remainder_reg_128_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 51.06)] [SINK PIN] 
                (16) remainder_reg_127_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 49.53)] [SINK PIN] 
                (16) remainder_reg_119_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 38.78)] [SINK PIN] 
                (16) remainder_reg_122_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.39, 40.31)] [SINK PIN] 
                (16) remainder_reg_121_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 40.31)] [SINK PIN] 
                (16) remainder_reg_123_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 41.10)] [SINK PIN] 
                (16) remainder_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 41.85)] [SINK PIN] 
                (16) remainder_reg_126_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.69, 46.46)] [SINK PIN] 
                (16) remainder_reg_124_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 42.63)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4103750:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.38, 40.70)] [Net: clk_gate_remainder_reg/p_abuf6] [Fanout: 5] 
                (16) remainder_reg_120_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 36.49)] [SINK PIN] 
                (16) remainder_reg_117_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 34.95)] [SINK PIN] 
                (16) remainder_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 37.24)] [SINK PIN] 
                (16) remainder_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.46, 38.02)] [SINK PIN] 
                (16) remainder_reg_118_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 36.49)] [SINK PIN] 
             (13) clk_gate_remainder_reg/cts_inv_4793819:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (32.64, 39.17)] [Net: clk_gate_remainder_reg/ctsbuf_net_172580] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cto_buf_drc_4618:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (35.46, 39.17)] [Net: clk_gate_remainder_reg/cts3] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4403780:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (36.48, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_92572] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4684:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (37.76, 29.95)] [Net: clk_gate_remainder_reg/cts8] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4043744:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (34.43, 28.42)] [Net: clk_gate_remainder_reg/p_abuf0] [Fanout: 23] 
                  (18) remainder_reg_96_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 30.34)] [SINK PIN] 
                  (18) remainder_reg_97_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 21.13)] [SINK PIN] 
                  (18) remainder_reg_102_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.57, 21.13)] [SINK PIN] 
                  (18) remainder_reg_103_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 23.42)] [SINK PIN] 
                  (18) remainder_reg_98_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.95, 24.95)] [SINK PIN] 
                  (18) remainder_reg_106_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 24.95)] [SINK PIN] 
                  (18) remainder_reg_104_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 23.42)] [SINK PIN] 
                  (18) remainder_reg_94_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.62, 25.74)] [SINK PIN] 
                  (18) remainder_reg_107_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 26.49)] [SINK PIN] 
                  (18) remainder_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.43, 34.17)] [SINK PIN] 
                  (18) remainder_reg_116_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 34.17)] [SINK PIN] 
                  (18) remainder_reg_114_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 32.63)] [SINK PIN] 
                  (18) remainder_reg_115_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.57, 32.63)] [SINK PIN] 
                  (18) remainder_reg_101_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.42, 24.20)] [SINK PIN] 
                  (18) remainder_reg_99_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.63, 24.95)] [SINK PIN] 
                  (18) remainder_reg_108_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 25.74)] [SINK PIN] 
                  (18) remainder_reg_112_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.97, 31.88)] [SINK PIN] 
                  (18) remainder_reg_111_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 30.34)] [SINK PIN] 
                  (18) remainder_reg_105_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 27.27)] [SINK PIN] 
                  (18) remainder_reg_113_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.98, 30.34)] [SINK PIN] 
                  (18) remainder_reg_95_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 29.56)] [SINK PIN] 
                  (18) remainder_reg_109_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 28.02)] [SINK PIN] 
                  (18) remainder_reg_110_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.71, 28.81)] [SINK PIN] 
          (10) clk_gate_remainder_reg/cts_inv_5453885:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (18.24, 43.78)] [Net: clk_gate_remainder_reg/ctsbuf_net_332596] [Fanout: 2] 
           (11) clk_gate_remainder_reg/cts_inv_5373877:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.79, 42.24)] [Net: clk_gate_remainder_reg/ctsbuf_net_322595] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cto_buf_drc_4616:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.50, 37.63)] [Net: clk_gate_remainder_reg/cts1] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_4953835:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (20.86, 33.02)] [Net: clk_gate_remainder_reg/ctsbuf_net_232586] [Fanout: 2] 
              (14) clk_gate_remainder_reg/cts_inv_4813821:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (19.39, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_192582] [Fanout: 2] 
               (15) clk_gate_remainder_reg/cts_inv_4443784:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (21.12, 31.49)] [Net: clk_gate_remainder_reg/ctsbuf_net_132576] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cto_buf_drc_4621:I->Z [Ref: NanGate_15nm_OCL/BUF_X2] [Location (23.42, 29.95)] [Net: clk_gate_remainder_reg/cts6] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4073747:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (23.04, 25.34)] [Net: clk_gate_remainder_reg/p_abuf3] [Fanout: 15] 
                  (18) remainder_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 31.10)] [SINK PIN] 
                  (18) cto_buf_drc_4624:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (22.14, 23.81)] [Net: cts36] [Fanout: 13] 
                   (19) remainder_reg_84_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 19.59)] [SINK PIN] 
                   (19) remainder_reg_65_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 21.13)] [SINK PIN] 
                   (19) remainder_reg_72_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.30, 20.34)] [SINK PIN] 
                   (19) remainder_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 28.81)] [SINK PIN] 
                   (19) remainder_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 25.74)] [SINK PIN] 
                   (19) remainder_reg_85_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 20.34)] [SINK PIN] 
                   (19) remainder_reg_86_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 19.59)] [SINK PIN] 
                   (19) remainder_reg_87_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 20.34)] [SINK PIN] 
                   (19) remainder_reg_71_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.78, 20.34)] [SINK PIN] 
                   (19) remainder_reg_80_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 22.66)] [SINK PIN] 
                   (19) remainder_reg_89_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 24.95)] [SINK PIN] 
                   (19) remainder_reg_81_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.65, 21.88)] [SINK PIN] 
                   (19) remainder_reg_82_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 23.42)] [SINK PIN] 
                  (18) remainder_reg_91_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.32, 24.95)] [SINK PIN] 
                  (18) remainder_reg_90_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 21.88)] [SINK PIN] 
                  (18) remainder_reg_79_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.76, 21.88)] [SINK PIN] 
                  (18) remainder_reg_88_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 20.34)] [SINK PIN] 
                  (18) remainder_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.21, 31.10)] [SINK PIN] 
                  (18) remainder_reg_93_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.58, 21.13)] [SINK PIN] 
                  (18) remainder_reg_92_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.08, 24.95)] [SINK PIN] 
                  (18) remainder_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.95, 29.56)] [SINK PIN] 
                  (18) remainder_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 31.10)] [SINK PIN] 
                  (18) remainder_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 28.81)] [SINK PIN] 
                  (18) remainder_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.47, 29.56)] [SINK PIN] 
                  (18) remainder_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 30.34)] [SINK PIN] 
                  (18) remainder_reg_100_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [SINK PIN] 
               (15) clk_gate_remainder_reg/cts_inv_4423782:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 29.95)] [Net: clk_gate_remainder_reg/ctsbuf_net_112574] [Fanout: 1] 
                (16) clk_gate_remainder_reg/cts_inv_4053745:I->ZN [Ref: NanGate_15nm_OCL/INV_X4] [Location (7.74, 28.42)] [Net: clk_gate_remainder_reg/p_abuf1] [Fanout: 13] 
                 (17) remainder_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 27.27)] [SINK PIN] 
                 (17) ccd_drc_inst_5706:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (7.55, 26.88)] [Net: ccd_drc_0] [Fanout: 4] 
                  (18) remainder_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.66, 26.49)] [SINK PIN] 
                  (18) remainder_reg_74_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 24.20)] [SINK PIN] 
                  (18) remainder_reg_83_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.60, 24.95)] [SINK PIN] 
                  (18) remainder_reg_78_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.86, 23.42)] [SINK PIN] 
                 (17) remainder_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.18, 27.27)] [SINK PIN] 
                 (17) remainder_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 25.74)] [SINK PIN] 
                 (17) remainder_reg_66_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 24.95)] [SINK PIN] 
                 (17) remainder_reg_68_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 24.20)] [SINK PIN] 
                 (17) remainder_reg_76_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.62, 24.95)] [SINK PIN] 
                 (17) remainder_reg_67_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.70, 24.95)] [SINK PIN] 
                 (17) remainder_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.73, 28.02)] [SINK PIN] 
                 (17) remainder_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 26.49)] [SINK PIN] 
                 (17) remainder_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.51, 29.56)] [SINK PIN] 
                 (17) remainder_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.69, 30.34)] [SINK PIN] 
                 (17) remainder_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 29.56)] [SINK PIN] 
              (14) clk_gate_remainder_reg/cts_inv_4823822:I->ZN [Ref: NanGate_15nm_OCL/INV_X16] [Location (24.96, 33.02)] [Net: clk_gate_remainder_reg/p_abuf5] [Fanout: 12] 
               (15) remainder_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.43, 34.95)] [SINK PIN] 
               (15) remainder_reg_69_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 21.88)] [SINK PIN] 
               (15) remainder_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.98, 24.20)] [SINK PIN] 
               (15) remainder_reg_77_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 25.74)] [SINK PIN] 
               (15) remainder_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.06, 28.02)] [SINK PIN] 
               (15) remainder_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.58, 32.63)] [SINK PIN] 
               (15) remainder_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 33.42)] [SINK PIN] 
               (15) remainder_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.45, 34.17)] [SINK PIN] 
               (15) remainder_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 36.49)] [SINK PIN] 
               (15) remainder_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.53, 33.42)] [SINK PIN] 
               (15) remainder_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.34, 32.63)] [SINK PIN] 
               (15) remainder_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.82, 30.34)] [SINK PIN] 
           (11) clk_gate_remainder_reg/cts_inv_5353875:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_302593] [Fanout: 1] 
            (12) clk_gate_remainder_reg/cts_inv_5213861:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (17.28, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_272590] [Fanout: 1] 
             (13) clk_gate_remainder_reg/cts_inv_5073847:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 46.85)] [Net: clk_gate_remainder_reg/ctsbuf_net_242587] [Fanout: 1] 
              (14) clk_gate_remainder_reg/cts_inv_4933833:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (13.44, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_212584] [Fanout: 1] 
               (15) clk_gate_remainder_reg/cts_inv_4783818:I->ZN [Ref: NanGate_15nm_OCL/INV_X1] [Location (10.11, 46.85)] [Net: clk_gate_remainder_reg/ctsbuf_net_162579] [Fanout: 2] 
                (16) clk_gate_remainder_reg/cts_inv_4413781:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 48.38)] [Net: clk_gate_remainder_reg/ctsbuf_net_102573] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4063746:I->ZN [Ref: NanGate_15nm_OCL/INV_X8] [Location (5.50, 46.85)] [Net: clk_gate_remainder_reg/p_abuf2] [Fanout: 25] 
                  (18) remainder_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.76, 46.46)] [SINK PIN] 
                  (18) remainder_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 38.78)] [SINK PIN] 
                  (18) remainder_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 41.10)] [SINK PIN] 
                  (18) remainder_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 41.85)] [SINK PIN] 
                  (18) remainder_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 43.38)] [SINK PIN] 
                  (18) remainder_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.45, 44.92)] [SINK PIN] 
                  (18) remainder_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 51.85)] [SINK PIN] 
                  (18) remainder_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.70, 45.70)] [SINK PIN] 
                  (18) remainder_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (7.55, 50.31)] [SINK PIN] 
                  (18) remainder_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.79, 51.85)] [SINK PIN] 
                  (18) remainder_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.28, 49.53)] [SINK PIN] 
                  (18) remainder_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.58, 49.53)] [SINK PIN] 
                  (18) remainder_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (0.38, 47.24)] [SINK PIN] 
                  (18) remainder_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 47.24)] [SINK PIN] 
                  (18) remainder_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (8.70, 47.99)] [SINK PIN] 
                  (18) remainder_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 47.99)] [SINK PIN] 
                  (18) remainder_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 47.24)] [SINK PIN] 
                  (18) remainder_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.82, 48.78)] [SINK PIN] 
                  (18) remainder_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.57, 51.06)] [SINK PIN] 
                  (18) remainder_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.38, 50.31)] [SINK PIN] 
                  (18) remainder_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.25, 50.31)] [SINK PIN] 
                  (18) remainder_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (4.74, 48.78)] [SINK PIN] 
                  (18) remainder_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (6.59, 47.99)] [SINK PIN] 
                  (18) remainder_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.57, 47.99)] [SINK PIN] 
                  (18) remainder_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (5.63, 45.70)] [SINK PIN] 
                (16) clk_gate_remainder_reg/cts_inv_4453785:I->ZN [Ref: NanGate_15nm_OCL/INV_X2] [Location (9.60, 45.31)] [Net: clk_gate_remainder_reg/ctsbuf_net_142577] [Fanout: 1] 
                 (17) clk_gate_remainder_reg/cts_inv_4083748:I->ZN [Ref: NanGate_15nm_OCL/INV_X12] [Location (13.44, 45.31)] [Net: clk_gate_remainder_reg/p_abuf4] [Fanout: 8] 
                  (18) cto_buf_drc_4733:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (14.34, 45.31)] [Net: cts1] [Fanout: 4] 
                   (19) remainder_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 53.38)] [SINK PIN] 
                   (19) remainder_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 53.38)] [SINK PIN] 
                   (19) remainder_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.46, 52.60)] [SINK PIN] 
                   (19) remainder_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (9.54, 52.60)] [SINK PIN] 
                  (18) remainder_reg_70_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 23.42)] [SINK PIN] 
                  (18) remainder_reg_75_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 24.95)] [SINK PIN] 
                  (18) remainder_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 52.60)] [SINK PIN] 
                  (18) remainder_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.39, 52.60)] [SINK PIN] 
                  (18) remainder_reg_73_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.50, 25.74)] [SINK PIN] 
                  (18) remainder_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.58, 54.14)] [SINK PIN] 
                  (18) remainder_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.54, 53.38)] [SINK PIN] 
       (7) clk_gate_divisor_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (28.10, 28.42)] [Net: clk_gate_divisor_reg/ENCLK] [ICG] [Fanout: 1] 
        (8) cto_buf_drc_4306:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.18, 28.42)] [Net: cts5] [Fanout: 2] 
         (9) cto_buf_drc_4275:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.50, 29.95)] [Net: cts4] [Fanout: 1] 
          (10) cto_buf_drc_4308:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (39.62, 29.95)] [Net: cts7] [Fanout: 3] 
           (11) cto_buf_drc_4366:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (43.26, 39.17)] [Net: cts11] [Fanout: 9] 
            (12) divisor_reg_64_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 54.14)] [SINK PIN] 
            (12) divisor_reg_63_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.22, 51.85)] [SINK PIN] 
            (12) divisor_reg_61_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 43.38)] [SINK PIN] 
            (12) divisor_reg_60_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 44.17)] [SINK PIN] 
            (12) divisor_reg_59_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.40, 44.92)] [SINK PIN] 
            (12) divisor_reg_58_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.65, 43.38)] [SINK PIN] 
            (12) divisor_reg_57_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 41.85)] [SINK PIN] 
            (12) divisor_reg_56_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 41.10)] [SINK PIN] 
            (12) divisor_reg_55_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 39.56)] [SINK PIN] 
           (11) cto_buf_drc_4364:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (40.70, 31.49)] [Net: cts9] [Fanout: 8] 
            (12) divisor_reg_47_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 29.56)] [SINK PIN] 
            (12) divisor_reg_54_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 38.02)] [SINK PIN] 
            (12) divisor_reg_53_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 37.24)] [SINK PIN] 
            (12) divisor_reg_52_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 34.95)] [SINK PIN] 
            (12) divisor_reg_51_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 34.17)] [SINK PIN] 
            (12) divisor_reg_50_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 32.63)] [SINK PIN] 
            (12) divisor_reg_49_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.35, 31.10)] [SINK PIN] 
            (12) divisor_reg_48_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.46, 32.63)] [SINK PIN] 
           (11) cto_buf_drc_4368:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.21, 25.34)] [Net: cts13] [Fanout: 9] 
            (12) divisor_reg_46_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 28.81)] [SINK PIN] 
            (12) cto_buf_drc_4369:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (46.59, 20.74)] [Net: cts14] [Fanout: 8] 
             (13) divisor_reg_30_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 8.06)] [SINK PIN] 
             (13) divisor_reg_39_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 19.59)] [SINK PIN] 
             (13) divisor_reg_38_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.14, 18.06)] [SINK PIN] 
             (13) divisor_reg_37_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.88, 17.27)] [SINK PIN] 
             (13) divisor_reg_36_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 14.98)] [SINK PIN] 
             (13) divisor_reg_35_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.56, 14.20)] [SINK PIN] 
             (13) divisor_reg_34_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 18.81)] [SINK PIN] 
             (13) divisor_reg_33_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 18.81)] [SINK PIN] 
            (12) divisor_reg_32_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 22.66)] [SINK PIN] 
            (12) divisor_reg_40_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.63, 21.13)] [SINK PIN] 
            (12) divisor_reg_41_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.48, 22.66)] [SINK PIN] 
            (12) divisor_reg_42_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 23.42)] [SINK PIN] 
            (12) divisor_reg_43_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 24.95)] [SINK PIN] 
            (12) divisor_reg_44_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 25.74)] [SINK PIN] 
            (12) divisor_reg_45_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.54, 27.27)] [SINK PIN] 
         (9) cto_buf_drc_4274:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.82, 28.42)] [Net: cts3] [Fanout: 2] 
          (10) cto_buf_drc_4612:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (29.38, 16.13)] [Net: cts31] [Fanout: 1] 
           (11) cto_buf_drc_4614:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X8] [Location (27.26, 6.91)] [Net: cts33] [Fanout: 16] 
            (12) divisor_reg_11_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 2.70)] [SINK PIN] 
            (12) divisor_reg_29_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 5.77)] [SINK PIN] 
            (12) divisor_reg_28_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.84, 7.30)] [SINK PIN] 
            (12) divisor_reg_27_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 6.52)] [SINK PIN] 
            (12) divisor_reg_26_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.00, 7.30)] [SINK PIN] 
            (12) divisor_reg_25_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 5.77)] [SINK PIN] 
            (12) divisor_reg_24_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 5.77)] [SINK PIN] 
            (12) divisor_reg_22_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 5.77)] [SINK PIN] 
            (12) divisor_reg_21_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.70, 6.52)] [SINK PIN] 
            (12) divisor_reg_20_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 4.23)] [SINK PIN] 
            (12) divisor_reg_19_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 5.77)] [SINK PIN] 
            (12) divisor_reg_18_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.62, 3.45)] [SINK PIN] 
            (12) divisor_reg_17_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 3.45)] [SINK PIN] 
            (12) divisor_reg_16_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 2.70)] [SINK PIN] 
            (12) divisor_reg_15_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.69, 3.45)] [SINK PIN] 
            (12) divisor_reg_14_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.28, 2.70)] [SINK PIN] 
          (10) cto_buf_drc_4372:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (31.04, 29.95)] [Net: cts17] [Fanout: 2] 
           (11) cto_buf_drc_4608:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (21.95, 22.27)] [Net: cts27] [Fanout: 1] 
            (12) cto_buf_drc_4611:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (13.25, 14.59)] [Net: cts30] [Fanout: 8] 
             (13) divisor_reg_6_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.73, 14.98)] [SINK PIN] 
             (13) divisor_reg_23_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.22, 7.30)] [SINK PIN] 
             (13) divisor_reg_13_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.49, 14.20)] [SINK PIN] 
             (13) divisor_reg_12_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.72, 11.13)] [SINK PIN] 
             (13) divisor_reg_10_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (3.90, 11.91)] [SINK PIN] 
             (13) divisor_reg_9_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.60, 11.13)] [SINK PIN] 
             (13) divisor_reg_8_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.66, 11.91)] [SINK PIN] 
             (13) divisor_reg_7_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 14.20)] [SINK PIN] 
           (11) cto_buf_drc_4374:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X4] [Location (32.13, 31.49)] [Net: cts19] [Fanout: 2] 
            (12) cto_buf_drc_4607:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X1] [Location (10.88, 22.27)] [Net: cts26] [Fanout: 4] 
             (13) divisor_reg_2_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.37, 20.34)] [SINK PIN] 
             (13) divisor_reg_5_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.30, 16.52)] [SINK PIN] 
             (13) divisor_reg_4_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.66, 17.27)] [SINK PIN] 
             (13) divisor_reg_3_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (1.86, 18.81)] [SINK PIN] 
            (12) cto_buf_drc_4376:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X2] [Location (34.11, 31.49)] [Net: cts21] [Fanout: 3] 
             (13) divisor_reg_62_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 47.99)] [SINK PIN] 
             (13) cto_buf_drc_4377:I->Z [Ref: NanGate_15nm_OCL/CLKBUF_X12] [Location (21.76, 25.34)] [Net: cts22] [Fanout: 2] 
              (14) divisor_reg_0_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 16.52)] [SINK PIN] 
              (14) divisor_reg_1_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (2.75, 21.13)] [SINK PIN] 
             (13) divisor_reg_31_/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 22.66)] [SINK PIN] 
1
