name: hdlconvertor_p248
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p248.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module mod1;
	struct {
		reg signed [31:0] x;
		reg signed [31:0] y;
	} s1;
	wire signed [31:0] k = 1;
	initial begin
		#(1) s1 = {1, (2 + k)};
		#(1) $display(s1.x, s1.y);
		#(1) s1 = '{
			x: 2,
			y: (3 + k)
		};
		#(1) $display(s1.x, s1.y);
		#(1) $finish();
	end
endmodule
