// Seed: 3073635750
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  timeunit 1ps; module_0(
      id_5, id_1, id_1
  );
  always @(posedge id_6 or posedge id_1) begin
    deassign id_5;
  end
endprogram
module module_2 (
    input  wor   id_0
    , id_3,
    output logic id_1
);
  always @(posedge id_3 or posedge 1) id_1 <= 1;
  module_0(
      id_3, id_3, id_3
  );
endmodule
