Classic Timing Analyzer report for 8bitbrain
Fri Apr 09 22:15:19 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                    ; To                                  ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 11.841 ns                        ; reset                                                                                                                   ; controller:inst1|gate3              ; --                           ; clk                          ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 17.752 ns                        ; p2s:inst5|data_out                                                                                                      ; p2s_dout                            ; clk                          ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 3.056 ns                         ; altera_internal_jtag~TDO                                                                                                ; altera_reserved_tdo                 ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 3.209 ns                         ; altera_internal_jtag                                                                                                    ; sld_hub:sld_hub_inst|tdo_bypass_reg ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clk'                          ; N/A                                      ; None          ; 11.69 MHz ( period = 85.515 ns ) ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[0]            ; clk                          ; clk                          ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 127.26 MHz ( period = 7.858 ns ) ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                      ; sld_hub:sld_hub_inst|tdo            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Hold: 'clk'                           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; controller:inst1|curbtns[1]                                                                                             ; controller:inst1|diff_btn_vec[1]    ; clk                          ; clk                          ; 194          ;
; Total number of failed paths                ;                                          ;               ;                                  ;                                                                                                                         ;                                     ;                              ;                              ; 194          ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                    ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.69 MHz ( period = 85.515 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.167 ns               ;
; N/A                                     ; 11.69 MHz ( period = 85.515 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.167 ns               ;
; N/A                                     ; 11.69 MHz ( period = 85.515 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.167 ns               ;
; N/A                                     ; 11.69 MHz ( period = 85.515 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.167 ns               ;
; N/A                                     ; 11.69 MHz ( period = 85.515 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.167 ns               ;
; N/A                                     ; 11.69 MHz ( period = 85.515 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.167 ns               ;
; N/A                                     ; 11.69 MHz ( period = 85.515 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 85.167 ns               ;
; N/A                                     ; 11.87 MHz ( period = 84.243 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 83.924 ns               ;
; N/A                                     ; 11.87 MHz ( period = 84.243 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 83.924 ns               ;
; N/A                                     ; 11.87 MHz ( period = 84.243 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 83.924 ns               ;
; N/A                                     ; 11.87 MHz ( period = 84.243 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 83.924 ns               ;
; N/A                                     ; 11.87 MHz ( period = 84.243 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 83.924 ns               ;
; N/A                                     ; 11.87 MHz ( period = 84.243 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 83.924 ns               ;
; N/A                                     ; 11.87 MHz ( period = 84.243 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[6]  ; clk        ; clk      ; None                        ; None                      ; 83.924 ns               ;
; N/A                                     ; 11.91 MHz ( period = 83.964 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 83.636 ns               ;
; N/A                                     ; 11.91 MHz ( period = 83.964 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 83.636 ns               ;
; N/A                                     ; 11.91 MHz ( period = 83.964 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 83.636 ns               ;
; N/A                                     ; 11.91 MHz ( period = 83.964 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 83.636 ns               ;
; N/A                                     ; 11.91 MHz ( period = 83.964 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 83.636 ns               ;
; N/A                                     ; 11.91 MHz ( period = 83.964 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 83.636 ns               ;
; N/A                                     ; 11.91 MHz ( period = 83.964 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[11] ; clk        ; clk      ; None                        ; None                      ; 83.636 ns               ;
; N/A                                     ; 11.93 MHz ( period = 83.848 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 83.499 ns               ;
; N/A                                     ; 11.93 MHz ( period = 83.848 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 83.499 ns               ;
; N/A                                     ; 11.93 MHz ( period = 83.848 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 83.499 ns               ;
; N/A                                     ; 11.93 MHz ( period = 83.848 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 83.499 ns               ;
; N/A                                     ; 11.93 MHz ( period = 83.848 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 83.499 ns               ;
; N/A                                     ; 11.93 MHz ( period = 83.848 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 83.499 ns               ;
; N/A                                     ; 11.93 MHz ( period = 83.848 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[10] ; clk        ; clk      ; None                        ; None                      ; 83.499 ns               ;
; N/A                                     ; 11.95 MHz ( period = 83.657 ns )                    ; wavegen:inst6|wave_sel[2]                                                                                               ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 83.348 ns               ;
; N/A                                     ; 11.96 MHz ( period = 83.589 ns )                    ; wavegen:inst6|wave_sel[1]                                                                                               ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 83.280 ns               ;
; N/A                                     ; 11.97 MHz ( period = 83.570 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 83.222 ns               ;
; N/A                                     ; 11.97 MHz ( period = 83.570 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 83.222 ns               ;
; N/A                                     ; 11.97 MHz ( period = 83.570 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 83.222 ns               ;
; N/A                                     ; 11.97 MHz ( period = 83.570 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 83.222 ns               ;
; N/A                                     ; 11.97 MHz ( period = 83.570 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 83.222 ns               ;
; N/A                                     ; 11.97 MHz ( period = 83.570 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 83.222 ns               ;
; N/A                                     ; 11.97 MHz ( period = 83.570 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[7]  ; clk        ; clk      ; None                        ; None                      ; 83.222 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.484 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 83.136 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.484 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 83.136 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.484 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 83.136 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.484 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 83.136 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.484 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 83.136 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.484 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 83.136 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.484 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[2]  ; clk        ; clk      ; None                        ; None                      ; 83.136 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.482 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 83.134 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.482 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 83.134 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.482 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 83.134 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.482 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 83.134 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.482 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 83.134 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.482 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 83.134 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.482 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[3]  ; clk        ; clk      ; None                        ; None                      ; 83.134 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.477 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 83.129 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.477 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 83.129 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.477 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 83.129 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.477 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 83.129 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.477 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 83.129 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.477 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 83.129 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.477 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[4]  ; clk        ; clk      ; None                        ; None                      ; 83.129 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.471 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 83.123 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.471 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 83.123 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.471 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 83.123 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.471 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 83.123 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.471 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 83.123 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.471 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 83.123 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.471 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[1]  ; clk        ; clk      ; None                        ; None                      ; 83.123 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.465 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 83.117 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.465 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 83.117 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.465 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 83.117 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.465 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 83.117 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.465 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 83.117 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.465 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 83.117 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.465 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[5]  ; clk        ; clk      ; None                        ; None                      ; 83.117 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.441 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 83.113 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.441 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 83.113 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.441 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 83.113 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.441 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 83.113 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.441 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 83.113 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.441 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 83.113 ns               ;
; N/A                                     ; 11.98 MHz ( period = 83.441 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[1]  ; clk        ; clk      ; None                        ; None                      ; 83.113 ns               ;
; N/A                                     ; 11.99 MHz ( period = 83.380 ns )                    ; wavegen:inst6|wave_sel[0]                                                                                               ; modulator:inst3|wave3[0]  ; clk        ; clk      ; None                        ; None                      ; 83.071 ns               ;
; N/A                                     ; 12.01 MHz ( period = 83.232 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 82.885 ns               ;
; N/A                                     ; 12.01 MHz ( period = 83.232 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 82.885 ns               ;
; N/A                                     ; 12.01 MHz ( period = 83.232 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 82.885 ns               ;
; N/A                                     ; 12.01 MHz ( period = 83.232 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 82.885 ns               ;
; N/A                                     ; 12.01 MHz ( period = 83.232 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 82.885 ns               ;
; N/A                                     ; 12.01 MHz ( period = 83.232 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 82.885 ns               ;
; N/A                                     ; 12.01 MHz ( period = 83.232 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[8]  ; clk        ; clk      ; None                        ; None                      ; 82.885 ns               ;
; N/A                                     ; 12.02 MHz ( period = 83.226 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 82.879 ns               ;
; N/A                                     ; 12.02 MHz ( period = 83.226 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 82.879 ns               ;
; N/A                                     ; 12.02 MHz ( period = 83.226 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 82.879 ns               ;
; N/A                                     ; 12.02 MHz ( period = 83.226 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 82.879 ns               ;
; N/A                                     ; 12.02 MHz ( period = 83.226 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 82.879 ns               ;
; N/A                                     ; 12.02 MHz ( period = 83.226 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 82.879 ns               ;
; N/A                                     ; 12.02 MHz ( period = 83.226 ns )                    ; wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[9]  ; clk        ; clk      ; None                        ; None                      ; 82.879 ns               ;
; N/A                                     ; 12.04 MHz ( period = 83.058 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 82.730 ns               ;
; N/A                                     ; 12.04 MHz ( period = 83.058 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 82.730 ns               ;
; N/A                                     ; 12.04 MHz ( period = 83.058 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 82.730 ns               ;
; N/A                                     ; 12.04 MHz ( period = 83.058 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 82.730 ns               ;
; N/A                                     ; 12.04 MHz ( period = 83.058 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 82.730 ns               ;
; N/A                                     ; 12.04 MHz ( period = 83.058 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 82.730 ns               ;
; N/A                                     ; 12.04 MHz ( period = 83.058 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[6]  ; clk        ; clk      ; None                        ; None                      ; 82.730 ns               ;
; N/A                                     ; 12.05 MHz ( period = 83.021 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 82.693 ns               ;
; N/A                                     ; 12.05 MHz ( period = 83.021 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 82.693 ns               ;
; N/A                                     ; 12.05 MHz ( period = 83.021 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 82.693 ns               ;
; N/A                                     ; 12.05 MHz ( period = 83.021 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 82.693 ns               ;
; N/A                                     ; 12.05 MHz ( period = 83.021 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 82.693 ns               ;
; N/A                                     ; 12.05 MHz ( period = 83.021 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 82.693 ns               ;
; N/A                                     ; 12.05 MHz ( period = 83.021 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[4]  ; clk        ; clk      ; None                        ; None                      ; 82.693 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.900 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 82.602 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.900 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 82.602 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.900 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 82.602 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.900 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 82.602 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.900 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 82.602 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.900 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 82.602 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.900 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[3]  ; clk        ; clk      ; None                        ; None                      ; 82.602 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.896 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 82.598 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.896 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 82.598 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.896 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 82.598 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.896 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 82.598 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.896 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 82.598 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.896 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 82.598 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.896 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[4]  ; clk        ; clk      ; None                        ; None                      ; 82.598 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.891 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 82.593 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.891 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 82.593 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.891 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 82.593 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.891 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 82.593 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.891 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 82.593 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.891 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 82.593 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.891 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[2]  ; clk        ; clk      ; None                        ; None                      ; 82.593 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.890 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 82.592 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.890 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 82.592 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.890 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 82.592 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.890 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 82.592 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.890 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 82.592 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.890 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 82.592 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.890 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[1]  ; clk        ; clk      ; None                        ; None                      ; 82.592 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.850 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 82.522 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.850 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 82.522 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.850 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 82.522 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.850 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 82.522 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.850 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 82.522 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.850 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 82.522 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.850 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[3]  ; clk        ; clk      ; None                        ; None                      ; 82.522 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[2]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.849 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[5]  ; clk        ; clk      ; None                        ; None                      ; 82.521 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.846 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.846 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.846 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.846 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.846 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.846 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.846 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[8]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[9]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.837 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[7]  ; clk        ; clk      ; None                        ; None                      ; 82.508 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.821 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 82.520 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.821 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 82.520 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.821 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 82.520 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.821 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 82.520 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.821 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 82.520 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.821 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 82.520 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.821 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[8]  ; clk        ; clk      ; None                        ; None                      ; 82.520 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.818 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.818 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.818 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.818 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.818 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.818 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.818 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[9]  ; clk        ; clk      ; None                        ; None                      ; 82.517 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.817 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 82.516 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.817 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 82.516 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.817 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 82.516 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.817 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 82.516 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.817 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 82.516 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.817 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 82.516 ns               ;
; N/A                                     ; 12.07 MHz ( period = 82.817 ns )                    ; wavegen:inst6|square:sq2|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[7]  ; clk        ; clk      ; None                        ; None                      ; 82.516 ns               ;
; N/A                                     ; 12.10 MHz ( period = 82.627 ns )                    ; wavegen:inst6|square:sq1|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[0]  ; clk        ; clk      ; None                        ; None                      ; 82.304 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                         ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                   ; To                                                                                                                                                                                ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 127.26 MHz ( period = 7.858 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; 143.23 MHz ( period = 6.982 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 145.77 MHz ( period = 6.860 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.156 ns                ;
; N/A                                     ; 145.77 MHz ( period = 6.860 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.167 ns                ;
; N/A                                     ; 146.33 MHz ( period = 6.834 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.213 ns                ;
; N/A                                     ; 146.71 MHz ( period = 6.816 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.143 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 152.02 MHz ( period = 6.578 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.977 ns                ;
; N/A                                     ; 154.61 MHz ( period = 6.468 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.971 ns                ;
; N/A                                     ; 155.55 MHz ( period = 6.429 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.171 ns                ;
; N/A                                     ; 156.10 MHz ( period = 6.406 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 156.94 MHz ( period = 6.372 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.111 ns                ;
; N/A                                     ; 157.65 MHz ( period = 6.343 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.085 ns                ;
; N/A                                     ; 159.82 MHz ( period = 6.257 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.999 ns                ;
; N/A                                     ; 161.39 MHz ( period = 6.196 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.838 ns                ;
; N/A                                     ; 162.05 MHz ( period = 6.171 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 164.34 MHz ( period = 6.085 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.827 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                   ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.779 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.767 ns                ;
; N/A                                     ; 166.69 MHz ( period = 5.999 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.741 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.693 ns                ;
; N/A                                     ; 168.29 MHz ( period = 5.942 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.681 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.678 ns                ;
; N/A                                     ; 170.50 MHz ( period = 5.865 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.607 ns                ;
; N/A                                     ; 170.77 MHz ( period = 5.856 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.595 ns                ;
; N/A                                     ; 170.94 MHz ( period = 5.850 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.592 ns                ;
; N/A                                     ; 173.04 MHz ( period = 5.779 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.521 ns                ;
; N/A                                     ; 173.31 MHz ( period = 5.770 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.509 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.506 ns                ;
; N/A                                     ; 174.58 MHz ( period = 5.728 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.456 ns                ;
; N/A                                     ; 175.65 MHz ( period = 5.693 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 175.93 MHz ( period = 5.684 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 176.12 MHz ( period = 5.678 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.420 ns                ;
; N/A                                     ; 177.21 MHz ( period = 5.643 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 177.97 MHz ( period = 5.619 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.299 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.337 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 179.95 MHz ( period = 5.557 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.285 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 181.09 MHz ( period = 5.522 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.264 ns                ;
; N/A                                     ; 181.62 MHz ( period = 5.506 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 182.78 MHz ( period = 5.471 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.199 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 183.59 MHz ( period = 5.447 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.06 MHz ( period = 5.433 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                       ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.170 ns                ;
; N/A                                     ; 184.06 MHz ( period = 5.433 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                       ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.170 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.165 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.113 ns                ;
; N/A                                     ; 185.74 MHz ( period = 5.384 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.112 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.123 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 188.71 MHz ( period = 5.299 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.026 ns                ;
; N/A                                     ; 189.14 MHz ( period = 5.287 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 189.97 MHz ( period = 5.264 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.877 ns                ;
; N/A                                     ; 191.35 MHz ( period = 5.226 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 191.72 MHz ( period = 5.216 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.941 ns                ;
; N/A                                     ; 192.27 MHz ( period = 5.201 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.951 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.906 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 196.16 MHz ( period = 5.098 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.780 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                       ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                       ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                       ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 197.08 MHz ( period = 5.074 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.756 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.24 MHz ( period = 5.070 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.719 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.47 MHz ( period = 5.064 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 197.51 MHz ( period = 5.063 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 197.71 MHz ( period = 5.058 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 197.71 MHz ( period = 5.058 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.800 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.788 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.788 ns                ;
; N/A                                     ; 197.86 MHz ( period = 5.054 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.788 ns                ;
; N/A                                     ; 198.85 MHz ( period = 5.029 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.771 ns                ;
; N/A                                     ; 198.89 MHz ( period = 5.028 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 199.76 MHz ( period = 5.006 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                        ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 200.72 MHz ( period = 4.982 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.631 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 201.09 MHz ( period = 4.973 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.697 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.697 ns                ;
; N/A                                     ; 201.69 MHz ( period = 4.958 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.697 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                               ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.396 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.339 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_memory_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a1~portb_memory_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a2~portb_memory_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a3~portb_memory_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a4~portb_memory_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a5~portb_memory_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a6~portb_memory_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7                                   ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a7~portb_memory_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.933 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.903 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.428 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.427 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.453 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.418 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.411 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.409 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.408 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.401 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                        ;                                                                                                                                                                                   ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[1]                            ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 1.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[4]                            ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[3]                            ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[2]                            ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[5]                            ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[6]                            ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[4]                               ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[1]                               ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[2]                               ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 2.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][8]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][8]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][8]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[6]                               ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 2.749 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[3]                               ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 2.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][8]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[5]                               ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][3]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][1]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][2]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][8]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][8]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][1]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][0]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][0]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][2]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][9]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][2]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][9]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][0]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][2]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][9]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][3]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][9]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][6]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][4]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][2]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][0]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][3]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][0]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][1]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][0]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][8]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][6]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][1]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][6]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][9]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][2]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][6]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[10]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][9]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][1]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][6]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][7]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][7]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][1]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][5]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][3]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.345 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][5]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][3]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][7]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[11]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][1]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][7]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][5]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][7]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][3]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][5]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[9]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][2]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][5]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[5]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][0]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[8]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][4]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][7]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][3]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[7]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][6]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][6]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][7]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[2]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][4]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][9]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 3.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][4]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 3.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][4]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 3.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[0]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][5]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 3.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 3.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][7]                                ; clk        ; clk      ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 3.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][5]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[4]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][4]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[6]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][4]                                ; clk        ; clk      ; None                       ; None                       ; 4.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][4]                                ; clk        ; clk      ; None                       ; None                       ; 4.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][4]                                ; clk        ; clk      ; None                       ; None                       ; 4.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][4]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 3.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[1]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[3]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 7.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave2[11]                              ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 5.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 5.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 5.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 5.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave2[9]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 5.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 5.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave2[4]                               ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 9.006 ns                 ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                 ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                ; To Clock                     ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 11.841 ns  ; reset                        ; controller:inst1|gate3                                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 10.656 ns  ; reset                        ; controller:inst1|gate2                                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 9.954 ns   ; reset                        ; controller:inst1|trig_vec[4]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 9.954 ns   ; reset                        ; controller:inst1|trig_vec[3]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 9.545 ns   ; edit_select_rot[0]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 9.545 ns   ; edit_select_rot[0]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 9.545 ns   ; edit_select_rot[0]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 9.545 ns   ; edit_select_rot[0]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 9.545 ns   ; edit_select_rot[0]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 9.545 ns   ; edit_select_rot[0]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 9.346 ns   ; reset                        ; controller:inst1|gate1                                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 9.220 ns   ; reset                        ; controller:inst1|trig_vec[2]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 9.220 ns   ; reset                        ; controller:inst1|trig_vec[1]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 9.205 ns   ; reset                        ; controller:inst1|gateblip3                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 9.157 ns   ; reset                        ; controller:inst1|trig_vec[6]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 8.350 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 8.350 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 8.350 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 7.910 ns   ; reset                        ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 7.910 ns   ; reset                        ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 7.910 ns   ; reset                        ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 7.910 ns   ; reset                        ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 7.910 ns   ; reset                        ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 7.910 ns   ; reset                        ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 7.562 ns   ; edit_change_rot[0]           ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 7.562 ns   ; edit_change_rot[0]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 7.424 ns   ; reset                        ; controller:inst1|gateblip2                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 7.305 ns   ; reset                        ; controller:inst1|gateblip1                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 7.109 ns   ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 7.109 ns   ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 6.769 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.769 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.769 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.744 ns   ; reset                        ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 6.744 ns   ; reset                        ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 6.347 ns   ; waveform_rot[1]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.223 ns   ; waveform_rot[1]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.193 ns   ; edit_select_rot[1]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.193 ns   ; edit_select_rot[1]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.193 ns   ; edit_select_rot[1]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.193 ns   ; edit_select_rot[1]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.193 ns   ; edit_select_rot[1]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.193 ns   ; edit_select_rot[1]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 6.066 ns   ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 6.031 ns   ; edit_select_rot[0]           ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.892 ns   ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.599 ns   ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.580 ns   ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 5.580 ns   ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 5.545 ns   ; edit_change_rot[0]           ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.513 ns   ; wave_bank_rot[0]             ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 5.454 ns   ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 5.454 ns   ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 5.448 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 5.448 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A   ; None         ; 5.386 ns   ; waveform_rot[0]              ; wavegen:inst6|prev_wave_form_rot[0]                                                                                                                                               ; clk                          ;
; N/A   ; None         ; 5.384 ns   ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.378 ns   ; edit_change_rot[1]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.322 ns   ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.274 ns   ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                         ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.240 ns   ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 5.123 ns   ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A   ; None         ; 5.123 ns   ; reset                        ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A   ; None         ; 5.123 ns   ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                 ; clk                          ;
; N/A   ; None         ; 5.123 ns   ; reset                        ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A   ; None         ; 5.048 ns   ; reset                        ; controller:inst1|wait_cycle                                                                                                                                                       ; clk                          ;
; N/A   ; None         ; 4.801 ns   ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.459 ns   ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.101 ns   ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 4.082 ns   ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                      ; clk                          ;
; N/A   ; None         ; 3.046 ns   ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 2.797 ns   ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                        ; clk                          ;
; N/A   ; None         ; 1.454 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.454 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.103 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.103 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.103 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.623 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.623 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.623 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.623 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.623 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.348 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.318 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.315 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.314 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.312 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.300 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.281 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.279 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.170 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; 0.161 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.018 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.010 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.011 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.029 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.029 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.153 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.154 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.178 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.179 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.193 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.343 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.514 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.623 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.645 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.645 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.951 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.951 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -0.957 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -1.120 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.318 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.318 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.448 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.484 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                           ; clk                          ;
; N/A   ; None         ; -1.712 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.897 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.897 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.056 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.111 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.135 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.180 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.219 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.270 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.270 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.374 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.376 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.377 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.379 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.389 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.414 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.474 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.529 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.531 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.545 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.545 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.545 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.598 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.599 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -2.943 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                   ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 17.752 ns  ; p2s:inst5|data_out                                     ; p2s_dout  ; clk        ;
; N/A   ; None         ; 15.433 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPd    ; clk        ;
; N/A   ; None         ; 15.383 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPa    ; clk        ;
; N/A   ; None         ; 15.094 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPf    ; clk        ;
; N/A   ; None         ; 15.084 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPe    ; clk        ;
; N/A   ; None         ; 10.093 ns  ; controller:inst1|param[1]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 10.078 ns  ; controller:inst1|param[1]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 10.051 ns  ; controller:inst1|param[3]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 10.014 ns  ; controller:inst1|param[3]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 9.920 ns   ; controller:inst1|param[2]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 9.870 ns   ; controller:inst1|param[3]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 9.838 ns   ; controller:inst1|param[2]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 9.790 ns   ; controller:inst1|param[2]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 9.716 ns   ; controller:inst1|param[1]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 9.691 ns   ; controller:inst1|param[3]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 9.656 ns   ; controller:inst1|param[0]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 9.623 ns   ; controller:inst1|param[0]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 9.609 ns   ; controller:inst1|param[0]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 9.501 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 9.487 ns   ; controller:inst1|param[2]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 9.479 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 9.471 ns   ; controller:inst1|param[2]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 9.457 ns   ; controller:inst1|param[2]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 9.448 ns   ; controller:inst1|param[1]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 9.434 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 9.432 ns   ; controller:inst1|param[3]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 9.425 ns   ; controller:inst1|param[3]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 9.424 ns   ; controller:inst1|param[2]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 9.418 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 9.406 ns   ; controller:inst1|param[3]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 9.363 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.301 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.280 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 9.238 ns   ; controller:inst1|param[0]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 9.223 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 9.193 ns   ; controller:inst1|param[0]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 9.192 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 9.179 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 9.178 ns   ; controller:inst1|param[0]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 9.159 ns   ; controller:inst1|param[0]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 9.110 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 9.062 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.038 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 9.018 ns   ; controller:inst1|param[1]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 9.005 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 9.004 ns   ; controller:inst1|param[1]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 8.985 ns   ; controller:inst1|param[1]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 8.983 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 8.971 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 8.824 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 8.805 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 8.696 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 8.633 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 8.391 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 8.232 ns   ; p2s:inst5|ld                                           ; p2s_ld    ; clk        ;
; N/A   ; None         ; 8.010 ns   ; p2s:inst5|cs                                           ; p2s_cs    ; clk        ;
; N/A   ; None         ; 7.995 ns   ; s2p:inst|cs                                            ; s2p_cs    ; clk        ;
; N/A   ; None         ; 7.893 ns   ; p2s:inst5|i_ioclk                                      ; p2s_ioclk ; clk        ;
; N/A   ; None         ; 7.681 ns   ; s2p:inst|ioclk                                         ; s2p_ioclk ; clk        ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 3.056 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                        ;
+---------------+-------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 3.209 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.865 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.864 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.811 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.811 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.811 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.797 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.795 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.740 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.680 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.655 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.645 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.643 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.642 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.640 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.536 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.536 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.485 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.446 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.401 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.377 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.322 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.163 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.163 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.978 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.750 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 1.714 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.584 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.584 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.408 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.386 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.223 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 1.217 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 1.217 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.911 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.911 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.889 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.780 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.609 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.459 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.445 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.444 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.420 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.419 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.295 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.295 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.277 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.276 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.248 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; 0.105 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.096 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.013 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.034 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.046 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.048 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.049 ns ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.052 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.082 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                           ; clk                          ;
; N/A           ; None        ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.837 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.837 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.837 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.188 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.188 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -2.531 ns ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -2.780 ns ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -3.816 ns ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -3.835 ns ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.193 ns ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.535 ns ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -4.782 ns ; reset                        ; controller:inst1|wait_cycle                                                                                                                                                       ; clk                          ;
; N/A           ; None        ; -4.857 ns ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -4.857 ns ; reset                        ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -4.857 ns ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -4.857 ns ; reset                        ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -4.927 ns ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.008 ns ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.056 ns ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.086 ns ; edit_select_rot[1]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.087 ns ; edit_select_rot[1]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.087 ns ; edit_select_rot[1]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.091 ns ; edit_select_rot[1]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.092 ns ; edit_select_rot[1]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.112 ns ; edit_change_rot[1]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.118 ns ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.120 ns ; waveform_rot[0]              ; wavegen:inst6|prev_wave_form_rot[0]                                                                                                                                               ; clk                          ;
; N/A           ; None        ; -5.182 ns ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -5.182 ns ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -5.188 ns ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.188 ns ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.247 ns ; wave_bank_rot[0]             ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.279 ns ; edit_change_rot[0]           ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A           ; None        ; -5.295 ns ; edit_change_rot[0]           ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.295 ns ; edit_change_rot[0]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.314 ns ; reset                        ; controller:inst1|gate3                                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.314 ns ; reset                        ; controller:inst1|gate1                                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.314 ns ; reset                        ; controller:inst1|gate2                                                                                                                                                            ; clk                          ;
; N/A           ; None        ; -5.314 ns ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.314 ns ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -5.333 ns ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.572 ns ; reset                        ; controller:inst1|trig_vec[6]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.579 ns ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.753 ns ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.765 ns ; edit_select_rot[0]           ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A           ; None        ; -5.813 ns ; edit_select_rot[1]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -5.825 ns ; reset                        ; controller:inst1|gateblip1                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -5.957 ns ; waveform_rot[1]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -6.081 ns ; waveform_rot[1]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -6.221 ns ; reset                        ; controller:inst1|gateblip2                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -6.478 ns ; reset                        ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -6.478 ns ; reset                        ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -6.503 ns ; waveform_rot[0]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -6.503 ns ; waveform_rot[0]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -6.503 ns ; waveform_rot[0]              ; wavegen:inst6|wave_sel[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -6.843 ns ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -6.843 ns ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                 ; clk                          ;
; N/A           ; None        ; -7.644 ns ; reset                        ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -7.644 ns ; reset                        ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -7.644 ns ; reset                        ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -7.644 ns ; reset                        ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -7.644 ns ; reset                        ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -7.644 ns ; reset                        ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -7.706 ns ; reset                        ; controller:inst1|gateblip3                                                                                                                                                        ; clk                          ;
; N/A           ; None        ; -8.084 ns ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -8.084 ns ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -8.084 ns ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A           ; None        ; -8.954 ns ; reset                        ; controller:inst1|trig_vec[2]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -8.954 ns ; reset                        ; controller:inst1|trig_vec[1]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -9.279 ns ; edit_select_rot[0]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -9.279 ns ; edit_select_rot[0]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -9.279 ns ; edit_select_rot[0]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -9.279 ns ; edit_select_rot[0]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -9.279 ns ; edit_select_rot[0]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -9.279 ns ; edit_select_rot[0]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A           ; None        ; -9.688 ns ; reset                        ; controller:inst1|trig_vec[4]                                                                                                                                                      ; clk                          ;
; N/A           ; None        ; -9.688 ns ; reset                        ; controller:inst1|trig_vec[3]                                                                                                                                                      ; clk                          ;
+---------------+-------------+-----------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 09 22:15:16 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "controller:inst1|diff_btn_vec[2]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[1]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[5]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[4]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[3]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[6]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "s2p:inst|i_ioclk" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[0]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[0]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[6]" as buffer
    Info: Detected gated clock "controller:inst1|Equal6~3" as buffer
    Info: Detected gated clock "controller:inst1|Equal6~0" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[3]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[4]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[5]" as buffer
    Info: Detected ripple clock "divider:inst24|clkout" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[1]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[2]" as buffer
    Info: Detected gated clock "controller:inst1|Equal6~5" as buffer
    Info: Detected gated clock "controller:inst1|Equal6~1" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[8]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[11]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[10]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[9]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[7]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[4]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[5]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[6]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[2]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[0]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[3]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[1]" as buffer
    Info: Detected gated clock "controller:inst1|Equal6~2" as buffer
    Info: Detected gated clock "controller:inst1|Equal6~4" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_clk" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[3]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[5]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[4]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[6]" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~0" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~1" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~2" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[2]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[1]" as buffer
    Info: Detected ripple clock "p2s:inst5|i_ioclk" as buffer
Info: Clock "clk" has Internal fmax of 11.69 MHz between source memory "wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0" and destination register "modulator:inst3|wave3[0]" (period= 85.515 ns)
    Info: + Longest memory to register delay is 85.167 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y7; Fanout = 24; MEM Node = 'wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y7; Fanout = 1; MEM Node = 'wavegen:inst6|triangle:tri3|altsyncram:altsyncram_component|altsyncram_mtc1:auto_generated|q_a[10]'
        Info: 3: + IC(1.033 ns) + CELL(0.366 ns) = 5.160 ns; Loc. = LCCOMB_X26_Y7_N10; Fanout = 33; COMB Node = 'wavegen:inst6|Mux25~0'
        Info: 4: + IC(1.809 ns) + CELL(4.712 ns) = 11.681 ns; Loc. = DSPMULT_X20_Y9_N0; Fanout = 1; COMB Node = 'modulator:inst3|lpm_mult:Mult8|mult_pt01:auto_generated|mac_mult1~DATAOUT18'
        Info: 5: + IC(0.000 ns) + CELL(0.396 ns) = 12.077 ns; Loc. = DSPOUT_X20_Y9_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_mult:Mult8|mult_pt01:auto_generated|mac_out2~DATAOUT18'
        Info: 6: + IC(2.519 ns) + CELL(0.206 ns) = 14.802 ns; Loc. = LCCOMB_X7_Y15_N26; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[9]~382'
        Info: 7: + IC(0.381 ns) + CELL(0.596 ns) = 15.779 ns; Loc. = LCCOMB_X7_Y15_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[1]~3'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 15.865 ns; Loc. = LCCOMB_X7_Y15_N4; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[2]~5'
        Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 16.371 ns; Loc. = LCCOMB_X7_Y15_N6; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[3]~6'
        Info: 10: + IC(0.390 ns) + CELL(0.206 ns) = 16.967 ns; Loc. = LCCOMB_X7_Y15_N10; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[18]~385'
        Info: 11: + IC(0.421 ns) + CELL(0.621 ns) = 18.009 ns; Loc. = LCCOMB_X7_Y15_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[1]~3'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 18.095 ns; Loc. = LCCOMB_X7_Y15_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[2]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 18.181 ns; Loc. = LCCOMB_X7_Y15_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[3]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 18.687 ns; Loc. = LCCOMB_X7_Y15_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[4]~8'
        Info: 15: + IC(0.365 ns) + CELL(0.319 ns) = 19.371 ns; Loc. = LCCOMB_X7_Y15_N12; Fanout = 5; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|selnose[63]'
        Info: 16: + IC(0.733 ns) + CELL(0.206 ns) = 20.310 ns; Loc. = LCCOMB_X8_Y15_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[27]~389'
        Info: 17: + IC(0.380 ns) + CELL(0.596 ns) = 21.286 ns; Loc. = LCCOMB_X8_Y15_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[1]~3'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 21.372 ns; Loc. = LCCOMB_X8_Y15_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[2]~5'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 21.458 ns; Loc. = LCCOMB_X8_Y15_N24; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[3]~7'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 21.544 ns; Loc. = LCCOMB_X8_Y15_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[4]~9'
        Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 22.050 ns; Loc. = LCCOMB_X8_Y15_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[5]~10'
        Info: 22: + IC(0.370 ns) + CELL(0.206 ns) = 22.626 ns; Loc. = LCCOMB_X8_Y15_N14; Fanout = 6; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|selnose[84]'
        Info: 23: + IC(0.661 ns) + CELL(0.206 ns) = 23.493 ns; Loc. = LCCOMB_X8_Y15_N6; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[37]~393'
        Info: 24: + IC(1.506 ns) + CELL(0.596 ns) = 25.595 ns; Loc. = LCCOMB_X10_Y12_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[2]~5'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 25.681 ns; Loc. = LCCOMB_X10_Y12_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[3]~7'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 25.767 ns; Loc. = LCCOMB_X10_Y12_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[4]~9'
        Info: 27: + IC(0.000 ns) + CELL(0.190 ns) = 25.957 ns; Loc. = LCCOMB_X10_Y12_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[5]~11'
        Info: 28: + IC(0.000 ns) + CELL(0.506 ns) = 26.463 ns; Loc. = LCCOMB_X10_Y12_N16; Fanout = 7; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[6]~12'
        Info: 29: + IC(0.427 ns) + CELL(0.366 ns) = 27.256 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[45]~395'
        Info: 30: + IC(1.092 ns) + CELL(0.735 ns) = 29.083 ns; Loc. = LCCOMB_X14_Y12_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[1]~3'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 29.169 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~5'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 29.255 ns; Loc. = LCCOMB_X14_Y12_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~7'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 29.341 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~9'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 29.427 ns; Loc. = LCCOMB_X14_Y12_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~11'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 29.513 ns; Loc. = LCCOMB_X14_Y12_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~13'
        Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 30.019 ns; Loc. = LCCOMB_X14_Y12_N26; Fanout = 8; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~14'
        Info: 37: + IC(1.074 ns) + CELL(0.206 ns) = 31.299 ns; Loc. = LCCOMB_X10_Y12_N22; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[57]~406'
        Info: 38: + IC(1.409 ns) + CELL(0.596 ns) = 33.304 ns; Loc. = LCCOMB_X15_Y12_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~9'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 33.390 ns; Loc. = LCCOMB_X15_Y12_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~11'
        Info: 40: + IC(0.000 ns) + CELL(0.190 ns) = 33.580 ns; Loc. = LCCOMB_X15_Y12_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~13'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 33.666 ns; Loc. = LCCOMB_X15_Y12_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~15'
        Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 34.172 ns; Loc. = LCCOMB_X15_Y12_N18; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~16'
        Info: 43: + IC(0.728 ns) + CELL(0.206 ns) = 35.106 ns; Loc. = LCCOMB_X14_Y12_N2; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[64]~409'
        Info: 44: + IC(1.029 ns) + CELL(0.596 ns) = 36.731 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~5'
        Info: 45: + IC(0.000 ns) + CELL(0.190 ns) = 36.921 ns; Loc. = LCCOMB_X16_Y12_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~7'
        Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 37.007 ns; Loc. = LCCOMB_X16_Y12_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~9'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 37.093 ns; Loc. = LCCOMB_X16_Y12_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~11'
        Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 37.179 ns; Loc. = LCCOMB_X16_Y12_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~13'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 37.265 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~15'
        Info: 50: + IC(0.000 ns) + CELL(0.086 ns) = 37.351 ns; Loc. = LCCOMB_X16_Y12_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~17'
        Info: 51: + IC(0.000 ns) + CELL(0.506 ns) = 37.857 ns; Loc. = LCCOMB_X16_Y12_N26; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[9]~18'
        Info: 52: + IC(0.713 ns) + CELL(0.370 ns) = 38.940 ns; Loc. = LCCOMB_X15_Y12_N28; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[77]~420'
        Info: 53: + IC(1.069 ns) + CELL(0.596 ns) = 40.605 ns; Loc. = LCCOMB_X17_Y12_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~13'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 40.691 ns; Loc. = LCCOMB_X17_Y12_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~15'
        Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 40.777 ns; Loc. = LCCOMB_X17_Y12_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~17'
        Info: 56: + IC(0.000 ns) + CELL(0.506 ns) = 41.283 ns; Loc. = LCCOMB_X17_Y12_N24; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[9]~18'
        Info: 57: + IC(0.425 ns) + CELL(0.370 ns) = 42.078 ns; Loc. = LCCOMB_X17_Y12_N4; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[84]~423'
        Info: 58: + IC(1.333 ns) + CELL(0.735 ns) = 44.146 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[4]~9'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 44.232 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[5]~11'
        Info: 60: + IC(0.000 ns) + CELL(0.086 ns) = 44.318 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[6]~13'
        Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 44.404 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[7]~15'
        Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 44.490 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[8]~17'
        Info: 63: + IC(0.000 ns) + CELL(0.506 ns) = 44.996 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[9]~18'
        Info: 64: + IC(1.489 ns) + CELL(0.206 ns) = 46.691 ns; Loc. = LCCOMB_X23_Y11_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[96]~435'
        Info: 65: + IC(1.043 ns) + CELL(0.735 ns) = 48.469 ns; Loc. = LCCOMB_X21_Y11_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[7]~15'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 48.555 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[8]~17'
        Info: 67: + IC(0.000 ns) + CELL(0.506 ns) = 49.061 ns; Loc. = LCCOMB_X21_Y11_N18; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[9]~18'
        Info: 68: + IC(1.070 ns) + CELL(0.206 ns) = 50.337 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[105]~436'
        Info: 69: + IC(0.704 ns) + CELL(0.621 ns) = 51.662 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[7]~15'
        Info: 70: + IC(0.000 ns) + CELL(0.086 ns) = 51.748 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[8]~17'
        Info: 71: + IC(0.000 ns) + CELL(0.506 ns) = 52.254 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[9]~18'
        Info: 72: + IC(0.730 ns) + CELL(0.206 ns) = 53.190 ns; Loc. = LCCOMB_X23_Y11_N18; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[108]~449'
        Info: 73: + IC(1.133 ns) + CELL(0.596 ns) = 54.919 ns; Loc. = LCCOMB_X23_Y8_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[1]~3'
        Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 55.005 ns; Loc. = LCCOMB_X23_Y8_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[2]~5'
        Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 55.091 ns; Loc. = LCCOMB_X23_Y8_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[3]~7'
        Info: 76: + IC(0.000 ns) + CELL(0.190 ns) = 55.281 ns; Loc. = LCCOMB_X23_Y8_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[4]~9'
        Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 55.367 ns; Loc. = LCCOMB_X23_Y8_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[5]~11'
        Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 55.453 ns; Loc. = LCCOMB_X23_Y8_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[6]~13'
        Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 55.539 ns; Loc. = LCCOMB_X23_Y8_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[7]~15'
        Info: 80: + IC(0.000 ns) + CELL(0.086 ns) = 55.625 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[8]~17'
        Info: 81: + IC(0.000 ns) + CELL(0.506 ns) = 56.131 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[9]~18'
        Info: 82: + IC(1.171 ns) + CELL(0.206 ns) = 57.508 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[123]~450'
        Info: 83: + IC(1.117 ns) + CELL(0.596 ns) = 59.221 ns; Loc. = LCCOMB_X24_Y8_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[7]~15'
        Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 59.307 ns; Loc. = LCCOMB_X24_Y8_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[8]~17'
        Info: 85: + IC(0.000 ns) + CELL(0.506 ns) = 59.813 ns; Loc. = LCCOMB_X24_Y8_N26; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[9]~18'
        Info: 86: + IC(1.190 ns) + CELL(0.366 ns) = 61.369 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[126]~463'
        Info: 87: + IC(1.481 ns) + CELL(0.596 ns) = 63.446 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[1]~3'
        Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 63.532 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[2]~5'
        Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 63.618 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[3]~7'
        Info: 90: + IC(0.000 ns) + CELL(0.190 ns) = 63.808 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[4]~9'
        Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 63.894 ns; Loc. = LCCOMB_X25_Y8_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[5]~11'
        Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 63.980 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[6]~13'
        Info: 93: + IC(0.000 ns) + CELL(0.086 ns) = 64.066 ns; Loc. = LCCOMB_X25_Y8_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[7]~15'
        Info: 94: + IC(0.000 ns) + CELL(0.086 ns) = 64.152 ns; Loc. = LCCOMB_X25_Y8_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[8]~17'
        Info: 95: + IC(0.000 ns) + CELL(0.506 ns) = 64.658 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[9]~18'
        Info: 96: + IC(1.516 ns) + CELL(0.206 ns) = 66.380 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[135]~470'
        Info: 97: + IC(1.869 ns) + CELL(0.621 ns) = 68.870 ns; Loc. = LCCOMB_X29_Y7_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[1]~3'
        Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 68.956 ns; Loc. = LCCOMB_X29_Y7_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[2]~5'
        Info: 99: + IC(0.000 ns) + CELL(0.190 ns) = 69.146 ns; Loc. = LCCOMB_X29_Y7_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[3]~7'
        Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 69.232 ns; Loc. = LCCOMB_X29_Y7_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[4]~9'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 69.318 ns; Loc. = LCCOMB_X29_Y7_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[5]~11'
        Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 69.404 ns; Loc. = LCCOMB_X29_Y7_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[6]~13'
        Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 69.490 ns; Loc. = LCCOMB_X29_Y7_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[7]~15'
        Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 69.576 ns; Loc. = LCCOMB_X29_Y7_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[8]~17'
        Info: 105: + IC(0.000 ns) + CELL(0.506 ns) = 70.082 ns; Loc. = LCCOMB_X29_Y7_N26; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[9]~18'
        Info: 106: + IC(1.486 ns) + CELL(0.206 ns) = 71.774 ns; Loc. = LCCOMB_X25_Y8_N30; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[151]~55'
        Info: 107: + IC(1.798 ns) + CELL(0.596 ns) = 74.168 ns; Loc. = LCCOMB_X30_Y7_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[8]~17'
        Info: 108: + IC(0.000 ns) + CELL(0.506 ns) = 74.674 ns; Loc. = LCCOMB_X30_Y7_N30; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[9]~18'
        Info: 109: + IC(1.092 ns) + CELL(0.366 ns) = 76.132 ns; Loc. = LCCOMB_X29_Y9_N0; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[153]~484'
        Info: 110: + IC(0.374 ns) + CELL(0.596 ns) = 77.102 ns; Loc. = LCCOMB_X29_Y9_N4; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[1]~3'
        Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 77.188 ns; Loc. = LCCOMB_X29_Y9_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[2]~5'
        Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 77.274 ns; Loc. = LCCOMB_X29_Y9_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[3]~7'
        Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 77.360 ns; Loc. = LCCOMB_X29_Y9_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[4]~9'
        Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 77.446 ns; Loc. = LCCOMB_X29_Y9_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[5]~11'
        Info: 115: + IC(0.000 ns) + CELL(0.190 ns) = 77.636 ns; Loc. = LCCOMB_X29_Y9_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[6]~13'
        Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 77.722 ns; Loc. = LCCOMB_X29_Y9_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[7]~15'
        Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 77.808 ns; Loc. = LCCOMB_X29_Y9_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[8]~17'
        Info: 118: + IC(0.000 ns) + CELL(0.506 ns) = 78.314 ns; Loc. = LCCOMB_X29_Y9_N20; Fanout = 10; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[9]~18'
        Info: 119: + IC(0.720 ns) + CELL(0.370 ns) = 79.404 ns; Loc. = LCCOMB_X30_Y9_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[162]~491'
        Info: 120: + IC(0.368 ns) + CELL(0.596 ns) = 80.368 ns; Loc. = LCCOMB_X30_Y9_N2; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[1]~3'
        Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 80.454 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[2]~5'
        Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 80.540 ns; Loc. = LCCOMB_X30_Y9_N6; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[3]~7'
        Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 80.626 ns; Loc. = LCCOMB_X30_Y9_N8; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[4]~9'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 80.712 ns; Loc. = LCCOMB_X30_Y9_N10; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[5]~11'
        Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 80.798 ns; Loc. = LCCOMB_X30_Y9_N12; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[6]~13'
        Info: 126: + IC(0.000 ns) + CELL(0.190 ns) = 80.988 ns; Loc. = LCCOMB_X30_Y9_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[7]~15'
        Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 81.074 ns; Loc. = LCCOMB_X30_Y9_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[8]~17'
        Info: 128: + IC(0.000 ns) + CELL(0.506 ns) = 81.580 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div8|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[9]~18'
        Info: 129: + IC(1.487 ns) + CELL(0.206 ns) = 83.273 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 1; COMB Node = 'modulator:inst3|wave3~71'
        Info: 130: + IC(0.359 ns) + CELL(0.206 ns) = 83.838 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 1; COMB Node = 'modulator:inst3|wave3~72'
        Info: 131: + IC(1.015 ns) + CELL(0.206 ns) = 85.059 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 1; COMB Node = 'modulator:inst3|wave3~47'
        Info: 132: + IC(0.000 ns) + CELL(0.108 ns) = 85.167 ns; Loc. = LCFF_X25_Y9_N27; Fanout = 26; REG Node = 'modulator:inst3|wave3[0]'
        Info: Total cell delay = 42.088 ns ( 49.42 % )
        Info: Total interconnect delay = 43.079 ns ( 50.58 % )
    Info: - Smallest clock skew is -0.128 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.767 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 933; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.872 ns) + CELL(0.666 ns) = 2.767 ns; Loc. = LCFF_X25_Y9_N27; Fanout = 26; REG Node = 'modulator:inst3|wave3[0]'
            Info: Total cell delay = 1.756 ns ( 63.46 % )
            Info: Total interconnect delay = 1.011 ns ( 36.54 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.895 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 933; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.831 ns) + CELL(0.835 ns) = 2.895 ns; Loc. = M4K_X27_Y7; Fanout = 24; MEM Node = 'wavegen:inst6|square:sq3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.925 ns ( 66.49 % )
            Info: Total interconnect delay = 0.970 ns ( 33.51 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 127.26 MHz between source register "sld_hub:sld_hub_inst|irf_reg[1][2]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 7.858 ns)
    Info: + Longest register to register delay is 3.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y18_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][2]'
        Info: 2: + IC(1.478 ns) + CELL(0.366 ns) = 1.844 ns; Loc. = LCCOMB_X8_Y18_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 3: + IC(0.367 ns) + CELL(0.206 ns) = 2.417 ns; Loc. = LCCOMB_X8_Y18_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~5'
        Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 2.983 ns; Loc. = LCCOMB_X8_Y18_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.369 ns) + CELL(0.206 ns) = 3.558 ns; Loc. = LCCOMB_X8_Y18_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~7'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 3.666 ns; Loc. = LCFF_X8_Y18_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.092 ns ( 29.79 % )
        Info: Total interconnect delay = 2.574 ns ( 70.21 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.421 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.829 ns) + CELL(0.000 ns) = 3.829 ns; Loc. = CLKCTRL_G0; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 5.421 ns; Loc. = LCFF_X8_Y18_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.666 ns ( 12.29 % )
            Info: Total interconnect delay = 4.755 ns ( 87.71 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 5.420 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(3.829 ns) + CELL(0.000 ns) = 3.829 ns; Loc. = CLKCTRL_G0; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.925 ns) + CELL(0.666 ns) = 5.420 ns; Loc. = LCFF_X7_Y18_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst|irf_reg[1][2]'
            Info: Total cell delay = 0.666 ns ( 12.29 % )
            Info: Total interconnect delay = 4.754 ns ( 87.71 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 194 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "controller:inst1|curbtns[1]" and destination pin or register "controller:inst1|diff_btn_vec[1]" for clock "clk" (Hold time is 7.839 ns)
    Info: + Largest clock skew is 9.294 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.566 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.439 ns) + CELL(0.970 ns) = 3.499 ns; Loc. = LCFF_X8_Y6_N13; Fanout = 9; REG Node = 'btn_reg:inst4|btn_clk'
            Info: 3: + IC(1.454 ns) + CELL(0.970 ns) = 5.923 ns; Loc. = LCFF_X15_Y6_N5; Fanout = 14; REG Node = 'btn_reg:inst4|btn_reg[5]'
            Info: 4: + IC(0.777 ns) + CELL(0.623 ns) = 7.323 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 2; COMB Node = 'controller:inst1|Equal6~1'
            Info: 5: + IC(0.382 ns) + CELL(0.544 ns) = 8.249 ns; Loc. = LCCOMB_X16_Y6_N6; Fanout = 1; COMB Node = 'controller:inst1|Equal6~3'
            Info: 6: + IC(0.360 ns) + CELL(0.206 ns) = 8.815 ns; Loc. = LCCOMB_X16_Y6_N12; Fanout = 1; COMB Node = 'controller:inst1|Equal6~6'
            Info: 7: + IC(2.129 ns) + CELL(0.000 ns) = 10.944 ns; Loc. = CLKCTRL_G6; Fanout = 6; COMB Node = 'controller:inst1|Equal6~6clkctrl'
            Info: 8: + IC(1.416 ns) + CELL(0.206 ns) = 12.566 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 5; REG Node = 'controller:inst1|diff_btn_vec[1]'
            Info: Total cell delay = 4.609 ns ( 36.68 % )
            Info: Total interconnect delay = 7.957 ns ( 63.32 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.272 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.516 ns) + CELL(0.666 ns) = 3.272 ns; Loc. = LCFF_X15_Y6_N15; Fanout = 1; REG Node = 'controller:inst1|curbtns[1]'
            Info: Total cell delay = 1.756 ns ( 53.67 % )
            Info: Total interconnect delay = 1.516 ns ( 46.33 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y6_N15; Fanout = 1; REG Node = 'controller:inst1|curbtns[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y6_N14; Fanout = 2; COMB Node = 'controller:inst1|Equal6~2'
        Info: 3: + IC(0.388 ns) + CELL(0.370 ns) = 1.151 ns; Loc. = LCCOMB_X15_Y6_N0; Fanout = 5; REG Node = 'controller:inst1|diff_btn_vec[1]'
        Info: Total cell delay = 0.763 ns ( 66.29 % )
        Info: Total interconnect delay = 0.388 ns ( 33.71 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "controller:inst1|gate3" (data pin = "reset", clock pin = "clk") is 11.841 ns
    Info: + Longest pin to register delay is 14.709 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 72; PIN Node = 'reset'
        Info: 2: + IC(6.718 ns) + CELL(0.370 ns) = 8.033 ns; Loc. = LCCOMB_X15_Y4_N30; Fanout = 1; COMB Node = 'controller:inst1|gate3~22'
        Info: 3: + IC(0.590 ns) + CELL(0.206 ns) = 8.829 ns; Loc. = LCCOMB_X14_Y4_N12; Fanout = 1; COMB Node = 'controller:inst1|gate3~23'
        Info: 4: + IC(1.925 ns) + CELL(0.370 ns) = 11.124 ns; Loc. = LCCOMB_X15_Y5_N20; Fanout = 1; COMB Node = 'controller:inst1|gate3~24'
        Info: 5: + IC(1.094 ns) + CELL(0.651 ns) = 12.869 ns; Loc. = LCCOMB_X14_Y4_N8; Fanout = 1; COMB Node = 'controller:inst1|gate3~25'
        Info: 6: + IC(0.381 ns) + CELL(0.370 ns) = 13.620 ns; Loc. = LCCOMB_X14_Y4_N26; Fanout = 1; COMB Node = 'controller:inst1|gate3~26'
        Info: 7: + IC(0.366 ns) + CELL(0.615 ns) = 14.601 ns; Loc. = LCCOMB_X14_Y4_N20; Fanout = 1; COMB Node = 'controller:inst1|gate3~27'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 14.709 ns; Loc. = LCFF_X14_Y4_N21; Fanout = 36; REG Node = 'controller:inst1|gate3'
        Info: Total cell delay = 3.635 ns ( 24.71 % )
        Info: Total interconnect delay = 11.074 ns ( 75.29 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.828 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 933; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X14_Y4_N21; Fanout = 36; REG Node = 'controller:inst1|gate3'
        Info: Total cell delay = 1.756 ns ( 62.09 % )
        Info: Total interconnect delay = 1.072 ns ( 37.91 % )
Info: tco from clock "clk" to destination pin "p2s_dout" through register "p2s:inst5|data_out" is 17.752 ns
    Info: + Longest clock path from clock "clk" to source register is 11.812 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.885 ns) + CELL(0.970 ns) = 2.945 ns; Loc. = LCFF_X4_Y9_N5; Fanout = 3; REG Node = 'p2s:inst5|i_ioclk'
        Info: 3: + IC(7.296 ns) + CELL(0.000 ns) = 10.241 ns; Loc. = CLKCTRL_G5; Fanout = 5; COMB Node = 'p2s:inst5|i_ioclk~clkctrl'
        Info: 4: + IC(0.905 ns) + CELL(0.666 ns) = 11.812 ns; Loc. = LCFF_X18_Y17_N9; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: Total cell delay = 2.726 ns ( 23.08 % )
        Info: Total interconnect delay = 9.086 ns ( 76.92 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N9; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: 2: + IC(2.410 ns) + CELL(3.226 ns) = 5.636 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'p2s_dout'
        Info: Total cell delay = 3.226 ns ( 57.24 % )
        Info: Total interconnect delay = 2.410 ns ( 42.76 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 3.056 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 3.056 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|tdo_bypass_reg" (data pin = "altera_internal_jtag", clock pin = "altera_internal_jtag~TCKUTAP") is 3.209 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.417 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(3.829 ns) + CELL(0.000 ns) = 3.829 ns; Loc. = CLKCTRL_G0; Fanout = 122; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 5.417 ns; Loc. = LCFF_X6_Y17_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg'
        Info: Total cell delay = 0.666 ns ( 12.29 % )
        Info: Total interconnect delay = 4.751 ns ( 87.71 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.514 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 8; PIN Node = 'altera_internal_jtag'
        Info: 2: + IC(2.200 ns) + CELL(0.206 ns) = 2.406 ns; Loc. = LCCOMB_X6_Y17_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.514 ns; Loc. = LCFF_X6_Y17_N25; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo_bypass_reg'
        Info: Total cell delay = 0.314 ns ( 12.49 % )
        Info: Total interconnect delay = 2.200 ns ( 87.51 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Fri Apr 09 22:15:19 2010
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


