Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr  6 19:20:58 2023
| Host         : LAPTOP-7D1D3GGC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     620         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   25          
TIMING-20  Warning           Non-clocked latch               1000        
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15183)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5411)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (2784)

1. checking no_clock (15183)
----------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 617 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 617 register/latch pins with no clock driven by root clock pin: U_clk/clkdiv_reg[25]/Q (HIGH)

 There are 617 register/latch pins with no clock driven by root clock pin: U_clk/clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: reg1/t_instr_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_MemRead_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg2/t_instr_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reg3/t_MemRead_reg/Q (HIGH)

 There are 2048 register/latch pins with no clock driven by root clock pin: reg3/t_MemWrite_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[0]_rep__15/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[0]_rep__19/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[0]_rep__3/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[0]_rep__4/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[0]_rep__5/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[0]_rep__6/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[0]_rep__7/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[10]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[11]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[13]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[14]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[15]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[16]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[17]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[18]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[1]_rep/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[1]_rep__0/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[1]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[1]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[1]_rep__5/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[1]_rep__7/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[20]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[21]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[22]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[23]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[24]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[25]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[26]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[27]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[28]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[29]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[2]_rep__10/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[2]_rep__11/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[2]_rep__7/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[2]_rep__8/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[2]_rep__9/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[30]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[3]_rep/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[3]_rep__3/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[3]_rep__4/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[3]_rep__5/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[3]_rep__6/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[3]_rep__7/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[4]/Q (HIGH)

 There are 88 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[4]_rep__0/Q (HIGH)

 There are 240 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[4]_rep__1/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[4]_rep__2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[4]_rep__3/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[5]/Q (HIGH)

 There are 240 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[5]_rep__0/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[5]_rep__1/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[5]_rep__2/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[5]_rep__4/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[6]_rep/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[6]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[6]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[7]/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[7]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[7]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[7]_rep__1/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[7]_rep__2/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[8]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_alu_result_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[12]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[13]/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[14]_rep__10/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[14]_rep__8/Q (HIGH)

 There are 232 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[14]_rep__9/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: reg3/t_instr_reg[6]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: reg4/t_regwrite_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5411)
---------------------------------------------------
 There are 5409 pins that are not constrained for maximum delay. (HIGH)

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (2784)
-------------------------------
 There are 2784 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.200        0.000                      0                   43        0.308        0.000                      0                   43       49.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        97.200        0.000                      0                   43        0.308        0.000                      0                   43       49.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       97.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.200ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 105.014 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    U_clk/clkdiv_reg[16]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  U_clk/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    U_clk/clkdiv_reg[20]_i_1_n_1
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.116 r  U_clk/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.116    U_clk/clkdiv_reg[24]_i_1_n_7
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.591   105.014    U_clk/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[25]/C
                         clock pessimism              0.275   105.289    
                         clock uncertainty           -0.035   105.253    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.062   105.315    U_clk/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.315    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                 97.200    

Slack (MET) :             97.221ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.013ns (72.544%)  route 0.762ns (27.456%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 105.014 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    U_clk/clkdiv_reg[16]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  U_clk/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    U_clk/clkdiv_reg[20]_i_1_n_1
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.095 r  U_clk/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.095    U_clk/clkdiv_reg[24]_i_1_n_5
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.591   105.014    U_clk/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[27]/C
                         clock pessimism              0.275   105.289    
                         clock uncertainty           -0.035   105.253    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.062   105.315    U_clk/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.315    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                 97.221    

Slack (MET) :             97.295ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 105.014 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    U_clk/clkdiv_reg[16]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  U_clk/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    U_clk/clkdiv_reg[20]_i_1_n_1
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.021 r  U_clk/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.021    U_clk/clkdiv_reg[24]_i_1_n_6
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.591   105.014    U_clk/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[26]/C
                         clock pessimism              0.275   105.289    
                         clock uncertainty           -0.035   105.253    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.062   105.315    U_clk/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.315    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                 97.295    

Slack (MET) :             97.311ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 105.014 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    U_clk/clkdiv_reg[16]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  U_clk/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    U_clk/clkdiv_reg[20]_i_1_n_1
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.005 r  U_clk/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.005    U_clk/clkdiv_reg[24]_i_1_n_8
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.591   105.014    U_clk/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[24]/C
                         clock pessimism              0.275   105.289    
                         clock uncertainty           -0.035   105.253    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.062   105.315    U_clk/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.315    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                 97.311    

Slack (MET) :             97.316ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    U_clk/clkdiv_reg[16]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.002 r  U_clk/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.002    U_clk/clkdiv_reg[20]_i_1_n_7
    SLICE_X0Y71          FDCE                                         r  U_clk/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593   105.016    U_clk/clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  U_clk/clkdiv_reg[21]/C
                         clock pessimism              0.275   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.062   105.317    U_clk/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.317    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                 97.316    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    U_clk/clkdiv_reg[16]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.981 r  U_clk/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.981    U_clk/clkdiv_reg[20]_i_1_n_5
    SLICE_X0Y71          FDCE                                         r  U_clk/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593   105.016    U_clk/clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  U_clk/clkdiv_reg[23]/C
                         clock pessimism              0.275   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.062   105.317    U_clk/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.317    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 97.337    

Slack (MET) :             97.411ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    U_clk/clkdiv_reg[16]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.907 r  U_clk/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.907    U_clk/clkdiv_reg[20]_i_1_n_6
    SLICE_X0Y71          FDCE                                         r  U_clk/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593   105.016    U_clk/clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  U_clk/clkdiv_reg[22]/C
                         clock pessimism              0.275   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.062   105.317    U_clk/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                        105.317    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                 97.411    

Slack (MET) :             97.427ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 105.016 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  U_clk/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    U_clk/clkdiv_reg[16]_i_1_n_1
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.891 r  U_clk/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.891    U_clk/clkdiv_reg[20]_i_1_n_8
    SLICE_X0Y71          FDCE                                         r  U_clk/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.593   105.016    U_clk/clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  U_clk/clkdiv_reg[20]/C
                         clock pessimism              0.275   105.291    
                         clock uncertainty           -0.035   105.255    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.062   105.317    U_clk/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                        105.317    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 97.427    

Slack (MET) :             97.431ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 105.017 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.888 r  U_clk/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.888    U_clk/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.594   105.017    U_clk/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[17]/C
                         clock pessimism              0.275   105.292    
                         clock uncertainty           -0.035   105.256    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062   105.318    U_clk/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                        105.318    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                 97.431    

Slack (MET) :             97.452ns  (required time - arrival time)
  Source:                 U_clk/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 105.017 - 100.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.717     5.320    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  U_clk/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.538    U_clk/clkdiv_reg_n_1_[1]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.212 r  U_clk/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.212    U_clk/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.326 r  U_clk/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    U_clk/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  U_clk/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    U_clk/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  U_clk/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    U_clk/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.867 r  U_clk/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.867    U_clk/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.594   105.017    U_clk/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[19]/C
                         clock pessimism              0.275   105.292    
                         clock uncertainty           -0.035   105.256    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062   105.318    U_clk/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                        105.318    
                         arrival time                          -7.867    
  -------------------------------------------------------------------
                         slack                                 97.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.164     1.651 f  u_seg7x16/cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     1.814    u_seg7x16/cnt_reg_n_1_[0]
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.859 r  u_seg7x16/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.859    u_seg7x16/cnt[0]_i_2_n_1
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.929 r  u_seg7x16/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    u_seg7x16/cnt_reg[0]_i_1_n_8
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.837     2.002    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[0]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X8Y68          FDCE (Hold_fdce_C_D)         0.134     1.621    u_seg7x16/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.566     1.485    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  u_seg7x16/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y70          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  u_seg7x16/cnt_reg[11]/Q
                         net (fo=1, routed)           0.173     1.822    u_seg7x16/cnt_reg_n_1_[11]
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.931 r  u_seg7x16/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.931    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X8Y70          FDCE                                         r  u_seg7x16/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.835     2.000    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y70          FDCE                                         r  u_seg7x16/cnt_reg[11]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X8Y70          FDCE (Hold_fdce_C_D)         0.134     1.619    u_seg7x16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.568     1.487    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  u_seg7x16/cnt_reg[3]/Q
                         net (fo=1, routed)           0.173     1.824    u_seg7x16/cnt_reg_n_1_[3]
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.933 r  u_seg7x16/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    u_seg7x16/cnt_reg[0]_i_1_n_5
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.837     2.002    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[3]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X8Y68          FDCE (Hold_fdce_C_D)         0.134     1.621    u_seg7x16/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.565     1.484    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y71          FDCE                                         r  u_seg7x16/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_seg7x16/cnt_reg[12]/Q
                         net (fo=1, routed)           0.170     1.819    u_seg7x16/cnt_reg_n_1_[12]
    SLICE_X8Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.934 r  u_seg7x16/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.934    u_seg7x16/cnt_reg[12]_i_1_n_8
    SLICE_X8Y71          FDCE                                         r  u_seg7x16/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.834     1.999    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y71          FDCE                                         r  u_seg7x16/cnt_reg[12]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y71          FDCE (Hold_fdce_C_D)         0.134     1.618    u_seg7x16/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.518    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 f  U_clk/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    U_clk/clkdiv_reg_n_1_[0]
    SLICE_X0Y66          LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  U_clk/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    U_clk/clkdiv[0]_i_2_n_1
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  U_clk/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    U_clk/clkdiv_reg[0]_i_1_n_8
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.870     2.035    U_clk/clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  U_clk/clkdiv_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105     1.623    U_clk/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.598     1.517    U_clk/clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  U_clk/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_clk/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.835    U_clk/clkdiv_reg_n_1_[4]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  U_clk/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    U_clk/clkdiv_reg[4]_i_1_n_8
    SLICE_X0Y67          FDCE                                         r  U_clk/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.869     2.034    U_clk/clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  U_clk/clkdiv_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105     1.622    U_clk/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.596     1.515    U_clk/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  U_clk/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  U_clk/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.833    U_clk/clkdiv_reg_n_1_[12]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.948 r  U_clk/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    U_clk/clkdiv_reg[12]_i_1_n_8
    SLICE_X0Y69          FDCE                                         r  U_clk/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.867     2.032    U_clk/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  U_clk/clkdiv_reg[12]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.105     1.620    U_clk/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.514    U_clk/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  U_clk/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.832    U_clk/clkdiv_reg_n_1_[16]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.947 r  U_clk/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    U_clk/clkdiv_reg[16]_i_1_n_8
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    U_clk/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[16]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDCE (Hold_fdce_C_D)         0.105     1.619    U_clk/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.513    U_clk/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  U_clk/clkdiv_reg[24]/Q
                         net (fo=1, routed)           0.176     1.831    U_clk/clkdiv_reg_n_1_[24]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  U_clk/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    U_clk/clkdiv_reg[24]_i_1_n_8
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     2.029    U_clk/clk_IBUF_BUFG
    SLICE_X0Y72          FDCE                                         r  U_clk/clkdiv_reg[24]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDCE (Hold_fdce_C_D)         0.105     1.618    U_clk/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 U_clk/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_clk/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.597     1.516    U_clk/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  U_clk/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_clk/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.834    U_clk/clkdiv_reg_n_1_[8]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  U_clk/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    U_clk/clkdiv_reg[8]_i_1_n_8
    SLICE_X0Y68          FDCE                                         r  U_clk/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.868     2.033    U_clk/clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  U_clk/clkdiv_reg[8]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.105     1.621    U_clk/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y66     U_clk/clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y68     U_clk/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y68     U_clk/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y69     U_clk/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y69     U_clk/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y69     U_clk/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y69     U_clk/clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y70     U_clk/clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X0Y70     U_clk/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y66     U_clk/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y66     U_clk/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y68     U_clk/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y68     U_clk/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y68     U_clk/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y68     U_clk/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y69     U_clk/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y69     U_clk/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y69     U_clk/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y69     U_clk/clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y66     U_clk/clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y66     U_clk/clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y68     U_clk/clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y68     U_clk/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y68     U_clk/clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y68     U_clk/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y69     U_clk/clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y69     U_clk/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y69     U_clk/clkdiv_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X0Y69     U_clk/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5417 Endpoints
Min Delay          5417 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[57][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.186ns  (logic 0.828ns (3.046%)  route 26.358ns (96.954%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       23.187    26.205    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    26.329 r  reg3/store_reg[57][6]_i_3/O
                         net (fo=1, routed)           0.158    26.487    reg3/store_reg[57][6]_i_3_n_1
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124    26.611 r  reg3/store_reg[57][6]_i_1/O
                         net (fo=1, routed)           0.574    27.186    U_RAM/ram_data[7]_i_59[6]
    SLICE_X32Y24         LDCE                                         r  U_RAM/store_reg[57][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[57][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.132ns  (logic 0.828ns (3.052%)  route 26.304ns (96.948%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       23.136    26.154    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X30Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.278 r  reg3/store_reg[57][2]_i_3/O
                         net (fo=1, routed)           0.161    26.439    reg3/store_reg[57][2]_i_3_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.563 r  reg3/store_reg[57][2]_i_1/O
                         net (fo=1, routed)           0.568    27.132    U_RAM/ram_data[7]_i_59[2]
    SLICE_X30Y26         LDCE                                         r  U_RAM/store_reg[57][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[47][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.044ns  (logic 0.828ns (3.062%)  route 26.216ns (96.938%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       23.288    26.307    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124    26.431 r  reg3/store_reg[47][0]_i_3/O
                         net (fo=1, routed)           0.149    26.579    reg3/store_reg[47][0]_i_3_n_1
    SLICE_X27Y32         LUT5 (Prop_lut5_I4_O)        0.124    26.703 r  reg3/store_reg[47][0]_i_1/O
                         net (fo=1, routed)           0.340    27.044    U_RAM/ram_data[7]_i_64_0[0]
    SLICE_X27Y32         LDCE                                         r  U_RAM/store_reg[47][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[47][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.041ns  (logic 0.828ns (3.062%)  route 26.213ns (96.938%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       23.286    26.304    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X27Y31         LUT6 (Prop_lut6_I5_O)        0.124    26.428 r  reg3/store_reg[47][3]_i_3/O
                         net (fo=1, routed)           0.149    26.577    reg3/store_reg[47][3]_i_3_n_1
    SLICE_X27Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.701 r  reg3/store_reg[47][3]_i_1/O
                         net (fo=1, routed)           0.340    27.041    U_RAM/ram_data[7]_i_64_0[3]
    SLICE_X27Y31         LDCE                                         r  U_RAM/store_reg[47][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[47][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.973ns  (logic 0.828ns (3.070%)  route 26.145ns (96.930%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       22.989    26.007    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.124    26.131 r  reg3/store_reg[47][5]_i_3/O
                         net (fo=1, routed)           0.149    26.280    reg3/store_reg[47][5]_i_3_n_1
    SLICE_X31Y27         LUT5 (Prop_lut5_I4_O)        0.124    26.404 r  reg3/store_reg[47][5]_i_1/O
                         net (fo=1, routed)           0.569    26.973    U_RAM/ram_data[7]_i_64_0[5]
    SLICE_X31Y27         LDCE                                         r  U_RAM/store_reg[47][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[57][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.893ns  (logic 0.828ns (3.079%)  route 26.065ns (96.921%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       23.138    26.156    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X31Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.280 r  reg3/store_reg[57][1]_i_3/O
                         net (fo=1, routed)           0.149    26.429    reg3/store_reg[57][1]_i_3_n_1
    SLICE_X31Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.553 r  reg3/store_reg[57][1]_i_1/O
                         net (fo=1, routed)           0.340    26.893    U_RAM/ram_data[7]_i_59[1]
    SLICE_X31Y26         LDCE                                         r  U_RAM/store_reg[57][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[47][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.860ns  (logic 0.828ns (3.083%)  route 26.032ns (96.917%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       22.865    25.883    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124    26.007 r  reg3/store_reg[47][1]_i_3/O
                         net (fo=1, routed)           0.161    26.168    reg3/store_reg[47][1]_i_3_n_1
    SLICE_X30Y31         LUT5 (Prop_lut5_I4_O)        0.124    26.292 r  reg3/store_reg[47][1]_i_1/O
                         net (fo=1, routed)           0.568    26.860    U_RAM/ram_data[7]_i_64_0[1]
    SLICE_X30Y31         LDCE                                         r  U_RAM/store_reg[47][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[53][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.852ns  (logic 0.828ns (3.084%)  route 26.024ns (96.916%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       22.837    25.855    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.124    25.979 r  reg3/store_reg[53][2]_i_3/O
                         net (fo=1, routed)           0.161    26.140    reg3/store_reg[53][2]_i_3_n_1
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.124    26.264 r  reg3/store_reg[53][2]_i_1/O
                         net (fo=1, routed)           0.587    26.852    U_RAM/ram_data[7]_i_58[2]
    SLICE_X30Y28         LDCE                                         r  U_RAM/store_reg[53][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[55][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.743ns  (logic 0.828ns (3.096%)  route 25.915ns (96.904%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       22.987    26.006    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X33Y26         LUT6 (Prop_lut6_I5_O)        0.124    26.130 r  reg3/store_reg[55][4]_i_3/O
                         net (fo=1, routed)           0.149    26.279    reg3/store_reg[55][4]_i_3_n_1
    SLICE_X33Y26         LUT5 (Prop_lut5_I4_O)        0.124    26.403 r  reg3/store_reg[55][4]_i_1/O
                         net (fo=1, routed)           0.340    26.743    U_RAM/ram_data[7]_i_58_0[4]
    SLICE_X33Y26         LDCE                                         r  U_RAM/store_reg[55][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg3/t_instr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_RAM/store_reg[47][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.742ns  (logic 0.828ns (3.096%)  route 25.914ns (96.904%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDCE                         0.000     0.000 r  reg3/t_instr_reg[12]/C
    SLICE_X40Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  reg3/t_instr_reg[12]/Q
                         net (fo=694, routed)         2.438     2.894    reg3/Q[5]
    SLICE_X5Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.018 r  reg3/store_reg[92][7]_i_4/O
                         net (fo=1091, routed)       22.987    26.005    reg3/store_reg[92][7]_i_4_n_1
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124    26.129 r  reg3/store_reg[47][2]_i_3/O
                         net (fo=1, routed)           0.149    26.278    reg3/store_reg[47][2]_i_3_n_1
    SLICE_X29Y32         LUT5 (Prop_lut5_I4_O)        0.124    26.402 r  reg3/store_reg[47][2]_i_1/O
                         net (fo=1, routed)           0.340    26.742    U_RAM/ram_data[7]_i_64_0[2]
    SLICE_X29Y32         LDCE                                         r  U_RAM/store_reg[47][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg2/t_imm_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_imm_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE                         0.000     0.000 r  reg2/t_imm_reg[31]/C
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_imm_reg[31]/Q
                         net (fo=2, routed)           0.068     0.209    reg3/t_imm_reg[31]_0[31]
    SLICE_X37Y56         FDCE                                         r  reg3/t_imm_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y51         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[10]/C
    SLICE_X28Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_RD2_reg[10]/Q
                         net (fo=2, routed)           0.078     0.219    reg3/t_RD2_reg[31]_1[10]
    SLICE_X28Y51         FDCE                                         r  reg3/t_RD2_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_RD2_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_RD2_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y60         FDCE                         0.000     0.000 r  reg2/t_RD2_reg[31]/C
    SLICE_X38Y60         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg2/t_RD2_reg[31]/Q
                         net (fo=2, routed)           0.067     0.231    reg3/t_RD2_reg[31]_1[31]
    SLICE_X38Y60         FDCE                                         r  reg3/t_RD2_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_PC_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_PC_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.517%)  route 0.107ns (45.483%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE                         0.000     0.000 r  reg2/t_PC_reg[5]/C
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reg2/t_PC_reg[5]/Q
                         net (fo=1, routed)           0.107     0.235    reg3/t_PC_reg[11]_0[5]
    SLICE_X33Y49         FDCE                                         r  reg3/t_PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_PC_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_PC_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.029%)  route 0.098ns (40.971%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDCE                         0.000     0.000 r  reg2/t_PC_reg[8]/C
    SLICE_X33Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_PC_reg[8]/Q
                         net (fo=1, routed)           0.098     0.239    reg3/t_PC_reg[11]_0[8]
    SLICE_X32Y51         FDCE                                         r  reg3/t_PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_PC_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_PC_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE                         0.000     0.000 r  reg2/t_PC_reg[10]/C
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_PC_reg[10]/Q
                         net (fo=1, routed)           0.102     0.243    reg3/t_PC_reg[11]_0[10]
    SLICE_X33Y52         FDCE                                         r  reg3/t_PC_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_PC_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_PC_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE                         0.000     0.000 r  reg2/t_PC_reg[7]/C
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reg2/t_PC_reg[7]/Q
                         net (fo=1, routed)           0.119     0.247    reg3/t_PC_reg[11]_0[7]
    SLICE_X36Y47         FDCE                                         r  reg3/t_PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_instr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_instr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.220%)  route 0.114ns (44.780%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE                         0.000     0.000 r  reg2/t_instr_reg[5]/C
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_instr_reg[5]/Q
                         net (fo=4, routed)           0.114     0.255    reg3/t_instr_reg[24]_1[5]
    SLICE_X40Y49         FDCE                                         r  reg3/t_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_PC_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_PC_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE                         0.000     0.000 r  reg2/t_PC_reg[2]/C
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg2/t_PC_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    reg3/t_PC_reg[11]_0[2]
    SLICE_X35Y48         FDCE                                         r  reg3/t_PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg2/t_imm_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg3/t_imm_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.164ns (63.262%)  route 0.095ns (36.738%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDCE                         0.000     0.000 r  reg2/t_imm_reg[17]/C
    SLICE_X34Y54         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  reg2/t_imm_reg[17]/Q
                         net (fo=2, routed)           0.095     0.259    reg3/t_imm_reg[31]_0[17]
    SLICE_X35Y54         FDCE                                         r  reg3/t_imm_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.663ns  (logic 4.141ns (54.046%)  route 3.521ns (45.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718     5.321    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.419     5.740 r  u_seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           3.521     9.261    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722    12.983 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.983    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.831ns  (logic 4.131ns (60.480%)  route 2.700ns (39.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718     5.321    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.419     5.740 r  u_seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           2.700     8.439    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    12.152 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.152    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 3.949ns (59.081%)  route 2.735ns (40.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718     5.321    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  u_seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           2.735     8.512    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.005 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.005    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 4.033ns (64.456%)  route 2.224ns (35.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718     5.321    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  u_seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           2.224     8.001    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.578 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.578    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 4.011ns (65.187%)  route 2.142ns (34.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718     5.321    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  u_seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           2.142     7.919    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.475 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.475    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.982ns  (logic 3.990ns (66.691%)  route 1.993ns (33.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718     5.321    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  u_seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           1.993     7.769    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.303 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.303    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.153ns (70.597%)  route 1.730ns (29.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.718     5.321    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.419     5.740 r  u_seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           1.730     7.469    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.734    11.203 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.203    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.442ns (80.179%)  route 0.357ns (19.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.128     1.647 r  u_seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           0.357     2.004    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.314     3.318 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.318    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.375ns (73.045%)  route 0.508ns (26.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  u_seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           0.508     2.168    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.402 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.402    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.397ns (72.447%)  route 0.531ns (27.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  u_seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           0.531     2.192    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.448 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.448    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.418ns (71.192%)  route 0.574ns (28.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  u_seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           0.574     2.234    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.512 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.512    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.335ns (62.620%)  route 0.797ns (37.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.141     1.660 r  u_seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           0.797     2.457    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.652 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.652    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.420ns (64.444%)  route 0.784ns (35.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.128     1.647 r  u_seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           0.784     2.431    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.292     3.723 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.723    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.432ns (55.583%)  route 1.144ns (44.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.519    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDPE (Prop_fdpe_C_Q)         0.128     1.647 r  u_seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           1.144     2.792    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.304     4.096 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.096    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.470ns  (logic 2.909ns (14.939%)  route 16.562ns (85.061%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_i_IBUF[1]_inst/O
                         net (fo=263, routed)        12.689    14.169    u_seg7x16/sw_i_IBUF[1]
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  u_seg7x16/o_seg_r[6]_i_219/O
                         net (fo=1, routed)           0.000    14.293    u_seg7x16/o_seg_r[6]_i_219_n_1
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    14.505 r  u_seg7x16/o_seg_r_reg[6]_i_113/O
                         net (fo=1, routed)           0.944    15.449    u_seg7x16/o_seg_r_reg[6]_i_113_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.299    15.748 r  u_seg7x16/o_seg_r[6]_i_60/O
                         net (fo=1, routed)           0.700    16.448    reg1/data5[13]
    SLICE_X33Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.572 r  reg1/o_seg_r[6]_i_25/O
                         net (fo=1, routed)           0.000    16.572    reg1/o_seg_r[6]_i_25_n_1
    SLICE_X33Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    16.789 r  reg1/o_seg_r_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    17.285    reg1/o_seg_r_reg[6]_i_7_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.299    17.584 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.733    19.316    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.154    19.470 r  reg1/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    19.470    u_seg7x16/D[4]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.599     5.022    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.440ns  (logic 2.879ns (14.807%)  route 16.562ns (85.193%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_i_IBUF[1]_inst/O
                         net (fo=263, routed)        12.689    14.169    u_seg7x16/sw_i_IBUF[1]
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.293 f  u_seg7x16/o_seg_r[6]_i_219/O
                         net (fo=1, routed)           0.000    14.293    u_seg7x16/o_seg_r[6]_i_219_n_1
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    14.505 f  u_seg7x16/o_seg_r_reg[6]_i_113/O
                         net (fo=1, routed)           0.944    15.449    u_seg7x16/o_seg_r_reg[6]_i_113_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.299    15.748 f  u_seg7x16/o_seg_r[6]_i_60/O
                         net (fo=1, routed)           0.700    16.448    reg1/data5[13]
    SLICE_X33Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.572 f  reg1/o_seg_r[6]_i_25/O
                         net (fo=1, routed)           0.000    16.572    reg1/o_seg_r[6]_i_25_n_1
    SLICE_X33Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    16.789 f  reg1/o_seg_r_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    17.285    reg1/o_seg_r_reg[6]_i_7_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.299    17.584 f  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.733    19.316    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.124    19.440 r  reg1/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000    19.440    u_seg7x16/D[3]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.599     5.022    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.435ns  (logic 2.879ns (14.811%)  route 16.556ns (85.189%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_i_IBUF[1]_inst/O
                         net (fo=263, routed)        12.689    14.169    u_seg7x16/sw_i_IBUF[1]
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  u_seg7x16/o_seg_r[6]_i_219/O
                         net (fo=1, routed)           0.000    14.293    u_seg7x16/o_seg_r[6]_i_219_n_1
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    14.505 r  u_seg7x16/o_seg_r_reg[6]_i_113/O
                         net (fo=1, routed)           0.944    15.449    u_seg7x16/o_seg_r_reg[6]_i_113_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.299    15.748 r  u_seg7x16/o_seg_r[6]_i_60/O
                         net (fo=1, routed)           0.700    16.448    reg1/data5[13]
    SLICE_X33Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.572 r  reg1/o_seg_r[6]_i_25/O
                         net (fo=1, routed)           0.000    16.572    reg1/o_seg_r[6]_i_25_n_1
    SLICE_X33Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    16.789 r  reg1/o_seg_r_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    17.285    reg1/o_seg_r_reg[6]_i_7_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.299    17.584 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.727    19.311    u_seg7x16/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I2_O)        0.124    19.435 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000    19.435    u_seg7x16/o_seg_r[0]_i_1_n_1
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.599     5.022    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.263ns  (logic 2.907ns (15.089%)  route 16.356ns (84.911%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_i_IBUF[1]_inst/O
                         net (fo=263, routed)        12.689    14.169    u_seg7x16/sw_i_IBUF[1]
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  u_seg7x16/o_seg_r[6]_i_219/O
                         net (fo=1, routed)           0.000    14.293    u_seg7x16/o_seg_r[6]_i_219_n_1
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    14.505 r  u_seg7x16/o_seg_r_reg[6]_i_113/O
                         net (fo=1, routed)           0.944    15.449    u_seg7x16/o_seg_r_reg[6]_i_113_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.299    15.748 r  u_seg7x16/o_seg_r[6]_i_60/O
                         net (fo=1, routed)           0.700    16.448    reg1/data5[13]
    SLICE_X33Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.572 r  reg1/o_seg_r[6]_i_25/O
                         net (fo=1, routed)           0.000    16.572    reg1/o_seg_r[6]_i_25_n_1
    SLICE_X33Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    16.789 r  reg1/o_seg_r_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    17.285    reg1/o_seg_r_reg[6]_i_7_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.299    17.584 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.527    19.111    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.152    19.263 r  reg1/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000    19.263    u_seg7x16/D[2]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.599     5.022    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.260ns  (logic 2.907ns (15.091%)  route 16.353ns (84.909%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_i_IBUF[1]_inst/O
                         net (fo=263, routed)        12.689    14.169    u_seg7x16/sw_i_IBUF[1]
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  u_seg7x16/o_seg_r[6]_i_219/O
                         net (fo=1, routed)           0.000    14.293    u_seg7x16/o_seg_r[6]_i_219_n_1
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    14.505 r  u_seg7x16/o_seg_r_reg[6]_i_113/O
                         net (fo=1, routed)           0.944    15.449    u_seg7x16/o_seg_r_reg[6]_i_113_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.299    15.748 r  u_seg7x16/o_seg_r[6]_i_60/O
                         net (fo=1, routed)           0.700    16.448    reg1/data5[13]
    SLICE_X33Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.572 r  reg1/o_seg_r[6]_i_25/O
                         net (fo=1, routed)           0.000    16.572    reg1/o_seg_r[6]_i_25_n_1
    SLICE_X33Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    16.789 r  reg1/o_seg_r_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    17.285    reg1/o_seg_r_reg[6]_i_7_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.299    17.584 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.524    19.108    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.152    19.260 r  reg1/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000    19.260    u_seg7x16/D[5]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.599     5.022    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.235ns  (logic 2.879ns (14.966%)  route 16.356ns (85.034%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_i_IBUF[1]_inst/O
                         net (fo=263, routed)        12.689    14.169    u_seg7x16/sw_i_IBUF[1]
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  u_seg7x16/o_seg_r[6]_i_219/O
                         net (fo=1, routed)           0.000    14.293    u_seg7x16/o_seg_r[6]_i_219_n_1
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    14.505 r  u_seg7x16/o_seg_r_reg[6]_i_113/O
                         net (fo=1, routed)           0.944    15.449    u_seg7x16/o_seg_r_reg[6]_i_113_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.299    15.748 r  u_seg7x16/o_seg_r[6]_i_60/O
                         net (fo=1, routed)           0.700    16.448    reg1/data5[13]
    SLICE_X33Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.572 r  reg1/o_seg_r[6]_i_25/O
                         net (fo=1, routed)           0.000    16.572    reg1/o_seg_r[6]_i_25_n_1
    SLICE_X33Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    16.789 r  reg1/o_seg_r_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    17.285    reg1/o_seg_r_reg[6]_i_7_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.299    17.584 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.527    19.111    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.124    19.235 r  reg1/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000    19.235    u_seg7x16/D[1]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.599     5.022    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.232ns  (logic 2.879ns (14.968%)  route 16.353ns (85.032%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_i_IBUF[1]_inst/O
                         net (fo=263, routed)        12.689    14.169    u_seg7x16/sw_i_IBUF[1]
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.124    14.293 r  u_seg7x16/o_seg_r[6]_i_219/O
                         net (fo=1, routed)           0.000    14.293    u_seg7x16/o_seg_r[6]_i_219_n_1
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I0_O)      0.212    14.505 r  u_seg7x16/o_seg_r_reg[6]_i_113/O
                         net (fo=1, routed)           0.944    15.449    u_seg7x16/o_seg_r_reg[6]_i_113_n_1
    SLICE_X45Y77         LUT6 (Prop_lut6_I2_O)        0.299    15.748 r  u_seg7x16/o_seg_r[6]_i_60/O
                         net (fo=1, routed)           0.700    16.448    reg1/data5[13]
    SLICE_X33Y71         LUT6 (Prop_lut6_I3_O)        0.124    16.572 r  reg1/o_seg_r[6]_i_25/O
                         net (fo=1, routed)           0.000    16.572    reg1/o_seg_r[6]_i_25_n_1
    SLICE_X33Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    16.789 r  reg1/o_seg_r_reg[6]_i_7/O
                         net (fo=1, routed)           0.495    17.285    reg1/o_seg_r_reg[6]_i_7_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.299    17.584 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           1.524    19.108    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.124    19.232 r  reg1/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    19.232    u_seg7x16/D[0]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.599     5.022    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_seg7x16/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.181ns  (logic 1.631ns (22.713%)  route 5.550ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=108, routed)         3.628     5.135    U_RF/rstn_IBUF
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.259 f  U_RF/nowPC[11]_i_3/O
                         net (fo=1566, routed)        1.922     7.181    u_seg7x16/o_seg_r_reg[6]_1
    SLICE_X8Y68          FDCE                                         f  u_seg7x16/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514     4.937    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_seg7x16/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.181ns  (logic 1.631ns (22.713%)  route 5.550ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=108, routed)         3.628     5.135    U_RF/rstn_IBUF
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.259 f  U_RF/nowPC[11]_i_3/O
                         net (fo=1566, routed)        1.922     7.181    u_seg7x16/o_seg_r_reg[6]_1
    SLICE_X8Y68          FDCE                                         f  u_seg7x16/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514     4.937    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            u_seg7x16/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.181ns  (logic 1.631ns (22.713%)  route 5.550ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=108, routed)         3.628     5.135    U_RF/rstn_IBUF
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.124     5.259 f  U_RF/nowPC[11]_i_3/O
                         net (fo=1566, routed)        1.922     7.181    u_seg7x16/o_seg_r_reg[6]_1
    SLICE_X8Y68          FDCE                                         f  u_seg7x16/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514     4.937    u_seg7x16/clk_IBUF_BUFG
    SLICE_X8Y68          FDCE                                         r  u_seg7x16/cnt_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/seg7_addr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.231ns (17.786%)  route 1.068ns (82.214%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDCE                         0.000     0.000 r  u_seg7x16/seg7_addr_reg[1]/C
    SLICE_X9Y71          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_seg7x16/seg7_addr_reg[1]/Q
                         net (fo=14, routed)          0.547     0.688    reg1/o_seg_r_reg[3]_0[1]
    SLICE_X29Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.733 r  reg1/o_seg_r[6]_i_4/O
                         net (fo=7, routed)           0.521     1.254    u_seg7x16/sel0[0]
    SLICE_X0Y65          LUT4 (Prop_lut4_I3_O)        0.045     1.299 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.299    u_seg7x16/o_seg_r[0]_i_1_n_1
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C

Slack:                    inf
  Source:                 reg_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.403ns (30.092%)  route 0.936ns (69.908%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE                         0.000     0.000 r  reg_data_reg[15]/C
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[15]/Q
                         net (fo=1, routed)           0.107     0.248    reg1/o_seg_r_reg[6]_i_6_0[5]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  reg1/o_seg_r[6]_i_27/O
                         net (fo=1, routed)           0.000     0.293    reg1/o_seg_r[6]_i_27_n_1
    SLICE_X29Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     0.358 r  reg1/o_seg_r_reg[6]_i_8/O
                         net (fo=1, routed)           0.140     0.498    reg1/o_seg_r_reg[6]_i_8_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I3_O)        0.108     0.606 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.689     1.295    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.044     1.339 r  reg1/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.339    u_seg7x16/D[5]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C

Slack:                    inf
  Source:                 reg_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.340ns  (logic 0.404ns (30.144%)  route 0.936ns (69.856%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE                         0.000     0.000 r  reg_data_reg[15]/C
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[15]/Q
                         net (fo=1, routed)           0.107     0.248    reg1/o_seg_r_reg[6]_i_6_0[5]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  reg1/o_seg_r[6]_i_27/O
                         net (fo=1, routed)           0.000     0.293    reg1/o_seg_r[6]_i_27_n_1
    SLICE_X29Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     0.358 r  reg1/o_seg_r_reg[6]_i_8/O
                         net (fo=1, routed)           0.140     0.498    reg1/o_seg_r_reg[6]_i_8_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I3_O)        0.108     0.606 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.689     1.295    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.045     1.340 r  reg1/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.340    u_seg7x16/D[0]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C

Slack:                    inf
  Source:                 reg_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.402ns (29.957%)  route 0.940ns (70.043%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE                         0.000     0.000 r  reg_data_reg[15]/C
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[15]/Q
                         net (fo=1, routed)           0.107     0.248    reg1/o_seg_r_reg[6]_i_6_0[5]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  reg1/o_seg_r[6]_i_27/O
                         net (fo=1, routed)           0.000     0.293    reg1/o_seg_r[6]_i_27_n_1
    SLICE_X29Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     0.358 r  reg1/o_seg_r_reg[6]_i_8/O
                         net (fo=1, routed)           0.140     0.498    reg1/o_seg_r_reg[6]_i_8_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I3_O)        0.108     0.606 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.693     1.299    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.043     1.342 r  reg1/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.342    u_seg7x16/D[2]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C

Slack:                    inf
  Source:                 reg_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.404ns (30.062%)  route 0.940ns (69.938%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE                         0.000     0.000 r  reg_data_reg[15]/C
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[15]/Q
                         net (fo=1, routed)           0.107     0.248    reg1/o_seg_r_reg[6]_i_6_0[5]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  reg1/o_seg_r[6]_i_27/O
                         net (fo=1, routed)           0.000     0.293    reg1/o_seg_r[6]_i_27_n_1
    SLICE_X29Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     0.358 r  reg1/o_seg_r_reg[6]_i_8/O
                         net (fo=1, routed)           0.140     0.498    reg1/o_seg_r_reg[6]_i_8_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I3_O)        0.108     0.606 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.693     1.299    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.045     1.344 r  reg1/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.344    u_seg7x16/D[1]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C

Slack:                    inf
  Source:                 reg_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.402ns (28.339%)  route 1.017ns (71.661%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE                         0.000     0.000 r  reg_data_reg[15]/C
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[15]/Q
                         net (fo=1, routed)           0.107     0.248    reg1/o_seg_r_reg[6]_i_6_0[5]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.293 r  reg1/o_seg_r[6]_i_27/O
                         net (fo=1, routed)           0.000     0.293    reg1/o_seg_r[6]_i_27_n_1
    SLICE_X29Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     0.358 r  reg1/o_seg_r_reg[6]_i_8/O
                         net (fo=1, routed)           0.140     0.498    reg1/o_seg_r_reg[6]_i_8_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I3_O)        0.108     0.606 r  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.770     1.376    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.043     1.419 r  reg1/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.419    u_seg7x16/D[4]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C

Slack:                    inf
  Source:                 reg_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.404ns (28.440%)  route 1.017ns (71.560%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE                         0.000     0.000 r  reg_data_reg[15]/C
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  reg_data_reg[15]/Q
                         net (fo=1, routed)           0.107     0.248    reg1/o_seg_r_reg[6]_i_6_0[5]
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.293 f  reg1/o_seg_r[6]_i_27/O
                         net (fo=1, routed)           0.000     0.293    reg1/o_seg_r[6]_i_27_n_1
    SLICE_X29Y64         MUXF7 (Prop_muxf7_I1_O)      0.065     0.358 f  reg1/o_seg_r_reg[6]_i_8/O
                         net (fo=1, routed)           0.140     0.498    reg1/o_seg_r_reg[6]_i_8_n_1
    SLICE_X29Y65         LUT6 (Prop_lut6_I3_O)        0.108     0.606 f  reg1/o_seg_r[6]_i_2/O
                         net (fo=7, routed)           0.770     1.376    reg1/sel0[1]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.045     1.421 r  reg1/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.421    u_seg7x16/D[3]
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.871     2.036    u_seg7x16/clk_IBUF_BUFG
    SLICE_X0Y65          FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.320ns (14.935%)  route 1.820ns (85.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=108, routed)         1.503     1.778    U_RF/rstn_IBUF
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.823 f  U_RF/nowPC[11]_i_3/O
                         net (fo=1566, routed)        0.317     2.140    U_clk/clkdiv_reg[0]_0
    SLICE_X0Y70          FDCE                                         f  U_clk/clkdiv_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    U_clk/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.320ns (14.935%)  route 1.820ns (85.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=108, routed)         1.503     1.778    U_RF/rstn_IBUF
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.823 f  U_RF/nowPC[11]_i_3/O
                         net (fo=1566, routed)        0.317     2.140    U_clk/clkdiv_reg[0]_0
    SLICE_X0Y70          FDCE                                         f  U_clk/clkdiv_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    U_clk/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[17]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_clk/clkdiv_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.320ns (14.935%)  route 1.820ns (85.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=108, routed)         1.503     1.778    U_RF/rstn_IBUF
    SLICE_X4Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.823 f  U_RF/nowPC[11]_i_3/O
                         net (fo=1566, routed)        0.317     2.140    U_clk/clkdiv_reg[0]_0
    SLICE_X0Y70          FDCE                                         f  U_clk/clkdiv_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     2.031    U_clk/clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  U_clk/clkdiv_reg[18]/C





