#FIG 3.2  Produced by xfig version 3.2.5b
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
6 0 0 5850 4050
6 2610 0 5805 2070
6 2610 0 5805 1845
6 3915 1125 4455 1800
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/concorde.png
	 3915 1125 4455 1125 4455 1665 3915 1665 3915 1125
4 1 0 50 -1 16 8 0.0000 4 90 240 4185 1800 SST\001
-6
6 4500 135 5040 720
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/stack.png
	 4500 135 5040 135 5040 540 4500 540 4500 135
4 1 0 50 -1 16 8 0.0000 4 105 495 4770 720 VaultSim\001
-6
6 3330 45 4050 720
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/dimm.png
	 3465 45 3915 45 3915 585 3465 585 3465 45
4 1 0 50 -1 16 8 0.0000 4 105 675 3690 720 DRAMSim II\001
-6
6 5265 1125 5715 1800
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/results.png
	 5265 1125 5715 1125 5715 1665 5265 1665 5265 1125
4 1 0 50 -1 16 8 0.0000 4 105 405 5490 1800 Results\001
-6
6 2655 450 3195 1125
4 1 0 50 -1 16 8 0.0000 4 105 435 2925 1125 MacSim\001
4 1 0 50 -1 0 36 0.0000 4 420 540 2925 900 M\001
-6
2 4 1 1 0 7 50 -1 -1 4.000 0 0 7 0 0 5
	 5805 0 5805 1845 2610 1845 2610 0 5805 0
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 3690 810 3915 1080
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 4770 765 4500 1035
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 4545 1350 5220 1350
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 3285 900 3870 1350
-6
4 0 0 50 -1 18 12 0.0000 4 210 1185 2610 2025 High-Level Simulation\001
-6
6 2610 2160 5850 4050
6 2700 2295 4050 3150
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/verilog.png
	 3150 2295 3600 2295 3600 2835 3150 2835 3150 2295
4 1 0 50 -1 16 8 0.0000 4 105 945 3375 2970 Processor Model\001
4 1 0 50 -1 16 8 0.0000 4 120 1305 3375 3135 (Synthesizable Verilog)\001
-6
6 3690 2250 5805 2970
6 4320 2250 4860 2970
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/q2.png
	 4320 2250 4860 2250 4860 2790 4320 2790 4320 2250
4 1 0 50 -1 16 8 0.0000 4 135 510 4590 2925 Quartus II\001
-6
6 5265 2250 5805 2880
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/de3.jpg
	 5265 2250 5805 2250 5805 2700 5265 2700 5265 2250
4 1 0 50 -1 16 8 0.0000 4 90 345 5535 2880 FPGA\001
-6
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 3690 2520 4275 2520
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 4905 2520 5220 2520
-6
6 4275 2970 5760 3825
6 4275 2970 4860 3690
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/icarusLogo.png
	 4275 2970 4860 2970 4860 3510 4275 3510 4275 2970
4 1 0 50 -1 16 8 0.0000 4 120 420 4590 3645 iverilog\001
-6
6 5220 2970 5760 3825
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/vcd_file.png
	 5265 2970 5715 2970 5715 3510 5265 3510 5265 2970
4 1 0 50 -1 16 8 0.0000 4 105 540 5490 3645 waveform\001
4 1 0 50 -1 16 8 0.0000 4 120 330 5490 3810 (.vcd)\001
-6
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 4905 3285 5220 3285
-6
2 1 0 1 0 7 50 -1 -1 0.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 3735 2700 4230 3015
2 4 1 1 0 7 50 -1 -1 4.000 0 0 7 0 0 5
	 2610 3870 2610 2160 5850 2160 5850 3870 2610 3870
4 0 0 50 -1 18 12 0.0000 4 165 1575 2610 4050 Hardware Implementation\001
-6
6 225 360 1935 1935
6 225 360 1935 1755
6 315 405 1845 1665
6 315 810 1395 1665
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/harp_asm.png
	 630 810 1080 810 1080 1350 630 1350 630 810
4 1 0 50 -1 16 8 0.0000 4 105 660 855 1485 GPU Kernel\001
4 1 0 50 -1 16 8 0.0000 4 120 1005 855 1650 (HARP Assembly)\001
-6
6 1125 405 1845 1260
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/cuda_file.png
	 1260 405 1710 405 1710 945 1260 945 1260 405
4 1 0 50 -1 16 8 0.0000 4 105 660 1485 1080 GPU Kernel\001
4 1 0 50 -1 16 8 0.0000 4 105 450 1485 1245 (CUDA)\001
-6
-6
2 4 1 1 0 7 50 -1 -1 4.000 0 0 7 0 0 5
	 1935 1755 1935 360 225 360 225 1755 1935 1755
-6
4 0 0 50 -1 18 12 0.0000 4 165 900 225 1935 Software\001
-6
6 135 2475 2160 3645
6 450 2610 1710 3285
6 450 2610 990 3285
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/flashfritz.png
	 450 2610 990 2610 990 3150 450 3150 450 2610
4 1 0 50 -1 16 8 0.0000 4 90 345 720 3285 CHDL\001
-6
6 1080 2610 1710 3285
2 5 0 1 0 -1 50 -1 -1 0.000 0 0 -1 0 0 5
	0 logos/harmonica.png
	 1080 2610 1665 2610 1665 3150 1080 3150 1080 2610
4 1 0 50 -1 16 8 0.0000 4 105 585 1395 3285 Harmonica\001
-6
-6
2 4 1 1 0 7 50 -1 -1 4.000 0 0 7 0 0 5
	 2025 2475 2025 3420 135 3420 135 2475 2025 2475
4 0 0 50 -1 18 12 0.0000 4 210 1995 135 3600 RTL CPU Design\001
-6
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 1755 630 2655 630
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 120.00 120.00
	 1845 2790 3105 2610
3 2 0 1 0 7 50 -1 -1 4.000 0 1 0 3
	1 1 1.00 120.00 120.00
	 585 1125 90 1800 225 2475
	 0.000 -1.000 0.000
3 2 0 1 0 7 50 -1 -1 4.000 0 1 0 3
	1 1 1.00 120.00 120.00
	 1710 2610 2700 1665 4050 1485
	 0.000 -1.000 0.000
-6
