.. image:: images/icon-with-name.svg
   :align: left

Scaleda æ–‡æ¡£
===================================

Scaleda æ˜¯ IntelliJ å¹³å°ä¸Šçš„ ASIC & FPGA å¼€å‘æ‰©å±•ï¼Œæä¾›å¤šç§ HDL è¯­è¨€æ”¯æŒã€é¡¹ç›®ç®¡ç†ã€å¤šç§å·¥å…·é“¾ç»„åˆè°ƒç”¨ç­‰åŠŸèƒ½ã€‚

.. image:: https://img.shields.io/jetbrains/plugin/d/21863?color=%2315559aff
   :target: https://plugins.jetbrains.com/plugin/21863
.. image:: https://readthedocs.org/projects/scaleda/badge/?version=latest
   :target: https://scaleda.readthedocs.io/zh-cn/latest/?badge=latest
   :alt: Documentation Status
.. image:: https://img.shields.io/badge/document-online-blue
   :target: https://scaleda.top
   :alt: Online Documentation

.. image:: images/main-screenshot.png
   :alt: ä½¿ç”¨ Scaleda è¿›è¡Œ Verilog å¼€å‘

ä¸»è¦åŠŸèƒ½ä»‹ç»è¯·æŸ¥çœ‹æ–‡æ¡£ :doc:`introduction`ã€‚

å¼€å§‹ä½¿ç”¨è¯·æŸ¥çœ‹ â†’ ğŸ’« :doc:`manual/quick-start` ğŸ’« â†

.. toctree::
   :maxdepth: 1
   :caption: æ–‡æ¡£

   introduction
   installation
   manual/index
   build
   about
   README

API
==================

.. toctree::
   :caption: API æ–‡æ¡£

   api
