{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707687288195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707687288196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 13:34:48 2024 " "Processing started: Sun Feb 11 13:34:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707687288196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687288196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_addsub -c BCD_addsub " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_addsub -c BCD_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687288196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707687288401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707687288401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_addsub-a " "Found design unit 1: BCD_addsub-a" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707687293866 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_addsub " "Found entity 1: BCD_addsub" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707687293866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_addsub " "Elaborating entity \"BCD_addsub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707687293882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(186) " "VHDL Process Statement warning at BCD_addsub.vhd(186): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293883 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(188) " "VHDL Process Statement warning at BCD_addsub.vhd(188): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293883 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones_adjust BCD_addsub.vhd(189) " "VHDL Process Statement warning at BCD_addsub.vhd(189): signal \"sum_temp_ones_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(192) " "VHDL Process Statement warning at BCD_addsub.vhd(192): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_intermediate BCD_addsub.vhd(195) " "VHDL Process Statement warning at BCD_addsub.vhd(195): signal \"carry_intermediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(196) " "VHDL Process Statement warning at BCD_addsub.vhd(196): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(198) " "VHDL Process Statement warning at BCD_addsub.vhd(198): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens_adjust BCD_addsub.vhd(199) " "VHDL Process Statement warning at BCD_addsub.vhd(199): signal \"sum_temp_tens_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(202) " "VHDL Process Statement warning at BCD_addsub.vhd(202): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(207) " "VHDL Process Statement warning at BCD_addsub.vhd(207): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(209) " "VHDL Process Statement warning at BCD_addsub.vhd(209): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones_adjust BCD_addsub.vhd(210) " "VHDL Process Statement warning at BCD_addsub.vhd(210): signal \"sum_temp_ones_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_ones BCD_addsub.vhd(213) " "VHDL Process Statement warning at BCD_addsub.vhd(213): signal \"sum_temp_ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_intermediate BCD_addsub.vhd(216) " "VHDL Process Statement warning at BCD_addsub.vhd(216): signal \"carry_intermediate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293884 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(217) " "VHDL Process Statement warning at BCD_addsub.vhd(217): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293885 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(219) " "VHDL Process Statement warning at BCD_addsub.vhd(219): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293885 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens_adjust BCD_addsub.vhd(220) " "VHDL Process Statement warning at BCD_addsub.vhd(220): signal \"sum_temp_tens_adjust\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293885 "|BCD_addsub"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_temp_tens BCD_addsub.vhd(223) " "VHDL Process Statement warning at BCD_addsub.vhd(223): signal \"sum_temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707687293885 "|BCD_addsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum_temp_ones_adjust BCD_addsub.vhd(180) " "VHDL Process Statement warning at BCD_addsub.vhd(180): inferring latch(es) for signal or variable \"sum_temp_ones_adjust\", which holds its previous value in one or more paths through the process" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707687293885 "|BCD_addsub"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum_temp_tens_adjust BCD_addsub.vhd(180) " "VHDL Process Statement warning at BCD_addsub.vhd(180): inferring latch(es) for signal or variable \"sum_temp_tens_adjust\", which holds its previous value in one or more paths through the process" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707687293885 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_tens_adjust\[0\] BCD_addsub.vhd(180) " "Inferred latch for \"sum_temp_tens_adjust\[0\]\" at BCD_addsub.vhd(180)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293886 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_tens_adjust\[1\] BCD_addsub.vhd(180) " "Inferred latch for \"sum_temp_tens_adjust\[1\]\" at BCD_addsub.vhd(180)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293886 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_tens_adjust\[2\] BCD_addsub.vhd(180) " "Inferred latch for \"sum_temp_tens_adjust\[2\]\" at BCD_addsub.vhd(180)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293886 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_tens_adjust\[3\] BCD_addsub.vhd(180) " "Inferred latch for \"sum_temp_tens_adjust\[3\]\" at BCD_addsub.vhd(180)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293886 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_ones_adjust\[0\] BCD_addsub.vhd(180) " "Inferred latch for \"sum_temp_ones_adjust\[0\]\" at BCD_addsub.vhd(180)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293886 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_ones_adjust\[1\] BCD_addsub.vhd(180) " "Inferred latch for \"sum_temp_ones_adjust\[1\]\" at BCD_addsub.vhd(180)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293886 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_ones_adjust\[2\] BCD_addsub.vhd(180) " "Inferred latch for \"sum_temp_ones_adjust\[2\]\" at BCD_addsub.vhd(180)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293886 "|BCD_addsub"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_temp_ones_adjust\[3\] BCD_addsub.vhd(180) " "Inferred latch for \"sum_temp_ones_adjust\[3\]\" at BCD_addsub.vhd(180)" {  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687293886 "|BCD_addsub"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_tens_adjust\[1\] " "Latch sum_temp_tens_adjust\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add9~synth " "Ports D and ENA on the latch are fed by the same signal Add9~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707687294147 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707687294147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_tens_adjust\[2\] " "Latch sum_temp_tens_adjust\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add9~synth " "Ports D and ENA on the latch are fed by the same signal Add9~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707687294147 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707687294147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_tens_adjust\[3\] " "Latch sum_temp_tens_adjust\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add9~synth " "Ports D and ENA on the latch are fed by the same signal Add9~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707687294147 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707687294147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_ones_adjust\[1\] " "Latch sum_temp_ones_adjust\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add6~synth " "Ports D and ENA on the latch are fed by the same signal Add6~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707687294148 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707687294148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_ones_adjust\[2\] " "Latch sum_temp_ones_adjust\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add6~synth " "Ports D and ENA on the latch are fed by the same signal Add6~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707687294148 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707687294148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sum_temp_ones_adjust\[3\] " "Latch sum_temp_ones_adjust\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Add6~synth " "Ports D and ENA on the latch are fed by the same signal Add6~synth" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707687294148 ""}  } { { "BCD_addsub.vhd" "" { Text "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/BCD_addsub.vhd" 180 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707687294148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707687294199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707687294399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707687294399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707687294418 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707687294418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707687294418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707687294418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707687294424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 13:34:54 2024 " "Processing ended: Sun Feb 11 13:34:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707687294424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707687294424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707687294424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707687294424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1707687295349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707687295350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 13:34:55 2024 " "Processing started: Sun Feb 11 13:34:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707687295350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1707687295350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BCD_addsub -c BCD_addsub " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BCD_addsub -c BCD_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1707687295350 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1707687295394 ""}
{ "Info" "0" "" "Project  = BCD_addsub" {  } {  } 0 0 "Project  = BCD_addsub" 0 0 "Fitter" 0 0 1707687295394 ""}
{ "Info" "0" "" "Revision = BCD_addsub" {  } {  } 0 0 "Revision = BCD_addsub" 0 0 "Fitter" 0 0 1707687295394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1707687295480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707687295480 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCD_addsub 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"BCD_addsub\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707687295485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707687295510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707687295510 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707687295647 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707687295656 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707687295706 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1707687297860 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "enable_a~inputCLKENA0 8 global CLKCTRL_G6 " "enable_a~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1707687297920 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1707687297920 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "enable_b~inputCLKENA0 8 global CLKCTRL_G4 " "enable_b~inputCLKENA0 with 8 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1707687297920 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1707687297920 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1707687297920 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver enable_a~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver enable_a~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad enable_a PIN_W9 " "Refclk input I/O pad enable_a is placed onto PIN_W9" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1707687297920 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1707687297920 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver enable_b~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver enable_b~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad enable_b PIN_U7 " "Refclk input I/O pad enable_b is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1707687297920 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1707687297920 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1707687297920 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707687297921 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707687297923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707687297923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707687297923 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707687297923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707687297923 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707687297923 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1707687298267 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD_addsub.sdc " "Synopsys Design Constraints File file not found: 'BCD_addsub.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707687298267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707687298267 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687298268 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1707687298268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1707687298269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707687298269 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1707687298269 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707687298282 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707687298282 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707687298282 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707687298308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707687299594 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1707687299717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707687308965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707687316862 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707687317753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707687317753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707687318543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707687320245 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707687320245 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1707687321764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707687322831 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707687322831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707687322834 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.57 " "Total time spent on timing analysis during the Fitter is 0.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707687323713 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707687323725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707687323993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707687323994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707687324269 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707687326719 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/output_files/BCD_addsub.fit.smsg " "Generated suppressed messages file C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/output_files/BCD_addsub.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707687326928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6790 " "Peak virtual memory: 6790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707687327265 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 13:35:27 2024 " "Processing ended: Sun Feb 11 13:35:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707687327265 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707687327265 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707687327265 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707687327265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1707687328152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707687328153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 13:35:28 2024 " "Processing started: Sun Feb 11 13:35:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707687328153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1707687328153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCD_addsub -c BCD_addsub " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCD_addsub -c BCD_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1707687328153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1707687328615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1707687330214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707687330837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 13:35:30 2024 " "Processing ended: Sun Feb 11 13:35:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707687330837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707687330837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707687330837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1707687330837 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1707687331475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1707687331788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707687331789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 13:35:31 2024 " "Processing started: Sun Feb 11 13:35:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707687331789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707687331789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCD_addsub -c BCD_addsub " "Command: quartus_sta BCD_addsub -c BCD_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707687331789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707687331842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707687332210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707687332210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687332240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687332240 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1707687332459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCD_addsub.sdc " "Synopsys Design Constraints File file not found: 'BCD_addsub.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1707687332480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687332480 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable_a enable_a " "create_clock -period 1.000 -name enable_a enable_a" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable_b enable_b " "create_clock -period 1.000 -name enable_b enable_b" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name carry_in carry_in " "create_clock -period 1.000 -name carry_in carry_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707687332481 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687332481 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707687332481 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1707687332482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707687332482 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707687332483 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707687332492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707687332504 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707687332504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.792 " "Worst-case setup slack is -14.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.792             -86.827 carry_in  " "  -14.792             -86.827 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687332506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.956 " "Worst-case hold slack is -6.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.956             -22.137 carry_in  " "   -6.956             -22.137 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687332509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707687332512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707687332515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.816 " "Worst-case minimum pulse width slack is -4.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.816            -101.891 carry_in  " "   -4.816            -101.891 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.643 enable_a  " "   -0.538              -6.643 enable_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.448 enable_b  " "   -0.538              -6.448 enable_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687332517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687332517 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707687332528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707687332553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707687333192 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333227 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707687333227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707687333227 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707687333233 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707687333233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.634 " "Worst-case setup slack is -14.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.634             -87.114 carry_in  " "  -14.634             -87.114 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687333234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.038 " "Worst-case hold slack is -7.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.038             -22.628 carry_in  " "   -7.038             -22.628 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687333237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707687333239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707687333242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.804 " "Worst-case minimum pulse width slack is -4.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.804            -106.733 carry_in  " "   -4.804            -106.733 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.464 enable_a  " "   -0.538              -6.464 enable_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.395 enable_b  " "   -0.538              -6.395 enable_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687333244 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707687333253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707687333382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707687333936 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687333973 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707687333973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707687333973 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707687333975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707687333975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.280 " "Worst-case setup slack is -7.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.280             -39.521 carry_in  " "   -7.280             -39.521 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687333977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.752 " "Worst-case hold slack is -3.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.752             -12.437 carry_in  " "   -3.752             -12.437 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687333979 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707687333982 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707687333984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.944 " "Worst-case minimum pulse width slack is -2.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944             -51.243 carry_in  " "   -2.944             -51.243 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -2.520 enable_a  " "   -0.302              -2.520 enable_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259              -2.117 enable_b  " "   -0.259              -2.117 enable_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687333986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687333986 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707687333994 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~13  from: cin  to: sumout " "Cell: Add6~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~17  from: cin  to: sumout " "Cell: Add6~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~1  from: cin  to: sumout " "Cell: Add6~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~22  from: datad  to: cout " "Cell: Add6~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~5  from: cin  to: sumout " "Cell: Add6~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add6~9  from: cin  to: sumout " "Cell: Add6~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~13  from: cin  to: sumout " "Cell: Add9~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~17  from: cin  to: sumout " "Cell: Add9~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~1  from: cin  to: sumout " "Cell: Add9~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datab  to: cout " "Cell: Add9~22  from: datab  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datac  to: cout " "Cell: Add9~22  from: datac  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~22  from: datad  to: cout " "Cell: Add9~22  from: datad  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~5  from: cin  to: sumout " "Cell: Add9~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add9~9  from: cin  to: sumout " "Cell: Add9~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1707687334115 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1707687334115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707687334116 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1707687334117 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1707687334117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.532 " "Worst-case setup slack is -6.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.532             -36.075 carry_in  " "   -6.532             -36.075 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687334118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.336 " "Worst-case hold slack is -3.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.336             -11.095 carry_in  " "   -3.336             -11.095 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687334121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707687334123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1707687334125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.577 " "Worst-case minimum pulse width slack is -2.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577             -43.238 carry_in  " "   -2.577             -43.238 carry_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -2.431 enable_a  " "   -0.291              -2.431 enable_a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.258              -2.118 enable_b  " "   -0.258              -2.118 enable_b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707687334127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707687334127 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707687335294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707687335295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5153 " "Peak virtual memory: 5153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707687335346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 13:35:35 2024 " "Processing ended: Sun Feb 11 13:35:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707687335346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707687335346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707687335346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707687335346 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1707687336222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707687336223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 11 13:35:36 2024 " "Processing started: Sun Feb 11 13:35:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707687336223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707687336223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BCD_addsub -c BCD_addsub " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BCD_addsub -c BCD_addsub" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1707687336223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1707687336709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCD_addsub.vo C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/simulation/questa/ simulation " "Generated file BCD_addsub.vo in folder \"C:/Users/sasan/OneDrive - UBC/University of British Columbia/2023-24/Term 2/CPEN 312/Labs/Lab 2/BCD_addsub/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1707687336745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707687336767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 11 13:35:36 2024 " "Processing ended: Sun Feb 11 13:35:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707687336767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707687336767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707687336767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707687336767 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus Prime Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1707687337381 ""}
