-- Quartus II VHDL Template
-- Basic Shift Register

library ieee;
use ieee.std_logic_1164.all;

entity breg is
	port 
	(
		clk		: in std_logic;
		enable	: in std_logic;
		idx1		: in std_logic_vector(4 downto 0);
		idx2		: in std_logic_vector(4 downto 0);
		data_in	: in std_logic_vector(31 downto 0);
		regA 		: out std_logic_vector(31 downto 0);
		regB 		: out std_logic_vector(31 downto 0)

	);

end entity;

architecture rtl of reg32 is
begin
	process (clk)
	begin
		if (rising_edge(clk)) then

			if (enable = '1') then
				sr_out <= sr_in;
			end if;
		end if;
	end process;
end rtl;
