Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'uart_top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-ftg256-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o uart_top_map.ncd uart_top.ngd uart_top.pcf 
Target Device  : xc6slx16
Target Package : ftg256
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Oct 18 00:55:56 2023

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0

Section 1 - Errors
------------------
ERROR:Map:116 - The design is empty.  No processing will be done.
ERROR:Map:52 - Problem encountered processing RPMs. 

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
