Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e584e051aaa847ddbb4c722570cab94b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SimAdd_nbit_behav xil_defaultlib.SimAdd_nbit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behav of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Add_nbit [\Add_nbit(n=4)\]
Compiling architecture behavioral of entity xil_defaultlib.simadd_nbit
Built simulation snapshot SimAdd_nbit_behav
