{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1403406032752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1403406032752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 11:00:23 2014 " "Processing started: Sun Jun 22 11:00:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1403406032752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1403406032752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineMIPS -c PipelineMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineMIPS -c PipelineMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1403406032752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1403406036346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writebackcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file writebackcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBackController " "Found entity 1: WriteBackController" {  } { { "WriteBackController.v" "" { Text "F:/PipelineMIPS_2.0_final/WriteBackController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "F:/PipelineMIPS_2.0_final/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinemips.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinemips.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineMIPS " "Found entity 1: PipelineMIPS" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "PC.v" "" { Text "F:/PipelineMIPS_2.0_final/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memdata MemData MEM_WB.v(6) " "Verilog HDL Declaration information at MEM_WB.v(6): object \"memdata\" differs only in case from object \"MemData\" in the same scope" {  } { { "MEM_WB.v" "" { Text "F:/PipelineMIPS_2.0_final/MEM_WB.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wbtype WBType MEM_WB.v(8) " "Verilog HDL Declaration information at MEM_WB.v(8): object \"wbtype\" differs only in case from object \"WBType\" in the same scope" {  } { { "MEM_WB.v" "" { Text "F:/PipelineMIPS_2.0_final/MEM_WB.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wbdata WBData MEM_WB.v(10) " "Verilog HDL Declaration information at MEM_WB.v(10): object \"wbdata\" differs only in case from object \"WBData\" in the same scope" {  } { { "MEM_WB.v" "" { Text "F:/PipelineMIPS_2.0_final/MEM_WB.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memread MemRead MEM_WB.v(12) " "Verilog HDL Declaration information at MEM_WB.v(12): object \"memread\" differs only in case from object \"MemRead\" in the same scope" {  } { { "MEM_WB.v" "" { Text "F:/PipelineMIPS_2.0_final/MEM_WB.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regwrite RegWrite MEM_WB.v(14) " "Verilog HDL Declaration information at MEM_WB.v(14): object \"regwrite\" differs only in case from object \"RegWrite\" in the same scope" {  } { { "MEM_WB.v" "" { Text "F:/PipelineMIPS_2.0_final/MEM_WB.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd Rd MEM_WB.v(16) " "Verilog HDL Declaration information at MEM_WB.v(16): object \"rd\" differs only in case from object \"Rd\" in the same scope" {  } { { "MEM_WB.v" "" { Text "F:/PipelineMIPS_2.0_final/MEM_WB.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "F:/PipelineMIPS_2.0_final/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemery.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemery.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemery " "Found entity 1: InstructionMemery" {  } { { "InstructionMemery.v" "" { Text "F:/PipelineMIPS_2.0_final/InstructionMemery.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "F:/PipelineMIPS_2.0_final/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036924 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow Overflow ID_EX.v(8) " "Verilog HDL Declaration information at ID_EX.v(8): object \"overflow\" differs only in case from object \"Overflow\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "condition Condition ID_EX.v(10) " "Verilog HDL Declaration information at ID_EX.v(10): object \"condition\" differs only in case from object \"Condition\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch Branch ID_EX.v(12) " "Verilog HDL Declaration information at ID_EX.v(12): object \"branch\" differs only in case from object \"Branch\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memop MemOp ID_EX.v(14) " "Verilog HDL Declaration information at ID_EX.v(14): object \"memop\" differs only in case from object \"MemOp\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memwrite MemWrite ID_EX.v(16) " "Verilog HDL Declaration information at ID_EX.v(16): object \"memwrite\" differs only in case from object \"MemWrite\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regwrite RegWrite ID_EX.v(18) " "Verilog HDL Declaration information at ID_EX.v(18): object \"regwrite\" differs only in case from object \"RegWrite\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memread MemRead ID_EX.v(20) " "Verilog HDL Declaration information at ID_EX.v(20): object \"memread\" differs only in case from object \"MemRead\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "jump Jump ID_EX.v(22) " "Verilog HDL Declaration information at ID_EX.v(22): object \"jump\" differs only in case from object \"Jump\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "exResultSrc ExResultSrc ID_EX.v(24) " "Verilog HDL Declaration information at ID_EX.v(24): object \"exResultSrc\" differs only in case from object \"ExResultSrc\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alusrca ALUSrcA ID_EX.v(26) " "Verilog HDL Declaration information at ID_EX.v(26): object \"alusrca\" differs only in case from object \"ALUSrcA\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "alusrcb ALUSrcB ID_EX.v(28) " "Verilog HDL Declaration information at ID_EX.v(28): object \"alusrcb\" differs only in case from object \"ALUSrcB\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluop ALUOp ID_EX.v(30) " "Verilog HDL Declaration information at ID_EX.v(30): object \"aluop\" differs only in case from object \"ALUOp\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regdst RegDst ID_EX.v(32) " "Verilog HDL Declaration information at ID_EX.v(32): object \"regdst\" differs only in case from object \"RegDst\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shiftamountsel ShiftAmountSel ID_EX.v(34) " "Verilog HDL Declaration information at ID_EX.v(34): object \"shiftamountsel\" differs only in case from object \"ShiftAmountSel\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "shiftop ShiftOp ID_EX.v(36) " "Verilog HDL Declaration information at ID_EX.v(36): object \"shiftop\" differs only in case from object \"ShiftOp\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "operandA OperandA ID_EX.v(38) " "Verilog HDL Declaration information at ID_EX.v(38): object \"operandA\" differs only in case from object \"OperandA\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "operandB OperandB ID_EX.v(40) " "Verilog HDL Declaration information at ID_EX.v(40): object \"operandB\" differs only in case from object \"OperandB\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs Rs ID_EX.v(42) " "Verilog HDL Declaration information at ID_EX.v(42): object \"rs\" differs only in case from object \"Rs\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rt Rt ID_EX.v(44) " "Verilog HDL Declaration information at ID_EX.v(44): object \"rt\" differs only in case from object \"Rt\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd Rd ID_EX.v(46) " "Verilog HDL Declaration information at ID_EX.v(46): object \"rd\" differs only in case from object \"Rd\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "immediate32 Immediate32 ID_EX.v(48) " "Verilog HDL Declaration information at ID_EX.v(48): object \"immediate32\" differs only in case from object \"Immediate32\" in the same scope" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403406036940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "F:/PipelineMIPS_2.0_final/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazarddetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "HazardDetection.v" "" { Text "F:/PipelineMIPS_2.0_final/HazardDetection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding.v 1 1 " "Found 1 design units, including 1 entities, in source file forwarding.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "Forwarding.v" "" { Text "F:/PipelineMIPS_2.0_final/Forwarding.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "F:/PipelineMIPS_2.0_final/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendimm.v 1 1 " "Found 1 design units, including 1 entities, in source file extendimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendImm " "Found entity 1: ExtendImm" {  } { { "ExtendImm.v" "" { Text "F:/PipelineMIPS_2.0_final/ExtendImm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "F:/PipelineMIPS_2.0_final/DataMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "F:/PipelineMIPS_2.0_final/Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.v" "" { Text "F:/PipelineMIPS_2.0_final/ConditionCheck.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406036987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406036987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file barrelshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter " "Found entity 1: BarrelShifter" {  } { { "BarrelShifter.v" "" { Text "F:/PipelineMIPS_2.0_final/BarrelShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406037003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406037003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/PipelineMIPS_2.0_final/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406037003 ""} { "Info" "ISGN_ENTITY_NAME" "2 calculate_zero " "Found entity 2: calculate_zero" {  } { { "ALU.v" "" { Text "F:/PipelineMIPS_2.0_final/ALU.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406037003 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU_controller " "Found entity 3: ALU_controller" {  } { { "ALU.v" "" { Text "F:/PipelineMIPS_2.0_final/ALU.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406037003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406037003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "F:/PipelineMIPS_2.0_final/adder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406037034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406037034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineMIPS " "Elaborating entity \"PipelineMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1403406037471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:mod_if_id " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:mod_if_id\"" {  } { { "PipelineMIPS.v" "mod_if_id" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:mod_id_ex " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:mod_id_ex\"" {  } { { "PipelineMIPS.v" "mod_id_ex" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:mod_ex_mem " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:mod_ex_mem\"" {  } { { "PipelineMIPS.v" "mod_ex_mem" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:mod_mem_wb " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:mod_mem_wb\"" {  } { { "PipelineMIPS.v" "mod_mem_wb" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCRegister PCRegister:modpc " "Elaborating entity \"PCRegister\" for hierarchy \"PCRegister:modpc\"" {  } { { "PipelineMIPS.v" "modpc" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemery InstructionMemery:modic " "Elaborating entity \"InstructionMemery\" for hierarchy \"InstructionMemery:modic\"" {  } { { "PipelineMIPS.v" "modic" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:mod_ctrl " "Elaborating entity \"Controller\" for hierarchy \"Controller:mod_ctrl\"" {  } { { "PipelineMIPS.v" "mod_ctrl" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:mod_reg " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:mod_reg\"" {  } { { "PipelineMIPS.v" "mod_reg" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection HazardDetection:mod_hd " "Elaborating entity \"HazardDetection\" for hierarchy \"HazardDetection:mod_hd\"" {  } { { "PipelineMIPS.v" "mod_hd" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendImm ExtendImm:mod_ei " "Elaborating entity \"ExtendImm\" for hierarchy \"ExtendImm:mod_ei\"" {  } { { "PipelineMIPS.v" "mod_ei" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding Forwarding:mod_fw " "Elaborating entity \"Forwarding\" for hierarchy \"Forwarding:mod_fw\"" {  } { { "PipelineMIPS.v" "mod_fw" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406037909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BarrelShifter BarrelShifter:mod_bs " "Elaborating entity \"BarrelShifter\" for hierarchy \"BarrelShifter:mod_bs\"" {  } { { "PipelineMIPS.v" "mod_bs" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406038050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:mod_alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:mod_alu\"" {  } { { "PipelineMIPS.v" "mod_alu" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406038096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_controller ALU:mod_alu\|ALU_controller:ac " "Elaborating entity \"ALU_controller\" for hierarchy \"ALU:mod_alu\|ALU_controller:ac\"" {  } { { "ALU.v" "ac" { Text "F:/PipelineMIPS_2.0_final/ALU.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406038112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:mod_alu\|adder:adr " "Elaborating entity \"adder\" for hierarchy \"ALU:mod_alu\|adder:adr\"" {  } { { "ALU.v" "adr" { Text "F:/PipelineMIPS_2.0_final/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406038143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:mod_alu\|adder:adr\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:mod_alu\|adder:adr\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder.v" "LPM_ADD_SUB_component" { Text "F:/PipelineMIPS_2.0_final/adder.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406038643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:mod_alu\|adder:adr\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:mod_alu\|adder:adr\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adder.v" "" { Text "F:/PipelineMIPS_2.0_final/adder.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1403406038675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:mod_alu\|adder:adr\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:mod_alu\|adder:adr\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403406038675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403406038675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403406038675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403406038675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1403406038675 ""}  } { { "adder.v" "" { Text "F:/PipelineMIPS_2.0_final/adder.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1403406038675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9j " "Found entity 1: add_sub_h9j" {  } { { "db/add_sub_h9j.tdf" "" { Text "F:/PipelineMIPS_2.0_final/db/add_sub_h9j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403406039003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403406039003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h9j ALU:mod_alu\|adder:adr\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_h9j:auto_generated " "Elaborating entity \"add_sub_h9j\" for hierarchy \"ALU:mod_alu\|adder:adr\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_h9j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406039003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculate_zero ALU:mod_alu\|calculate_zero:cz " "Elaborating entity \"calculate_zero\" for hierarchy \"ALU:mod_alu\|calculate_zero:cz\"" {  } { { "ALU.v" "cz" { Text "F:/PipelineMIPS_2.0_final/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406039034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ConditionCheck:mod_cc " "Elaborating entity \"ConditionCheck\" for hierarchy \"ConditionCheck:mod_cc\"" {  } { { "PipelineMIPS.v" "mod_cc" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406039096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBackController WriteBackController:mod_wbc " "Elaborating entity \"WriteBackController\" for hierarchy \"WriteBackController:mod_wbc\"" {  } { { "PipelineMIPS.v" "mod_wbc" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406039112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:mod_dm " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:mod_dm\"" {  } { { "PipelineMIPS.v" "mod_dm" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403406039128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ID_EX_Stall GND " "Pin \"ID_EX_Stall\" is stuck at GND" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403406172587 "|PipelineMIPS|ID_EX_Stall"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX_MEM_Stall GND " "Pin \"EX_MEM_Stall\" is stuck at GND" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403406172587 "|PipelineMIPS|EX_MEM_Stall"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_Stall GND " "Pin \"MEM_WB_Stall\" is stuck at GND" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403406172587 "|PipelineMIPS|MEM_WB_Stall"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_Flush GND " "Pin \"MEM_WB_Flush\" is stuck at GND" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403406172587 "|PipelineMIPS|MEM_WB_Flush"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403406172587 "|PipelineMIPS|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403406172587 "|PipelineMIPS|PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_Branch_addr\[0\] GND " "Pin \"MEM_Branch_addr\[0\]\" is stuck at GND" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403406172587 "|PipelineMIPS|MEM_Branch_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_Branch_addr\[1\] GND " "Pin \"MEM_Branch_addr\[1\]\" is stuck at GND" {  } { { "PipelineMIPS.v" "" { Text "F:/PipelineMIPS_2.0_final/PipelineMIPS.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403406172587 "|PipelineMIPS|MEM_Branch_addr[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1403406172587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1403406176868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/PipelineMIPS_2.0_final/output_files/PipelineMIPS.map.smsg " "Generated suppressed messages file F:/PipelineMIPS_2.0_final/output_files/PipelineMIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1403406240028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1403406243559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1403406243559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15076 " "Implemented 15076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1403406246872 ""} { "Info" "ICUT_CUT_TM_OPINS" "446 " "Implemented 446 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1403406246872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14629 " "Implemented 14629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1403406246872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1403406246872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1403406247044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 11:04:07 2014 " "Processing ended: Sun Jun 22 11:04:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1403406247044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:44 " "Elapsed time: 00:03:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1403406247044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:26 " "Total CPU time (on all processors): 00:03:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1403406247044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1403406247044 ""}
