Project Informatione:\documents\science\computer_circuity\labs\noob1que\ictr.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/16/2012 09:43:57

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ictr      EPM7032LC44-6    17       13       0      32      13          100%

User Pins:                 17       13       0  



Project Informatione:\documents\science\computer_circuity\labs\noob1que\ictr.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Informatione:\documents\science\computer_circuity\labs\noob1que\ictr.rpt

** FILE HIERARCHY **



|plmt_rg:5|
|plmt_rg:5|rg:6|
|plmt_rg:5|rg:7|
|plmt_rg:5|rg:8|
|plmt_rg:5|rg:9|
|plmt_sum:4|
|plmt_sum:4|sm:1|
|plmt_sum:4|sm:10|
|plmt_sum:4|sm:3|
|plmt_sum:4|sm:2|
|plmt_ctr:1|
|plmt_ctr:1|ctr:18|
|plmt_ctr:1|ctr:18|or5:55|
|plmt_ctr:1|ctr:21|
|plmt_ctr:1|ctr:21|or5:55|
|plmt_ctr:1|ctr:19|
|plmt_ctr:1|ctr:19|or5:55|
|plmt_ctr:1|ctr:23|
|plmt_ctr:1|ctr:23|or5:55|
|plmt_ctr:1|ctr:25|
|plmt_ctr:1|ctr:25|or5:55|
|plmt_ctr:1|ctr:26|
|plmt_ctr:1|ctr:26|or5:55|
|plmt_ctr:1|ctr:22|
|plmt_ctr:1|ctr:22|or5:55|
|plmt_ctr:1|ctr:20|
|plmt_ctr:1|ctr:20|or5:55|


Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

***** Logic for device 'ictr' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

** ERROR SUMMARY **

Info: Chip 'ictr' in device 'EPM7032LC44-6' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'ictr' in device 'EPM7032LC44-6' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                            o  
                                            v  
                                            e  
                                            r  
                                            f  
                       V  G  G     C  G     l  
              Q  Q  Q  C  N  N  D  L  N  F  o  
              2  1  0  C  D  D  6  K  D  3  w  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      Q3 |  7                                39 | F1 
      Q5 |  8                                38 | Q11 
      Q6 |  9                                37 | F0 
     GND | 10                                36 | D11 
      Q7 | 11                                35 | VCC 
      Q8 | 12         EPM7032LC44-6          34 | D10 
      Q9 | 13                                33 | Q4 
     Q10 | 14                                32 | D9 
     VCC | 15                                31 | D8 
      D1 | 16                                30 | GND 
RESERVED | 17                                29 | D0 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              D  D  D  R  G  V  R  R  D  F  D  
              3  4  5  E  N  C  E  E  2  2  7  
                       S  D  C  S  S           
                       E        E  E           
                       R        R  R           
                       V        V  V           
                       E        E  E           
                       D        D  D           


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)  14/16( 87%)  16/16(100%)  31/36( 86%) 
B:    LC17 - LC32    16/16(100%)  14/16( 87%)  14/16( 87%)  28/36( 77%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            28/32     ( 87%)
Total logic cells used:                         32/32     (100%)
Total shareable expanders used:                 13/32     ( 40%)
Total Turbo logic cells used:                   32/32     (100%)
Total shareable expanders not available (n/a):  17/32     ( 53%)
Average fan-in:                                  9.25
Total fan-in:                                   296

Total input pins required:                      17
Total output pins required:                     13
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                       12
Total product terms required:                  135
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          12

Synthesized logic cells:                        19/  32   ( 59%)



Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  43      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
  29   (27)  (B)      INPUT               0      0   0    0    0    1    0  D0
  16   (11)  (A)      INPUT               0      0   0    0    0    1    0  D1
  26   (30)  (B)      INPUT               0      0   0    0    0    0    1  D2
  18   (13)  (A)      INPUT               0      0   0    0    0    0    1  D3
  19   (14)  (A)      INPUT               0      0   0    0    0    1    1  D4
  20   (15)  (A)      INPUT               0      0   0    0    0    1    1  D5
  44      -   -       INPUT               0      0   0    0    0    1    0  D6
  28   (28)  (B)      INPUT               0      0   0    0    0    0    1  D7
  31   (26)  (B)      INPUT               0      0   0    0    0    0    1  D8
  32   (25)  (B)      INPUT               0      0   0    0    0    0    1  D9
  34   (23)  (B)      INPUT               0      0   0    0    0    0    1  D10
  36   (22)  (B)      INPUT               0      0   0    0    0    0    1  D11
  37   (21)  (B)      INPUT               0      0   0    0    0   12    0  F0
  39   (19)  (B)      INPUT               0      0   0    0    0    7   17  F1
  27   (29)  (B)      INPUT               0      0   0    0    0   13   18  F2
  41   (17)  (B)      INPUT               0      0   0    0    0    4   13  F3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  40     18    B     OUTPUT      t        0      0   0    3   12    0    0  overflow
   4      1    A         FF   +  t        2      1   1    4    1    4   11  Q0 (|plmt_rg:5|rg:6|:11)
   5      2    A         FF   +  t        4      1   1    4    2    3   11  Q1 (|plmt_rg:5|rg:7|:11)
   6      3    A         FF   +  t        1      1   0    2    1    2   12  Q2 (|plmt_rg:5|rg:8|:11)
   7      4    A         FF   +  t        1      1   0    2    2    5   15  Q3 (|plmt_rg:5|rg:9|:11)
  33     24    B         FF   +  t        4      1   0    5    3    5   14  Q4 (|plmt_ctr:1|ctr:19|:33)
   8      5    A         FF   +  t        4      1   0    5    4    4   13  Q5 (|plmt_ctr:1|ctr:21|:33)
   9      6    A         FF   +  t        4      1   0    5    5    3   12  Q6 (|plmt_ctr:1|ctr:23|:33)
  11      7    A         FF   +  t        1      1   0    2    2    2   11  Q7 (|plmt_ctr:1|ctr:25|:33)
  12      8    A         FF   +  t        1      1   0    2    2    2    9  Q8 (|plmt_ctr:1|ctr:26|:33)
  13      9    A         FF   +  t        1      1   0    2    2    2    7  Q9 (|plmt_ctr:1|ctr:18|:33)
  14     10    A         FF   +  t        1      1   0    2    2    2    5  Q10 (|plmt_ctr:1|ctr:20|:33)
  38     20    B         FF   +  t        2      1   1    3   17    2    5  Q11 (|plmt_ctr:1|ctr:22|:33)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (28)    28    B       SOFT    s t        1      0   1    3   10    1    0  |plmt_ctr:1|ctr:18|OR5:55|OUT~1 (|plmt_ctr:1|ctr:18|OR5:55|~1~1)
 (29)    27    B       SOFT    s t        0      0   0    4    7    1    0  |plmt_ctr:1|ctr:18|OR5:55|OUT~2 (|plmt_ctr:1|ctr:18|OR5:55|~1~2)
 (25)    31    B       SOFT    s t        1      0   1    3    5    1    0  |plmt_ctr:1|ctr:19|OR5:55|OUT~1 (|plmt_ctr:1|ctr:19|OR5:55|~1~1)
 (39)    19    B       SOFT    s t        1      0   1    3   11    1    0  |plmt_ctr:1|ctr:20|OR5:55|OUT~1 (|plmt_ctr:1|ctr:20|OR5:55|~1~1)
 (34)    23    B       SOFT    s t        0      0   0    4    8    1    0  |plmt_ctr:1|ctr:20|OR5:55|OUT~2 (|plmt_ctr:1|ctr:20|OR5:55|~1~2)
 (17)    12    A       SOFT    s t        1      0   1    3    6    1    0  |plmt_ctr:1|ctr:21|OR5:55|OUT~1 (|plmt_ctr:1|ctr:21|OR5:55|~1~1)
 (27)    29    B       SOFT    s t        1      0   1    3   12    1    0  |plmt_ctr:1|ctr:22|OR5:55|OUT~1 (|plmt_ctr:1|ctr:22|OR5:55|~1~1)
 (26)    30    B       SOFT    s t        1      0   1    4    5    1    0  |plmt_ctr:1|ctr:22|OR5:55|OUT~2 (|plmt_ctr:1|ctr:22|OR5:55|~1~2)
 (24)    32    B       SOFT    s t        1      0   1    1    6    1    0  |plmt_ctr:1|ctr:22|OR5:55|OUT~3 (|plmt_ctr:1|ctr:22|OR5:55|~1~3)
 (37)    21    B       SOFT    s t        1      0   1    1    6    1    0  |plmt_ctr:1|ctr:22|OR5:55|OUT~4 (|plmt_ctr:1|ctr:22|OR5:55|~1~4)
 (21)    16    A       SOFT    s t        0      0   0    1    4    1    0  |plmt_ctr:1|ctr:22|OR5:55|OUT~5 (|plmt_ctr:1|ctr:22|OR5:55|~1~5)
 (19)    14    A       SOFT    s t        1      0   1    3    7    1    0  |plmt_ctr:1|ctr:23|OR5:55|OUT~1 (|plmt_ctr:1|ctr:23|OR5:55|~1~1)
 (36)    22    B       SOFT    s t        1      0   1    3    8    1    0  |plmt_ctr:1|ctr:25|OR5:55|OUT~1 (|plmt_ctr:1|ctr:25|OR5:55|~1~1)
 (31)    26    B       SOFT    s t        0      0   0    4    5    1    0  |plmt_ctr:1|ctr:25|OR5:55|OUT~2 (|plmt_ctr:1|ctr:25|OR5:55|~1~2)
 (32)    25    B       SOFT    s t        1      0   1    3    9    1    0  |plmt_ctr:1|ctr:26|OR5:55|OUT~1 (|plmt_ctr:1|ctr:26|OR5:55|~1~1)
 (41)    17    B       SOFT    s t        0      0   0    4    6    1    0  |plmt_ctr:1|ctr:26|OR5:55|OUT~2 (|plmt_ctr:1|ctr:26|OR5:55|~1~2)
 (20)    15    A       SOFT    s t        1      0   1    3    3    1    0  |plmt_rg:5|rg:8|~21~1
 (18)    13    A       SOFT    s t        1      0   1    4    4    1    0  |plmt_rg:5|rg:9|~21~1
 (16)    11    A       SOFT    s t        1      0   1    3    3    1    0  |plmt_rg:5|rg:9|~21~2


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC12 |plmt_ctr:1|ctr:21|OR5:55|OUT~1
        | +----------------------------- LC16 |plmt_ctr:1|ctr:22|OR5:55|OUT~5
        | | +--------------------------- LC14 |plmt_ctr:1|ctr:23|OR5:55|OUT~1
        | | | +------------------------- LC15 |plmt_rg:5|rg:8|~21~1
        | | | | +----------------------- LC13 |plmt_rg:5|rg:9|~21~1
        | | | | | +--------------------- LC11 |plmt_rg:5|rg:9|~21~2
        | | | | | | +------------------- LC1 Q0
        | | | | | | | +----------------- LC2 Q1
        | | | | | | | | +--------------- LC3 Q2
        | | | | | | | | | +------------- LC4 Q3
        | | | | | | | | | | +----------- LC5 Q5
        | | | | | | | | | | | +--------- LC6 Q6
        | | | | | | | | | | | | +------- LC7 Q7
        | | | | | | | | | | | | | +----- LC8 Q8
        | | | | | | | | | | | | | | +--- LC9 Q9
        | | | | | | | | | | | | | | | +- LC10 Q10
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC12 -> - - - - - - - - - - * - - - - - | * - | <-- |plmt_ctr:1|ctr:21|OR5:55|OUT~1
LC14 -> - - - - - - - - - - - * - - - - | * - | <-- |plmt_ctr:1|ctr:23|OR5:55|OUT~1
LC15 -> - - - - - - - - * - - - - - - - | * - | <-- |plmt_rg:5|rg:8|~21~1
LC13 -> - - - - - - - - - * - - - - - - | * - | <-- |plmt_rg:5|rg:9|~21~1
LC11 -> - - - - - - - - - * - - - - - - | * - | <-- |plmt_rg:5|rg:9|~21~2
LC1  -> * - * * * * * * - - - - - - - - | * * | <-- Q0
LC2  -> * - * * * * - * - - - - - - - - | * * | <-- Q1
LC3  -> * - * * * * - - * - - - - - - - | * * | <-- Q2
LC4  -> * * * - * - - - - * * * - - - - | * * | <-- Q3
LC5  -> * * * - - - - - - - * * - - - - | * * | <-- Q5
LC6  -> - - * - - - - - - - - * - - - - | * * | <-- Q6

Pin
43   -> - - - - - - - - - - - - - - - - | - - | <-- CLK
29   -> - - - - - - * - - - - - - - - - | * - | <-- D0
16   -> - - - - - - - * - - - - - - - - | * - | <-- D1
26   -> - - - * - - - - - - - - - - - - | * - | <-- D2
18   -> - - - - * - - - - - - - - - - - | * - | <-- D3
20   -> * - - - - - - - - - * - - - - - | * - | <-- D5
44   -> - - - - - - - - - - - * - - - - | * - | <-- D6
37   -> - - - - - - * * * * * * * * * * | * * | <-- F0
39   -> * - * * * * * * - - * * - - - - | * * | <-- F1
27   -> * * * * * * * * * * * * * * * * | * * | <-- F2
41   -> - - * - * * - - - - * * - - - - | * * | <-- F3
LC28 -> - - - - - - - - - - - - - - * - | * - | <-- |plmt_ctr:1|ctr:18|OR5:55|OUT~1
LC27 -> - - - - - - - - - - - - - - * - | * - | <-- |plmt_ctr:1|ctr:18|OR5:55|OUT~2
LC19 -> - - - - - - - - - - - - - - - * | * - | <-- |plmt_ctr:1|ctr:20|OR5:55|OUT~1
LC23 -> - - - - - - - - - - - - - - - * | * - | <-- |plmt_ctr:1|ctr:20|OR5:55|OUT~2
LC22 -> - - - - - - - - - - - - * - - - | * - | <-- |plmt_ctr:1|ctr:25|OR5:55|OUT~1
LC26 -> - - - - - - - - - - - - * - - - | * - | <-- |plmt_ctr:1|ctr:25|OR5:55|OUT~2
LC25 -> - - - - - - - - - - - - - * - - | * - | <-- |plmt_ctr:1|ctr:26|OR5:55|OUT~1
LC17 -> - - - - - - - - - - - - - * - - | * - | <-- |plmt_ctr:1|ctr:26|OR5:55|OUT~2
LC24 -> * * * - - - - - - - * * - - - - | * * | <-- Q4
LC20 -> - * - - - - - - - - - - - - - - | * * | <-- Q11


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC18 overflow
        | +----------------------------- LC28 |plmt_ctr:1|ctr:18|OR5:55|OUT~1
        | | +--------------------------- LC27 |plmt_ctr:1|ctr:18|OR5:55|OUT~2
        | | | +------------------------- LC31 |plmt_ctr:1|ctr:19|OR5:55|OUT~1
        | | | | +----------------------- LC19 |plmt_ctr:1|ctr:20|OR5:55|OUT~1
        | | | | | +--------------------- LC23 |plmt_ctr:1|ctr:20|OR5:55|OUT~2
        | | | | | | +------------------- LC29 |plmt_ctr:1|ctr:22|OR5:55|OUT~1
        | | | | | | | +----------------- LC30 |plmt_ctr:1|ctr:22|OR5:55|OUT~2
        | | | | | | | | +--------------- LC32 |plmt_ctr:1|ctr:22|OR5:55|OUT~3
        | | | | | | | | | +------------- LC21 |plmt_ctr:1|ctr:22|OR5:55|OUT~4
        | | | | | | | | | | +----------- LC22 |plmt_ctr:1|ctr:25|OR5:55|OUT~1
        | | | | | | | | | | | +--------- LC26 |plmt_ctr:1|ctr:25|OR5:55|OUT~2
        | | | | | | | | | | | | +------- LC25 |plmt_ctr:1|ctr:26|OR5:55|OUT~1
        | | | | | | | | | | | | | +----- LC17 |plmt_ctr:1|ctr:26|OR5:55|OUT~2
        | | | | | | | | | | | | | | +--- LC24 Q4
        | | | | | | | | | | | | | | | +- LC20 Q11
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC31 -> - - - - - - - - - - - - - - * - | - * | <-- |plmt_ctr:1|ctr:19|OR5:55|OUT~1
LC29 -> - - - - - - - - - - - - - - - * | - * | <-- |plmt_ctr:1|ctr:22|OR5:55|OUT~1
LC30 -> - - - - - - - - - - - - - - - * | - * | <-- |plmt_ctr:1|ctr:22|OR5:55|OUT~2
LC32 -> - - - - - - - - - - - - - - - * | - * | <-- |plmt_ctr:1|ctr:22|OR5:55|OUT~3
LC21 -> - - - - - - - - - - - - - - - * | - * | <-- |plmt_ctr:1|ctr:22|OR5:55|OUT~4
LC24 -> * * * * * * * - * - * * * * * * | * * | <-- Q4
LC20 -> * - - - - - * * * * - - - - - * | * * | <-- Q11

Pin
43   -> - - - - - - - - - - - - - - - - | - - | <-- CLK
19   -> - - - * - - - - - - - - - - * - | - * | <-- D4
44   -> - - - - - - - - - - - - - - - - | * - | <-- D6
28   -> - - - - - - - - - - - * - - - - | - * | <-- D7
31   -> - - - - - - - - - - - - - * - - | - * | <-- D8
32   -> - - * - - - - - - - - - - - - - | - * | <-- D9
34   -> - - - - - * - - - - - - - - - - | - * | <-- D10
36   -> - - - - - - - * - - - - - - - - | - * | <-- D11
37   -> - - - - - - - - - - - - - - * * | * * | <-- F0
39   -> * * * * * * * * * - * * * * * * | * * | <-- F1
27   -> * * * * * * * * - * * * * * * * | * * | <-- F2
41   -> * * * - * * * * - - * * * * * - | * * | <-- F3
LC16 -> - - - - - - - - - - - - - - - * | - * | <-- |plmt_ctr:1|ctr:22|OR5:55|OUT~5
LC1  -> * * - * * - * - - - * - * - - * | * * | <-- Q0
LC2  -> * * - * * - * - - - * - * - - * | * * | <-- Q1
LC3  -> * * - * * - * * - - * - * - - * | * * | <-- Q2
LC4  -> * * * * * * * - * - * * * * * * | * * | <-- Q3
LC5  -> * * * - * * * - * - * * * * - * | * * | <-- Q5
LC6  -> * * * - * * * - * * * * * * - * | * * | <-- Q6
LC7  -> * * * - * * * - * * * * * * - * | - * | <-- Q7
LC8  -> * * * - * * * * - * - - * * - * | - * | <-- Q8
LC9  -> * * * - * * * * - * - - - - - * | - * | <-- Q9
LC10 -> * - - - * * * * - * - - - - - * | - * | <-- Q10


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\noob1que\ictr.rpt
ictr

** EQUATIONS **

CLK      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
D8       : INPUT;
D9       : INPUT;
D10      : INPUT;
D11      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;

-- Node name is 'overflow' 
-- Equation name is 'overflow', location is LC018, type is output.
 overflow = LCELL( _EQ001 $  GND);
  _EQ001 =  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11
         #  F1 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 & 
              Q11
         #  F2 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11
         #  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11;

-- Node name is 'Q0' = '|plmt_rg:5|rg:6|G' 
-- Equation name is 'Q0', type is output 
 Q0      = TFFE( _EQ002, GLOBAL( CLK), !_EQ003,  VCC,  VCC);
  _EQ002 =  D0 &  F1 &  F2 & !Q0
         # !D0 &  F1 &  F2 &  Q0
         # !F0 & !F1
         # !F0 & !F2;
  _EQ003 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q1' = '|plmt_rg:5|rg:7|G' 
-- Equation name is 'Q1', type is output 
 Q1      = DFFE( _EQ004 $  _EQ005, GLOBAL( CLK), !_EQ006,  VCC,  VCC);
  _EQ004 =  F1 & !F2 & !Q0 &  Q1 &  _X002 &  _X003
         #  F1 & !F2 &  Q0 & !Q1 &  _X002 &  _X003
         # !D1 &  F1 &  F2 &  _X002 &  _X003;
  _X002  = EXP(!F1 & !Q0 & !Q1);
  _X003  = EXP(!F1 &  Q0 &  Q1);
  _EQ005 =  _X002 &  _X003;
  _X002  = EXP(!F1 & !Q0 & !Q1);
  _X003  = EXP(!F1 &  Q0 &  Q1);
  _EQ006 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q2' = '|plmt_rg:5|rg:8|G' 
-- Equation name is 'Q2', type is output 
 Q2      = TFFE(!_LC015, GLOBAL( CLK), !_EQ007,  VCC,  VCC);
  _EQ007 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q3' = '|plmt_rg:5|rg:9|G' 
-- Equation name is 'Q3', type is output 
 Q3      = TFFE(!_EQ008, GLOBAL( CLK), !_EQ009,  VCC,  VCC);
  _EQ008 = !_LC011 & !_LC013;
  _EQ009 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q4' = '|plmt_ctr:1|ctr:19|Q' 
-- Equation name is 'Q4', type is output 
 Q4      = TFFE(!_EQ010, GLOBAL( CLK), !_EQ011,  VCC,  VCC);
  _EQ010 = !_LC031 &  _X004 &  _X005 &  _X006;
  _X004  = EXP(!D4 &  F1 &  F2 &  Q4);
  _X005  = EXP(!F1 &  F3 &  Q3);
  _X006  = EXP(!F2 &  F3 &  Q3);
  _EQ011 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q5' = '|plmt_ctr:1|ctr:21|Q' 
-- Equation name is 'Q5', type is output 
 Q5      = TFFE(!_EQ012, GLOBAL( CLK), !_EQ013,  VCC,  VCC);
  _EQ012 = !_LC012 &  _X007 &  _X008 &  _X009;
  _X007  = EXP(!F1 &  F3 &  Q3 &  Q4);
  _X008  = EXP(!F2 &  F3 &  Q3 &  Q4);
  _X009  = EXP(!D5 &  F1 &  F2 &  Q5);
  _EQ013 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q6' = '|plmt_ctr:1|ctr:23|Q' 
-- Equation name is 'Q6', type is output 
 Q6      = TFFE(!_EQ014, GLOBAL( CLK), !_EQ015,  VCC,  VCC);
  _EQ014 = !_LC014 &  _X010 &  _X011 &  _X012;
  _X010  = EXP(!F2 &  F3 &  Q3 &  Q4 &  Q5);
  _X011  = EXP( D6 &  F1 &  F2 & !Q6);
  _X012  = EXP(!D6 &  F1 &  F2 &  Q6);
  _EQ015 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q7' = '|plmt_ctr:1|ctr:25|Q' 
-- Equation name is 'Q7', type is output 
 Q7      = TFFE(!_EQ016, GLOBAL( CLK), !_EQ017,  VCC,  VCC);
  _EQ016 = !_LC022 & !_LC026;
  _EQ017 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q8' = '|plmt_ctr:1|ctr:26|Q' 
-- Equation name is 'Q8', type is output 
 Q8      = TFFE(!_EQ018, GLOBAL( CLK), !_EQ019,  VCC,  VCC);
  _EQ018 = !_LC017 & !_LC025;
  _EQ019 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q9' = '|plmt_ctr:1|ctr:18|Q' 
-- Equation name is 'Q9', type is output 
 Q9      = TFFE(!_EQ020, GLOBAL( CLK), !_EQ021,  VCC,  VCC);
  _EQ020 = !_LC027 & !_LC028;
  _EQ021 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q10' = '|plmt_ctr:1|ctr:20|Q' 
-- Equation name is 'Q10', type is output 
 Q10     = TFFE(!_EQ022, GLOBAL( CLK), !_EQ023,  VCC,  VCC);
  _EQ022 = !_LC019 & !_LC023;
  _EQ023 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is 'Q11' = '|plmt_ctr:1|ctr:22|Q' 
-- Equation name is 'Q11', type is output 
 Q11     = DFFE( _EQ024 $  _EQ025, GLOBAL( CLK), !_EQ026,  VCC,  VCC);
  _EQ024 = !F1 & !_LC016 & !_LC021 & !_LC029 & !_LC030 & !_LC032 &  Q0 &  Q1 & 
              Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11
         #  F1 & !F2 & !_LC016 & !_LC021 & !_LC029 & !_LC030 & !_LC032 &  Q1 & 
              Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11
         # !F1 &  F2 & !_LC016 & !_LC021 & !_LC029 & !_LC030 & !_LC032 &  Q2 & 
              Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11;
  _EQ025 = !_LC016 & !_LC021 & !_LC029 & !_LC030 & !_LC032;
  _EQ026 =  _X001;
  _X001  = EXP( F0 &  F2);

-- Node name is '|plmt_ctr:1|ctr:18|OR5:55|~1~1' = '|plmt_ctr:1|ctr:18|OR5:55|OUT~1' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ027 $  GND);
  _EQ027 = !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         # !F2 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 & !Q9
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         # !F1 &  F2 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8;

-- Node name is '|plmt_ctr:1|ctr:18|OR5:55|~1~2' = '|plmt_ctr:1|ctr:18|OR5:55|OUT~2' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ028 $  GND);
  _EQ028 = !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         #  D9 &  F1 &  F2 & !Q9
         # !D9 &  F1 &  F2 &  Q9;

-- Node name is '|plmt_ctr:1|ctr:19|OR5:55|~1~1' = '|plmt_ctr:1|ctr:19|OR5:55|OUT~1' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ029 $  GND);
  _EQ029 = !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4
         # !F2 &  Q0 &  Q1 &  Q2 &  Q3 & !Q4
         #  F1 & !F2 &  Q1 &  Q2 &  Q3
         #  D4 &  F1 &  F2 & !Q4
         # !F1 &  F2 &  Q2 &  Q3;

-- Node name is '|plmt_ctr:1|ctr:20|OR5:55|~1~1' = '|plmt_ctr:1|ctr:20|OR5:55|OUT~1' 
-- Equation name is '_LC019', type is buried 
-- synthesized logic cell 
_LC019   = LCELL( _EQ030 $  GND);
  _EQ030 = !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
              Q10
         # !F2 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 & 
             !Q10
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         # !F1 &  F2 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9;

-- Node name is '|plmt_ctr:1|ctr:20|OR5:55|~1~2' = '|plmt_ctr:1|ctr:20|OR5:55|OUT~2' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ031 $  GND);
  _EQ031 = !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9
         #  D10 &  F1 &  F2 & !Q10
         # !D10 &  F1 &  F2 &  Q10;

-- Node name is '|plmt_ctr:1|ctr:21|OR5:55|~1~1' = '|plmt_ctr:1|ctr:21|OR5:55|OUT~1' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ032 $  GND);
  _EQ032 = !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5
         # !F2 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 & !Q5
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4
         # !F1 &  F2 &  Q2 &  Q3 &  Q4
         #  D5 &  F1 &  F2 & !Q5;

-- Node name is '|plmt_ctr:1|ctr:22|OR5:55|~1~1' = '|plmt_ctr:1|ctr:22|OR5:55|OUT~1' 
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ033 $  GND);
  _EQ033 = !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11
         # !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8 &  Q9 &  Q10 &  Q11
         # !F1 & !F2 & !F3 & !Q0 & !Q11
         # !F2 & !F3 & !Q1 & !Q11
         # !F1 & !F3 & !Q2 & !Q11;

-- Node name is '|plmt_ctr:1|ctr:22|OR5:55|~1~2' = '|plmt_ctr:1|ctr:22|OR5:55|OUT~2' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ034 $  GND);
  _EQ034 = !F2 & !F3 & !Q2 & !Q11
         # !D11 &  F1 &  F2
         # !F1 & !Q10 & !Q11
         # !F1 & !Q9 & !Q11
         # !F1 & !Q8 & !Q11;

-- Node name is '|plmt_ctr:1|ctr:22|OR5:55|~1~3' = '|plmt_ctr:1|ctr:22|OR5:55|OUT~3' 
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ035 $  GND);
  _EQ035 = !F1 & !Q7 & !Q11
         # !F1 & !Q6 & !Q11
         # !F1 & !Q5 & !Q11
         # !F1 & !Q4 & !Q11
         # !F1 & !Q3 & !Q11;

-- Node name is '|plmt_ctr:1|ctr:22|OR5:55|~1~4' = '|plmt_ctr:1|ctr:22|OR5:55|OUT~4' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ036 $  GND);
  _EQ036 = !F2 & !Q10 & !Q11
         # !F2 & !Q9 & !Q11
         # !F2 & !Q8 & !Q11
         # !F2 & !Q7 & !Q11
         # !F2 & !Q6 & !Q11;

-- Node name is '|plmt_ctr:1|ctr:22|OR5:55|~1~5' = '|plmt_ctr:1|ctr:22|OR5:55|OUT~5' 
-- Equation name is '_LC016', type is buried 
-- synthesized logic cell 
_LC016   = LCELL( _EQ037 $  GND);
  _EQ037 = !F2 & !Q5 & !Q11
         # !F2 & !Q4 & !Q11
         # !F2 & !Q3 & !Q11;

-- Node name is '|plmt_ctr:1|ctr:23|OR5:55|~1~1' = '|plmt_ctr:1|ctr:23|OR5:55|OUT~1' 
-- Equation name is '_LC014', type is buried 
-- synthesized logic cell 
_LC014   = LCELL( _EQ038 $  GND);
  _EQ038 = !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6
         # !F2 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 & !Q6
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5
         # !F1 &  F2 &  Q2 &  Q3 &  Q4 &  Q5
         # !F1 &  F3 &  Q3 &  Q4 &  Q5;

-- Node name is '|plmt_ctr:1|ctr:25|OR5:55|~1~1' = '|plmt_ctr:1|ctr:25|OR5:55|OUT~1' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ039 $  GND);
  _EQ039 = !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         # !F2 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 & !Q7
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6
         # !F1 &  F2 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6;

-- Node name is '|plmt_ctr:1|ctr:25|OR5:55|~1~2' = '|plmt_ctr:1|ctr:25|OR5:55|OUT~2' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ040 $  GND);
  _EQ040 = !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6
         #  D7 &  F1 &  F2 & !Q7
         # !D7 &  F1 &  F2 &  Q7;

-- Node name is '|plmt_ctr:1|ctr:26|OR5:55|~1~1' = '|plmt_ctr:1|ctr:26|OR5:55|OUT~1' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ041 $  GND);
  _EQ041 = !F1 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 &  Q8
         # !F2 &  Q0 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7 & !Q8
         #  F1 & !F2 &  Q1 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         # !F1 &  F2 &  Q2 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         # !F1 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7;

-- Node name is '|plmt_ctr:1|ctr:26|OR5:55|~1~2' = '|plmt_ctr:1|ctr:26|OR5:55|OUT~2' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ042 $  GND);
  _EQ042 = !F2 &  F3 &  Q3 &  Q4 &  Q5 &  Q6 &  Q7
         #  D8 &  F1 &  F2 & !Q8
         # !D8 &  F1 &  F2 &  Q8;

-- Node name is '|plmt_rg:5|rg:8|~21~1' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ043 $  GND);
  _EQ043 =  D2 &  F1 &  F2 &  Q2
         # !F1 &  F2 &  Q0 &  Q1
         # !D2 &  F1 &  F2 & !Q2
         # !F1 & !F2 & !Q0
         # !F2 & !Q1;

-- Node name is '|plmt_rg:5|rg:9|~21~1' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ044 $  GND);
  _EQ044 = !F1 & !F3 &  Q0 &  Q1 &  Q2 &  Q3
         # !F2 & !F3 &  Q0 &  Q1 &  Q2 & !Q3
         #  F1 & !F2 & !F3 &  Q1 &  Q2
         #  D3 &  F1 &  F2 & !Q3
         # !D3 &  F1 &  F2 &  Q3;

-- Node name is '|plmt_rg:5|rg:9|~21~2' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ045 $  GND);
  _EQ045 = !F1 &  F2 & !F3 &  Q2
         # !F1 & !F2 &  F3 & !Q0
         # !F2 &  F3 & !Q1
         # !F1 &  F3 & !Q2
         # !F2 &  F3 & !Q2;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A, B




Project Informatione:\documents\science\computer_circuity\labs\noob1que\ictr.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,138K
