
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.038253                       # Number of seconds simulated
sim_ticks                                 38252921625                       # Number of ticks simulated
final_tick                               565219284810                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 273968                       # Simulator instruction rate (inst/s)
host_op_rate                                   345556                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2373341                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924868                       # Number of bytes of host memory used
host_seconds                                 16117.75                       # Real time elapsed on the host
sim_insts                                  4415745701                       # Number of instructions simulated
sim_ops                                    5569587315                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3247872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1124352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       807680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1703424                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6890880                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2747648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2747648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25374                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6310                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13308                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 53835                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21466                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21466                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        46846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84905201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29392578                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        56885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21114204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44530559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               180139966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        46846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50192                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        56885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             197423                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          71828448                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               71828448                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          71828448                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        46846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84905201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29392578                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        56885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21114204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44530559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              251968414                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                91733626                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080025                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25257342                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2118690                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13123097                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12128904                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3280445                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90014                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31195822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172417501                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080025                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15409349                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37913802                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11391487                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8074343                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15277079                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       910010                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86409030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.464818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48495228     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3336064      3.86%     59.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2687089      3.11%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6542142      7.57%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1767186      2.05%     72.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2281245      2.64%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1651145      1.91%     77.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          927395      1.07%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18721536     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86409030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.338807                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.879545                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32632635                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7882819                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36462229                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248283                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9183062                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42314                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206132117                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        81018                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9183062                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35020747                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1617617                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2723981                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34264694                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3598927                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198882496                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        37353                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1492822                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114307                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         4646                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278457925                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928485150                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928485150                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107762376                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41120                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23330                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9851633                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18535242                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9452230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148682                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3222260                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188073520                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39693                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149406572                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295609                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64953990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198400891                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86409030                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.729062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.882523                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30983528     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18265818     21.14%     57.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12055514     13.95%     70.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850281     10.24%     81.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7588133      8.78%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3942862      4.56%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3368464      3.90%     98.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634183      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       720247      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86409030                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874335     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             8      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177045     14.42%     85.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176018     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124496108     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127792      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14832622      9.93%     94.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7933516      5.31%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149406572                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.628700                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1227406                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008215                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    386745188                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253067844                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145609776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150633978                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       564818                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7301274                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2805                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          643                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2426454                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9183062                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         694875                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82971                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188113213                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       410157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18535242                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9452230                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23159                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         74215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          643                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1267971                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1189952                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457923                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147040213                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13919768                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2366358                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21648534                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20743930                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728766                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.602904                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145705853                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145609776                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94901120                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267895498                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.587311                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354247                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65304784                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124022                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77225968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.590261                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.129500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31001212     40.14%     40.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20951365     27.13%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8521182     11.03%     78.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4796210      6.21%     84.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3921433      5.08%     89.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1595494      2.07%     91.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1899403      2.46%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949896      1.23%     95.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3589773      4.65%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77225968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3589773                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           261750414                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385417434                       # The number of ROB writes
system.switch_cpus0.timesIdled                  49579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                5324596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.917336                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.917336                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.090113                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.090113                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661493940                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201262131                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190206723                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                91733626                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        33086565                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26973476                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2207533                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13988830                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12933448                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3566392                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97998                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33099459                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             181754790                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           33086565                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16499840                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             40372689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11735054                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6120969                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16337222                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1067849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     89093399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.527743                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48720710     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2674135      3.00%     57.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4993923      5.61%     63.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4972228      5.58%     68.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3087546      3.47%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2454834      2.76%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1535728      1.72%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1446535      1.62%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        19207760     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     89093399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360681                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.981332                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34510068                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6058454                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38786609                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       238227                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9500037                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5598771                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     218055667                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9500037                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37011990                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1065024                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1559520                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         36474563                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3482261                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     210288215                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           60                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1451421                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1063901                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    295280486                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    981062544                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    981062544                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182688053                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       112592429                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37484                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17990                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9681652                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19444363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9942652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       123082                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3728408                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         198256713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35980                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        157948767                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       310739                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     66999007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    204962591                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     89093399                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.772845                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895039                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30757226     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19205397     21.56%     56.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12899202     14.48%     70.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8331762      9.35%     79.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8761755      9.83%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4248501      4.77%     94.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3346216      3.76%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       763861      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       779479      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     89093399                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         985406     72.62%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186942     13.78%     86.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       184653     13.61%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    132126140     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2122212      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17989      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15284518      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8397908      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     157948767                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721820                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1357001                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    406658673                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    265292042                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    154338151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159305768                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       493800                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7534762                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2165                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2397942                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9500037                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         546528                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        94019                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    198292693                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       396647                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19444363                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9942652                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17990                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73568                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1381102                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1225570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2606672                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    155862355                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14585626                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2086412                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22790245                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22104057                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8204619                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699075                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             154386474                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            154338151                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         98376251                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        282292985                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682460                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348490                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106397311                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131006584                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     67286526                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2234273                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     79593361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.645949                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146158                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30432457     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22183163     27.87%     66.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9210755     11.57%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4602846      5.78%     83.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4594808      5.77%     89.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1865447      2.34%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1872886      2.35%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       998402      1.25%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3832597      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     79593361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106397311                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131006584                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19454311                       # Number of memory references committed
system.switch_cpus1.commit.loads             11909601                       # Number of loads committed
system.switch_cpus1.commit.membars              17990                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18909430                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118026951                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2702082                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3832597                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           274053874                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          406092424                       # The number of ROB writes
system.switch_cpus1.timesIdled                  34826                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2640227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106397311                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131006584                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106397311                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862180                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862180                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159851                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159851                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       700152554                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      214402744                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      200321695                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35980                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                91733626                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        34000876                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27761068                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2267872                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14446257                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13403725                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3520353                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99729                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     35201351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             184702560                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           34000876                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16924078                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             40058048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11829791                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6626013                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17146951                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       889381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     91428605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.497648                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        51370557     56.19%     56.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3299764      3.61%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4934863      5.40%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3408580      3.73%     68.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2386096      2.61%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2327391      2.55%     74.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1414886      1.55%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3001128      3.28%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        19285340     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     91428605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370648                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.013466                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        36188884                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6874113                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38264279                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       558449                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9542879                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5712536                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          354                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     221262527                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1643                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9542879                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38231449                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         527434                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3414674                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         36738888                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2973277                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     214669087                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1243789                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1009407                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    301156557                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    999274250                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    999274250                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185449063                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       115707494                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38707                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18488                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8826637                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19688645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10065918                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       120067                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3124137                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         200044563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36909                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        159820794                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       317855                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     66629316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    203976983                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     91428605                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.748039                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914236                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     33552672     36.70%     36.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17987239     19.67%     56.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13093744     14.32%     70.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8650759      9.46%     80.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8690911      9.51%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4185524      4.58%     94.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3719841      4.07%     98.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       699840      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       848075      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     91428605                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         870660     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        172734     14.11%     85.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       181003     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    133685675     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2018088      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18422      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15714422      9.83%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8384187      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     159820794                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742227                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1224397                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007661                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    412612445                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    266711209                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    155409481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     161045191                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       502054                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7638348                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6900                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          421                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2403047                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9542879                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         272180                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        52229                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    200081476                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       761551                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19688645                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10065918                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18487                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          421                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1382334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1233773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2616107                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    156899450                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14685567                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2921344                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22872086                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22299194                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8186519                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.710381                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             155476230                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            155409481                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        100709863                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        286140016                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.694139                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351960                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107825390                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132910083                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     67171670                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2286075                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     81885726                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623117                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.167298                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     32143370     39.25%     39.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23067811     28.17%     67.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8716317     10.64%     78.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4883789      5.96%     84.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4136023      5.05%     89.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1849619      2.26%     91.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1768918      2.16%     93.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1206456      1.47%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4113423      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     81885726                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107825390                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132910083                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19713168                       # Number of memory references committed
system.switch_cpus2.commit.loads             12050297                       # Number of loads committed
system.switch_cpus2.commit.membars              18422                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19283866                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119653260                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2748967                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4113423                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           277854056                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          409712536                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 305021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107825390                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132910083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107825390                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850761                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850761                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.175418                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.175418                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       704675227                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      216198937                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      203328350                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36844                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                91733626                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        32358512                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     26336770                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2161807                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13782134                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12757469                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3333314                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        95484                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35775849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             176740866                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           32358512                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16090783                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             37142291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11091171                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6549618                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17488319                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       868713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     88360231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.463619                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        51217940     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2006996      2.27%     60.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2613654      2.96%     63.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3936266      4.45%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3821398      4.32%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2903695      3.29%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1729037      1.96%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2585448      2.93%     80.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17545797     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     88360231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352744                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.926675                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36957544                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6426641                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35804277                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       279574                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8892193                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5477786                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     211446746                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8892193                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38916988                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1101583                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2474518                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34078519                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2896423                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     205289093                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          940                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1254151                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       907688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           84                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    286051768                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    956084511                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    956084511                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    177911939                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       108139773                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        43478                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24529                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8176070                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19029861                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10085634                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       196436                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3577668                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         190803260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        41319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        153710948                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       286107                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     62003100                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    188604287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6583                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     88360231                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.739594                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894346                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     31202128     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     19262657     21.80%     57.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12514908     14.16%     71.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8444302      9.56%     80.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7894198      8.93%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4226245      4.78%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3108086      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       932620      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       775087      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     88360231                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         757027     69.36%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            10      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        155423     14.24%     83.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       178986     16.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    127915251     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2172051      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17368      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15178835      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8427443      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     153710948                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.675623                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1091446                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007101                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    397159676                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    252848563                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    149404078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     154802394                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       520401                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7289198                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          924                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2560222                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          375                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8892193                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         662361                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       102348                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    190844584                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1308624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19029861                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     10085634                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23951                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         77487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          924                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1324902                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1216284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2541186                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    150777124                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14287920                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2933820                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22533516                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21120878                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8245596                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.643641                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             149443753                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            149404078                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96003966                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        269586273                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.628673                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356116                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    104195042                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    128060381                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     62784498                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2197472                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     79468038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611470                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.145572                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31129737     39.17%     39.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22614953     28.46%     67.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8313050     10.46%     78.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4764908      6.00%     84.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3986690      5.02%     89.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2006313      2.52%     91.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1919195      2.42%     94.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       834427      1.05%     95.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3898765      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     79468038                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    104195042                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     128060381                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19266067                       # Number of memory references committed
system.switch_cpus3.commit.loads             11740655                       # Number of loads committed
system.switch_cpus3.commit.membars              17368                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18366847                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        115429129                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2612997                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3898765                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           266414152                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          390586647                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3373395                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          104195042                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            128060381                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    104195042                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880403                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880403                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.135843                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.135843                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       678509002                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      206371227                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      195288174                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34736                       # number of misc regfile writes
system.l20.replacements                         25389                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          371169                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29485                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.588401                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.399343                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.726807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2682.376655                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1373.497196                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009131                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.654877                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335326                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        47158                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  47158                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14093                       # number of Writeback hits
system.l20.Writeback_hits::total                14093                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        47158                       # number of demand (read+write) hits
system.l20.demand_hits::total                   47158                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        47158                       # number of overall hits
system.l20.overall_hits::total                  47158                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25374                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25388                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25374                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25388                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25374                       # number of overall misses
system.l20.overall_misses::total                25388                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1922975                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4383164877                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4385087852                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1922975                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4383164877                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4385087852                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1922975                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4383164877                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4385087852                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72532                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72546                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14093                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14093                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72532                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72546                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72532                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72546                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.349832                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.349957                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.349832                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.349957                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.349832                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.349957                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137355.357143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 172742.369236                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 172722.855365                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137355.357143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 172742.369236                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 172722.855365                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137355.357143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 172742.369236                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 172722.855365                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4411                       # number of writebacks
system.l20.writebacks::total                     4411                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25374                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25388                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25374                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25388                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25374                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25388                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1763974                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4093991590                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4095755564                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1763974                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4093991590                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4095755564                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1763974                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4093991590                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4095755564                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.349832                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.349957                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.349832                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.349957                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.349832                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.349957                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 125998.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 161345.928509                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 161326.436269                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 125998.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 161345.928509                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 161326.436269                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 125998.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 161345.928509                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 161326.436269                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8802                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          293705                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12898                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.771360                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           84.523775                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.950613                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2539.693466                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1466.832146                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020636                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001209                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.620042                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.358113                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32487                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32487                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10361                       # number of Writeback hits
system.l21.Writeback_hits::total                10361                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32487                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32487                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32487                       # number of overall hits
system.l21.overall_hits::total                  32487                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8784                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8799                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8784                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8799                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8784                       # number of overall misses
system.l21.overall_misses::total                 8799                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2566905                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1429947374                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1432514279                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2566905                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1429947374                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1432514279                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2566905                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1429947374                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1432514279                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41271                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41286                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10361                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10361                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41271                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41286                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41271                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41286                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.212837                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.213123                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.212837                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.213123                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.212837                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.213123                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       171127                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 162790.001594                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 162804.214002                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       171127                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 162790.001594                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 162804.214002                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       171127                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 162790.001594                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 162804.214002                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4694                       # number of writebacks
system.l21.writebacks::total                     4694                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8784                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8799                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8784                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8799                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8784                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8799                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2388372                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1327634006                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1330022378                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2388372                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1327634006                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1330022378                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2388372                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1327634006                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1330022378                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.212837                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.213123                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.212837                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.213123                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.212837                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.213123                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159224.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151142.304872                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 151156.083419                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 159224.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 151142.304872                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 151156.083419                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 159224.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 151142.304872                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 151156.083419                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6327                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          272174                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10423                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.112827                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.272023                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2258.862716                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1718.865260                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001531                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.551480                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.419645                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29261                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29261                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9509                       # number of Writeback hits
system.l22.Writeback_hits::total                 9509                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29261                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29261                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29261                       # number of overall hits
system.l22.overall_hits::total                  29261                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6310                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6327                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6310                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6327                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6310                       # number of overall misses
system.l22.overall_misses::total                 6327                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3469568                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1031911021                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1035380589                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3469568                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1031911021                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1035380589                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3469568                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1031911021                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1035380589                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35571                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35588                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9509                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9509                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35571                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35588                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35571                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35588                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.177392                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.177785                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.177392                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.177785                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.177392                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.177785                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 204092.235294                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 163535.819493                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 163644.790422                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 204092.235294                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 163535.819493                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 163644.790422                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 204092.235294                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 163535.819493                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 163644.790422                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3812                       # number of writebacks
system.l22.writebacks::total                     3812                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6310                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6327                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6310                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6327                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6310                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6327                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3276015                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    959978109                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    963254124                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3276015                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    959978109                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    963254124                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3276015                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    959978109                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    963254124                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.177392                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.177785                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.177392                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.177785                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.177392                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.177785                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 192706.764706                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152135.991918                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152245.001422                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 192706.764706                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 152135.991918                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152245.001422                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 192706.764706                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 152135.991918                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152245.001422                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13324                       # number of replacements
system.l23.tagsinuse                      4095.975825                       # Cycle average of tags in use
system.l23.total_refs                          393108                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17420                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.566475                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.075194                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.098275                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2782.587770                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1223.214586                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021259                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000756                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.679343                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.298636                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        41176                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  41176                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24301                       # number of Writeback hits
system.l23.Writeback_hits::total                24301                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        41176                       # number of demand (read+write) hits
system.l23.demand_hits::total                   41176                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        41176                       # number of overall hits
system.l23.overall_hits::total                  41176                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13302                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13315                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13308                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13321                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13308                       # number of overall misses
system.l23.overall_misses::total                13321                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1897045                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1957748997                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1959646042                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       809409                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       809409                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1897045                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1958558406                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1960455451                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1897045                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1958558406                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1960455451                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54478                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54491                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24301                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24301                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54484                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54497                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54484                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54497                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.244172                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.244352                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.244255                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.244435                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.244255                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.244435                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 145926.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147177.040821                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147175.819902                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 134901.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 134901.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 145926.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147171.506312                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147170.291344                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 145926.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147171.506312                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147170.291344                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8549                       # number of writebacks
system.l23.writebacks::total                     8549                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13302                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13315                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13308                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13321                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13308                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13321                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1749755                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1805892162                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1807641917                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       740883                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       740883                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1749755                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1806633045                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1808382800                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1749755                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1806633045                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1808382800                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.244172                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.244352                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.244255                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.244435                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.244255                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.244435                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 134596.538462                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135760.950383                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135759.813519                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 123480.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 123480.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 134596.538462                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135755.413661                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135754.282712                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 134596.538462                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135755.413661                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135754.282712                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.996108                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015284679                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042826.315895                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996108                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15277062                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15277062                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15277062                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15277062                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15277062                       # number of overall hits
system.cpu0.icache.overall_hits::total       15277062                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2322502                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2322502                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2322502                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2322502                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2322502                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2322502                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15277079                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15277079                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15277079                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15277079                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15277079                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15277079                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 136617.764706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136617.764706                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 136617.764706                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136617.764706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 136617.764706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136617.764706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1936975                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1936975                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1936975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1936975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1936975                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1936975                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138355.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138355.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138355.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138355.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138355.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138355.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72532                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180557657                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72788                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2480.596486                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.512812                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.487188                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900441                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099559                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10565134                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10565134                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22800                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22800                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17557839                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17557839                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17557839                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17557839                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       159904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       159904                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       159904                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        159904                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       159904                       # number of overall misses
system.cpu0.dcache.overall_misses::total       159904                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12940559818                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12940559818                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12940559818                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12940559818                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12940559818                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12940559818                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725038                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17717743                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17717743                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17717743                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17717743                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014909                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009025                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009025                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009025                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009025                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80927.055096                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80927.055096                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 80927.055096                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80927.055096                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 80927.055096                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80927.055096                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14093                       # number of writebacks
system.cpu0.dcache.writebacks::total            14093                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        87372                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        87372                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        87372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        87372                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        87372                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        87372                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72532                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72532                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72532                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72532                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72532                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4751903196                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4751903196                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4751903196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4751903196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4751903196                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4751903196                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004094                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004094                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 65514.575580                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65514.575580                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 65514.575580                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65514.575580                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 65514.575580                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65514.575580                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997073                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014237511                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185856.704741                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997073                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16337202                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16337202                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16337202                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16337202                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16337202                       # number of overall hits
system.cpu1.icache.overall_hits::total       16337202                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3569443                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3569443                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3569443                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3569443                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3569443                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3569443                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16337222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16337222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16337222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16337222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16337222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16337222                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178472.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178472.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178472.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178472.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178472.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178472.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2586575                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2586575                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2586575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2586575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2586575                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2586575                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172438.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172438.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172438.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172438.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172438.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172438.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41271                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170003326                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41527                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4093.802249                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.846338                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.153662                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905650                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094350                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11130332                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11130332                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7509316                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7509316                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17990                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17990                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17990                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17990                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18639648                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18639648                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18639648                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18639648                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       106670                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       106670                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       106670                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        106670                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       106670                       # number of overall misses
system.cpu1.dcache.overall_misses::total       106670                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7191826775                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7191826775                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7191826775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7191826775                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7191826775                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7191826775                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11237002                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11237002                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7509316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7509316                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17990                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18746318                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18746318                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18746318                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18746318                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009493                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005690                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005690                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005690                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005690                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 67421.269101                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67421.269101                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67421.269101                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67421.269101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67421.269101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67421.269101                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10361                       # number of writebacks
system.cpu1.dcache.writebacks::total            10361                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        65399                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        65399                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        65399                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        65399                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        65399                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        65399                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41271                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41271                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41271                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41271                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41271                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1644390878                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1644390878                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1644390878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1644390878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1644390878                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1644390878                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003673                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002202                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002202                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002202                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002202                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39843.737200                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39843.737200                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39843.737200                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39843.737200                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39843.737200                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39843.737200                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.020943                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018443217                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2199661.375810                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.020943                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025675                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740418                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17146931                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17146931                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17146931                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17146931                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17146931                       # number of overall hits
system.cpu2.icache.overall_hits::total       17146931                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4596017                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4596017                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4596017                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4596017                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4596017                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4596017                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17146951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17146951                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17146951                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17146951                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17146951                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17146951                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 229800.850000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 229800.850000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 229800.850000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 229800.850000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 229800.850000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 229800.850000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3487692                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3487692                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3487692                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3487692                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3487692                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3487692                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 205158.352941                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 205158.352941                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 205158.352941                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 205158.352941                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 205158.352941                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 205158.352941                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35571                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165210662                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35827                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4611.345131                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.168442                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.831558                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903002                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096998                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11178238                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11178238                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7626027                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7626027                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18452                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18452                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18422                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18422                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18804265                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18804265                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18804265                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18804265                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        71625                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        71625                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        71625                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         71625                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        71625                       # number of overall misses
system.cpu2.dcache.overall_misses::total        71625                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3337060388                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3337060388                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3337060388                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3337060388                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3337060388                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3337060388                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11249863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11249863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7626027                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7626027                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18422                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18422                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18875890                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18875890                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18875890                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18875890                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006367                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006367                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003795                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003795                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003795                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003795                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46590.720949                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46590.720949                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46590.720949                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46590.720949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46590.720949                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46590.720949                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9509                       # number of writebacks
system.cpu2.dcache.writebacks::total             9509                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        36054                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        36054                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        36054                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        36054                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        36054                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        36054                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35571                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35571                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35571                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35571                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35571                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35571                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1257906136                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1257906136                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1257906136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1257906136                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1257906136                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1257906136                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 35363.249164                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35363.249164                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 35363.249164                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35363.249164                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 35363.249164                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35363.249164                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996636                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015642578                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2047666.487903                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996636                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17488302                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17488302                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17488302                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17488302                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17488302                       # number of overall hits
system.cpu3.icache.overall_hits::total       17488302                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2548235                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2548235                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2548235                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2548235                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2548235                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2548235                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17488319                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17488319                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17488319                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17488319                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17488319                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17488319                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 149896.176471                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 149896.176471                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 149896.176471                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 149896.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 149896.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 149896.176471                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1910229                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1910229                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1910229                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1910229                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1910229                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1910229                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 146940.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 146940.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 146940.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 146940.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 146940.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 146940.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54484                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174080208                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54740                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3180.128023                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.229541                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.770459                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911053                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088947                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10872259                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10872259                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7485636                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7485636                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18343                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17368                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17368                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18357895                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18357895                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18357895                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18357895                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       137437                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       137437                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3992                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3992                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       141429                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        141429                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       141429                       # number of overall misses
system.cpu3.dcache.overall_misses::total       141429                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   9175815988                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9175815988                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    502179063                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    502179063                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9677995051                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9677995051                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9677995051                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9677995051                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11009696                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11009696                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7489628                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7489628                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17368                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18499324                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18499324                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18499324                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18499324                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012483                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012483                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000533                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007645                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007645                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007645                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007645                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66763.797143                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66763.797143                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 125796.358467                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 125796.358467                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68430.060674                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68430.060674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68430.060674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68430.060674                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1716640                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       107290                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24301                       # number of writebacks
system.cpu3.dcache.writebacks::total            24301                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82959                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82959                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3986                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3986                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        86945                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        86945                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        86945                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        86945                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54478                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54478                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54484                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54484                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54484                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54484                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2306174729                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2306174729                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       815409                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       815409                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2306990138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2306990138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2306990138                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2306990138                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004948                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002945                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002945                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42332.220878                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42332.220878                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 135901.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 135901.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42342.525108                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42342.525108                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42342.525108                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42342.525108                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
