#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun May  5 12:51:54 2024
# Process ID: 10831
# Current directory: /home/franz/workspace/hls_component/hls_component/hls/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/add/xsim_script.tcl}
# Log file: /home/franz/workspace/hls_component/hls_component/hls/sim/verilog/xsim.log
# Journal file: /home/franz/workspace/hls_component/hls_component/hls/sim/verilog/xsim.jou
# Running On: fjrdev, OS: Linux, CPU Frequency: 1800.000 MHz, CPU Physical cores: 4, Host memory: 8073 MB
#-----------------------------------------------------------
source xsim.dir/add/xsim_script.tcl
# xsim {add} -autoloadwcfg -tclbatch {add.tcl}
Time resolution is 1 ps
source add.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "145000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 205 ns : File "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/add.autotb.v" Line 314
## quit
INFO: [Common 17-206] Exiting xsim at Sun May  5 12:52:00 2024...
