/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module defghi_flat(EN1, DIS1, DIS2, IN_0, IN_1, IN_2, IN_3, IN_4, IN_5, IN_6, IN_7, IN_8, IN_9, IN_10, IN_11, IN_12, IN_13, IN_14, IN_15, IN_16, IN_17
, IN_18, IN_19, IN_20, IN_21, IN_22, IN_23, IN_24, IN_25, IN_26, IN_27, IN_28, IN_29, IN_30, IN_31, THRU_0, THRU_1, THRU_2, THRU_3, THRU_4, THRU_5, THRU_6
, THRU_7, THRU_8, THRU_9, THRU_10, THRU_11, THRU_12, THRU_13, THRU_14, THRU_15, THRU_16, THRU_17, THRU_18, THRU_19, THRU_20, THRU_21, THRU_22, THRU_23, THRU_24, THRU_25, THRU_26, THRU_27
, THRU_28, THRU_29, THRU_30, THRU_31, OUT_0, OUT_1, OUT_2, OUT_3, OUT_4, OUT_5, OUT_6, OUT_7, OUT_8, OUT_9, OUT_10, OUT_11, OUT_12, OUT_13, OUT_14, OUT_15, OUT_16
, OUT_17, OUT_18, OUT_19, OUT_20, OUT_21, OUT_22, OUT_23, OUT_24, OUT_25, OUT_26, OUT_27, OUT_28, OUT_29, OUT_30, OUT_31);
  input EN1;
  wire EN1;
  input DIS1;
  wire DIS1;
  input DIS2;
  wire DIS2;
  input IN_0;
  wire IN_0;
  input IN_1;
  wire IN_1;
  input IN_2;
  wire IN_2;
  input IN_3;
  wire IN_3;
  input IN_4;
  wire IN_4;
  input IN_5;
  wire IN_5;
  input IN_6;
  wire IN_6;
  input IN_7;
  wire IN_7;
  input IN_8;
  wire IN_8;
  input IN_9;
  wire IN_9;
  input IN_10;
  wire IN_10;
  input IN_11;
  wire IN_11;
  input IN_12;
  wire IN_12;
  input IN_13;
  wire IN_13;
  input IN_14;
  wire IN_14;
  input IN_15;
  wire IN_15;
  input IN_16;
  wire IN_16;
  input IN_17;
  wire IN_17;
  input IN_18;
  wire IN_18;
  input IN_19;
  wire IN_19;
  input IN_20;
  wire IN_20;
  input IN_21;
  wire IN_21;
  input IN_22;
  wire IN_22;
  input IN_23;
  wire IN_23;
  input IN_24;
  wire IN_24;
  input IN_25;
  wire IN_25;
  input IN_26;
  wire IN_26;
  input IN_27;
  wire IN_27;
  input IN_28;
  wire IN_28;
  input IN_29;
  wire IN_29;
  input IN_30;
  wire IN_30;
  input IN_31;
  wire IN_31;
  input THRU_0;
  wire THRU_0;
  input THRU_1;
  wire THRU_1;
  input THRU_2;
  wire THRU_2;
  input THRU_3;
  wire THRU_3;
  input THRU_4;
  wire THRU_4;
  input THRU_5;
  wire THRU_5;
  input THRU_6;
  wire THRU_6;
  input THRU_7;
  wire THRU_7;
  input THRU_8;
  wire THRU_8;
  input THRU_9;
  wire THRU_9;
  input THRU_10;
  wire THRU_10;
  input THRU_11;
  wire THRU_11;
  input THRU_12;
  wire THRU_12;
  input THRU_13;
  wire THRU_13;
  input THRU_14;
  wire THRU_14;
  input THRU_15;
  wire THRU_15;
  input THRU_16;
  wire THRU_16;
  input THRU_17;
  wire THRU_17;
  input THRU_18;
  wire THRU_18;
  input THRU_19;
  wire THRU_19;
  input THRU_20;
  wire THRU_20;
  input THRU_21;
  wire THRU_21;
  input THRU_22;
  wire THRU_22;
  input THRU_23;
  wire THRU_23;
  input THRU_24;
  wire THRU_24;
  input THRU_25;
  wire THRU_25;
  input THRU_26;
  wire THRU_26;
  input THRU_27;
  wire THRU_27;
  input THRU_28;
  wire THRU_28;
  input THRU_29;
  wire THRU_29;
  input THRU_30;
  wire THRU_30;
  input THRU_31;
  wire THRU_31;
  output OUT_0;
  wire OUT_0;
  output OUT_1;
  wire OUT_1;
  output OUT_2;
  wire OUT_2;
  output OUT_3;
  wire OUT_3;
  output OUT_4;
  wire OUT_4;
  output OUT_5;
  wire OUT_5;
  output OUT_6;
  wire OUT_6;
  output OUT_7;
  wire OUT_7;
  output OUT_8;
  wire OUT_8;
  output OUT_9;
  wire OUT_9;
  output OUT_10;
  wire OUT_10;
  output OUT_11;
  wire OUT_11;
  output OUT_12;
  wire OUT_12;
  output OUT_13;
  wire OUT_13;
  output OUT_14;
  wire OUT_14;
  output OUT_15;
  wire OUT_15;
  output OUT_16;
  wire OUT_16;
  output OUT_17;
  wire OUT_17;
  output OUT_18;
  wire OUT_18;
  output OUT_19;
  wire OUT_19;
  output OUT_20;
  wire OUT_20;
  output OUT_21;
  wire OUT_21;
  output OUT_22;
  wire OUT_22;
  output OUT_23;
  wire OUT_23;
  output OUT_24;
  wire OUT_24;
  output OUT_25;
  wire OUT_25;
  output OUT_26;
  wire OUT_26;
  output OUT_27;
  wire OUT_27;
  output OUT_28;
  wire OUT_28;
  output OUT_29;
  wire OUT_29;
  output OUT_30;
  wire OUT_30;
  output OUT_31;
  wire OUT_31;
  wire _0_;
  wire _1_;
  wire _2_;
  assign _0_ = ~ EN1;
  assign _1_ = DIS2 | DIS1;
  assign _2_ = _1_ | _0_;
  assign { OUT_31, OUT_30, OUT_29, OUT_28, OUT_27, OUT_26, OUT_25, OUT_24, OUT_23, OUT_22, OUT_21, OUT_20, OUT_19, OUT_18, OUT_17, OUT_16, OUT_15, OUT_14, OUT_13, OUT_12, OUT_11, OUT_10, OUT_9, OUT_8, OUT_7, OUT_6, OUT_5, OUT_4, OUT_3, OUT_2, OUT_1, OUT_0 } = _2_ ? { THRU_31, THRU_30, THRU_29, THRU_28, THRU_27, THRU_26, THRU_25, THRU_24, THRU_23, THRU_22, THRU_21, THRU_20, THRU_19, THRU_18, THRU_17, THRU_16, THRU_15, THRU_14, THRU_13, THRU_12, THRU_11, THRU_10, THRU_9, THRU_8, THRU_7, THRU_6, THRU_5, THRU_4, THRU_3, THRU_2, THRU_1, THRU_0 } : { IN_31, IN_30, IN_29, IN_28, IN_27, IN_26, IN_25, IN_24, IN_23, IN_22, IN_21, IN_20, IN_19, IN_18, IN_17, IN_16, IN_15, IN_14, IN_13, IN_12, IN_11, IN_10, IN_9, IN_8, IN_7, IN_6, IN_5, IN_4, IN_3, IN_2, IN_1, IN_0 };
endmodule
