{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "ten_gig_eth_pcs_pma_0",
    "component_reference": "xilinx.com:ip:ten_gig_eth_pcs_pma:6.0",
    "ip_revision": "26",
    "gen_directory": "../../../../vivado_project.gen/sources_1/ip/ten_gig_eth_pcs_pma_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "ten_gig_eth_pcs_pma_0", "resolve_type": "user", "usage": "all" } ],
        "MDIO_Management": [ { "value": "false", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "base_kr": [ { "value": "BASE-R", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "baser32": [ { "value": "32bit", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "vu_gt_type": [ { "value": "GTH", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "speed10_25": [ { "value": "10Gig", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "autonegotiation": [ { "value": "false", "resolve_type": "user", "format": "bool", "enabled": false, "usage": "all" } ],
        "fec": [ { "value": "false", "resolve_type": "user", "format": "bool", "enabled": false, "usage": "all" } ],
        "no_ebuff": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "IEEE_1588": [ { "value": "None", "resolve_type": "user", "usage": "all" } ],
        "Timer_Format": [ { "value": "Time_of_day", "resolve_type": "user", "usage": "all" } ],
        "SupportLevel": [ { "value": "1", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "TransceiverInExample": [ { "value": "false", "resolve_type": "user", "format": "bool", "enabled": false, "usage": "all" } ],
        "TransceiverControl": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Locations": [ { "value": "X0Y8", "resolve_type": "user", "usage": "all" } ],
        "RefClkRate": [ { "value": "312.5", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "RefClk": [ { "value": "clk0", "resolve_type": "user", "usage": "all" } ],
        "DClkRate": [ { "value": "125", "value_src": "user", "resolve_type": "user", "format": "float", "usage": "all" } ]
      },
      "model_parameters": {
        "c_family": [ { "value": "kintexu", "resolve_type": "generated", "usage": "all" } ],
        "c_component_name": [ { "value": "ten_gig_eth_pcs_pma_0", "resolve_type": "generated", "usage": "all" } ],
        "c_has_mdio": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_has_fec": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_has_an": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_is_kr": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_is_32bit": [ { "value": "true", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_no_ebuff": [ { "value": "false", "resolve_type": "generated", "format": "bool", "usage": "all" } ],
        "c_gttype": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_1588": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_gtif_width": [ { "value": "32", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_speed10_25": [ { "value": "10", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_sub_core_name": [ { "value": "ten_gig_eth_pcs_pma_0_gt", "resolve_type": "generated", "usage": "all" } ],
        "c_gt_loc": [ { "value": "X0Y8", "resolve_type": "generated", "usage": "all" } ],
        "c_refclk": [ { "value": "clk0", "resolve_type": "generated", "usage": "all" } ],
        "c_refclkrate": [ { "value": "312", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "c_dclkrate": [ { "value": "125", "resolve_type": "generated", "format": "float", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintexu" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcku115" } ],
        "PACKAGE": [ { "value": "flva2104" } ],
        "PREFHDL": [ { "value": "VHDL" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "26" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../vivado_project.gen/sources_1/ip/ten_gig_eth_pcs_pma_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2023.2" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "refclk_p": [ { "direction": "in", "driver_value": "0" } ],
        "refclk_n": [ { "direction": "in", "driver_value": "0" } ],
        "reset": [ { "direction": "in", "driver_value": "0" } ],
        "resetdone_out": [ { "direction": "out" } ],
        "coreclk_out": [ { "direction": "out" } ],
        "rxrecclk_out": [ { "direction": "out" } ],
        "dclk": [ { "direction": "in", "driver_value": "0" } ],
        "txp": [ { "direction": "out" } ],
        "txn": [ { "direction": "out" } ],
        "rxp": [ { "direction": "in" } ],
        "rxn": [ { "direction": "in" } ],
        "sim_speedup_control": [ { "direction": "in", "driver_value": "0" } ],
        "txusrclk_out": [ { "direction": "out" } ],
        "txusrclk2_out": [ { "direction": "out" } ],
        "areset_coreclk_out": [ { "direction": "out" } ],
        "areset_datapathclk_out": [ { "direction": "out" } ],
        "gttxreset_out": [ { "direction": "out" } ],
        "gtrxreset_out": [ { "direction": "out" } ],
        "txuserrdy_out": [ { "direction": "out" } ],
        "reset_counter_done_out": [ { "direction": "out" } ],
        "qpll0lock_out": [ { "direction": "out" } ],
        "qpll0outclk_out": [ { "direction": "out" } ],
        "qpll0outrefclk_out": [ { "direction": "out" } ],
        "xgmii_txd": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "xgmii_txc": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "xgmii_rxd": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "xgmii_rxc": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "configuration_vector": [ { "direction": "in", "size_left": "535", "size_right": "0", "driver_value": "0" } ],
        "status_vector": [ { "direction": "out", "size_left": "447", "size_right": "0" } ],
        "core_status": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "signal_detect": [ { "direction": "in", "driver_value": "1" } ],
        "tx_fault": [ { "direction": "in", "driver_value": "0" } ],
        "drp_req": [ { "direction": "out" } ],
        "drp_gnt": [ { "direction": "in" } ],
        "core_to_gt_drpen": [ { "direction": "out" } ],
        "core_to_gt_drpwe": [ { "direction": "out" } ],
        "core_to_gt_drpaddr": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "core_to_gt_drpdi": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "gt_drprdy": [ { "direction": "out" } ],
        "gt_drpdo": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "gt_drpen": [ { "direction": "in", "driver_value": "0" } ],
        "gt_drpwe": [ { "direction": "in", "driver_value": "0" } ],
        "gt_drpaddr": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "gt_drpdi": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "core_to_gt_drprdy": [ { "direction": "in", "driver_value": "0" } ],
        "core_to_gt_drpdo": [ { "direction": "in", "size_left": "15", "size_right": "0", "driver_value": "0" } ],
        "tx_disable": [ { "direction": "out" } ],
        "pma_pmd_type": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ]
      },
      "interfaces": {
        "xgmii_interface": {
          "vlnv": "xilinx.com:interface:xgmii:1.0",
          "abstraction_type": "xilinx.com:interface:xgmii_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "RXC": [ { "physical_name": "xgmii_rxc" } ],
            "RXD": [ { "physical_name": "xgmii_rxd" } ],
            "TXC": [ { "physical_name": "xgmii_txc" } ],
            "TXD": [ { "physical_name": "xgmii_txd" } ]
          }
        },
        "refclk_diff_port": {
          "vlnv": "xilinx.com:interface:diff_clock:1.0",
          "abstraction_type": "xilinx.com:interface:diff_clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "156250000", "value_src": "constant", "usage": "all" } ],
            "CAN_DEBUG": [ { "value": "false", "resolve_type": "generated", "format": "bool", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK_N": [ { "physical_name": "refclk_n" } ],
            "CLK_P": [ { "physical_name": "refclk_p" } ]
          }
        },
        "dclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "core_gt_drp_interface:user_gt_drp_interface:core_to_gt_drp:gt_drp", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "dclk" } ]
          }
        },
        "txusrclk_out": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "312500000", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "txusrclk_out" } ]
          }
        },
        "txusrclk2_out": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "312500000", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "xgmii_interface", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "areset_datapathclk_out", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "txusrclk2_out" } ]
          }
        },
        "coreclk_out": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "156250000", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "coreclk_out" } ]
          }
        },
        "rxrecclk_out": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "312500000", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "gtrxreset_out", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "rxrecclk_out" } ]
          }
        },
        "qpll0outclk_out": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "156250000", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "qpll0outclk_out" } ]
          }
        },
        "qpll0outrefclk_out": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "156250000", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "qpll0outrefclk_out" } ]
          }
        },
        "reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset" } ]
          }
        },
        "areset_coreclk_out": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "areset_coreclk_out" } ]
          }
        },
        "areset_datapathclk_out": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "areset_datapathclk_out" } ]
          }
        },
        "gttxreset_out": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "gttxreset_out" } ]
          }
        },
        "gtrxreset_out": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "master",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "gtrxreset_out" } ]
          }
        },
        "core_to_gt_drp": {
          "vlnv": "xilinx.com:interface:drp:1.0",
          "abstraction_type": "xilinx.com:interface:drp_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "DADDR": [ { "physical_name": "core_to_gt_drpaddr" } ],
            "DEN": [ { "physical_name": "core_to_gt_drpen" } ],
            "DI": [ { "physical_name": "core_to_gt_drpdi" } ],
            "DO": [ { "physical_name": "core_to_gt_drpdo" } ],
            "DRDY": [ { "physical_name": "core_to_gt_drprdy" } ],
            "DWE": [ { "physical_name": "core_to_gt_drpwe" } ]
          }
        },
        "gt_drp": {
          "vlnv": "xilinx.com:interface:drp:1.0",
          "abstraction_type": "xilinx.com:interface:drp_rtl:1.0",
          "mode": "slave",
          "port_maps": {
            "DADDR": [ { "physical_name": "gt_drpaddr" } ],
            "DEN": [ { "physical_name": "gt_drpen" } ],
            "DI": [ { "physical_name": "gt_drpdi" } ],
            "DO": [ { "physical_name": "gt_drpdo" } ],
            "DRDY": [ { "physical_name": "gt_drprdy" } ],
            "DWE": [ { "physical_name": "gt_drpwe" } ]
          }
        }
      }
    }
  }
}