diff --git a/arch/arm64/boot/dts/rockchip/rk3399-rom5780-a3.dts b/arch/arm64/boot/dts/rockchip/rk3399-rom5780-a3.dts
index e6a9567c8..ccb7fbf21 100755
--- a/arch/arm64/boot/dts/rockchip/rk3399-rom5780-a3.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3399-rom5780-a3.dts
@@ -684,8 +684,14 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&rgmii_16ma_pins &rgmii_phy_reset>;
 	enable_phy_delay = <0>;
-	tx_delay = <0x2c>;
-	rx_delay = <0x1e>;
+	tx_delay = <0>;
+	rx_delay = <0>;
+	mac_delay = <	//phyid     tx    rx    100M   1000M
+					//RTL8211F
+					0x001cc916 0x2c 0x1e 0x00   0x00
+					//YT8521
+					0x0000011a 0x22 0x1d 0x2b4f 0x057f
+				>;
 	status = "okay";
 };
 
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-rom5781-a1-gy.dts b/arch/arm64/boot/dts/rockchip/rk3399-rom5781-a1-gy.dts
new file mode 100755
index 000000000..d93fad7a1
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3399-rom5781-a1-gy.dts
@@ -0,0 +1,1976 @@
+/*
+ * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This file is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This file is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "dt-bindings/display/rk_fb.h"
+#include "dt-bindings/pwm/pwm.h"
+#include "rk3399.dtsi"
+#include "rk3399-opp.dtsi"
+
+#include "rk3399-linux.dtsi"
+#include <dt-bindings/input/input.h>
+
+//hdmi/dp dummy panel
+#include <dt-bindings/display/screen-timing/lcd-adv-dummy.dtsi>
+
+// edp panel
+#include <dt-bindings/display/screen-timing/lcd-edp-general.dtsi>
+
+// mipi-dsi to lvds panel
+#include <dt-bindings/display/screen-timing/lcd-g070vw01.dtsi>
+#include <dt-bindings/display/screen-timing/lcd-g150xgel05.dtsi>
+#include <dt-bindings/display/screen-timing/lcd-g215hvn01.dtsi>
+#include <dt-bindings/display/screen-timing/lcd-lvds-general.dtsi>
+
+/ {
+	model = "ROM-5781 AKS0000000000 V10000 A1";
+	compatible = "rockchip,rk3399-rom5781-a1", "rockchip,rk3399";
+
+	chosen {
+		bootargs = "earlycon=uart8250,mmio32,0xff180000 swiotlb=1 console=ttyS0,115200 rw root=PARTUUID=614e0000-0000 rootfstype=ext4 rootwait coherent_pool=1m";
+	};
+
+	aliases {
+		edp = &edp;
+		hdmi = &hdmi;
+		dp = &cdn_dp;
+		vpd = &vpd0;
+		dsi = &dsi;
+		dsi1 = &dsi1;
+
+		edp_in_vopb = &edp_in_vopb;
+		edp_in_vopl = &edp_in_vopl;
+		edp_panel = &edp_panel;
+		hdmi_in_vopb = &hdmi_in_vopb;
+		hdmi_in_vopl = &hdmi_in_vopl;
+		dp_in_vopb = &dp_in_vopb;
+		dp_in_vopl = &dp_in_vopl;
+		dsi_in_vopb = &dsi_in_vopb;
+		dsi_in_vopl = &dsi_in_vopl;
+		dsi1_in_vopb = &dsi1_in_vopb;
+		dsi1_in_vopl = &dsi1_in_vopl;
+		//dsi_vcc = &vcc1v2_lvds;
+		//dsi_vcc_io = &dsi_vdd_io;
+		edp_backlight = &backlight0;
+		dsi_backlight = &backlight1;
+
+		edp_vcc = &edp_vcc;
+		edp_bkl_vdd = &edp_bkl_vdd;
+		lvds_pwr_vcc = &lvds_pwr_vcc;
+		lvds_bkl_vcc = &lvds_bkl_vcc;
+
+		edp_route = &route_edp;
+		dsi_route = &route_dsi;
+		hdmi_route = &route_hdmi;
+
+		hdmi_sound = &hdmi_sound;
+		hdmi_i2s = &i2s2;
+		dp_phy = &tcphy0;
+
+		debug_console = &fiq_debugger;
+		ethernet0 = &gmac;
+	};
+
+	fdt_dummy {
+		status = "disabled";
+		value = < 0 1 2 3 4 5 6 7 8 9
+				  0 1 2 3 4 5 6 7 8 9
+				  0 1 2 3 4 5 6 7 8 9
+				  0 1 2 3 4 5 6 7 8 9 >;
+	};
+
+	rk_key: rockchip-key {
+		compatible = "rockchip,key";
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pmic_pwr_key>;
+
+		power-key {
+			gpios = <&gpio0 5 GPIO_ACTIVE_LOW>;
+			linux,code = <116>;
+			label = "GPIO Power Key";
+			gpio-key,wakeup = <1>;
+			polling-release-time = <1000>;//unit:ms
+		};
+	};
+
+	misc-adv-gpio {
+		compatible = "misc-adv-gpio";
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pcie_pwr_l &system_rst_h>;
+		minipcie-pwr-gpio = <&gpio1 23 GPIO_ACTIVE_LOW>;
+		system-reset-gpio = <&gpio1 6 GPIO_ACTIVE_HIGH>;
+		timing-interval = <10>;
+	};
+
+	// Backlight edp
+	backlight0: backlight0 {
+		status = "disabled";
+		compatible = "pwm-backlight";
+		enable-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
+		power-supply = <&edp_bkl_vdd>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&edp_bkl_en>;
+		pwms = <&pwm0 0 50000 0>;
+		brightness-levels = <
+			  0   1   2   3   4   5   6   7
+			  8   9  10  11  12  13  14  15
+			 16  17  18  19  20  21  22  23
+			 24  25  26  27  28  29  30  31
+			 32  33  34  35  36  37  38  39
+			 40  41  42  43  44  45  46  47
+			 48  49  50  51  52  53  54  55
+			 56  57  58  59  60  61  62  63
+			 64  65  66  67  68  69  70  71
+			 72  73  74  75  76  77  78  79
+			 80  81  82  83  84  85  86  87
+			 88  89  90  91  92  93  94  95
+			 96  97  98  99 100 101 102 103
+			104 105 106 107 108 109 110 111
+			112 113 114 115 116 117 118 119
+			120 121 122 123 124 125 126 127
+			128 129 130 131 132 133 134 135
+			136 137 138 139 140 141 142 143
+			144 145 146 147 148 149 150 151
+			152 153 154 155 156 157 158 159
+			160 161 162 163 164 165 166 167
+			168 169 170 171 172 173 174 175
+			176 177 178 179 180 181 182 183
+			184 185 186 187 188 189 190 191
+			192 193 194 195 196 197 198 199
+			200 201 202 203 204 205 206 207
+			208 209 210 211 212 213 214 215
+			216 217 218 219 220 221 222 223
+			224 225 226 227 228 229 230 231
+			232 233 234 235 236 237 238 239
+			240 241 242 243 244 245 246 247
+			248 249 250 251 252 253 254 255>;
+		default-brightness-level = <200>;
+		default-enable = <1>;
+	};
+
+	// Backlight dsi2lvds
+	backlight1: backlight1 {
+		status = "disabled";
+		compatible = "pwm-backlight";
+		/*power-supply = <&lvds_bkl_vcc>; //kernle*/
+		/*power-gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>; //uboot*/
+		enable-gpios = <&gpio4 30 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&lvds_bkl_pwm_en>;
+		pwms = <&pwm1 0 50000 0>;
+		brightness-levels = <
+			  0   1   2   3   4   5   6   7
+			  8   9  10  11  12  13  14  15
+			 16  17  18  19  20  21  22  23
+			 24  25  26  27  28  29  30  31
+			 32  33  34  35  36  37  38  39
+			 40  41  42  43  44  45  46  47
+			 48  49  50  51  52  53  54  55
+			 56  57  58  59  60  61  62  63
+			 64  65  66  67  68  69  70  71
+			 72  73  74  75  76  77  78  79
+			 80  81  82  83  84  85  86  87
+			 88  89  90  91  92  93  94  95
+			 96  97  98  99 100 101 102 103
+			104 105 106 107 108 109 110 111
+			112 113 114 115 116 117 118 119
+			120 121 122 123 124 125 126 127
+			128 129 130 131 132 133 134 135
+			136 137 138 139 140 141 142 143
+			144 145 146 147 148 149 150 151
+			152 153 154 155 156 157 158 159
+			160 161 162 163 164 165 166 167
+			168 169 170 171 172 173 174 175
+			176 177 178 179 180 181 182 183
+			184 185 186 187 188 189 190 191
+			192 193 194 195 196 197 198 199
+			200 201 202 203 204 205 206 207
+			208 209 210 211 212 213 214 215
+			216 217 218 219 220 221 222 223
+			224 225 226 227 228 229 230 231
+			232 233 234 235 236 237 238 239
+			240 241 242 243 244 245 246 247
+			248 249 250 251 252 253 254 255>;
+		default-brightness-level = <200>;
+		default-enable = <1>;
+	};
+
+	//edp vcc
+	edp_vcc: edp-vcc {
+		compatible = "regulator-fixed";
+		regulator-name = "edp_vcc";
+		pinctrl-names = "default";
+		pinctrl-0 = <&edp_vdd_pwr>;
+		gpio = <&gpio2 4 GPIO_ACTIVE_HIGH>;
+		startup-delay-us = <100000>;
+		enable-active-high;
+		//regulator-always-on;
+		regulator-boot-on;
+		//regulator-uboot-logo;
+		status = "disabled";
+	};
+
+	edp_bkl_vdd: edp-bkl-vdd {
+		compatible = "regulator-fixed";
+		regulator-name = "edp_bkl_vdd";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-uboot-logo;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		status = "disabled";
+	};
+
+	edp_panel: edp-panel {
+		status = "disabled";
+		compatible = "simple-panel";
+		backlight = <&backlight0>;
+		power-supply = <&edp_vcc>;
+		//power-gpios = <&gpio2 4 GPIO_ACTIVE_HIGH>;
+		enable-delay-ms = <50>;
+		prepare-delay-ms = <1>;
+		unprepare-delay-ms = <1>;
+		panel_type = <SCREEN_EDP>;
+
+		display-timings = <&disp_timings>;
+
+		ports {
+			panel_in_edp: endpoint {
+				remote-endpoint = <&edp_out_panel>;
+			};
+		};
+	};
+
+	//lvds vcc
+	lvds_pwr_vcc: lvds-pwr-vcc {
+		compatible = "regulator-fixed";
+		regulator-name = "lvds_pwr_vcc";
+		pinctrl-names = "default";
+		pinctrl-0 = <&lvds_vdd_pwr>;
+		gpio = <&gpio2 5 GPIO_ACTIVE_HIGH>;
+		//startup-delay-us = <20000>;
+		enable-active-high;
+		//regulator-always-on;
+		regulator-boot-on;
+		regulator-uboot-logo;
+		status = "disabled";
+	};
+
+	lvds_bkl_vcc: lvds-bkl-vcc {
+		compatible = "regulator-fixed";
+		regulator-name = "lvds_bkl_vcc";
+		pinctrl-names = "default";
+		pinctrl-0 = <&lvds_bkl_pwr_on>;
+		gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		//regulator-always-on;
+		regulator-boot-on;
+		regulator-uboot-logo;
+		status = "disabled";
+	};
+
+	vpd0: virtual-pd0 {
+		compatible = "linux,extcon-pd-virtual";
+		dp-det-gpios = <&gpio4 25 GPIO_ACTIVE_LOW>; //GPIO4_D1 - DP_HOTPLUG
+		pinctrl-names = "default";
+		pinctrl-0 = <&dp_det>;
+		/* 0: positive, 1: negative*/
+		vpd,init-flip = <0>;
+		/* 0: u2, 1: u3*/
+		vpd,init-ss = <0>;
+		/* 0: dfp, 1: ufp, 2: dp 3: dp/ufp */
+		vpd,init-mode = <2>;
+		status = "disabled";
+	};
+
+	rt5640-sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,name = "rockchip,rt5640-codec";
+		simple-audio-card,mclk-fs = <256>;
+		status = "okay";
+
+		simple-audio-card,widgets =
+				"Microphone", "Microphone Jack",
+				"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+				"IN1P", "Microphone Jack",
+				"Microphone Jack", "MICBIAS1",
+				"Headphone Jack", "HPOL",
+				"Headphone Jack", "HPOR";
+
+		simple-audio-card,cpu {
+			sound-dai = <&i2s0>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&rt5640>;
+		};
+	};
+
+	es8316-sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,name = "rockchip,es8316-codec";
+		simple-audio-card,mclk-fs = <256>;
+		simple-audio-card,widgets =
+			"Microphone", "Mic Jack",
+			"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+			"Mic Jack", "MICBIAS1",
+			"IN1P", "Mic Jack",
+			"Headphone Jack", "HPOL",
+			"Headphone Jack", "HPOR";
+		simple-audio-card,cpu {
+			sound-dai = <&i2s0>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&es8316>;
+		};
+	};
+
+	hdmi_sound: hdmi-sound {
+		status = "okay";
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,mclk-fs = <256>;
+		simple-audio-card,name = "rockchip,hdmi";
+
+		simple-audio-card,cpu {
+			sound-dai = <&i2s2>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&hdmi>;
+		};
+	};
+
+	dp_sound: dp-sound {
+		status = "disabled";
+		compatible = "rockchip,cdndp-sound";
+		rockchip,cpu = <&spdif>;
+		rockchip,codec = <&cdn_dp 1>;
+	};
+
+	clkin_gmac: external-gmac-clock {
+		compatible = "fixed-clock";
+		clock-frequency = <125000000>;
+		clock-output-names = "clkin_gmac";
+		#clock-cells = <0>;
+	};
+
+	wireless-wlan {
+		compatible = "wlan-platdata";
+		pinctrl-names = "default";
+		pinctrl-0 = <&wifi_wake_irq>;
+		rockchip,grf = <&grf>;
+		wifi_chip_type = "";
+		sdio_vref = <1800>;
+		WIFI,host_wake_irq = <&gpio0 4 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	wireless-bluetooth {
+		compatible = "bluetooth-platdata";
+		clocks = <&rk808 1>;
+		clock-names = "ext_clock";
+		/* wifi-bt-power-toggle; */
+		/*uart_rts_gpios = <&gpio2 19 GPIO_ACTIVE_LOW>;*/
+		/*pinctrl-names = "default", "rts_gpio";*/
+		/*pinctrl-0 = <&uart0_rts>;*/
+		/*pinctrl-1 = <&uart0_gpios>;*/
+		/* BT,power_gpio  = <&gpio3 19 GPIO_ACTIVE_HIGH>; */
+		BT,reset_gpio    = <&pca953x 0 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	vcc3v3_sys: vcc3v3-sys {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+	};
+
+	vcc_otg_vbus: otg-vbus-regulator {
+		compatible = "regulator-fixed";
+		gpio = <&gpio0 3 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&otg_vbus_drv>;
+		regulator-name = "vcc_otg_vbus";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		enable-active-high;
+	};
+
+	vcc5v0_sys: vcc5v0-sys {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc5v0_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+	};
+
+	vcc_sd: vcc-sd {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&gpio0 1 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdio_pwr_en>;
+		regulator-name = "vcc_sd";
+		regulator-min-microvolt = <3000000>;
+		regulator-max-microvolt = <3000000>;
+		regulator-boot-on;
+	};
+
+	vcc_phy: vcc-phy-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc_phy";
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
+	vdd_log: vdd-log {
+		compatible = "regulator-fixed";
+		//pwms = <&pwm2 0 25000 1>;
+		regulator-name = "vdd_log";
+		regulator-min-microvolt = <940000>;
+		regulator-max-microvolt = <940000>;
+		regulator-always-on;
+		regulator-boot-on;
+
+		/* for rockchip boot on */
+		//rockchip,pwm_id= <2>;
+		//rockchip,pwm_voltage = <900000>;
+
+		vin-supply = <&vcc5v0_sys>;
+		status = "okay";
+	};
+
+
+	vcc1v8_sata: vcc1v8-sata-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		regulator-always-on;
+		regulator-boot-on;
+		gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>; //GPIO1_A0 - SATA_ACT_1V8#
+		pinctrl-names = "default";
+		pinctrl-0 = <&sata_drv>;
+		regulator-name = "vcc1v8_sata";
+	};
+};
+
+&vopb {
+	assigned-clocks = <&cru DCLK_VOP0_DIV>;
+	assigned-clock-parents = <&cru PLL_VPLL>;
+	status = "okay";
+};
+
+&vopb_mmu {
+	status = "okay";
+};
+
+&vopl {
+	assigned-clocks = <&cru DCLK_VOP1_DIV>;
+	assigned-clock-parents = <&cru PLL_CPLL>;
+	status = "okay";
+};
+
+&vopl_mmu {
+	status = "okay";
+};
+
+&display_subsystem {
+	status = "okay";
+};
+
+&disp_timings {
+	native-mode = <&lvds_g070vw01>;
+//	native-mode = <&lvds_g070vw01>;
+//	native-mode = <&lvds_g150xgel05>;
+//	native-mode = <&lvds_g215hvn01>;
+
+	use-dts-screen = <0>;
+	prmry-screen = <&hdmi_default>;
+	extend-screen = <&lvds_g070vw01>;
+};
+
+// edp
+&edp_panel {
+	status = "disabled";
+};
+
+&edp {
+	status = "disabled";
+	force-hpd;
+	//hpd-gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
+
+	ports {
+		port@1 {
+			reg = <1>;
+
+			edp_out_panel: endpoint {
+				remote-endpoint = <&panel_in_edp>;
+			};
+		};
+	};
+};
+
+&edp_in_vopb {
+	status = "disabled";
+};
+
+&edp_in_vopl {
+	status = "disabled";
+};
+
+&route_edp{
+	status = "disabled";
+	connect = <&vopl_out_edp>;
+};
+
+&route_dsi{
+	status = "disabled";
+	connect = <&vopl_out_dsi>;
+};
+
+&route_hdmi {
+	status = "disabled";
+};
+
+// hdmi
+&hdmi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	#sound-dai-cells = <0>;
+	status = "okay";
+};
+
+&hdmi_in_vopb {
+	status = "okay";
+};
+
+&hdmi_in_vopl {
+	status = "disabled";
+};
+
+// dp
+&cdn_dp {
+	status = "okay";
+	extcon = <&vpd0>;
+	//phys = <&tcphy0_dp>;
+	dp_vop_sel = <1>;
+};
+
+&dp_in_vopb {
+	status = "disabled";
+};
+
+&dp_in_vopl {
+	status = "okay";
+};
+
+// dsi
+&dsi {
+	pinctrl-names = "default";
+	//pinctrl-0 = <&dsi_enable_h &dsi_reset_l>;
+	//power-supply = <&vcc1v2_lvds>;
+	//power-io-supply = <&dsi_vdd_io>;
+	//power-gpios =<&gpio1 4 GPIO_ACTIVE_HIGH>;
+	//power-io-gpios = <&gpio0 11 GPIO_ACTIVE_HIGH>;
+	//enable-gpios = <&gpio0 2 GPIO_ACTIVE_HIGH>;
+	//reset-gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
+	status = "disabled";
+
+	panel@0 {
+		compatible = "simple-panel-dsi";
+		reg = <0>;
+		/*backlight = <&backlight1>;*/
+		power-supply = <&lvds_pwr_vcc>;
+		power-gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
+
+		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
+			      MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
+		dsi,format = <MIPI_DSI_FMT_RGB888>;
+		dsi,lanes = <4>;
+		enable-delay-ms = <250>;
+		disable-delay-ms = <330>;
+		unprepare-delay-ms = <16>;
+
+		panel_type = <SCREEN_LVDS>;
+		display-timings = <&disp_timings>;
+	};
+};
+
+&dsi_in_vopb {
+	status = "disabled";
+};
+
+&dsi_in_vopl {
+	status = "disabled";
+};
+
+&gmac {
+	phy-supply = <&vcc_phy>;
+	phy-mode = "rgmii";
+	clock_in_out = "input";
+	snps,reset-gpio = <&gpio3 16 GPIO_ACTIVE_LOW>;
+	snps,reset-active-low;
+	snps,reset-delays-us = <10 20000 75000>;
+	assigned-clocks = <&cru SCLK_RMII_SRC>;
+	assigned-clock-parents = <&clkin_gmac>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&rgmii_16ma_pins &rgmii_phy_reset>;
+	enable_phy_delay = <0>;
+	tx_delay = <0>;
+	rx_delay = <0>;
+	mac_delay = <	//phyid     tx    rx    100M   1000M
+					//RTL8211F
+					0x001cc916 0x2c 0x1e 0x00   0x00
+					//YT8521
+					0x0000011a 0x22 0x1d 0x2b4f 0x057f
+				>;
+	status = "okay";
+};
+
+&spdif {
+	status = "disabled";
+	/delete-property/ pinctrl-names;
+	/delete-property/ pinctrl-0;
+};
+
+&i2c0 {
+	status = "okay";
+	i2c-scl-rising-time-ns = <345>;
+	i2c-scl-falling-time-ns = <11>;
+	clock-frequency = <400000>;
+
+	vdd_cpu_b: syr827@40 {
+		compatible = "silergy,syr827";
+		reg = <0x40>;
+		vin-supply = <&vcc5v0_sys>;
+		regulator-compatible = "fan53555-reg";
+		regulator-name = "vdd_cpu_b";
+		pinctrl-names = "default";
+		pinctrl-0 = <&vsel1_gpio>;
+		vsel-gpios = <&gpio1 17 GPIO_ACTIVE_HIGH>;
+		regulator-min-microvolt = <712500>;
+		regulator-max-microvolt = <1500000>;
+		regulator-ramp-delay = <1000>;
+		fcs,suspend-voltage-selector = <1>;
+		regulator-always-on;
+		regulator-boot-on;
+		//regulator-initial-state = <3>;
+			regulator-state-mem {
+			regulator-off-in-suspend;
+		};
+	};
+
+	vdd_gpu: syr828@41 {
+		compatible = "silergy,syr828";
+		reg = <0x41>;
+		vin-supply = <&vcc5v0_sys>;
+		regulator-compatible = "fan53555-reg";
+		regulator-name = "vdd_gpu";
+		pinctrl-names = "default";
+		pinctrl-0 = <&vsel2_gpio>;
+		vsel-gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+		regulator-min-microvolt = <712500>;
+		regulator-max-microvolt = <1500000>;
+		regulator-ramp-delay = <1000>;
+		fcs,suspend-voltage-selector = <1>;
+		regulator-always-on;
+		regulator-boot-on;
+		//regulator-initial-state = <3>;
+		regulator-initial-mode = <1>; /* 1:force PWM 2:auto */
+			regulator-state-mem {
+			regulator-off-in-suspend;
+		};
+	};
+
+	rk808: pmic@1b {
+		compatible = "rockchip,rk808";
+		reg = <0x1b>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pmic_int_l &clk32k_in>;
+		rockchip,system-power-controller;
+		wakeup-source;
+		#clock-cells = <1>;
+		clock-output-names = "rk808-clkout1", "rk808-clkout2";
+		bulk-ilmax = <0xff 0x50>;
+
+		vcc1-supply = <&vcc5v0_sys>;
+		vcc2-supply = <&vcc5v0_sys>;
+		vcc3-supply = <&vcc5v0_sys>;
+		vcc4-supply = <&vcc5v0_sys>;
+		vcc6-supply = <&vcc5v0_sys>;
+		vcc7-supply = <&vcc5v0_sys>;
+		vcc8-supply = <&vcc3v3_sys>;
+		vcc9-supply = <&vcc5v0_sys>;
+		vcc10-supply = <&vcc5v0_sys>;
+		vcc11-supply = <&vcc5v0_sys>;
+		vcc12-supply = <&vcc3v3_sys>;
+		vddio-supply = <&vcc_1v8>;
+
+		regulators {
+			vdd_center: DCDC_REG1 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <750000>;
+				regulator-max-microvolt = <1350000>;
+				regulator-ramp-delay = <6001>;
+				regulator-name = "vdd_center";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdd_cpu_l: DCDC_REG2 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <750000>;
+				regulator-max-microvolt = <1350000>;
+				regulator-ramp-delay = <6001>;
+				regulator-name = "vdd_cpu_l";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_ddr: DCDC_REG3 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-name = "vcc_ddr";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+				};
+			};
+
+			vcc_1v8: DCDC_REG4 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-name = "vcc_1v8";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vcc1v8_dvp: LDO_REG1 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-name = "vcc1v8_dvp";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vcca1v8_hdmi: LDO_REG2 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-name = "vcca1v8_hdmi";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vcc1v8_pmu: LDO_REG3 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-name = "vcc1v8_pmu";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vccio_sd: LDO_REG4 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-name = "vccio_sd";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <3000000>;
+				};
+			};
+
+			vcca3v3: LDO_REG5 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-name = "vcca3v3";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_1v5: LDO_REG6 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1500000>;
+				regulator-max-microvolt = <1500000>;
+				regulator-name = "vcc_1v5";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1500000>;
+				};
+			};
+
+			vcca0v9_hdmi: LDO_REG7 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <900000>;
+				regulator-name = "vcca0v9_hdmi";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <900000>;
+				};
+			};
+
+			vcc_3v0: LDO_REG8 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <3000000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-name = "vcc_3v0";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <3000000>;
+				};
+			};
+
+			vcc3v3_s3: SWITCH_REG1 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-name = "vcc3v3_s3";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc3v3_s0: SWITCH_REG2 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-name = "vcc3v3_s0";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+		};
+	};
+};
+
+&i2c1 {
+	status = "okay";
+	i2c-scl-rising-time-ns = <300>;
+	i2c-scl-falling-time-ns = <15>;
+
+	i2c1_vm149c: vm149c@0c {
+		compatible = "silicon touch,vm149c";
+		status = "disabled";
+		reg = <0x0c>;
+		rockchip,camera-module-index = <0>;
+		rockchip,camera-module-facing = "back";
+	};
+
+	ov5648: ov5648@36 {
+		compatible = "ovti,ov5648";
+		status = "disabled";
+		reg = <0x36>;
+		clocks = <&cru SCLK_CIF_OUT>;
+		clock-names = "xvclk";
+
+		reset-gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
+		pwdn-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "rockchip,camera_default";
+		pinctrl-0 = <&cif_clkout>;
+		rockchip,camera-module-index = <0>;
+		rockchip,camera-module-facing = "back";
+		rockchip,camera-module-name = "default";
+		rockchip,camera-module-lens-name = "default";
+
+		port {
+			ucam_out0: endpoint {
+				remote-endpoint = <&mipi_in_ucam0>;
+				data-lanes = <1 2>;
+			};
+		};
+	};
+};
+
+&i2c2 {
+	status = "okay";
+
+	rtc_bl5372: bl5372@32 {
+		compatible = "rs5c372a";
+		reg = <0x32>;
+	};
+
+	adv-wdt-i2c@29 {
+		compatible = "adv-wdt-i2c";
+		pinctrl-names = "default";
+		pinctrl-0 = <&wdt_en &wdt_ping>;
+		reg = <0x29>;
+		wdt-ping = <&gpio0 9 GPIO_ACTIVE_HIGH>;
+		wdt-en = <&gpio0 6 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&i2c7 {
+	status = "okay";
+	clock-frequency = <400000>;
+	pca9545: mux@73 {
+		compatible = "pca9545";
+		reg = <0x73>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		i2c@1{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+
+			ov5648_multi_csi: ov5648-multi-csi@36 {
+				compatible = "ovti,ov5648";
+				status = "disabled";
+				reg = <0x36>;
+				clocks = <&cru SCLK_CIF_OUT>;
+				clock-names = "xvclk";
+
+				reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+				pwdn-gpios = <&gpio1 3 GPIO_ACTIVE_HIGH>;
+				pinctrl-names = "rockchip,camera_default";
+				pinctrl-0 = <&cif_clkout>;
+				rockchip,camera-module-index = <0>;
+				rockchip,camera-module-facing = "back";
+				rockchip,camera-module-name = "default";
+				rockchip,camera-module-lens-name = "default";
+
+				port {
+					ucam_out1: endpoint {
+						remote-endpoint = <&mipi_in_ucam1>;
+						data-lanes = <1 2 3 4>;
+					};
+				};
+			};
+		};
+
+		i2c@2 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <2>;
+			pca953x: pca953x@70 {
+				compatible = "pca9538";
+				reg = <0x70>;
+				pinctrl-names = "default";
+				/*pinctrl-0 = <&tx28_pca9554_pins>;*/
+				/*interrupt-parent = <&gpio3>;*/
+				/*interrupts = <28 0>;*/
+				gpio-controller;
+				#gpio-cells = <2>;
+				/*interrupt-controller;*/
+				/*#interrupt-cells = <2>;*/
+			};
+
+			rt5640: rt5640@1c {
+				#sound-dai-cells = <0>;
+				compatible = "realtek,rt5640";
+				reg = <0x1c>;
+				clocks = <&cru SCLK_I2S_8CH_OUT>;
+				clock-names = "mclk";
+				pinctrl-names = "default";
+				pinctrl-0 = <&i2s_8ch_mclk>;
+				realtek,in1-differential;
+			};
+
+			es8316: es8316@10 {
+				#sound-dai-cells = <0>;
+				compatible = "everest,es8316";
+				reg = <0x10>;
+				clocks = <&cru SCLK_I2S_8CH_OUT>;
+				clock-names = "mclk";
+				pinctrl-names = "default";
+				pinctrl-0 = <&i2s_8ch_mclk>;
+			};
+		};
+	};
+};
+
+&i2c4 {
+	status = "okay";
+	i2c-scl-rising-time-ns = <475>;
+	i2c-scl-falling-time-ns = <26>;
+	
+	LT9211:LT9211@2d {
+		compatible = "LT9211";
+		reg = <0x2d>;
+		status = "okay";
+		backlight = <&backlight1>;
+		reset_gpio = <&gpio1 24 GPIO_ACTIVE_HIGH>;
+		enable_gpio =<&gpio0 11 GPIO_ACTIVE_HIGH>;
+		
+		pinctrl-names = "default";
+		pinctrl-0 = <&dsi_enable_h &dsi_reset_l>;
+	};
+};
+
+&watchdog {
+    status = "disabled";
+};
+
+&i2s0 {
+	status = "okay";
+	pinctrl-0 = <&i2s0_8ch_bus_1>;
+	rockchip,i2s-broken-burst-len;
+	rockchip,playback-channels = <8>;
+	rockchip,capture-channels = <8>;
+	#sound-dai-cells = <0>;
+};
+
+&i2s1 {
+	#sound-dai-cells = <0>;
+	rockchip,i2s-broken-burst-len;
+	rockchip,playback-channels = <8>;
+	rockchip,capture-channels = <8>;
+	status = "okay";
+};
+
+&i2s2 {
+	#sound-dai-cells = <0>;
+	dmas = <&dmac_bus 4>;
+	dma-names = "tx";
+	status = "okay";
+};
+
+&uart0 {
+	dmas = <&dmac_peri 0>, <&dmac_peri 1>;
+	dma-names = "tx", "rx";
+	status = "okay";
+};
+
+&fiq_debugger {
+	rockchip,baudrate = <115200>;  /* Only 115200 and 1500000 */
+	status = "disabled";
+};
+
+&uart2 {
+	status = "okay";
+};
+
+&uart4 {
+	dmas = <&dmac_peri 8>, <&dmac_peri 9>;
+	dma-names = "tx", "rx";
+	status = "okay";
+};
+
+&cpu_l0 {
+	cpu-supply = <&vdd_cpu_l>;
+};
+
+&cpu_l1 {
+	cpu-supply = <&vdd_cpu_l>;
+};
+
+&cpu_l2 {
+	cpu-supply = <&vdd_cpu_l>;
+};
+
+&cpu_l3 {
+	cpu-supply = <&vdd_cpu_l>;
+};
+
+&cpu_b0 {
+	cpu-supply = <&vdd_cpu_b>;
+};
+
+&cpu_b1 {
+	cpu-supply = <&vdd_cpu_b>;
+};
+
+&emmc_phy {
+	status = "okay";
+};
+
+&gpu {
+	status = "okay";
+	mali-supply = <&vdd_gpu>;
+};
+
+&io_domains {
+	status = "okay";
+	bt656-supply = <&vcc_1v8>;			/* bt656_gpio2ab_ms */
+	audio-supply = <&vcc1v8_dvp>;		/* audio_gpio3d4a_ms */
+	sdmmc-supply = <&vccio_sd>;			/* sdmmc_gpio4b_ms */
+	gpio1830-supply = <&vcc_1v8>;		/* gpio1833_gpio4cd_ms */
+};
+
+&pmu_io_domains {
+	status = "okay";
+	pmu1830-supply = <&vcc_1v8>;
+};
+
+&pcie_phy {
+	status = "okay";
+};
+
+&pcie0 {
+	ep-gpios = <&gpio2 28 GPIO_ACTIVE_HIGH>;
+	num-lanes = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pcie_clkreqn &pcie_reset_l>;
+	status = "okay";
+};
+
+&pwm0 {
+	status = "okay";
+};
+
+&pwm1 {
+	status = "okay";
+};
+
+&pwm2 {
+	status = "okay";
+};
+
+&sdhci {
+	bus-width = <8>;
+	mmc-hs400-1_8v;
+	supports-emmc;
+	non-removable;
+	keep-power-in-suspend;
+	mmc-hs400-enhanced-strobe;
+	status = "okay";
+};
+
+&sdmmc {
+	clock-frequency = <150000000>;
+	clock-freq-min-max = <100000 150000000>;
+	supports-sd;
+	bus-width = <4>;
+	cap-mmc-highspeed;
+	cap-sd-highspeed;
+	disable-wp;
+	num-slots = <1>;
+	//sd-uhs-sdr104;
+	vmmc-supply = <&vcc_sd>;
+	vqmmc-supply = <&vccio_sd>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>;
+	status = "okay";
+};
+
+&spi2 {
+	status = "okay";
+	max-freq = <48000000>;
+
+	m25p80@0 {
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <24000000>;
+		reg = <0>;
+		//spi-cpol;
+		//spi-cpha;
+	};
+};
+
+&spi5 {
+	status = "okay";
+	max-freq = <48000000>;
+	/delete-property/ dmas;
+	/delete-property/ dma-names;
+
+	m25p80@0 {
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <24000000>;
+		reg = <0>;
+		//spi-cpol;
+		//spi-cpha;
+	};
+
+};
+
+&saradc {
+	status = "disabled";
+};
+
+//DP
+&tcphy0 {
+	extcon = <&vpd0>;
+	status = "okay";
+};
+
+//USB_HUB
+&tcphy1 {
+	status = "okay";
+};
+
+&u2phy0 {
+	status = "okay";
+	rockchip,u2phy-tuning;
+
+	u2phy0_otg: otg-port {
+		vbus-supply = <&vcc_otg_vbus>;
+		status = "okay";
+	};
+
+	u2phy0_host: host-port {
+		status = "okay";
+	};
+};
+
+&u2phy1 {
+	status = "okay";
+
+	u2phy1_host: host-port {
+		status = "okay";
+	};
+};
+
+&usbdrd3_0 {
+	extcon = <&u2phy0>;
+	status = "okay";
+};
+
+&usbdrd3_1 {
+	status = "okay";
+};
+
+&usbdrd_dwc3_0 {
+	dr_mode = "otg";
+	maximum-speed = "high-speed";
+	status = "okay";
+};
+
+&usbdrd_dwc3_1 {
+	status = "okay";
+	dr_mode = "host";
+};
+
+&usb_host0_ehci {
+	status = "okay";
+};
+
+&usb_host0_ohci {
+	status = "okay";
+};
+
+&usb_host1_ehci {
+	status = "okay";
+};
+
+&usb_host1_ohci {
+	status = "okay";
+};
+
+&isp0_mmu {
+	status = "okay";
+};
+
+&isp1_mmu {
+	status = "okay";
+};
+
+&mipi_dphy_rx0 {
+	status = "okay";
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@0 {
+			reg = <0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			mipi_in_ucam0: endpoint@1 {
+				reg = <1>;
+				remote-endpoint = <&ucam_out0>;
+				data-lanes = <1 2>;
+			};
+		};
+
+		port@1 {
+			reg = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			dphy_rx0_out: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&isp0_mipi_in>;
+			};
+		};
+	};
+};
+
+&mipi_dphy_tx1rx1 {
+	status = "okay";
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@0 {
+			reg = <0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			mipi_in_ucam1: endpoint@1 {
+				reg = <1>;
+				remote-endpoint = <&ucam_out1>;
+				data-lanes = <1 2 3 4>;
+			};
+		};
+
+		port@1 {
+			reg = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			dphy_tx1rx1_out: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&isp1_mipi_in>;
+			};
+		};
+	};
+};
+
+&rkisp1_0 {
+	status = "okay";
+
+	port {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		isp0_mipi_in: endpoint@0 {
+			reg = <0>;
+			remote-endpoint = <&dphy_rx0_out>;
+		};
+	};
+};
+
+&rkisp1_1 {
+	status = "disabled";
+
+	port {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		isp1_mipi_in: endpoint@0 {
+			reg = <0>;
+			remote-endpoint = <&dphy_tx1rx1_out>;
+		};
+	};
+};
+
+&rockchip_suspend {
+	status = "okay";
+	rockchip,sleep-debug-en = <1>;
+	rockchip,sleep-mode-config = <
+		(0
+		| RKPM_SLP_ARMPD
+		| RKPM_SLP_PERILPPD
+		| RKPM_SLP_DDR_RET
+		| RKPM_SLP_PLLPD
+		| RKPM_SLP_CENTER_PD
+		| RKPM_SLP_AP_PWROFF
+		)
+		>;
+	rockchip,wakeup-config = <
+		(0
+		| RKPM_GPIO_WKUP_EN
+		| RKPM_PWM_WKUP_EN
+		)
+		>;
+		rockchip,pwm-regulator-config = <
+		(0
+		| PWM2_REGULATOR_EN
+		)
+		>;
+	rockchip,power-ctrl =
+		<&gpio1 17 GPIO_ACTIVE_HIGH>,
+		<&gpio1 14 GPIO_ACTIVE_HIGH>;
+};
+
+&tsadc {
+	/* tshut mode 0:CRU 1:GPIO */
+	rockchip,hw-tshut-mode = <0>;
+	/* tshut polarity 0:LOW 1:HIGH */
+	rockchip,hw-tshut-polarity = <1>;
+	rockchip,hw-tshut-temp = <120000>;
+	status = "okay";
+};
+
+&dfi {
+	status = "okay";
+};
+
+&dmc {
+	status = "okay";
+	center-supply = <&vdd_center>;
+	system-status-freq = <
+		/*system status         freq(KHz)*/
+		SYS_STATUS_NORMAL       856000
+		SYS_STATUS_REBOOT       416000
+		SYS_STATUS_SUSPEND      416000
+		SYS_STATUS_VIDEO_1080P  416000
+		SYS_STATUS_VIDEO_4K     856000
+		SYS_STATUS_VIDEO_4K_10B 856000
+		SYS_STATUS_PERFORMANCE  856000
+		SYS_STATUS_BOOST        856000
+		SYS_STATUS_DUALVIEW     856000
+		SYS_STATUS_ISP          856000
+	>;
+	vop-bw-dmc-freq = <
+	/* min_bw(MB/s) max_bw(MB/s) freq(KHz) */
+		0       577      416000
+		578     99999    856000
+	>;
+	auto-min-freq = <416000>;
+	auto-freq-en = <0>;
+};
+
+&cluster0_opp {
+	opp-408000000 {
+		opp-microvolt = <840000 840000 1250000>;
+		opp-microvolt-L0 = <840000 840000 1250000>;
+		opp-microvolt-L1 = <840000 840000 1250000>;
+		opp-microvolt-L2 = <840000 840000 1250000>;
+		opp-microvolt-L3 = <840000 840000 1250000>;
+		status = "disabled";
+	};
+	opp-600000000 {
+		opp-microvolt = <840000 840000 1250000>;
+		opp-microvolt-L0 = <840000 840000 1250000>;
+		opp-microvolt-L1 = <840000 840000 1250000>;
+		opp-microvolt-L2 = <840000 840000 1250000>;
+		opp-microvolt-L3 = <840000 840000 1250000>;
+		status = "disabled";
+	};
+	opp-816000000 {
+		opp-microvolt = <850000 850000 1250000>;
+		opp-microvolt-L0 = <850000 850000 1250000>;
+		opp-microvolt-L1 = <850000 850000 1250000>;
+		opp-microvolt-L2 = <850000 850000 1250000>;
+		opp-microvolt-L3 = <850000 850000 1250000>;
+	};
+	opp-1008000000 {
+		opp-microvolt = <925000 925000 1250000>;
+		opp-microvolt-L0 = <925000 925000 1250000>;
+		opp-microvolt-L1 = <900000 900000 1250000>;
+		opp-microvolt-L2 = <875000 875000 1250000>;
+		opp-microvolt-L3 = <850000 850000 1250000>;
+	};
+	opp-1200000000 {
+		opp-microvolt = <1000000 1000000 1250000>;
+		opp-microvolt-L0 = <1000000 1000000 1250000>;
+		opp-microvolt-L1 = <975000 975000 1250000>;
+		opp-microvolt-L2 = <950000 950000 1250000>;
+		opp-microvolt-L3 = <925000 925000 1250000>;
+	};
+	opp-1416000000 {
+		opp-microvolt = <1125000 1125000 1250000>;
+		opp-microvolt-L0 = <1125000 1125000 1250000>;
+		opp-microvolt-L1 = <1100000 1100000 1250000>;
+		opp-microvolt-L2 = <1075000 1075000 1250000>;
+		opp-microvolt-L3 = <1050000 1050000 1250000>;
+	};
+};
+
+&cluster1_opp {
+	opp-408000000 {
+		opp-microvolt = <840000 840000 1250000>;
+		opp-microvolt-L0 = <840000 840000 1250000>;
+		opp-microvolt-L1 = <840000 840000 1250000>;
+		opp-microvolt-L2 = <840000 840000 1250000>;
+		opp-microvolt-L3 = <840000 840000 1250000>;
+		opp-microvolt-L4 = <840000 840000 1250000>;
+	};
+	opp-600000000 {
+		opp-microvolt = <840000 840000 1250000>;
+		opp-microvolt-L0 = <840000 840000 1250000>;
+		opp-microvolt-L1 = <840000 840000 1250000>;
+		opp-microvolt-L2 = <840000 840000 1250000>;
+		opp-microvolt-L3 = <840000 840000 1250000>;
+		opp-microvolt-L4 = <840000 840000 1250000>;
+	};
+	opp-816000000 {
+		opp-microvolt = <855000 855000 1250000>;
+		opp-microvolt-L0 = <855000 855000 1250000>;
+		opp-microvolt-L1 = <855000 855000 1250000>;
+		opp-microvolt-L2 = <855000 855000 1250000>;
+		opp-microvolt-L3 = <855000 855000 1250000>;
+		opp-microvolt-L4 = <855000 855000 1250000>;
+	};
+	opp-1008000000 {
+		opp-microvolt = <875000 875000 1250000>;
+		opp-microvolt-L0 = <875000 875000 1250000>;
+		opp-microvolt-L1 = <850000 850000 1250000>;
+		opp-microvolt-L2 = <850000 850000 1250000>;
+		opp-microvolt-L3 = <850000 850000 1250000>;
+		opp-microvolt-L4 = <850000 850000 1250000>;
+	};
+	opp-1200000000 {
+		opp-microvolt = <950000 950000 1250000>;
+		opp-microvolt-L0 = <950000 950000 1250000>;
+		opp-microvolt-L1 = <925000 925000 1250000>;
+		opp-microvolt-L2 = <900000 900000 1250000>;
+		opp-microvolt-L3 = <875000 875000 1250000>;
+		opp-microvolt-L4 = <875000 875000 1250000>;
+	};
+	opp-1416000000 {
+		opp-microvolt = <1025000 1025000 1250000>;
+		opp-microvolt-L0 = <1025000 1025000 1250000>;
+		opp-microvolt-L1 = <1000000 1000000 1250000>;
+		opp-microvolt-L2 = <1000000 1000000 1250000>;
+		opp-microvolt-L3 = <975000 975000 1250000>;
+		opp-microvolt-L4 = <975000 975000 1250000>;
+	};
+	opp-1608000000 {
+		opp-microvolt = <1100000 1100000 1250000>;
+		opp-microvolt-L0 = <1100000 1100000 1250000>;
+		opp-microvolt-L1 = <1075000 1075000 1250000>;
+		opp-microvolt-L2 = <1050000 1050000 1250000>;
+		opp-microvolt-L3 = <1025000 1025000 1250000>;
+		opp-microvolt-L4 = <1025000 1025000 1250000>;
+	};
+	opp-1800000000 {
+		opp-microvolt = <1200000 1200000 1250000>;
+		opp-microvolt-L0 = <1200000 1200000 1250000>;
+		opp-microvolt-L1 = <1175000 1175000 1250000>;
+		opp-microvolt-L2 = <1150000 1150000 1250000>;
+		opp-microvolt-L3 = <1125000 1125000 1250000>;
+		opp-microvolt-L4 = <1100000 1100000 1250000>;
+	};
+};
+
+&gpu_opp_table {
+	opp-200000000 {
+		opp-microvolt = <830000>;
+		opp-microvolt-L0 = <830000>;
+		opp-microvolt-L1 = <830000>;
+		opp-microvolt-L2 = <830000>;
+		opp-microvolt-L3 = <830000>;
+	};
+	opp-300000000 {
+		opp-microvolt = <830000>;
+		opp-microvolt-L0 = <830000>;
+		opp-microvolt-L1 = <830000>;
+		opp-microvolt-L2 = <830000>;
+		opp-microvolt-L3 = <830000>;
+	};
+	opp-400000000 {
+		opp-microvolt = <855000>;
+		opp-microvolt-L0 = <855000>;
+		opp-microvolt-L1 = <855000>;
+		opp-microvolt-L2 = <855000>;
+		opp-microvolt-L3 = <855000>;
+	};
+	opp-600000000 {
+		opp-microvolt = <955000>;
+		opp-microvolt-L0 = <955000>;
+		opp-microvolt-L1 = <955000>;
+		opp-microvolt-L2 = <900000>;
+		opp-microvolt-L3 = <900000>;
+	};
+	opp-800000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1075000>;
+		opp-microvolt-L2 = <1050000>;
+		opp-microvolt-L3 = <1025000>;
+	};
+};
+
+&dmc_opp_table {
+	compatible = "operating-points-v2";
+
+	opp-200000000 {
+		opp-hz = /bits/ 64 <200000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-300000000 {
+		opp-hz = /bits/ 64 <300000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-400000000 {
+		opp-hz = /bits/ 64 <400000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-416000000 {
+		opp-hz = /bits/ 64 <416000000>;
+		opp-microvolt = <900000>;
+	};
+	opp-528000000 {
+		opp-hz = /bits/ 64 <528000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-600000000 {
+		opp-hz = /bits/ 64 <600000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-800000000 {
+		opp-hz = /bits/ 64 <800000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-856000000 {
+		opp-hz = /bits/ 64 <856000000>;
+		opp-microvolt = <900000>;
+	};
+	opp-928000000 {
+		opp-hz = /bits/ 64 <928000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-1056000000 {
+		opp-hz = /bits/ 64 <1056000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+};
+
+&thermal_zones{
+	soc_thermal: soc-thermal {
+		trips {
+			threshold: trip-point-0 {
+				temperature = <75000>; /* millicelsius */
+				hysteresis = <2000>; /* millicelsius */
+				type = "passive";
+			};
+			target: trip-point-1 {
+				temperature = <90000>; /* millicelsius */
+				hysteresis = <2000>; /* millicelsius */
+				type = "passive";
+			};
+			soc_crit: soc-crit {
+				temperature = <120000>; /* millicelsius */
+				hysteresis = <2000>; /* millicelsius */
+				type = "critical";
+			};
+		};
+	};
+};
+
+&pinctrl {
+	pinctrl-names = "default";
+	pinctrl-0 = <&adv_gpios>;
+	status = "okay";
+
+	pcfg_pull_up_18ma: pcfg-pull-up-18ma {
+		bias-pull-up;
+		drive-strength = <18>;
+	};
+
+	pcfg_pull_none_16ma: pcfg-pull-none-16ma {
+		bias-disable;
+		drive-strength = <16>;
+	};
+
+	pcfg_pull_none_26ma: pcfg-pull-none-26ma {
+		bias-disable;
+		drive-strength = <26>;
+	};
+
+	pmic {
+		pmic_int_l: pmic-int-l {
+			rockchip,pins =
+				<1 21 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+
+		pmic_pwr_key: pmic-pwr-key {
+			rockchip,pins =
+					<0 5 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+
+		vsel1_gpio: vsel1-gpio {
+			rockchip,pins =
+				<1 17 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+
+		vsel2_gpio: vsel2-gpio {
+			rockchip,pins =
+			<1 14 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+
+		clk32k_in: clk32k-in {
+			rockchip,pins =
+				<0 0 RK_FUNC_2 &pcfg_pull_down>;
+		};
+	};
+
+	isp {
+		cif_clkout: cif-clkout {
+		rockchip,pins =
+			/*cif_clkout*/
+			<3 15 RK_FUNC_3 &pcfg_pull_none>;
+		};
+	};
+
+	sdmmc {
+		sdio_pwr_en: sdio-pwr-en {
+			rockchip,pins =
+				<0 1 RK_FUNC_GPIO &pcfg_pull_up>; //GPIO0_A1
+		};
+
+		sdmmc_bus4: sdmmc-bus4 {
+			rockchip,pins =
+				<4 8 RK_FUNC_1 &pcfg_pull_up_18ma>,
+				<4 9 RK_FUNC_1 &pcfg_pull_up_18ma>,
+				<4 10 RK_FUNC_1 &pcfg_pull_up_18ma>,
+				<4 11 RK_FUNC_1 &pcfg_pull_up_18ma>;
+		};
+
+		sdmmc_clk: sdmmc-clk {
+			rockchip,pins =
+				<4 12 RK_FUNC_1 &pcfg_pull_up_18ma>;
+		};
+
+		sdmmc_cmd: sdmmc-cmd {
+			rockchip,pins =
+				<4 13 RK_FUNC_1 &pcfg_pull_up_18ma>;
+		};
+	};
+
+	sata {
+		sata_drv: sata-drv {
+			rockchip,pins =
+				<1 0 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	rgmii_phys {
+		rgmii_phy_reset: rgmii-phy-reset {
+			rockchip,pins = <3 16 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	};
+
+	usb {
+		usb4_en: usb4-en {
+			rockchip,pins =
+				<4 23 RK_FUNC_GPIO &pcfg_pull_up>; // GPIO4_C7 / USB4_EN_OC_1V8
+		};
+		usb5_en: usb5-en {
+			rockchip,pins =
+				<4 24 RK_FUNC_GPIO &pcfg_pull_up>; // GPIO4_D0 / USB5_EN_OC_1V8
+		};
+		otg_vbus_drv: otg-vbus-drv {
+			rockchip,pins =
+				<0 3 RK_FUNC_GPIO &pcfg_pull_none>; // GPIO0_A3 / USB0_EN_OC_1V8#
+		};
+	};
+
+	edp {
+		edp_hpd: edp-hpd {
+			rockchip,pins =
+				<4 28 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	edp-panel {
+		edp_vdd_pwr: edp-vdd-pwr {
+			rockchip,pins = <2 4 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+		edp_bkl_en: edp-bkl-en {
+			rockchip,pins = <2 6 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	};
+
+	dsi-phy {
+	#if 0
+		dsi_pwr_vdd_io_h: dsi-pwr-vdd-io-h {
+			rockchip,pins = <0 11 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	#endif
+		dsi_enable_h: dsi-enable-h {
+			rockchip,pins = <0 11 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+		dsi_reset_l: dsi-reset-l {
+			rockchip,pins = <1 24 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	#if 0
+		vcc1v2_en: vcc1v2-en {
+			rockchip,pins =	<1 4 RK_FUNC_GPIO &pcfg_pull_down>; // GPIO1_A4 / VCC_1V2_EN
+		};
+	#endif
+	};
+
+	lvds-panel {
+		lvds_vdd_pwr: lvds-vdd-pwr {
+			rockchip,pins = <2 5 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+		lvds_bkl_pwr_on: lvds-bkl-pwr-on {
+			rockchip,pins = <1 0 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+		lvds_bkl_pwm_en: lvds-bkl-pwm-en {
+			rockchip,pins = <4 30 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	};
+
+	vdp0 {
+		dp_det: dp-det {
+			rockchip,pins = <4 25 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	i2s0 {
+		i2s0_8ch_bus_1: i2s0-8ch-bus-1 {
+			rockchip,pins =
+				<3 24 RK_FUNC_1 &pcfg_pull_none>,
+				<3 25 RK_FUNC_1 &pcfg_pull_none>,
+				<3 26 RK_FUNC_1 &pcfg_pull_none>,
+				<3 27 RK_FUNC_1 &pcfg_pull_none>,
+				<3 31 RK_FUNC_1 &pcfg_pull_none>;
+		};
+	};
+
+	wireless-wlan {
+		wifi_wake_irq: wifi-wake-irq {
+			rockchip,pins =
+				<0 4 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	wireless-bluetooth {
+		uart0_gpios: uart0-gpios {
+			rockchip,pins =
+				<2 19 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	wdt {
+		wdt_en: wdt-en {
+			rockchip,pins = <0 6 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+
+		wdt_ping: wdt-ping {
+			rockchip,pins = <0 9 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	misc {
+		pcie_pwr_l: pcie-pwr-l {
+			rockchip,pins = <1 23  RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+
+		pcie_reset_l: pcie-reset-l {
+			rockchip,pins = <2 28 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+
+		system_rst_h: system-rst-h {
+			rockchip,pins = <1 6 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+
+		adv_gpios: adv-gpios {
+			rockchip,pins = <1 2   RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 3   RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 9   RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 10  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 13  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 18  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 20  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 22  RK_FUNC_GPIO &pcfg_pull_none>, 
+
+							<2  2  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<2  3  RK_FUNC_GPIO &pcfg_pull_none>,
+							<4 21  RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	gmac {
+		rgmii_16ma_pins: rgmii-16ma-pins {
+			rockchip,pins =
+				/* mac_txclk */
+				<3 17 RK_FUNC_1 &pcfg_pull_none_16ma>,
+				/* mac_rxclk */
+				<3 14 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_mdio */
+				<3 13 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_txen */
+				<3 12 RK_FUNC_1 &pcfg_pull_none_13ma>,
+				/* mac_clk */
+				<3 11 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_rxdv */
+				<3 9 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_mdc */
+				<3 8 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_rxd1 */
+				<3 7 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_rxd0 */
+				<3 6 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_txd1 */
+				<3 5 RK_FUNC_1 &pcfg_pull_none_13ma>,
+				/* mac_txd0 */
+				<3 4 RK_FUNC_1 &pcfg_pull_none_13ma>,
+				/* mac_rxd3 */
+				<3 3 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_rxd2 */
+				<3 2 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_txd3 */
+				<3 1 RK_FUNC_1 &pcfg_pull_none_13ma>,
+				/* mac_txd2 */
+				<3 0 RK_FUNC_1 &pcfg_pull_none_13ma>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-rom5781-a1.dts b/arch/arm64/boot/dts/rockchip/rk3399-rom5781-a1.dts
new file mode 100755
index 000000000..b1fb2b7d0
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3399-rom5781-a1.dts
@@ -0,0 +1,2036 @@
+/*
+ * Copyright (c) 2019 Fuzhou Rockchip Electronics Co., Ltd
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This file is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License as
+ *     published by the Free Software Foundation; either version 2 of the
+ *     License, or (at your option) any later version.
+ *
+ *     This file is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "dt-bindings/display/rk_fb.h"
+#include "dt-bindings/pwm/pwm.h"
+#include "rk3399.dtsi"
+#include "rk3399-opp.dtsi"
+
+#include "rk3399-linux.dtsi"
+#include <dt-bindings/input/input.h>
+
+//hdmi/dp dummy panel
+#include <dt-bindings/display/screen-timing/lcd-adv-dummy.dtsi>
+
+// edp panel
+#include <dt-bindings/display/screen-timing/lcd-edp-general.dtsi>
+
+// mipi-dsi to lvds panel
+#include <dt-bindings/display/screen-timing/lcd-g070vw01.dtsi>
+#include <dt-bindings/display/screen-timing/lcd-g150xgel05.dtsi>
+#include <dt-bindings/display/screen-timing/lcd-g215hvn01.dtsi>
+#include <dt-bindings/display/screen-timing/lcd-lvds-general.dtsi>
+
+/ {
+	model = "ROM-5781 AKS0000000000 V10000 A1";
+	compatible = "rockchip,rk3399-rom5781-a1", "rockchip,rk3399";
+
+	aliases {
+		edp = &edp;
+		hdmi = &hdmi;
+		dp = &cdn_dp;
+		vpd = &vpd0;
+		dsi = &dsi;
+		dsi1 = &dsi1;
+
+		edp_in_vopb = &edp_in_vopb;
+		edp_in_vopl = &edp_in_vopl;
+		edp_panel = &edp_panel;
+		hdmi_in_vopb = &hdmi_in_vopb;
+		hdmi_in_vopl = &hdmi_in_vopl;
+		dp_in_vopb = &dp_in_vopb;
+		dp_in_vopl = &dp_in_vopl;
+		dsi_in_vopb = &dsi_in_vopb;
+		dsi_in_vopl = &dsi_in_vopl;
+		dsi1_in_vopb = &dsi1_in_vopb;
+		dsi1_in_vopl = &dsi1_in_vopl;
+		//dsi_vcc = &vcc1v2_lvds;
+		//dsi_vcc_io = &dsi_vdd_io;
+		edp_backlight = &backlight0;
+		dsi_backlight = &backlight1;
+
+		edp_vcc = &edp_vcc;
+		edp_bkl_vdd = &edp_bkl_vdd;
+		lvds_pwr_vcc = &lvds_pwr_vcc;
+		lvds_bkl_vcc = &lvds_bkl_vcc;
+
+		edp_route = &route_edp;
+		dsi_route = &route_dsi;
+		hdmi_route = &route_hdmi;
+
+		hdmi_sound = &hdmi_sound;
+		hdmi_i2s = &i2s2;
+		dp_phy = &tcphy0;
+
+		debug_console = &fiq_debugger;
+		ethernet0 = &gmac;
+	};
+
+	fdt_dummy {
+		status = "disabled";
+		value = < 0 1 2 3 4 5 6 7 8 9
+				  0 1 2 3 4 5 6 7 8 9
+				  0 1 2 3 4 5 6 7 8 9
+				  0 1 2 3 4 5 6 7 8 9 >;
+	};
+
+	rk_key: rockchip-key {
+		compatible = "rockchip,key";
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pmic_pwr_key>;
+
+		power-key {
+			gpios = <&gpio0 5 GPIO_ACTIVE_LOW>;
+			linux,code = <116>;
+			label = "GPIO Power Key";
+			gpio-key,wakeup = <1>;
+			polling-release-time = <1000>;//unit:ms
+		};
+	};
+
+	misc-adv-gpio {
+		compatible = "misc-adv-gpio";
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&system_rst_h>;
+		system-reset-gpio = <&gpio1 6 GPIO_ACTIVE_HIGH>;
+		timing-interval = <10>;
+	};
+
+	// Backlight edp
+	backlight0: backlight0 {
+		status = "disabled";
+		compatible = "pwm-backlight";
+		enable-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
+		power-supply = <&edp_bkl_vdd>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&edp_bkl_en>;
+		pwms = <&pwm0 0 50000 0>;
+		brightness-levels = <
+			  0   1   2   3   4   5   6   7
+			  8   9  10  11  12  13  14  15
+			 16  17  18  19  20  21  22  23
+			 24  25  26  27  28  29  30  31
+			 32  33  34  35  36  37  38  39
+			 40  41  42  43  44  45  46  47
+			 48  49  50  51  52  53  54  55
+			 56  57  58  59  60  61  62  63
+			 64  65  66  67  68  69  70  71
+			 72  73  74  75  76  77  78  79
+			 80  81  82  83  84  85  86  87
+			 88  89  90  91  92  93  94  95
+			 96  97  98  99 100 101 102 103
+			104 105 106 107 108 109 110 111
+			112 113 114 115 116 117 118 119
+			120 121 122 123 124 125 126 127
+			128 129 130 131 132 133 134 135
+			136 137 138 139 140 141 142 143
+			144 145 146 147 148 149 150 151
+			152 153 154 155 156 157 158 159
+			160 161 162 163 164 165 166 167
+			168 169 170 171 172 173 174 175
+			176 177 178 179 180 181 182 183
+			184 185 186 187 188 189 190 191
+			192 193 194 195 196 197 198 199
+			200 201 202 203 204 205 206 207
+			208 209 210 211 212 213 214 215
+			216 217 218 219 220 221 222 223
+			224 225 226 227 228 229 230 231
+			232 233 234 235 236 237 238 239
+			240 241 242 243 244 245 246 247
+			248 249 250 251 252 253 254 255>;
+		default-brightness-level = <200>;
+	};
+
+	// Backlight dsi2lvds
+	backlight1: backlight1 {
+		status = "disabled";
+		compatible = "pwm-backlight";
+		/*power-supply = <&lvds_bkl_vcc>; //kernle*/
+		/*power-gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>; //uboot*/
+		enable-gpios = <&gpio4 30 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&lvds_bkl_pwm_en>;
+		pwms = <&pwm1 0 50000 0>;
+		brightness-levels = <
+			  0   1   2   3   4   5   6   7
+			  8   9  10  11  12  13  14  15
+			 16  17  18  19  20  21  22  23
+			 24  25  26  27  28  29  30  31
+			 32  33  34  35  36  37  38  39
+			 40  41  42  43  44  45  46  47
+			 48  49  50  51  52  53  54  55
+			 56  57  58  59  60  61  62  63
+			 64  65  66  67  68  69  70  71
+			 72  73  74  75  76  77  78  79
+			 80  81  82  83  84  85  86  87
+			 88  89  90  91  92  93  94  95
+			 96  97  98  99 100 101 102 103
+			104 105 106 107 108 109 110 111
+			112 113 114 115 116 117 118 119
+			120 121 122 123 124 125 126 127
+			128 129 130 131 132 133 134 135
+			136 137 138 139 140 141 142 143
+			144 145 146 147 148 149 150 151
+			152 153 154 155 156 157 158 159
+			160 161 162 163 164 165 166 167
+			168 169 170 171 172 173 174 175
+			176 177 178 179 180 181 182 183
+			184 185 186 187 188 189 190 191
+			192 193 194 195 196 197 198 199
+			200 201 202 203 204 205 206 207
+			208 209 210 211 212 213 214 215
+			216 217 218 219 220 221 222 223
+			224 225 226 227 228 229 230 231
+			232 233 234 235 236 237 238 239
+			240 241 242 243 244 245 246 247
+			248 249 250 251 252 253 254 255>;
+		default-brightness-level = <200>;
+	};
+
+	//edp vcc
+	edp_vcc: edp-vcc {
+		compatible = "regulator-fixed";
+		regulator-name = "edp_vcc";
+		pinctrl-names = "default";
+		pinctrl-0 = <&edp_vdd_pwr>;
+		gpio = <&gpio2 4 GPIO_ACTIVE_HIGH>;
+		startup-delay-us = <100000>;
+		enable-active-high;
+		//regulator-always-on;
+		regulator-boot-on;
+		//regulator-uboot-logo;
+		status = "disabled";
+	};
+
+	edp_bkl_vdd: edp-bkl-vdd {
+		compatible = "regulator-fixed";
+		regulator-name = "edp_bkl_vdd";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-uboot-logo;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		status = "disabled";
+	};
+
+	edp_panel: edp-panel {
+		status = "disabled";
+		compatible = "simple-panel";
+		backlight = <&backlight0>;
+		power-supply = <&edp_vcc>;
+		//power-gpios = <&gpio2 4 GPIO_ACTIVE_HIGH>;
+		enable-delay-ms = <50>;
+		prepare-delay-ms = <1>;
+		unprepare-delay-ms = <1>;
+		panel_type = <SCREEN_EDP>;
+
+		display-timings = <&disp_timings>;
+
+		ports {
+			panel_in_edp: endpoint {
+				remote-endpoint = <&edp_out_panel>;
+			};
+		};
+	};
+
+	//lvds vcc
+	lvds_pwr_vcc: lvds-pwr-vcc {
+		compatible = "regulator-fixed";
+		regulator-name = "lvds_pwr_vcc";
+		pinctrl-names = "default";
+		pinctrl-0 = <&lvds_vdd_pwr>;
+		gpio = <&gpio2 5 GPIO_ACTIVE_HIGH>;
+		//startup-delay-us = <20000>;
+		enable-active-high;
+		//regulator-always-on;
+		regulator-boot-on;
+		regulator-uboot-logo;
+		status = "disabled";
+	};
+
+	lvds_bkl_vcc: lvds-bkl-vcc {
+		compatible = "regulator-fixed";
+		regulator-name = "lvds_bkl_vcc";
+		pinctrl-names = "default";
+		pinctrl-0 = <&lvds_bkl_pwr_on>;
+		gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		//regulator-always-on;
+		regulator-boot-on;
+		regulator-uboot-logo;
+		status = "disabled";
+	};
+
+#if 0
+	dsi_vdd_io: dsi-vdd-io {
+		compatible = "regulator-fixed";
+		regulator-name = "dsi_vdd_io";
+		pinctrl-names = "default";
+		pinctrl-0 = <&dsi_pwr_vdd_io_h>;
+		gpio = <&gpio0 11 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-uboot-logo;
+		status = "disabled";
+	};
+#endif
+
+	vpd0: virtual-pd0 {
+		compatible = "linux,extcon-pd-virtual";
+		dp-det-gpios = <&gpio4 25 GPIO_ACTIVE_LOW>; //GPIO4_D1 - DP_HOTPLUG
+		pinctrl-names = "default";
+		pinctrl-0 = <&dp_det>;
+		/* 0: positive, 1: negative*/
+		vpd,init-flip = <0>;
+		/* 0: u2, 1: u3*/
+		vpd,init-ss = <0>;
+		/* 0: dfp, 1: ufp, 2: dp 3: dp/ufp */
+		vpd,init-mode = <2>;
+		status = "okay";
+	};
+
+	rt5640-sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,name = "rockchip,rt5640-codec";
+		simple-audio-card,mclk-fs = <256>;
+		status = "okay";
+
+		simple-audio-card,widgets =
+				"Microphone", "Microphone Jack",
+				"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+				"IN1P", "Microphone Jack",
+				"Microphone Jack", "MICBIAS1",
+				"Headphone Jack", "HPOL",
+				"Headphone Jack", "HPOR";
+
+		simple-audio-card,cpu {
+			sound-dai = <&i2s0>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&rt5640>;
+		};
+	};
+
+	rt5640-sound1 {
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,name = "rockchip,rt5640-codec";
+		simple-audio-card,mclk-fs = <256>;
+		status = "okay";
+
+		simple-audio-card,widgets =
+				"Microphone", "Microphone Jack",
+				"Headphone", "Headphone Jack";
+		simple-audio-card,routing =
+				"IN1P", "Microphone Jack",
+				"Microphone Jack", "MICBIAS1",
+				"Headphone Jack", "HPOL",
+				"Headphone Jack", "HPOR";
+
+		simple-audio-card,cpu {
+			sound-dai = <&i2s1>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&rt56401>;
+		};
+	};
+
+	hdmi_sound: hdmi-sound {
+		status = "okay";
+		compatible = "simple-audio-card";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,mclk-fs = <256>;
+		simple-audio-card,name = "rockchip,hdmi";
+
+		simple-audio-card,cpu {
+			sound-dai = <&i2s2>;
+		};
+		simple-audio-card,codec {
+			sound-dai = <&hdmi>;
+		};
+	};
+
+	dp_sound: dp-sound {
+		status = "okay";
+		compatible = "rockchip,cdndp-sound";
+		rockchip,cpu = <&spdif>;
+		rockchip,codec = <&cdn_dp 1>;
+	};
+
+	clkin_gmac: external-gmac-clock {
+		compatible = "fixed-clock";
+		clock-frequency = <125000000>;
+		clock-output-names = "clkin_gmac";
+		#clock-cells = <0>;
+	};
+
+	wireless-wlan {
+		compatible = "wlan-platdata";
+		pinctrl-names = "default";
+		pinctrl-0 = <&wifi_wake_irq>;
+		rockchip,grf = <&grf>;
+		wifi_chip_type = "";
+		sdio_vref = <1800>;
+		WIFI,host_wake_irq = <&gpio0 4 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	wireless-bluetooth {
+		compatible = "bluetooth-platdata";
+		clocks = <&rk808 1>;
+		clock-names = "ext_clock";
+		/* wifi-bt-power-toggle; */
+		/*uart_rts_gpios = <&gpio2 19 GPIO_ACTIVE_LOW>;*/
+		/*pinctrl-names = "default", "rts_gpio";*/
+		/*pinctrl-0 = <&uart0_rts>;*/
+		/*pinctrl-1 = <&uart0_gpios>;*/
+		/* BT,power_gpio  = <&gpio3 19 GPIO_ACTIVE_HIGH>; */
+		BT,reset_gpio    = <&pca953x 0 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	vcc3v3_sys: vcc3v3-sys {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+	};
+
+	vcc_otg_vbus: otg-vbus-regulator {
+		compatible = "regulator-fixed";
+		gpio = <&gpio0 3 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&otg_vbus_drv>;
+		regulator-name = "vcc_otg_vbus";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		enable-active-high;
+	};
+
+	vcc5v0_sys: vcc5v0-sys {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc5v0_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+	};
+
+	vcc_sd: vcc-sd {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = <&gpio0 1 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&sdio_pwr_en>;
+		regulator-name = "vcc_sd";
+		regulator-min-microvolt = <3000000>;
+		regulator-max-microvolt = <3000000>;
+		regulator-boot-on;
+	};
+
+	vcc_phy: vcc-phy-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc_phy";
+		regulator-always-on;
+		regulator-boot-on;
+	};
+
+	vdd_log: vdd-log {
+		compatible = "regulator-fixed";
+		//pwms = <&pwm2 0 25000 1>;
+		regulator-name = "vdd_log";
+		regulator-min-microvolt = <940000>;
+		regulator-max-microvolt = <940000>;
+		regulator-always-on;
+		regulator-boot-on;
+
+		/* for rockchip boot on */
+		//rockchip,pwm_id= <2>;
+		//rockchip,pwm_voltage = <900000>;
+
+		vin-supply = <&vcc5v0_sys>;
+		status = "okay";
+	};
+
+#if 0
+	vcc1v2_lvds: vcc1v2-lvds-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc1v2_lvds";
+		enable-active-high;
+		regulator-always-on;
+		regulator-boot-on;
+		gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&vcc1v2_en>;
+		status = "disabled";
+	};
+#endif
+
+	vcc1v8_sata: vcc1v8-sata-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		regulator-always-on;
+		regulator-boot-on;
+		gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>; //GPIO1_A0 - SATA_ACT_1V8#
+		pinctrl-names = "default";
+		pinctrl-0 = <&sata_drv>;
+		regulator-name = "vcc1v8_sata";
+	};
+};
+
+&vopb {
+	assigned-clocks = <&cru DCLK_VOP0_DIV>;
+	assigned-clock-parents = <&cru PLL_VPLL>;
+	status = "okay";
+};
+
+&vopb_mmu {
+	status = "okay";
+};
+
+&vopl {
+	assigned-clocks = <&cru DCLK_VOP1_DIV>;
+	assigned-clock-parents = <&cru PLL_CPLL>;
+	status = "okay";
+};
+
+&vopl_mmu {
+	status = "okay";
+};
+
+&display_subsystem {
+	status = "okay";
+};
+
+&disp_timings {
+	native-mode = <&lvds_g070vw01>;
+//	native-mode = <&lvds_g070vw01>;
+//	native-mode = <&lvds_g150xgel05>;
+//	native-mode = <&lvds_g215hvn01>;
+
+	use-dts-screen = <0>;
+	prmry-screen = <&hdmi_default>;
+	extend-screen = <&lvds_g070vw01>;
+};
+
+// edp
+&edp_panel {
+	status = "disabled";
+};
+
+&edp {
+	status = "disabled";
+	force-hpd;
+	//hpd-gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
+
+	ports {
+		port@1 {
+			reg = <1>;
+
+			edp_out_panel: endpoint {
+				remote-endpoint = <&panel_in_edp>;
+			};
+		};
+	};
+};
+
+&edp_in_vopb {
+	status = "disabled";
+};
+
+&edp_in_vopl {
+	status = "disabled";
+};
+
+&route_edp{
+	status = "disabled";
+	connect = <&vopl_out_edp>;
+};
+
+&route_dsi{
+	status = "disabled";
+	connect = <&vopl_out_dsi>;
+};
+
+&route_hdmi {
+	status = "disabled";
+};
+
+// hdmi
+&hdmi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	#sound-dai-cells = <0>;
+	status = "okay";
+};
+
+&hdmi_in_vopb {
+	status = "okay";
+};
+
+&hdmi_in_vopl {
+	status = "disabled";
+};
+
+// dp
+&cdn_dp {
+	status = "okay";
+	extcon = <&vpd0>;
+	//phys = <&tcphy0_dp>;
+	dp_vop_sel = <1>;
+};
+
+&dp_in_vopb {
+	status = "disabled";
+};
+
+&dp_in_vopl {
+	status = "okay";
+};
+
+// dsi
+&dsi {
+	pinctrl-names = "default";
+	//pinctrl-0 = <&dsi_enable_h &dsi_reset_l>;
+	//power-supply = <&vcc1v2_lvds>;
+	//power-io-supply = <&dsi_vdd_io>;
+	//power-gpios =<&gpio1 4 GPIO_ACTIVE_HIGH>;
+	//power-io-gpios = <&gpio0 11 GPIO_ACTIVE_HIGH>;
+	//enable-gpios = <&gpio0 2 GPIO_ACTIVE_HIGH>;
+	//reset-gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
+	status = "disabled";
+
+	panel@0 {
+		compatible = "simple-panel-dsi";
+		reg = <0>;
+		/*backlight = <&backlight1>;*/
+		power-supply = <&lvds_pwr_vcc>;
+		power-gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
+
+		dsi,flags = <(MIPI_DSI_MODE_VIDEO | MIPI_DSI_MODE_VIDEO_BURST |
+			      MIPI_DSI_MODE_LPM | MIPI_DSI_MODE_EOT_PACKET)>;
+		dsi,format = <MIPI_DSI_FMT_RGB888>;
+		dsi,lanes = <4>;
+		enable-delay-ms = <250>;
+		disable-delay-ms = <330>;
+		unprepare-delay-ms = <16>;
+
+		panel_type = <SCREEN_LVDS>;
+		display-timings = <&disp_timings>;
+	};
+};
+
+&dsi_in_vopb {
+	status = "disabled";
+};
+
+&dsi_in_vopl {
+	status = "disabled";
+};
+
+&gmac {
+	phy-supply = <&vcc_phy>;
+	phy-mode = "rgmii";
+	clock_in_out = "input";
+	snps,reset-gpio = <&gpio3 16 GPIO_ACTIVE_LOW>;
+	snps,reset-active-low;
+	snps,reset-delays-us = <10 20000 75000>;
+	assigned-clocks = <&cru SCLK_RMII_SRC>;
+	assigned-clock-parents = <&clkin_gmac>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&rgmii_16ma_pins &rgmii_phy_reset>;
+	enable_phy_delay = <0>;
+	tx_delay = <0>;
+	rx_delay = <0>;
+	mac_delay = <	//phyid     tx    rx    100M   1000M
+					//RTL8211F
+					0x001cc916 0x2c 0x1e 0x00   0x00
+					//YT8521
+					0x0000011a 0x22 0x1d 0x2b4f 0x057f
+				>;
+	status = "okay";
+};
+
+&spdif {
+	status = "okay";
+	/delete-property/ pinctrl-names;
+	/delete-property/ pinctrl-0;
+};
+
+&i2c0 {
+	status = "okay";
+	i2c-scl-rising-time-ns = <345>;
+	i2c-scl-falling-time-ns = <11>;
+	clock-frequency = <400000>;
+
+	vdd_cpu_b: syr827@40 {
+		compatible = "silergy,syr827";
+		reg = <0x40>;
+		vin-supply = <&vcc5v0_sys>;
+		regulator-compatible = "fan53555-reg";
+		regulator-name = "vdd_cpu_b";
+		pinctrl-names = "default";
+		pinctrl-0 = <&vsel1_gpio>;
+		vsel-gpios = <&gpio1 17 GPIO_ACTIVE_HIGH>;
+		regulator-min-microvolt = <712500>;
+		regulator-max-microvolt = <1500000>;
+		regulator-ramp-delay = <1000>;
+		fcs,suspend-voltage-selector = <1>;
+		regulator-always-on;
+		regulator-boot-on;
+		//regulator-initial-state = <3>;
+			regulator-state-mem {
+			regulator-off-in-suspend;
+		};
+	};
+
+	vdd_gpu: syr828@41 {
+		compatible = "silergy,syr828";
+		reg = <0x41>;
+		vin-supply = <&vcc5v0_sys>;
+		regulator-compatible = "fan53555-reg";
+		regulator-name = "vdd_gpu";
+		pinctrl-names = "default";
+		pinctrl-0 = <&vsel2_gpio>;
+		vsel-gpios = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+		regulator-min-microvolt = <712500>;
+		regulator-max-microvolt = <1500000>;
+		regulator-ramp-delay = <1000>;
+		fcs,suspend-voltage-selector = <1>;
+		regulator-always-on;
+		regulator-boot-on;
+		//regulator-initial-state = <3>;
+		regulator-initial-mode = <1>; /* 1:force PWM 2:auto */
+			regulator-state-mem {
+			regulator-off-in-suspend;
+		};
+	};
+
+	rk808: pmic@1b {
+		compatible = "rockchip,rk808";
+		reg = <0x1b>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pmic_int_l &clk32k_in>;
+		rockchip,system-power-controller;
+		wakeup-source;
+		#clock-cells = <1>;
+		clock-output-names = "rk808-clkout1", "rk808-clkout2";
+		bulk-ilmax = <0xff 0x50>;
+
+		vcc1-supply = <&vcc5v0_sys>;
+		vcc2-supply = <&vcc5v0_sys>;
+		vcc3-supply = <&vcc5v0_sys>;
+		vcc4-supply = <&vcc5v0_sys>;
+		vcc6-supply = <&vcc5v0_sys>;
+		vcc7-supply = <&vcc5v0_sys>;
+		vcc8-supply = <&vcc3v3_sys>;
+		vcc9-supply = <&vcc5v0_sys>;
+		vcc10-supply = <&vcc5v0_sys>;
+		vcc11-supply = <&vcc5v0_sys>;
+		vcc12-supply = <&vcc3v3_sys>;
+		vddio-supply = <&vcc_1v8>;
+
+		regulators {
+			vdd_center: DCDC_REG1 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <750000>;
+				regulator-max-microvolt = <1350000>;
+				regulator-ramp-delay = <6001>;
+				regulator-name = "vdd_center";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdd_cpu_l: DCDC_REG2 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <750000>;
+				regulator-max-microvolt = <1350000>;
+				regulator-ramp-delay = <6001>;
+				regulator-name = "vdd_cpu_l";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_ddr: DCDC_REG3 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-name = "vcc_ddr";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+				};
+			};
+
+			vcc_1v8: DCDC_REG4 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-name = "vcc_1v8";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vcc1v8_dvp: LDO_REG1 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-name = "vcc1v8_dvp";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vcca1v8_hdmi: LDO_REG2 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-name = "vcca1v8_hdmi";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vcc1v8_pmu: LDO_REG3 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-name = "vcc1v8_pmu";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1800000>;
+				};
+			};
+
+			vccio_sd: LDO_REG4 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-name = "vccio_sd";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <3000000>;
+				};
+			};
+
+			vcca3v3: LDO_REG5 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <3300000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-name = "vcca3v3";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_1v5: LDO_REG6 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <1500000>;
+				regulator-max-microvolt = <1500000>;
+				regulator-name = "vcc_1v5";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <1500000>;
+				};
+			};
+
+			vcca0v9_hdmi: LDO_REG7 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <900000>;
+				regulator-name = "vcca0v9_hdmi";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <900000>;
+				};
+			};
+
+			vcc_3v0: LDO_REG8 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = <3000000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-name = "vcc_3v0";
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = <3000000>;
+				};
+			};
+
+			vcc3v3_s3: SWITCH_REG1 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-name = "vcc3v3_s3";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc3v3_s0: SWITCH_REG2 {
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-name = "vcc3v3_s0";
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+		};
+	};
+};
+
+&i2c1 {
+	status = "okay";
+	i2c-scl-rising-time-ns = <300>;
+	i2c-scl-falling-time-ns = <15>;
+
+	i2c1_vm149c: vm149c@0c {
+		compatible = "silicon touch,vm149c";
+		status = "okay";
+		reg = <0x0c>;
+		rockchip,camera-module-index = <0>;
+		rockchip,camera-module-facing = "back";
+	};
+
+	ov8858: ov8858@36 {
+		compatible = "ovti,ov8858";
+		status = "okay";
+		reg = <0x36>;
+		clocks = <&cru SCLK_CIF_OUT>;
+		clock-names = "xvclk";
+
+		reset-gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
+		pwdn-gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
+		pinctrl-names = "rockchip,camera_default";
+		pinctrl-0 = <&cif_clkout &cam0_default_pins>;
+		rockchip,camera-module-index = <0>;
+		rockchip,camera-module-facing = "back";
+		rockchip,camera-module-name = "CameraKing";
+		rockchip,camera-module-lens-name = "Largan-9569A2";
+
+		lens-focus = <&i2c1_vm149c>;
+
+		port {
+			ucam_out0: endpoint {
+				remote-endpoint = <&mipi_in_ucam0>;
+				data-lanes = <1 2>;
+			};
+		};
+	};
+};
+
+&i2c2 {
+	status = "okay";
+
+	rtc_bl5372: bl5372@32 {
+		compatible = "rs5c372a";
+		reg = <0x32>;
+	};
+
+	adv-wdt-i2c@29 {
+		compatible = "adv-wdt-i2c";
+		pinctrl-names = "default";
+		pinctrl-0 = <&wdt_en &wdt_ping>;
+		reg = <0x29>;
+		wdt-ping = <&gpio0 9 GPIO_ACTIVE_HIGH>;
+		wdt-en = <&gpio0 6 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&i2c7 {
+	status = "okay";
+	clock-frequency = <400000>;
+	pca9545: mux@73 {
+		compatible = "pca9545";
+		reg = <0x73>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		i2c@0{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0>;
+
+			battery: bq40z50@0b {
+				compatible = "ti,bq40z50";
+				reg = <0x0b>;
+				pinctrl-names = "default";
+				pinctrl-0 = <&battery_pins>;
+			};
+
+			rt56401: rt56401@1c {
+				#sound-dai-cells = <0>;
+				compatible = "realtek,rt5640";
+				reg = <0x1c>;
+				clocks = <&cru SCLK_I2S_8CH_OUT>;
+				clock-names = "mclk";
+				//pinctrl-names = "default";
+				//pinctrl-0 = <&i2s_8ch_mclk>;
+				realtek,in1-differential;
+				status = "okay";
+			};
+		};
+
+		i2c@1{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <1>;
+
+			vm149c: vm149c@0c {
+				compatible = "silicon touch,vm149c";
+				status = "okay";
+				reg = <0x0c>;
+				rockchip,camera-module-index = <0>;
+				rockchip,camera-module-facing = "back";
+			};
+
+			ov8858_multi: ov8858@36 {
+				compatible = "ovti,ov8858";
+				status = "okay";
+				reg = <0x36>;
+				clocks = <&cru SCLK_CIF_OUT>;
+				clock-names = "xvclk";
+
+				reset-gpios = <&gpio1 10 GPIO_ACTIVE_HIGH>;
+				pwdn-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
+				pinctrl-names = "rockchip,camera_default";
+				pinctrl-0 = <&cif_clkout &cam0_default_pins>;
+				rockchip,camera-module-index = <0>;
+				rockchip,camera-module-facing = "back";
+				rockchip,camera-module-name = "CameraKing";
+				rockchip,camera-module-lens-name = "Largan-9569A2";
+
+				lens-focus = <&vm149c>;
+
+				port {
+					ucam_out1: endpoint {
+						remote-endpoint = <&mipi_in_ucam1>;
+						data-lanes = <1 2 3 4>;
+					};
+				};
+			};
+
+		};
+
+		i2c@2 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <2>;
+			pca953x: pca953x@70 {
+				compatible = "pca9538";
+				reg = <0x70>;
+				pinctrl-names = "default";
+				/*pinctrl-0 = <&tx28_pca9554_pins>;*/
+				/*interrupt-parent = <&gpio3>;*/
+				/*interrupts = <28 0>;*/
+				gpio-controller;
+				#gpio-cells = <2>;
+				/*interrupt-controller;*/
+				/*#interrupt-cells = <2>;*/
+			};
+
+			rt5640: rt5640@1c {
+				#sound-dai-cells = <0>;
+				compatible = "realtek,rt5640";
+				reg = <0x1c>;
+				clocks = <&cru SCLK_I2S_8CH_OUT>;
+				clock-names = "mclk";
+				pinctrl-names = "default";
+				pinctrl-0 = <&i2s_8ch_mclk>;
+				realtek,in1-differential;
+			};
+		};
+	};
+};
+
+&i2c4 {
+	status = "okay";
+	i2c-scl-rising-time-ns = <475>;
+	i2c-scl-falling-time-ns = <26>;
+	
+	LT9211:LT9211@2d {
+		compatible = "LT9211";
+		reg = <0x2d>;
+		status = "okay";
+		backlight = <&backlight1>;
+		reset_gpio = <&gpio1 24 GPIO_ACTIVE_HIGH>;
+		enable_gpio =<&gpio0 11 GPIO_ACTIVE_HIGH>;
+		
+		pinctrl-names = "default";
+		pinctrl-0 = <&dsi_enable_h &dsi_reset_l>;
+	};
+};
+
+&watchdog {
+    status = "disabled";
+};
+
+&i2s0 {
+	status = "okay";
+	pinctrl-0 = <&i2s0_8ch_bus_1>;
+	rockchip,i2s-broken-burst-len;
+	rockchip,playback-channels = <8>;
+	rockchip,capture-channels = <8>;
+	#sound-dai-cells = <0>;
+};
+
+&i2s1 {
+	#sound-dai-cells = <0>;
+	rockchip,i2s-broken-burst-len;
+	rockchip,playback-channels = <8>;
+	rockchip,capture-channels = <8>;
+	status = "okay";
+};
+
+&i2s2 {
+	#sound-dai-cells = <0>;
+	dmas = <&dmac_bus 4>;
+	dma-names = "tx";
+	status = "okay";
+};
+
+&uart0 {
+	dmas = <&dmac_peri 0>, <&dmac_peri 1>;
+	dma-names = "tx", "rx";
+	status = "okay";
+};
+
+&fiq_debugger {
+	rockchip,baudrate = <115200>;  /* Only 115200 and 1500000 */
+	status = "okay";
+};
+
+&uart2 {
+	status = "disabled";
+};
+
+&uart4 {
+	dmas = <&dmac_peri 8>, <&dmac_peri 9>;
+	dma-names = "tx", "rx";
+	status = "okay";
+};
+
+&cpu_l0 {
+	cpu-supply = <&vdd_cpu_l>;
+};
+
+&cpu_l1 {
+	cpu-supply = <&vdd_cpu_l>;
+};
+
+&cpu_l2 {
+	cpu-supply = <&vdd_cpu_l>;
+};
+
+&cpu_l3 {
+	cpu-supply = <&vdd_cpu_l>;
+};
+
+&cpu_b0 {
+	cpu-supply = <&vdd_cpu_b>;
+};
+
+&cpu_b1 {
+	cpu-supply = <&vdd_cpu_b>;
+};
+
+&emmc_phy {
+	status = "okay";
+};
+
+&gpu {
+	status = "okay";
+	mali-supply = <&vdd_gpu>;
+};
+
+&io_domains {
+	status = "okay";
+	bt656-supply = <&vcc_1v8>;			/* bt656_gpio2ab_ms */
+	audio-supply = <&vcc1v8_dvp>;		/* audio_gpio3d4a_ms */
+	sdmmc-supply = <&vccio_sd>;			/* sdmmc_gpio4b_ms */
+	gpio1830-supply = <&vcc_1v8>;		/* gpio1833_gpio4cd_ms */
+};
+
+&pmu_io_domains {
+	status = "okay";
+	pmu1830-supply = <&vcc_1v8>;
+};
+
+&pcie_phy {
+	status = "okay";
+};
+
+&pcie0 {
+	ep-gpios = <&gpio2 28 GPIO_ACTIVE_HIGH>;
+	num-lanes = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pcie_clkreqn &pcie_reset_l>;
+	status = "okay";
+};
+
+&pwm0 {
+	status = "okay";
+};
+
+&pwm1 {
+	status = "okay";
+};
+
+&pwm2 {
+	status = "okay";
+};
+
+&sdhci {
+	bus-width = <8>;
+	mmc-hs400-1_8v;
+	supports-emmc;
+	non-removable;
+	keep-power-in-suspend;
+	mmc-hs400-enhanced-strobe;
+	status = "okay";
+};
+
+&sdmmc {
+	clock-frequency = <150000000>;
+	clock-freq-min-max = <100000 150000000>;
+	supports-sd;
+	bus-width = <4>;
+	cap-mmc-highspeed;
+	cap-sd-highspeed;
+	disable-wp;
+	num-slots = <1>;
+	//sd-uhs-sdr104;
+	vmmc-supply = <&vcc_sd>;
+	vqmmc-supply = <&vccio_sd>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd &sdmmc_bus4>;
+	status = "okay";
+};
+
+&spi2 {
+	status = "okay";
+	max-freq = <48000000>;
+
+	m25p80@0 {
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <24000000>;
+		reg = <0>;
+		//spi-cpol;
+		//spi-cpha;
+	};
+};
+
+&spi5 {
+	status = "okay";
+	max-freq = <48000000>;
+	/delete-property/ dmas;
+	/delete-property/ dma-names;
+
+	m25p80@0 {
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <24000000>;
+		reg = <0>;
+		//spi-cpol;
+		//spi-cpha;
+	};
+
+};
+
+&saradc {
+	status = "disabled";
+};
+
+//DP
+&tcphy0 {
+	extcon = <&vpd0>;
+	status = "okay";
+};
+
+//USB_HUB
+&tcphy1 {
+	status = "okay";
+};
+
+&u2phy0 {
+	status = "okay";
+	rockchip,u2phy-tuning;
+
+	u2phy0_otg: otg-port {
+		vbus-supply = <&vcc_otg_vbus>;
+		status = "okay";
+	};
+
+	u2phy0_host: host-port {
+		status = "okay";
+	};
+};
+
+&u2phy1 {
+	status = "okay";
+
+	u2phy1_host: host-port {
+		status = "okay";
+	};
+};
+
+&usbdrd3_0 {
+	extcon = <&u2phy0>;
+	status = "okay";
+};
+
+&usbdrd3_1 {
+	status = "okay";
+};
+
+&usbdrd_dwc3_0 {
+	dr_mode = "otg";
+	maximum-speed = "high-speed";
+	status = "okay";
+};
+
+&usbdrd_dwc3_1 {
+	status = "okay";
+	dr_mode = "host";
+};
+
+&usb_host0_ehci {
+	status = "okay";
+};
+
+&usb_host0_ohci {
+	status = "okay";
+};
+
+&usb_host1_ehci {
+	status = "okay";
+};
+
+&usb_host1_ohci {
+	status = "okay";
+};
+
+&isp0_mmu {
+	status = "okay";
+};
+
+&isp1_mmu {
+	status = "okay";
+};
+
+&mipi_dphy_rx0 {
+	status = "okay";
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@0 {
+			reg = <0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			mipi_in_ucam0: endpoint@1 {
+				reg = <1>;
+				remote-endpoint = <&ucam_out0>;
+				data-lanes = <1 2>;
+			};
+		};
+
+		port@1 {
+			reg = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			dphy_rx0_out: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&isp0_mipi_in>;
+			};
+		};
+	};
+};
+
+&mipi_dphy_tx1rx1 {
+	status = "okay";
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		port@0 {
+			reg = <0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			mipi_in_ucam1: endpoint@1 {
+				reg = <1>;
+				remote-endpoint = <&ucam_out1>;
+				data-lanes = <1 2 3 4>;
+			};
+		};
+
+		port@1 {
+			reg = <1>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			dphy_tx1rx1_out: endpoint@0 {
+				reg = <0>;
+				remote-endpoint = <&isp1_mipi_in>;
+			};
+		};
+	};
+};
+
+&rkisp1_0 {
+	status = "okay";
+
+	port {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		isp0_mipi_in: endpoint@0 {
+			reg = <0>;
+			remote-endpoint = <&dphy_rx0_out>;
+		};
+	};
+};
+
+&rkisp1_1 {
+	status = "okay";
+
+	port {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		isp1_mipi_in: endpoint@0 {
+			reg = <0>;
+			remote-endpoint = <&dphy_tx1rx1_out>;
+		};
+	};
+};
+
+&rockchip_suspend {
+	status = "okay";
+	rockchip,sleep-debug-en = <1>;
+	rockchip,sleep-mode-config = <
+		(0
+		| RKPM_SLP_ARMPD
+		| RKPM_SLP_PERILPPD
+		| RKPM_SLP_DDR_RET
+		| RKPM_SLP_PLLPD
+		| RKPM_SLP_CENTER_PD
+		| RKPM_SLP_AP_PWROFF
+		)
+		>;
+	rockchip,wakeup-config = <
+		(0
+		| RKPM_GPIO_WKUP_EN
+		| RKPM_PWM_WKUP_EN
+		)
+		>;
+		rockchip,pwm-regulator-config = <
+		(0
+		| PWM2_REGULATOR_EN
+		)
+		>;
+	rockchip,power-ctrl =
+		<&gpio1 17 GPIO_ACTIVE_HIGH>,
+		<&gpio1 14 GPIO_ACTIVE_HIGH>;
+};
+
+&tsadc {
+	/* tshut mode 0:CRU 1:GPIO */
+	rockchip,hw-tshut-mode = <0>;
+	/* tshut polarity 0:LOW 1:HIGH */
+	rockchip,hw-tshut-polarity = <1>;
+	rockchip,hw-tshut-temp = <120000>;
+	status = "okay";
+};
+
+&dfi {
+	status = "okay";
+};
+
+&dmc {
+	status = "okay";
+	center-supply = <&vdd_center>;
+	system-status-freq = <
+		/*system status         freq(KHz)*/
+		SYS_STATUS_NORMAL       856000
+		SYS_STATUS_REBOOT       416000
+		SYS_STATUS_SUSPEND      416000
+		SYS_STATUS_VIDEO_1080P  416000
+		SYS_STATUS_VIDEO_4K     856000
+		SYS_STATUS_VIDEO_4K_10B 856000
+		SYS_STATUS_PERFORMANCE  856000
+		SYS_STATUS_BOOST        856000
+		SYS_STATUS_DUALVIEW     856000
+		SYS_STATUS_ISP          856000
+	>;
+	vop-bw-dmc-freq = <
+	/* min_bw(MB/s) max_bw(MB/s) freq(KHz) */
+		0       577      416000
+		578     99999    856000
+	>;
+	auto-min-freq = <416000>;
+	auto-freq-en = <0>;
+};
+
+&cluster0_opp {
+	opp-408000000 {
+		opp-microvolt = <840000 840000 1250000>;
+		opp-microvolt-L0 = <840000 840000 1250000>;
+		opp-microvolt-L1 = <840000 840000 1250000>;
+		opp-microvolt-L2 = <840000 840000 1250000>;
+		opp-microvolt-L3 = <840000 840000 1250000>;
+	};
+	opp-600000000 {
+		opp-microvolt = <840000 840000 1250000>;
+		opp-microvolt-L0 = <840000 840000 1250000>;
+		opp-microvolt-L1 = <840000 840000 1250000>;
+		opp-microvolt-L2 = <840000 840000 1250000>;
+		opp-microvolt-L3 = <840000 840000 1250000>;
+	};
+	opp-816000000 {
+		opp-microvolt = <850000 850000 1250000>;
+		opp-microvolt-L0 = <850000 850000 1250000>;
+		opp-microvolt-L1 = <850000 850000 1250000>;
+		opp-microvolt-L2 = <850000 850000 1250000>;
+		opp-microvolt-L3 = <850000 850000 1250000>;
+	};
+	opp-1008000000 {
+		opp-microvolt = <925000 925000 1250000>;
+		opp-microvolt-L0 = <925000 925000 1250000>;
+		opp-microvolt-L1 = <900000 900000 1250000>;
+		opp-microvolt-L2 = <875000 875000 1250000>;
+		opp-microvolt-L3 = <850000 850000 1250000>;
+	};
+	opp-1200000000 {
+		opp-microvolt = <1000000 1000000 1250000>;
+		opp-microvolt-L0 = <1000000 1000000 1250000>;
+		opp-microvolt-L1 = <975000 975000 1250000>;
+		opp-microvolt-L2 = <950000 950000 1250000>;
+		opp-microvolt-L3 = <925000 925000 1250000>;
+	};
+	opp-1416000000 {
+		opp-microvolt = <1125000 1125000 1250000>;
+		opp-microvolt-L0 = <1125000 1125000 1250000>;
+		opp-microvolt-L1 = <1100000 1100000 1250000>;
+		opp-microvolt-L2 = <1075000 1075000 1250000>;
+		opp-microvolt-L3 = <1050000 1050000 1250000>;
+	};
+};
+
+&cluster1_opp {
+	opp-408000000 {
+		opp-microvolt = <840000 840000 1250000>;
+		opp-microvolt-L0 = <840000 840000 1250000>;
+		opp-microvolt-L1 = <840000 840000 1250000>;
+		opp-microvolt-L2 = <840000 840000 1250000>;
+		opp-microvolt-L3 = <840000 840000 1250000>;
+		opp-microvolt-L4 = <840000 840000 1250000>;
+	};
+	opp-600000000 {
+		opp-microvolt = <840000 840000 1250000>;
+		opp-microvolt-L0 = <840000 840000 1250000>;
+		opp-microvolt-L1 = <840000 840000 1250000>;
+		opp-microvolt-L2 = <840000 840000 1250000>;
+		opp-microvolt-L3 = <840000 840000 1250000>;
+		opp-microvolt-L4 = <840000 840000 1250000>;
+	};
+	opp-816000000 {
+		opp-microvolt = <855000 855000 1250000>;
+		opp-microvolt-L0 = <855000 855000 1250000>;
+		opp-microvolt-L1 = <855000 855000 1250000>;
+		opp-microvolt-L2 = <855000 855000 1250000>;
+		opp-microvolt-L3 = <855000 855000 1250000>;
+		opp-microvolt-L4 = <855000 855000 1250000>;
+	};
+	opp-1008000000 {
+		opp-microvolt = <875000 875000 1250000>;
+		opp-microvolt-L0 = <875000 875000 1250000>;
+		opp-microvolt-L1 = <850000 850000 1250000>;
+		opp-microvolt-L2 = <850000 850000 1250000>;
+		opp-microvolt-L3 = <850000 850000 1250000>;
+		opp-microvolt-L4 = <850000 850000 1250000>;
+	};
+	opp-1200000000 {
+		opp-microvolt = <950000 950000 1250000>;
+		opp-microvolt-L0 = <950000 950000 1250000>;
+		opp-microvolt-L1 = <925000 925000 1250000>;
+		opp-microvolt-L2 = <900000 900000 1250000>;
+		opp-microvolt-L3 = <875000 875000 1250000>;
+		opp-microvolt-L4 = <875000 875000 1250000>;
+	};
+	opp-1416000000 {
+		opp-microvolt = <1025000 1025000 1250000>;
+		opp-microvolt-L0 = <1025000 1025000 1250000>;
+		opp-microvolt-L1 = <1000000 1000000 1250000>;
+		opp-microvolt-L2 = <1000000 1000000 1250000>;
+		opp-microvolt-L3 = <975000 975000 1250000>;
+		opp-microvolt-L4 = <975000 975000 1250000>;
+	};
+	opp-1608000000 {
+		opp-microvolt = <1100000 1100000 1250000>;
+		opp-microvolt-L0 = <1100000 1100000 1250000>;
+		opp-microvolt-L1 = <1075000 1075000 1250000>;
+		opp-microvolt-L2 = <1050000 1050000 1250000>;
+		opp-microvolt-L3 = <1025000 1025000 1250000>;
+		opp-microvolt-L4 = <1025000 1025000 1250000>;
+	};
+	opp-1800000000 {
+		opp-microvolt = <1200000 1200000 1250000>;
+		opp-microvolt-L0 = <1200000 1200000 1250000>;
+		opp-microvolt-L1 = <1175000 1175000 1250000>;
+		opp-microvolt-L2 = <1150000 1150000 1250000>;
+		opp-microvolt-L3 = <1125000 1125000 1250000>;
+		opp-microvolt-L4 = <1100000 1100000 1250000>;
+	};
+};
+
+&gpu_opp_table {
+	opp-200000000 {
+		opp-microvolt = <830000>;
+		opp-microvolt-L0 = <830000>;
+		opp-microvolt-L1 = <830000>;
+		opp-microvolt-L2 = <830000>;
+		opp-microvolt-L3 = <830000>;
+	};
+	opp-300000000 {
+		opp-microvolt = <830000>;
+		opp-microvolt-L0 = <830000>;
+		opp-microvolt-L1 = <830000>;
+		opp-microvolt-L2 = <830000>;
+		opp-microvolt-L3 = <830000>;
+	};
+	opp-400000000 {
+		opp-microvolt = <855000>;
+		opp-microvolt-L0 = <855000>;
+		opp-microvolt-L1 = <855000>;
+		opp-microvolt-L2 = <855000>;
+		opp-microvolt-L3 = <855000>;
+	};
+	opp-600000000 {
+		opp-microvolt = <955000>;
+		opp-microvolt-L0 = <955000>;
+		opp-microvolt-L1 = <955000>;
+		opp-microvolt-L2 = <900000>;
+		opp-microvolt-L3 = <900000>;
+	};
+	opp-800000000 {
+		opp-microvolt = <1100000>;
+		opp-microvolt-L0 = <1100000>;
+		opp-microvolt-L1 = <1075000>;
+		opp-microvolt-L2 = <1050000>;
+		opp-microvolt-L3 = <1025000>;
+	};
+};
+
+&dmc_opp_table {
+	compatible = "operating-points-v2";
+
+	opp-200000000 {
+		opp-hz = /bits/ 64 <200000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-300000000 {
+		opp-hz = /bits/ 64 <300000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-400000000 {
+		opp-hz = /bits/ 64 <400000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-416000000 {
+		opp-hz = /bits/ 64 <416000000>;
+		opp-microvolt = <900000>;
+	};
+	opp-528000000 {
+		opp-hz = /bits/ 64 <528000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-600000000 {
+		opp-hz = /bits/ 64 <600000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-800000000 {
+		opp-hz = /bits/ 64 <800000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-856000000 {
+		opp-hz = /bits/ 64 <856000000>;
+		opp-microvolt = <900000>;
+	};
+	opp-928000000 {
+		opp-hz = /bits/ 64 <928000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+	opp-1056000000 {
+		opp-hz = /bits/ 64 <1056000000>;
+		opp-microvolt = <900000>;
+		status = "disabled";
+	};
+};
+
+&thermal_zones{
+	soc_thermal: soc-thermal {
+		trips {
+			threshold: trip-point-0 {
+				temperature = <75000>; /* millicelsius */
+				hysteresis = <2000>; /* millicelsius */
+				type = "passive";
+			};
+			target: trip-point-1 {
+				temperature = <90000>; /* millicelsius */
+				hysteresis = <2000>; /* millicelsius */
+				type = "passive";
+			};
+			soc_crit: soc-crit {
+				temperature = <120000>; /* millicelsius */
+				hysteresis = <2000>; /* millicelsius */
+				type = "critical";
+			};
+		};
+	};
+};
+
+&pinctrl {
+	pinctrl-names = "default";
+	pinctrl-0 = <&adv_gpios>;
+	status = "okay";
+
+	pcfg_pull_up_18ma: pcfg-pull-up-18ma {
+		bias-pull-up;
+		drive-strength = <18>;
+	};
+
+	pcfg_pull_none_16ma: pcfg-pull-none-16ma {
+		bias-disable;
+		drive-strength = <16>;
+	};
+
+	pcfg_pull_none_26ma: pcfg-pull-none-26ma {
+		bias-disable;
+		drive-strength = <26>;
+	};
+
+	pmic {
+		pmic_int_l: pmic-int-l {
+			rockchip,pins =
+				<1 21 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+
+		pmic_pwr_key: pmic-pwr-key {
+			rockchip,pins =
+					<0 5 RK_FUNC_GPIO &pcfg_pull_up>;
+		};
+
+		vsel1_gpio: vsel1-gpio {
+			rockchip,pins =
+				<1 17 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+
+		vsel2_gpio: vsel2-gpio {
+			rockchip,pins =
+			<1 14 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+
+		clk32k_in: clk32k-in {
+			rockchip,pins =
+				<0 0 RK_FUNC_2 &pcfg_pull_down>;
+		};
+	};
+
+	isp {
+		cif_clkout: cif-clkout {
+		rockchip,pins =
+			/*cif_clkout*/
+			<3 15 RK_FUNC_3 &pcfg_pull_none>;
+		};
+	};
+
+	sdmmc {
+		sdio_pwr_en: sdio-pwr-en {
+			rockchip,pins =
+				<0 1 RK_FUNC_GPIO &pcfg_pull_up>; //GPIO0_A1
+		};
+
+		sdmmc_bus4: sdmmc-bus4 {
+			rockchip,pins =
+				<4 8 RK_FUNC_1 &pcfg_pull_up_18ma>,
+				<4 9 RK_FUNC_1 &pcfg_pull_up_18ma>,
+				<4 10 RK_FUNC_1 &pcfg_pull_up_18ma>,
+				<4 11 RK_FUNC_1 &pcfg_pull_up_18ma>;
+		};
+
+		sdmmc_clk: sdmmc-clk {
+			rockchip,pins =
+				<4 12 RK_FUNC_1 &pcfg_pull_up_18ma>;
+		};
+
+		sdmmc_cmd: sdmmc-cmd {
+			rockchip,pins =
+				<4 13 RK_FUNC_1 &pcfg_pull_up_18ma>;
+		};
+	};
+
+	sata {
+		sata_drv: sata-drv {
+			rockchip,pins =
+				<1 0 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	rgmii_phys {
+		rgmii_phy_reset: rgmii-phy-reset {
+			rockchip,pins = <3 16 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	};
+
+	usb {
+		usb4_en: usb4-en {
+			rockchip,pins =
+				<4 23 RK_FUNC_GPIO &pcfg_pull_up>; // GPIO4_C7 / USB4_EN_OC_1V8
+		};
+		usb5_en: usb5-en {
+			rockchip,pins =
+				<4 24 RK_FUNC_GPIO &pcfg_pull_up>; // GPIO4_D0 / USB5_EN_OC_1V8
+		};
+		otg_vbus_drv: otg-vbus-drv {
+			rockchip,pins =
+				<0 3 RK_FUNC_GPIO &pcfg_pull_none>; // GPIO0_A3 / USB0_EN_OC_1V8#
+		};
+	};
+
+	edp {
+		edp_hpd: edp-hpd {
+			rockchip,pins =
+				<4 28 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	edp-panel {
+		edp_vdd_pwr: edp-vdd-pwr {
+			rockchip,pins = <2 4 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+		edp_bkl_en: edp-bkl-en {
+			rockchip,pins = <2 6 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	};
+
+	dsi-phy {
+	#if 0
+		dsi_pwr_vdd_io_h: dsi-pwr-vdd-io-h {
+			rockchip,pins = <0 11 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	#endif
+		dsi_enable_h: dsi-enable-h {
+			rockchip,pins = <0 11 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+		dsi_reset_l: dsi-reset-l {
+			rockchip,pins = <1 24 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	#if 0
+		vcc1v2_en: vcc1v2-en {
+			rockchip,pins =	<1 4 RK_FUNC_GPIO &pcfg_pull_down>; // GPIO1_A4 / VCC_1V2_EN
+		};
+	#endif
+	};
+
+	lvds-panel {
+		lvds_vdd_pwr: lvds-vdd-pwr {
+			rockchip,pins = <2 5 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+		lvds_bkl_pwr_on: lvds-bkl-pwr-on {
+			rockchip,pins = <1 0 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+		lvds_bkl_pwm_en: lvds-bkl-pwm-en {
+			rockchip,pins = <4 30 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+	};
+
+	vdp0 {
+		dp_det: dp-det {
+			rockchip,pins = <4 25 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	i2s0 {
+		i2s0_8ch_bus_1: i2s0-8ch-bus-1 {
+			rockchip,pins =
+				<3 24 RK_FUNC_1 &pcfg_pull_none>,
+				<3 25 RK_FUNC_1 &pcfg_pull_none>,
+				<3 26 RK_FUNC_1 &pcfg_pull_none>,
+				<3 27 RK_FUNC_1 &pcfg_pull_none>,
+				<3 31 RK_FUNC_1 &pcfg_pull_none>;
+		};
+	};
+
+	wireless-wlan {
+		wifi_wake_irq: wifi-wake-irq {
+			rockchip,pins =
+				<0 4 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	wireless-bluetooth {
+		uart0_gpios: uart0-gpios {
+			rockchip,pins =
+				<2 19 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	wdt {
+		wdt_en: wdt-en {
+			rockchip,pins = <0 6 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+
+		wdt_ping: wdt-ping {
+			rockchip,pins = <0 9 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	misc {
+		pcie_reset_l: pcie-reset-l {
+			rockchip,pins = <2 28 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+
+		system_rst_h: system-rst-h {
+			rockchip,pins = <1 6 RK_FUNC_GPIO &pcfg_pull_down>;
+		};
+
+		adv_gpios: adv-gpios {
+			rockchip,pins = <1 2   RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 3   RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 9   RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 10  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 13  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 18  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 20  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 22  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<1 23  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<2  2  RK_FUNC_GPIO &pcfg_pull_none>, 
+							<2  3  RK_FUNC_GPIO &pcfg_pull_none>,
+							<4 21  RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	battery {
+		battery_pins: battery-pins {
+			rockchip,pins = 
+				/* SMB_ALERT_1V8 */
+				<4 26 RK_FUNC_1 &pcfg_pull_none>,
+				/* BATLOW */
+				//<3 14 RK_FUNC_1 &pcfg_pull_none>,
+				/* CHARGING */
+				<2 24 RK_FUNC_GPIO &pcfg_pull_none>,
+				/* CHARGER_PRSNT */
+				<2 25 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	gmac {
+		rgmii_16ma_pins: rgmii-16ma-pins {
+			rockchip,pins =
+				/* mac_txclk */
+				<3 17 RK_FUNC_1 &pcfg_pull_none_16ma>,
+				/* mac_rxclk */
+				<3 14 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_mdio */
+				<3 13 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_txen */
+				<3 12 RK_FUNC_1 &pcfg_pull_none_13ma>,
+				/* mac_clk */
+				<3 11 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_rxdv */
+				<3 9 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_mdc */
+				<3 8 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_rxd1 */
+				<3 7 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_rxd0 */
+				<3 6 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_txd1 */
+				<3 5 RK_FUNC_1 &pcfg_pull_none_13ma>,
+				/* mac_txd0 */
+				<3 4 RK_FUNC_1 &pcfg_pull_none_13ma>,
+				/* mac_rxd3 */
+				<3 3 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_rxd2 */
+				<3 2 RK_FUNC_1 &pcfg_pull_none>,
+				/* mac_txd3 */
+				<3 1 RK_FUNC_1 &pcfg_pull_none_13ma>,
+				/* mac_txd2 */
+				<3 0 RK_FUNC_1 &pcfg_pull_none_13ma>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-rsb3710-a2.dts b/arch/arm64/boot/dts/rockchip/rk3399-rsb3710-a2.dts
index 8d93e00c0..3efbc0b55 100755
--- a/arch/arm64/boot/dts/rockchip/rk3399-rsb3710-a2.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3399-rsb3710-a2.dts
@@ -615,8 +615,14 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&rgmii_16ma_pins &rgmii_phy_reset>;
 	enable_phy_delay = <0>;
-	tx_delay = <0x2e>;
-	rx_delay = <0x20>;
+	tx_delay = <0>;
+	rx_delay = <0>;
+	mac_delay = <   //phyid     tx    rx    100M   1000M
+					//RTL8211F
+					0x001cc916 0x2e 0x20 0x00   0x00
+					//YT8521
+					0x0000011a 0x24 0x21 0x2b4f 0x057f
+				>;
 	status = "okay";
 };
 
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-rsb4710-a2.dts b/arch/arm64/boot/dts/rockchip/rk3399-rsb4710-a2.dts
index 24ba2b2c7..100591b6c 100755
--- a/arch/arm64/boot/dts/rockchip/rk3399-rsb4710-a2.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3399-rsb4710-a2.dts
@@ -137,11 +137,12 @@
 		compatible = "misc-adv-gpio";
 		status = "okay";
 		pinctrl-names = "default";
-		pinctrl-0 = <&minipcie_pwr_h &minipcie_reset_l &m2_pwr_h &system_rst_h &adv_gpios>;
+		pinctrl-0 = <&minipcie_pwr_h &minipcie_reset_l &m2_pwr_h &wifi_enable_h &system_rst_h &adv_gpios>;
 		minipcie-pwr-gpio = <&gpio2 3 GPIO_ACTIVE_HIGH>;
 		minipcie-reset-gpio = <&gpio3 29 GPIO_ACTIVE_LOW>;
 		m2-pwr-gpio = <&gpio4 21 GPIO_ACTIVE_HIGH>;
 		//m2-reset-gpio = <&gpio2 28 GPIO_ACTIVE_LOW>;
+		wlan-enable-gpio = <&gpio0 11 GPIO_ACTIVE_HIGH>;
 		system-reset-gpio = <&gpio1 6 GPIO_ACTIVE_HIGH>;
 		timing-interval = <110>;
 	};
@@ -412,7 +413,7 @@
 		clocks = <&rk808 1>;
 		clock-names = "ext_clock";
 		pinctrl-names = "default";
-		pinctrl-0 = <&wifi_enable_h>;
+		pinctrl-0 = <&wifi_reset_h>;
 
 		/*
 		 * On the module itself this is one of these (depending
@@ -420,7 +421,7 @@
 		 * - SDIO_RESET_L_WL_REG_ON
 		 * - PDN (power down when low)
 		 */
-		reset-gpios = <&gpio0 11 GPIO_ACTIVE_LOW>;
+		reset-gpios = <&gpio0 10 GPIO_ACTIVE_LOW>;
 	};
 
 	wireless-wlan {
@@ -742,8 +743,14 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&rgmii_16ma_pins &rgmii_phy_reset>;
 	enable_phy_delay = <0>;
-	tx_delay = <0x2a>;
-	rx_delay = <0x1e>;
+	tx_delay = <0>;
+	rx_delay = <0>;
+	mac_delay = <   //phyid     tx    rx    100M   1000M
+					//RTL8211F
+					0x001cc916 0x2a 0x1e 0x00   0x00
+					//YT8521
+					0x0000011a 0x22 0x1d 0x2b4f 0x057f
+				>;
 	status = "okay";
 };
 
@@ -1793,6 +1800,9 @@
 	};
 
 	sdio-pwrseq {
+		wifi_reset_h: wifi-reset-h {
+			rockchip,pins = <0 10 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
 		wifi_enable_h: wifi-enable-h {
 			rockchip,pins = <0 11 RK_FUNC_GPIO &pcfg_pull_none>;
 		};
diff --git a/arch/arm64/configs/rk3399_adv_defconfig b/arch/arm64/configs/rk3399_adv_defconfig
index 813794d78..c99af9cdb 100644
--- a/arch/arm64/configs/rk3399_adv_defconfig
+++ b/arch/arm64/configs/rk3399_adv_defconfig
@@ -3291,7 +3291,7 @@ CONFIG_SND_SOC_I2C_AND_SPI=y
 # CONFIG_SND_SOC_CX20810 is not set
 # CONFIG_SND_SOC_DUMMY_CODEC is not set
 # CONFIG_SND_SOC_BT_SCO is not set
-# CONFIG_SND_SOC_ES8316 is not set
+CONFIG_SND_SOC_ES8316=y
 # CONFIG_SND_SOC_ES8323 is not set
 CONFIG_SND_SOC_HDMI_CODEC=y
 # CONFIG_SND_SOC_ES8328 is not set
@@ -3873,7 +3873,7 @@ CONFIG_RTC_INTF_DEV=y
 # CONFIG_RTC_DRV_MAX6900 is not set
 # CONFIG_RTC_DRV_RK808 is not set
 # CONFIG_RTC_DRV_RK_TIMER is not set
-# CONFIG_RTC_DRV_RS5C372 is not set
+CONFIG_RTC_DRV_RS5C372=y
 # CONFIG_RTC_DRV_ISL1208 is not set
 # CONFIG_RTC_DRV_ISL12022 is not set
 # CONFIG_RTC_DRV_ISL12057 is not set
diff --git a/arch/arm64/configs/rk3399_adv_gy_defconfig b/arch/arm64/configs/rk3399_adv_gy_defconfig
deleted file mode 100644
index dc980f5d5..000000000
--- a/arch/arm64/configs/rk3399_adv_gy_defconfig
+++ /dev/null
@@ -1,5132 +0,0 @@
-#
-# Automatically generated file; DO NOT EDIT.
-# Linux/arm64 4.4.194 Kernel Configuration
-#
-CONFIG_ARM64=y
-CONFIG_64BIT=y
-CONFIG_ARCH_PHYS_ADDR_T_64BIT=y
-CONFIG_MMU=y
-CONFIG_ARCH_MMAP_RND_BITS_MIN=18
-CONFIG_ARCH_MMAP_RND_BITS_MAX=24
-CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MIN=11
-CONFIG_ARCH_MMAP_RND_COMPAT_BITS_MAX=16
-CONFIG_ARM64_PAGE_SHIFT=12
-CONFIG_ARM64_CONT_SHIFT=4
-CONFIG_STACKTRACE_SUPPORT=y
-CONFIG_ILLEGAL_POINTER_VALUE=0xdead000000000000
-CONFIG_LOCKDEP_SUPPORT=y
-CONFIG_TRACE_IRQFLAGS_SUPPORT=y
-CONFIG_RWSEM_XCHGADD_ALGORITHM=y
-CONFIG_GENERIC_BUG=y
-CONFIG_GENERIC_BUG_RELATIVE_POINTERS=y
-CONFIG_GENERIC_HWEIGHT=y
-CONFIG_GENERIC_CSUM=y
-CONFIG_GENERIC_CALIBRATE_DELAY=y
-CONFIG_ZONE_DMA=y
-CONFIG_HAVE_GENERIC_RCU_GUP=y
-CONFIG_ARCH_DMA_ADDR_T_64BIT=y
-CONFIG_NEED_DMA_MAP_STATE=y
-CONFIG_NEED_SG_DMA_LENGTH=y
-CONFIG_SMP=y
-CONFIG_SWIOTLB=y
-CONFIG_IOMMU_HELPER=y
-CONFIG_KERNEL_MODE_NEON=y
-CONFIG_FIX_EARLYCON_MEM=y
-CONFIG_PGTABLE_LEVELS=3
-CONFIG_DEFCONFIG_LIST="/lib/modules/$UNAME_RELEASE/.config"
-CONFIG_IRQ_WORK=y
-CONFIG_BUILDTIME_EXTABLE_SORT=y
-CONFIG_THREAD_INFO_IN_TASK=y
-
-#
-# General setup
-#
-CONFIG_INIT_ENV_ARG_LIMIT=32
-CONFIG_CROSS_COMPILE=""
-# CONFIG_COMPILE_TEST is not set
-CONFIG_LOCALVERSION=""
-CONFIG_LOCALVERSION_AUTO=y
-CONFIG_DEFAULT_HOSTNAME="localhost"
-CONFIG_SWAP=y
-CONFIG_SYSVIPC=y
-CONFIG_SYSVIPC_SYSCTL=y
-CONFIG_POSIX_MQUEUE=y
-CONFIG_POSIX_MQUEUE_SYSCTL=y
-CONFIG_CROSS_MEMORY_ATTACH=y
-CONFIG_FHANDLE=y
-CONFIG_USELIB=y
-# CONFIG_AUDIT is not set
-CONFIG_HAVE_ARCH_AUDITSYSCALL=y
-
-#
-# IRQ subsystem
-#
-CONFIG_GENERIC_IRQ_PROBE=y
-CONFIG_GENERIC_IRQ_SHOW=y
-CONFIG_GENERIC_IRQ_SHOW_LEVEL=y
-CONFIG_GENERIC_IRQ_MIGRATION=y
-CONFIG_HARDIRQS_SW_RESEND=y
-CONFIG_GENERIC_IRQ_CHIP=y
-CONFIG_IRQ_DOMAIN=y
-CONFIG_IRQ_DOMAIN_HIERARCHY=y
-CONFIG_GENERIC_MSI_IRQ=y
-CONFIG_GENERIC_MSI_IRQ_DOMAIN=y
-CONFIG_HANDLE_DOMAIN_IRQ=y
-# CONFIG_IRQ_DOMAIN_DEBUG is not set
-CONFIG_IRQ_FORCED_THREADING=y
-CONFIG_SPARSE_IRQ=y
-CONFIG_GENERIC_TIME_VSYSCALL=y
-CONFIG_GENERIC_CLOCKEVENTS=y
-CONFIG_ARCH_HAS_TICK_BROADCAST=y
-CONFIG_GENERIC_CLOCKEVENTS_BROADCAST=y
-
-#
-# Timers subsystem
-#
-CONFIG_TICK_ONESHOT=y
-CONFIG_NO_HZ_COMMON=y
-# CONFIG_HZ_PERIODIC is not set
-CONFIG_NO_HZ_IDLE=y
-# CONFIG_NO_HZ_FULL is not set
-CONFIG_NO_HZ=y
-CONFIG_HIGH_RES_TIMERS=y
-
-#
-# CPU/Task time and stats accounting
-#
-CONFIG_TICK_CPU_ACCOUNTING=y
-# CONFIG_VIRT_CPU_ACCOUNTING_GEN is not set
-# CONFIG_IRQ_TIME_ACCOUNTING is not set
-# CONFIG_SCHED_WALT is not set
-# CONFIG_BSD_PROCESS_ACCT is not set
-# CONFIG_TASKSTATS is not set
-
-#
-# RCU Subsystem
-#
-CONFIG_TREE_RCU=y
-# CONFIG_RCU_EXPERT is not set
-CONFIG_SRCU=y
-# CONFIG_TASKS_RCU is not set
-CONFIG_RCU_STALL_COMMON=y
-# CONFIG_TREE_RCU_TRACE is not set
-# CONFIG_RCU_EXPEDITE_BOOT is not set
-# CONFIG_BUILD_BIN2C is not set
-# CONFIG_IKCONFIG is not set
-CONFIG_LOG_BUF_SHIFT=18
-CONFIG_LOG_CPU_MAX_BUF_SHIFT=12
-CONFIG_GENERIC_SCHED_CLOCK=y
-CONFIG_CGROUPS=y
-# CONFIG_CGROUP_DEBUG is not set
-CONFIG_CGROUP_FREEZER=y
-CONFIG_CGROUP_PIDS=y
-CONFIG_CGROUP_DEVICE=y
-CONFIG_CPUSETS=y
-CONFIG_PROC_PID_CPUSET=y
-CONFIG_CGROUP_CPUACCT=y
-CONFIG_PAGE_COUNTER=y
-CONFIG_MEMCG=y
-CONFIG_MEMCG_SWAP=y
-CONFIG_MEMCG_SWAP_ENABLED=y
-# CONFIG_MEMCG_KMEM is not set
-CONFIG_CGROUP_PERF=y
-CONFIG_CGROUP_SCHED=y
-CONFIG_FAIR_GROUP_SCHED=y
-CONFIG_CFS_BANDWIDTH=y
-# CONFIG_RT_GROUP_SCHED is not set
-CONFIG_BLK_CGROUP=y
-# CONFIG_DEBUG_BLK_CGROUP is not set
-CONFIG_CGROUP_WRITEBACK=y
-# CONFIG_CHECKPOINT_RESTORE is not set
-CONFIG_NAMESPACES=y
-CONFIG_UTS_NS=y
-CONFIG_IPC_NS=y
-CONFIG_USER_NS=y
-CONFIG_PID_NS=y
-CONFIG_NET_NS=y
-# CONFIG_SCHED_AUTOGROUP is not set
-# CONFIG_SCHED_TUNE is not set
-CONFIG_DEFAULT_USE_ENERGY_AWARE=y
-# CONFIG_SYSFS_DEPRECATED is not set
-CONFIG_RELAY=y
-CONFIG_BLK_DEV_INITRD=y
-CONFIG_INITRAMFS_SOURCE=""
-CONFIG_RD_GZIP=y
-CONFIG_RD_BZIP2=y
-CONFIG_RD_LZMA=y
-CONFIG_RD_XZ=y
-CONFIG_RD_LZO=y
-CONFIG_RD_LZ4=y
-# CONFIG_INITRD_ASYNC is not set
-# CONFIG_CC_OPTIMIZE_FOR_PERFORMANCE is not set
-CONFIG_CC_OPTIMIZE_FOR_SIZE=y
-CONFIG_SYSCTL=y
-CONFIG_ANON_INODES=y
-CONFIG_HAVE_UID16=y
-CONFIG_SYSCTL_EXCEPTION_TRACE=y
-CONFIG_BPF=y
-CONFIG_EXPERT=y
-CONFIG_UID16=y
-CONFIG_MULTIUSER=y
-# CONFIG_SGETMASK_SYSCALL is not set
-CONFIG_SYSFS_SYSCALL=y
-# CONFIG_SYSCTL_SYSCALL is not set
-CONFIG_KALLSYMS=y
-# CONFIG_KALLSYMS_ALL is not set
-CONFIG_PRINTK=y
-CONFIG_BUG=y
-CONFIG_ELF_CORE=y
-CONFIG_BASE_FULL=y
-CONFIG_FUTEX=y
-CONFIG_EPOLL=y
-CONFIG_SIGNALFD=y
-CONFIG_TIMERFD=y
-CONFIG_EVENTFD=y
-# CONFIG_BPF_SYSCALL is not set
-CONFIG_SHMEM=y
-CONFIG_AIO=y
-CONFIG_ADVISE_SYSCALLS=y
-# CONFIG_USERFAULTFD is not set
-CONFIG_PCI_QUIRKS=y
-CONFIG_MEMBARRIER=y
-CONFIG_EMBEDDED=y
-CONFIG_HAVE_PERF_EVENTS=y
-CONFIG_PERF_USE_VMALLOC=y
-
-#
-# Kernel Performance Events And Counters
-#
-CONFIG_PERF_EVENTS=y
-# CONFIG_DEBUG_PERF_USE_VMALLOC is not set
-CONFIG_VM_EVENT_COUNTERS=y
-CONFIG_SLUB_SYSFS=y
-CONFIG_SLUB_DEBUG=y
-# CONFIG_COMPAT_BRK is not set
-# CONFIG_SLAB is not set
-CONFIG_SLUB=y
-# CONFIG_SLOB is not set
-CONFIG_SLUB_CPU_PARTIAL=y
-# CONFIG_SYSTEM_DATA_VERIFICATION is not set
-CONFIG_PROFILING=y
-CONFIG_TRACEPOINTS=y
-# CONFIG_KPROBES is not set
-# CONFIG_JUMP_LABEL is not set
-# CONFIG_UPROBES is not set
-# CONFIG_HAVE_64BIT_ALIGNED_ACCESS is not set
-CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS=y
-CONFIG_HAVE_KPROBES=y
-CONFIG_HAVE_KRETPROBES=y
-CONFIG_HAVE_ARCH_TRACEHOOK=y
-CONFIG_HAVE_DMA_ATTRS=y
-CONFIG_HAVE_DMA_CONTIGUOUS=y
-CONFIG_GENERIC_SMP_IDLE_THREAD=y
-CONFIG_GENERIC_IDLE_POLL_SETUP=y
-CONFIG_HAVE_REGS_AND_STACK_ACCESS_API=y
-CONFIG_HAVE_CLK=y
-CONFIG_HAVE_DMA_API_DEBUG=y
-CONFIG_HAVE_HW_BREAKPOINT=y
-CONFIG_HAVE_PERF_REGS=y
-CONFIG_HAVE_PERF_USER_STACK_DUMP=y
-CONFIG_HAVE_ARCH_JUMP_LABEL=y
-CONFIG_HAVE_RCU_TABLE_FREE=y
-CONFIG_HAVE_ALIGNED_STRUCT_PAGE=y
-CONFIG_HAVE_CMPXCHG_LOCAL=y
-CONFIG_HAVE_CMPXCHG_DOUBLE=y
-CONFIG_ARCH_WANT_COMPAT_IPC_PARSE_VERSION=y
-CONFIG_HAVE_ARCH_SECCOMP_FILTER=y
-CONFIG_SECCOMP_FILTER=y
-CONFIG_HAVE_CC_STACKPROTECTOR=y
-# CONFIG_CC_STACKPROTECTOR is not set
-CONFIG_CC_STACKPROTECTOR_NONE=y
-# CONFIG_CC_STACKPROTECTOR_REGULAR is not set
-# CONFIG_CC_STACKPROTECTOR_STRONG is not set
-CONFIG_HAVE_CONTEXT_TRACKING=y
-CONFIG_HAVE_VIRT_CPU_ACCOUNTING_GEN=y
-CONFIG_HAVE_IRQ_TIME_ACCOUNTING=y
-CONFIG_HAVE_ARCH_TRANSPARENT_HUGEPAGE=y
-CONFIG_HAVE_ARCH_HUGE_VMAP=y
-CONFIG_MODULES_USE_ELF_RELA=y
-CONFIG_ARCH_HAS_ELF_RANDOMIZE=y
-CONFIG_HAVE_ARCH_MMAP_RND_BITS=y
-CONFIG_ARCH_MMAP_RND_BITS=18
-CONFIG_HAVE_ARCH_MMAP_RND_COMPAT_BITS=y
-CONFIG_ARCH_MMAP_RND_COMPAT_BITS=11
-CONFIG_CLONE_BACKWARDS=y
-CONFIG_OLD_SIGSUSPEND3=y
-CONFIG_COMPAT_OLD_SIGACTION=y
-
-#
-# GCOV-based kernel profiling
-#
-# CONFIG_GCOV_KERNEL is not set
-CONFIG_ARCH_HAS_GCOV_PROFILE_ALL=y
-CONFIG_HAVE_GENERIC_DMA_COHERENT=y
-CONFIG_SLABINFO=y
-CONFIG_RT_MUTEXES=y
-CONFIG_BASE_SMALL=0
-CONFIG_MODULES=y
-CONFIG_MODULE_FORCE_LOAD=y
-CONFIG_MODULE_UNLOAD=y
-CONFIG_MODULE_FORCE_UNLOAD=y
-# CONFIG_MODVERSIONS is not set
-# CONFIG_MODULE_SRCVERSION_ALL is not set
-# CONFIG_MODULE_SIG is not set
-# CONFIG_MODULE_COMPRESS is not set
-CONFIG_MODULES_TREE_LOOKUP=y
-CONFIG_BLOCK=y
-CONFIG_BLK_DEV_BSG=y
-# CONFIG_BLK_DEV_BSGLIB is not set
-# CONFIG_BLK_DEV_INTEGRITY is not set
-CONFIG_BLK_DEV_THROTTLING=y
-# CONFIG_BLK_CMDLINE_PARSER is not set
-
-#
-# Partition Types
-#
-CONFIG_PARTITION_ADVANCED=y
-# CONFIG_ACORN_PARTITION is not set
-# CONFIG_AIX_PARTITION is not set
-# CONFIG_OSF_PARTITION is not set
-# CONFIG_AMIGA_PARTITION is not set
-# CONFIG_ATARI_PARTITION is not set
-# CONFIG_MAC_PARTITION is not set
-CONFIG_MSDOS_PARTITION=y
-# CONFIG_BSD_DISKLABEL is not set
-# CONFIG_MINIX_SUBPARTITION is not set
-# CONFIG_SOLARIS_X86_PARTITION is not set
-# CONFIG_UNIXWARE_DISKLABEL is not set
-# CONFIG_LDM_PARTITION is not set
-# CONFIG_SGI_PARTITION is not set
-# CONFIG_ULTRIX_PARTITION is not set
-# CONFIG_SUN_PARTITION is not set
-# CONFIG_KARMA_PARTITION is not set
-CONFIG_EFI_PARTITION=y
-# CONFIG_SYSV68_PARTITION is not set
-CONFIG_RK_PARTITION=y
-# CONFIG_CMDLINE_PARTITION is not set
-CONFIG_BLOCK_COMPAT=y
-
-#
-# IO Schedulers
-#
-CONFIG_IOSCHED_NOOP=y
-CONFIG_IOSCHED_DEADLINE=y
-CONFIG_IOSCHED_CFQ=y
-CONFIG_CFQ_GROUP_IOSCHED=y
-# CONFIG_DEFAULT_DEADLINE is not set
-CONFIG_DEFAULT_CFQ=y
-# CONFIG_DEFAULT_NOOP is not set
-CONFIG_DEFAULT_IOSCHED="cfq"
-CONFIG_ASN1=y
-CONFIG_UNINLINE_SPIN_UNLOCK=y
-CONFIG_ARCH_SUPPORTS_ATOMIC_RMW=y
-CONFIG_MUTEX_SPIN_ON_OWNER=y
-CONFIG_RWSEM_SPIN_ON_OWNER=y
-CONFIG_LOCK_SPIN_ON_OWNER=y
-CONFIG_FREEZER=y
-
-#
-# Platform selection
-#
-# CONFIG_ARCH_BCM_IPROC is not set
-# CONFIG_ARCH_BERLIN is not set
-# CONFIG_ARCH_EXYNOS7 is not set
-# CONFIG_ARCH_LAYERSCAPE is not set
-# CONFIG_ARCH_HISI is not set
-# CONFIG_ARCH_MEDIATEK is not set
-# CONFIG_ARCH_QCOM is not set
-CONFIG_ARCH_ROCKCHIP=y
-CONFIG_ARCH_ADVANTECH=y
-# CONFIG_ARCH_ADVANTECH_CHUANDA is not set
-# CONFIG_ARCH_SEATTLE is not set
-# CONFIG_ARCH_STRATIX10 is not set
-# CONFIG_ARCH_TEGRA is not set
-# CONFIG_ARCH_SPRD is not set
-# CONFIG_ARCH_THUNDER is not set
-# CONFIG_ARCH_VEXPRESS is not set
-# CONFIG_ARCH_XGENE is not set
-# CONFIG_ARCH_ZYNQMP is not set
-
-#
-# Bus support
-#
-CONFIG_PCI=y
-CONFIG_PCI_DOMAINS=y
-CONFIG_PCI_DOMAINS_GENERIC=y
-CONFIG_PCI_SYSCALL=y
-CONFIG_PCI_BUS_ADDR_T_64BIT=y
-CONFIG_PCI_MSI=y
-CONFIG_PCI_MSI_IRQ_DOMAIN=y
-# CONFIG_PCI_DEBUG is not set
-# CONFIG_PCI_REALLOC_ENABLE_AUTO is not set
-# CONFIG_PCI_STUB is not set
-# CONFIG_PCI_IOV is not set
-# CONFIG_PCI_PRI is not set
-# CONFIG_PCI_PASID is not set
-
-#
-# PCI host controller drivers
-#
-# CONFIG_PCIE_DW_ROCKCHIP is not set
-CONFIG_ROCKCHIP_PCIE_DMA_OBJ=y
-# CONFIG_PCI_HOST_GENERIC is not set
-# CONFIG_PCIE_IPROC is not set
-# CONFIG_PCI_HISI is not set
-CONFIG_PCIE_ROCKCHIP=y
-CONFIG_PCIEPORTBUS=y
-CONFIG_PCIEAER=y
-# CONFIG_PCIE_ECRC is not set
-# CONFIG_PCIEAER_INJECT is not set
-CONFIG_PCIEASPM=y
-# CONFIG_PCIEASPM_DEBUG is not set
-# CONFIG_PCIEASPM_DEFAULT is not set
-CONFIG_PCIEASPM_POWERSAVE=y
-# CONFIG_PCIEASPM_PERFORMANCE is not set
-CONFIG_PCIE_PME=y
-# CONFIG_HOTPLUG_PCI is not set
-
-#
-# Kernel Features
-#
-
-#
-# ARM errata workarounds via the alternatives framework
-#
-# CONFIG_ARM64_ERRATUM_826319 is not set
-# CONFIG_ARM64_ERRATUM_827319 is not set
-# CONFIG_ARM64_ERRATUM_824069 is not set
-# CONFIG_ARM64_ERRATUM_819472 is not set
-# CONFIG_ARM64_ERRATUM_832075 is not set
-CONFIG_ARM64_ERRATUM_845719=y
-CONFIG_ARM64_ERRATUM_843419=y
-# CONFIG_ARM64_ERRATUM_1024718 is not set
-# CONFIG_CAVIUM_ERRATUM_22375 is not set
-# CONFIG_CAVIUM_ERRATUM_23154 is not set
-CONFIG_CAVIUM_ERRATUM_27456=y
-CONFIG_ARM64_4K_PAGES=y
-# CONFIG_ARM64_16K_PAGES is not set
-# CONFIG_ARM64_64K_PAGES is not set
-CONFIG_ARM64_VA_BITS_39=y
-# CONFIG_ARM64_VA_BITS_48 is not set
-CONFIG_ARM64_VA_BITS=39
-# CONFIG_CPU_BIG_ENDIAN is not set
-CONFIG_SCHED_MC=y
-# CONFIG_SCHED_SMT is not set
-CONFIG_NR_CPUS=8
-CONFIG_HOTPLUG_CPU=y
-# CONFIG_PREEMPT_NONE is not set
-CONFIG_PREEMPT_VOLUNTARY=y
-# CONFIG_PREEMPT is not set
-# CONFIG_HZ_100 is not set
-# CONFIG_HZ_250 is not set
-# CONFIG_HZ_300 is not set
-CONFIG_HZ_1000=y
-CONFIG_HZ=1000
-CONFIG_SCHED_HRTICK=y
-CONFIG_ARCH_SUPPORTS_DEBUG_PAGEALLOC=y
-CONFIG_ARCH_HAS_HOLES_MEMORYMODEL=y
-CONFIG_ARCH_SPARSEMEM_ENABLE=y
-CONFIG_ARCH_SPARSEMEM_DEFAULT=y
-CONFIG_ARCH_SELECT_MEMORY_MODEL=y
-CONFIG_HAVE_ARCH_PFN_VALID=y
-CONFIG_HW_PERF_EVENTS=y
-CONFIG_SYS_SUPPORTS_HUGETLBFS=y
-CONFIG_ARCH_WANT_HUGE_PMD_SHARE=y
-CONFIG_ARCH_HAS_CACHE_LINE_SIZE=y
-CONFIG_SELECT_MEMORY_MODEL=y
-CONFIG_SPARSEMEM_MANUAL=y
-CONFIG_SPARSEMEM=y
-CONFIG_HAVE_MEMORY_PRESENT=y
-CONFIG_SPARSEMEM_EXTREME=y
-CONFIG_SPARSEMEM_VMEMMAP_ENABLE=y
-CONFIG_SPARSEMEM_VMEMMAP=y
-CONFIG_HAVE_MEMBLOCK=y
-CONFIG_NO_BOOTMEM=y
-# CONFIG_HAVE_BOOTMEM_INFO_NODE is not set
-CONFIG_SPLIT_PTLOCK_CPUS=4
-# CONFIG_COMPACTION is not set
-CONFIG_PHYS_ADDR_T_64BIT=y
-CONFIG_ZONE_DMA_FLAG=1
-CONFIG_BOUNCE=y
-# CONFIG_KSM is not set
-CONFIG_DEFAULT_MMAP_MIN_ADDR=32768
-# CONFIG_TRANSPARENT_HUGEPAGE is not set
-# CONFIG_CLEANCACHE is not set
-# CONFIG_FRONTSWAP is not set
-# CONFIG_CMA is not set
-# CONFIG_ZPOOL is not set
-# CONFIG_ZBUD is not set
-CONFIG_ZSMALLOC=y
-# CONFIG_PGTABLE_MAPPING is not set
-# CONFIG_ZSMALLOC_STAT is not set
-CONFIG_GENERIC_EARLY_IOREMAP=y
-# CONFIG_IDLE_PAGE_TRACKING is not set
-CONFIG_FRAME_VECTOR=y
-CONFIG_SECCOMP=y
-# CONFIG_KEXEC is not set
-# CONFIG_CRASH_DUMP is not set
-# CONFIG_XEN is not set
-CONFIG_FORCE_MAX_ZONEORDER=11
-CONFIG_UNMAP_KERNEL_AT_EL0=y
-CONFIG_ARMV8_DEPRECATED=y
-CONFIG_SWP_EMULATION=y
-CONFIG_CP15_BARRIER_EMULATION=y
-CONFIG_SETEND_EMULATION=y
-# CONFIG_ARM64_SW_TTBR0_PAN is not set
-
-#
-# ARMv8.1 architectural features
-#
-CONFIG_ARM64_HW_AFDBM=y
-CONFIG_ARM64_PAN=y
-# CONFIG_ARM64_LSE_ATOMICS is not set
-CONFIG_ARM64_UAO=y
-CONFIG_ARM64_MODULE_CMODEL_LARGE=y
-# CONFIG_RANDOMIZE_BASE is not set
-
-#
-# Boot options
-#
-CONFIG_CMDLINE=""
-# CONFIG_EFI is not set
-# CONFIG_BUILD_ARM64_APPENDED_DTB_IMAGE is not set
-
-#
-# Userspace binary formats
-#
-CONFIG_BINFMT_ELF=y
-CONFIG_COMPAT_BINFMT_ELF=y
-CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS=y
-CONFIG_BINFMT_SCRIPT=y
-# CONFIG_HAVE_AOUT is not set
-# CONFIG_BINFMT_MISC is not set
-CONFIG_COREDUMP=y
-CONFIG_COMPAT=y
-CONFIG_SYSVIPC_COMPAT=y
-CONFIG_KEYS_COMPAT=y
-
-#
-# Power management options
-#
-CONFIG_SUSPEND=y
-CONFIG_SUSPEND_FREEZER=y
-# CONFIG_SUSPEND_SKIP_SYNC is not set
-CONFIG_HAS_WAKELOCK=y
-CONFIG_WAKELOCK=y
-# CONFIG_HIBERNATION is not set
-CONFIG_PM_SLEEP=y
-CONFIG_PM_SLEEP_SMP=y
-# CONFIG_PM_AUTOSLEEP is not set
-# CONFIG_PM_WAKELOCKS is not set
-CONFIG_PM=y
-CONFIG_PM_DEBUG=y
-CONFIG_PM_ADVANCED_DEBUG=y
-# CONFIG_PM_TEST_SUSPEND is not set
-CONFIG_PM_SLEEP_DEBUG=y
-# CONFIG_DPM_WATCHDOG is not set
-CONFIG_PM_OPP=y
-CONFIG_PM_CLK=y
-CONFIG_PM_GENERIC_DOMAINS=y
-CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
-CONFIG_PM_GENERIC_DOMAINS_SLEEP=y
-CONFIG_PM_GENERIC_DOMAINS_OF=y
-CONFIG_CPU_PM=y
-CONFIG_ARCH_HIBERNATION_POSSIBLE=y
-CONFIG_ARCH_SUSPEND_POSSIBLE=y
-
-#
-# CPU Power Management
-#
-
-#
-# CPU Idle
-#
-CONFIG_CPU_IDLE=y
-CONFIG_CPU_IDLE_GOV_LADDER=y
-CONFIG_CPU_IDLE_GOV_MENU=y
-CONFIG_DT_IDLE_STATES=y
-
-#
-# ARM CPU Idle Drivers
-#
-CONFIG_ARM_CPUIDLE=y
-# CONFIG_ARCH_NEEDS_CPU_IDLE_COUPLED is not set
-
-#
-# CPU Frequency scaling
-#
-CONFIG_CPU_FREQ=y
-CONFIG_CPU_FREQ_GOV_COMMON=y
-CONFIG_CPU_FREQ_STAT=y
-# CONFIG_CPU_FREQ_STAT_DETAILS is not set
-CONFIG_CPU_FREQ_TIMES=y
-# CONFIG_CPU_FREQ_DEFAULT_GOV_PERFORMANCE is not set
-# CONFIG_CPU_FREQ_DEFAULT_GOV_POWERSAVE is not set
-# CONFIG_CPU_FREQ_DEFAULT_GOV_USERSPACE is not set
-# CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND is not set
-# CONFIG_CPU_FREQ_DEFAULT_GOV_CONSERVATIVE is not set
-CONFIG_CPU_FREQ_DEFAULT_GOV_INTERACTIVE=y
-# CONFIG_CPU_FREQ_DEFAULT_GOV_SCHEDUTIL is not set
-CONFIG_CPU_FREQ_GOV_PERFORMANCE=y
-CONFIG_CPU_FREQ_GOV_POWERSAVE=y
-CONFIG_CPU_FREQ_GOV_USERSPACE=y
-CONFIG_CPU_FREQ_GOV_ONDEMAND=y
-CONFIG_CPU_FREQ_GOV_INTERACTIVE=y
-CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
-# CONFIG_CPU_FREQ_GOV_SCHEDUTIL is not set
-
-#
-# CPU frequency scaling drivers
-#
-CONFIG_CPUFREQ_DT=y
-# CONFIG_ARM_BIG_LITTLE_CPUFREQ is not set
-# CONFIG_ARM_KIRKWOOD_CPUFREQ is not set
-CONFIG_ARM_ROCKCHIP_CPUFREQ=y
-CONFIG_NET=y
-CONFIG_COMPAT_NETLINK_MESSAGES=y
-CONFIG_NET_INGRESS=y
-
-#
-# Networking options
-#
-CONFIG_PACKET=y
-# CONFIG_PACKET_DIAG is not set
-CONFIG_UNIX=y
-# CONFIG_UNIX_DIAG is not set
-CONFIG_XFRM=y
-CONFIG_XFRM_ALGO=y
-CONFIG_XFRM_USER=y
-# CONFIG_XFRM_SUB_POLICY is not set
-# CONFIG_XFRM_MIGRATE is not set
-# CONFIG_XFRM_STATISTICS is not set
-CONFIG_NET_KEY=y
-# CONFIG_NET_KEY_MIGRATE is not set
-CONFIG_INET=y
-CONFIG_IP_MULTICAST=y
-CONFIG_IP_ADVANCED_ROUTER=y
-# CONFIG_IP_FIB_TRIE_STATS is not set
-# CONFIG_IP_MULTIPLE_TABLES is not set
-# CONFIG_IP_ROUTE_MULTIPATH is not set
-# CONFIG_IP_ROUTE_VERBOSE is not set
-# CONFIG_IP_PNP is not set
-# CONFIG_NET_IPIP is not set
-# CONFIG_NET_IPGRE_DEMUX is not set
-# CONFIG_NET_IP_TUNNEL is not set
-CONFIG_IP_MROUTE=y
-# CONFIG_IP_MROUTE_MULTIPLE_TABLES is not set
-# CONFIG_IP_PIMSM_V1 is not set
-# CONFIG_IP_PIMSM_V2 is not set
-CONFIG_SYN_COOKIES=y
-# CONFIG_NET_UDP_TUNNEL is not set
-# CONFIG_NET_FOU is not set
-# CONFIG_INET_AH is not set
-# CONFIG_INET_ESP is not set
-# CONFIG_INET_IPCOMP is not set
-# CONFIG_INET_XFRM_TUNNEL is not set
-# CONFIG_INET_TUNNEL is not set
-# CONFIG_INET_XFRM_MODE_TRANSPORT is not set
-# CONFIG_INET_XFRM_MODE_TUNNEL is not set
-# CONFIG_INET_XFRM_MODE_BEET is not set
-# CONFIG_INET_LRO is not set
-# CONFIG_INET_DIAG is not set
-# CONFIG_TCP_CONG_ADVANCED is not set
-CONFIG_TCP_CONG_CUBIC=y
-CONFIG_DEFAULT_TCP_CONG="cubic"
-# CONFIG_TCP_MD5SIG is not set
-CONFIG_IPV6=y
-# CONFIG_IPV6_ROUTER_PREF is not set
-# CONFIG_IPV6_OPTIMISTIC_DAD is not set
-# CONFIG_INET6_AH is not set
-# CONFIG_INET6_ESP is not set
-# CONFIG_INET6_IPCOMP is not set
-# CONFIG_IPV6_MIP6 is not set
-# CONFIG_IPV6_ILA is not set
-# CONFIG_INET6_XFRM_TUNNEL is not set
-# CONFIG_INET6_TUNNEL is not set
-# CONFIG_INET6_XFRM_MODE_TRANSPORT is not set
-# CONFIG_INET6_XFRM_MODE_TUNNEL is not set
-# CONFIG_INET6_XFRM_MODE_BEET is not set
-# CONFIG_INET6_XFRM_MODE_ROUTEOPTIMIZATION is not set
-# CONFIG_IPV6_SIT is not set
-# CONFIG_IPV6_TUNNEL is not set
-# CONFIG_IPV6_GRE is not set
-# CONFIG_IPV6_MULTIPLE_TABLES is not set
-# CONFIG_IPV6_MROUTE is not set
-# CONFIG_ANDROID_PARANOID_NETWORK is not set
-# CONFIG_NETWORK_SECMARK is not set
-CONFIG_NET_PTP_CLASSIFY=y
-# CONFIG_NETWORK_PHY_TIMESTAMPING is not set
-CONFIG_NETFILTER=y
-# CONFIG_NETFILTER_DEBUG is not set
-CONFIG_NETFILTER_ADVANCED=y
-CONFIG_BRIDGE_NETFILTER=y
-
-#
-# Core Netfilter Configuration
-#
-CONFIG_NETFILTER_INGRESS=y
-# CONFIG_NETFILTER_NETLINK_ACCT is not set
-# CONFIG_NETFILTER_NETLINK_QUEUE is not set
-# CONFIG_NETFILTER_NETLINK_LOG is not set
-CONFIG_NF_CONNTRACK=y
-# CONFIG_NF_CONNTRACK_MARK is not set
-CONFIG_NF_CONNTRACK_PROCFS=y
-# CONFIG_NF_CONNTRACK_EVENTS is not set
-# CONFIG_NF_CONNTRACK_TIMEOUT is not set
-# CONFIG_NF_CONNTRACK_TIMESTAMP is not set
-# CONFIG_NF_CT_PROTO_DCCP is not set
-# CONFIG_NF_CT_PROTO_SCTP is not set
-# CONFIG_NF_CT_PROTO_UDPLITE is not set
-# CONFIG_NF_CONNTRACK_AMANDA is not set
-# CONFIG_NF_CONNTRACK_FTP is not set
-# CONFIG_NF_CONNTRACK_H323 is not set
-# CONFIG_NF_CONNTRACK_IRC is not set
-# CONFIG_NF_CONNTRACK_NETBIOS_NS is not set
-# CONFIG_NF_CONNTRACK_SNMP is not set
-# CONFIG_NF_CONNTRACK_PPTP is not set
-# CONFIG_NF_CONNTRACK_SANE is not set
-# CONFIG_NF_CONNTRACK_SIP is not set
-# CONFIG_NF_CONNTRACK_TFTP is not set
-# CONFIG_NF_CT_NETLINK is not set
-# CONFIG_NF_CT_NETLINK_TIMEOUT is not set
-CONFIG_NF_NAT=y
-CONFIG_NF_NAT_NEEDED=y
-# CONFIG_NF_NAT_AMANDA is not set
-# CONFIG_NF_NAT_FTP is not set
-# CONFIG_NF_NAT_IRC is not set
-# CONFIG_NF_NAT_SIP is not set
-# CONFIG_NF_NAT_TFTP is not set
-CONFIG_NF_NAT_REDIRECT=y
-# CONFIG_NF_TABLES is not set
-CONFIG_NETFILTER_XTABLES=y
-
-#
-# Xtables combined modules
-#
-# CONFIG_NETFILTER_XT_MARK is not set
-# CONFIG_NETFILTER_XT_CONNMARK is not set
-
-#
-# Xtables targets
-#
-# CONFIG_NETFILTER_XT_TARGET_CLASSIFY is not set
-# CONFIG_NETFILTER_XT_TARGET_CONNMARK is not set
-# CONFIG_NETFILTER_XT_TARGET_CT is not set
-# CONFIG_NETFILTER_XT_TARGET_HMARK is not set
-# CONFIG_NETFILTER_XT_TARGET_IDLETIMER is not set
-# CONFIG_NETFILTER_XT_TARGET_LED is not set
-# CONFIG_NETFILTER_XT_TARGET_LOG is not set
-# CONFIG_NETFILTER_XT_TARGET_MARK is not set
-CONFIG_NETFILTER_XT_NAT=y
-# CONFIG_NETFILTER_XT_TARGET_NETMAP is not set
-# CONFIG_NETFILTER_XT_TARGET_NFLOG is not set
-# CONFIG_NETFILTER_XT_TARGET_NFQUEUE is not set
-# CONFIG_NETFILTER_XT_TARGET_NOTRACK is not set
-# CONFIG_NETFILTER_XT_TARGET_RATEEST is not set
-CONFIG_NETFILTER_XT_TARGET_REDIRECT=y
-# CONFIG_NETFILTER_XT_TARGET_TEE is not set
-# CONFIG_NETFILTER_XT_TARGET_TRACE is not set
-# CONFIG_NETFILTER_XT_TARGET_TCPMSS is not set
-
-#
-# Xtables matches
-#
-CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=y
-# CONFIG_NETFILTER_XT_MATCH_BPF is not set
-# CONFIG_NETFILTER_XT_MATCH_CGROUP is not set
-# CONFIG_NETFILTER_XT_MATCH_CLUSTER is not set
-# CONFIG_NETFILTER_XT_MATCH_COMMENT is not set
-# CONFIG_NETFILTER_XT_MATCH_CONNBYTES is not set
-# CONFIG_NETFILTER_XT_MATCH_CONNLABEL is not set
-# CONFIG_NETFILTER_XT_MATCH_CONNLIMIT is not set
-# CONFIG_NETFILTER_XT_MATCH_CONNMARK is not set
-CONFIG_NETFILTER_XT_MATCH_CONNTRACK=y
-# CONFIG_NETFILTER_XT_MATCH_CPU is not set
-# CONFIG_NETFILTER_XT_MATCH_DCCP is not set
-# CONFIG_NETFILTER_XT_MATCH_DEVGROUP is not set
-# CONFIG_NETFILTER_XT_MATCH_DSCP is not set
-# CONFIG_NETFILTER_XT_MATCH_ECN is not set
-# CONFIG_NETFILTER_XT_MATCH_ESP is not set
-# CONFIG_NETFILTER_XT_MATCH_HASHLIMIT is not set
-# CONFIG_NETFILTER_XT_MATCH_HELPER is not set
-# CONFIG_NETFILTER_XT_MATCH_HL is not set
-# CONFIG_NETFILTER_XT_MATCH_IPCOMP is not set
-# CONFIG_NETFILTER_XT_MATCH_IPRANGE is not set
-CONFIG_NETFILTER_XT_MATCH_IPVS=y
-# CONFIG_NETFILTER_XT_MATCH_L2TP is not set
-# CONFIG_NETFILTER_XT_MATCH_LENGTH is not set
-# CONFIG_NETFILTER_XT_MATCH_LIMIT is not set
-# CONFIG_NETFILTER_XT_MATCH_MAC is not set
-# CONFIG_NETFILTER_XT_MATCH_MARK is not set
-# CONFIG_NETFILTER_XT_MATCH_MULTIPORT is not set
-# CONFIG_NETFILTER_XT_MATCH_NFACCT is not set
-# CONFIG_NETFILTER_XT_MATCH_OWNER is not set
-# CONFIG_NETFILTER_XT_MATCH_POLICY is not set
-# CONFIG_NETFILTER_XT_MATCH_PHYSDEV is not set
-# CONFIG_NETFILTER_XT_MATCH_PKTTYPE is not set
-# CONFIG_NETFILTER_XT_MATCH_QUOTA is not set
-# CONFIG_NETFILTER_XT_MATCH_QUOTA2 is not set
-# CONFIG_NETFILTER_XT_MATCH_RATEEST is not set
-# CONFIG_NETFILTER_XT_MATCH_REALM is not set
-# CONFIG_NETFILTER_XT_MATCH_RECENT is not set
-# CONFIG_NETFILTER_XT_MATCH_SCTP is not set
-# CONFIG_NETFILTER_XT_MATCH_SOCKET is not set
-# CONFIG_NETFILTER_XT_MATCH_STATE is not set
-# CONFIG_NETFILTER_XT_MATCH_STATISTIC is not set
-# CONFIG_NETFILTER_XT_MATCH_STRING is not set
-# CONFIG_NETFILTER_XT_MATCH_TCPMSS is not set
-# CONFIG_NETFILTER_XT_MATCH_TIME is not set
-# CONFIG_NETFILTER_XT_MATCH_U32 is not set
-# CONFIG_IP_SET is not set
-CONFIG_IP_VS=y
-# CONFIG_IP_VS_IPV6 is not set
-# CONFIG_IP_VS_DEBUG is not set
-CONFIG_IP_VS_TAB_BITS=12
-
-#
-# IPVS transport protocol load balancing support
-#
-# CONFIG_IP_VS_PROTO_TCP is not set
-# CONFIG_IP_VS_PROTO_UDP is not set
-# CONFIG_IP_VS_PROTO_AH_ESP is not set
-# CONFIG_IP_VS_PROTO_ESP is not set
-# CONFIG_IP_VS_PROTO_AH is not set
-# CONFIG_IP_VS_PROTO_SCTP is not set
-
-#
-# IPVS scheduler
-#
-# CONFIG_IP_VS_RR is not set
-# CONFIG_IP_VS_WRR is not set
-# CONFIG_IP_VS_LC is not set
-# CONFIG_IP_VS_WLC is not set
-# CONFIG_IP_VS_FO is not set
-# CONFIG_IP_VS_OVF is not set
-# CONFIG_IP_VS_LBLC is not set
-# CONFIG_IP_VS_LBLCR is not set
-# CONFIG_IP_VS_DH is not set
-# CONFIG_IP_VS_SH is not set
-# CONFIG_IP_VS_SED is not set
-# CONFIG_IP_VS_NQ is not set
-
-#
-# IPVS SH scheduler
-#
-CONFIG_IP_VS_SH_TAB_BITS=8
-
-#
-# IPVS application helper
-#
-# CONFIG_IP_VS_NFCT is not set
-
-#
-# IP: Netfilter Configuration
-#
-CONFIG_NF_DEFRAG_IPV4=y
-CONFIG_NF_CONNTRACK_IPV4=y
-CONFIG_NF_CONNTRACK_PROC_COMPAT=y
-# CONFIG_NF_DUP_IPV4 is not set
-# CONFIG_NF_LOG_ARP is not set
-# CONFIG_NF_LOG_IPV4 is not set
-# CONFIG_NF_REJECT_IPV4 is not set
-CONFIG_NF_NAT_IPV4=y
-CONFIG_NF_NAT_MASQUERADE_IPV4=y
-# CONFIG_NF_NAT_PPTP is not set
-# CONFIG_NF_NAT_H323 is not set
-CONFIG_IP_NF_IPTABLES=y
-# CONFIG_IP_NF_MATCH_AH is not set
-# CONFIG_IP_NF_MATCH_ECN is not set
-# CONFIG_IP_NF_MATCH_RPFILTER is not set
-# CONFIG_IP_NF_MATCH_TTL is not set
-CONFIG_IP_NF_FILTER=y
-# CONFIG_IP_NF_TARGET_REJECT is not set
-# CONFIG_IP_NF_TARGET_SYNPROXY is not set
-CONFIG_IP_NF_NAT=y
-CONFIG_IP_NF_TARGET_MASQUERADE=y
-# CONFIG_IP_NF_TARGET_NETMAP is not set
-CONFIG_IP_NF_TARGET_REDIRECT=y
-# CONFIG_IP_NF_MANGLE is not set
-CONFIG_IP_NF_RAW=y
-# CONFIG_IP_NF_ARPTABLES is not set
-
-#
-# IPv6: Netfilter Configuration
-#
-# CONFIG_NF_DEFRAG_IPV6 is not set
-# CONFIG_NF_CONNTRACK_IPV6 is not set
-# CONFIG_NF_DUP_IPV6 is not set
-# CONFIG_NF_REJECT_IPV6 is not set
-# CONFIG_NF_LOG_IPV6 is not set
-# CONFIG_IP6_NF_IPTABLES is not set
-# CONFIG_BRIDGE_NF_EBTABLES is not set
-# CONFIG_IP_DCCP is not set
-# CONFIG_IP_SCTP is not set
-# CONFIG_RDS is not set
-# CONFIG_TIPC is not set
-# CONFIG_ATM is not set
-# CONFIG_L2TP is not set
-CONFIG_STP=y
-CONFIG_BRIDGE=y
-CONFIG_BRIDGE_IGMP_SNOOPING=y
-CONFIG_HAVE_NET_DSA=y
-# CONFIG_NET_DSA is not set
-# CONFIG_VLAN_8021Q is not set
-# CONFIG_DECNET is not set
-CONFIG_LLC=y
-# CONFIG_LLC2 is not set
-# CONFIG_IPX is not set
-# CONFIG_ATALK is not set
-# CONFIG_X25 is not set
-# CONFIG_LAPB is not set
-# CONFIG_PHONET is not set
-# CONFIG_6LOWPAN is not set
-# CONFIG_IEEE802154 is not set
-CONFIG_NET_SCHED=y
-
-#
-# Queueing/Scheduling
-#
-# CONFIG_NET_SCH_CBQ is not set
-# CONFIG_NET_SCH_HTB is not set
-# CONFIG_NET_SCH_HFSC is not set
-# CONFIG_NET_SCH_PRIO is not set
-# CONFIG_NET_SCH_MULTIQ is not set
-# CONFIG_NET_SCH_RED is not set
-# CONFIG_NET_SCH_SFB is not set
-# CONFIG_NET_SCH_SFQ is not set
-# CONFIG_NET_SCH_TEQL is not set
-# CONFIG_NET_SCH_TBF is not set
-# CONFIG_NET_SCH_GRED is not set
-# CONFIG_NET_SCH_DSMARK is not set
-# CONFIG_NET_SCH_NETEM is not set
-# CONFIG_NET_SCH_DRR is not set
-# CONFIG_NET_SCH_MQPRIO is not set
-# CONFIG_NET_SCH_CHOKE is not set
-# CONFIG_NET_SCH_QFQ is not set
-# CONFIG_NET_SCH_CODEL is not set
-# CONFIG_NET_SCH_FQ_CODEL is not set
-# CONFIG_NET_SCH_FQ is not set
-# CONFIG_NET_SCH_HHF is not set
-# CONFIG_NET_SCH_PIE is not set
-# CONFIG_NET_SCH_PLUG is not set
-
-#
-# Classification
-#
-CONFIG_NET_CLS=y
-# CONFIG_NET_CLS_BASIC is not set
-# CONFIG_NET_CLS_TCINDEX is not set
-# CONFIG_NET_CLS_ROUTE4 is not set
-# CONFIG_NET_CLS_FW is not set
-# CONFIG_NET_CLS_U32 is not set
-# CONFIG_NET_CLS_RSVP is not set
-# CONFIG_NET_CLS_RSVP6 is not set
-# CONFIG_NET_CLS_FLOW is not set
-CONFIG_NET_CLS_CGROUP=y
-# CONFIG_NET_CLS_BPF is not set
-# CONFIG_NET_CLS_FLOWER is not set
-# CONFIG_NET_EMATCH is not set
-# CONFIG_NET_CLS_ACT is not set
-CONFIG_NET_SCH_FIFO=y
-# CONFIG_DCB is not set
-CONFIG_DNS_RESOLVER=y
-# CONFIG_BATMAN_ADV is not set
-# CONFIG_OPENVSWITCH is not set
-# CONFIG_VSOCKETS is not set
-# CONFIG_NETLINK_DIAG is not set
-# CONFIG_MPLS is not set
-# CONFIG_HSR is not set
-# CONFIG_NET_SWITCHDEV is not set
-# CONFIG_NET_L3_MASTER_DEV is not set
-CONFIG_RPS=y
-CONFIG_RFS_ACCEL=y
-CONFIG_XPS=y
-CONFIG_CGROUP_NET_PRIO=y
-CONFIG_CGROUP_NET_CLASSID=y
-CONFIG_NET_RX_BUSY_POLL=y
-CONFIG_BQL=y
-# CONFIG_BPF_JIT is not set
-CONFIG_NET_FLOW_LIMIT=y
-
-#
-# Network testing
-#
-# CONFIG_NET_PKTGEN is not set
-# CONFIG_NET_DROP_MONITOR is not set
-# CONFIG_HAMRADIO is not set
-# CONFIG_CAN is not set
-# CONFIG_IRDA is not set
-CONFIG_BT=y
-CONFIG_BT_BREDR=y
-CONFIG_BT_RFCOMM=y
-# CONFIG_BT_RFCOMM_TTY is not set
-# CONFIG_BT_BNEP is not set
-CONFIG_BT_HIDP=y
-CONFIG_BT_HS=y
-CONFIG_BT_LE=y
-# CONFIG_BT_SELFTEST is not set
-CONFIG_BT_DEBUGFS=y
-
-#
-# Bluetooth device drivers
-#
-CONFIG_BT_RTKBTUSB=y
-# CONFIG_BT_HCIBTUSB is not set
-# CONFIG_BT_HCIBTSDIO is not set
-CONFIG_BT_HCIUART=y
-CONFIG_BT_HCIUART_H4=y
-# CONFIG_BT_HCIUART_BCSP is not set
-# CONFIG_BT_HCIUART_ATH3K is not set
-CONFIG_BT_HCIUART_LL=y
-# CONFIG_BT_HCIUART_3WIRE is not set
-# CONFIG_BT_HCIUART_INTEL is not set
-# CONFIG_BT_HCIUART_BCM is not set
-# CONFIG_BT_HCIUART_QCA is not set
-# CONFIG_BT_HCIBCM203X is not set
-# CONFIG_BT_HCIBPA10X is not set
-# CONFIG_BT_HCIBFUSB is not set
-# CONFIG_BT_HCIVHCI is not set
-# CONFIG_BT_MRVL is not set
-# CONFIG_AF_RXRPC is not set
-CONFIG_WIRELESS=y
-CONFIG_WIRELESS_EXT=y
-CONFIG_WEXT_CORE=y
-CONFIG_WEXT_PROC=y
-CONFIG_WEXT_PRIV=y
-CONFIG_CFG80211=y
-CONFIG_NL80211_TESTMODE=y
-# CONFIG_CFG80211_DEVELOPER_WARNINGS is not set
-# CONFIG_CFG80211_REG_DEBUG is not set
-# CONFIG_CFG80211_CERTIFICATION_ONUS is not set
-CONFIG_CFG80211_DEFAULT_PS=y
-CONFIG_CFG80211_DEBUGFS=y
-# CONFIG_CFG80211_INTERNAL_REGDB is not set
-CONFIG_CFG80211_CRDA_SUPPORT=y
-CONFIG_CFG80211_WEXT=y
-# CONFIG_LIB80211 is not set
-CONFIG_MAC80211=y
-CONFIG_MAC80211_HAS_RC=y
-CONFIG_MAC80211_RC_MINSTREL=y
-CONFIG_MAC80211_RC_MINSTREL_HT=y
-# CONFIG_MAC80211_RC_MINSTREL_VHT is not set
-CONFIG_MAC80211_RC_DEFAULT_MINSTREL=y
-CONFIG_MAC80211_RC_DEFAULT="minstrel_ht"
-# CONFIG_MAC80211_MESH is not set
-CONFIG_MAC80211_LEDS=y
-CONFIG_MAC80211_DEBUGFS=y
-# CONFIG_MAC80211_MESSAGE_TRACING is not set
-CONFIG_MAC80211_DEBUG_MENU=y
-# CONFIG_MAC80211_NOINLINE is not set
-CONFIG_MAC80211_VERBOSE_DEBUG=y
-# CONFIG_MAC80211_MLME_DEBUG is not set
-# CONFIG_MAC80211_STA_DEBUG is not set
-# CONFIG_MAC80211_HT_DEBUG is not set
-# CONFIG_MAC80211_OCB_DEBUG is not set
-# CONFIG_MAC80211_IBSS_DEBUG is not set
-# CONFIG_MAC80211_PS_DEBUG is not set
-# CONFIG_MAC80211_TDLS_DEBUG is not set
-# CONFIG_MAC80211_DEBUG_COUNTERS is not set
-CONFIG_MAC80211_STA_HASH_MAX_SIZE=0
-# CONFIG_WIMAX is not set
-CONFIG_RFKILL=y
-CONFIG_RFKILL_PM=y
-CONFIG_RFKILL_LEDS=y
-# CONFIG_RFKILL_INPUT is not set
-# CONFIG_RFKILL_REGULATOR is not set
-# CONFIG_RFKILL_GPIO is not set
-# CONFIG_NET_9P is not set
-# CONFIG_CAIF is not set
-# CONFIG_CEPH_LIB is not set
-# CONFIG_NFC is not set
-# CONFIG_LWTUNNEL is not set
-# CONFIG_DST_CACHE is not set
-CONFIG_HAVE_BPF_JIT=y
-CONFIG_HAVE_EBPF_JIT=y
-
-#
-# Device Drivers
-#
-CONFIG_ARM_AMBA=y
-# CONFIG_TEGRA_AHB is not set
-
-#
-# Generic Driver Options
-#
-CONFIG_UEVENT_HELPER=y
-CONFIG_UEVENT_HELPER_PATH=""
-CONFIG_DEVTMPFS=y
-CONFIG_DEVTMPFS_MOUNT=y
-CONFIG_STANDALONE=y
-CONFIG_PREVENT_FIRMWARE_BUILD=y
-CONFIG_FW_LOADER=y
-CONFIG_FIRMWARE_IN_KERNEL=y
-CONFIG_EXTRA_FIRMWARE=""
-# CONFIG_FW_LOADER_USER_HELPER_FALLBACK is not set
-CONFIG_WANT_DEV_COREDUMP=y
-CONFIG_ALLOW_DEV_COREDUMP=y
-CONFIG_DEV_COREDUMP=y
-# CONFIG_DEBUG_DRIVER is not set
-CONFIG_DEBUG_DEVRES=y
-# CONFIG_SYS_HYPERVISOR is not set
-# CONFIG_GENERIC_CPU_DEVICES is not set
-CONFIG_GENERIC_CPU_AUTOPROBE=y
-CONFIG_REGMAP=y
-CONFIG_REGMAP_I2C=y
-CONFIG_REGMAP_SPI=y
-CONFIG_REGMAP_MMIO=y
-CONFIG_REGMAP_IRQ=y
-CONFIG_DMA_SHARED_BUFFER=y
-# CONFIG_FENCE_TRACE is not set
-
-#
-# Bus devices
-#
-# CONFIG_ARM_CCI400_PMU is not set
-# CONFIG_ARM_CCI500_PMU is not set
-# CONFIG_ARM_CCN is not set
-# CONFIG_VEXPRESS_CONFIG is not set
-CONFIG_CONNECTOR=y
-CONFIG_PROC_EVENTS=y
-CONFIG_MTD=y
-# CONFIG_MTD_TESTS is not set
-# CONFIG_MTD_REDBOOT_PARTS is not set
-# CONFIG_MTD_CMDLINE_PARTS is not set
-CONFIG_MTD_OF_PARTS=y
-# CONFIG_MTD_AR7_PARTS is not set
-
-#
-# User Modules And Translation Layers
-#
-# CONFIG_MTD_BLOCK is not set
-# CONFIG_MTD_BLOCK_RO is not set
-# CONFIG_FTL is not set
-# CONFIG_NFTL is not set
-# CONFIG_INFTL is not set
-# CONFIG_RFD_FTL is not set
-# CONFIG_SSFDC is not set
-# CONFIG_SM_FTL is not set
-# CONFIG_MTD_OOPS is not set
-# CONFIG_MTD_SWAP is not set
-# CONFIG_MTD_PARTITIONED_MASTER is not set
-
-#
-# RAM/ROM/Flash chip drivers
-#
-# CONFIG_MTD_CFI is not set
-# CONFIG_MTD_JEDECPROBE is not set
-CONFIG_MTD_MAP_BANK_WIDTH_1=y
-CONFIG_MTD_MAP_BANK_WIDTH_2=y
-CONFIG_MTD_MAP_BANK_WIDTH_4=y
-# CONFIG_MTD_MAP_BANK_WIDTH_8 is not set
-# CONFIG_MTD_MAP_BANK_WIDTH_16 is not set
-# CONFIG_MTD_MAP_BANK_WIDTH_32 is not set
-CONFIG_MTD_CFI_I1=y
-CONFIG_MTD_CFI_I2=y
-# CONFIG_MTD_CFI_I4 is not set
-# CONFIG_MTD_CFI_I8 is not set
-# CONFIG_MTD_RAM is not set
-# CONFIG_MTD_ROM is not set
-# CONFIG_MTD_ABSENT is not set
-
-#
-# Mapping drivers for chip access
-#
-# CONFIG_MTD_COMPLEX_MAPPINGS is not set
-# CONFIG_MTD_INTEL_VR_NOR is not set
-# CONFIG_MTD_PLATRAM is not set
-
-#
-# Self-contained MTD device drivers
-#
-# CONFIG_MTD_PMC551 is not set
-# CONFIG_MTD_DATAFLASH is not set
-CONFIG_MTD_M25P80=y
-CONFIG_MTD_SST25L=y
-# CONFIG_MTD_SLRAM is not set
-# CONFIG_MTD_PHRAM is not set
-# CONFIG_MTD_MTDRAM is not set
-CONFIG_MTD_BLOCK2MTD=y
-
-#
-# Disk-On-Chip Device Drivers
-#
-# CONFIG_MTD_DOCG3 is not set
-# CONFIG_MTD_NAND_IDS is not set
-# CONFIG_MTD_NAND is not set
-# CONFIG_MTD_ONENAND is not set
-
-#
-# LPDDR & LPDDR2 PCM memory drivers
-#
-# CONFIG_MTD_LPDDR is not set
-CONFIG_MTD_SPI_NOR=y
-CONFIG_MTD_SPI_NOR_USE_4K_SECTORS=y
-# CONFIG_MTD_UBI is not set
-CONFIG_DTC=y
-CONFIG_OF=y
-# CONFIG_OF_UNITTEST is not set
-CONFIG_OF_FLATTREE=y
-CONFIG_OF_EARLY_FLATTREE=y
-CONFIG_OF_ADDRESS=y
-CONFIG_OF_ADDRESS_PCI=y
-CONFIG_OF_IRQ=y
-CONFIG_OF_NET=y
-CONFIG_OF_MDIO=y
-CONFIG_OF_PCI=y
-CONFIG_OF_PCI_IRQ=y
-CONFIG_OF_MTD=y
-CONFIG_OF_RESERVED_MEM=y
-# CONFIG_OF_OVERLAY is not set
-# CONFIG_PARPORT is not set
-CONFIG_BLK_DEV=y
-# CONFIG_BLK_DEV_NULL_BLK is not set
-# CONFIG_BLK_DEV_PCIESSD_MTIP32XX is not set
-CONFIG_ZRAM=y
-# CONFIG_ZRAM_WRITEBACK is not set
-# CONFIG_ZRAM_MEMORY_TRACKING is not set
-# CONFIG_BLK_CPQ_CISS_DA is not set
-# CONFIG_BLK_DEV_DAC960 is not set
-# CONFIG_BLK_DEV_UMEM is not set
-# CONFIG_BLK_DEV_COW_COMMON is not set
-CONFIG_BLK_DEV_LOOP=y
-CONFIG_BLK_DEV_LOOP_MIN_COUNT=8
-# CONFIG_BLK_DEV_CRYPTOLOOP is not set
-# CONFIG_BLK_DEV_DRBD is not set
-# CONFIG_BLK_DEV_NBD is not set
-# CONFIG_BLK_DEV_SKD is not set
-# CONFIG_BLK_DEV_SX8 is not set
-CONFIG_BLK_DEV_RAM=y
-CONFIG_BLK_DEV_RAM_COUNT=1
-CONFIG_BLK_DEV_RAM_SIZE=4096
-# CONFIG_CDROM_PKTCDVD is not set
-# CONFIG_ATA_OVER_ETH is not set
-# CONFIG_BLK_DEV_RBD is not set
-# CONFIG_BLK_DEV_RSXX is not set
-CONFIG_BLK_DEV_NVME=y
-
-#
-# Misc devices
-#
-CONFIG_ROCKCHIP_SCR=y
-# CONFIG_SENSORS_LIS3LV02D is not set
-# CONFIG_AD525X_DPOT is not set
-# CONFIG_DUMMY_IRQ is not set
-# CONFIG_PHANTOM is not set
-# CONFIG_SGI_IOC4 is not set
-# CONFIG_TIFM_CORE is not set
-# CONFIG_ICS932S401 is not set
-# CONFIG_ENCLOSURE_SERVICES is not set
-# CONFIG_HP_ILO is not set
-# CONFIG_APDS9802ALS is not set
-# CONFIG_ISL29003 is not set
-# CONFIG_ISL29020 is not set
-# CONFIG_SENSORS_TSL2550 is not set
-# CONFIG_SENSORS_BH1780 is not set
-# CONFIG_SENSORS_BH1770 is not set
-# CONFIG_SENSORS_APDS990X is not set
-# CONFIG_HMC6352 is not set
-# CONFIG_DS1682 is not set
-# CONFIG_TI_DAC7512 is not set
-# CONFIG_BMP085_I2C is not set
-# CONFIG_BMP085_SPI is not set
-# CONFIG_USB_SWITCH_FSA9480 is not set
-# CONFIG_LATTICE_ECP3_CONFIG is not set
-CONFIG_SRAM=y
-# CONFIG_MEMORY_STATE_TIME is not set
-# CONFIG_USB_CAM_GPIO is not set
-# CONFIG_GPIO_DET is not set
-# CONFIG_C2PORT is not set
-
-#
-# EEPROM support
-#
-# CONFIG_EEPROM_AT24 is not set
-# CONFIG_EEPROM_AT25 is not set
-# CONFIG_EEPROM_LEGACY is not set
-# CONFIG_EEPROM_MAX6875 is not set
-# CONFIG_EEPROM_93CX6 is not set
-# CONFIG_EEPROM_93XX46 is not set
-# CONFIG_CB710_CORE is not set
-
-#
-# Texas Instruments shared transport line discipline
-#
-# CONFIG_TI_ST is not set
-# CONFIG_SENSORS_LIS3_SPI is not set
-# CONFIG_SENSORS_LIS3_I2C is not set
-
-#
-# Altera FPGA firmware download module
-#
-# CONFIG_ALTERA_STAPL is not set
-
-#
-# Intel MIC Bus Driver
-#
-
-#
-# SCIF Bus Driver
-#
-
-#
-# Intel MIC Host Driver
-#
-
-#
-# Intel MIC Card Driver
-#
-
-#
-# SCIF Driver
-#
-
-#
-# Intel MIC Coprocessor State Management (COSM) Drivers
-#
-# CONFIG_GENWQE is not set
-# CONFIG_ECHO is not set
-# CONFIG_CXL_BASE is not set
-# CONFIG_CXL_KERNEL_API is not set
-# CONFIG_CXL_EEH is not set
-
-#
-# SCSI device support
-#
-CONFIG_SCSI_MOD=y
-# CONFIG_RAID_ATTRS is not set
-CONFIG_SCSI=y
-CONFIG_SCSI_DMA=y
-# CONFIG_SCSI_NETLINK is not set
-# CONFIG_SCSI_MQ_DEFAULT is not set
-CONFIG_SCSI_PROC_FS=y
-
-#
-# SCSI support type (disk, tape, CD-ROM)
-#
-CONFIG_BLK_DEV_SD=y
-# CONFIG_CHR_DEV_ST is not set
-# CONFIG_CHR_DEV_OSST is not set
-CONFIG_BLK_DEV_SR=y
-# CONFIG_BLK_DEV_SR_VENDOR is not set
-# CONFIG_CHR_DEV_SG is not set
-# CONFIG_CHR_DEV_SCH is not set
-# CONFIG_SCSI_CONSTANTS is not set
-# CONFIG_SCSI_LOGGING is not set
-CONFIG_SCSI_SCAN_ASYNC=y
-
-#
-# SCSI Transports
-#
-CONFIG_SCSI_SPI_ATTRS=y
-# CONFIG_SCSI_FC_ATTRS is not set
-# CONFIG_SCSI_ISCSI_ATTRS is not set
-# CONFIG_SCSI_SAS_ATTRS is not set
-# CONFIG_SCSI_SAS_LIBSAS is not set
-# CONFIG_SCSI_SRP_ATTRS is not set
-CONFIG_SCSI_LOWLEVEL=y
-# CONFIG_ISCSI_TCP is not set
-# CONFIG_ISCSI_BOOT_SYSFS is not set
-# CONFIG_SCSI_CXGB3_ISCSI is not set
-# CONFIG_SCSI_CXGB4_ISCSI is not set
-# CONFIG_SCSI_BNX2_ISCSI is not set
-# CONFIG_BE2ISCSI is not set
-# CONFIG_BLK_DEV_3W_XXXX_RAID is not set
-# CONFIG_SCSI_HPSA is not set
-# CONFIG_SCSI_3W_9XXX is not set
-# CONFIG_SCSI_3W_SAS is not set
-# CONFIG_SCSI_ACARD is not set
-# CONFIG_SCSI_AACRAID is not set
-# CONFIG_SCSI_AIC7XXX is not set
-# CONFIG_SCSI_AIC79XX is not set
-# CONFIG_SCSI_AIC94XX is not set
-# CONFIG_SCSI_MVSAS is not set
-# CONFIG_SCSI_MVUMI is not set
-# CONFIG_SCSI_ADVANSYS is not set
-# CONFIG_SCSI_ARCMSR is not set
-# CONFIG_SCSI_ESAS2R is not set
-# CONFIG_MEGARAID_NEWGEN is not set
-# CONFIG_MEGARAID_LEGACY is not set
-# CONFIG_MEGARAID_SAS is not set
-# CONFIG_SCSI_MPT3SAS is not set
-# CONFIG_SCSI_MPT2SAS is not set
-# CONFIG_SCSI_UFSHCD is not set
-# CONFIG_SCSI_HPTIOP is not set
-# CONFIG_SCSI_SNIC is not set
-# CONFIG_SCSI_DMX3191D is not set
-# CONFIG_SCSI_FUTURE_DOMAIN is not set
-# CONFIG_SCSI_IPS is not set
-# CONFIG_SCSI_INITIO is not set
-# CONFIG_SCSI_INIA100 is not set
-# CONFIG_SCSI_STEX is not set
-# CONFIG_SCSI_SYM53C8XX_2 is not set
-# CONFIG_SCSI_QLOGIC_1280 is not set
-# CONFIG_SCSI_QLA_ISCSI is not set
-# CONFIG_SCSI_DC395x is not set
-# CONFIG_SCSI_AM53C974 is not set
-# CONFIG_SCSI_WD719X is not set
-# CONFIG_SCSI_DEBUG is not set
-# CONFIG_SCSI_PMCRAID is not set
-# CONFIG_SCSI_PM8001 is not set
-# CONFIG_SCSI_LOWLEVEL_PCMCIA is not set
-# CONFIG_SCSI_DH is not set
-# CONFIG_SCSI_OSD_INITIATOR is not set
-CONFIG_HAVE_PATA_PLATFORM=y
-# CONFIG_ATA is not set
-CONFIG_MD=y
-# CONFIG_BLK_DEV_MD is not set
-# CONFIG_BCACHE is not set
-# CONFIG_BLK_DEV_DM is not set
-# CONFIG_TARGET_CORE is not set
-# CONFIG_FUSION is not set
-
-#
-# IEEE 1394 (FireWire) support
-#
-# CONFIG_FIREWIRE is not set
-# CONFIG_FIREWIRE_NOSY is not set
-CONFIG_NETDEVICES=y
-CONFIG_MII=y
-CONFIG_NET_CORE=y
-# CONFIG_BONDING is not set
-# CONFIG_DUMMY is not set
-# CONFIG_EQUALIZER is not set
-# CONFIG_NET_FC is not set
-# CONFIG_NET_TEAM is not set
-CONFIG_MACVLAN=y
-# CONFIG_MACVTAP is not set
-CONFIG_IPVLAN=y
-# CONFIG_VXLAN is not set
-# CONFIG_NETCONSOLE is not set
-# CONFIG_NETPOLL is not set
-# CONFIG_NET_POLL_CONTROLLER is not set
-# CONFIG_TUN is not set
-# CONFIG_TUN_VNET_CROSS_LE is not set
-CONFIG_VETH=y
-# CONFIG_NLMON is not set
-# CONFIG_ARCNET is not set
-
-#
-# CAIF transport drivers
-#
-
-#
-# Distributed Switch Architecture drivers
-#
-# CONFIG_NET_DSA_MV88E6XXX is not set
-# CONFIG_NET_DSA_MV88E6XXX_NEED_PPU is not set
-CONFIG_ETHERNET=y
-# CONFIG_NET_VENDOR_3COM is not set
-# CONFIG_NET_VENDOR_ADAPTEC is not set
-# CONFIG_NET_VENDOR_AGERE is not set
-# CONFIG_NET_VENDOR_ALTEON is not set
-# CONFIG_ALTERA_TSE is not set
-# CONFIG_NET_VENDOR_AMD is not set
-# CONFIG_NET_VENDOR_ARC is not set
-# CONFIG_NET_VENDOR_ATHEROS is not set
-# CONFIG_NET_VENDOR_AURORA is not set
-# CONFIG_NET_CADENCE is not set
-# CONFIG_NET_VENDOR_BROADCOM is not set
-# CONFIG_NET_VENDOR_BROCADE is not set
-# CONFIG_NET_VENDOR_CAVIUM is not set
-# CONFIG_NET_VENDOR_CHELSIO is not set
-# CONFIG_NET_VENDOR_CISCO is not set
-# CONFIG_DNET is not set
-# CONFIG_NET_VENDOR_DEC is not set
-# CONFIG_NET_VENDOR_DLINK is not set
-# CONFIG_NET_VENDOR_EMULEX is not set
-# CONFIG_NET_VENDOR_EZCHIP is not set
-# CONFIG_NET_VENDOR_EXAR is not set
-# CONFIG_NET_VENDOR_HISILICON is not set
-# CONFIG_NET_VENDOR_HP is not set
-CONFIG_NET_VENDOR_INTEL=y
-# CONFIG_E100 is not set
-# CONFIG_E1000 is not set
-# CONFIG_E1000E is not set
-CONFIG_IGB=y
-CONFIG_IGB_HWMON=y
-# CONFIG_IGBVF is not set
-# CONFIG_IXGB is not set
-# CONFIG_IXGBE is not set
-# CONFIG_IXGBEVF is not set
-# CONFIG_I40E is not set
-# CONFIG_I40EVF is not set
-# CONFIG_FM10K is not set
-# CONFIG_NET_VENDOR_I825XX is not set
-# CONFIG_JME is not set
-# CONFIG_NET_VENDOR_MARVELL is not set
-# CONFIG_NET_VENDOR_MELLANOX is not set
-# CONFIG_NET_VENDOR_MICREL is not set
-# CONFIG_NET_VENDOR_MICROCHIP is not set
-# CONFIG_NET_VENDOR_MYRI is not set
-# CONFIG_FEALNX is not set
-# CONFIG_NET_VENDOR_NATSEMI is not set
-# CONFIG_NET_VENDOR_NVIDIA is not set
-# CONFIG_NET_VENDOR_OKI is not set
-# CONFIG_ETHOC is not set
-# CONFIG_NET_PACKET_ENGINE is not set
-# CONFIG_NET_VENDOR_QLOGIC is not set
-# CONFIG_NET_VENDOR_QUALCOMM is not set
-# CONFIG_NET_VENDOR_REALTEK is not set
-# CONFIG_NET_VENDOR_RENESAS is not set
-# CONFIG_NET_VENDOR_RDC is not set
-# CONFIG_NET_VENDOR_ROCKER is not set
-# CONFIG_NET_VENDOR_SAMSUNG is not set
-# CONFIG_NET_VENDOR_SEEQ is not set
-# CONFIG_NET_VENDOR_SILAN is not set
-# CONFIG_NET_VENDOR_SIS is not set
-# CONFIG_SFC is not set
-# CONFIG_NET_VENDOR_SMSC is not set
-CONFIG_NET_VENDOR_STMICRO=y
-CONFIG_STMMAC_ETH=y
-CONFIG_STMMAC_PLATFORM=y
-CONFIG_DWMAC_GENERIC=y
-# CONFIG_DWMAC_IPQ806X is not set
-# CONFIG_DWMAC_LPC18XX is not set
-# CONFIG_DWMAC_MESON is not set
-CONFIG_DWMAC_ROCKCHIP=y
-# CONFIG_DWMAC_SOCFPGA is not set
-# CONFIG_DWMAC_STI is not set
-# CONFIG_DWMAC_SUNXI is not set
-# CONFIG_STMMAC_PCI is not set
-# CONFIG_NET_VENDOR_SUN is not set
-# CONFIG_NET_VENDOR_SYNOPSYS is not set
-# CONFIG_NET_VENDOR_TEHUTI is not set
-# CONFIG_NET_VENDOR_TI is not set
-# CONFIG_NET_VENDOR_VIA is not set
-# CONFIG_NET_VENDOR_WIZNET is not set
-# CONFIG_FDDI is not set
-# CONFIG_HIPPI is not set
-CONFIG_PHYLIB=y
-
-#
-# MII PHY device drivers
-#
-# CONFIG_AQUANTIA_PHY is not set
-# CONFIG_AT803X_PHY is not set
-# CONFIG_AMD_PHY is not set
-# CONFIG_MARVELL_PHY is not set
-# CONFIG_DAVICOM_PHY is not set
-# CONFIG_QSEMI_PHY is not set
-# CONFIG_LXT_PHY is not set
-# CONFIG_CICADA_PHY is not set
-# CONFIG_VITESSE_PHY is not set
-# CONFIG_TERANETICS_PHY is not set
-CONFIG_ROCKCHIP_PHY=y
-# CONFIG_SMSC_PHY is not set
-# CONFIG_BROADCOM_PHY is not set
-# CONFIG_BCM7XXX_PHY is not set
-# CONFIG_BCM87XX_PHY is not set
-# CONFIG_ICPLUS_PHY is not set
-# CONFIG_REALTEK_PHY is not set
-# CONFIG_NATIONAL_PHY is not set
-# CONFIG_STE10XP is not set
-# CONFIG_LSI_ET1011C_PHY is not set
-# CONFIG_MICREL_PHY is not set
-# CONFIG_DP83848_PHY is not set
-# CONFIG_DP83867_PHY is not set
-CONFIG_MICROCHIP_PHY=y
-# CONFIG_FIXED_PHY is not set
-# CONFIG_MDIO_BITBANG is not set
-# CONFIG_MDIO_OCTEON is not set
-# CONFIG_MDIO_BUS_MUX_GPIO is not set
-# CONFIG_MDIO_BUS_MUX_MMIOREG is not set
-# CONFIG_MDIO_BCM_UNIMAC is not set
-# CONFIG_MICREL_KS8995MA is not set
-CONFIG_PPP=y
-# CONFIG_PPP_BSDCOMP is not set
-# CONFIG_PPP_DEFLATE is not set
-# CONFIG_PPP_FILTER is not set
-# CONFIG_PPP_MPPE is not set
-# CONFIG_PPP_MULTILINK is not set
-# CONFIG_PPPOE is not set
-# CONFIG_PPPOLAC is not set
-# CONFIG_PPPOPNS is not set
-CONFIG_PPP_ASYNC=y
-# CONFIG_PPP_SYNC_TTY is not set
-# CONFIG_SLIP is not set
-CONFIG_SLHC=y
-CONFIG_USB_NET_DRIVERS=y
-# CONFIG_USB_CATC is not set
-# CONFIG_USB_KAWETH is not set
-# CONFIG_USB_PEGASUS is not set
-CONFIG_USB_RTL8150=y
-CONFIG_USB_RTL8152=y
-CONFIG_USB_LAN78XX=y
-CONFIG_USB_USBNET=y
-CONFIG_USB_NET_AX8817X=y
-CONFIG_USB_NET_AX88179_178A=y
-CONFIG_USB_NET_CDCETHER=y
-# CONFIG_USB_NET_CDC_EEM is not set
-CONFIG_USB_NET_CDC_NCM=y
-# CONFIG_USB_NET_HUAWEI_CDC_NCM is not set
-CONFIG_USB_NET_CDC_MBIM=y
-# CONFIG_USB_NET_DM9601 is not set
-# CONFIG_USB_NET_SR9700 is not set
-# CONFIG_USB_NET_SR9800 is not set
-CONFIG_USB_NET_SMSC75XX=y
-# CONFIG_USB_NET_SMSC95XX is not set
-# CONFIG_USB_NET_GL620A is not set
-# CONFIG_USB_NET_NET1080 is not set
-# CONFIG_USB_NET_PLUSB is not set
-# CONFIG_USB_NET_MCS7830 is not set
-CONFIG_USB_NET_RNDIS_HOST=y
-# CONFIG_USB_NET_CDC_SUBSET is not set
-# CONFIG_USB_NET_ZAURUS is not set
-# CONFIG_USB_NET_CX82310_ETH is not set
-# CONFIG_USB_NET_KALMIA is not set
-# CONFIG_USB_NET_QMI_WWAN is not set
-# CONFIG_USB_HSO is not set
-# CONFIG_USB_NET_INT51X1 is not set
-# CONFIG_USB_IPHETH is not set
-# CONFIG_USB_SIERRA_NET is not set
-# CONFIG_USB_VL600 is not set
-# CONFIG_USB_NET_CH9200 is not set
-CONFIG_WLAN=y
-CONFIG_LIBERTAS_THINFIRM=y
-# CONFIG_LIBERTAS_THINFIRM_DEBUG is not set
-# CONFIG_LIBERTAS_THINFIRM_USB is not set
-# CONFIG_ATMEL is not set
-# CONFIG_AT76C50X_USB is not set
-# CONFIG_PRISM54 is not set
-# CONFIG_USB_ZD1201 is not set
-CONFIG_USB_NET_RNDIS_WLAN=y
-# CONFIG_ADM8211 is not set
-# CONFIG_RTL8180 is not set
-# CONFIG_RTL8187 is not set
-# CONFIG_MAC80211_HWSIM is not set
-# CONFIG_VIRT_WIFI is not set
-# CONFIG_MWL8K is not set
-# CONFIG_ATH_CARDS is not set
-# CONFIG_B43 is not set
-# CONFIG_B43LEGACY is not set
-# CONFIG_BRCMSMAC is not set
-# CONFIG_BRCMFMAC is not set
-# CONFIG_HOSTAP is not set
-# CONFIG_IPW2100 is not set
-# CONFIG_IPW2200 is not set
-# CONFIG_IWLWIFI is not set
-# CONFIG_IWL4965 is not set
-# CONFIG_IWL3945 is not set
-# CONFIG_LIBERTAS is not set
-# CONFIG_HERMES is not set
-# CONFIG_P54_COMMON is not set
-# CONFIG_RT2X00 is not set
-# CONFIG_WL_MEDIATEK is not set
-CONFIG_RTL_CARDS=y
-# CONFIG_RTL8192CE is not set
-# CONFIG_RTL8192SE is not set
-# CONFIG_RTL8192DE is not set
-# CONFIG_RTL8723AE is not set
-# CONFIG_RTL8723BE is not set
-# CONFIG_RTL8188EE is not set
-# CONFIG_RTL8192EE is not set
-# CONFIG_RTL8821AE is not set
-# CONFIG_RTL8192CU is not set
-# CONFIG_RTL8XXXU is not set
-CONFIG_WL_ROCKCHIP=y
-CONFIG_WIFI_BUILD_MODULE=y
-CONFIG_WIFI_LOAD_DRIVER_WHEN_KERNEL_BOOTUP=y
-# CONFIG_WIFI_GENERATE_RANDOM_MAC_ADDR is not set
-CONFIG_AP6XXX=m
-# CONFIG_CYW_BCMDHD is not set
-CONFIG_RTL_WIRELESS_SOLUTION=y
-# CONFIG_RTL8188EU is not set
-# CONFIG_RTL8188FU is not set
-# CONFIG_RTL8189ES is not set
-# CONFIG_RTL8189FS is not set
-# CONFIG_RTL8723BS is not set
-# CONFIG_RTL8723BU is not set
-# CONFIG_RTL8723CS is not set
-# CONFIG_RTL8723DS is not set
-CONFIG_RTL8822BE=m
-# CONFIG_MVL88W8977 is not set
-
-#
-# SouthSV 6XXX WLAN support
-#
-# CONFIG_SSV6051 is not set
-CONFIG_CM276MA=m
-# CONFIG_WL_TI is not set
-# CONFIG_ZD1211RW is not set
-CONFIG_MWIFIEX=m
-CONFIG_MWIFIEX_SDIO=m
-# CONFIG_MWIFIEX_PCIE is not set
-# CONFIG_MWIFIEX_USB is not set
-# CONFIG_CW1200 is not set
-# CONFIG_RSI_91X is not set
-
-#
-# Enable WiMAX (Networking options) to see the WiMAX drivers
-#
-# CONFIG_WAN is not set
-# CONFIG_VMXNET3 is not set
-# CONFIG_LTE is not set
-# CONFIG_ISDN is not set
-# CONFIG_NVM is not set
-
-#
-# Input device support
-#
-CONFIG_INPUT=y
-CONFIG_INPUT_LEDS=y
-CONFIG_INPUT_FF_MEMLESS=y
-CONFIG_INPUT_POLLDEV=y
-# CONFIG_INPUT_SPARSEKMAP is not set
-CONFIG_INPUT_MATRIXKMAP=y
-
-#
-# Userland interfaces
-#
-# CONFIG_INPUT_MOUSEDEV is not set
-# CONFIG_INPUT_JOYDEV is not set
-CONFIG_INPUT_EVDEV=y
-# CONFIG_INPUT_EVBUG is not set
-# CONFIG_INPUT_KEYRESET is not set
-# CONFIG_INPUT_KEYCOMBO is not set
-
-#
-# Input Device Drivers
-#
-CONFIG_INPUT_KEYBOARD=y
-CONFIG_KEYBOARD_ADC=y
-# CONFIG_KEYBOARD_ADP5588 is not set
-# CONFIG_KEYBOARD_ADP5589 is not set
-# CONFIG_KEYBOARD_ATKBD is not set
-# CONFIG_KEYBOARD_QT1070 is not set
-# CONFIG_KEYBOARD_QT2160 is not set
-# CONFIG_KEYBOARD_LKKBD is not set
-CONFIG_KEYBOARD_GPIO=y
-CONFIG_KEYBOARD_GPIO_POLLED=y
-# CONFIG_KEYBOARD_TCA6416 is not set
-# CONFIG_KEYBOARD_TCA8418 is not set
-# CONFIG_KEYBOARD_MATRIX is not set
-# CONFIG_KEYBOARD_LM8323 is not set
-# CONFIG_KEYBOARD_LM8333 is not set
-# CONFIG_KEYBOARD_MAX7359 is not set
-# CONFIG_KEYBOARD_MCS is not set
-# CONFIG_KEYBOARD_MPR121 is not set
-# CONFIG_KEYBOARD_NEWTON is not set
-# CONFIG_KEYBOARD_OPENCORES is not set
-# CONFIG_KEYBOARD_SAMSUNG is not set
-# CONFIG_KEYBOARD_STOWAWAY is not set
-# CONFIG_KEYBOARD_SUNKBD is not set
-# CONFIG_KEYBOARD_OMAP4 is not set
-CONFIG_KEYBOARD_ROCKCHIP=y
-# CONFIG_KEYBOARD_XTKBD is not set
-CONFIG_KEYBOARD_CROS_EC=y
-# CONFIG_KEYBOARD_CAP11XX is not set
-# CONFIG_KEYBOARD_BCM is not set
-CONFIG_INPUT_MOUSE=y
-# CONFIG_MOUSE_PS2 is not set
-# CONFIG_MOUSE_SERIAL is not set
-# CONFIG_MOUSE_APPLETOUCH is not set
-# CONFIG_MOUSE_BCM5974 is not set
-CONFIG_MOUSE_CYAPA=y
-CONFIG_MOUSE_ELAN_I2C=y
-CONFIG_MOUSE_ELAN_I2C_I2C=y
-# CONFIG_MOUSE_ELAN_I2C_SMBUS is not set
-# CONFIG_MOUSE_VSXXXAA is not set
-# CONFIG_MOUSE_GPIO is not set
-# CONFIG_MOUSE_SYNAPTICS_I2C is not set
-# CONFIG_MOUSE_SYNAPTICS_USB is not set
-# CONFIG_INPUT_JOYSTICK is not set
-# CONFIG_INPUT_TABLET is not set
-CONFIG_INPUT_TOUCHSCREEN=y
-CONFIG_TOUCHSCREEN_PROPERTIES=y
-# CONFIG_TOUCHSCREEN_ADS7846 is not set
-# CONFIG_TOUCHSCREEN_AD7877 is not set
-# CONFIG_TOUCHSCREEN_AD7879 is not set
-# CONFIG_TOUCHSCREEN_AR1021_I2C is not set
-CONFIG_TOUCHSCREEN_ATMEL_MXT=y
-# CONFIG_TOUCHSCREEN_AUO_PIXCIR is not set
-# CONFIG_TOUCHSCREEN_BU21013 is not set
-# CONFIG_TOUCHSCREEN_CHIPONE_ICN8318 is not set
-# CONFIG_TOUCHSCREEN_CY8C40XX is not set
-# CONFIG_TOUCHSCREEN_CY8CTMG110 is not set
-# CONFIG_TOUCHSCREEN_CYTTSP_CORE is not set
-# CONFIG_TOUCHSCREEN_CYTTSP4_CORE is not set
-# CONFIG_TOUCHSCREEN_DYNAPRO is not set
-# CONFIG_TOUCHSCREEN_HAMPSHIRE is not set
-# CONFIG_TOUCHSCREEN_EETI is not set
-# CONFIG_TOUCHSCREEN_EGALAX is not set
-# CONFIG_TOUCHSCREEN_FT6236 is not set
-# CONFIG_TOUCHSCREEN_FUJITSU is not set
-# CONFIG_TOUCHSCREEN_GOODIX is not set
-# CONFIG_TOUCHSCREEN_GSLX6801 is not set
-# CONFIG_TOUCHSCREEN_GSLX680A is not set
-# CONFIG_TOUCHSCREEN_GSLX680_D708 is not set
-# CONFIG_TOUCHSCREEN_GSLX680_PAD is not set
-CONFIG_TOUCHSCREEN_GSLX680_VR=y
-# CONFIG_TOUCHSCREEN_GSLX680_FIREFLY is not set
-CONFIG_TOUCHSCREEN_GSL3673=y
-# CONFIG_TOUCHSCREEN_GSL3673_800X1280 is not set
-CONFIG_TOUCHSCREEN_GT9XX=y
-# CONFIG_TOUCHSCREEN_ILI210X is not set
-# CONFIG_TOUCHSCREEN_GUNZE is not set
-CONFIG_TOUCHSCREEN_ELAN=y
-# CONFIG_TOUCHSCREEN_ELO is not set
-# CONFIG_TOUCHSCREEN_WACOM_W8001 is not set
-# CONFIG_TOUCHSCREEN_WACOM_I2C is not set
-# CONFIG_TOUCHSCREEN_MAX11801 is not set
-# CONFIG_TOUCHSCREEN_MCS5000 is not set
-# CONFIG_TOUCHSCREEN_MMS114 is not set
-# CONFIG_TOUCHSCREEN_MTOUCH is not set
-# CONFIG_TOUCHSCREEN_IMX6UL_TSC is not set
-# CONFIG_TOUCHSCREEN_INEXIO is not set
-# CONFIG_TOUCHSCREEN_MK712 is not set
-# CONFIG_TOUCHSCREEN_PENMOUNT is not set
-# CONFIG_TOUCHSCREEN_EDT_FT5X06 is not set
-# CONFIG_TOUCHSCREEN_TOUCHRIGHT is not set
-# CONFIG_TOUCHSCREEN_TOUCHWIN is not set
-# CONFIG_TOUCHSCREEN_PIXCIR is not set
-# CONFIG_TOUCHSCREEN_WDT87XX_I2C is not set
-CONFIG_TOUCHSCREEN_USB_COMPOSITE=y
-CONFIG_TOUCHSCREEN_USB_EGALAX=y
-CONFIG_TOUCHSCREEN_USB_PANJIT=y
-CONFIG_TOUCHSCREEN_USB_3M=y
-CONFIG_TOUCHSCREEN_USB_ITM=y
-CONFIG_TOUCHSCREEN_USB_ETURBO=y
-CONFIG_TOUCHSCREEN_USB_GUNZE=y
-CONFIG_TOUCHSCREEN_USB_DMC_TSC10=y
-CONFIG_TOUCHSCREEN_USB_IRTOUCH=y
-CONFIG_TOUCHSCREEN_USB_IDEALTEK=y
-CONFIG_TOUCHSCREEN_USB_GENERAL_TOUCH=y
-CONFIG_TOUCHSCREEN_USB_GOTOP=y
-CONFIG_TOUCHSCREEN_USB_JASTEC=y
-CONFIG_TOUCHSCREEN_USB_ELO=y
-CONFIG_TOUCHSCREEN_USB_E2I=y
-CONFIG_TOUCHSCREEN_USB_ZYTRONIC=y
-CONFIG_TOUCHSCREEN_USB_ETT_TC45USB=y
-CONFIG_TOUCHSCREEN_USB_NEXIO=y
-CONFIG_TOUCHSCREEN_USB_EASYTOUCH=y
-# CONFIG_TOUCHSCREEN_TOUCHIT213 is not set
-# CONFIG_TOUCHSCREEN_TSC_SERIO is not set
-# CONFIG_TOUCHSCREEN_TSC2004 is not set
-# CONFIG_TOUCHSCREEN_TSC2005 is not set
-# CONFIG_TOUCHSCREEN_TSC2007 is not set
-# CONFIG_TOUCHSCREEN_ST1232 is not set
-# CONFIG_TOUCHSCREEN_SUR40 is not set
-# CONFIG_TOUCHSCREEN_SX8654 is not set
-# CONFIG_TOUCHSCREEN_TPS6507X is not set
-# CONFIG_TOUCHSCREEN_ZFORCE is not set
-# CONFIG_TOUCHSCREEN_ROHM_BU21023 is not set
-# CONFIG_TOUCHSCREEN_VTL_CT36X is not set
-CONFIG_TOUCHSCREEN_GT1X=y
-CONFIG_ROCKCHIP_REMOTECTL=y
-CONFIG_ROCKCHIP_REMOTECTL_PWM=y
-
-#
-# handle all sensors
-#
-# CONFIG_SENSOR_DEVICE is not set
-CONFIG_INPUT_MISC=y
-# CONFIG_INPUT_AD714X is not set
-# CONFIG_INPUT_BMA150 is not set
-# CONFIG_INPUT_E3X0_BUTTON is not set
-# CONFIG_INPUT_MMA8450 is not set
-# CONFIG_INPUT_MPU3050 is not set
-# CONFIG_INPUT_GP2A is not set
-# CONFIG_INPUT_GPIO_BEEPER is not set
-# CONFIG_INPUT_GPIO_TILT_POLLED is not set
-# CONFIG_INPUT_ATI_REMOTE2 is not set
-# CONFIG_INPUT_KEYCHORD is not set
-# CONFIG_INPUT_KEYSPAN_REMOTE is not set
-# CONFIG_INPUT_KXTJ9 is not set
-# CONFIG_INPUT_POWERMATE is not set
-# CONFIG_INPUT_YEALINK is not set
-# CONFIG_INPUT_CM109 is not set
-# CONFIG_INPUT_REGULATOR_HAPTIC is not set
-CONFIG_INPUT_RK8XX_PWRKEY=y
-CONFIG_INPUT_UINPUT=y
-CONFIG_INPUT_GPIO=y
-# CONFIG_INPUT_PCF8574 is not set
-# CONFIG_INPUT_PWM_BEEPER is not set
-# CONFIG_INPUT_GPIO_ROTARY_ENCODER is not set
-# CONFIG_INPUT_ADXL34X is not set
-# CONFIG_INPUT_IMS_PCU is not set
-# CONFIG_INPUT_CMA3000 is not set
-# CONFIG_INPUT_SOC_BUTTON_ARRAY is not set
-# CONFIG_INPUT_DRV260X_HAPTICS is not set
-# CONFIG_INPUT_DRV2665_HAPTICS is not set
-# CONFIG_INPUT_DRV2667_HAPTICS is not set
-
-#
-# Hardware I/O ports
-#
-# CONFIG_SERIO is not set
-# CONFIG_GAMEPORT is not set
-
-#
-# Character devices
-#
-CONFIG_TTY=y
-CONFIG_VT=y
-CONFIG_CONSOLE_TRANSLATIONS=y
-CONFIG_VT_CONSOLE=y
-CONFIG_VT_CONSOLE_SLEEP=y
-CONFIG_HW_CONSOLE=y
-CONFIG_VT_HW_CONSOLE_BINDING=y
-CONFIG_UNIX98_PTYS=y
-CONFIG_DEVPTS_MULTIPLE_INSTANCES=y
-# CONFIG_LEGACY_PTYS is not set
-# CONFIG_SERIAL_NONSTANDARD is not set
-# CONFIG_NOZOMI is not set
-# CONFIG_N_GSM is not set
-# CONFIG_TRACE_SINK is not set
-CONFIG_LDISC_AUTOLOAD=y
-CONFIG_DEVMEM=y
-# CONFIG_DEVKMEM is not set
-
-#
-# Serial drivers
-#
-CONFIG_SERIAL_EARLYCON=y
-CONFIG_SERIAL_8250=y
-CONFIG_SERIAL_8250_DEPRECATED_OPTIONS=y
-CONFIG_SERIAL_8250_CONSOLE=y
-CONFIG_SERIAL_8250_DMA=y
-# CONFIG_SERIAL_8250_PCI is not set
-CONFIG_SERIAL_8250_NR_UARTS=5
-CONFIG_SERIAL_8250_RUNTIME_UARTS=5
-# CONFIG_SERIAL_8250_EXTENDED is not set
-CONFIG_SERIAL_8250_FSL=y
-CONFIG_SERIAL_8250_DW=y
-# CONFIG_SERIAL_8250_RT288X is not set
-# CONFIG_SERIAL_8250_INGENIC is not set
-# CONFIG_SERIAL_8250_MID is not set
-
-#
-# Non-8250 serial port support
-#
-# CONFIG_SERIAL_AMBA_PL010 is not set
-# CONFIG_SERIAL_AMBA_PL011 is not set
-# CONFIG_SERIAL_EARLYCON_ARM_SEMIHOST is not set
-# CONFIG_SERIAL_MAX3100 is not set
-# CONFIG_SERIAL_MAX310X is not set
-# CONFIG_SERIAL_UARTLITE is not set
-CONFIG_SERIAL_CORE=y
-CONFIG_SERIAL_CORE_CONSOLE=y
-# CONFIG_SERIAL_JSM is not set
-CONFIG_SERIAL_OF_PLATFORM=y
-# CONFIG_SERIAL_SCCNXP is not set
-# CONFIG_SERIAL_SC16IS7XX is not set
-# CONFIG_SERIAL_ALTERA_JTAGUART is not set
-# CONFIG_SERIAL_ALTERA_UART is not set
-# CONFIG_SERIAL_IFX6X60 is not set
-# CONFIG_SERIAL_XILINX_PS_UART is not set
-# CONFIG_SERIAL_ARC is not set
-# CONFIG_SERIAL_RP2 is not set
-# CONFIG_SERIAL_FSL_LPUART is not set
-# CONFIG_SERIAL_CONEXANT_DIGICOLOR is not set
-# CONFIG_TTY_PRINTK is not set
-# CONFIG_HVC_DCC is not set
-# CONFIG_IPMI_HANDLER is not set
-CONFIG_HW_RANDOM=y
-# CONFIG_HW_RANDOM_TIMERIOMEM is not set
-CONFIG_HW_RANDOM_TPM=y
-# CONFIG_HW_RANDOM_ROCKCHIP is not set
-# CONFIG_APPLICOM is not set
-
-#
-# PCMCIA character devices
-#
-# CONFIG_RAW_DRIVER is not set
-CONFIG_TCG_TPM=y
-# CONFIG_TCG_TIS_I2C_ATMEL is not set
-CONFIG_TCG_TIS_I2C_INFINEON=y
-# CONFIG_TCG_TIS_I2C_NUVOTON is not set
-# CONFIG_TCG_ATMEL is not set
-# CONFIG_TCG_TIS_ST33ZP24 is not set
-CONFIG_DEVPORT=y
-# CONFIG_XILLYBUS is not set
-
-#
-# I2C support
-#
-CONFIG_I2C=y
-CONFIG_I2C_BOARDINFO=y
-CONFIG_I2C_COMPAT=y
-CONFIG_I2C_CHARDEV=y
-CONFIG_I2C_MUX=y
-
-#
-# Multiplexer I2C Chip support
-#
-# CONFIG_I2C_ARB_GPIO_CHALLENGE is not set
-# CONFIG_I2C_MUX_GPIO is not set
-# CONFIG_I2C_MUX_PCA9541 is not set
-CONFIG_I2C_MUX_PCA954x=y
-# CONFIG_I2C_MUX_PINCTRL is not set
-# CONFIG_I2C_MUX_REG is not set
-CONFIG_I2C_HELPER_AUTO=y
-CONFIG_I2C_ALGOBIT=y
-
-#
-# I2C Hardware Bus support
-#
-
-#
-# PC SMBus host controller drivers
-#
-# CONFIG_I2C_ALI1535 is not set
-# CONFIG_I2C_ALI1563 is not set
-# CONFIG_I2C_ALI15X3 is not set
-# CONFIG_I2C_AMD756 is not set
-# CONFIG_I2C_AMD8111 is not set
-# CONFIG_I2C_I801 is not set
-# CONFIG_I2C_ISCH is not set
-# CONFIG_I2C_PIIX4 is not set
-# CONFIG_I2C_NFORCE2 is not set
-# CONFIG_I2C_SIS5595 is not set
-# CONFIG_I2C_SIS630 is not set
-# CONFIG_I2C_SIS96X is not set
-# CONFIG_I2C_VIA is not set
-# CONFIG_I2C_VIAPRO is not set
-
-#
-# I2C system bus drivers (mostly embedded / system-on-chip)
-#
-# CONFIG_I2C_CADENCE is not set
-# CONFIG_I2C_CBUS_GPIO is not set
-# CONFIG_I2C_DESIGNWARE_PLATFORM is not set
-# CONFIG_I2C_DESIGNWARE_PCI is not set
-# CONFIG_I2C_EMEV2 is not set
-# CONFIG_I2C_GPIO is not set
-# CONFIG_I2C_NOMADIK is not set
-# CONFIG_I2C_OCORES is not set
-# CONFIG_I2C_PCA_PLATFORM is not set
-# CONFIG_I2C_PXA_PCI is not set
-CONFIG_I2C_RK3X=y
-# CONFIG_I2C_SIMTEC is not set
-# CONFIG_I2C_XILINX is not set
-
-#
-# External I2C/SMBus adapter drivers
-#
-# CONFIG_I2C_DIOLAN_U2C is not set
-# CONFIG_I2C_PARPORT_LIGHT is not set
-# CONFIG_I2C_ROBOTFUZZ_OSIF is not set
-# CONFIG_I2C_TAOS_EVM is not set
-# CONFIG_I2C_TINY_USB is not set
-
-#
-# Other I2C/SMBus bus drivers
-#
-CONFIG_I2C_CROS_EC_TUNNEL=y
-# CONFIG_I2C_STUB is not set
-# CONFIG_I2C_SLAVE is not set
-# CONFIG_I2C_DEBUG_CORE is not set
-# CONFIG_I2C_DEBUG_ALGO is not set
-# CONFIG_I2C_DEBUG_BUS is not set
-CONFIG_SPI=y
-# CONFIG_SPI_DEBUG is not set
-CONFIG_SPI_MASTER=y
-
-#
-# SPI Master Controller Drivers
-#
-# CONFIG_SPI_ALTERA is not set
-CONFIG_SPI_BITBANG=y
-# CONFIG_SPI_CADENCE is not set
-# CONFIG_SPI_GPIO is not set
-# CONFIG_SPI_FSL_SPI is not set
-# CONFIG_SPI_OC_TINY is not set
-# CONFIG_SPI_PL022 is not set
-# CONFIG_SPI_PXA2XX is not set
-# CONFIG_SPI_PXA2XX_PCI is not set
-CONFIG_SPI_ROCKCHIP=y
-# CONFIG_SPI_SC18IS602 is not set
-# CONFIG_SPI_XCOMM is not set
-# CONFIG_SPI_XILINX is not set
-# CONFIG_SPI_ZYNQMP_GQSPI is not set
-# CONFIG_SPI_DESIGNWARE is not set
-
-#
-# SPI Protocol Masters
-#
-CONFIG_SPI_SPIDEV=y
-# CONFIG_SPI_TLE62X0 is not set
-# CONFIG_SPMI is not set
-# CONFIG_HSI is not set
-
-#
-# PPS support
-#
-CONFIG_PPS=y
-# CONFIG_PPS_DEBUG is not set
-
-#
-# PPS clients support
-#
-# CONFIG_PPS_CLIENT_KTIMER is not set
-# CONFIG_PPS_CLIENT_LDISC is not set
-# CONFIG_PPS_CLIENT_GPIO is not set
-
-#
-# PPS generators support
-#
-
-#
-# PTP clock support
-#
-CONFIG_PTP_1588_CLOCK=y
-
-#
-# Enable PHYLIB and NETWORK_PHY_TIMESTAMPING to see the additional clocks.
-#
-CONFIG_PINCTRL=y
-
-#
-# Pin controllers
-#
-CONFIG_PINMUX=y
-CONFIG_PINCONF=y
-CONFIG_GENERIC_PINCONF=y
-# CONFIG_DEBUG_PINCTRL is not set
-# CONFIG_PINCTRL_AMD is not set
-CONFIG_PINCTRL_ROCKCHIP=y
-# CONFIG_PINCTRL_SINGLE is not set
-CONFIG_PINCTRL_RK805=y
-CONFIG_ARCH_WANT_OPTIONAL_GPIOLIB=y
-CONFIG_ARCH_REQUIRE_GPIOLIB=y
-CONFIG_GPIOLIB=y
-CONFIG_GPIO_DEVRES=y
-CONFIG_OF_GPIO=y
-CONFIG_DEBUG_GPIO=y
-CONFIG_GPIO_SYSFS=y
-CONFIG_GPIO_GENERIC=y
-
-#
-# Memory mapped GPIO drivers
-#
-# CONFIG_GPIO_74XX_MMIO is not set
-# CONFIG_GPIO_ALTERA is not set
-# CONFIG_GPIO_DWAPB is not set
-CONFIG_GPIO_GENERIC_PLATFORM=y
-# CONFIG_GPIO_GRGPIO is not set
-# CONFIG_GPIO_PL061 is not set
-# CONFIG_GPIO_SYSCON is not set
-# CONFIG_GPIO_VX855 is not set
-# CONFIG_GPIO_XGENE is not set
-# CONFIG_GPIO_XILINX is not set
-# CONFIG_GPIO_ZX is not set
-
-#
-# I2C GPIO expanders
-#
-# CONFIG_GPIO_ADP5588 is not set
-# CONFIG_GPIO_ADNP is not set
-# CONFIG_GPIO_MAX7300 is not set
-# CONFIG_GPIO_MAX732X is not set
-CONFIG_GPIO_PCA953X=y
-# CONFIG_GPIO_PCA953X_IRQ is not set
-# CONFIG_GPIO_PCF857X is not set
-# CONFIG_GPIO_SX150X is not set
-
-#
-# MFD GPIO expanders
-#
-CONFIG_GPIO_RK8XX=y
-# CONFIG_GPIO_TPS6586X is not set
-
-#
-# PCI GPIO expanders
-#
-# CONFIG_GPIO_AMD8111 is not set
-# CONFIG_GPIO_BT8XX is not set
-# CONFIG_GPIO_ML_IOH is not set
-# CONFIG_GPIO_RDC321X is not set
-
-#
-# SPI GPIO expanders
-#
-# CONFIG_GPIO_74X164 is not set
-# CONFIG_GPIO_MAX7301 is not set
-# CONFIG_GPIO_MC33880 is not set
-
-#
-# SPI or I2C GPIO expanders
-#
-# CONFIG_GPIO_MCP23S08 is not set
-
-#
-# USB GPIO expanders
-#
-# CONFIG_W1 is not set
-CONFIG_POWER_SUPPLY=y
-# CONFIG_POWER_SUPPLY_DEBUG is not set
-# CONFIG_PDA_POWER is not set
-# CONFIG_GENERIC_ADC_BATTERY is not set
-# CONFIG_TEST_POWER is not set
-# CONFIG_BATTERY_DS2780 is not set
-# CONFIG_BATTERY_DS2781 is not set
-# CONFIG_BATTERY_DS2782 is not set
-CONFIG_BATTERY_SBS=y
-# CONFIG_BATTERY_BQ27XXX is not set
-# CONFIG_BATTERY_MAX17040 is not set
-# CONFIG_BATTERY_MAX17042 is not set
-# CONFIG_CHARGER_ISP1704 is not set
-# CONFIG_CHARGER_MAX8903 is not set
-# CONFIG_CHARGER_LP8727 is not set
-CONFIG_CHARGER_GPIO=y
-# CONFIG_CHARGER_MANAGER is not set
-# CONFIG_CHARGER_BQ2415X is not set
-# CONFIG_CHARGER_BQ24190 is not set
-# CONFIG_CHARGER_BQ24257 is not set
-# CONFIG_CHARGER_BQ24735 is not set
-# CONFIG_CHARGER_BQ25700 is not set
-# CONFIG_CHARGER_BQ25890 is not set
-# CONFIG_CHARGER_SMB347 is not set
-# CONFIG_CHARGER_SY6982C is not set
-# CONFIG_CHARGER_UNIVERSAL is not set
-# CONFIG_BATTERY_GAUGE_LTC2941 is not set
-# CONFIG_BATTERY_EC is not set
-# CONFIG_BATTERY_CW2015 is not set
-# CONFIG_BATTERY_RK816 is not set
-# CONFIG_BATTERY_RK817 is not set
-# CONFIG_CHARGER_RK817 is not set
-# CONFIG_BATTERY_RK818 is not set
-# CONFIG_CHARGER_RK818 is not set
-# CONFIG_CHARGER_RT9455 is not set
-CONFIG_FUEL_GAUGE_BQ40Z50=y
-CONFIG_POWER_RESET=y
-CONFIG_POWER_RESET_GPIO=y
-CONFIG_POWER_RESET_GPIO_RESTART=y
-# CONFIG_POWER_RESET_LTC2952 is not set
-# CONFIG_POWER_RESET_RESTART is not set
-# CONFIG_POWER_RESET_XGENE is not set
-# CONFIG_POWER_RESET_SYSCON is not set
-# CONFIG_POWER_RESET_SYSCON_POWEROFF is not set
-CONFIG_REBOOT_MODE=y
-CONFIG_SYSCON_REBOOT_MODE=y
-CONFIG_POWER_AVS=y
-CONFIG_ROCKCHIP_IODOMAIN=y
-CONFIG_HWMON=y
-# CONFIG_HWMON_VID is not set
-# CONFIG_HWMON_DEBUG_CHIP is not set
-
-#
-# Native drivers
-#
-# CONFIG_SENSORS_AD7314 is not set
-# CONFIG_SENSORS_AD7414 is not set
-# CONFIG_SENSORS_AD7418 is not set
-# CONFIG_SENSORS_ADM1021 is not set
-# CONFIG_SENSORS_ADM1025 is not set
-# CONFIG_SENSORS_ADM1026 is not set
-# CONFIG_SENSORS_ADM1029 is not set
-# CONFIG_SENSORS_ADM1031 is not set
-# CONFIG_SENSORS_ADM9240 is not set
-# CONFIG_SENSORS_ADT7310 is not set
-# CONFIG_SENSORS_ADT7410 is not set
-# CONFIG_SENSORS_ADT7411 is not set
-# CONFIG_SENSORS_ADT7462 is not set
-# CONFIG_SENSORS_ADT7470 is not set
-# CONFIG_SENSORS_ADT7475 is not set
-# CONFIG_SENSORS_ASC7621 is not set
-# CONFIG_SENSORS_ATXP1 is not set
-# CONFIG_SENSORS_DS620 is not set
-# CONFIG_SENSORS_DS1621 is not set
-# CONFIG_SENSORS_I5K_AMB is not set
-# CONFIG_SENSORS_F71805F is not set
-# CONFIG_SENSORS_F71882FG is not set
-# CONFIG_SENSORS_F75375S is not set
-# CONFIG_SENSORS_GL518SM is not set
-# CONFIG_SENSORS_GL520SM is not set
-# CONFIG_SENSORS_G760A is not set
-# CONFIG_SENSORS_G762 is not set
-# CONFIG_SENSORS_GPIO_FAN is not set
-# CONFIG_SENSORS_HIH6130 is not set
-# CONFIG_SENSORS_IIO_HWMON is not set
-# CONFIG_SENSORS_IT87 is not set
-# CONFIG_SENSORS_JC42 is not set
-# CONFIG_SENSORS_POWR1220 is not set
-# CONFIG_SENSORS_LINEAGE is not set
-# CONFIG_SENSORS_LTC2945 is not set
-# CONFIG_SENSORS_LTC4151 is not set
-# CONFIG_SENSORS_LTC4215 is not set
-# CONFIG_SENSORS_LTC4222 is not set
-# CONFIG_SENSORS_LTC4245 is not set
-# CONFIG_SENSORS_LTC4260 is not set
-# CONFIG_SENSORS_LTC4261 is not set
-# CONFIG_SENSORS_MAX1111 is not set
-# CONFIG_SENSORS_MAX16065 is not set
-# CONFIG_SENSORS_MAX1619 is not set
-# CONFIG_SENSORS_MAX1668 is not set
-# CONFIG_SENSORS_MAX197 is not set
-# CONFIG_SENSORS_MAX6639 is not set
-# CONFIG_SENSORS_MAX6642 is not set
-# CONFIG_SENSORS_MAX6650 is not set
-# CONFIG_SENSORS_MAX6697 is not set
-# CONFIG_SENSORS_MAX31790 is not set
-# CONFIG_SENSORS_HTU21 is not set
-# CONFIG_SENSORS_MCP3021 is not set
-# CONFIG_SENSORS_ADCXX is not set
-# CONFIG_SENSORS_LM63 is not set
-# CONFIG_SENSORS_LM70 is not set
-# CONFIG_SENSORS_LM73 is not set
-# CONFIG_SENSORS_LM75 is not set
-# CONFIG_SENSORS_LM77 is not set
-# CONFIG_SENSORS_LM78 is not set
-# CONFIG_SENSORS_LM80 is not set
-# CONFIG_SENSORS_LM83 is not set
-# CONFIG_SENSORS_LM85 is not set
-# CONFIG_SENSORS_LM87 is not set
-# CONFIG_SENSORS_LM90 is not set
-# CONFIG_SENSORS_LM92 is not set
-# CONFIG_SENSORS_LM93 is not set
-# CONFIG_SENSORS_LM95234 is not set
-# CONFIG_SENSORS_LM95241 is not set
-# CONFIG_SENSORS_LM95245 is not set
-# CONFIG_SENSORS_PC87360 is not set
-# CONFIG_SENSORS_PC87427 is not set
-# CONFIG_SENSORS_NTC_THERMISTOR is not set
-# CONFIG_SENSORS_NCT6683 is not set
-# CONFIG_SENSORS_NCT6775 is not set
-# CONFIG_SENSORS_NCT7802 is not set
-# CONFIG_SENSORS_NCT7904 is not set
-# CONFIG_SENSORS_PCF8591 is not set
-# CONFIG_PMBUS is not set
-# CONFIG_SENSORS_PWM_FAN is not set
-# CONFIG_SENSORS_SHT15 is not set
-# CONFIG_SENSORS_SHT21 is not set
-# CONFIG_SENSORS_SHTC1 is not set
-# CONFIG_SENSORS_SIS5595 is not set
-# CONFIG_SENSORS_DME1737 is not set
-# CONFIG_SENSORS_EMC1403 is not set
-# CONFIG_SENSORS_EMC2103 is not set
-# CONFIG_SENSORS_EMC6W201 is not set
-# CONFIG_SENSORS_SMSC47M1 is not set
-# CONFIG_SENSORS_SMSC47M192 is not set
-# CONFIG_SENSORS_SMSC47B397 is not set
-# CONFIG_SENSORS_SCH56XX_COMMON is not set
-# CONFIG_SENSORS_SCH5627 is not set
-# CONFIG_SENSORS_SCH5636 is not set
-# CONFIG_SENSORS_SMM665 is not set
-# CONFIG_SENSORS_ADC128D818 is not set
-# CONFIG_SENSORS_ADS1015 is not set
-# CONFIG_SENSORS_ADS7828 is not set
-# CONFIG_SENSORS_ADS7871 is not set
-# CONFIG_SENSORS_AMC6821 is not set
-# CONFIG_SENSORS_INA209 is not set
-# CONFIG_SENSORS_INA2XX is not set
-# CONFIG_SENSORS_TC74 is not set
-# CONFIG_SENSORS_THMC50 is not set
-# CONFIG_SENSORS_TMP102 is not set
-# CONFIG_SENSORS_TMP103 is not set
-# CONFIG_SENSORS_TMP401 is not set
-# CONFIG_SENSORS_TMP421 is not set
-# CONFIG_SENSORS_VIA686A is not set
-# CONFIG_SENSORS_VT1211 is not set
-# CONFIG_SENSORS_VT8231 is not set
-# CONFIG_SENSORS_W83781D is not set
-# CONFIG_SENSORS_W83791D is not set
-# CONFIG_SENSORS_W83792D is not set
-# CONFIG_SENSORS_W83793 is not set
-# CONFIG_SENSORS_W83795 is not set
-# CONFIG_SENSORS_W83L785TS is not set
-# CONFIG_SENSORS_W83L786NG is not set
-# CONFIG_SENSORS_W83627HF is not set
-# CONFIG_SENSORS_W83627EHF is not set
-CONFIG_THERMAL=y
-CONFIG_THERMAL_HWMON=y
-CONFIG_THERMAL_OF=y
-CONFIG_THERMAL_WRITABLE_TRIPS=y
-# CONFIG_THERMAL_DEFAULT_GOV_STEP_WISE is not set
-# CONFIG_THERMAL_DEFAULT_GOV_FAIR_SHARE is not set
-# CONFIG_THERMAL_DEFAULT_GOV_USER_SPACE is not set
-CONFIG_THERMAL_DEFAULT_GOV_POWER_ALLOCATOR=y
-CONFIG_THERMAL_GOV_FAIR_SHARE=y
-CONFIG_THERMAL_GOV_STEP_WISE=y
-# CONFIG_THERMAL_GOV_BANG_BANG is not set
-# CONFIG_THERMAL_GOV_USER_SPACE is not set
-CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
-CONFIG_CPU_THERMAL=y
-# CONFIG_CLOCK_THERMAL is not set
-CONFIG_DEVFREQ_THERMAL=y
-# CONFIG_THERMAL_EMULATION is not set
-# CONFIG_IMX_THERMAL is not set
-CONFIG_ROCKCHIP_THERMAL=y
-# CONFIG_RK_VIRTUAL_THERMAL is not set
-# CONFIG_RK3368_THERMAL is not set
-CONFIG_WATCHDOG=y
-# CONFIG_WATCHDOG_CORE is not set
-# CONFIG_WATCHDOG_NOWAYOUT is not set
-
-#
-# Watchdog Device Drivers
-#
-# CONFIG_SOFT_WATCHDOG is not set
-# CONFIG_GPIO_WATCHDOG is not set
-# CONFIG_XILINX_WATCHDOG is not set
-# CONFIG_ARM_SP805_WATCHDOG is not set
-# CONFIG_CADENCE_WATCHDOG is not set
-CONFIG_DW_WATCHDOG=y
-# CONFIG_MAX63XX_WATCHDOG is not set
-CONFIG_MSP430_WDT=y
-# CONFIG_ALIM7101_WDT is not set
-# CONFIG_I6300ESB_WDT is not set
-# CONFIG_BCM7038_WDT is not set
-# CONFIG_MEN_A21_WDT is not set
-
-#
-# PCI-based Watchdog Cards
-#
-# CONFIG_PCIPCWATCHDOG is not set
-# CONFIG_WDTPCI is not set
-
-#
-# USB-based Watchdog Cards
-#
-# CONFIG_USBPCWATCHDOG is not set
-CONFIG_SSB_POSSIBLE=y
-
-#
-# Sonics Silicon Backplane
-#
-# CONFIG_SSB is not set
-CONFIG_BCMA_POSSIBLE=y
-
-#
-# Broadcom specific AMBA
-#
-# CONFIG_BCMA is not set
-
-#
-# Multifunction device drivers
-#
-CONFIG_MFD_CORE=y
-# CONFIG_MFD_AS3711 is not set
-# CONFIG_MFD_AS3722 is not set
-# CONFIG_PMIC_ADP5520 is not set
-# CONFIG_MFD_AAT2870_CORE is not set
-# CONFIG_MFD_ATMEL_FLEXCOM is not set
-# CONFIG_MFD_ATMEL_HLCDC is not set
-# CONFIG_MFD_BCM590XX is not set
-# CONFIG_MFD_AXP20X is not set
-CONFIG_MFD_CROS_EC=y
-# CONFIG_MFD_CROS_EC_I2C is not set
-CONFIG_MFD_CROS_EC_SPI=y
-# CONFIG_PMIC_DA903X is not set
-# CONFIG_MFD_DA9052_SPI is not set
-# CONFIG_MFD_DA9052_I2C is not set
-# CONFIG_MFD_DA9055 is not set
-# CONFIG_MFD_DA9062 is not set
-# CONFIG_MFD_DA9063 is not set
-# CONFIG_MFD_DA9150 is not set
-# CONFIG_MFD_DLN2 is not set
-# CONFIG_MFD_MC13XXX_SPI is not set
-# CONFIG_MFD_MC13XXX_I2C is not set
-# CONFIG_MFD_HI6421_PMIC is not set
-# CONFIG_HTC_PASIC3 is not set
-# CONFIG_HTC_I2CPLD is not set
-# CONFIG_LPC_ICH is not set
-# CONFIG_LPC_SCH is not set
-# CONFIG_INTEL_SOC_PMIC is not set
-# CONFIG_MFD_JANZ_CMODIO is not set
-# CONFIG_MFD_KEMPLD is not set
-# CONFIG_MFD_88PM800 is not set
-# CONFIG_MFD_88PM805 is not set
-# CONFIG_MFD_88PM860X is not set
-# CONFIG_MFD_MAX14577 is not set
-# CONFIG_MFD_MAX77686 is not set
-# CONFIG_MFD_MAX77693 is not set
-# CONFIG_MFD_MAX77843 is not set
-# CONFIG_MFD_MAX8907 is not set
-# CONFIG_MFD_MAX8925 is not set
-# CONFIG_MFD_MAX8997 is not set
-# CONFIG_MFD_MAX8998 is not set
-# CONFIG_MFD_MT6397 is not set
-# CONFIG_MFD_MENF21BMC is not set
-# CONFIG_EZX_PCAP is not set
-# CONFIG_MFD_VIPERBOARD is not set
-# CONFIG_MFD_RETU is not set
-# CONFIG_MFD_PCF50633 is not set
-# CONFIG_MFD_RDC321X is not set
-# CONFIG_MFD_RTSX_PCI is not set
-# CONFIG_MFD_RT5033 is not set
-# CONFIG_MFD_RTSX_USB is not set
-# CONFIG_MFD_RC5T583 is not set
-# CONFIG_MFD_RK618 is not set
-CONFIG_MFD_RK808=y
-# CONFIG_MFD_RN5T618 is not set
-# CONFIG_MFD_SEC_CORE is not set
-# CONFIG_MFD_SI476X_CORE is not set
-# CONFIG_MFD_SM501 is not set
-# CONFIG_MFD_SKY81452 is not set
-# CONFIG_MFD_SMSC is not set
-# CONFIG_ABX500_CORE is not set
-# CONFIG_MFD_STMPE is not set
-CONFIG_MFD_SYSCON=y
-# CONFIG_MFD_TI_AM335X_TSCADC is not set
-# CONFIG_MFD_LP3943 is not set
-# CONFIG_MFD_LP8788 is not set
-# CONFIG_MFD_PALMAS is not set
-# CONFIG_TPS6105X is not set
-# CONFIG_TPS65010 is not set
-# CONFIG_TPS6507X is not set
-# CONFIG_MFD_TPS65090 is not set
-# CONFIG_MFD_TPS65217 is not set
-# CONFIG_MFD_TPS65218 is not set
-CONFIG_MFD_TPS6586X=y
-# CONFIG_MFD_TPS65910 is not set
-# CONFIG_MFD_TPS65912 is not set
-# CONFIG_MFD_TPS65912_I2C is not set
-# CONFIG_MFD_TPS65912_SPI is not set
-# CONFIG_MFD_TPS80031 is not set
-# CONFIG_TWL4030_CORE is not set
-# CONFIG_TWL6040_CORE is not set
-# CONFIG_MFD_WL1273_CORE is not set
-# CONFIG_MFD_LM3533 is not set
-# CONFIG_MFD_TC3589X is not set
-# CONFIG_MFD_TMIO is not set
-# CONFIG_MFD_VX855 is not set
-# CONFIG_MFD_ARIZONA_I2C is not set
-# CONFIG_MFD_ARIZONA_SPI is not set
-# CONFIG_MFD_WM8400 is not set
-# CONFIG_MFD_WM831X_I2C is not set
-# CONFIG_MFD_WM831X_SPI is not set
-# CONFIG_MFD_RK1000 is not set
-# CONFIG_MFD_WM8350_I2C is not set
-# CONFIG_MFD_WM8994 is not set
-CONFIG_FUSB_30X=y
-CONFIG_REGULATOR=y
-CONFIG_REGULATOR_DEBUG=y
-CONFIG_REGULATOR_FIXED_VOLTAGE=y
-# CONFIG_REGULATOR_VIRTUAL_CONSUMER is not set
-# CONFIG_REGULATOR_USERSPACE_CONSUMER is not set
-CONFIG_REGULATOR_ACT8865=y
-# CONFIG_REGULATOR_AD5398 is not set
-# CONFIG_REGULATOR_ANATOP is not set
-# CONFIG_REGULATOR_DA9210 is not set
-# CONFIG_REGULATOR_DA9211 is not set
-CONFIG_REGULATOR_FAN53555=y
-CONFIG_REGULATOR_GPIO=y
-# CONFIG_REGULATOR_ISL9305 is not set
-# CONFIG_REGULATOR_ISL6271A is not set
-# CONFIG_REGULATOR_LP3971 is not set
-# CONFIG_REGULATOR_LP3972 is not set
-# CONFIG_REGULATOR_LP872X is not set
-CONFIG_REGULATOR_LP8752=y
-# CONFIG_REGULATOR_LP8755 is not set
-# CONFIG_REGULATOR_LTC3589 is not set
-# CONFIG_REGULATOR_MAX1586 is not set
-# CONFIG_REGULATOR_MAX8649 is not set
-# CONFIG_REGULATOR_MAX8660 is not set
-# CONFIG_REGULATOR_MAX8952 is not set
-# CONFIG_REGULATOR_MAX8973 is not set
-CONFIG_REGULATOR_MP8865=y
-# CONFIG_REGULATOR_MT6311 is not set
-# CONFIG_REGULATOR_PFUZE100 is not set
-CONFIG_REGULATOR_PWM=y
-CONFIG_REGULATOR_RK808=y
-CONFIG_REGULATOR_RK818=y
-# CONFIG_REGULATOR_SYR82X is not set
-# CONFIG_REGULATOR_TPS51632 is not set
-# CONFIG_REGULATOR_TPS549B22 is not set
-# CONFIG_REGULATOR_TPS62360 is not set
-# CONFIG_REGULATOR_TPS65023 is not set
-# CONFIG_REGULATOR_TPS6507X is not set
-# CONFIG_REGULATOR_TPS65132 is not set
-# CONFIG_REGULATOR_TPS6524X is not set
-CONFIG_REGULATOR_TPS6586X=y
-CONFIG_REGULATOR_XZ3216=y
-CONFIG_CEC_CORE=y
-CONFIG_CEC_NOTIFIER=y
-CONFIG_MEDIA_SUPPORT=y
-
-#
-# Multimedia core support
-#
-CONFIG_MEDIA_CAMERA_SUPPORT=y
-# CONFIG_MEDIA_ANALOG_TV_SUPPORT is not set
-# CONFIG_MEDIA_DIGITAL_TV_SUPPORT is not set
-# CONFIG_MEDIA_RADIO_SUPPORT is not set
-# CONFIG_MEDIA_SDR_SUPPORT is not set
-CONFIG_MEDIA_RC_SUPPORT=y
-CONFIG_MEDIA_CEC_SUPPORT=y
-# CONFIG_MEDIA_CEC_RC is not set
-CONFIG_MEDIA_CONTROLLER=y
-CONFIG_VIDEO_DEV=y
-CONFIG_VIDEO_V4L2_SUBDEV_API=y
-CONFIG_VIDEO_V4L2=y
-# CONFIG_VIDEO_ADV_DEBUG is not set
-# CONFIG_VIDEO_FIXED_MINOR_RANGES is not set
-CONFIG_V4L2_MEM2MEM_DEV=y
-CONFIG_V4L2_FWNODE=y
-CONFIG_VIDEOBUF_GEN=y
-CONFIG_VIDEOBUF2_CORE=y
-CONFIG_VIDEOBUF2_MEMOPS=y
-CONFIG_VIDEOBUF2_DMA_CONTIG=y
-CONFIG_VIDEOBUF2_VMALLOC=y
-CONFIG_VIDEOBUF2_DMA_SG=y
-# CONFIG_TTPCI_EEPROM is not set
-
-#
-# Media drivers
-#
-CONFIG_RC_CORE=y
-CONFIG_RC_MAP=y
-# CONFIG_LIRC is not set
-CONFIG_RC_DECODERS=y
-CONFIG_IR_NEC_DECODER=y
-# CONFIG_IR_RC5_DECODER is not set
-# CONFIG_IR_RC6_DECODER is not set
-# CONFIG_IR_JVC_DECODER is not set
-# CONFIG_IR_SONY_DECODER is not set
-# CONFIG_IR_SANYO_DECODER is not set
-# CONFIG_IR_SHARP_DECODER is not set
-# CONFIG_IR_MCE_KBD_DECODER is not set
-# CONFIG_IR_XMP_DECODER is not set
-# CONFIG_IR_IMON_DECODER is not set
-# CONFIG_RC_DEVICES is not set
-CONFIG_MEDIA_USB_SUPPORT=y
-
-#
-# Webcam devices
-#
-CONFIG_USB_VIDEO_CLASS=y
-# CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV is not set
-# CONFIG_USB_GSPCA is not set
-# CONFIG_USB_PWC is not set
-# CONFIG_VIDEO_CPIA2 is not set
-# CONFIG_USB_ZR364XX is not set
-# CONFIG_USB_STKWEBCAM is not set
-# CONFIG_USB_S2255 is not set
-# CONFIG_VIDEO_USBTV is not set
-CONFIG_NPU_USB_ACM=y
-
-#
-# Webcam, TV (analog/digital) USB devices
-#
-# CONFIG_VIDEO_EM28XX is not set
-# CONFIG_MEDIA_PCI_SUPPORT is not set
-CONFIG_V4L_PLATFORM_DRIVERS=y
-# CONFIG_VIDEO_CAFE_CCIC is not set
-CONFIG_SOC_CAMERA=y
-# CONFIG_SOC_CAMERA_PLATFORM is not set
-# CONFIG_VIDEO_XILINX is not set
-# CONFIG_VIDEO_RK_CIF_ISP10 is not set
-# CONFIG_VIDEO_ROCKCHIP_CIF is not set
-CONFIG_VIDEO_ROCKCHIP_ISP1=y
-CONFIG_VIDEO_ROCKCHIP_USBACM_CONTROL=y
-CONFIG_V4L_MEM2MEM_DRIVERS=y
-# CONFIG_VIDEO_MEM2MEM_DEINTERLACE is not set
-# CONFIG_VIDEO_SH_VEU is not set
-CONFIG_VIDEO_ROCKCHIP_RGA=y
-# CONFIG_VIDEO_ROCKCHIP_VPU is not set
-# CONFIG_V4L_TEST_DRIVERS is not set
-# CONFIG_ROCKCHIP_TSP is not set
-
-#
-# Supported MMC/SDIO adapters
-#
-# CONFIG_CYPRESS_FIRMWARE is not set
-
-#
-# Media ancillary drivers (tuners, sensors, i2c, spi, frontends)
-#
-# CONFIG_MEDIA_SUBDRV_AUTOSELECT is not set
-# CONFIG_VIDEO_IR_I2C is not set
-
-#
-# I2C Encoders, decoders, sensors and other helper chips
-#
-
-#
-# Audio decoders, processors and mixers
-#
-# CONFIG_VIDEO_TVAUDIO is not set
-# CONFIG_VIDEO_TDA7432 is not set
-# CONFIG_VIDEO_TDA9840 is not set
-# CONFIG_VIDEO_TEA6415C is not set
-# CONFIG_VIDEO_TEA6420 is not set
-# CONFIG_VIDEO_MSP3400 is not set
-# CONFIG_VIDEO_CS5345 is not set
-# CONFIG_VIDEO_CS53L32A is not set
-# CONFIG_VIDEO_TLV320AIC23B is not set
-# CONFIG_VIDEO_UDA1342 is not set
-# CONFIG_VIDEO_WM8775 is not set
-# CONFIG_VIDEO_WM8739 is not set
-# CONFIG_VIDEO_VP27SMPX is not set
-# CONFIG_VIDEO_SONY_BTF_MPX is not set
-
-#
-# RDS decoders
-#
-# CONFIG_VIDEO_SAA6588 is not set
-
-#
-# Video decoders
-#
-# CONFIG_VIDEO_ADV7180 is not set
-# CONFIG_VIDEO_ADV7181D is not set
-# CONFIG_VIDEO_ADV7183 is not set
-# CONFIG_VIDEO_ADV7604 is not set
-# CONFIG_VIDEO_ADV7842 is not set
-# CONFIG_VIDEO_BT819 is not set
-# CONFIG_VIDEO_BT856 is not set
-# CONFIG_VIDEO_BT866 is not set
-# CONFIG_VIDEO_KS0127 is not set
-# CONFIG_VIDEO_ML86V7667 is not set
-# CONFIG_VIDEO_SAA7110 is not set
-# CONFIG_VIDEO_SAA711X is not set
-CONFIG_VIDEO_TC35874X=y
-# CONFIG_VIDEO_TVP514X is not set
-# CONFIG_VIDEO_TVP5150 is not set
-# CONFIG_VIDEO_TVP7002 is not set
-# CONFIG_VIDEO_TW2804 is not set
-# CONFIG_VIDEO_TW9903 is not set
-# CONFIG_VIDEO_TW9906 is not set
-# CONFIG_VIDEO_VPX3220 is not set
-
-#
-# Video and audio decoders
-#
-# CONFIG_VIDEO_SAA717X is not set
-# CONFIG_VIDEO_CX25840 is not set
-
-#
-# Video encoders
-#
-# CONFIG_VIDEO_SAA7127 is not set
-# CONFIG_VIDEO_SAA7185 is not set
-# CONFIG_VIDEO_ADV7170 is not set
-# CONFIG_VIDEO_ADV7175 is not set
-# CONFIG_VIDEO_ADV7343 is not set
-# CONFIG_VIDEO_ADV7393 is not set
-# CONFIG_VIDEO_ADV7511 is not set
-# CONFIG_VIDEO_AD9389B is not set
-# CONFIG_VIDEO_AK881X is not set
-# CONFIG_VIDEO_THS8200 is not set
-
-#
-# Camera sensor devices
-#
-# CONFIG_VIDEO_IMX214 is not set
-# CONFIG_VIDEO_IMX219 is not set
-# CONFIG_VIDEO_IMX258 is not set
-# CONFIG_VIDEO_IMX307 is not set
-# CONFIG_VIDEO_IMX317 is not set
-# CONFIG_VIDEO_IMX323 is not set
-CONFIG_VIDEO_IMX327=y
-# CONFIG_VIDEO_VIRT_CAMERA is not set
-# CONFIG_VIDEO_OV2659 is not set
-# CONFIG_VIDEO_OV2680 is not set
-# CONFIG_VIDEO_OV2685 is not set
-# CONFIG_VIDEO_OV2718 is not set
-# CONFIG_VIDEO_OV2735 is not set
-CONFIG_VIDEO_OV4689=y
-# CONFIG_VIDEO_OV5640 is not set
-# CONFIG_VIDEO_OV5647 is not set
-CONFIG_VIDEO_OV5648=y
-# CONFIG_VIDEO_OV5670 is not set
-# CONFIG_VIDEO_OV5695 is not set
-# CONFIG_VIDEO_OV7251 is not set
-# CONFIG_VIDEO_OV7640 is not set
-# CONFIG_VIDEO_OV7670 is not set
-# CONFIG_VIDEO_OV7725 is not set
-# CONFIG_VIDEO_OV7750 is not set
-CONFIG_VIDEO_OV8858=y
-# CONFIG_VIDEO_OV9281 is not set
-# CONFIG_VIDEO_OV9650 is not set
-# CONFIG_VIDEO_OV9750 is not set
-CONFIG_VIDEO_OV13850=y
-# CONFIG_VIDEO_VS6624 is not set
-# CONFIG_VIDEO_MT9M032 is not set
-# CONFIG_VIDEO_MT9P031 is not set
-# CONFIG_VIDEO_MT9T001 is not set
-# CONFIG_VIDEO_MT9V011 is not set
-# CONFIG_VIDEO_MT9V032 is not set
-# CONFIG_VIDEO_AR0144 is not set
-# CONFIG_VIDEO_AR0230 is not set
-# CONFIG_VIDEO_SR030PC30 is not set
-# CONFIG_VIDEO_NOON010PC30 is not set
-# CONFIG_VIDEO_M5MOLS is not set
-# CONFIG_VIDEO_S5K6AA is not set
-# CONFIG_VIDEO_S5K6A3 is not set
-# CONFIG_VIDEO_S5K4ECGX is not set
-# CONFIG_VIDEO_S5K5BAF is not set
-# CONFIG_VIDEO_SMIAPP is not set
-# CONFIG_VIDEO_S5C73M3 is not set
-# CONFIG_VIDEO_GC0403 is not set
-# CONFIG_VIDEO_GC2155 is not set
-# CONFIG_VIDEO_GC0312 is not set
-# CONFIG_VIDEO_GC2145 is not set
-CONFIG_VIDEO_GC2355=y
-# CONFIG_VIDEO_GC2385 is not set
-# CONFIG_VIDEO_GC5025 is not set
-# CONFIG_VIDEO_GC5035 is not set
-# CONFIG_VIDEO_GC8034 is not set
-CONFIG_VIDEO_SC031GS=y
-# CONFIG_VIDEO_SC132GS is not set
-# CONFIG_VIDEO_GC0329 is not set
-# CONFIG_VIDEO_GC2035 is not set
-# CONFIG_VIDEO_BF20A2 is not set
-# CONFIG_VIDEO_BF3925 is not set
-# CONFIG_VIDEO_JX_H65 is not set
-# CONFIG_VIDEO_XC7080_XC530 is not set
-# CONFIG_VIDEO_PREISP_DUMMY_SENSOR is not set
-
-#
-# Flash devices
-#
-# CONFIG_VIDEO_ADP1653 is not set
-# CONFIG_VIDEO_AS3645A is not set
-# CONFIG_VIDEO_LM3560 is not set
-# CONFIG_VIDEO_LM3646 is not set
-# CONFIG_VIDEO_SGM3784 is not set
-
-#
-# Video improvement chips
-#
-# CONFIG_VIDEO_UPD64031A is not set
-# CONFIG_VIDEO_UPD64083 is not set
-
-#
-# Camera lens devices
-#
-CONFIG_VIDEO_VM149C=y
-# CONFIG_VIDEO_DW9714 is not set
-# CONFIG_VIDEO_FP5510 is not set
-
-#
-# Audio/Video compression chips
-#
-# CONFIG_VIDEO_SAA6752HS is not set
-
-#
-# Miscellaneous helper chips
-#
-# CONFIG_VIDEO_THS7303 is not set
-# CONFIG_VIDEO_M52790 is not set
-CONFIG_VIDEO_NVP6324=y
-
-#
-# Sensors used on soc_camera driver
-#
-
-#
-# soc_camera sensor drivers
-#
-# CONFIG_SOC_CAMERA_IMX074 is not set
-# CONFIG_SOC_CAMERA_MT9M001 is not set
-# CONFIG_SOC_CAMERA_MT9M111 is not set
-# CONFIG_SOC_CAMERA_MT9T031 is not set
-# CONFIG_SOC_CAMERA_MT9T112 is not set
-# CONFIG_SOC_CAMERA_MT9V022 is not set
-# CONFIG_SOC_CAMERA_OV2640 is not set
-# CONFIG_SOC_CAMERA_OV5642 is not set
-# CONFIG_SOC_CAMERA_OV6650 is not set
-# CONFIG_SOC_CAMERA_OV772X is not set
-# CONFIG_SOC_CAMERA_OV9640 is not set
-# CONFIG_SOC_CAMERA_OV9740 is not set
-# CONFIG_SOC_CAMERA_RJ54N1 is not set
-# CONFIG_SOC_CAMERA_TW9910 is not set
-
-#
-# SPI helper chips
-#
-# CONFIG_VIDEO_GS1662 is not set
-# CONFIG_VIDEO_IMX327_SPI is not set
-# CONFIG_VIDEO_ROCKCHIP_PREISP is not set
-
-#
-# Customise DVB Frontends
-#
-# CONFIG_DVB_AU8522_V4L is not set
-# CONFIG_DVB_TUNER_DIB0070 is not set
-# CONFIG_DVB_TUNER_DIB0090 is not set
-
-#
-# Tools to develop new frontends
-#
-# CONFIG_DVB_DUMMY_FE is not set
-# CONFIG_CAMSYS_DRV is not set
-# CONFIG_ROCK_CHIP_SOC_CAMERA is not set
-
-#
-# Graphics support
-#
-# CONFIG_VGA_ARB is not set
-CONFIG_DRM=y
-CONFIG_DRM_IGNORE_IOTCL_PERMIT=y
-CONFIG_DRM_MIPI_DSI=y
-CONFIG_DRM_KMS_HELPER=y
-CONFIG_DRM_KMS_FB_HELPER=y
-CONFIG_DRM_FBDEV_EMULATION=y
-CONFIG_DRM_LOAD_EDID_FIRMWARE=y
-# CONFIG_DRM_DP_CEC is not set
-# CONFIG_DRM_SCDC_HELPER is not set
-CONFIG_DRM_DMA_SYNC=y
-
-#
-# I2C encoder or helper chips
-#
-# CONFIG_DRM_I2C_ADV7511 is not set
-# CONFIG_DRM_I2C_CH7006 is not set
-# CONFIG_DRM_I2C_SIL164 is not set
-# CONFIG_DRM_I2C_NXP_TDA998X is not set
-# CONFIG_DRM_TDFX is not set
-# CONFIG_DRM_R128 is not set
-# CONFIG_DRM_RADEON is not set
-# CONFIG_DRM_AMDGPU is not set
-# CONFIG_DRM_NOUVEAU is not set
-# CONFIG_DRM_MGA is not set
-# CONFIG_DRM_VIA is not set
-# CONFIG_DRM_SAVAGE is not set
-# CONFIG_DRM_VGEM is not set
-CONFIG_DRM_ROCKCHIP=y
-CONFIG_ROCKCHIP_DRM_DEBUG=y
-CONFIG_ROCKCHIP_CDN_DP=y
-CONFIG_ROCKCHIP_DW_HDMI=y
-CONFIG_ROCKCHIP_DW_MIPI_DSI=y
-# CONFIG_ROCKCHIP_MIPI_CSI_TX is not set
-CONFIG_ROCKCHIP_DW_MIPI_DSI_2_LVDS=y
-CONFIG_ROCKCHIP_ANALOGIX_DP=y
-CONFIG_ROCKCHIP_INNO_HDMI=y
-CONFIG_ROCKCHIP_LVDS=y
-CONFIG_ROCKCHIP_DRM_TVE=y
-CONFIG_ROCKCHIP_RGB=y
-# CONFIG_ROCKCHIP_DRM_BACKLIGHT is not set
-# CONFIG_ROCKCHIP_RK3066_HDMI is not set
-# CONFIG_DRM_UDL is not set
-# CONFIG_DRM_AST is not set
-# CONFIG_DRM_MGAG200 is not set
-# CONFIG_DRM_CIRRUS_QEMU is not set
-# CONFIG_DRM_QXL is not set
-# CONFIG_DRM_BOCHS is not set
-CONFIG_DRM_PANEL=y
-
-#
-# Display Panels
-#
-CONFIG_DRM_PANEL_SIMPLE=y
-# CONFIG_DRM_PANEL_SAMSUNG_LD9040 is not set
-# CONFIG_DRM_PANEL_LG_LG4573 is not set
-# CONFIG_DRM_PANEL_SAMSUNG_S6E8AA0 is not set
-# CONFIG_DRM_PANEL_SHARP_LQ101R1SX01 is not set
-CONFIG_DRM_BRIDGE=y
-
-#
-# Display Interface Bridges
-#
-# CONFIG_DRM_NXP_PTN3460 is not set
-# CONFIG_DRM_PARADE_PS8622 is not set
-# CONFIG_DRM_RK1000 is not set
-# CONFIG_DRM_DUMB_VGA_DAC is not set
-# CONFIG_DRM_LONTIUM_LT8912 is not set
-# CONFIG_DRM_CHIPONE_ICN6211 is not set
-CONFIG_DRM_ANALOGIX_DP=y
-# CONFIG_DRM_ANALOGIX_ANX78XX is not set
-# CONFIG_DRM_ANALOGIX_ANX6345 is not set
-CONFIG_DRM_DW_HDMI=y
-# CONFIG_DRM_DW_HDMI_AHB_AUDIO is not set
-CONFIG_DRM_DW_HDMI_I2S_AUDIO=y
-CONFIG_DRM_DW_HDMI_CEC=y
-# CONFIG_POWERVR_ROGUE_M is not set
-CONFIG_MALI400=y
-CONFIG_MALI450=y
-# CONFIG_MALI470 is not set
-# CONFIG_MALI400_DEBUG is not set
-# CONFIG_MALI400_PROFILING is not set
-# CONFIG_MALI400_UMP is not set
-CONFIG_MALI_DMA_BUF_MAP_ON_ATTACH=y
-CONFIG_MALI_SHARED_INTERRUPTS=y
-# CONFIG_MALI_PMU_PARALLEL_POWER_UP is not set
-CONFIG_MALI_DT=y
-CONFIG_MALI_DEVFREQ=y
-# CONFIG_MALI_QUIET is not set
-# CONFIG_MALI_MIDGARD_FOR_ANDROID is not set
-CONFIG_MALI_MIDGARD_FOR_LINUX=y
-CONFIG_MALI_MIDGARD=y
-# CONFIG_MALI_GATOR_SUPPORT is not set
-# CONFIG_MALI_MIDGARD_ENABLE_TRACE is not set
-# CONFIG_MALI_DMA_FENCE is not set
-CONFIG_MALI_EXPERT=y
-# CONFIG_MALI_CORESTACK is not set
-# CONFIG_MALI_PRFCNT_SET_SECONDARY is not set
-# CONFIG_MALI_PLATFORM_FAKE is not set
-# CONFIG_MALI_PLATFORM_DEVICETREE is not set
-CONFIG_MALI_PLATFORM_THIRDPARTY=y
-CONFIG_MALI_PLATFORM_THIRDPARTY_NAME="rk"
-CONFIG_MALI_DEBUG=y
-# CONFIG_MALI_NO_MALI is not set
-# CONFIG_MALI_TRACE_TIMELINE is not set
-# CONFIG_MALI_SYSTEM_TRACE is not set
-# CONFIG_MALI_GPU_MMU_AARCH64 is not set
-CONFIG_MALI_PWRSOFT_765=y
-# CONFIG_MALI_KUTF is not set
-# CONFIG_MALI_BIFROST_FOR_ANDROID is not set
-CONFIG_MALI_BIFROST_FOR_LINUX=y
-# CONFIG_MALI_BIFROST is not set
-
-#
-# Frame buffer Devices
-#
-CONFIG_FB=y
-# CONFIG_FIRMWARE_EDID is not set
-CONFIG_FB_CMDLINE=y
-# CONFIG_FB_DDC is not set
-# CONFIG_FB_BOOT_VESA_SUPPORT is not set
-CONFIG_FB_CFB_FILLRECT=y
-CONFIG_FB_CFB_COPYAREA=y
-CONFIG_FB_CFB_IMAGEBLIT=y
-# CONFIG_FB_CFB_REV_PIXELS_IN_BYTE is not set
-CONFIG_FB_SYS_FILLRECT=y
-CONFIG_FB_SYS_COPYAREA=y
-CONFIG_FB_SYS_IMAGEBLIT=y
-# CONFIG_FB_FOREIGN_ENDIAN is not set
-CONFIG_FB_SYS_FOPS=y
-# CONFIG_FB_SVGALIB is not set
-# CONFIG_FB_MACMODES is not set
-# CONFIG_FB_BACKLIGHT is not set
-# CONFIG_FB_MODE_HELPERS is not set
-# CONFIG_FB_TILEBLITTING is not set
-
-#
-# Frame buffer hardware drivers
-#
-# CONFIG_FB_CIRRUS is not set
-# CONFIG_FB_PM2 is not set
-# CONFIG_FB_ARMCLCD is not set
-# CONFIG_FB_CYBER2000 is not set
-# CONFIG_FB_ASILIANT is not set
-# CONFIG_FB_IMSTT is not set
-# CONFIG_FB_UVESA is not set
-# CONFIG_FB_OPENCORES is not set
-# CONFIG_FB_S1D13XXX is not set
-# CONFIG_FB_NVIDIA is not set
-# CONFIG_FB_RIVA is not set
-# CONFIG_FB_I740 is not set
-# CONFIG_FB_MATROX is not set
-# CONFIG_FB_RADEON is not set
-# CONFIG_FB_ATY128 is not set
-# CONFIG_FB_ATY is not set
-# CONFIG_FB_S3 is not set
-# CONFIG_FB_SAVAGE is not set
-# CONFIG_FB_SIS is not set
-# CONFIG_FB_NEOMAGIC is not set
-# CONFIG_FB_KYRO is not set
-# CONFIG_FB_3DFX is not set
-# CONFIG_FB_VOODOO1 is not set
-# CONFIG_FB_VT8623 is not set
-# CONFIG_FB_TRIDENT is not set
-# CONFIG_FB_ARK is not set
-# CONFIG_FB_PM3 is not set
-# CONFIG_FB_CARMINE is not set
-# CONFIG_FB_SMSCUFX is not set
-# CONFIG_FB_UDL is not set
-# CONFIG_FB_IBM_GXT4500 is not set
-# CONFIG_FB_VIRTUAL is not set
-# CONFIG_FB_METRONOME is not set
-# CONFIG_FB_MB862XX is not set
-# CONFIG_FB_BROADSHEET is not set
-# CONFIG_FB_AUO_K190X is not set
-# CONFIG_FB_SIMPLE is not set
-# CONFIG_FB_SSD1307 is not set
-# CONFIG_FB_SM712 is not set
-CONFIG_BACKLIGHT_LCD_SUPPORT=y
-# CONFIG_LCD_CLASS_DEVICE is not set
-CONFIG_BACKLIGHT_CLASS_DEVICE=y
-CONFIG_BACKLIGHT_GENERIC=y
-CONFIG_BACKLIGHT_PWM=y
-# CONFIG_BACKLIGHT_PM8941_WLED is not set
-# CONFIG_BACKLIGHT_ADP8860 is not set
-# CONFIG_BACKLIGHT_ADP8870 is not set
-# CONFIG_BACKLIGHT_LM3630A is not set
-# CONFIG_BACKLIGHT_LM3639 is not set
-# CONFIG_BACKLIGHT_LP855X is not set
-# CONFIG_BACKLIGHT_GPIO is not set
-# CONFIG_BACKLIGHT_LV5207LP is not set
-# CONFIG_BACKLIGHT_BD6107 is not set
-
-#
-# Rockchip Misc Video driver
-#
-# CONFIG_FB_ROCKCHIP is not set
-# CONFIG_LCDC_RK3368 is not set
-CONFIG_LCD_GENERAL=y
-# CONFIG_LCD_MIPI is not set
-# CONFIG_RK_TRSM is not set
-# CONFIG_RK_HDMI is not set
-
-#
-# RGA
-#
-# CONFIG_ROCKCHIP_RGA is not set
-
-#
-# RGA2
-#
-CONFIG_ROCKCHIP_RGA2=y
-
-#
-# VCODEC
-#
-CONFIG_RK_VCODEC=y
-
-#
-# IEP
-#
-CONFIG_IEP=y
-CONFIG_IEP_MMU=y
-
-#
-# DP
-#
-
-#
-# ROCKCHIP_MPP
-#
-CONFIG_ROCKCHIP_MPP_SERVICE=y
-CONFIG_ROCKCHIP_MPP_DEVICE=y
-# CONFIG_VGASTATE is not set
-CONFIG_VIDEOMODE_HELPERS=y
-CONFIG_HDMI=y
-CONFIG_HDMI_NOTIFIERS=y
-
-#
-# Console display driver support
-#
-CONFIG_DUMMY_CONSOLE=y
-CONFIG_DUMMY_CONSOLE_COLUMNS=80
-CONFIG_DUMMY_CONSOLE_ROWS=25
-# CONFIG_FRAMEBUFFER_CONSOLE is not set
-# CONFIG_LOGO is not set
-CONFIG_SOUND=y
-# CONFIG_SOUND_OSS_CORE is not set
-CONFIG_SND=y
-CONFIG_SND_TIMER=y
-CONFIG_SND_PCM=y
-CONFIG_SND_PCM_ELD=y
-CONFIG_SND_PCM_IEC958=y
-CONFIG_SND_DMAENGINE_PCM=y
-CONFIG_SND_HWDEP=y
-CONFIG_SND_RAWMIDI=y
-CONFIG_SND_JACK=y
-CONFIG_SND_SEQUENCER=y
-CONFIG_SND_SEQ_DUMMY=y
-# CONFIG_SND_MIXER_OSS is not set
-# CONFIG_SND_PCM_OSS is not set
-CONFIG_SND_PCM_TIMER=y
-# CONFIG_SND_SEQUENCER_OSS is not set
-CONFIG_SND_HRTIMER=y
-CONFIG_SND_SEQ_HRTIMER_DEFAULT=y
-CONFIG_SND_DYNAMIC_MINORS=y
-CONFIG_SND_MAX_CARDS=32
-# CONFIG_SND_SUPPORT_OLD_API is not set
-CONFIG_SND_PROC_FS=y
-CONFIG_SND_VERBOSE_PROCFS=y
-# CONFIG_SND_VERBOSE_PRINTK is not set
-# CONFIG_SND_DEBUG is not set
-CONFIG_SND_RAWMIDI_SEQ=y
-# CONFIG_SND_OPL3_LIB_SEQ is not set
-# CONFIG_SND_OPL4_LIB_SEQ is not set
-# CONFIG_SND_SBAWE_SEQ is not set
-# CONFIG_SND_EMU10K1_SEQ is not set
-CONFIG_SND_DRIVERS=y
-# CONFIG_SND_DUMMY is not set
-# CONFIG_SND_ALOOP is not set
-# CONFIG_SND_VIRMIDI is not set
-# CONFIG_SND_MTPAV is not set
-# CONFIG_SND_SERIAL_U16550 is not set
-# CONFIG_SND_MPU401 is not set
-# CONFIG_SND_PCI is not set
-
-#
-# HD-Audio
-#
-CONFIG_SND_HDA_PREALLOC_SIZE=64
-# CONFIG_SND_SPI is not set
-CONFIG_SND_USB=y
-CONFIG_SND_USB_AUDIO=y
-# CONFIG_SND_USB_UA101 is not set
-# CONFIG_SND_USB_CAIAQ is not set
-# CONFIG_SND_USB_6FIRE is not set
-# CONFIG_SND_USB_HIFACE is not set
-# CONFIG_SND_BCD2000 is not set
-# CONFIG_SND_USB_POD is not set
-# CONFIG_SND_USB_PODHD is not set
-# CONFIG_SND_USB_TONEPORT is not set
-# CONFIG_SND_USB_VARIAX is not set
-CONFIG_SND_SOC=y
-CONFIG_SND_SOC_GENERIC_DMAENGINE_PCM=y
-# CONFIG_SND_ATMEL_SOC is not set
-# CONFIG_SND_DESIGNWARE_I2S is not set
-
-#
-# SoC Audio for Freescale CPUs
-#
-
-#
-# Common SoC Audio options for Freescale CPUs:
-#
-# CONFIG_SND_SOC_FSL_ASRC is not set
-# CONFIG_SND_SOC_FSL_SAI is not set
-# CONFIG_SND_SOC_FSL_SSI is not set
-# CONFIG_SND_SOC_FSL_SPDIF is not set
-# CONFIG_SND_SOC_FSL_ESAI is not set
-# CONFIG_SND_SOC_IMX_AUDMUX is not set
-CONFIG_SND_SOC_ROCKCHIP=y
-# CONFIG_SND_SOC_ROCKCHIP_FORCE_SRAM is not set
-CONFIG_SND_SOC_ROCKCHIP_I2S=y
-# CONFIG_SND_SOC_ROCKCHIP_I2S_TDM is not set
-# CONFIG_SND_SOC_ROCKCHIP_MULTI_DAIS is not set
-# CONFIG_SND_SOC_ROCKCHIP_PDM is not set
-CONFIG_SND_SOC_ROCKCHIP_SPDIF=y
-# CONFIG_SND_SOC_ROCKCHIP_SPDIFRX is not set
-# CONFIG_SND_SOC_ROCKCHIP_VAD is not set
-# CONFIG_SND_SOC_ROCKCHIP_DA7219 is not set
-# CONFIG_SND_SOC_ROCKCHIP_HDMI_ANALOG is not set
-CONFIG_SND_SOC_ROCKCHIP_HDMI_DP=y
-# CONFIG_SND_SOC_ROCKCHIP_MAX98090 is not set
-CONFIG_SND_SOC_ROCKCHIP_MULTICODECS=y
-# CONFIG_SND_SOC_ROCKCHIP_RT5645 is not set
-CONFIG_SND_SOC_ROCKCHIP_RT5660=y
-# CONFIG_SND_SOC_ROCKCHIP_RT5651_TC358749 is not set
-CONFIG_SND_SOC_ROCKCHIP_CDNDP=y
-
-#
-# Allwinner SoC Audio support
-#
-# CONFIG_SND_SUN4I_CODEC is not set
-# CONFIG_SND_SOC_XTFPGA_I2S is not set
-CONFIG_SND_SOC_I2C_AND_SPI=y
-
-#
-# CODEC drivers
-#
-# CONFIG_SND_SOC_AC97_CODEC is not set
-# CONFIG_SND_SOC_ADAU1701 is not set
-# CONFIG_SND_SOC_AK4104 is not set
-# CONFIG_SND_SOC_AK4554 is not set
-# CONFIG_SND_SOC_AK4613 is not set
-# CONFIG_SND_SOC_AK4642 is not set
-# CONFIG_SND_SOC_AK5386 is not set
-# CONFIG_SND_SOC_ALC5623 is not set
-# CONFIG_SND_SOC_CS35L32 is not set
-# CONFIG_SND_SOC_CS42L51_I2C is not set
-# CONFIG_SND_SOC_CS42L52 is not set
-# CONFIG_SND_SOC_CS42L56 is not set
-# CONFIG_SND_SOC_CS42L73 is not set
-# CONFIG_SND_SOC_CS4265 is not set
-# CONFIG_SND_SOC_CS4270 is not set
-# CONFIG_SND_SOC_CS4271_I2C is not set
-# CONFIG_SND_SOC_CS4271_SPI is not set
-# CONFIG_SND_SOC_CS42XX8_I2C is not set
-# CONFIG_SND_SOC_CS4349 is not set
-# CONFIG_SND_SOC_CX2072X is not set
-# CONFIG_SND_SOC_CX20810 is not set
-# CONFIG_SND_SOC_DUMMY_CODEC is not set
-# CONFIG_SND_SOC_BT_SCO is not set
-# CONFIG_SND_SOC_ES8316 is not set
-# CONFIG_SND_SOC_ES8323 is not set
-CONFIG_SND_SOC_HDMI_CODEC=y
-# CONFIG_SND_SOC_ES8328 is not set
-# CONFIG_SND_SOC_ES8328_I2C is not set
-# CONFIG_SND_SOC_ES8396 is not set
-# CONFIG_SND_SOC_GTM601 is not set
-# CONFIG_SND_SOC_GVA_CODEC is not set
-# CONFIG_SND_SOC_FM1288 is not set
-# CONFIG_SND_SOC_PCM1681 is not set
-# CONFIG_SND_SOC_PCM1792A is not set
-# CONFIG_SND_SOC_PCM512x_I2C is not set
-# CONFIG_SND_SOC_PCM512x_SPI is not set
-# CONFIG_SND_SOC_RK312X is not set
-# CONFIG_SND_SOC_RK3228 is not set
-# CONFIG_SND_SOC_RK3308 is not set
-# CONFIG_SND_SOC_RK3328 is not set
-# CONFIG_SND_SOC_RK817 is not set
-CONFIG_SND_SOC_RL6231=y
-# CONFIG_SND_SOC_RT5616 is not set
-# CONFIG_SND_SOC_RT5631 is not set
-CONFIG_SND_SOC_RT5640=y
-# CONFIG_SND_SOC_RT5651 is not set
-CONFIG_SND_SOC_RT5660=y
-# CONFIG_SND_SOC_RT5677_SPI is not set
-# CONFIG_SND_SOC_SGTL5000 is not set
-# CONFIG_SND_SOC_SIRF_AUDIO_CODEC is not set
-# CONFIG_SND_SOC_SPDIF is not set
-# CONFIG_SND_SOC_SSM2602_SPI is not set
-# CONFIG_SND_SOC_SSM2602_I2C is not set
-# CONFIG_SND_SOC_SSM4567 is not set
-# CONFIG_SND_SOC_STA32X is not set
-# CONFIG_SND_SOC_STA350 is not set
-# CONFIG_SND_SOC_STI_SAS is not set
-# CONFIG_SND_SOC_TAS2552 is not set
-# CONFIG_SND_SOC_TAS5086 is not set
-# CONFIG_SND_SOC_TAS571X is not set
-# CONFIG_SND_SOC_TC358749X is not set
-# CONFIG_SND_SOC_TFA9879 is not set
-# CONFIG_SND_SOC_TLV320AIC23_I2C is not set
-# CONFIG_SND_SOC_TLV320AIC23_SPI is not set
-# CONFIG_SND_SOC_TLV320AIC31XX is not set
-# CONFIG_SND_SOC_TLV320AIC3X is not set
-# CONFIG_SND_SOC_TS3A227E is not set
-# CONFIG_SND_SOC_WM8510 is not set
-# CONFIG_SND_SOC_WM8523 is not set
-# CONFIG_SND_SOC_WM8580 is not set
-# CONFIG_SND_SOC_WM8711 is not set
-# CONFIG_SND_SOC_WM8728 is not set
-# CONFIG_SND_SOC_WM8731 is not set
-# CONFIG_SND_SOC_WM8737 is not set
-# CONFIG_SND_SOC_WM8741 is not set
-# CONFIG_SND_SOC_WM8750 is not set
-# CONFIG_SND_SOC_WM8753 is not set
-# CONFIG_SND_SOC_WM8770 is not set
-# CONFIG_SND_SOC_WM8776 is not set
-# CONFIG_SND_SOC_WM8804_I2C is not set
-# CONFIG_SND_SOC_WM8804_SPI is not set
-# CONFIG_SND_SOC_WM8903 is not set
-# CONFIG_SND_SOC_WM8962 is not set
-# CONFIG_SND_SOC_WM8978 is not set
-# CONFIG_SND_SOC_TPA6130A2 is not set
-CONFIG_SND_SIMPLE_CARD=y
-# CONFIG_SOUND_PRIME is not set
-
-#
-# HID support
-#
-CONFIG_HID=y
-CONFIG_HID_BATTERY_STRENGTH=y
-CONFIG_HIDRAW=y
-CONFIG_UHID=y
-CONFIG_HID_GENERIC=y
-
-#
-# Special HID drivers
-#
-# CONFIG_HID_A4TECH is not set
-# CONFIG_HID_ACRUX is not set
-# CONFIG_HID_APPLE is not set
-# CONFIG_HID_APPLEIR is not set
-# CONFIG_HID_AUREAL is not set
-# CONFIG_HID_BELKIN is not set
-# CONFIG_HID_BETOP_FF is not set
-# CONFIG_HID_CHERRY is not set
-# CONFIG_HID_CHICONY is not set
-# CONFIG_HID_CORSAIR is not set
-# CONFIG_HID_PRODIKEYS is not set
-# CONFIG_HID_CP2112 is not set
-# CONFIG_HID_CYPRESS is not set
-# CONFIG_HID_DRAGONRISE is not set
-# CONFIG_HID_EMS_FF is not set
-# CONFIG_HID_ELECOM is not set
-# CONFIG_HID_ELO is not set
-# CONFIG_HID_EZKEY is not set
-# CONFIG_HID_GEMBIRD is not set
-# CONFIG_HID_GFRM is not set
-# CONFIG_HID_HOLTEK is not set
-# CONFIG_HID_GT683R is not set
-# CONFIG_HID_KEYTOUCH is not set
-# CONFIG_HID_KYE is not set
-# CONFIG_HID_UCLOGIC is not set
-# CONFIG_HID_WALTOP is not set
-# CONFIG_HID_GYRATION is not set
-# CONFIG_HID_ICADE is not set
-# CONFIG_HID_TWINHAN is not set
-CONFIG_HID_KENSINGTON=y
-# CONFIG_HID_LCPOWER is not set
-# CONFIG_HID_LENOVO is not set
-# CONFIG_HID_LOGITECH is not set
-# CONFIG_HID_MAGICMOUSE is not set
-# CONFIG_HID_MICROSOFT is not set
-# CONFIG_HID_MONTEREY is not set
-CONFIG_HID_MULTITOUCH=y
-# CONFIG_HID_NTRIG is not set
-# CONFIG_HID_ORTEK is not set
-# CONFIG_HID_PANTHERLORD is not set
-# CONFIG_HID_PENMOUNT is not set
-# CONFIG_HID_PETALYNX is not set
-# CONFIG_HID_PICOLCD is not set
-# CONFIG_HID_PLANTRONICS is not set
-# CONFIG_HID_PRIMAX is not set
-# CONFIG_HID_ROCCAT is not set
-# CONFIG_HID_SAITEK is not set
-# CONFIG_HID_SAMSUNG is not set
-# CONFIG_HID_SONY is not set
-# CONFIG_HID_SPEEDLINK is not set
-# CONFIG_HID_STEELSERIES is not set
-# CONFIG_HID_SUNPLUS is not set
-# CONFIG_HID_RMI is not set
-# CONFIG_HID_GREENASIA is not set
-# CONFIG_HID_SMARTJOYPLUS is not set
-# CONFIG_HID_TIVO is not set
-# CONFIG_HID_TOPSEED is not set
-# CONFIG_HID_THINGM is not set
-# CONFIG_HID_THRUSTMASTER is not set
-# CONFIG_HID_WACOM is not set
-# CONFIG_HID_WIIMOTE is not set
-# CONFIG_HID_XINMO is not set
-# CONFIG_HID_ZEROPLUS is not set
-# CONFIG_HID_ZYDACRON is not set
-# CONFIG_HID_SENSOR_HUB is not set
-# CONFIG_HID_RKVR is not set
-# CONFIG_HID_ALPS is not set
-
-#
-# USB HID support
-#
-CONFIG_USB_HID=y
-# CONFIG_HID_PID is not set
-CONFIG_USB_HIDDEV=y
-
-#
-# I2C HID support
-#
-CONFIG_I2C_HID=y
-CONFIG_USB_OHCI_LITTLE_ENDIAN=y
-CONFIG_USB_SUPPORT=y
-CONFIG_USB_COMMON=y
-CONFIG_USB_ARCH_HAS_HCD=y
-CONFIG_USB=y
-CONFIG_USB_ANNOUNCE_NEW_DEVICES=y
-
-#
-# Miscellaneous USB options
-#
-CONFIG_USB_DEFAULT_PERSIST=y
-# CONFIG_USB_DYNAMIC_MINORS is not set
-CONFIG_USB_OTG=y
-# CONFIG_USB_OTG_WHITELIST is not set
-# CONFIG_USB_OTG_BLACKLIST_HUB is not set
-# CONFIG_USB_OTG_FSM is not set
-# CONFIG_USB_ULPI_BUS is not set
-CONFIG_USB_MON=y
-# CONFIG_USB_WUSB_CBAF is not set
-
-#
-# USB Host Controller Drivers
-#
-# CONFIG_USB_C67X00_HCD is not set
-CONFIG_USB_XHCI_HCD=y
-CONFIG_USB_XHCI_PCI=y
-CONFIG_USB_XHCI_PLATFORM=y
-CONFIG_USB_EHCI_HCD=y
-CONFIG_USB_EHCI_ROOT_HUB_TT=y
-CONFIG_USB_EHCI_TT_NEWSCHED=y
-CONFIG_USB_EHCI_PCI=y
-CONFIG_USB_EHCI_HCD_PLATFORM=y
-# CONFIG_USB_OXU210HP_HCD is not set
-# CONFIG_USB_ISP116X_HCD is not set
-# CONFIG_USB_ISP1362_HCD is not set
-# CONFIG_USB_FOTG210_HCD is not set
-# CONFIG_USB_MAX3421_HCD is not set
-CONFIG_USB_OHCI_HCD=y
-# CONFIG_USB_OHCI_HCD_PCI is not set
-CONFIG_USB_OHCI_HCD_PLATFORM=y
-# CONFIG_USB_UHCI_HCD is not set
-# CONFIG_USB_SL811_HCD is not set
-# CONFIG_USB_R8A66597_HCD is not set
-# CONFIG_USB_HCD_TEST_MODE is not set
-
-#
-# USB Device Class drivers
-#
-CONFIG_USB_ACM=y
-# CONFIG_USB_PRINTER is not set
-CONFIG_USB_WDM=y
-# CONFIG_USB_TMC is not set
-
-#
-# NOTE: USB_STORAGE depends on SCSI but BLK_DEV_SD may
-#
-
-#
-# also be needed; see USB_STORAGE Help for more info
-#
-CONFIG_USB_STORAGE=y
-# CONFIG_USB_STORAGE_DEBUG is not set
-# CONFIG_USB_STORAGE_REALTEK is not set
-# CONFIG_USB_STORAGE_DATAFAB is not set
-# CONFIG_USB_STORAGE_FREECOM is not set
-# CONFIG_USB_STORAGE_ISD200 is not set
-# CONFIG_USB_STORAGE_USBAT is not set
-# CONFIG_USB_STORAGE_SDDR09 is not set
-# CONFIG_USB_STORAGE_SDDR55 is not set
-# CONFIG_USB_STORAGE_JUMPSHOT is not set
-# CONFIG_USB_STORAGE_ALAUDA is not set
-# CONFIG_USB_STORAGE_ONETOUCH is not set
-# CONFIG_USB_STORAGE_KARMA is not set
-# CONFIG_USB_STORAGE_CYPRESS_ATACB is not set
-# CONFIG_USB_STORAGE_ENE_UB6250 is not set
-CONFIG_USB_UAS=y
-
-#
-# USB Imaging devices
-#
-# CONFIG_USB_MDC800 is not set
-# CONFIG_USB_MICROTEK is not set
-# CONFIG_USBIP_CORE is not set
-# CONFIG_USB_MUSB_HDRC is not set
-CONFIG_USB_DWC3=y
-# CONFIG_USB_DWC3_HOST is not set
-# CONFIG_USB_DWC3_GADGET is not set
-CONFIG_USB_DWC3_DUAL_ROLE=y
-
-#
-# Platform Glue Driver Support
-#
-# CONFIG_USB_DWC3_PCI is not set
-CONFIG_USB_DWC3_OF_SIMPLE=y
-CONFIG_USB_DWC3_ROCKCHIP=y
-CONFIG_USB_DWC3_ROCKCHIP_INNO=y
-CONFIG_USB_DWC2=y
-# CONFIG_USB_DWC2_HOST is not set
-
-#
-# Gadget/Dual-role mode requires USB Gadget support to be enabled
-#
-# CONFIG_USB_DWC2_PERIPHERAL is not set
-CONFIG_USB_DWC2_DUAL_ROLE=y
-# CONFIG_USB_DWC2_PCI is not set
-# CONFIG_USB_DWC2_DEBUG is not set
-# CONFIG_USB_DWC2_TRACK_MISSED_SOFS is not set
-# CONFIG_USB_CHIPIDEA is not set
-# CONFIG_USB_ISP1760 is not set
-
-#
-# USB port drivers
-#
-CONFIG_USB_SERIAL=y
-# CONFIG_USB_SERIAL_CONSOLE is not set
-CONFIG_USB_SERIAL_GENERIC=y
-# CONFIG_USB_SERIAL_SIMPLE is not set
-# CONFIG_USB_SERIAL_AIRCABLE is not set
-# CONFIG_USB_SERIAL_ARK3116 is not set
-# CONFIG_USB_SERIAL_BELKIN is not set
-# CONFIG_USB_SERIAL_CH341 is not set
-# CONFIG_USB_SERIAL_WHITEHEAT is not set
-# CONFIG_USB_SERIAL_DIGI_ACCELEPORT is not set
-CONFIG_USB_SERIAL_CP210X=y
-# CONFIG_USB_SERIAL_CYPRESS_M8 is not set
-# CONFIG_USB_SERIAL_EMPEG is not set
-CONFIG_USB_SERIAL_FTDI_SIO=y
-# CONFIG_USB_SERIAL_VISOR is not set
-# CONFIG_USB_SERIAL_IPAQ is not set
-# CONFIG_USB_SERIAL_IR is not set
-# CONFIG_USB_SERIAL_EDGEPORT is not set
-# CONFIG_USB_SERIAL_EDGEPORT_TI is not set
-# CONFIG_USB_SERIAL_F81232 is not set
-# CONFIG_USB_SERIAL_GARMIN is not set
-# CONFIG_USB_SERIAL_IPW is not set
-# CONFIG_USB_SERIAL_IUU is not set
-# CONFIG_USB_SERIAL_KEYSPAN_PDA is not set
-CONFIG_USB_SERIAL_KEYSPAN=y
-# CONFIG_USB_SERIAL_KEYSPAN_MPR is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA28 is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA28X is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA28XA is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA28XB is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA19 is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA18X is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA19W is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA19QW is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA19QI is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA49W is not set
-# CONFIG_USB_SERIAL_KEYSPAN_USA49WLC is not set
-# CONFIG_USB_SERIAL_KLSI is not set
-# CONFIG_USB_SERIAL_KOBIL_SCT is not set
-# CONFIG_USB_SERIAL_MCT_U232 is not set
-# CONFIG_USB_SERIAL_METRO is not set
-# CONFIG_USB_SERIAL_MOS7720 is not set
-# CONFIG_USB_SERIAL_MOS7840 is not set
-# CONFIG_USB_SERIAL_MXUPORT is not set
-# CONFIG_USB_SERIAL_NAVMAN is not set
-CONFIG_USB_SERIAL_PL2303=y
-CONFIG_USB_SERIAL_OTI6858=y
-# CONFIG_USB_SERIAL_QCAUX is not set
-CONFIG_USB_SERIAL_QUALCOMM=y
-# CONFIG_USB_SERIAL_SPCP8X5 is not set
-# CONFIG_USB_SERIAL_SAFE is not set
-CONFIG_USB_SERIAL_SIERRAWIRELESS=y
-# CONFIG_USB_SERIAL_SYMBOL is not set
-# CONFIG_USB_SERIAL_TI is not set
-# CONFIG_USB_SERIAL_CYBERJACK is not set
-# CONFIG_USB_SERIAL_XIRCOM is not set
-CONFIG_USB_SERIAL_WWAN=y
-CONFIG_USB_SERIAL_OPTION=y
-# CONFIG_USB_SERIAL_OMNINET is not set
-# CONFIG_USB_SERIAL_OPTICON is not set
-# CONFIG_USB_SERIAL_XSENS_MT is not set
-# CONFIG_USB_SERIAL_WISHBONE is not set
-# CONFIG_USB_SERIAL_SSU100 is not set
-# CONFIG_USB_SERIAL_QT2 is not set
-# CONFIG_USB_SERIAL_DEBUG is not set
-
-#
-# USB Miscellaneous drivers
-#
-# CONFIG_USB_EMI62 is not set
-# CONFIG_USB_EMI26 is not set
-# CONFIG_USB_ADUTUX is not set
-# CONFIG_USB_SEVSEG is not set
-# CONFIG_USB_RIO500 is not set
-# CONFIG_USB_LEGOTOWER is not set
-# CONFIG_USB_LCD is not set
-# CONFIG_USB_LED is not set
-# CONFIG_USB_CYPRESS_CY7C63 is not set
-# CONFIG_USB_CYTHERM is not set
-# CONFIG_USB_IDMOUSE is not set
-# CONFIG_USB_FTDI_ELAN is not set
-# CONFIG_USB_APPLEDISPLAY is not set
-# CONFIG_USB_SISUSBVGA is not set
-# CONFIG_USB_LD is not set
-# CONFIG_USB_TRANCEVIBRATOR is not set
-# CONFIG_USB_IOWARRIOR is not set
-# CONFIG_USB_TEST is not set
-# CONFIG_USB_EHSET_TEST_FIXTURE is not set
-# CONFIG_USB_ISIGHTFW is not set
-# CONFIG_USB_YUREX is not set
-CONFIG_USB_EZUSB_FX2=y
-# CONFIG_USB_HSIC_USB3503 is not set
-# CONFIG_USB_LINK_LAYER_TEST is not set
-# CONFIG_USB_CHAOSKEY is not set
-
-#
-# USB Physical Layer drivers
-#
-CONFIG_USB_PHY=y
-# CONFIG_USB_OTG_WAKELOCK is not set
-# CONFIG_NOP_USB_XCEIV is not set
-# CONFIG_USB_GPIO_VBUS is not set
-# CONFIG_USB_ISP1301 is not set
-# CONFIG_USB_ULPI is not set
-# CONFIG_DUAL_ROLE_USB_INTF is not set
-CONFIG_USB_GADGET=y
-# CONFIG_USB_GADGET_DEBUG is not set
-CONFIG_USB_GADGET_DEBUG_FILES=y
-# CONFIG_USB_GADGET_DEBUG_FS is not set
-CONFIG_USB_GADGET_VBUS_DRAW=500
-CONFIG_USB_GADGET_STORAGE_NUM_BUFFERS=2
-
-#
-# USB Peripheral Controller
-#
-# CONFIG_USB_FOTG210_UDC is not set
-# CONFIG_USB_GR_UDC is not set
-# CONFIG_USB_R8A66597 is not set
-# CONFIG_USB_PXA27X is not set
-# CONFIG_USB_MV_UDC is not set
-# CONFIG_USB_MV_U3D is not set
-# CONFIG_USB_M66592 is not set
-# CONFIG_USB_BDC_UDC is not set
-# CONFIG_USB_AMD5536UDC is not set
-# CONFIG_USB_NET2272 is not set
-# CONFIG_USB_NET2280 is not set
-# CONFIG_USB_GOKU is not set
-# CONFIG_USB_EG20T is not set
-# CONFIG_USB_GADGET_XILINX is not set
-# CONFIG_USB_DUMMY_HCD is not set
-CONFIG_USB_LIBCOMPOSITE=y
-CONFIG_USB_F_ACM=y
-CONFIG_USB_U_SERIAL=y
-CONFIG_USB_F_MASS_STORAGE=y
-CONFIG_USB_F_FS=y
-CONFIG_USB_CONFIGFS=y
-# CONFIG_USB_CONFIGFS_SERIAL is not set
-CONFIG_USB_CONFIGFS_ACM=y
-# CONFIG_USB_CONFIGFS_OBEX is not set
-# CONFIG_USB_CONFIGFS_NCM is not set
-# CONFIG_USB_CONFIGFS_ECM is not set
-# CONFIG_USB_CONFIGFS_ECM_SUBSET is not set
-# CONFIG_USB_CONFIGFS_RNDIS is not set
-# CONFIG_USB_CONFIGFS_EEM is not set
-CONFIG_USB_CONFIGFS_MASS_STORAGE=y
-# CONFIG_USB_CONFIGFS_F_LB_SS is not set
-CONFIG_USB_CONFIGFS_F_FS=y
-# CONFIG_USB_CONFIGFS_F_MTP is not set
-# CONFIG_USB_CONFIGFS_F_ACC is not set
-CONFIG_USB_CONFIGFS_UEVENT=y
-# CONFIG_USB_CONFIGFS_F_UAC1 is not set
-# CONFIG_USB_CONFIGFS_F_UAC1_LEGACY is not set
-# CONFIG_USB_CONFIGFS_F_UAC2 is not set
-# CONFIG_USB_CONFIGFS_F_MIDI is not set
-# CONFIG_USB_CONFIGFS_F_HID is not set
-# CONFIG_USB_CONFIGFS_F_UVC is not set
-# CONFIG_USB_CONFIGFS_F_PRINTER is not set
-# CONFIG_USB_ZERO is not set
-# CONFIG_USB_AUDIO is not set
-# CONFIG_USB_ETH is not set
-# CONFIG_USB_G_NCM is not set
-# CONFIG_USB_GADGETFS is not set
-# CONFIG_USB_FUNCTIONFS is not set
-# CONFIG_USB_MASS_STORAGE is not set
-# CONFIG_USB_G_SERIAL is not set
-# CONFIG_USB_MIDI_GADGET is not set
-# CONFIG_USB_G_PRINTER is not set
-# CONFIG_USB_CDC_COMPOSITE is not set
-# CONFIG_USB_G_ACM_MS is not set
-# CONFIG_USB_G_MULTI is not set
-# CONFIG_USB_G_HID is not set
-# CONFIG_USB_G_DBGP is not set
-# CONFIG_USB_G_WEBCAM is not set
-
-#
-# ROCKCHIP USB Support
-#
-# CONFIG_USB20_HOST is not set
-# CONFIG_USB20_OTG is not set
-# CONFIG_USB_LED_TRIG is not set
-# CONFIG_UWB is not set
-CONFIG_MMC=y
-# CONFIG_MMC_DEBUG is not set
-# CONFIG_MMC_EMBEDDED_SDIO is not set
-# CONFIG_MMC_PARANOID_SD_INIT is not set
-
-#
-# MMC/SD/SDIO Card Drivers
-#
-CONFIG_MMC_BLOCK=y
-CONFIG_MMC_BLOCK_MINORS=32
-CONFIG_MMC_BLOCK_BOUNCE=y
-# CONFIG_SDIO_UART is not set
-CONFIG_MMC_TEST=y
-# CONFIG_MMC_SIMULATE_MAX_SPEED is not set
-
-#
-# MMC/SD/SDIO Host Controller Drivers
-#
-# CONFIG_MMC_ARMMMCI is not set
-CONFIG_MMC_SDHCI=y
-# CONFIG_MMC_SDHCI_PCI is not set
-CONFIG_MMC_SDHCI_PLTFM=y
-CONFIG_MMC_SDHCI_OF_ARASAN=y
-# CONFIG_MMC_SDHCI_OF_AT91 is not set
-# CONFIG_MMC_SDHCI_F_SDH30 is not set
-# CONFIG_MMC_TIFM_SD is not set
-# CONFIG_MMC_SPI is not set
-# CONFIG_MMC_CB710 is not set
-# CONFIG_MMC_VIA_SDMMC is not set
-CONFIG_MMC_DW=y
-CONFIG_MMC_DW_PLTFM=y
-# CONFIG_MMC_DW_EXYNOS is not set
-# CONFIG_MMC_DW_K3 is not set
-# CONFIG_MMC_DW_PCI is not set
-CONFIG_MMC_DW_ROCKCHIP=y
-# CONFIG_MMC_VUB300 is not set
-# CONFIG_MMC_USHC is not set
-# CONFIG_MMC_USDHI6ROL0 is not set
-# CONFIG_MMC_TOSHIBA_PCI is not set
-# CONFIG_MMC_MTK is not set
-# CONFIG_MEMSTICK is not set
-CONFIG_NEW_LEDS=y
-CONFIG_LEDS_CLASS=y
-# CONFIG_LEDS_CLASS_FLASH is not set
-
-#
-# LED drivers
-#
-# CONFIG_LEDS_BCM6328 is not set
-# CONFIG_LEDS_BCM6358 is not set
-# CONFIG_LEDS_LM3530 is not set
-# CONFIG_LEDS_LM3642 is not set
-# CONFIG_LEDS_PCA9532 is not set
-CONFIG_LEDS_GPIO=y
-# CONFIG_LEDS_LP3944 is not set
-# CONFIG_LEDS_LP5521 is not set
-# CONFIG_LEDS_LP5523 is not set
-# CONFIG_LEDS_LP5562 is not set
-# CONFIG_LEDS_LP8501 is not set
-# CONFIG_LEDS_LP8860 is not set
-# CONFIG_LEDS_PCA955X is not set
-# CONFIG_LEDS_PCA963X is not set
-# CONFIG_LEDS_DAC124S085 is not set
-# CONFIG_LEDS_PWM is not set
-# CONFIG_LEDS_REGULATOR is not set
-# CONFIG_LEDS_BD2802 is not set
-# CONFIG_LEDS_LT3593 is not set
-# CONFIG_LEDS_TCA6507 is not set
-# CONFIG_LEDS_TLC591XX is not set
-# CONFIG_LEDS_LM355x is not set
-CONFIG_LEDS_IS31FL32XX=y
-
-#
-# LED driver for blink(1) USB RGB LED is under Special HID drivers (HID_THINGM)
-#
-# CONFIG_LEDS_BLINKM is not set
-# CONFIG_LEDS_SYSCON is not set
-
-#
-# LED Triggers
-#
-CONFIG_LEDS_TRIGGERS=y
-# CONFIG_LEDS_TRIGGER_TIMER is not set
-# CONFIG_LEDS_TRIGGER_ONESHOT is not set
-# CONFIG_LEDS_TRIGGER_HEARTBEAT is not set
-# CONFIG_LEDS_TRIGGER_BACKLIGHT is not set
-# CONFIG_LEDS_TRIGGER_CPU is not set
-# CONFIG_LEDS_TRIGGER_GPIO is not set
-# CONFIG_LEDS_TRIGGER_DEFAULT_ON is not set
-
-#
-# iptables trigger is under Netfilter config (LED target)
-#
-# CONFIG_LEDS_TRIGGER_TRANSIENT is not set
-# CONFIG_LEDS_TRIGGER_CAMERA is not set
-CONFIG_SWITCH=y
-# CONFIG_SWITCH_GPIO is not set
-# CONFIG_ACCESSIBILITY is not set
-# CONFIG_INFINIBAND is not set
-CONFIG_EDAC_SUPPORT=y
-# CONFIG_EDAC is not set
-CONFIG_RTC_LIB=y
-CONFIG_RTC_CLASS=y
-CONFIG_RTC_HCTOSYS=y
-CONFIG_RTC_HCTOSYS_DEVICE="rtc0"
-CONFIG_RTC_SYSTOHC=y
-CONFIG_RTC_SYSTOHC_DEVICE="rtc0"
-# CONFIG_RTC_DEBUG is not set
-
-#
-# RTC interfaces
-#
-CONFIG_RTC_INTF_SYSFS=y
-CONFIG_RTC_INTF_PROC=y
-CONFIG_RTC_INTF_DEV=y
-# CONFIG_RTC_INTF_DEV_UIE_EMUL is not set
-# CONFIG_RTC_DRV_TEST is not set
-
-#
-# I2C RTC drivers
-#
-# CONFIG_RTC_DRV_ABB5ZES3 is not set
-# CONFIG_RTC_DRV_ABX80X is not set
-# CONFIG_RTC_DRV_DS1307 is not set
-# CONFIG_RTC_DRV_DS1374 is not set
-# CONFIG_RTC_DRV_DS1672 is not set
-# CONFIG_RTC_DRV_DS3232 is not set
-# CONFIG_RTC_DRV_FAKE is not set
-# CONFIG_RTC_DRV_HYM8563 is not set
-# CONFIG_RTC_DRV_MAX6900 is not set
-# CONFIG_RTC_DRV_RK808 is not set
-# CONFIG_RTC_DRV_RK_TIMER is not set
-# CONFIG_RTC_DRV_RS5C372 is not set
-# CONFIG_RTC_DRV_ISL1208 is not set
-# CONFIG_RTC_DRV_ISL12022 is not set
-# CONFIG_RTC_DRV_ISL12057 is not set
-# CONFIG_RTC_DRV_X1205 is not set
-# CONFIG_RTC_DRV_PCF2127 is not set
-# CONFIG_RTC_DRV_PCF8523 is not set
-# CONFIG_RTC_DRV_PCF8563 is not set
-# CONFIG_RTC_DRV_PCF85063 is not set
-# CONFIG_RTC_DRV_PCF8583 is not set
-# CONFIG_RTC_DRV_M41T80 is not set
-# CONFIG_RTC_DRV_BQ32K is not set
-# CONFIG_RTC_DRV_TPS6586X is not set
-CONFIG_RTC_DRV_S35390A=y
-CONFIG_RTC_DRV_PT7C4337=y
-# CONFIG_RTC_DRV_FM3130 is not set
-# CONFIG_RTC_DRV_RX8581 is not set
-# CONFIG_RTC_DRV_RX8025 is not set
-# CONFIG_RTC_DRV_EM3027 is not set
-# CONFIG_RTC_DRV_RV3029C2 is not set
-# CONFIG_RTC_DRV_RV8803 is not set
-
-#
-# SPI RTC drivers
-#
-# CONFIG_RTC_DRV_M41T93 is not set
-# CONFIG_RTC_DRV_M41T94 is not set
-# CONFIG_RTC_DRV_DS1305 is not set
-# CONFIG_RTC_DRV_DS1343 is not set
-# CONFIG_RTC_DRV_DS1347 is not set
-# CONFIG_RTC_DRV_DS1390 is not set
-# CONFIG_RTC_DRV_MAX6902 is not set
-# CONFIG_RTC_DRV_R9701 is not set
-# CONFIG_RTC_DRV_RS5C348 is not set
-# CONFIG_RTC_DRV_DS3234 is not set
-# CONFIG_RTC_DRV_PCF2123 is not set
-# CONFIG_RTC_DRV_RX4581 is not set
-# CONFIG_RTC_DRV_MCP795 is not set
-
-#
-# Platform RTC drivers
-#
-# CONFIG_RTC_DRV_DS1286 is not set
-# CONFIG_RTC_DRV_DS1511 is not set
-# CONFIG_RTC_DRV_DS1553 is not set
-# CONFIG_RTC_DRV_DS1685_FAMILY is not set
-# CONFIG_RTC_DRV_DS1742 is not set
-# CONFIG_RTC_DRV_DS2404 is not set
-# CONFIG_RTC_DRV_STK17TA8 is not set
-# CONFIG_RTC_DRV_M48T86 is not set
-# CONFIG_RTC_DRV_M48T35 is not set
-# CONFIG_RTC_DRV_M48T59 is not set
-# CONFIG_RTC_DRV_MSM6242 is not set
-# CONFIG_RTC_DRV_BQ4802 is not set
-# CONFIG_RTC_DRV_RP5C01 is not set
-# CONFIG_RTC_DRV_V3020 is not set
-# CONFIG_RTC_DRV_ZYNQMP is not set
-
-#
-# on-CPU RTC drivers
-#
-# CONFIG_RTC_DRV_PL030 is not set
-# CONFIG_RTC_DRV_PL031 is not set
-# CONFIG_RTC_DRV_SNVS is not set
-
-#
-# HID Sensor RTC drivers
-#
-# CONFIG_RTC_DRV_HID_SENSOR_TIME is not set
-CONFIG_DMADEVICES=y
-# CONFIG_DMADEVICES_DEBUG is not set
-
-#
-# DMA Devices
-#
-CONFIG_DMA_ENGINE=y
-CONFIG_DMA_OF=y
-# CONFIG_AMBA_PL08X is not set
-# CONFIG_FSL_EDMA is not set
-# CONFIG_INTEL_IDMA64 is not set
-CONFIG_PL330_DMA=y
-# CONFIG_DW_DMAC is not set
-# CONFIG_DW_DMAC_PCI is not set
-
-#
-# DMA Clients
-#
-# CONFIG_ASYNC_TX_DMA is not set
-# CONFIG_DMATEST is not set
-# CONFIG_AUXDISPLAY is not set
-# CONFIG_UIO is not set
-# CONFIG_VFIO is not set
-# CONFIG_VIRT_DRIVERS is not set
-
-#
-# Virtio drivers
-#
-# CONFIG_VIRTIO_PCI is not set
-# CONFIG_VIRTIO_MMIO is not set
-
-#
-# Microsoft Hyper-V guest support
-#
-CONFIG_STAGING=y
-# CONFIG_PRISM2_USB is not set
-# CONFIG_COMEDI is not set
-# CONFIG_RTL8192U is not set
-# CONFIG_RTLLIB is not set
-# CONFIG_R8712U is not set
-# CONFIG_R8188EU is not set
-# CONFIG_R8723AU is not set
-# CONFIG_RTS5208 is not set
-# CONFIG_VT6655 is not set
-# CONFIG_VT6656 is not set
-
-#
-# IIO staging drivers
-#
-
-#
-# Accelerometers
-#
-# CONFIG_ADIS16201 is not set
-# CONFIG_ADIS16203 is not set
-# CONFIG_ADIS16204 is not set
-# CONFIG_ADIS16209 is not set
-# CONFIG_ADIS16220 is not set
-# CONFIG_ADIS16240 is not set
-# CONFIG_LIS3L02DQ is not set
-# CONFIG_SCA3000 is not set
-
-#
-# Analog to digital converters
-#
-# CONFIG_AD7606 is not set
-# CONFIG_AD7780 is not set
-# CONFIG_AD7816 is not set
-# CONFIG_AD7192 is not set
-# CONFIG_AD7280 is not set
-
-#
-# Analog digital bi-direction converters
-#
-# CONFIG_ADT7316 is not set
-
-#
-# Capacitance to digital converters
-#
-# CONFIG_AD7150 is not set
-# CONFIG_AD7152 is not set
-# CONFIG_AD7746 is not set
-
-#
-# Direct Digital Synthesis
-#
-# CONFIG_AD9832 is not set
-# CONFIG_AD9834 is not set
-
-#
-# Digital gyroscope sensors
-#
-# CONFIG_ADIS16060 is not set
-
-#
-# Network Analyzer, Impedance Converters
-#
-# CONFIG_AD5933 is not set
-# CONFIG_INV_MPU_IIO is not set
-
-#
-# Light sensors
-#
-CONFIG_SENSORS_ISL29018=y
-# CONFIG_SENSORS_ISL29028 is not set
-CONFIG_TSL2583=y
-# CONFIG_TSL2x7x is not set
-
-#
-# Magnetometer sensors
-#
-# CONFIG_SENSORS_HMC5843_I2C is not set
-# CONFIG_SENSORS_HMC5843_SPI is not set
-
-#
-# Active energy metering IC
-#
-# CONFIG_ADE7753 is not set
-# CONFIG_ADE7754 is not set
-# CONFIG_ADE7758 is not set
-# CONFIG_ADE7759 is not set
-# CONFIG_ADE7854 is not set
-
-#
-# Resolver to digital converters
-#
-# CONFIG_AD2S90 is not set
-# CONFIG_AD2S1200 is not set
-# CONFIG_AD2S1210 is not set
-
-#
-# Triggers - standalone
-#
-# CONFIG_IIO_PERIODIC_RTC_TRIGGER is not set
-# CONFIG_IIO_SIMPLE_DUMMY is not set
-# CONFIG_FB_SM750 is not set
-# CONFIG_FB_XGI is not set
-
-#
-# Speakup console speech
-#
-# CONFIG_SPEAKUP is not set
-# CONFIG_TOUCHSCREEN_SYNAPTICS_I2C_RMI4 is not set
-# CONFIG_STAGING_MEDIA is not set
-
-#
-# Android
-#
-# CONFIG_ASHMEM is not set
-# CONFIG_ANDROID_TIMED_OUTPUT is not set
-# CONFIG_ANDROID_LOW_MEMORY_KILLER is not set
-# CONFIG_SYNC is not set
-# CONFIG_ANDROID_VSOC is not set
-# CONFIG_ION is not set
-CONFIG_FIQ_DEBUGGER=y
-CONFIG_FIQ_DEBUGGER_NO_SLEEP=y
-# CONFIG_FIQ_DEBUGGER_WAKEUP_IRQ_ALWAYS_ON is not set
-CONFIG_FIQ_DEBUGGER_CONSOLE=y
-CONFIG_FIQ_DEBUGGER_CONSOLE_DEFAULT_ENABLE=y
-# CONFIG_FIQ_DEBUGGER_TRUST_ZONE is not set
-# CONFIG_FIQ_DEBUGGER_UART_OVERLAY is not set
-# CONFIG_FIQ_WATCHDOG is not set
-# CONFIG_RK_CONSOLE_THREAD is not set
-# CONFIG_STAGING_BOARD is not set
-# CONFIG_WIMAX_GDM72XX is not set
-# CONFIG_LTE_GDM724X is not set
-# CONFIG_LUSTRE_FS is not set
-# CONFIG_DGNC is not set
-# CONFIG_DGAP is not set
-# CONFIG_GS_FPGABOOT is not set
-# CONFIG_COMMON_CLK_XLNX_CLKWZRD is not set
-# CONFIG_FB_TFT is not set
-# CONFIG_FSL_MC_BUS is not set
-# CONFIG_WILC1000_DRIVER is not set
-# CONFIG_MOST is not set
-# CONFIG_POWERVR_ROGUE_N is not set
-# CONFIG_GOLDFISH is not set
-CONFIG_CHROME_PLATFORMS=y
-# CONFIG_CROS_EC_CHARDEV is not set
-CONFIG_CROS_EC_PROTO=y
-CONFIG_CLKDEV_LOOKUP=y
-CONFIG_HAVE_CLK_PREPARE=y
-CONFIG_COMMON_CLK=y
-
-#
-# Common Clock Framework
-#
-CONFIG_COMMON_CLK_DEBUGFS=y
-# CONFIG_COMMON_CLK_VERSATILE is not set
-CONFIG_COMMON_CLK_RK808=y
-# CONFIG_COMMON_CLK_SI5351 is not set
-# CONFIG_COMMON_CLK_SI514 is not set
-# CONFIG_COMMON_CLK_SI570 is not set
-# CONFIG_COMMON_CLK_CDCE925 is not set
-# CONFIG_CLK_QORIQ is not set
-CONFIG_COMMON_CLK_XGENE=y
-# CONFIG_COMMON_CLK_PWM is not set
-# CONFIG_COMMON_CLK_PXA is not set
-# CONFIG_COMMON_CLK_CDCE706 is not set
-
-#
-# Hardware Spinlock drivers
-#
-# CONFIG_HWSPINLOCK_ROCKCHIP is not set
-
-#
-# Clock Source drivers
-#
-CONFIG_CLKSRC_OF=y
-CONFIG_CLKSRC_PROBE=y
-CONFIG_ROCKCHIP_TIMER=y
-CONFIG_ARM_ARCH_TIMER=y
-CONFIG_ARM_ARCH_TIMER_EVTSTREAM=y
-# CONFIG_ARM_ARCH_TIMER_VCT_ACCESS is not set
-# CONFIG_ARM_TIMER_SP804 is not set
-# CONFIG_ATMEL_PIT is not set
-# CONFIG_SH_TIMER_CMT is not set
-# CONFIG_SH_TIMER_MTU2 is not set
-# CONFIG_SH_TIMER_TMU is not set
-# CONFIG_EM_TIMER_STI is not set
-CONFIG_MAILBOX=y
-# CONFIG_ARM_MHU is not set
-# CONFIG_PL320_MBOX is not set
-# CONFIG_ALTERA_MBOX is not set
-# CONFIG_MAILBOX_TEST is not set
-# CONFIG_RK3368_MBOX is not set
-CONFIG_IOMMU_API=y
-CONFIG_IOMMU_SUPPORT=y
-
-#
-# Generic IOMMU Pagetable Support
-#
-# CONFIG_IOMMU_IO_PGTABLE_LPAE is not set
-CONFIG_IOMMU_IOVA=y
-CONFIG_OF_IOMMU=y
-CONFIG_IOMMU_DMA=y
-CONFIG_ROCKCHIP_IOMMU=y
-CONFIG_RK_IOMMU=y
-CONFIG_RK_IOVMM=y
-# CONFIG_RK_IOMMU_DEBUG is not set
-# CONFIG_ARM_SMMU is not set
-# CONFIG_ARM_SMMU_V3 is not set
-
-#
-# Remoteproc drivers
-#
-# CONFIG_STE_MODEM_RPROC is not set
-
-#
-# Rpmsg drivers
-#
-
-#
-# SOC (System On Chip) specific Drivers
-#
-
-#
-# Rockchip CPU selection
-#
-CONFIG_CPU_PX30=y
-# CONFIG_CPU_RK1808 is not set
-# CONFIG_CPU_RK3308 is not set
-CONFIG_CPU_RK3328=y
-# CONFIG_CPU_RK3366 is not set
-CONFIG_CPU_RK3368=y
-CONFIG_CPU_RK3399=y
-CONFIG_ANDROID_VERSION=0x07010000
-CONFIG_ROCKCHIP_CPUINFO=y
-# CONFIG_ROCKCHIP_DEVICEINFO is not set
-CONFIG_ROCKCHIP_IPA=y
-CONFIG_ROCKCHIP_OPP=y
-# CONFIG_ROCKCHIP_PM_TEST is not set
-CONFIG_ROCKCHIP_GRF=y
-CONFIG_ROCKCHIP_PM_DOMAINS=y
-CONFIG_ROCKCHIP_PVTM=y
-CONFIG_ROCKCHIP_SUSPEND_MODE=y
-CONFIG_ROCKCHIP_SYSTEM_MONITOR=y
-# CONFIG_ROCKCHIP_VENDOR_STORAGE_UPDATE_LOADER is not set
-# CONFIG_SUNXI_SRAM is not set
-# CONFIG_SOC_TI is not set
-CONFIG_PM_DEVFREQ=y
-
-#
-# DEVFREQ Governors
-#
-CONFIG_DEVFREQ_GOV_SIMPLE_ONDEMAND=y
-CONFIG_DEVFREQ_GOV_PERFORMANCE=y
-CONFIG_DEVFREQ_GOV_POWERSAVE=y
-CONFIG_DEVFREQ_GOV_USERSPACE=y
-
-#
-# DEVFREQ Drivers
-#
-# CONFIG_ARM_ROCKCHIP_BUS_DEVFREQ is not set
-CONFIG_ARM_ROCKCHIP_DMC_DEVFREQ=y
-CONFIG_PM_DEVFREQ_EVENT=y
-CONFIG_DEVFREQ_EVENT_ROCKCHIP_DFI=y
-# CONFIG_DEVFREQ_EVENT_ROCKCHIP_NOCP is not set
-CONFIG_EXTCON=y
-
-#
-# Extcon Device Drivers
-#
-# CONFIG_EXTCON_ADC_JACK is not set
-# CONFIG_EXTCON_GPIO is not set
-# CONFIG_EXTCON_RT8973A is not set
-# CONFIG_EXTCON_SM5502 is not set
-# CONFIG_EXTCON_USB_GPIO is not set
-CONFIG_EXTCON_PD_VIRTUAL=y
-CONFIG_MEMORY=y
-# CONFIG_ARM_PL172_MPMC is not set
-CONFIG_IIO=y
-CONFIG_IIO_BUFFER=y
-# CONFIG_IIO_BUFFER_CB is not set
-CONFIG_IIO_KFIFO_BUF=y
-CONFIG_IIO_TRIGGER=y
-CONFIG_IIO_CONSUMERS_PER_TRIGGER=2
-
-#
-# Accelerometers
-#
-# CONFIG_BMA180 is not set
-# CONFIG_BMC150_ACCEL is not set
-# CONFIG_IIO_ST_ACCEL_3AXIS is not set
-# CONFIG_KXSD9 is not set
-# CONFIG_KXCJK1013 is not set
-# CONFIG_MMA8452 is not set
-# CONFIG_MMA9551 is not set
-# CONFIG_MMA9553 is not set
-# CONFIG_MXC4005 is not set
-# CONFIG_STK8312 is not set
-# CONFIG_STK8BA50 is not set
-
-#
-# Analog to digital converters
-#
-# CONFIG_AD7266 is not set
-# CONFIG_AD7291 is not set
-# CONFIG_AD7298 is not set
-# CONFIG_AD7476 is not set
-# CONFIG_AD7791 is not set
-# CONFIG_AD7793 is not set
-# CONFIG_AD7887 is not set
-# CONFIG_AD7923 is not set
-# CONFIG_AD799X is not set
-# CONFIG_CC10001_ADC is not set
-# CONFIG_GPIO_MUXADC is not set
-# CONFIG_HI8435 is not set
-# CONFIG_MAX1027 is not set
-# CONFIG_MAX1363 is not set
-# CONFIG_MCP320X is not set
-# CONFIG_MCP3422 is not set
-# CONFIG_NAU7802 is not set
-CONFIG_ROCKCHIP_SARADC=y
-# CONFIG_TI_ADC081C is not set
-# CONFIG_TI_ADC128S052 is not set
-# CONFIG_VF610_ADC is not set
-
-#
-# Amplifiers
-#
-# CONFIG_AD8366 is not set
-
-#
-# Chemical Sensors
-#
-# CONFIG_VZ89X is not set
-
-#
-# Hid Sensor IIO Common
-#
-
-#
-# SSP Sensor Common
-#
-# CONFIG_IIO_SSP_SENSORHUB is not set
-
-#
-# Digital to analog converters
-#
-# CONFIG_AD5064 is not set
-# CONFIG_AD5360 is not set
-# CONFIG_AD5380 is not set
-# CONFIG_AD5421 is not set
-# CONFIG_AD5446 is not set
-# CONFIG_AD5449 is not set
-# CONFIG_AD5504 is not set
-# CONFIG_AD5624R_SPI is not set
-# CONFIG_AD5686 is not set
-# CONFIG_AD5755 is not set
-# CONFIG_AD5764 is not set
-# CONFIG_AD5791 is not set
-# CONFIG_AD7303 is not set
-# CONFIG_M62332 is not set
-# CONFIG_MAX517 is not set
-# CONFIG_MAX5821 is not set
-# CONFIG_MCP4725 is not set
-# CONFIG_MCP4922 is not set
-
-#
-# Frequency Synthesizers DDS/PLL
-#
-
-#
-# Clock Generator/Distribution
-#
-# CONFIG_AD9523 is not set
-
-#
-# Phase-Locked Loop (PLL) frequency synthesizers
-#
-# CONFIG_ADF4350 is not set
-
-#
-# Digital gyroscope sensors
-#
-# CONFIG_ADIS16080 is not set
-# CONFIG_ADIS16130 is not set
-# CONFIG_ADIS16136 is not set
-# CONFIG_ADIS16260 is not set
-# CONFIG_ADXRS450 is not set
-# CONFIG_BMG160 is not set
-# CONFIG_IIO_ST_GYRO_3AXIS is not set
-# CONFIG_ITG3200 is not set
-
-#
-# Humidity sensors
-#
-# CONFIG_DHT11 is not set
-# CONFIG_HDC100X is not set
-# CONFIG_HTU21 is not set
-# CONFIG_SI7005 is not set
-# CONFIG_SI7020 is not set
-
-#
-# Inertial measurement units
-#
-# CONFIG_ADIS16400 is not set
-# CONFIG_ADIS16480 is not set
-# CONFIG_KMX61 is not set
-# CONFIG_INV_MPU6050_IIO is not set
-
-#
-# Light sensors
-#
-# CONFIG_ADJD_S311 is not set
-# CONFIG_AL3320A is not set
-# CONFIG_APDS9300 is not set
-# CONFIG_APDS9960 is not set
-# CONFIG_BH1750 is not set
-# CONFIG_CM32181 is not set
-# CONFIG_CM3232 is not set
-# CONFIG_CM3323 is not set
-# CONFIG_CM36651 is not set
-# CONFIG_GP2AP020A00F is not set
-# CONFIG_ISL29125 is not set
-# CONFIG_JSA1212 is not set
-# CONFIG_RPR0521 is not set
-# CONFIG_LTR501 is not set
-# CONFIG_OPT3001 is not set
-# CONFIG_PA12203001 is not set
-# CONFIG_STK3310 is not set
-# CONFIG_TCS3414 is not set
-# CONFIG_TCS3472 is not set
-CONFIG_SENSORS_TSL2563=y
-# CONFIG_TSL4531 is not set
-# CONFIG_US5182D is not set
-# CONFIG_VCNL4000 is not set
-# CONFIG_VL6180 is not set
-
-#
-# Magnetometer sensors
-#
-# CONFIG_AK8975 is not set
-# CONFIG_AK09911 is not set
-# CONFIG_BMC150_MAGN is not set
-# CONFIG_MAG3110 is not set
-# CONFIG_MMC35240 is not set
-# CONFIG_IIO_ST_MAGN_3AXIS is not set
-
-#
-# Inclinometer sensors
-#
-
-#
-# Triggers - standalone
-#
-# CONFIG_IIO_INTERRUPT_TRIGGER is not set
-CONFIG_IIO_SYSFS_TRIGGER=y
-
-#
-# Digital potentiometers
-#
-# CONFIG_MCP4531 is not set
-
-#
-# Pressure sensors
-#
-# CONFIG_BMP280 is not set
-# CONFIG_MPL115 is not set
-# CONFIG_MPL3115 is not set
-# CONFIG_MS5611 is not set
-# CONFIG_MS5637 is not set
-# CONFIG_IIO_ST_PRESS is not set
-# CONFIG_T5403 is not set
-
-#
-# Lightning sensors
-#
-# CONFIG_AS3935 is not set
-
-#
-# Proximity sensors
-#
-# CONFIG_LIDAR_LITE_V2 is not set
-# CONFIG_SRF04 is not set
-# CONFIG_SX9500 is not set
-
-#
-# Temperature sensors
-#
-# CONFIG_MLX90614 is not set
-# CONFIG_TMP006 is not set
-# CONFIG_TSYS01 is not set
-# CONFIG_TSYS02D is not set
-# CONFIG_NTB is not set
-# CONFIG_VME_BUS is not set
-CONFIG_PWM=y
-CONFIG_PWM_SYSFS=y
-# CONFIG_PWM_CROS_EC is not set
-# CONFIG_PWM_FSL_FTM is not set
-# CONFIG_PWM_GPIO is not set
-# CONFIG_PWM_PCA9685 is not set
-CONFIG_PWM_ROCKCHIP=y
-# CONFIG_PWM_ROCKCHIP_I2S is not set
-CONFIG_IRQCHIP=y
-CONFIG_ARM_GIC=y
-CONFIG_ARM_GIC_V2M=y
-CONFIG_ARM_GIC_V3=y
-CONFIG_ARM_GIC_V3_ITS=y
-CONFIG_PARTITION_PERCPU=y
-# CONFIG_IPACK_BUS is not set
-CONFIG_ARCH_HAS_RESET_CONTROLLER=y
-CONFIG_RESET_CONTROLLER=y
-# CONFIG_FMC is not set
-
-#
-# PHY Subsystem
-#
-CONFIG_GENERIC_PHY=y
-# CONFIG_PHY_PXA_28NM_HSIC is not set
-# CONFIG_PHY_PXA_28NM_USB2 is not set
-# CONFIG_BCM_KONA_USB2_PHY is not set
-# CONFIG_PHY_SAMSUNG_USB2 is not set
-# CONFIG_PHY_XGENE is not set
-CONFIG_PHY_ROCKCHIP_USB=y
-# CONFIG_PHY_ROCKCHIP_INNO_COMBPHY is not set
-CONFIG_PHY_ROCKCHIP_INNO_USB2=y
-CONFIG_PHY_ROCKCHIP_INNO_USB3=y
-CONFIG_PHY_ROCKCHIP_EMMC=y
-CONFIG_PHY_ROCKCHIP_DP=y
-CONFIG_PHY_ROCKCHIP_MIPI_RX=y
-CONFIG_PHY_ROCKCHIP_INNO_MIPI_DPHY=y
-CONFIG_PHY_ROCKCHIP_INNO_HDMI_PHY=y
-# CONFIG_PHY_ROCKCHIP_INNO_VIDEO_PHY is not set
-CONFIG_PHY_ROCKCHIP_INNO_VIDEO_COMBO_PHY=y
-CONFIG_PHY_ROCKCHIP_TYPEC=y
-CONFIG_PHY_ROCKCHIP_PCIE=y
-# CONFIG_POWERCAP is not set
-# CONFIG_MCB is not set
-
-#
-# Performance monitor support
-#
-CONFIG_ARM_PMU=y
-CONFIG_RAS=y
-# CONFIG_THUNDERBOLT is not set
-
-#
-# Android
-#
-CONFIG_ANDROID=y
-# CONFIG_ANDROID_BINDER_IPC is not set
-# CONFIG_LIBNVDIMM is not set
-CONFIG_NVMEM=y
-CONFIG_ROCKCHIP_EFUSE=y
-# CONFIG_ROCKCHIP_OTP is not set
-# CONFIG_STM is not set
-# CONFIG_INTEL_TH is not set
-
-#
-# FPGA Configuration Support
-#
-# CONFIG_FPGA is not set
-# CONFIG_TEE is not set
-# CONFIG_RK_FLASH is not set
-# CONFIG_RK_NAND is not set
-
-#
-# Headset device support
-#
-CONFIG_RK_HEADSET=y
-
-#
-# Firmware Drivers
-#
-CONFIG_ARM_PSCI_FW=y
-# CONFIG_FIRMWARE_MEMMAP is not set
-CONFIG_HAVE_ARM_SMCCC=y
-CONFIG_ROCKCHIP_SIP=y
-# CONFIG_ACPI is not set
-
-#
-# File systems
-#
-CONFIG_DCACHE_WORD_ACCESS=y
-# CONFIG_EXT2_FS is not set
-# CONFIG_EXT3_FS is not set
-CONFIG_EXT4_FS=y
-CONFIG_EXT4_USE_FOR_EXT2=y
-CONFIG_EXT4_FS_POSIX_ACL=y
-CONFIG_EXT4_FS_SECURITY=y
-# CONFIG_EXT4_ENCRYPTION is not set
-# CONFIG_EXT4_DEBUG is not set
-CONFIG_JBD2=y
-# CONFIG_JBD2_DEBUG is not set
-CONFIG_FS_MBCACHE=y
-# CONFIG_REISERFS_FS is not set
-# CONFIG_JFS_FS is not set
-CONFIG_XFS_FS=y
-# CONFIG_XFS_QUOTA is not set
-# CONFIG_XFS_POSIX_ACL is not set
-# CONFIG_XFS_RT is not set
-# CONFIG_XFS_WARN is not set
-# CONFIG_XFS_DEBUG is not set
-# CONFIG_GFS2_FS is not set
-# CONFIG_OCFS2_FS is not set
-# CONFIG_BTRFS_FS is not set
-# CONFIG_NILFS2_FS is not set
-# CONFIG_F2FS_FS is not set
-# CONFIG_FS_DAX is not set
-CONFIG_FS_POSIX_ACL=y
-CONFIG_EXPORTFS=y
-CONFIG_FILE_LOCKING=y
-# CONFIG_FS_ENCRYPTION is not set
-CONFIG_FSNOTIFY=y
-# CONFIG_DNOTIFY is not set
-CONFIG_INOTIFY_USER=y
-# CONFIG_FANOTIFY is not set
-# CONFIG_QUOTA is not set
-# CONFIG_QUOTACTL is not set
-# CONFIG_AUTOFS4_FS is not set
-CONFIG_FUSE_FS=y
-# CONFIG_CUSE is not set
-CONFIG_OVERLAY_FS=y
-
-#
-# Caches
-#
-# CONFIG_FSCACHE is not set
-
-#
-# CD-ROM/DVD Filesystems
-#
-CONFIG_ISO9660_FS=y
-CONFIG_JOLIET=y
-CONFIG_ZISOFS=y
-# CONFIG_UDF_FS is not set
-
-#
-# DOS/FAT/NT Filesystems
-#
-CONFIG_FAT_FS=y
-# CONFIG_MSDOS_FS is not set
-CONFIG_VFAT_FS=y
-CONFIG_FAT_DEFAULT_CODEPAGE=936
-CONFIG_FAT_DEFAULT_IOCHARSET="utf8"
-CONFIG_NTFS_FS=y
-# CONFIG_NTFS_DEBUG is not set
-# CONFIG_NTFS_RW is not set
-
-#
-# Pseudo filesystems
-#
-CONFIG_PROC_FS=y
-# CONFIG_PROC_KCORE is not set
-CONFIG_PROC_SYSCTL=y
-CONFIG_PROC_PAGE_MONITOR=y
-# CONFIG_PROC_CHILDREN is not set
-CONFIG_PROC_UID=y
-CONFIG_KERNFS=y
-CONFIG_SYSFS=y
-CONFIG_TMPFS=y
-CONFIG_TMPFS_POSIX_ACL=y
-CONFIG_TMPFS_XATTR=y
-# CONFIG_HUGETLBFS is not set
-# CONFIG_HUGETLB_PAGE is not set
-CONFIG_CONFIGFS_FS=y
-CONFIG_MISC_FILESYSTEMS=y
-# CONFIG_ADFS_FS is not set
-# CONFIG_AFFS_FS is not set
-# CONFIG_ECRYPT_FS is not set
-# CONFIG_SDCARD_FS is not set
-# CONFIG_HFS_FS is not set
-# CONFIG_HFSPLUS_FS is not set
-# CONFIG_BEFS_FS is not set
-# CONFIG_BFS_FS is not set
-# CONFIG_EFS_FS is not set
-# CONFIG_JFFS2_FS is not set
-# CONFIG_LOGFS is not set
-# CONFIG_CRAMFS is not set
-CONFIG_SQUASHFS=y
-CONFIG_SQUASHFS_DECOMP_SINGLE=y
-# CONFIG_SQUASHFS_DECOMP_MULTI is not set
-# CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU is not set
-# CONFIG_SQUASHFS_XATTR is not set
-CONFIG_SQUASHFS_ZLIB=y
-# CONFIG_SQUASHFS_LZ4 is not set
-# CONFIG_SQUASHFS_LZO is not set
-# CONFIG_SQUASHFS_XZ is not set
-# CONFIG_SQUASHFS_ZSTD is not set
-# CONFIG_SQUASHFS_4K_DEVBLK_SIZE is not set
-# CONFIG_SQUASHFS_EMBEDDED is not set
-CONFIG_SQUASHFS_FRAGMENT_CACHE_SIZE=3
-# CONFIG_VXFS_FS is not set
-# CONFIG_MINIX_FS is not set
-# CONFIG_OMFS_FS is not set
-# CONFIG_HPFS_FS is not set
-# CONFIG_QNX4FS_FS is not set
-# CONFIG_QNX6FS_FS is not set
-# CONFIG_ROMFS_FS is not set
-CONFIG_PSTORE=y
-CONFIG_PSTORE_CONSOLE=y
-# CONFIG_PSTORE_PMSG is not set
-# CONFIG_PSTORE_FTRACE is not set
-CONFIG_PSTORE_RAM=y
-# CONFIG_SYSV_FS is not set
-# CONFIG_UFS_FS is not set
-CONFIG_NETWORK_FILESYSTEMS=y
-CONFIG_NFS_FS=y
-CONFIG_NFS_V2=y
-CONFIG_NFS_V3=y
-CONFIG_NFS_V3_ACL=y
-CONFIG_NFS_V4=y
-CONFIG_NFS_SWAP=y
-# CONFIG_NFS_V4_1 is not set
-# CONFIG_NFS_USE_LEGACY_DNS is not set
-CONFIG_NFS_USE_KERNEL_DNS=y
-# CONFIG_NFSD is not set
-CONFIG_GRACE_PERIOD=y
-CONFIG_LOCKD=y
-CONFIG_LOCKD_V4=y
-CONFIG_NFS_ACL_SUPPORT=y
-CONFIG_NFS_COMMON=y
-CONFIG_SUNRPC=y
-CONFIG_SUNRPC_GSS=y
-CONFIG_SUNRPC_SWAP=y
-# CONFIG_SUNRPC_DEBUG is not set
-# CONFIG_CEPH_FS is not set
-# CONFIG_CIFS is not set
-# CONFIG_NCP_FS is not set
-# CONFIG_CODA_FS is not set
-# CONFIG_AFS_FS is not set
-CONFIG_NLS=y
-CONFIG_NLS_DEFAULT="utf8"
-CONFIG_NLS_CODEPAGE_437=y
-# CONFIG_NLS_CODEPAGE_737 is not set
-# CONFIG_NLS_CODEPAGE_775 is not set
-# CONFIG_NLS_CODEPAGE_850 is not set
-# CONFIG_NLS_CODEPAGE_852 is not set
-# CONFIG_NLS_CODEPAGE_855 is not set
-# CONFIG_NLS_CODEPAGE_857 is not set
-# CONFIG_NLS_CODEPAGE_860 is not set
-# CONFIG_NLS_CODEPAGE_861 is not set
-# CONFIG_NLS_CODEPAGE_862 is not set
-# CONFIG_NLS_CODEPAGE_863 is not set
-# CONFIG_NLS_CODEPAGE_864 is not set
-# CONFIG_NLS_CODEPAGE_865 is not set
-# CONFIG_NLS_CODEPAGE_866 is not set
-# CONFIG_NLS_CODEPAGE_869 is not set
-CONFIG_NLS_CODEPAGE_936=y
-# CONFIG_NLS_CODEPAGE_950 is not set
-# CONFIG_NLS_CODEPAGE_932 is not set
-# CONFIG_NLS_CODEPAGE_949 is not set
-# CONFIG_NLS_CODEPAGE_874 is not set
-# CONFIG_NLS_ISO8859_8 is not set
-# CONFIG_NLS_CODEPAGE_1250 is not set
-# CONFIG_NLS_CODEPAGE_1251 is not set
-CONFIG_NLS_ASCII=y
-CONFIG_NLS_ISO8859_1=y
-# CONFIG_NLS_ISO8859_2 is not set
-# CONFIG_NLS_ISO8859_3 is not set
-# CONFIG_NLS_ISO8859_4 is not set
-# CONFIG_NLS_ISO8859_5 is not set
-# CONFIG_NLS_ISO8859_6 is not set
-# CONFIG_NLS_ISO8859_7 is not set
-# CONFIG_NLS_ISO8859_9 is not set
-# CONFIG_NLS_ISO8859_13 is not set
-# CONFIG_NLS_ISO8859_14 is not set
-# CONFIG_NLS_ISO8859_15 is not set
-# CONFIG_NLS_KOI8_R is not set
-# CONFIG_NLS_KOI8_U is not set
-# CONFIG_NLS_MAC_ROMAN is not set
-# CONFIG_NLS_MAC_CELTIC is not set
-# CONFIG_NLS_MAC_CENTEURO is not set
-# CONFIG_NLS_MAC_CROATIAN is not set
-# CONFIG_NLS_MAC_CYRILLIC is not set
-# CONFIG_NLS_MAC_GAELIC is not set
-# CONFIG_NLS_MAC_GREEK is not set
-# CONFIG_NLS_MAC_ICELAND is not set
-# CONFIG_NLS_MAC_INUIT is not set
-# CONFIG_NLS_MAC_ROMANIAN is not set
-# CONFIG_NLS_MAC_TURKISH is not set
-CONFIG_NLS_UTF8=y
-# CONFIG_DLM is not set
-# CONFIG_VIRTUALIZATION is not set
-
-#
-# Kernel hacking
-#
-
-#
-# printk and dmesg options
-#
-CONFIG_PRINTK_TIME=y
-# CONFIG_PRINTK_PROCESS is not set
-CONFIG_MESSAGE_LOGLEVEL_DEFAULT=4
-# CONFIG_BOOT_PRINTK_DELAY is not set
-CONFIG_DYNAMIC_DEBUG=y
-
-#
-# Compile-time checks and compiler options
-#
-CONFIG_DEBUG_INFO=y
-# CONFIG_DEBUG_INFO_REDUCED is not set
-# CONFIG_DEBUG_INFO_SPLIT is not set
-# CONFIG_DEBUG_INFO_DWARF4 is not set
-# CONFIG_GDB_SCRIPTS is not set
-CONFIG_ENABLE_WARN_DEPRECATED=y
-CONFIG_ENABLE_MUST_CHECK=y
-CONFIG_FRAME_WARN=2048
-# CONFIG_STRIP_ASM_SYMS is not set
-# CONFIG_READABLE_ASM is not set
-# CONFIG_UNUSED_SYMBOLS is not set
-# CONFIG_PAGE_OWNER is not set
-CONFIG_DEBUG_FS=y
-# CONFIG_HEADERS_CHECK is not set
-# CONFIG_DEBUG_SECTION_MISMATCH is not set
-CONFIG_SECTION_MISMATCH_WARN_ONLY=y
-CONFIG_ARCH_WANT_FRAME_POINTERS=y
-CONFIG_FRAME_POINTER=y
-# CONFIG_DEBUG_FORCE_WEAK_PER_CPU is not set
-CONFIG_MAGIC_SYSRQ=y
-CONFIG_MAGIC_SYSRQ_DEFAULT_ENABLE=0
-CONFIG_DEBUG_KERNEL=y
-
-#
-# Memory Debugging
-#
-# CONFIG_PAGE_EXTENSION is not set
-# CONFIG_DEBUG_PAGEALLOC is not set
-# CONFIG_DEBUG_OBJECTS is not set
-# CONFIG_SLUB_DEBUG_ON is not set
-# CONFIG_SLUB_STATS is not set
-CONFIG_HAVE_DEBUG_KMEMLEAK=y
-# CONFIG_DEBUG_KMEMLEAK is not set
-# CONFIG_DEBUG_STACK_USAGE is not set
-# CONFIG_DEBUG_VM is not set
-# CONFIG_DEBUG_MEMORY_INIT is not set
-# CONFIG_DEBUG_PER_CPU_MAPS is not set
-CONFIG_HAVE_ARCH_KASAN=y
-# CONFIG_KASAN is not set
-# CONFIG_DEBUG_SHIRQ is not set
-
-#
-# Debug Lockups and Hangs
-#
-CONFIG_LOCKUP_DETECTOR=y
-CONFIG_HARDLOCKUP_DETECTOR_OTHER_CPU=y
-CONFIG_HARDLOCKUP_DETECTOR=y
-# CONFIG_BOOTPARAM_HARDLOCKUP_PANIC is not set
-CONFIG_BOOTPARAM_HARDLOCKUP_PANIC_VALUE=0
-CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC=y
-CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC_VALUE=1
-CONFIG_DETECT_HUNG_TASK=y
-CONFIG_DEFAULT_HUNG_TASK_TIMEOUT=120
-CONFIG_BOOTPARAM_HUNG_TASK_PANIC=y
-CONFIG_BOOTPARAM_HUNG_TASK_PANIC_VALUE=1
-# CONFIG_PANIC_ON_OOPS is not set
-CONFIG_PANIC_ON_OOPS_VALUE=0
-CONFIG_PANIC_TIMEOUT=0
-CONFIG_SCHED_DEBUG=y
-CONFIG_SCHED_INFO=y
-# CONFIG_PANIC_ON_RT_THROTTLING is not set
-CONFIG_SCHEDSTATS=y
-# CONFIG_SCHED_STACK_END_CHECK is not set
-# CONFIG_DEBUG_TIMEKEEPING is not set
-CONFIG_TIMER_STATS=y
-
-#
-# Lock Debugging (spinlocks, mutexes, etc...)
-#
-# CONFIG_DEBUG_RT_MUTEXES is not set
-CONFIG_DEBUG_SPINLOCK=y
-# CONFIG_DEBUG_MUTEXES is not set
-# CONFIG_DEBUG_WW_MUTEX_SLOWPATH is not set
-# CONFIG_DEBUG_LOCK_ALLOC is not set
-# CONFIG_PROVE_LOCKING is not set
-# CONFIG_LOCK_STAT is not set
-# CONFIG_DEBUG_ATOMIC_SLEEP is not set
-# CONFIG_DEBUG_LOCKING_API_SELFTESTS is not set
-# CONFIG_LOCK_TORTURE_TEST is not set
-CONFIG_STACKTRACE=y
-# CONFIG_DEBUG_KOBJECT is not set
-CONFIG_HAVE_DEBUG_BUGVERBOSE=y
-CONFIG_DEBUG_BUGVERBOSE=y
-# CONFIG_DEBUG_LIST is not set
-# CONFIG_DEBUG_PI_LIST is not set
-# CONFIG_DEBUG_SG is not set
-# CONFIG_DEBUG_NOTIFIERS is not set
-CONFIG_DEBUG_CREDENTIALS=y
-
-#
-# RCU Debugging
-#
-# CONFIG_PROVE_RCU is not set
-# CONFIG_SPARSE_RCU_POINTER is not set
-# CONFIG_TORTURE_TEST is not set
-# CONFIG_RCU_TORTURE_TEST is not set
-CONFIG_RCU_CPU_STALL_TIMEOUT=60
-# CONFIG_RCU_TRACE is not set
-# CONFIG_RCU_EQS_DEBUG is not set
-# CONFIG_DEBUG_BLOCK_EXT_DEVT is not set
-# CONFIG_NOTIFIER_ERROR_INJECTION is not set
-# CONFIG_FAULT_INJECTION is not set
-CONFIG_NOP_TRACER=y
-CONFIG_HAVE_FUNCTION_TRACER=y
-CONFIG_HAVE_FUNCTION_GRAPH_TRACER=y
-CONFIG_HAVE_DYNAMIC_FTRACE=y
-CONFIG_HAVE_FTRACE_MCOUNT_RECORD=y
-CONFIG_HAVE_SYSCALL_TRACEPOINTS=y
-CONFIG_HAVE_C_RECORDMCOUNT=y
-CONFIG_TRACE_CLOCK=y
-CONFIG_RING_BUFFER=y
-CONFIG_EVENT_TRACING=y
-CONFIG_GPU_TRACEPOINTS=y
-CONFIG_CONTEXT_SWITCH_TRACER=y
-CONFIG_TRACING=y
-CONFIG_GENERIC_TRACER=y
-CONFIG_TRACING_SUPPORT=y
-CONFIG_FTRACE=y
-CONFIG_FUNCTION_TRACER=y
-CONFIG_FUNCTION_GRAPH_TRACER=y
-# CONFIG_PREEMPTIRQ_EVENTS is not set
-# CONFIG_IRQSOFF_TRACER is not set
-# CONFIG_SCHED_TRACER is not set
-# CONFIG_FTRACE_SYSCALLS is not set
-# CONFIG_TRACER_SNAPSHOT is not set
-CONFIG_BRANCH_PROFILE_NONE=y
-# CONFIG_PROFILE_ANNOTATED_BRANCHES is not set
-# CONFIG_PROFILE_ALL_BRANCHES is not set
-# CONFIG_STACK_TRACER is not set
-CONFIG_BLK_DEV_IO_TRACE=y
-# CONFIG_PROBE_EVENTS is not set
-CONFIG_DYNAMIC_FTRACE=y
-# CONFIG_FUNCTION_PROFILER is not set
-CONFIG_FTRACE_MCOUNT_RECORD=y
-# CONFIG_FTRACE_STARTUP_TEST is not set
-# CONFIG_TRACEPOINT_BENCHMARK is not set
-# CONFIG_RING_BUFFER_BENCHMARK is not set
-# CONFIG_RING_BUFFER_STARTUP_TEST is not set
-# CONFIG_TRACE_ENUM_MAP_FILE is not set
-CONFIG_TRACING_EVENTS_GPIO=y
-
-#
-# Runtime Testing
-#
-CONFIG_LKDTM=y
-# CONFIG_TEST_LIST_SORT is not set
-# CONFIG_BACKTRACE_SELF_TEST is not set
-# CONFIG_RBTREE_TEST is not set
-# CONFIG_INTERVAL_TREE_TEST is not set
-# CONFIG_PERCPU_TEST is not set
-# CONFIG_ATOMIC64_SELFTEST is not set
-# CONFIG_TEST_HEXDUMP is not set
-# CONFIG_TEST_STRING_HELPERS is not set
-# CONFIG_TEST_KSTRTOX is not set
-# CONFIG_TEST_PRINTF is not set
-# CONFIG_TEST_RHASHTABLE is not set
-# CONFIG_TEST_HASH is not set
-# CONFIG_DMA_API_DEBUG is not set
-# CONFIG_TEST_LKM is not set
-# CONFIG_TEST_USER_COPY is not set
-# CONFIG_TEST_BPF is not set
-# CONFIG_TEST_FIRMWARE is not set
-# CONFIG_TEST_UDELAY is not set
-# CONFIG_MEMTEST is not set
-# CONFIG_TEST_STATIC_KEYS is not set
-# CONFIG_BUG_ON_DATA_CORRUPTION is not set
-# CONFIG_SAMPLES is not set
-CONFIG_HAVE_ARCH_KGDB=y
-# CONFIG_KGDB is not set
-# CONFIG_ARM64_PTDUMP is not set
-CONFIG_STRICT_DEVMEM=y
-# CONFIG_PID_IN_CONTEXTIDR is not set
-# CONFIG_ARM64_RANDOMIZE_TEXT_OFFSET is not set
-CONFIG_DEBUG_SET_MODULE_RONX=y
-CONFIG_DEBUG_RODATA=y
-# CONFIG_DEBUG_ALIGN_RODATA is not set
-# CONFIG_CORESIGHT is not set
-
-#
-# Security options
-#
-CONFIG_KEYS=y
-# CONFIG_PERSISTENT_KEYRINGS is not set
-# CONFIG_BIG_KEYS is not set
-# CONFIG_TRUSTED_KEYS is not set
-# CONFIG_ENCRYPTED_KEYS is not set
-# CONFIG_SECURITY_DMESG_RESTRICT is not set
-# CONFIG_SECURITY_PERF_EVENTS_RESTRICT is not set
-# CONFIG_SECURITY is not set
-CONFIG_SECURITYFS=y
-CONFIG_HAVE_HARDENED_USERCOPY_ALLOCATOR=y
-CONFIG_HAVE_ARCH_HARDENED_USERCOPY=y
-# CONFIG_HARDENED_USERCOPY is not set
-# CONFIG_TEE_SUPPORT is not set
-CONFIG_DEFAULT_SECURITY_DAC=y
-CONFIG_DEFAULT_SECURITY=""
-CONFIG_CRYPTO=y
-
-#
-# Crypto core or helper
-#
-CONFIG_CRYPTO_ALGAPI=y
-CONFIG_CRYPTO_ALGAPI2=y
-CONFIG_CRYPTO_AEAD=y
-CONFIG_CRYPTO_AEAD2=y
-CONFIG_CRYPTO_BLKCIPHER=y
-CONFIG_CRYPTO_BLKCIPHER2=y
-CONFIG_CRYPTO_HASH=y
-CONFIG_CRYPTO_HASH2=y
-CONFIG_CRYPTO_RNG=y
-CONFIG_CRYPTO_RNG2=y
-CONFIG_CRYPTO_RNG_DEFAULT=y
-CONFIG_CRYPTO_PCOMP2=y
-CONFIG_CRYPTO_AKCIPHER2=y
-CONFIG_CRYPTO_AKCIPHER=y
-# CONFIG_CRYPTO_RSA is not set
-CONFIG_CRYPTO_MANAGER=y
-CONFIG_CRYPTO_MANAGER2=y
-# CONFIG_CRYPTO_USER is not set
-CONFIG_CRYPTO_MANAGER_DISABLE_TESTS=y
-CONFIG_CRYPTO_GF128MUL=y
-CONFIG_CRYPTO_NULL=y
-CONFIG_CRYPTO_NULL2=y
-# CONFIG_CRYPTO_PCRYPT is not set
-CONFIG_CRYPTO_WORKQUEUE=y
-CONFIG_CRYPTO_CRYPTD=y
-# CONFIG_CRYPTO_MCRYPTD is not set
-# CONFIG_CRYPTO_AUTHENC is not set
-# CONFIG_CRYPTO_TEST is not set
-CONFIG_CRYPTO_ABLK_HELPER=y
-
-#
-# Authenticated Encryption with Associated Data
-#
-CONFIG_CRYPTO_CCM=y
-CONFIG_CRYPTO_GCM=y
-# CONFIG_CRYPTO_CHACHA20POLY1305 is not set
-CONFIG_CRYPTO_SEQIV=y
-# CONFIG_CRYPTO_ECHAINIV is not set
-
-#
-# Block modes
-#
-# CONFIG_CRYPTO_CBC is not set
-# CONFIG_CRYPTO_HEH is not set
-CONFIG_CRYPTO_CTR=y
-# CONFIG_CRYPTO_CTS is not set
-CONFIG_CRYPTO_ECB=y
-# CONFIG_CRYPTO_LRW is not set
-# CONFIG_CRYPTO_PCBC is not set
-# CONFIG_CRYPTO_XTS is not set
-# CONFIG_CRYPTO_KEYWRAP is not set
-
-#
-# Hash modes
-#
-CONFIG_CRYPTO_CMAC=y
-CONFIG_CRYPTO_HMAC=y
-# CONFIG_CRYPTO_XCBC is not set
-# CONFIG_CRYPTO_VMAC is not set
-
-#
-# Digest
-#
-CONFIG_CRYPTO_CRC32C=y
-# CONFIG_CRYPTO_CRC32 is not set
-CONFIG_CRYPTO_CRCT10DIF=y
-CONFIG_CRYPTO_GHASH=y
-# CONFIG_CRYPTO_POLY1305 is not set
-# CONFIG_CRYPTO_MD4 is not set
-CONFIG_CRYPTO_MD5=y
-# CONFIG_CRYPTO_MICHAEL_MIC is not set
-# CONFIG_CRYPTO_RMD128 is not set
-# CONFIG_CRYPTO_RMD160 is not set
-# CONFIG_CRYPTO_RMD256 is not set
-# CONFIG_CRYPTO_RMD320 is not set
-CONFIG_CRYPTO_SHA1=y
-CONFIG_CRYPTO_SHA256=y
-CONFIG_CRYPTO_SHA512=y
-# CONFIG_CRYPTO_TGR192 is not set
-# CONFIG_CRYPTO_WP512 is not set
-
-#
-# Ciphers
-#
-CONFIG_CRYPTO_AES=y
-# CONFIG_CRYPTO_ANUBIS is not set
-CONFIG_CRYPTO_ARC4=y
-# CONFIG_CRYPTO_BLOWFISH is not set
-# CONFIG_CRYPTO_CAMELLIA is not set
-# CONFIG_CRYPTO_CAST5 is not set
-# CONFIG_CRYPTO_CAST6 is not set
-# CONFIG_CRYPTO_DES is not set
-# CONFIG_CRYPTO_FCRYPT is not set
-# CONFIG_CRYPTO_KHAZAD is not set
-# CONFIG_CRYPTO_SALSA20 is not set
-# CONFIG_CRYPTO_CHACHA20 is not set
-# CONFIG_CRYPTO_SEED is not set
-# CONFIG_CRYPTO_SERPENT is not set
-# CONFIG_CRYPTO_TEA is not set
-CONFIG_CRYPTO_TWOFISH=y
-CONFIG_CRYPTO_TWOFISH_COMMON=y
-
-#
-# Compression
-#
-# CONFIG_CRYPTO_DEFLATE is not set
-# CONFIG_CRYPTO_ZLIB is not set
-CONFIG_CRYPTO_LZO=y
-# CONFIG_CRYPTO_842 is not set
-# CONFIG_CRYPTO_LZ4 is not set
-# CONFIG_CRYPTO_LZ4HC is not set
-# CONFIG_CRYPTO_ZSTD is not set
-
-#
-# Random Number Generation
-#
-CONFIG_CRYPTO_ANSI_CPRNG=y
-CONFIG_CRYPTO_DRBG_MENU=y
-CONFIG_CRYPTO_DRBG_HMAC=y
-# CONFIG_CRYPTO_DRBG_HASH is not set
-# CONFIG_CRYPTO_DRBG_CTR is not set
-CONFIG_CRYPTO_DRBG=y
-CONFIG_CRYPTO_JITTERENTROPY=y
-CONFIG_CRYPTO_USER_API=y
-CONFIG_CRYPTO_USER_API_HASH=y
-CONFIG_CRYPTO_USER_API_SKCIPHER=y
-# CONFIG_CRYPTO_USER_API_RNG is not set
-# CONFIG_CRYPTO_USER_API_AEAD is not set
-CONFIG_CRYPTO_HASH_INFO=y
-CONFIG_CRYPTO_HW=y
-# CONFIG_CRYPTO_DEV_CCP is not set
-# CONFIG_CRYPTO_DEV_ROCKCHIP_V1 is not set
-# CONFIG_CRYPTO_DEV_ROCKCHIP_V2 is not set
-CONFIG_ASYMMETRIC_KEY_TYPE=y
-CONFIG_ASYMMETRIC_PUBLIC_KEY_SUBTYPE=y
-CONFIG_PUBLIC_KEY_ALGO_RSA=y
-CONFIG_X509_CERTIFICATE_PARSER=y
-CONFIG_PKCS7_MESSAGE_PARSER=y
-# CONFIG_PKCS7_TEST_KEY is not set
-# CONFIG_SIGNED_PE_FILE_VERIFICATION is not set
-
-#
-# Certificates for signature checking
-#
-CONFIG_SYSTEM_TRUSTED_KEYRING=y
-CONFIG_SYSTEM_TRUSTED_KEYS=""
-CONFIG_ARM64_CRYPTO=y
-CONFIG_CRYPTO_SHA1_ARM64_CE=y
-CONFIG_CRYPTO_SHA2_ARM64_CE=y
-CONFIG_CRYPTO_GHASH_ARM64_CE=y
-# CONFIG_CRYPTO_POLY_HASH_ARM64_CE is not set
-CONFIG_CRYPTO_AES_ARM64_CE=y
-CONFIG_CRYPTO_AES_ARM64_CE_CCM=y
-CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
-# CONFIG_CRYPTO_AES_ARM64_NEON_BLK is not set
-# CONFIG_CRYPTO_CRC32_ARM64 is not set
-CONFIG_BINARY_PRINTF=y
-
-#
-# Library routines
-#
-CONFIG_BITREVERSE=y
-CONFIG_HAVE_ARCH_BITREVERSE=y
-CONFIG_RATIONAL=y
-CONFIG_GENERIC_STRNCPY_FROM_USER=y
-CONFIG_GENERIC_STRNLEN_USER=y
-CONFIG_GENERIC_NET_UTILS=y
-CONFIG_GENERIC_PCI_IOMAP=y
-CONFIG_GENERIC_IO=y
-CONFIG_ARCH_USE_CMPXCHG_LOCKREF=y
-CONFIG_CRC_CCITT=y
-CONFIG_CRC16=y
-CONFIG_CRC_T10DIF=y
-CONFIG_CRC_ITU_T=y
-CONFIG_CRC32=y
-# CONFIG_CRC32_SELFTEST is not set
-CONFIG_CRC32_SLICEBY8=y
-# CONFIG_CRC32_SLICEBY4 is not set
-# CONFIG_CRC32_SARWATE is not set
-# CONFIG_CRC32_BIT is not set
-CONFIG_CRC7=y
-CONFIG_LIBCRC32C=y
-# CONFIG_CRC8 is not set
-CONFIG_AUDIT_ARCH_COMPAT_GENERIC=y
-# CONFIG_RANDOM32_SELFTEST is not set
-CONFIG_ZLIB_INFLATE=y
-CONFIG_ZLIB_DEFLATE=y
-CONFIG_LZO_COMPRESS=y
-CONFIG_LZO_DECOMPRESS=y
-CONFIG_LZ4_DECOMPRESS=y
-CONFIG_XZ_DEC=y
-# CONFIG_XZ_DEC_X86 is not set
-# CONFIG_XZ_DEC_POWERPC is not set
-# CONFIG_XZ_DEC_IA64 is not set
-CONFIG_XZ_DEC_ARM=y
-CONFIG_XZ_DEC_ARMTHUMB=y
-# CONFIG_XZ_DEC_SPARC is not set
-CONFIG_XZ_DEC_BCJ=y
-# CONFIG_XZ_DEC_TEST is not set
-CONFIG_DECOMPRESS_GZIP=y
-CONFIG_DECOMPRESS_BZIP2=y
-CONFIG_DECOMPRESS_LZMA=y
-CONFIG_DECOMPRESS_XZ=y
-CONFIG_DECOMPRESS_LZO=y
-CONFIG_DECOMPRESS_LZ4=y
-CONFIG_GENERIC_ALLOCATOR=y
-CONFIG_REED_SOLOMON=y
-CONFIG_REED_SOLOMON_ENC8=y
-CONFIG_REED_SOLOMON_DEC8=y
-CONFIG_ASSOCIATIVE_ARRAY=y
-CONFIG_HAS_IOMEM=y
-CONFIG_HAS_IOPORT_MAP=y
-CONFIG_HAS_DMA=y
-CONFIG_CPU_RMAP=y
-CONFIG_DQL=y
-CONFIG_NLATTR=y
-CONFIG_ARCH_HAS_ATOMIC64_DEC_IF_POSITIVE=y
-CONFIG_CLZ_TAB=y
-# CONFIG_CORDIC is not set
-# CONFIG_DDR is not set
-CONFIG_MPILIB=y
-CONFIG_LIBFDT=y
-CONFIG_OID_REGISTRY=y
-# CONFIG_SG_SPLIT is not set
-CONFIG_ARCH_HAS_SG_CHAIN=y
diff --git a/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c b/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c
index b31e01a02..7e18a7a20 100644
--- a/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c
+++ b/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c
@@ -2626,7 +2626,11 @@ static int dw_hdmi_connector_get_modes(struct drm_connector *connector)
 							       def_modes,
 							       31, i);
 			if (mode) {
-				if (!i)
+                        #ifdef CONFIG_ARCH_ADVANTECH
+                                if (i == 1)
+                        #else
+                                if (!i)
+                        #endif
 					mode->type = DRM_MODE_TYPE_PREFERRED;
 				drm_mode_probed_add(connector, mode);
 				ret++;
diff --git a/drivers/gpu/drm/rockchip/LT9211.c b/drivers/gpu/drm/rockchip/LT9211.c
new file mode 100755
index 000000000..4e68be008
--- /dev/null
+++ b/drivers/gpu/drm/rockchip/LT9211.c
@@ -0,0 +1,927 @@
+/*****************************************************************************/
+/* Copyright (c) 2019 LONTIUM Inc.                                 */
+/*                                                                           */
+/* This program is free software; you can redistribute it and/or modify      */
+/* it under the terms of the GNU General Public License as published by      */
+/* the Free Software Foundation, using version 2 of the License.             */
+/*                                                                           */
+/* This program is distributed in the hope that it will be useful,           */
+/* but WITHOUT ANY WARRANTY; without even the implied warranty of            */
+/* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the              */
+/* GNU General Public License for more details.                              */
+/*                                                                           */
+/* You should have received a copy of the GNU General Public License         */
+/* along with this program;                                        */
+/*****************************************************************************/
+#include <linux/backlight.h>
+#include <linux/string.h>
+#include <linux/module.h>
+#include <linux/i2c.h>
+#include <linux/bcd.h>
+#include <linux/rtc.h>
+#include <linux/delay.h>
+#include <linux/wakelock.h>
+#include <linux/slab.h>
+#include <linux/of_gpio.h>
+#include <linux/irqdomain.h>
+#include "lt9211.h"
+
+/*******************************************************
+
+   1、LT9211 IIC address is 0X5A(address+ RW Bit) , LT9211 chip ID is 0x18 0x01 0xe1;
+   if under Linux，IIC address bit7 is Read/Write flag bit，then I2C_Adr is 0x2D;
+
+   2、Only after MIPI signal send to LT9211 ，then initialize LT9211。
+
+   3、It need the SOC's GPIO to reset LT9211(Pin LT9211_RSTN)；it need to toggle it LOW about 100ms and then HIGH 100ms for reset。
+
+ *********************************************************/
+#define LT9211_DEBUG
+
+#ifdef LT9211_DEBUG
+#define lt9211_printk(x...) printk( "[lt9211 DEBUG]: " x )
+#else
+#define lt9211_printk(x...)
+#endif
+
+int hact, vact;
+int hs, vs;
+int hbp, vbp;
+int htotal, vtotal;
+int hfp, vfp;
+u8 VideoFormat=0;
+
+enum VideoFormat Video_Format;
+#define MIPI_LANE_CNT  MIPI_4_LANE // 0: 4lane
+#define MIPI_SETTLE_VALUE 0x0a //0x05  0x0a
+#define PCR_M_VALUE 0x17 //0x14 , for display quality
+
+#if 0
+                                          //hfp,   hs, hbp, hact,htotal,vfp,  vs, vbp, vact,vtotal,
+struct video_timing video_800x480_60Hz     ={200,   6,  50,  800, 1056,  20,   4,   4,  480,  508,  33300};
+struct video_timing video_1024x768_60Hz    ={300,  10,  10, 1024, 1344,  30,   4,   4,  768,  806,  65000};
+struct video_timing video_1280x720_60Hz    ={110,  40, 220, 1280, 1650,   5,   5,  20,  720,  750,  74250};
+struct video_timing video_1280x768_60Hz    ={ 64, 128, 192, 1280, 1664,   3,   7,  20,  768,  798,  79500};
+struct video_timing video_1280x800_60Hz    ={100,  10,  40, 1280, 1430,  40,  10,  20,  800,  870,  72000};
+struct video_timing video_1366x768_60Hz    ={ 26, 110, 110, 1366, 1592,  13,   6,  13,  768,  800,  81000};
+struct video_timing video_1920x1080_60Hz   ={150,  10,  20, 1920, 2100,  20,  10,  20, 1080, 1130, 148500};
+struct video_timing video_1920x1200_60Hz   ={ 48,  32,  80, 1920, 2080,   3,   6,  26, 1200, 1235, 154000};
+#endif
+
+struct video_timing g_video[] = 
+{
+    {200,   6,  50,  800, 1056,  20,   4,   4,  480,  508,  33300},  // 800x480
+    {300,  10,  10, 1024, 1344,  30,   4,   4,  768,  806,  65000},  // 1024x768
+    {110,  40, 220, 1280, 1650,   5,   5,  20,  720,  750,  74250},  // 1280x720
+    { 64, 128, 192, 1280, 1664,   3,   7,  20,  768,  798,  79500},  // 1280x768
+    {100,  10,  40, 1280, 1430,  40,  10,  20,  800,  870,  72000},  // 1280x800
+    { 26, 110, 110, 1366, 1592,  13,   6,  13,  768,  800,  81000},  // 1366x768
+    {150,  10,  20, 1920, 2100,  20,  10,  20, 1080, 1130, 148500},  // 1920x1080
+    { 48,  32,  80, 1920, 2080,   3,   6,  26, 1200, 1235, 154000},  // 1920x1200
+};
+
+
+typedef  struct LT9211{
+    int reset_pin;
+    int enable_pin;
+    int gpio_flags;
+    int m_rst_delay;
+    struct work_struct Lt9211_resume_work;
+    struct work_struct Lt9211_suspend_work;
+    struct backlight_device *backlight;
+}LT9211_info_t;
+
+struct i2c_client *g_client;
+LT9211_info_t* g_LT9211;
+u32 g_pclk_khz = 0;
+int g_LT9211_probe = 0;
+
+static void lt9211_power_on(LT9211_info_t* lt9211);
+
+static int LT9211_i2c_write_bytes(struct i2c_client *client,uint8_t *data,int len)
+{
+    struct i2c_msg msg;
+    int ret=-1;
+    int retries = 0;
+
+    msg.flags=!I2C_M_RD;
+    //printk("%s:i2c_addr:0x%02x--reg:0x%02x--val:0x%02x\n", __FUNCTION__, client->addr, *data, *(data+1));
+    msg.addr=client->addr;
+    msg.len=len;
+    msg.buf=data;
+    //msg.scl_rate=100 * 1000;
+
+    while(retries<5)
+    {
+        ret=i2c_transfer(client->adapter,&msg, 1);
+        if(ret == 1)break;
+        retries++;
+    }
+
+    return ret;
+}
+
+static int _LT9211_mipi_write(struct i2c_client *client, uint8_t addr, uint8_t val)
+{
+    uint8_t buf[2] = {addr, val};
+    int ret;
+
+    ret = LT9211_i2c_write_bytes(client,buf,2);
+    if (ret < 0) {
+        //dev_err(&client->dev, "error %d writing to lvds addr 0x%x\n",ret, addr);
+        return -1;
+    }
+
+    return 0;
+}
+
+
+#define LT9211_mipi_write(client, addr, val) \
+do { \
+    int ret; \
+    ret = _LT9211_mipi_write(client, addr, val); \
+} while(0)
+
+static int LT9211_i2c_read_bytes(struct i2c_client *client, uint8_t *buf, int len)
+{
+    struct i2c_msg msgs[2];
+    int ret=-1;
+    int retries = 0;
+
+    msgs[0].flags = client->flags;
+    msgs[0].addr=client->addr;
+    msgs[0].len=1;
+    msgs[0].buf=&buf[0];
+    //msgs[0].scl_rate=200 * 1000;
+
+    msgs[1].flags = client->flags | I2C_M_RD;
+    msgs[1].addr=client->addr;
+    msgs[1].len=len-1;
+    msgs[1].buf=&buf[1];
+    //msgs[1].scl_rate=200 * 1000;
+
+    while(retries<5)
+    {
+        ret=i2c_transfer(client->adapter,msgs, 2);
+        if(ret == 2)break;
+        retries++;
+    }
+    return ret;
+}
+
+static int LT9211_read(struct i2c_client *client, uint8_t addr)
+{
+    int ret;
+    unsigned char buf[]={addr,0};
+    ret = LT9211_i2c_read_bytes(client,buf,2);
+    if (ret < 0){
+        //printk("LT9211_read is fail\n");
+        goto fail;
+    }
+
+    return buf[1];
+fail:
+    //dev_err(&client->dev, "Error %d reading from subaddress 0x%x\n",ret, addr);
+    return -1;
+}
+
+static void LT9211_ChipID(struct i2c_client *client)
+{
+    char val=0;
+    LT9211_mipi_write( client, 0xff, 0x81);
+    val=LT9211_read( client,0x00);
+    printk("LT9211 Chip ID:%x,",val);
+    val=LT9211_read( client,0x01);
+    printk("%x,",val);
+    val=LT9211_read( client,0x02);
+    printk("%x,\n",val);
+}
+
+static void LT9211_SystemInt(struct i2c_client *client)
+{
+    /* system clock init */   
+    LT9211_mipi_write( client, 0xff, 0x82);
+    LT9211_mipi_write( client, 0x01, 0x18);
+
+    LT9211_mipi_write( client, 0xff, 0x86);
+    LT9211_mipi_write( client, 0x06, 0x61); 
+    LT9211_mipi_write( client, 0x07, 0xa8); //fm for sys_clk
+
+    LT9211_mipi_write( client, 0xff, 0x87); //��ʼ�� txpll �Ĵ����б�Ĭ��ֵ������
+    LT9211_mipi_write( client, 0x14, 0x08); //default value
+    LT9211_mipi_write( client, 0x15, 0x00); //default value
+    LT9211_mipi_write( client, 0x18, 0x0f);
+    LT9211_mipi_write( client, 0x22, 0x08); //default value
+    LT9211_mipi_write( client, 0x23, 0x00); //default value
+    LT9211_mipi_write( client, 0x26, 0x0f); 
+}
+
+static void LT9211_MipiRxPhy(struct i2c_client *client)
+{
+    /* Mipi rx phy */
+    LT9211_mipi_write( client, 0xff, 0x82);
+    LT9211_mipi_write( client, 0x02, 0x44); //port A mipi rx enable
+
+    LT9211_mipi_write( client, 0x05, 0x32); //port A CK lane swap 
+    LT9211_mipi_write( client, 0x0d, 0x26);
+    LT9211_mipi_write( client, 0x17, 0x0c);
+    LT9211_mipi_write( client, 0x1d, 0x0c);
+
+    LT9211_mipi_write( client, 0x0a, 0xf7);
+    LT9211_mipi_write( client, 0x0b, 0x77);
+#ifdef _Mipi_PortA_ 
+    /*port a*/
+    LT9211_mipi_write( client, 0x07, 0x9f); //port clk enable  ��ֻ��Portbʱ,porta��lane0 clkҪ�򿪣�
+    LT9211_mipi_write( client, 0x08, 0xfc); //port lprx enable
+#endif 
+#ifdef _Mipi_PortB_
+    /*port b*/
+    LT9211_mipi_write( client, 0x0f, 0x9f); //port clk enable
+    LT9211_mipi_write( client, 0x10, 0xfc); //port lprx enable
+    LT9211_mipi_write( client, 0x04, 0xa1);
+#endif
+    /*port diff swap*/
+    LT9211_mipi_write( client, 0x09, 0x01); //port a diff swap
+    LT9211_mipi_write( client, 0x11, 0x01); //port b diff swap
+
+    /*port lane swap*/
+    LT9211_mipi_write( client, 0xff, 0x86);
+    LT9211_mipi_write( client, 0x33, 0x1b); //port a lane swap	1b:no swap
+    LT9211_mipi_write( client, 0x34, 0x1b); //port b lane swap 1b:no swap
+}
+
+static void LT9211_MipiRxDigital(struct i2c_client *client)
+{
+    LT9211_mipi_write( client,0xff,0x86);
+#ifdef _Mipi_PortA_ 
+    LT9211_mipi_write( client,0x30,0x85); //mipirx HL swap
+#endif
+
+#ifdef _Mipi_PortB_
+    LT9211_mipi_write( client,0x30,0x8f); //mipirx HL swap
+#endif
+
+    LT9211_mipi_write( client,0xff,0xD8);
+#ifdef _Mipi_PortA_
+    LT9211_mipi_write( client,0x16,0x00); //mipirx HL swap 
+#endif
+
+#ifdef _Mipi_PortB_
+    LT9211_mipi_write( client,0x16,0x80); //mipirx HL swap
+#endif
+
+    LT9211_mipi_write( client,0xff,0xd0);
+    LT9211_mipi_write( client,0x43,0x12); //rpta mode enable,ensure da_mlrx_lptx_en=0
+
+    LT9211_mipi_write( client,0x02,0x0a); //mipi rx controller	//settleֵ
+}
+
+static void LT9211_SetVideoTiming(struct i2c_client *client,struct video_timing *video_format)
+{
+    mdelay(100);
+    LT9211_mipi_write( client,0xff,0xd0);
+    LT9211_mipi_write( client,0x0d,(u8)(video_format->vtotal>>8)); //vtotal[15:8]
+    LT9211_mipi_write( client,0x0e,(u8)(video_format->vtotal)); //vtotal[7:0]
+    LT9211_mipi_write( client,0x0f,(u8)(video_format->vact>>8)); //vactive[15:8]
+    LT9211_mipi_write( client,0x10,(u8)(video_format->vact)); //vactive[7:0]
+    LT9211_mipi_write( client,0x15,(u8)(video_format->vs)); //vs[7:0]
+    LT9211_mipi_write( client,0x17,(u8)(video_format->vfp>>8)); //vfp[15:8]
+    LT9211_mipi_write( client,0x18,(u8)(video_format->vfp)); //vfp[7:0]
+
+    LT9211_mipi_write( client,0x11,(u8)(video_format->htotal>>8)); //htotal[15:8]
+    LT9211_mipi_write( client,0x12,(u8)(video_format->htotal)); //htotal[7:0]
+    LT9211_mipi_write( client,0x13,(u8)(video_format->hact>>8)); //hactive[15:8]
+    LT9211_mipi_write( client,0x14,(u8)(video_format->hact)); //hactive[7:0]
+    LT9211_mipi_write( client,0x16,(u8)(video_format->hs)); //hs[7:0]
+    LT9211_mipi_write( client,0x19,(u8)(video_format->hfp>>8)); //hfp[15:8]
+    LT9211_mipi_write( client,0x1a,(u8)(video_format->hfp)); //hfp[7:0]
+
+    g_pclk_khz = (u32)(video_format->pclk_khz);
+}
+
+static void LT9211_TimingSet(struct i2c_client *client)
+{
+    u32 hact ;
+    u32 vact ;
+    char fmt ;
+    u32 pa_lpn = 0;
+    char read_val=0,read_val1=0;
+    int i;
+    lt9211_printk("LT9211 LT9211_TimingSet \n");
+    mdelay(300);
+    LT9211_mipi_write( client,0xff,0xd0);
+
+    read_val=LT9211_read( client,0x82);
+    read_val1=LT9211_read( client,0x83);
+
+    hact = (read_val<<8) + read_val1 ;
+    hact = hact/3;
+
+    fmt=LT9211_read( client,0x84);
+    fmt = fmt & 0x0f;
+
+    read_val=LT9211_read( client,0x85);
+    read_val1=LT9211_read( client,0x86);
+    vact = (read_val<<8) + read_val1 ;
+
+    pa_lpn=LT9211_read( client,0x9c);
+    lt9211_printk("hact = %d\n",hact);
+    lt9211_printk("vact = %d\n",vact);
+    lt9211_printk("fmt = 0x%x \n", fmt);
+    lt9211_printk("pa_lpn = 0x%x \n", pa_lpn);
+
+    mdelay(100);
+    for(i = 0; i < video_none; i++)
+    {
+        if ((hact == g_video[i].hact ) &&( vact == g_video[i].vact ))
+        {
+            lt9211_printk("video_mode: %d*%d@60Hz.\n", hact, vact);
+            VideoFormat = i;
+            LT9211_SetVideoTiming(client,&g_video[i]);
+            if((hact >=1920 ) &&( vact >=1080 ))
+            {
+                LT9211_OutPutModde = OUTPUT_LVDS_2_PORT;
+                lt9211_printk("LT9211_OutPutModde = %d\n", LT9211_OutPutModde);
+            }
+            break;
+        }
+    }
+
+    if(i == video_none)
+    {
+        VideoFormat = video_none;
+        lt9211_printk("video_none \n");
+    }
+
+#if 0
+
+    if ((hact == video_1024x768_60Hz.hact ) &&( vact == video_1024x768_60Hz.vact ))
+    {
+        lt9211_printk("video_mode: 1024*768@60Hz.\n");
+        VideoFormat = video_1024x768_60Hz_vic;
+        LT9211_SetVideoTiming(client,&video_1024x768_60Hz);
+    }
+    else if ((hact == video_800x480_60Hz.hact ) &&( vact == video_800x480_60Hz.vact ))
+    {
+        lt9211_printk("video_mode: 800*480@60Hz.\n");
+        VideoFormat = video_800x480_60Hz_vic;
+        LT9211_SetVideoTiming(client,&video_800x480_60Hz);
+    }
+    else if ((hact == video_1920x1080_60Hz.hact ) &&( vact == video_1920x1080_60Hz.vact ))
+    {
+        lt9211_printk("video_mode: 1920*1080@60Hz.\n");
+        VideoFormat = video_1920x1080_60Hz_vic;
+        LT9211_SetVideoTiming(client,&video_1920x1080_60Hz);
+    }else 
+    {
+        VideoFormat = video_none;
+        lt9211_printk("video_none \n");
+    }
+#endif
+}
+
+static void LT9211_MipiRxPll(struct i2c_client *client)
+{
+    /* dessc pll */
+    LT9211_mipi_write( client,0xff,0x82);
+    LT9211_mipi_write( client,0x2d,0x48);
+    lt9211_printk("g_pclk_khz = %d \n", g_pclk_khz);
+    if(g_pclk_khz < 44000)
+    {
+        LT9211_mipi_write( client,0x35,0x83);
+        lt9211_printk("Set TxPll 0x35,0x83 \n");
+    }
+    else if(g_pclk_khz > 88000)
+    {
+        LT9211_mipi_write( client,0x35,0x81);
+        lt9211_printk("Set TxPll 0x35,0x81 \n");
+    }
+    else
+    {
+        LT9211_mipi_write( client,0x35,0x82);//	PIXCLK_88M_176M= 0x81,PIXCLK_44M_88M = 0x82,	PIXCLK_22M_44M= 0x83   
+        lt9211_printk("Set TxPll 0x35,0x82 \n");
+    }
+}
+
+static void LT9211_MipiPcr(struct i2c_client *client)
+{
+    u8 loopx;
+    u8 pcr_m;
+ 
+    LT9211_mipi_write(client, 0xff,0xd0);
+    LT9211_mipi_write(client, 0x0c,0x60);  //fifo position
+    LT9211_mipi_write(client, 0x1c,0x60);  //fifo position
+    LT9211_mipi_write(client, 0x24,0x70);  //pcr mode( de hs vs)
+
+    LT9211_mipi_write(client,0x2d,0x30); //M up limit
+    LT9211_mipi_write(client,0x31,0x0a); //M down limit
+
+    /*stage1 hs mode*/
+    LT9211_mipi_write(client,0x25,0xf0);  //line limit
+    LT9211_mipi_write(client,0x2a,0x30);  //step in limit
+    LT9211_mipi_write(client,0x21,0x4f);  //hs_step
+    LT9211_mipi_write(client,0x22,0x00); 
+
+    /*stage2 hs mode*/
+    LT9211_mipi_write(client,0x1e,0x01);  //RGD_DIFF_SND[7:4],RGD_DIFF_FST[3:0]
+    LT9211_mipi_write(client,0x23,0x80);  //hs_step
+    /*stage2 de mode*/
+    LT9211_mipi_write(client,0x0a,0x02); //de adjust pre line
+    LT9211_mipi_write(client,0x38,0x02); //de_threshold 1
+    LT9211_mipi_write(client,0x39,0x04); //de_threshold 2
+    LT9211_mipi_write(client,0x3a,0x08); //de_threshold 3
+    LT9211_mipi_write(client,0x3b,0x10); //de_threshold 4
+
+    LT9211_mipi_write(client,0x3f,0x04); //de_step 1
+    LT9211_mipi_write(client,0x40,0x08); //de_step 2
+    LT9211_mipi_write(client,0x41,0x10); //de_step 3
+    LT9211_mipi_write(client,0x42,0x20); //de_step 4
+
+    LT9211_mipi_write(client,0x2b,0xa0); //stable out
+    mdelay(100);
+    LT9211_mipi_write(client,0xff,0xd0);   //enable HW pcr_m
+    pcr_m = LT9211_read(client, 0x26);
+    pcr_m &= 0x7f;
+    LT9211_mipi_write(client,0x26,pcr_m);
+    LT9211_mipi_write(client,0x27,0x0f);
+
+    LT9211_mipi_write(client,0xff,0x81);  //pcr reset
+    LT9211_mipi_write(client,0x20,0xbf); // mipi portB div issue
+    LT9211_mipi_write(client,0x20,0xff);
+    mdelay(5);
+    LT9211_mipi_write(client,0x0B,0x6F);
+    LT9211_mipi_write(client,0x0B,0xFF);
+
+    mdelay(120);//800->120
+    for(loopx = 0; loopx < 10; loopx++) //Check pcr_stable 10
+    {
+        mdelay(200);
+        LT9211_mipi_write(client,0xff,0xd0);
+        if(LT9211_read(client, 0x87)&0x08)
+        {
+            lt9211_printk("LT9211 pcr stable \n");
+            break;
+        }
+        else
+        {
+            lt9211_printk("LT9211 pcr unstable!!!!\n");
+        }
+    }
+
+    LT9211_mipi_write(client,0xff,0xd0);
+    lt9211_printk("LT9211 pcr_stable_M=%x\n",(LT9211_read(client, 0x94)&0x7F));
+}
+
+static void LT9211_TxDigital(struct i2c_client *client)
+{
+    if( (LT9211_OutPutModde == OUTPUT_LVDS_2_PORT) || (LT9211_OutPutModde == OUTPUT_LVDS_1_PORT) ) 
+    {
+        lt9211_printk("LT9211 set to OUTPUT_LVDS \n");
+        LT9211_mipi_write( client,0xff,0x85); /* lvds tx controller */
+        LT9211_mipi_write( client,0x59,0x50); 
+        LT9211_mipi_write( client,0x5a,0xaa); 
+        LT9211_mipi_write( client,0x5b,0xaa);
+        if( LT9211_OutPutModde == OUTPUT_LVDS_2_PORT )
+        {
+            LT9211_mipi_write( client,0x5c,0x01);	//lvdstx port sel 01:dual;00:single
+        }
+        else
+        {
+            LT9211_mipi_write( client,0x5c,0x01);
+        }
+        LT9211_mipi_write( client,0x88,0x50);
+        LT9211_mipi_write( client,0xa1,0x77); 
+        LT9211_mipi_write( client,0xff,0x86);
+        LT9211_mipi_write( client,0x40,0x40); //tx_src_sel
+        /*port src sel*/
+        LT9211_mipi_write( client,0x41,0x34);
+        LT9211_mipi_write( client,0x42,0x10);
+        LT9211_mipi_write( client,0x43,0x23); //pt0_tx_src_sel
+        LT9211_mipi_write( client,0x44,0x41);
+        LT9211_mipi_write( client,0x45,0x02); //pt1_tx_src_scl
+
+    #ifdef lvds_format_JEIDA
+        LT9211_mipi_write( client,0xff,0x85);
+        LT9211_mipi_write( client,0x59,0xd0); 
+        LT9211_mipi_write( client,0xff,0xd8);
+        LT9211_mipi_write( client,0x11,0x40);
+    #endif
+    }
+}
+
+static void LT9211_TxPhy(struct i2c_client *client)
+{
+    LT9211_mipi_write( client,0xff,0x82);
+    if( (LT9211_OutPutModde == OUTPUT_LVDS_2_PORT) || (LT9211_OutPutModde ==OUTPUT_LVDS_1_PORT) )
+    {
+         /* dual-port lvds tx phy */
+        LT9211_mipi_write( client,0x62,0x00); //ttl output disable
+        if(LT9211_OutPutModde == OUTPUT_LVDS_2_PORT)
+        {
+            LT9211_mipi_write( client,0x3b,0xb8);
+        }
+        else
+        {
+            LT9211_mipi_write( client,0x3b,0xb8);
+        }
+        // HDMI_WriteI2C_Byte(0x3b,0xb8); //dual port lvds enable
+        LT9211_mipi_write( client,0x3e,0x92); 
+        LT9211_mipi_write( client,0x3f,0x48);
+        LT9211_mipi_write( client,0x40,0x31); 
+        LT9211_mipi_write( client,0x43,0x80); 
+        LT9211_mipi_write( client,0x44,0x00);
+        LT9211_mipi_write( client,0x45,0x00); 
+        LT9211_mipi_write( client,0x49,0x00);
+        LT9211_mipi_write( client,0x4a,0x01);
+        LT9211_mipi_write( client,0x4e,0x00);
+        LT9211_mipi_write( client,0x4f,0x00);
+        LT9211_mipi_write( client,0x50,0x00);
+        LT9211_mipi_write( client,0x53,0x00);
+        LT9211_mipi_write( client,0x54,0x01);
+        LT9211_mipi_write( client,0xff,0x81);
+        LT9211_mipi_write( client,0x20,0x7b); 
+        LT9211_mipi_write( client,0x20,0xff); //mlrx mltx calib reset
+    }
+}
+
+static void LT9211_Txpll(struct i2c_client *client)
+{
+    u8 loopx;
+    char val;
+    if( (LT9211_OutPutModde == OUTPUT_LVDS_2_PORT) || (LT9211_OutPutModde == OUTPUT_LVDS_1_PORT) 
+		|| (LT9211_OutPutModde == OUTPUT_RGB888) || (LT9211_OutPutModde ==OUTPUT_BT1120_16BIT) )
+    {
+        LT9211_mipi_write( client,0xff,0x82);
+        LT9211_mipi_write( client,0x36,0x01); //b7:txpll_pd
+        if( LT9211_OutPutModde == OUTPUT_LVDS_1_PORT )
+        {
+            LT9211_mipi_write( client,0x37,0x29);
+        }
+        else
+        {
+            LT9211_mipi_write( client,0x37,0x2a);
+        }
+        LT9211_mipi_write( client,0x38,0x06);
+        LT9211_mipi_write( client,0x39,0x30);
+        LT9211_mipi_write( client,0x3a,0x8e);
+        LT9211_mipi_write( client,0xff,0x87);
+        LT9211_mipi_write( client,0x37,0x14);
+        LT9211_mipi_write( client,0x13,0x00);
+        LT9211_mipi_write( client,0x13,0x80);
+        mdelay(50);
+        for(loopx = 0; loopx < 10; loopx++) //Check Tx PLL cal
+        {
+            LT9211_mipi_write( client,0xff,0x87);
+            val=LT9211_read( client,0x1f);
+            if(val & 0x80)
+            {
+                val=LT9211_read( client,0x20);
+                if(val & 0x80)
+                {
+                    lt9211_printk("LT9211 tx pll lock \n");
+                }
+                else
+                {
+                    lt9211_printk("LT9211 tx pll unlocked\n");
+                }
+                lt9211_printk("LT9211 tx pll cal done\n");
+                break;
+            }
+            else
+            {
+                lt9211_printk("LT9211 tx pll unlocked\n");
+            }
+        }
+    }
+    lt9211_printk("system success\n");
+}
+
+static void LT9211_ClockCheckDebug(struct i2c_client *client)
+{
+    int fm_value;
+    char val=0;
+    LT9211_mipi_write( client,0xff,0x86);
+    LT9211_mipi_write( client,0x00,0x0a);
+    mdelay(100);
+    fm_value = 0;
+    val=LT9211_read( client,0x08);
+    fm_value = (val & 0x0f);
+    fm_value = (fm_value<<8) ;
+    val=LT9211_read( client,0x09);
+    fm_value = fm_value + val;    
+    fm_value = (fm_value<<8) ;
+    val=LT9211_read( client,0x0a);
+    fm_value = fm_value + val;
+    lt9211_printk("dessc pixel clock: %d \n",fm_value);
+
+#if 1//MIPIRX_PORTA_BYTE_CLOCK
+    LT9211_mipi_write( client,0x00,0x01);
+    mdelay(300);
+    fm_value = 0;
+    fm_value = LT9211_read( client,0x08) &(0x0f);
+    fm_value = (fm_value<<8) ;
+    fm_value = fm_value + LT9211_read( client,0x09);
+    fm_value = (fm_value<<8) ;
+    fm_value = fm_value + LT9211_read( client,0x0a);
+    printk("\r\nMipiRX portA byte clock: %d\n",fm_value);
+    //printdec_u32(fm_value);
+#endif
+}
+
+static void LT9211_VideoCheckDebug(struct i2c_client *client)
+{
+    char sync_polarity=0;
+    char val=0,val1=0;
+    //lt9211_printk(" @@@@@@@@@@@@@@ _____ %s \n",__FUNCTION__);
+    LT9211_mipi_write( client,0xff,0x86);
+    
+    sync_polarity=LT9211_read( client,0x70);
+
+    vs=LT9211_read( client,0x71);
+
+    val=LT9211_read( client,0x72);
+    val1=LT9211_read( client,0x73);
+    hs = (val<<8) + val1;
+
+    vbp=LT9211_read( client,0x74);
+    vfp=LT9211_read( client,0x75);
+
+    val=LT9211_read( client,0x76);
+    val1=LT9211_read( client,0x77);
+    hbp = (val<<8) + val1;
+
+    val=LT9211_read( client,0x78);
+    val1=LT9211_read( client,0x79);
+    hfp = (val<<8) + val1;
+
+    val=LT9211_read( client,0x7A);
+    val1=LT9211_read( client,0x7B);
+    vtotal = (val<<8) + val1;
+
+    val=LT9211_read( client,0x7C);
+    val1=LT9211_read( client,0x7D);
+    htotal = (val<<8) + val1;
+    
+    val=LT9211_read( client,0x7E);
+    val1=LT9211_read( client,0x7F);
+    vact = (val<<8) + val1;
+
+    val=LT9211_read( client,0x80);
+    val1=LT9211_read( client,0x81);
+    hact = (val<<8) + val1;
+
+    lt9211_printk("sync_polarity = %d\n", sync_polarity);
+    lt9211_printk("hfp %d hs %d , hbp %d , hact %d, htotal =%d\n",hfp,hs,hbp,hact,htotal);
+    lt9211_printk("vfp %d, vs %d, vbp %d, vact %d, vtotal = %d\n",vfp,vs,vbp,vact,vtotal);
+}
+
+void lt9211_init(struct i2c_client *client)
+{
+    lt9211_power_on(g_LT9211);
+
+    LT9211_ChipID(client);
+    LT9211_SystemInt(client);
+    LT9211_MipiRxPhy(client);
+    LT9211_MipiRxDigital(client); 
+    LT9211_TimingSet(client);
+    LT9211_MipiRxPll(client);
+    LT9211_MipiPcr(client);
+    LT9211_TxDigital(client);
+    LT9211_TxPhy(client);
+    mdelay(10);
+    LT9211_Txpll(client);
+
+    if(LT9211_OutPutModde == OUTPUT_LVDS_2_PORT)
+    {
+        LT9211_mipi_write(client, 0xff,0x81);
+        LT9211_mipi_write(client, 0x20,0xFB); 
+        LT9211_mipi_write(client, 0x20,0xFF); 
+
+        LT9211_mipi_write(client, 0xff,0x81);
+        LT9211_mipi_write(client, 0x20,0xF1); 
+        LT9211_mipi_write(client, 0x20,0xFF); 
+
+        LT9211_mipi_write(client,0xff,0x81);
+        LT9211_mipi_write(client,0x0D,0xfB); 
+        mdelay(5);
+        LT9211_mipi_write(client,0x0D,0xff); 
+    }
+
+#ifdef LT9211_DEBUG
+    LT9211_ClockCheckDebug(client);
+    LT9211_VideoCheckDebug(client);
+#endif
+
+    if (g_LT9211->backlight) 
+    {
+        g_LT9211->backlight->props.power = FB_BLANK_UNBLANK;
+        backlight_update_status(g_LT9211->backlight);
+    }
+}
+
+EXPORT_SYMBOL(lt9211_init);
+EXPORT_SYMBOL(g_client);
+EXPORT_SYMBOL(g_LT9211_probe);
+
+static void lt9211_power_on(LT9211_info_t* lt9211)
+{
+    gpio_direction_output(lt9211->enable_pin,1);
+    //msleep(100);
+    //gpio_direction_output(lt9211->reset_pin,1-(lt9211->gpio_flags));
+    //if (lt9211->m_rst_delay) 
+    //{
+    //    printk("LT9211->m_rst_delay : %d\n",lt9211->m_rst_delay);
+    //    msleep(lt9211->m_rst_delay);
+    //}
+    msleep(10);
+    gpio_direction_output(lt9211->reset_pin,lt9211->gpio_flags);
+}
+
+static void lt9211_power_off(LT9211_info_t* lt9211)
+{
+    gpio_direction_output(lt9211->reset_pin, 0);//1
+    msleep(100);
+    gpio_direction_output(lt9211->enable_pin,0);
+}
+
+
+static void LT9211_resume_work(struct work_struct *work)
+{
+    //printk("################## %s \n",__FUNCTION__);
+    lt9211_power_on(g_LT9211);
+    lt9211_init(g_client);
+}
+
+static void LT9211_suspend_work(struct work_struct *work)
+{
+    //printk("################## %s \n",__FUNCTION__);
+    lt9211_power_off(g_LT9211);
+}
+
+
+static int LT9211_probe(struct i2c_client *client, const struct i2c_device_id *id)
+{
+    int ret = -1;
+    int val=-1,gpio_flags=-1;
+    LT9211_info_t* LT9211 = NULL;
+    struct device *dev = &client->dev;
+    struct device_node *backlight;
+    g_client=client;
+
+    printk(" mipi to lvds LT9211_probe!!!!!!!!!!!!\n");
+
+    LT9211 = devm_kzalloc(&client->dev, sizeof(*LT9211), GFP_KERNEL);
+    if (!LT9211)
+        return -ENOMEM;
+
+    g_LT9211=LT9211;
+
+    if (!of_property_read_u32(client->dev.of_node, "delay_ms", &val))
+        LT9211->m_rst_delay=val;
+
+    LT9211->reset_pin = of_get_named_gpio_flags(client->dev.of_node, "reset_gpio", 0,(enum of_gpio_flags *)&gpio_flags);
+    LT9211->enable_pin = of_get_named_gpio_flags(client->dev.of_node, "enable_gpio", 0,(enum of_gpio_flags *)&gpio_flags);
+    LT9211->gpio_flags = 1-gpio_flags;
+
+    backlight = of_parse_phandle(dev->of_node, "backlight", 0);
+    if (backlight) 
+    {
+        printk("!!!!!!!!!!!!!!!!!!!!!!!!!!\n");
+        LT9211->backlight = of_find_backlight_by_node(backlight);
+        of_node_put(backlight);
+
+        if (!LT9211->backlight)
+        {
+            printk("!!!!!!!!!!!!!2222222222222222\n");
+            return -EPROBE_DEFER;
+        }
+    }
+
+    lt9211_printk("LT9211->m_rst_delay : %d\n",LT9211->m_rst_delay);
+    lt9211_printk("LT9211->gpio_flags	 :%d\n",LT9211->gpio_flags);
+    lt9211_printk("LT9211->reset_pin	 :%d\n",LT9211->reset_pin);
+    lt9211_printk("LT9211->enable_pin	 :%d\n",LT9211->enable_pin);
+    if(LT9211->enable_pin > 0)
+    {
+        if (!gpio_is_valid(LT9211->enable_pin))
+        {
+            printk(" enable_pin err %d %s \n",__LINE__,__func__);
+            ret = -EINVAL;
+        }
+        else
+        {
+            ret = gpio_request(LT9211->enable_pin, "LT9211_enable_gpio");
+            if (ret < 0) 
+            {
+                printk("%s(): LT9211_rst_gpio request failed %d\n", __func__, ret);
+                return ret;
+            }
+        }
+    }
+
+    if(LT9211->reset_pin > 0)
+    {
+        if (!gpio_is_valid(LT9211->reset_pin))
+        {
+            printk(" reset_pin err %d %s \n",__LINE__,__func__);
+            ret = -EINVAL;
+        }
+        else
+        {
+            ret = gpio_request(LT9211->reset_pin, "LT9211_rst_gpio");
+            if (ret < 0) {
+                printk("%s(): LT9211_rst_gpio request failed %d\n",__func__, ret);
+                return ret;
+            }
+        }
+    }
+
+    //lt9211_power_on(LT9211);
+    //lt9211_init(client);
+    //if (LT9211->backlight) {
+    //LT9211->backlight->props.power = FB_BLANK_UNBLANK;
+    //backlight_update_status(LT9211->backlight);
+    //}
+    g_LT9211_probe = 1;
+    printk(" mipi to lvds LT9211_probe end !!!!!!!!!!!!\n");
+
+    INIT_WORK(&LT9211->Lt9211_resume_work,LT9211_resume_work);
+    INIT_WORK(&LT9211->Lt9211_suspend_work,LT9211_suspend_work);
+
+    return 0;
+}
+
+/*
+static struct of_device_id lt8911exb_dt_ids[] = {
+    { .compatible = "LT9211" },
+    { }
+};
+
+static struct i2c_device_id lt8911exb_id[] = {
+    {"LT9211", 0 },
+    { }
+};
+*/
+static int LT9211_suspend(void)
+{
+    //printk("################## %s \n",__FUNCTION__);
+    schedule_work(&g_LT9211->Lt9211_suspend_work);
+    return 0;
+}
+
+static int LT9211_resume(void)
+{
+    //printk("################## %s \n",__FUNCTION__);
+    schedule_work(&g_LT9211->Lt9211_resume_work);
+    return 0;
+}
+
+/*
+static const struct dev_pm_ops lt8911_pm_ops = {
+#ifdef CONFIG_PM_SLEEP
+    .suspend = LT9211_suspend,
+    .resume = LT9211_resume,
+    .poweroff = LT9211_suspend,
+    .restore = LT9211_resume,
+#endif
+};
+*/
+
+static const struct of_device_id LT9211_dt_ids[] = {
+    {.compatible = "lontium,lt9211",},
+    {}
+};
+
+static const struct i2c_device_id LT9211_id[] = {
+    {"LT9211", 0 },
+    { }
+};
+struct i2c_driver LT9211_driver  = {
+    .driver = {
+        .owner	= THIS_MODULE,
+        //.pm		= &lt8911_pm_ops,
+        .name	= "LT9211",
+        .of_match_table = of_match_ptr(LT9211_dt_ids),
+    },
+    .id_table	= LT9211_id,
+    .probe   	= LT9211_probe,
+    .remove 	= NULL,
+};
+
+static int __init LT9211_init(void)
+{
+    //printk("%s,%d\n",__func__,__LINE__);
+    return i2c_add_driver(&LT9211_driver);
+}
+
+static void __exit LT9211_exit(void)
+{
+    i2c_del_driver(&LT9211_driver);
+}
+
+MODULE_AUTHOR("jxye@lontium.com");
+module_init(LT9211_init);
+module_exit(LT9211_exit);
+MODULE_LICENSE("GPL");
+
+
diff --git a/drivers/gpu/drm/rockchip/Makefile b/drivers/gpu/drm/rockchip/Makefile
index 5c4ea3041..bc278ba16 100644
--- a/drivers/gpu/drm/rockchip/Makefile
+++ b/drivers/gpu/drm/rockchip/Makefile
@@ -9,7 +9,7 @@ rockchipdrm-$(CONFIG_DRM_FBDEV_EMULATION) += rockchip_drm_fbdev.o
 obj-$(CONFIG_ROCKCHIP_DW_HDMI) += dw_hdmi-rockchip.o
 obj-$(CONFIG_ROCKCHIP_CDN_DP) += cdn-dp.o
 cdn-dp-objs := cdn-dp-core.o cdn-dp-reg.o cdn-dp-link-training.o
-obj-$(CONFIG_ROCKCHIP_DW_MIPI_DSI) += dw-mipi-dsi.o
+obj-$(CONFIG_ROCKCHIP_DW_MIPI_DSI) += dw-mipi-dsi.o LT9211.o
 obj-$(CONFIG_ROCKCHIP_MIPI_CSI_TX) += rockchip-mipi-csi-tx.o
 obj-$(CONFIG_ROCKCHIP_ANALOGIX_DP) += analogix_dp-rockchip.o
 obj-$(CONFIG_ROCKCHIP_INNO_HDMI) += inno_hdmi.o
diff --git a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
index b611b6156..7544b3b95 100755
--- a/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
+++ b/drivers/gpu/drm/rockchip/dw-mipi-dsi.c
@@ -30,6 +30,9 @@
 #include <uapi/linux/videodev2.h>
 #include <video/mipi_display.h>
 #include <asm/unaligned.h>
+#ifdef CONFIG_ARCH_ADVANTECH
+#include <linux/i2c.h>
+#endif
 
 #include "rockchip_drm_drv.h"
 #include "rockchip_drm_vop.h"
@@ -222,6 +225,12 @@
 #define FEEDBACK_DIV_DEF_VAL_BYPASS	BIT(5)
 #define INPUT_DIV_DEF_VAL_BYPASS	BIT(4)
 
+#ifdef CONFIG_ARCH_ADVANTECH
+extern void lt9211_init(struct i2c_client *client);
+extern struct i2c_client *g_client;
+extern int g_LT9211_probe;
+#endif
+
 enum soc_type {
 	PX30,
 	RK1808,
@@ -1345,6 +1354,11 @@ static void dw_mipi_dsi_encoder_enable(struct drm_encoder *encoder)
 
 	if (dsi->panel)
 		drm_panel_enable(dsi->panel);
+
+#ifdef CONFIG_ARCH_ADVANTECH
+	if(g_LT9211_probe)
+		lt9211_init(g_client);
+#endif
 }
 
 static int
diff --git a/drivers/gpu/drm/rockchip/lt9211.h b/drivers/gpu/drm/rockchip/lt9211.h
new file mode 100755
index 000000000..f3ce3cd58
--- /dev/null
+++ b/drivers/gpu/drm/rockchip/lt9211.h
@@ -0,0 +1,75 @@
+
+#ifndef		_LT9211_H
+#define		_LT9211_H
+
+//////////////////////LT9211 Config////////////////////////////////
+#define _Mipi_PortA_
+//#define _Mipi_PortB_
+
+
+enum LT9211_OUTPUTMODE_ENUM
+{
+    OUTPUT_RGB888=0,
+    OUTPUT_BT656_8BIT=1,
+    OUTPUT_BT1120_16BIT=2,
+    OUTPUT_LVDS_2_PORT=3,
+    OUTPUT_LVDS_1_PORT=4,
+    OUTPUT_YCbCr444=5,
+    OUTPUT_YCbCr422_16BIT
+};
+//#define LT9211_OutPutModde  OUTPUT_LVDS_2_PORT
+u8 LT9211_OutPutModde=OUTPUT_LVDS_1_PORT;
+
+typedef enum VIDEO_INPUTMODE_ENUM
+{
+    Input_RGB888,
+    Input_YCbCr444,
+    Input_YCbCr422_16BIT
+}
+_Video_Input_Mode;
+
+#define Video_Input_Mode  Input_RGB888
+
+//#define lvds_format_JEIDA
+
+//#define lvds_sync_de_only
+
+
+//////////option for debug///////////
+
+
+struct video_timing{
+    u16 hfp;
+    u16 hs;
+    u16 hbp;
+    u16 hact;
+    u16 htotal;
+    u16 vfp;
+    u16 vs;
+    u16 vbp;
+    u16 vact;
+    u16 vtotal;
+    u32 pclk_khz;
+};
+
+enum VideoFormat
+{
+    video_800x480_60Hz_vic,
+    video_1024x768_60Hz_vic,
+    video_1280x720_60Hz_vic,
+    video_1280x768_60Hz_vic,
+    video_1280x800_60Hz_vic,
+    video_1366x768_60Hz_vic,
+    video_1920x1080_60Hz_vic,
+    video_1920x1200_60Hz_vic,
+    video_none
+};
+
+struct Lane_No{
+    u8 swing_high_byte;
+    u8 swing_low_byte;
+    u8 emph_high_byte;
+    u8 emph_low_byte;
+};
+
+#endif
diff --git a/drivers/misc/gpio-adv.c b/drivers/misc/gpio-adv.c
index 3ced13660..eb3b6de81 100755
--- a/drivers/misc/gpio-adv.c
+++ b/drivers/misc/gpio-adv.c
@@ -42,11 +42,13 @@ static int misc_adv_gpio_probe(struct platform_device *pdev)
 	int  minipcie_reset_gpio;
 	int  m2_pwr_gpio;
 	int  lan2_reset_gpio;
+	int  wlan_enable_gpio;
 	bool  minipcie_pwr_active;
 	bool  m2_reset_active;
 	bool  minipcie_reset_active;
 	bool  m2_pwr_active;
 	bool  lan2_reset_active;
+	bool  wlan_enable_active;
     int  timing_interval = 0;
 
     np = dev->of_node;
@@ -85,6 +87,18 @@ static int misc_adv_gpio_probe(struct platform_device *pdev)
 			gpio_request_one(lan2_reset_gpio, 
 						GPIOF_OUT_INIT_LOW, "lan2 reset gpio");
 	}
+	
+	wlan_enable_gpio = of_get_named_gpio_flags(np, "wlan-enable-gpio", 0, &flags);
+	if (gpio_is_valid(wlan_enable_gpio))
+	{
+		wlan_enable_active = !(flags & OF_GPIO_ACTIVE_LOW);
+		if(wlan_enable_active)
+			gpio_request_one(wlan_enable_gpio, 
+						GPIOF_OUT_INIT_HIGH, "wlan enable gpio");
+		else
+			gpio_request_one(wlan_enable_gpio, 
+						GPIOF_OUT_INIT_LOW, "wlan enable gpio");
+	}
 
 	minipcie_pwr_gpio = of_get_named_gpio_flags(np, "minipcie-pwr-gpio", 0, &flags);
 	if (gpio_is_valid(minipcie_pwr_gpio))
diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c
old mode 100644
new mode 100755
index 1100a6055..adb81faf2
--- a/drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c
+++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c
@@ -31,6 +31,9 @@
 #include <linux/mfd/syscon.h>
 #include <linux/regmap.h>
 #include <linux/pm_runtime.h>
+#ifdef CONFIG_ARCH_ADVANTECH
+#include <linux/motorcomm_phy.h>
+#endif
 #include <linux/soc/rockchip/rk_vendor_storage.h>
 #include "stmmac_platform.h"
 #include "dwmac-rk-tool.h"
@@ -1636,18 +1639,175 @@ out:
 }
 
 #ifdef CONFIG_ARCH_ADVANTECH
-#define RTL8211F_PHY_ID		0x001cc916
+#define PHY_ID_RTL8211F		0x001cc916
 
 static int rtl8211f_phy_fixup(struct phy_device *phydev)
 {
 	if (phydev->interface == PHY_INTERFACE_MODE_RGMII){
 		phy_write(phydev, 0x1f, 0x0d04);
 		phy_write(phydev, 0x10, 0x8910);
+		phy_write(phydev, 0x11, 0x0000);
 		phy_write(phydev, 0x1f, 0x0000);
 	}
 
 	return 0;
 }
+
+static int yt8521_phy_fixup(struct phy_device *dev)
+{
+	int ret;
+	int val;
+
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_DATA, 0);
+	if (ret < 0)
+		return ret;
+
+	/* disable auto sleep */
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0x27);
+	if (ret < 0)
+		return ret;
+	val = phy_read(dev, REG_DEBUG_DATA);
+	if (val < 0)
+		return val;
+	val &= ~(0x1 << 15);
+	ret = phy_write(dev, REG_DEBUG_DATA, val);
+	if (ret < 0)
+		return ret;
+
+	/* enable RXC clock when no wire plug */
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_DATA, 0);
+	if (ret < 0)
+		return ret;
+
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xc);
+	if (ret < 0)
+		return ret;
+	val = phy_read(dev, REG_DEBUG_DATA);
+	if (val < 0)
+		return val;
+	val &= ~(1 << 12);
+	ret = phy_write(dev, REG_DEBUG_DATA, val);
+	if (ret < 0)
+		return ret;
+
+	/* enable PHY SyncE clock output */
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_DATA, 0);
+	if (ret < 0)
+		return ret;
+
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa012);
+	if (ret < 0)
+		return ret;
+	val = phy_read(dev, REG_DEBUG_DATA);
+	if (val < 0)
+		return val;
+	val &= ~(3 << 1);
+	val |= (7 << 3);
+	ret = phy_write(dev, REG_DEBUG_DATA, val);
+	if (ret < 0)
+		return ret;
+
+	/* config PHY Rxc_dly */
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_DATA, 0);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa001);
+	if (ret < 0)
+		return ret;
+	val = phy_read(dev, REG_DEBUG_DATA);
+	if (val < 0)
+		return val;
+	val &= ~(1 << 8);
+	ret = phy_write(dev, REG_DEBUG_DATA, val);
+	if (ret < 0)
+		return ret;
+
+	/* config PHY Txc_dly */
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_DATA, 0);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa003);
+	if (ret < 0)
+		return ret;
+	val = phy_read(dev, REG_DEBUG_DATA);
+	if (val < 0)
+		return val;
+	val &= ~0xff;
+	ret = phy_write(dev, REG_DEBUG_DATA, val);
+	if (ret < 0)
+		return ret;
+
+	/* config LED0 as ACT blinking */
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_DATA, 0);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa00c);
+	if (ret < 0)
+		return ret;
+	val = phy_read(dev, REG_DEBUG_DATA);
+	if (val < 0)
+		return val;
+	val = 0xe600;
+	ret = phy_write(dev, REG_DEBUG_DATA, val);
+	if (ret < 0)
+		return ret;
+
+	/* config LED1 as 1000M link on */
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_DATA, 0);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa00d);
+	if (ret < 0)
+		return ret;
+	val = phy_read(dev, REG_DEBUG_DATA);
+	if (val < 0)
+		return val;
+	val = 0xc040;
+	ret = phy_write(dev, REG_DEBUG_DATA, val);
+	if (ret < 0)
+		return ret;
+
+	/* config LED2 as 100M link on */
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_DATA, 0);
+	if (ret < 0)
+		return ret;
+	ret = phy_write(dev, REG_DEBUG_ADDR_OFFSET, 0xa00e);
+	if (ret < 0)
+		return ret;
+	val = phy_read(dev, REG_DEBUG_DATA);
+	if (val < 0)
+		return val;
+	val = 0xc020;
+	ret = phy_write(dev, REG_DEBUG_DATA, val);
+	if (ret < 0)
+		return ret;
+
+	return 0;
+}
 #endif
 
 static int rk_gmac_probe(struct platform_device *pdev)
@@ -1656,6 +1816,9 @@ static int rk_gmac_probe(struct platform_device *pdev)
 	struct stmmac_resources stmmac_res;
 	const struct rk_gmac_ops *data;
 	int ret;
+#ifdef CONFIG_ARCH_ADVANTECH
+	struct rk_priv_data *bsp_priv;
+#endif
 
 	data = of_device_get_match_data(&pdev->dev);
 	if (!data) {
@@ -1672,8 +1835,10 @@ static int rk_gmac_probe(struct platform_device *pdev)
 		return PTR_ERR(plat_dat);
 
 #ifdef CONFIG_ARCH_ADVANTECH
+	ret = phy_register_fixup_for_uid(PHY_ID_YT8521, MOTORCOMM_PHY_ID_MASK,
+					yt8521_phy_fixup);
 	/* register the PHY board fixup (for TI RTL8211F) */
-	ret = phy_register_fixup_for_uid(RTL8211F_PHY_ID, 0xfffffff0,
+	ret = phy_register_fixup_for_uid(PHY_ID_RTL8211F, 0xfffffff0,
 					 rtl8211f_phy_fixup);
 	/* we can live without it, so just issue a warning */
 	if (ret)
@@ -1696,10 +1861,47 @@ static int rk_gmac_probe(struct platform_device *pdev)
 	if (ret)
 		return ret;
 
+#ifdef CONFIG_ARCH_ADVANTECH
+	bsp_priv = plat_dat->bsp_priv;
+	plat_dat->tx_delay = -1;
+	plat_dat->rx_delay = -1;
+#endif
+
 	ret = stmmac_dvr_probe(&pdev->dev, plat_dat, &stmmac_res);
 	if (ret)
 		goto err_gmac_powerdown;
 
+#ifdef CONFIG_ARCH_ADVANTECH
+ 	if((plat_dat->tx_delay >= 0) && (plat_dat->rx_delay >= 0)) {
+		bsp_priv->tx_delay = plat_dat->tx_delay;
+		bsp_priv->rx_delay = plat_dat->rx_delay;
+		dev_info(&pdev->dev, "reconfigure tx_delay to 0x%x,rx_delay to 0x%x\n",bsp_priv->tx_delay,bsp_priv->rx_delay);
+		switch (bsp_priv->phy_iface) {
+		case PHY_INTERFACE_MODE_RGMII:
+			dev_info(&pdev->dev, "reinit for RGMII\n");
+			bsp_priv->ops->set_to_rgmii(bsp_priv, bsp_priv->tx_delay,
+						    bsp_priv->rx_delay);
+			break;
+		case PHY_INTERFACE_MODE_RGMII_ID:
+			dev_info(&pdev->dev, "reinit for RGMII_ID\n");
+			bsp_priv->ops->set_to_rgmii(bsp_priv, 0, 0);
+			break;
+		case PHY_INTERFACE_MODE_RGMII_RXID:
+			dev_info(&pdev->dev, "reinit for RGMII_RXID\n");
+			bsp_priv->ops->set_to_rgmii(bsp_priv, bsp_priv->tx_delay, 0);
+			break;
+		case PHY_INTERFACE_MODE_RGMII_TXID:
+			dev_info(&pdev->dev, "reinit for RGMII_TXID\n");
+			bsp_priv->ops->set_to_rgmii(bsp_priv, 0, bsp_priv->rx_delay);
+			break;
+		case PHY_INTERFACE_MODE_RMII:
+			dev_info(&pdev->dev, "init for RMII\n");
+			bsp_priv->ops->set_to_rmii(bsp_priv);
+			break;
+		}
+	}
+#endif
+
 	return 0;
 
 err_gmac_powerdown:
diff --git a/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c b/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c
index 1d60309f9..79c880aed 100755
--- a/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c
+++ b/drivers/net/ethernet/stmicro/stmmac/stmmac_main.c
@@ -54,6 +54,10 @@
 #include "dwmac-rk-tool.h"
 #include <linux/reset.h>
 #include <linux/of_mdio.h>
+#ifdef CONFIG_ARCH_ADVANTECH
+#include <linux/motorcomm_phy.h>
+#include <linux/proc_fs.h>
+#endif
 
 #define	STMMAC_ALIGN(x)		__ALIGN_KERNEL(x, SMP_CACHE_BYTES)
 
@@ -1784,9 +1788,11 @@ static int stmmac_open(struct net_device *dev)
 	int ret;
 
 #ifdef CONFIG_ARCH_ADVANTECH
-	priv->exit=1;
-	cancel_delayed_work_sync(&priv->work);
-	//flush_scheduled_work();
+	if(priv->exit != -1) {
+		priv->exit=1;
+		cancel_delayed_work_sync(&priv->work);
+		//flush_scheduled_work();
+	}
 #endif
 
 	if (priv->pcs != STMMAC_PCS_RGMII && priv->pcs != STMMAC_PCS_TBI &&
@@ -2303,7 +2309,9 @@ static int stmmac_rx(struct stmmac_priv *priv, int limit)
 				print_pkt(skb->data, frame_len);
 			}
 
+#ifdef DROP_INVALID_PACKET
 			if (frame_len <= ETH_FRAME_LEN) {
+#endif
 				stmmac_rx_vlan(priv->dev, skb);
 
 				skb->protocol = eth_type_trans(skb, priv->dev);
@@ -2317,9 +2325,11 @@ static int stmmac_rx(struct stmmac_priv *priv, int limit)
 
 				priv->dev->stats.rx_packets++;
 				priv->dev->stats.rx_bytes += frame_len;
+#ifdef DROP_INVALID_PACKET
 			} else {
 				dev_kfree_skb(skb);
 			}
+#endif
 		}
 		entry = next_entry;
 	}
@@ -2861,6 +2871,8 @@ static int stmmac_hw_init(struct stmmac_priv *priv)
 
 #ifdef CONFIG_ARCH_ADVANTECH
 #define REALTEK_8211F_PHY_LED	0x8910
+#define PHY_ID_RTL8211F		0x001cc916
+struct platform_device *gdev= NULL;
 
 static void stmmac_mdio_work_func(struct work_struct *work)
 {
@@ -2868,16 +2880,67 @@ static void stmmac_mdio_work_func(struct work_struct *work)
 		container_of(work, struct stmmac_priv, work.work);
 	int val;
 
-	if(!stmmac->exit)
+	if(stmmac->exit == 0)
 	{
 		phy_write(stmmac->phydev, 0x1f, 0x0d04);
 		val = phy_read(stmmac->phydev, 0x10);
 		if(val != REALTEK_8211F_PHY_LED)
+		{
 			phy_write(stmmac->phydev, 0x10, REALTEK_8211F_PHY_LED);
+			phy_write(stmmac->phydev, 0x11, 0x0000);
+		}
 		phy_write(stmmac->phydev, 0x1f, 0x0000);
 		mod_delayed_work(system_wq, &stmmac->work, msecs_to_jiffies(20));
 	}
 }
+
+static ssize_t
+stmmac_proc_write(struct file *file, const char __user * buffer,
+               size_t count, loff_t *offset)
+{
+	int i,reg,val;
+	char line[16],*p;
+	int ret;
+	struct platform_device *pdev = (struct platform_device *)gdev;
+	struct net_device *ndev = platform_get_drvdata(pdev);
+	struct stmmac_priv *fep = netdev_priv(ndev);
+
+	ret = copy_from_user(line, buffer, count);
+	if (ret)
+		return -EFAULT;
+
+	for (i = 0 ; i < PHY_MAX_ADDR; i++)
+	{
+		if (fep->mii->phy_map[i])
+			break;
+	}
+	p = line;
+	reg=simple_strtoul(p, NULL, 16);
+	p=strstr(p," ");
+	val=simple_strtoul(p+1, NULL, 16);
+	pr_info("%s,reg=0x%x,val=0x%x\n",__func__,reg,val);
+
+	/* write 0 to access UTP */
+	fep->mii->write(fep->mii, i, REG_DEBUG_ADDR_OFFSET, 0xa000);
+	fep->mii->write(fep->mii, i, REG_DEBUG_DATA, 0);
+
+	fep->mii->write(fep->mii, i, REG_DEBUG_ADDR_OFFSET, reg);
+	ret = fep->mii->read(fep->mii, i, REG_DEBUG_DATA);
+	pr_info("%s,org 0x%x=0x%x\n",__func__,reg,ret);
+	ret = val;
+	fep->mii->write(fep->mii, i, REG_DEBUG_ADDR_OFFSET, reg);
+	fep->mii->write(fep->mii, i, REG_DEBUG_DATA, ret);
+	fep->mii->write(fep->mii, i, REG_DEBUG_ADDR_OFFSET, reg);
+	ret = fep->mii->read(fep->mii, i, REG_DEBUG_DATA);
+	pr_info("%s,new 0x%x=0x%x\n",__func__,reg,ret);
+
+	return count;
+}
+
+static const struct file_operations net_testmode_fops = {
+	.owner = THIS_MODULE,
+	.write = stmmac_proc_write,
+};
 #endif
 
 #ifdef CONFIG_DWMAC_RK_AUTO_DELAYLINE
@@ -2910,6 +2973,10 @@ int stmmac_dvr_probe(struct device *device,
 #ifdef CONFIG_ARCH_ADVANTECH
 	int phy_id;
 	int val;
+	int delay_table_size;
+	u32 *delay_config;
+	u32 amp_100M;
+	u32 amp_1000M;
 #endif
 
 	ndev = alloc_etherdev(sizeof(struct stmmac_priv));
@@ -3067,7 +3134,29 @@ int stmmac_dvr_probe(struct device *device,
 			continue;
 		break;
 	}
-	if (phy_id < PHY_MAX_ADDR) {
+
+	if (of_get_property(device->of_node, "mac_delay", &val)) {
+		delay_config = kmalloc(val, GFP_KERNEL);
+		if (delay_config) {
+			int i;
+			delay_table_size = val / sizeof(u32);
+			of_property_read_u32_array(device->of_node, "mac_delay",
+						   delay_config, delay_table_size);
+			for (i = 0; i+4 < delay_table_size; i+=5) {
+				if (priv->mii->phy_map[phy_id]->phy_id == delay_config[i]) {
+					plat_dat->tx_delay = delay_config[i+1];
+					plat_dat->rx_delay = delay_config[i+2];
+					amp_100M = delay_config[i+3];
+					amp_1000M = delay_config[i+4];
+					break;
+				}
+			}
+
+			kfree(delay_config);
+		}
+	}
+	priv->exit=-1;
+	if ((phy_id < PHY_MAX_ADDR) && (PHY_ID_RTL8211F == priv->mii->phy_map[phy_id]->phy_id)) {
 		if(priv->enable_phy_delay) {
 			priv->mii->write(priv->mii, phy_id, 0x1f, 0x0d08);
 			val = priv->mii->read(priv->mii, phy_id, 0x11);
@@ -3111,7 +3200,25 @@ int stmmac_dvr_probe(struct device *device,
 		priv->phydev = priv->mii->phy_map[phy_id];
 		INIT_DELAYED_WORK(&priv->work, stmmac_mdio_work_func);
 		mod_delayed_work(system_wq, &priv->work, msecs_to_jiffies(60));
+	} else if ((phy_id < PHY_MAX_ADDR) && (PHY_ID_YT8521 == priv->mii->phy_map[phy_id]->phy_id)) {
+		if(amp_100M > 0) {
+			/* write 0 to access UTP */
+			priv->mii->write(priv->mii, phy_id, REG_DEBUG_ADDR_OFFSET, 0xa000);
+			priv->mii->write(priv->mii, phy_id, REG_DEBUG_DATA, 0);
+			priv->mii->write(priv->mii, phy_id, REG_DEBUG_ADDR_OFFSET, 0x57);
+			priv->mii->write(priv->mii, phy_id, REG_DEBUG_DATA, amp_100M);
+		}
+		if(amp_1000M > 0) {
+			/* write 0 to access UTP */
+			priv->mii->write(priv->mii, phy_id, REG_DEBUG_ADDR_OFFSET, 0xa000);
+			priv->mii->write(priv->mii, phy_id, REG_DEBUG_DATA, 0);
+			priv->mii->write(priv->mii, phy_id, REG_DEBUG_ADDR_OFFSET, 0x51);
+			priv->mii->write(priv->mii, phy_id, REG_DEBUG_DATA, amp_1000M);
+		}
 	}
+
+	gdev = to_platform_device(device);
+	proc_create("net_testmode", 0777, NULL, &net_testmode_fops);
 #endif
 
 	ret = register_netdev(ndev);
diff --git a/drivers/rtc/rtc-rs5c372.c b/drivers/rtc/rtc-rs5c372.c
index 28871cd7e..a4649a2f0 100644
--- a/drivers/rtc/rtc-rs5c372.c
+++ b/drivers/rtc/rtc-rs5c372.c
@@ -240,6 +240,35 @@ static int rs5c372_set_datetime(struct i2c_client *client, struct rtc_time *tm)
 	return 0;
 }
 
+#ifdef CONFIG_ARCH_ADVANTECH
+static int rs5c372_set_default_datetime(struct i2c_client *client)
+{
+	struct rtc_time tm;
+	int ret;
+
+	//default time 2022.01.01 00:00:00
+	tm.tm_year = 122;
+	tm.tm_mon = 0;
+	tm.tm_mday = 1;
+	tm.tm_wday = 6;
+	tm.tm_hour = 0;
+	tm.tm_min = 0;
+	tm.tm_sec = 0;
+
+	ret = rtc_valid_tm(&tm);
+	if(ret == 0)
+	{
+		ret = rs5c372_set_datetime(client, &tm);
+	}
+	else
+	{
+		dev_err(&client->dev, "%s: default time format error\n", __func__);
+	}
+
+	return ret;
+}
+#endif
+
 #if defined(CONFIG_RTC_INTF_PROC) || defined(CONFIG_RTC_INTF_PROC_MODULE)
 #define	NEED_TRIM
 #endif
@@ -637,8 +666,16 @@ static int rs5c372_probe(struct i2c_client *client,
 		goto exit;
 	}
 
+#ifdef CONFIG_ARCH_ADVANTECH
+	if (rs5c372_get_datetime(client, &tm) < 0)
+	{
+		dev_warn(&client->dev, "clock init format error, set to default time\n");
+		rs5c372_set_default_datetime(client);
+	}
+#else
 	if (rs5c372_get_datetime(client, &tm) < 0)
 		dev_warn(&client->dev, "clock needs to be set\n");
+#endif
 
 	dev_info(&client->dev, "%s found, %s, driver version " DRV_VERSION "\n",
 			({ char *s; switch (rs5c372->type) {
diff --git a/include/dt-bindings/display/screen-timing/lcd-lvds-general.dtsi b/include/dt-bindings/display/screen-timing/lcd-lvds-general.dtsi
new file mode 100755
index 000000000..185143214
--- /dev/null
+++ b/include/dt-bindings/display/screen-timing/lcd-lvds-general.dtsi
@@ -0,0 +1,144 @@
+/*
+ * Advantech. edp general LCD
+ *
+ */
+/ {
+	disp_timings: display-timings {
+		lvds_800x480: lvds-800x480 {
+			lvds-format = <LVDS_8BIT_1>;
+			clock-frequency = <33300000>;
+			hactive = <800>;
+			vactive = <480>;
+			hback-porch = <50>;
+			hfront-porch = <200>;
+			vback-porch = <4>;
+			vfront-porch = <20>;
+			hsync-len = <6>;
+			vsync-len = <4>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+		};
+
+		lvds_1024x768: lvds-1024x768 {
+			lvds-format = <LVDS_8BIT_1>;
+			clock-frequency = <65000000>;
+			hactive = <1024>;
+			vactive = <768>;
+			hback-porch = <10>;
+			hfront-porch = <300>;
+			vback-porch = <4>;
+			vfront-porch = <30>;
+			hsync-len = <10>;
+			vsync-len = <4>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+		};
+
+		lvds_1280x720: lvds-1280x720 {
+			lvds-format = <LVDS_8BIT_1>;
+			clock-frequency = <74250000>;
+			hactive = <1280>;
+			vactive = <720>;
+			hback-porch = <220>;
+			hfront-porch = <110>;
+			vback-porch = <20>;
+			vfront-porch = <5>;
+			hsync-len = <40>;
+			vsync-len = <5>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+		};
+
+		lvds_1280x768: lvds-1280x768 {
+			lvds-format = <LVDS_8BIT_1>;
+			clock-frequency = <79500000>;
+			hactive = <1280>;
+			vactive = <768>;
+			hback-porch = <192>;
+			hfront-porch = <64>;
+			vback-porch = <20>;
+			vfront-porch = <3>;
+			hsync-len = <128>;
+			vsync-len = <7>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+		};
+
+		lvds_1280x800: lvds-1280x800 {
+			lvds-format = <LVDS_8BIT_1>;
+			clock-frequency = <72000000>;
+			hactive = <1280>;
+			vactive = <800>;
+			hback-porch = <40>;
+			hfront-porch = <100>;
+			vback-porch = <20>;
+			vfront-porch = <40>;
+			hsync-len = <10>;
+			vsync-len = <10>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+		};
+
+		lvds_1366x768: lvds-1366x768 {
+			lvds-format = <LVDS_8BIT_1>;
+			clock-frequency = <81000000>;
+			hactive = <1366>;
+			vactive = <768>;
+			hback-porch = <110>;
+			hfront-porch = <26>;
+			vback-porch = <13>;
+			vfront-porch = <13>;
+			hsync-len = <110>;
+			vsync-len = <6>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+		};
+
+		lvds_1920x1080: lvds-1920x1080 {
+			lvds-format = <LVDS_8BIT_1>;
+			clock-frequency = <148500000>;
+			hactive = <1920>;
+			vactive = <1080>;
+			hback-porch = <20>;
+			hfront-porch = <150>;
+			vback-porch = <20>;
+			vfront-porch = <20>;
+			hsync-len = <10>;
+			vsync-len = <10>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+		};
+
+		lvds_1920x1200: lvds-1920x1200 {
+			lvds-format = <LVDS_8BIT_1>;
+			clock-frequency = <154000000>;
+			hactive = <1920>;
+			vactive = <1200>;
+			hback-porch = <80>;
+			hfront-porch = <48>;
+			vback-porch = <26>;
+			vfront-porch = <3>;
+			hsync-len = <32>;
+			vsync-len = <6>;
+			hsync-active = <0>;
+			vsync-active = <0>;
+			de-active = <0>;
+			pixelclk-active = <0>;
+	    };
+
+	};
+};
diff --git a/include/linux/motorcomm_phy.h b/include/linux/motorcomm_phy.h
new file mode 100755
index 000000000..d9060096c
--- /dev/null
+++ b/include/linux/motorcomm_phy.h
@@ -0,0 +1,66 @@
+/*
+ * include/linux/motorcomm_phy.h
+ *
+ * Motorcomm PHY IDs
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ *
+ */
+
+#ifndef _MOTORCOMM_PHY_H
+#define _MOTORCOMM_PHY_H
+
+#define MOTORCOMM_PHY_ID_MASK	0x00000fff
+
+#define PHY_ID_YT8010		0x00000309
+#define PHY_ID_YT8510		0x00000109
+#define PHY_ID_YT8511		0x0000010a
+#define PHY_ID_YT8512		0x00000118
+#define PHY_ID_YT8512B		0x00000128
+#define PHY_ID_YT8521		0x0000011a
+
+#define REG_PHY_SPEC_STATUS		0x11
+#define REG_DEBUG_ADDR_OFFSET		0x1e
+#define REG_DEBUG_DATA			0x1f
+
+#define YT8512_EXTREG_AFE_PLL		0x50
+#define YT8512_EXTREG_EXTEND_COMBO	0x4000
+#define YT8512_EXTREG_LED0		0x40c0
+#define YT8512_EXTREG_LED1		0x40c3
+
+#define YT8512_EXTREG_SLEEP_CONTROL1	0x2027
+
+#define YT_SOFTWARE_RESET		0x8000
+
+#define YT8512_CONFIG_PLL_REFCLK_SEL_EN	0x0040
+#define YT8512_CONTROL1_RMII_EN		0x0001
+#define YT8512_LED0_ACT_BLK_IND		0x1000
+#define YT8512_LED0_DIS_LED_AN_TRY	0x0001
+#define YT8512_LED0_BT_BLK_EN		0x0002
+#define YT8512_LED0_HT_BLK_EN		0x0004
+#define YT8512_LED0_COL_BLK_EN		0x0008
+#define YT8512_LED0_BT_ON_EN		0x0010
+#define YT8512_LED1_BT_ON_EN		0x0010
+#define YT8512_LED1_TXACT_BLK_EN	0x0100
+#define YT8512_LED1_RXACT_BLK_EN	0x0200
+#define YT8512_SPEED_MODE		0xc000
+#define YT8512_DUPLEX			0x2000
+
+#define YT8512_SPEED_MODE_BIT		14
+#define YT8512_DUPLEX_BIT		13
+#define YT8512_EN_SLEEP_SW_BIT		15
+
+#define YT8521_EXTREG_SLEEP_CONTROL1	0x27
+#define YT8521_EN_SLEEP_SW_BIT		15
+
+#define YT8521_SPEED_MODE		0xc000
+#define YT8521_DUPLEX			0x2000
+#define YT8521_SPEED_MODE_BIT		14
+#define YT8521_DUPLEX_BIT		13
+#define YT8521_LINK_STATUS_BIT		10
+
+#endif /* _MOTORCOMM_PHY_H */
+
diff --git a/include/linux/stmmac.h b/include/linux/stmmac.h
old mode 100644
new mode 100755
index cddcbcc7a..397aa6836
--- a/include/linux/stmmac.h
+++ b/include/linux/stmmac.h
@@ -117,6 +117,10 @@ struct plat_stmmacenet_data {
 	int unicast_filter_entries;
 	int tx_fifo_size;
 	int rx_fifo_size;
+#ifdef CONFIG_ARCH_ADVANTECH
+	int tx_delay;
+	int rx_delay;
+#endif
 	void (*fix_mac_speed)(void *priv, unsigned int speed);
 	void (*bus_setup)(void __iomem *ioaddr);
 	int (*init)(struct platform_device *pdev, void *priv);
