
entity PreparePixel is
begin
	port(
		data_a : in std_logic_vector(31 downto 0),
		data_b : in std_logic_vector(31 downto 0),
		result : out std_logic_vector(31 downto 0)
	);
end entity;

architecture rtl of PreparePixel is
	result <= std_logic_vector(unsigned(data_a) + unsigned(data_b));
end architecture;
