srcscan starts
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/std/standard.vhd" into library std (VHDL-9003)
INFO: analyzing package STANDARD (VHDL-1014)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/std/textio.vhd" into library std (VHDL-9003)
INFO: analyzing package TEXTIO (VHDL-1014)
INFO: analyzing package body TEXTIO (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/synopsys/compileToSynopsys/attributes.vhd" into library synopsys (VHDL-9003)
INFO: analyzing package ATTRIBUTES (VHDL-1014)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/ieee/distributable/std_logic_1164.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_1164 (VHDL-1014)
INFO: analyzing package body std_logic_1164 (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/ieee/distributable/numeric_std.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_STD (VHDL-1014)
INFO: analyzing package body NUMERIC_STD (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/ieee/distributable/numeric_bit.vhd" into library ieee (VHDL-9003)
INFO: analyzing package NUMERIC_BIT (VHDL-1014)
INFO: analyzing package body NUMERIC_BIT (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/synopsys/compileToIeee/std_logic_arith.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_arith (VHDL-1014)
INFO: analyzing package body std_logic_arith (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/synopsys/compileToIeee/std_logic_unsigned.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_UNSIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_UNSIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/synopsys/compileToIeee/std_logic_signed.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_SIGNED (VHDL-1014)
INFO: analyzing package body STD_LOGIC_SIGNED (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/synopsys/compileToIeee/std_logic_misc.vhd" into library ieee (VHDL-9003)
INFO: analyzing package std_logic_misc (VHDL-1014)
INFO: analyzing package body std_logic_misc (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/synopsys/compileToIeee/std_logic_textio.vhd" into library ieee (VHDL-9003)
INFO: analyzing package STD_LOGIC_TEXTIO (VHDL-1014)
INFO: analyzing package body STD_LOGIC_TEXTIO (VHDL-1013)
ERROR: cannot open vhdl file C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/ieee/restricted/math_real.vhd (VHDL-1515)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhd" into library unisim (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhd" into library unimacro (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing package body VCOMPONENTS (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/vhdl/src/../../parts/xilinx/rtl/lib/vhdl/xst/src/mixed_lang_vltype.vhd" into library vl (VHDL-9003)
INFO: analyzing package vl_types (VHDL-1014)
INFO: analyzing package body vl_types (VHDL-1013)
-- Analyzing VHDL file "C:/Logiciels/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm (VHDL-9003)
INFO: analyzing package VCOMPONENTS (VHDL-1014)
INFO: analyzing module axi_data_fifo_v2_1_12_axic_fifo (VERI-9002)
INFO: analyzing module axi_data_fifo_v2_1_12_fifo_gen (VERI-9002)
INFO: analyzing module axi_data_fifo_v2_1_12_axic_srl_fifo (VERI-9002)
INFO: analyzing module axi_data_fifo_v2_1_12_axic_reg_srl_fifo (VERI-9002)
INFO: analyzing module axi_data_fifo_v2_1_12_ndeep_srl (VERI-9002)
INFO: analyzing module axi_data_fifo_v2_1_12_axi_data_fifo (VERI-9002)
INFO: analyzing module axi_infrastructure_v1_1_0_axi2vector (VERI-9002)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v(142): INFO: Compiling verilog file "c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_0.vh" included at line 142. (VERI-9003)
INFO: analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo (VERI-9002)
INFO: analyzing module axi_infrastructure_v1_1_0_vector2axi (VERI-9002)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v(556): INFO: Compiling verilog file "c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_0.vh" included at line 556. (VERI-9003)
INFO: analyzing module axi_protocol_converter_v2_1_13_a_axi3_conv (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_axi3_conv (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_axilite_conv (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_r_axi3_conv (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_w_axi3_conv (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b_downsizer (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_decerr_slave (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_simple_fifo (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_wrap_cmd (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_incr_cmd (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_cmd_translator (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_b_channel (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_r_channel (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_aw_channel (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s_ar_channel (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_b2s (VERI-9002)
INFO: analyzing module axi_protocol_converter_v2_1_13_axi_protocol_converter (VERI-9002)
INFO: analyzing module axi_register_slice_v2_1_13_srl_rtl (VERI-9002)
INFO: analyzing module axi_register_slice_v2_1_13_axic_register_slice (VERI-9002)
INFO: analyzing module axi_register_slice_v2_1_13_axi_register_slice (VERI-9002)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v(939): INFO: Compiling verilog file "c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_0.vh" included at line 939. (VERI-9003)
INFO: analyzing module design_1_auto_pc_0 (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_carry_and (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_carry_latch_and (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_carry_latch_or (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_carry_or (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_carry (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_command_fifo (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_comparator_mask_static (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_comparator_mask (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_comparator_sel_static (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_comparator_sel (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_comparator_static (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_comparator (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_mux_enc (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_mux (VERI-9002)
INFO: analyzing module generic_baseblocks_v2_1_0_nto1_mux (VERI-9002)
-- Analyzing VHDL file "c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd" into library blk_mem_gen_v8_3_6 (VHDL-9003)
INFO: analyzing package blk_mem_gen_v8_3_6_synth_comp (VHDL-1014)
INFO: analyzing package blk_mem_gen_v8_3_6_defaults (VHDL-1014)
INFO: analyzing package blk_mem_gen_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_pkg (VHDL-1013)
INFO: analyzing package blk_mem_gen_getinit_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_gen_getinit_pkg (VHDL-1013)
INFO: analyzing package blk_mem_min_area_pkg (VHDL-1014)
INFO: analyzing package body blk_mem_min_area_pkg (VHDL-1013)
INFO: analyzing entity bindec (VHDL-1012)
INFO: analyzing architecture xilinx of entity bindec (VHDL-9006)
INFO: analyzing entity blk_mem_gen_mux (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_mux (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_wrapper_init (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_wrapper_init (VHDL-9006)
INFO: analyzing entity blk_mem_gen_prim_width (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_prim_width (VHDL-9006)
INFO: analyzing entity blk_mem_gen_generic_cstr (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_generic_cstr (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_encoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_encoder (VHDL-9006)
INFO: analyzing entity blk_mem_gen_ecc_decoder (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_ecc_decoder (VHDL-9006)
INFO: analyzing entity blk_mem_input_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_input_block (VHDL-9006)
INFO: analyzing entity blk_mem_output_block (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_output_block (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_fsm (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_fsm_arch of entity blk_mem_axi_read_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_read_wrapper (VHDL-1012)
INFO: analyzing architecture blk_mem_axi_read_wrapper_arch of entity blk_mem_axi_read_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_fsm (VHDL-1012)
INFO: analyzing architecture axi_write_fsm_arch of entity blk_mem_axi_write_fsm (VHDL-9006)
INFO: analyzing entity blk_mem_axi_write_wrapper (VHDL-1012)
INFO: analyzing architecture axi_write_wrap_arch of entity blk_mem_axi_write_wrapper (VHDL-9006)
INFO: analyzing entity blk_mem_axi_regs_fwd (VHDL-1012)
INFO: analyzing architecture axi_regs_fwd_arch of entity blk_mem_axi_regs_fwd (VHDL-9006)
INFO: analyzing entity blk_mem_gen_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_top (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_6_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_6_synth (VHDL-9006)
INFO: analyzing entity blk_mem_gen_v8_3_6 (VHDL-1012)
INFO: analyzing architecture xilinx of entity blk_mem_gen_v8_3_6 (VHDL-9006)
-- Analyzing VHDL file "c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd" into library fifo_generator_v13_1_4 (VHDL-9003)
INFO: analyzing package fifo_generator_v13_1_4_pkg (VHDL-1014)
INFO: analyzing package body fifo_generator_v13_1_4_pkg (VHDL-1013)
INFO: analyzing package fifo_generator_v13_1_4_defaults (VHDL-1014)
INFO: analyzing entity bram_sync_reg (VHDL-1012)
INFO: analyzing architecture xilinx of entity bram_sync_reg (VHDL-9006)
INFO: analyzing entity bram_fifo_rstlogic (VHDL-1012)
INFO: analyzing architecture xilinx of entity bram_fifo_rstlogic (VHDL-9006)
INFO: analyzing entity input_blk (VHDL-1012)
INFO: analyzing architecture xilinx of entity input_blk (VHDL-9006)
INFO: analyzing entity output_blk (VHDL-1012)
INFO: analyzing architecture xilinx of entity output_blk (VHDL-9006)
INFO: analyzing entity synchronizer_ff (VHDL-1012)
INFO: analyzing architecture xilinx of entity synchronizer_ff (VHDL-9006)
INFO: analyzing entity shft_wrapper (VHDL-1012)
INFO: analyzing architecture xilinx of entity shft_wrapper (VHDL-9006)
INFO: analyzing entity shft_ram (VHDL-1012)
INFO: analyzing architecture xilinx of entity shft_ram (VHDL-9006)
INFO: analyzing entity dmem (VHDL-1012)
INFO: analyzing architecture Xilinx of entity dmem (VHDL-9006)
INFO: analyzing entity memory (VHDL-1012)
INFO: analyzing architecture xilinx of entity memory (VHDL-9006)
INFO: analyzing entity compare (VHDL-1012)
INFO: analyzing architecture Xilinx of entity compare (VHDL-9006)
INFO: analyzing entity wr_bin_cntr (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_bin_cntr (VHDL-9006)
INFO: analyzing entity rd_bin_cntr (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_bin_cntr (VHDL-9006)
INFO: analyzing entity updn_cntr (VHDL-1012)
INFO: analyzing architecture xilinx of entity updn_cntr (VHDL-9006)
INFO: analyzing entity rd_status_flags_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_status_flags_as (VHDL-9006)
INFO: analyzing entity rd_status_flags_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_status_flags_ss (VHDL-9006)
INFO: analyzing entity rd_pe_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_pe_as (VHDL-9006)
INFO: analyzing entity rd_pe_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_pe_ss (VHDL-9006)
INFO: analyzing entity rd_handshaking_flags (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_handshaking_flags (VHDL-9006)
INFO: analyzing entity rd_dc_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_dc_as (VHDL-9006)
INFO: analyzing entity rd_dc_fwft_ext_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_dc_fwft_ext_as (VHDL-9006)
INFO: analyzing entity dc_ss_fwft (VHDL-1012)
INFO: analyzing architecture xilinx of entity dc_ss_fwft (VHDL-9006)
INFO: analyzing entity rd_fwft (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_fwft (VHDL-9006)
INFO: analyzing entity rd_fwft_both (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_fwft_both (VHDL-9006)
INFO: analyzing entity rd_logic_pkt_fifo (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_logic_pkt_fifo (VHDL-9006)
INFO: analyzing entity reset_blk_ramfifo (VHDL-1012)
INFO: analyzing architecture xilinx of entity reset_blk_ramfifo (VHDL-9006)
INFO: analyzing entity clk_x_pntrs (VHDL-1012)
INFO: analyzing architecture xilinx of entity clk_x_pntrs (VHDL-9006)
INFO: analyzing entity wr_status_flags_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_status_flags_as (VHDL-9006)
INFO: analyzing entity wr_status_flags_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_status_flags_ss (VHDL-9006)
INFO: analyzing entity wr_pf_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_pf_as (VHDL-9006)
INFO: analyzing entity wr_pf_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_pf_ss (VHDL-9006)
INFO: analyzing entity wr_handshaking_flags (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_handshaking_flags (VHDL-9006)
INFO: analyzing entity wr_dc_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_dc_as (VHDL-9006)
INFO: analyzing entity wr_dc_fwft_ext_as (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_dc_fwft_ext_as (VHDL-9006)
INFO: analyzing entity dc_ss (VHDL-1012)
INFO: analyzing architecture xilinx of entity dc_ss (VHDL-9006)
INFO: analyzing entity wr_logic (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_logic (VHDL-9006)
INFO: analyzing entity wr_logic_pkt_fifo (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_logic_pkt_fifo (VHDL-9006)
INFO: analyzing entity wr_status_flags_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_status_flags_sshft (VHDL-9006)
INFO: analyzing entity rd_status_flags_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_status_flags_sshft (VHDL-9006)
INFO: analyzing entity wr_pf_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity wr_pf_sshft (VHDL-9006)
INFO: analyzing entity rd_pe_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_pe_sshft (VHDL-9006)
INFO: analyzing entity logic_sshft (VHDL-1012)
INFO: analyzing architecture xilinx of entity logic_sshft (VHDL-9006)
INFO: analyzing entity Async_FIFO (VHDL-1012)
INFO: analyzing architecture IMP of entity async_fifo (VHDL-9006)
INFO: analyzing entity rd_logic (VHDL-1012)
INFO: analyzing architecture xilinx of entity rd_logic (VHDL-9006)
INFO: analyzing entity fifo_generator_ramfifo (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_ramfifo (VHDL-9006)
INFO: analyzing package fifo_generator_v13_1_4_comps_builtin (VHDL-1014)
INFO: analyzing entity delay (VHDL-1012)
INFO: analyzing architecture xilinx of entity delay (VHDL-9006)
INFO: analyzing entity clk_x_pntrs_builtin (VHDL-1012)
INFO: analyzing architecture xilinx of entity clk_x_pntrs_builtin (VHDL-9006)
INFO: analyzing entity bin_cntr (VHDL-1012)
INFO: analyzing architecture xilinx of entity bin_cntr (VHDL-9006)
INFO: analyzing entity logic_builtin (VHDL-1012)
INFO: analyzing architecture xilinx of entity logic_builtin (VHDL-9006)
INFO: analyzing entity reset_builtin (VHDL-1012)
INFO: analyzing architecture xilinx of entity reset_builtin (VHDL-9006)
INFO: analyzing entity builtin_prim (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_prim (VHDL-9006)
INFO: analyzing entity builtin_extdepth (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_extdepth (VHDL-9006)
INFO: analyzing entity builtin_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_top (VHDL-9006)
INFO: analyzing entity builtin_prim_v6 (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_prim_v6 (VHDL-9006)
INFO: analyzing entity builtin_extdepth_v6 (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_extdepth_v6 (VHDL-9006)
INFO: analyzing entity builtin_extdepth_low_latency (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_extdepth_low_latency (VHDL-9006)
INFO: analyzing entity builtin_top_v6 (VHDL-1012)
INFO: analyzing architecture xilinx of entity builtin_top_v6 (VHDL-9006)
INFO: analyzing entity fifo_generator_v13_1_4_builtin (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_v13_1_4_builtin (VHDL-9006)
INFO: analyzing entity fifo_generator_top (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_top (VHDL-9006)
INFO: analyzing entity axi_reg_slice (VHDL-1012)
INFO: analyzing architecture xilinx of entity axi_reg_slice (VHDL-9006)
INFO: analyzing entity fifo_generator_v13_1_4_synth (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_v13_1_4_synth (VHDL-9006)
INFO: analyzing entity fifo_generator_v13_1_4 (VHDL-1012)
INFO: analyzing architecture xilinx of entity fifo_generator_v13_1_4 (VHDL-9006)
Listing tops:
VeriTop library:xil_defaultlib mod:axi_data_fifo_v2_1_12_axic_srl_fifo
VeriTop library:xil_defaultlib mod:axi_data_fifo_v2_1_12_axic_reg_srl_fifo
VeriTop library:xil_defaultlib mod:axi_data_fifo_v2_1_12_axi_data_fifo
VeriTop library:xil_defaultlib mod:axi_infrastructure_v1_1_0_axic_srl_fifo
VeriTop library:xil_defaultlib mod:design_1_auto_pc_0
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_carry_latch_and
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_carry_or
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_carry
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_command_fifo
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_comparator_mask_static
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_comparator_mask
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_comparator_sel_mask_static
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_comparator_sel_mask
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_comparator_sel_static
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_comparator_sel
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_comparator_static
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_comparator
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_mux_enc
VeriTop library:xil_defaultlib mod:generic_baseblocks_v2_1_0_mux
VHDL top: library:blk_mem_gen_v8_3_6 entity:blk_mem_gen_v8_3_6 arch:
VHDL top: library:blk_mem_gen_v8_3_6 entity:blk_mem_gen_v8_3_6 arch:
END of tops
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v(698): INFO: compiling module axi_data_fifo_v2_1_12_axic_srl_fifo (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v(889): INFO: compiling module axi_data_fifo_v2_1_12_axic_reg_srl_fifo (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v(1283): INFO: compiling module axi_data_fifo_v2_1_12_axi_data_fifo (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v(287): INFO: compiling module axi_infrastructure_v1_1_0_axic_srl_fifo (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v(58): INFO: compiling module design_1_auto_pc_0 (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(179): INFO: compiling module generic_baseblocks_v2_1_0_carry_latch_and (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(415): INFO: compiling module generic_baseblocks_v2_1_0_carry_or (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(536): INFO: compiling module generic_baseblocks_v2_1_0_carry (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(655): INFO: compiling module generic_baseblocks_v2_1_0_command_fifo (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(1126): INFO: compiling module generic_baseblocks_v2_1_0_comparator_mask_static (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(1291): INFO: compiling module generic_baseblocks_v2_1_0_comparator_mask (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(1455): INFO: compiling module generic_baseblocks_v2_1_0_comparator_sel_mask_static (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(1629): INFO: compiling module generic_baseblocks_v2_1_0_comparator_sel_mask (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(1802): INFO: compiling module generic_baseblocks_v2_1_0_comparator_sel_static (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(1968): INFO: compiling module generic_baseblocks_v2_1_0_comparator_sel (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(2133): INFO: compiling module generic_baseblocks_v2_1_0_comparator_static (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(2292): INFO: compiling module generic_baseblocks_v2_1_0_comparator (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(2452): INFO: compiling module generic_baseblocks_v2_1_0_mux_enc (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v(2721): INFO: compiling module generic_baseblocks_v2_1_0_mux (VERI-1018)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd(195260): INFO: executing blk_mem_gen_v8_3_6(xilinx) (VHDL-1067)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd(193521): INFO: executing \blk_mem_gen_v8_3_6_synth(c_init_file_name="no_coe_file_loaded",c_init_file="no_mem_file_loaded",c_default_data="0",c_rst_priority_a="ce",c_write_width_a=9,c_read_width_a=9,c_write_depth_a=2048,c_read_depth_a=2048,c_addra_width=11,c_rst_priority_b="ce",c_write_width_b=9,c_read_width_b=9,c_write_depth_b=2048,c_read_depth_b=2048,c_addrb_width=11,c_sim_collision_check="none")(1,7,1,7,1,0,1,12,1,18,1,18,1,1,1,4,1,2,1,1,1,11,1,2,1,1,1,11,1,4)\(xilinx) (VHDL-1067)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd(192373): INFO: executing \blk_mem_gen_top(c_sim_device="7SERIES",c_family="virtex6",c_xdevicefamily="virtex7",c_enable_32bit_address=0,c_use_bram_block=0,c_mem_type=2,c_byte_size=9,c_algorithm=0,c_algorithm_i=0,c_prim_type=3,c_prim_type_i=3,c_load_init_file=0,c_init_file_name="no_coe_file_loaded",c_use_default_data=0,c_default_data="0",c_rst_type="SYNC",c_has_rsta=0,c_rst_priority_a="ce",c_rstram_a=0,c_inita_val="0",c_ctrl_ecc_algo="NONE",c_has_ena=1,c_has_regcea=0,c_use_byte_wea=0,c_use_byte_wea_algo=0,c_use_byte_wea_i=0,c_wea_width=1,c_write_mode_a="WRITE_FIRST",c_write_width_a=9,c_read_width_a=9,c_write_depth_a=2048,c_read_depth_a=2048,c_addra_width=11,c_has_rstb=0,c_rst_priority_b="ce",c_rstram_b=0,c_initb_val="0",c_has_enb=1,c_has_regceb=0,c_use_byte_web=0,c_use_byte_web_algo=0,c_use_byte_web_i=0,c_web_width=1,c_write_mode_b="WRITE_FIRST",c_write_width_b=9,c_read_width_b=9,c_write_depth_b=2048,c_read_depth_b=2048,c_addrb_width=11,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_mux_pipeline_stages=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_use_softecc=0,c_use_ecc=0,c_has_injecterr=0,c_en_ecc_pipe=0,c_sim_collision_check="none",c_common_clk=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0)(1,7,1,7,1,7,1,0,1,18,1,1,1,4,1,2,1,1,1,4,1,11,1,2,1,1,1,11,1,4)\(xilinx) (VHDL-1067)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd(4925): ERROR: failed to open VHDL file 'min_area_rfile.tmp' in mode 'r' (VHDL-1755)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd(4927): ERROR: file 'return_file' is not open (VHDL-1756)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd(186869): INFO: executing \blk_mem_input_block(c_family="virtex6",c_mem_type=2,c_has_rsta=0,c_rsta_width=1,c_has_ena=1,c_has_regcea=0,c_regcea_width=1,c_use_byte_wea=0,c_wea_width=1,c_wea_i_width=1,c_write_width_a=9,c_write_width_a_core=9,c_addra_width=11,c_addra_width_core=11,c_has_rstb=0,c_rstb_width=1,c_has_enb=1,c_has_regceb=0,c_regceb_width=1,c_use_byte_web=0,c_web_width=1,c_web_i_width=1,c_write_width_b=9,c_write_width_b_core=9,c_addrb_width=11,c_addrb_width_core=11,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_mux_pipeline_stages_a=0,c_mux_pipeline_stages_b=0,c_has_softecc_input_regs_a=0,c_use_ecc=0,c_use_softecc=0,c_has_injecterr=0)(1,7)\(xilinx) (VHDL-1067)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd(193245): ERROR: generate condition is not constant (VHDL-1089)
c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/4158/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd(187650): INFO: executing \blk_mem_output_block(c_mem_type=2,c_write_width_a=9,c_read_width_a=9,c_read_width_b=9,c_read_width_a_core=9,c_read_width_b_core=9,c_addrb_width=11,c_has_softecc_output_regs_b=0,c_use_softecc=0,c_use_ecc=0)\(xilinx) (VHDL-1067)
ModName: axi_data_fifo_v2_1_12_ndeep_srl(C_FAMILY="none",C_A_WIDTH=2)
ModName: axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_SUPPORTS_REGION_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AWPAYLOAD_WIDTH=66,C_WPAYLOAD_WIDTH=49,C_BPAYLOAD_WIDTH=14,C_ARPAYLOAD_WIDTH=66,C_RPAYLOAD_WIDTH=47)
ModName: axi_infrastructure_v1_1_0_axi2vector(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_SUPPORTS_REGION_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34)
ModName: axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_SUPPORTS_REGION_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AWPAYLOAD_WIDTH=66,C_WPAYLOAD_WIDTH=49,C_BPAYLOAD_WIDTH=14,C_ARPAYLOAD_WIDTH=66,C_RPAYLOAD_WIDTH=47)
ModName: axi_infrastructure_v1_1_0_vector2axi(C_AXI_PROTOCOL=2,C_AXI_ID_WIDTH=1,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_USER_SIGNALS=0,C_AXI_SUPPORTS_REGION_SIGNALS=0,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_ARUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_AWPAYLOAD_WIDTH=35,C_WPAYLOAD_WIDTH=36,C_BPAYLOAD_WIDTH=2,C_ARPAYLOAD_WIDTH=35,C_RPAYLOAD_WIDTH=34)
ModName: axi_protocol_converter_v2_1_13_axi_protocol_converter(C_FAMILY="zynq",C_M_AXI_PROTOCOL=2,C_S_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_TRANSLATION_MODE=2)
ModName: axi_protocol_converter_v2_1_13_b2s(C_S_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_AXI_SUPPORTS_WRITE=1,C_AXI_SUPPORTS_READ=1)
ModName: axi_protocol_converter_v2_1_13_b2s_ar_channel(C_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32)
ModName: axi_protocol_converter_v2_1_13_b2s_aw_channel(C_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32)
ModName: axi_protocol_converter_v2_1_13_b2s_b_channel(C_ID_WIDTH=12)
ModName: axi_protocol_converter_v2_1_13_b2s_cmd_translator(C_AXI_ADDR_WIDTH=32)
ModName: axi_protocol_converter_v2_1_13_b2s_incr_cmd(C_AXI_ADDR_WIDTH=32)
ModName: axi_protocol_converter_v2_1_13_b2s_r_channel(C_ID_WIDTH=12,C_DATA_WIDTH=32)
ModName: axi_protocol_converter_v2_1_13_b2s_simple_fifo(C_WIDTH=13,C_AWIDTH=5,C_DEPTH=32)
ModName: axi_protocol_converter_v2_1_13_b2s_simple_fifo(C_WIDTH=2,C_AWIDTH=2,C_DEPTH=4)
ModName: axi_protocol_converter_v2_1_13_b2s_simple_fifo(C_WIDTH=20,C_AWIDTH=2,C_DEPTH=4)
ModName: axi_protocol_converter_v2_1_13_b2s_simple_fifo(C_WIDTH=34,C_AWIDTH=5,C_DEPTH=32)
ModName: axi_protocol_converter_v2_1_13_b2s_wrap_cmd(C_AXI_ADDR_WIDTH=32)
ModName: axi_register_slice_v2_1_13_axi_register_slice(C_AXI_PROTOCOL=1,C_AXI_ID_WIDTH=12,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_REG_CONFIG_AW=1,C_REG_CONFIG_W=0,C_REG_CONFIG_B=1,C_REG_CONFIG_AR=1)
ModName: axi_register_slice_v2_1_13_axi_register_slice(C_AXI_PROTOCOL=2,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=32,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)
ModName: axi_register_slice_v2_1_13_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=14,C_REG_CONFIG=1)
ModName: axi_register_slice_v2_1_13_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=2,C_REG_CONFIG=0)
ModName: axi_register_slice_v2_1_13_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=34,C_REG_CONFIG=0)
ModName: axi_register_slice_v2_1_13_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=35,C_REG_CONFIG=0)
ModName: axi_register_slice_v2_1_13_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=36,C_REG_CONFIG=0)
ModName: axi_register_slice_v2_1_13_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=47,C_REG_CONFIG=1)
ModName: axi_register_slice_v2_1_13_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=49,C_REG_CONFIG=0)
ModName: axi_register_slice_v2_1_13_axic_register_slice(C_FAMILY="virtex6",C_DATA_WIDTH=66,C_REG_CONFIG=1)
ModName: generic_baseblocks_v2_1_0_carry_and(C_FAMILY="virtex6")
BaseName axi_data_fifo_v2_1_12_ndeep_srl has 1 entries
BaseName axi_infrastructure_v1_1_0_axi2vector has 2 entries
BaseName axi_infrastructure_v1_1_0_vector2axi has 2 entries
BaseName axi_protocol_converter_v2_1_13_axi_protocol_converter has 1 entries
BaseName axi_protocol_converter_v2_1_13_b2s has 12 entries
BaseName axi_protocol_converter_v2_1_13_b2s_ar_channel has 1 entries
BaseName axi_protocol_converter_v2_1_13_b2s_aw_channel has 1 entries
BaseName axi_protocol_converter_v2_1_13_b2s_b_channel has 1 entries
BaseName axi_protocol_converter_v2_1_13_b2s_cmd_translator has 1 entries
BaseName axi_protocol_converter_v2_1_13_b2s_incr_cmd has 1 entries
BaseName axi_protocol_converter_v2_1_13_b2s_r_channel has 1 entries
BaseName axi_protocol_converter_v2_1_13_b2s_simple_fifo has 4 entries
BaseName axi_protocol_converter_v2_1_13_b2s_wrap_cmd has 1 entries
BaseName axi_register_slice_v2_1_13_axi_register_slice has 2 entries
BaseName axi_register_slice_v2_1_13_axic_register_slice has 8 entries
BaseName generic_baseblocks_v2_1_0_carry_and has 1 entries
srcscan exits with return value 0
