

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Thu Sep 14 23:37:19 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _INTCONbits	set	4082
    48   000000                     _TRISB	set	3987
    49   000000                     _TRISD	set	3989
    50   000000                     _ADCON1	set	4033
    51   000000                     _OSCCON	set	4051
    52   000000                     _INTCON	set	4082
    53   000000                     _RCONbits	set	4048
    54   000000                     _TRISE	set	3990
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59   007FD0                     __pcinit:
    60                           	callstack 0
    61   007FD0                     start_initialization:
    62                           	callstack 0
    63   007FD0                     __initialization:
    64                           	callstack 0
    65   007FD0                     end_of_initialization:
    66                           	callstack 0
    67   007FD0                     __end_of__initialization:
    68                           	callstack 0
    69   007FD0  0100               	movlb	0
    70   007FD2  EFEB  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73   000000                     __pcstackCOMRAM:
    74                           	callstack 0
    75   000000                     
    76                           ; 1 bytes @ 0x0
    77 ;;
    78 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    79 ;;
    80 ;; *************** function _main *****************
    81 ;; Defined at:
    82 ;;		line 18 in file "main.c"
    83 ;; Parameters:    Size  Location     Type
    84 ;;		None
    85 ;; Auto vars:     Size  Location     Type
    86 ;;		None
    87 ;; Return value:  Size  Location     Type
    88 ;;                  1    wreg      void 
    89 ;; Registers used:
    90 ;;		wreg, status,2, cstack
    91 ;; Tracked objects:
    92 ;;		On entry : 0/0
    93 ;;		On exit  : 0/0
    94 ;;		Unchanged: 0/0
    95 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    96 ;;      Params:         0       0       0       0       0       0       0       0       0
    97 ;;      Locals:         0       0       0       0       0       0       0       0       0
    98 ;;      Temps:          0       0       0       0       0       0       0       0       0
    99 ;;      Totals:         0       0       0       0       0       0       0       0       0
   100 ;;Total ram usage:        0 bytes
   101 ;; Hardware stack levels required when called: 1
   102 ;; This function calls:
   103 ;;		_Conf_Reg
   104 ;; This function is called by:
   105 ;;		Startup code after reset
   106 ;; This function uses a non-reentrant model
   107 ;;
   108                           
   109                           	psect	text0
   110   007FD6                     __ptext0:
   111                           	callstack 0
   112   007FD6                     _main:
   113                           	callstack 30
   114   007FD6                     
   115                           ;main.c: 21:     Conf_Reg();
   116   007FD6  ECF1  F03F         	call	_Conf_Reg	;wreg free
   117   007FDA                     l23:
   118   007FDA  EFED  F03F         	goto	l23
   119   007FDE  EF00  F000         	goto	start
   120   007FE2                     __end_of_main:
   121                           	callstack 0
   122                           
   123 ;; *************** function _Conf_Reg *****************
   124 ;; Defined at:
   125 ;;		line 31 in file "main.c"
   126 ;; Parameters:    Size  Location     Type
   127 ;;		None
   128 ;; Auto vars:     Size  Location     Type
   129 ;;		None
   130 ;; Return value:  Size  Location     Type
   131 ;;                  1    wreg      void 
   132 ;; Registers used:
   133 ;;		wreg, status,2
   134 ;; Tracked objects:
   135 ;;		On entry : 0/0
   136 ;;		On exit  : 0/0
   137 ;;		Unchanged: 0/0
   138 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   139 ;;      Params:         0       0       0       0       0       0       0       0       0
   140 ;;      Locals:         0       0       0       0       0       0       0       0       0
   141 ;;      Temps:          0       0       0       0       0       0       0       0       0
   142 ;;      Totals:         0       0       0       0       0       0       0       0       0
   143 ;;Total ram usage:        0 bytes
   144 ;; Hardware stack levels used: 1
   145 ;; This function calls:
   146 ;;		Nothing
   147 ;; This function is called by:
   148 ;;		_main
   149 ;; This function uses a non-reentrant model
   150 ;;
   151                           
   152                           	psect	text1
   153   007FE2                     __ptext1:
   154                           	callstack 0
   155   007FE2                     _Conf_Reg:
   156                           	callstack 30
   157   007FE2                     
   158                           ;main.c: 33:     OSCCON = 0x72;
   159   007FE2  0E72               	movlw	114
   160   007FE4  6ED3               	movwf	211,c	;volatile
   161                           
   162                           ;main.c: 34:     ADCON1 = 0x0F;
   163   007FE6  0E0F               	movlw	15
   164   007FE8  6EC1               	movwf	193,c	;volatile
   165                           
   166                           ;main.c: 36:     TRISD = 0x00;
   167   007FEA  0E00               	movlw	0
   168   007FEC  6E95               	movwf	149,c	;volatile
   169                           
   170                           ;main.c: 37:     TRISE = 0x00;
   171   007FEE  0E00               	movlw	0
   172   007FF0  6E96               	movwf	150,c	;volatile
   173                           
   174                           ;main.c: 39:     TRISB = 0x03;
   175   007FF2  0E03               	movlw	3
   176   007FF4  6E93               	movwf	147,c	;volatile
   177   007FF6                     
   178                           ;main.c: 42:     RCONbits.IPEN = 0;
   179   007FF6  9ED0               	bcf	208,7,c	;volatile
   180                           
   181                           ;main.c: 47:     INTCON = 0xD0;
   182   007FF8  0ED0               	movlw	208
   183   007FFA  6EF2               	movwf	242,c	;volatile
   184   007FFC                     
   185                           ;main.c: 48:     INTCONbits.GIE = 1;
   186   007FFC  8EF2               	bsf	242,7,c	;volatile
   187   007FFE  0012               	return		;funcret
   188   008000                     __end_of_Conf_Reg:
   189                           	callstack 0
   190   000000                     
   191                           	psect	rparam
   192   000000                     
   193                           	psect	config
   194                           
   195                           ;Config register CONFIG1L @ 0x300000
   196                           ;	PLL Prescaler Selection bits
   197                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   198                           ;	System Clock Postscaler Selection bits
   199                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   200                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   201                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   202   300000                     	org	3145728
   203   300000  00                 	db	0
   204                           
   205                           ;Config register CONFIG1H @ 0x300001
   206                           ;	Oscillator Selection bits
   207                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   208                           ;	Fail-Safe Clock Monitor Enable bit
   209                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   210                           ;	Internal/External Oscillator Switchover bit
   211                           ;	IESO = OFF, Oscillator Switchover mode disabled
   212   300001                     	org	3145729
   213   300001  0B                 	db	11
   214                           
   215                           ;Config register CONFIG2L @ 0x300002
   216                           ;	Power-up Timer Enable bit
   217                           ;	PWRT = OFF, PWRT disabled
   218                           ;	Brown-out Reset Enable bits
   219                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   220                           ;	Brown-out Reset Voltage bits
   221                           ;	BORV = 3, Minimum setting 2.05V
   222                           ;	USB Voltage Regulator Enable bit
   223                           ;	VREGEN = OFF, USB voltage regulator disabled
   224   300002                     	org	3145730
   225   300002  19                 	db	25
   226                           
   227                           ;Config register CONFIG2H @ 0x300003
   228                           ;	Watchdog Timer Enable bit
   229                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   230                           ;	Watchdog Timer Postscale Select bits
   231                           ;	WDTPS = 32768, 1:32768
   232   300003                     	org	3145731
   233   300003  1E                 	db	30
   234                           
   235                           ; Padding undefined space
   236   300004                     	org	3145732
   237   300004  FF                 	db	255
   238                           
   239                           ;Config register CONFIG3H @ 0x300005
   240                           ;	CCP2 MUX bit
   241                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   242                           ;	PORTB A/D Enable bit
   243                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   244                           ;	Low-Power Timer 1 Oscillator Enable bit
   245                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   246                           ;	MCLR Pin Enable bit
   247                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   248   300005                     	org	3145733
   249   300005  83                 	db	131
   250                           
   251                           ;Config register CONFIG4L @ 0x300006
   252                           ;	Stack Full/Underflow Reset Enable bit
   253                           ;	STVREN = ON, Stack full/underflow will cause Reset
   254                           ;	Single-Supply ICSP Enable bit
   255                           ;	LVP = OFF, Single-Supply ICSP disabled
   256                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   257                           ;	ICPRT = OFF, ICPORT disabled
   258                           ;	Extended Instruction Set Enable bit
   259                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   260                           ;	Background Debugger Enable bit
   261                           ;	DEBUG = 0x1, unprogrammed default
   262   300006                     	org	3145734
   263   300006  81                 	db	129
   264                           
   265                           ; Padding undefined space
   266   300007                     	org	3145735
   267   300007  FF                 	db	255
   268                           
   269                           ;Config register CONFIG5L @ 0x300008
   270                           ;	Code Protection bit
   271                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   272                           ;	Code Protection bit
   273                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   274                           ;	Code Protection bit
   275                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   276                           ;	Code Protection bit
   277                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   278   300008                     	org	3145736
   279   300008  0F                 	db	15
   280                           
   281                           ;Config register CONFIG5H @ 0x300009
   282                           ;	Boot Block Code Protection bit
   283                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   284                           ;	Data EEPROM Code Protection bit
   285                           ;	CPD = OFF, Data EEPROM is not code-protected
   286   300009                     	org	3145737
   287   300009  C0                 	db	192
   288                           
   289                           ;Config register CONFIG6L @ 0x30000A
   290                           ;	Write Protection bit
   291                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   292                           ;	Write Protection bit
   293                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   294                           ;	Write Protection bit
   295                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   296                           ;	Write Protection bit
   297                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   298   30000A                     	org	3145738
   299   30000A  0F                 	db	15
   300                           
   301                           ;Config register CONFIG6H @ 0x30000B
   302                           ;	Configuration Register Write Protection bit
   303                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   304                           ;	Boot Block Write Protection bit
   305                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   306                           ;	Data EEPROM Write Protection bit
   307                           ;	WRTD = OFF, Data EEPROM is not write-protected
   308   30000B                     	org	3145739
   309   30000B  E0                 	db	224
   310                           
   311                           ;Config register CONFIG7L @ 0x30000C
   312                           ;	Table Read Protection bit
   313                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   314                           ;	Table Read Protection bit
   315                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   316                           ;	Table Read Protection bit
   317                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   318                           ;	Table Read Protection bit
   319                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   320   30000C                     	org	3145740
   321   30000C  0F                 	db	15
   322                           
   323                           ;Config register CONFIG7H @ 0x30000D
   324                           ;	Boot Block Table Read Protection bit
   325                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   326   30000D                     	org	3145741
   327   30000D  40                 	db	64
   328                           tosu	equ	0xFFF
   329                           tosh	equ	0xFFE
   330                           tosl	equ	0xFFD
   331                           stkptr	equ	0xFFC
   332                           pclatu	equ	0xFFB
   333                           pclath	equ	0xFFA
   334                           pcl	equ	0xFF9
   335                           tblptru	equ	0xFF8
   336                           tblptrh	equ	0xFF7
   337                           tblptrl	equ	0xFF6
   338                           tablat	equ	0xFF5
   339                           prodh	equ	0xFF4
   340                           prodl	equ	0xFF3
   341                           indf0	equ	0xFEF
   342                           postinc0	equ	0xFEE
   343                           postdec0	equ	0xFED
   344                           preinc0	equ	0xFEC
   345                           plusw0	equ	0xFEB
   346                           fsr0h	equ	0xFEA
   347                           fsr0l	equ	0xFE9
   348                           wreg	equ	0xFE8
   349                           indf1	equ	0xFE7
   350                           postinc1	equ	0xFE6
   351                           postdec1	equ	0xFE5
   352                           preinc1	equ	0xFE4
   353                           plusw1	equ	0xFE3
   354                           fsr1h	equ	0xFE2
   355                           fsr1l	equ	0xFE1
   356                           bsr	equ	0xFE0
   357                           indf2	equ	0xFDF
   358                           postinc2	equ	0xFDE
   359                           postdec2	equ	0xFDD
   360                           preinc2	equ	0xFDC
   361                           plusw2	equ	0xFDB
   362                           fsr2h	equ	0xFDA
   363                           fsr2l	equ	0xFD9
   364                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                           _Conf_Reg
 ---------------------------------------------------------------------------------
 (1) _Conf_Reg                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Conf_Reg

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh          D      0       0      20        0.0%
BITBIGSFRhl         1E      0       0      21        0.0%
BITBIGSFRlhh         2      0       0      22        0.0%
BITBIGSFRlhl         E      0       0      23        0.0%
BITBIGSFRllh        2A      0       0      24        0.0%
BITBIGSFRlllh        1      0       0      25        0.0%
BITBIGSFRllll       33      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Thu Sep 14 23:37:19 2023

                     l23 7FDA                       l24 7FDA                       l29 7FFE  
                    l711 7FD6                      l705 7FE2                      l707 7FF6  
                    l709 7FFC                     _main 7FD6                     start 0000  
           ___param_bank 0000                    ?_main 0000                    _TRISB 0F93  
                  _TRISD 0F95                    _TRISE 0F96         __end_of_Conf_Reg 8000  
        __initialization 7FD0             __end_of_main 7FE2                   ??_main 0000  
          __activetblptr 0000                   _ADCON1 0FC1                   _INTCON 0FF2  
                 _OSCCON 0FD3                   isa$std 0001               __accesstop 0060  
__end_of__initialization 7FD0            ___rparam_used 0001           __pcstackCOMRAM 0000  
              ?_Conf_Reg 0000               ??_Conf_Reg 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FD0                  __ramtop 0800  
                __ptext0 7FD6                  __ptext1 7FE2     end_of_initialization 7FD0  
    start_initialization 7FD0                 _RCONbits 0FD0                 _Conf_Reg 7FE2  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
             _INTCONbits 0FF2  
