

================================================================
== Vivado HLS Report for 'U_drain_IO_L2_out_1_s'
================================================================
* Date:           Thu May 27 10:46:29 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|      419| 0.257 us | 1.397 us |   77|  419|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |       76|      418|  4 ~ 22  |          -|          -|      19|    no    |
        | + Loop 1.1  |       19|       19|         2|          1|          1|      19|    yes   |
        | + Loop 1.2  |        1|       19|         2|          1|          1| 1 ~ 19 |    yes   |
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       86|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      150|    -|
|Register             |        -|      -|       32|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       32|      236|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln702_fu_149_p2               |     +    |      0|  0|   6|           5|           2|
    |c0_V_fu_143_p2                    |     +    |      0|  0|   6|           5|           1|
    |c3_3_fu_137_p2                    |     +    |      0|  0|   6|           5|           1|
    |c3_fu_161_p2                      |     +    |      0|  0|   6|           5|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln702_fu_119_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln707_fu_155_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln716_fu_131_p2              |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln879_fu_125_p2              |   icmp   |      0|  0|  11|           5|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  86|          51|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  33|          6|    1|          6|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |c3_0_reg_108                   |   9|          2|    5|         10|
    |fifo_U_drain_in_V_blk_n        |   9|          2|    1|          2|
    |fifo_U_drain_local_in_V_blk_n  |   9|          2|    1|          2|
    |fifo_U_drain_out_V_blk_n       |   9|          2|    1|          2|
    |fifo_U_drain_out_V_din         |  15|          3|   32|         96|
    |i_op_assign_reg_97             |   9|          2|    5|         10|
    |indvars_iv_reg_73              |   9|          2|    5|         10|
    |p_093_0_reg_85                 |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 150|         31|   59|        156|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  5|   0|    5|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |  1|   0|    1|          0|
    |c3_0_reg_108             |  5|   0|    5|          0|
    |i_op_assign_reg_97       |  5|   0|    5|          0|
    |icmp_ln707_reg_194       |  1|   0|    1|          0|
    |icmp_ln716_reg_175       |  1|   0|    1|          0|
    |indvars_iv_reg_73        |  5|   0|    5|          0|
    |p_093_0_reg_85           |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 32|   0|   32|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   U_drain_IO_L2_out<1>  | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   U_drain_IO_L2_out<1>  | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   U_drain_IO_L2_out<1>  | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   U_drain_IO_L2_out<1>  | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   U_drain_IO_L2_out<1>  | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   U_drain_IO_L2_out<1>  | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   U_drain_IO_L2_out<1>  | return value |
|fifo_U_drain_in_V_dout           |  in |   32|   ap_fifo  |    fifo_U_drain_in_V    |    pointer   |
|fifo_U_drain_in_V_empty_n        |  in |    1|   ap_fifo  |    fifo_U_drain_in_V    |    pointer   |
|fifo_U_drain_in_V_read           | out |    1|   ap_fifo  |    fifo_U_drain_in_V    |    pointer   |
|fifo_U_drain_out_V_din           | out |   32|   ap_fifo  |    fifo_U_drain_out_V   |    pointer   |
|fifo_U_drain_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_U_drain_out_V   |    pointer   |
|fifo_U_drain_out_V_write         | out |    1|   ap_fifo  |    fifo_U_drain_out_V   |    pointer   |
|fifo_U_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_U_drain_local_in_V |    pointer   |
|fifo_U_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_U_drain_local_in_V |    pointer   |
|fifo_U_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_U_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

