
InductionMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079b4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08007b58  08007b58  00017b58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007eec  08007eec  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  08007eec  08007eec  00017eec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ef4  08007ef4  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ef4  08007ef4  00017ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ef8  08007ef8  00017ef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  08007efc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  200001d8  080080d4  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  080080d4  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020202  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d6e7  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f8d  00000000  00000000  0002d92c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d38  00000000  00000000  0002f8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a50  00000000  00000000  000305f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017275  00000000  00000000  00031048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f20d  00000000  00000000  000482bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009009b  00000000  00000000  000574ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004704  00000000  00000000  000e7568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000ebc6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007b3c 	.word	0x08007b3c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08007b3c 	.word	0x08007b3c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c3c:	f080 811b 	bcs.w	8000e76 <__udivmoddi4+0x28e>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8118 	bls.w	8000e76 <__udivmoddi4+0x28e>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6a:	f080 8106 	bcs.w	8000e7a <__udivmoddi4+0x292>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8103 	bls.w	8000e7a <__udivmoddi4+0x292>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ec 	beq.w	8000e70 <__udivmoddi4+0x288>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f7 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 808f 	bne.w	8000df6 <__udivmoddi4+0x20e>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80ca 	bhi.w	8000e9e <__udivmoddi4+0x2b6>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80ba 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	4323      	orrs	r3, r4
 8000d5a:	fa00 f901 	lsl.w	r9, r0, r1
 8000d5e:	ea4f 401c 	mov.w	r0, ip, lsr #16
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fbb5 f8f0 	udiv	r8, r5, r0
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	fb00 5518 	mls	r5, r0, r8, r5
 8000d70:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d74:	fb08 f50e 	mul.w	r5, r8, lr
 8000d78:	42a5      	cmp	r5, r4
 8000d7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d88:	f080 8087 	bcs.w	8000e9a <__udivmoddi4+0x2b2>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8084 	bls.w	8000e9a <__udivmoddi4+0x2b2>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f0 	udiv	r3, r4, r0
 8000da0:	fb00 4413 	mls	r4, r0, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db8:	d26b      	bcs.n	8000e92 <__udivmoddi4+0x2aa>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d969      	bls.n	8000e92 <__udivmoddi4+0x2aa>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000dc6:	fba0 8302 	umull	r8, r3, r0, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	429c      	cmp	r4, r3
 8000dd0:	46c6      	mov	lr, r8
 8000dd2:	461d      	mov	r5, r3
 8000dd4:	d355      	bcc.n	8000e82 <__udivmoddi4+0x29a>
 8000dd6:	d052      	beq.n	8000e7e <__udivmoddi4+0x296>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb9 030e 	subs.w	r3, r9, lr
 8000dde:	eb64 0405 	sbc.w	r4, r4, r5
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40cb      	lsrs	r3, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	431f      	orrs	r7, r3
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	2100      	movs	r1, #0
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	f1c3 0120 	rsb	r1, r3, #32
 8000dfa:	fa02 fc03 	lsl.w	ip, r2, r3
 8000dfe:	fa20 f201 	lsr.w	r2, r0, r1
 8000e02:	fa25 f101 	lsr.w	r1, r5, r1
 8000e06:	409d      	lsls	r5, r3
 8000e08:	432a      	orrs	r2, r5
 8000e0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0e:	fa1f fe8c 	uxth.w	lr, ip
 8000e12:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e16:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1a:	0c11      	lsrs	r1, r2, #16
 8000e1c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e20:	fb00 f50e 	mul.w	r5, r0, lr
 8000e24:	428d      	cmp	r5, r1
 8000e26:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x256>
 8000e2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e30:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e34:	d22f      	bcs.n	8000e96 <__udivmoddi4+0x2ae>
 8000e36:	428d      	cmp	r5, r1
 8000e38:	d92d      	bls.n	8000e96 <__udivmoddi4+0x2ae>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	4461      	add	r1, ip
 8000e3e:	1b49      	subs	r1, r1, r5
 8000e40:	b292      	uxth	r2, r2
 8000e42:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e46:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e4e:	fb05 f10e 	mul.w	r1, r5, lr
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x280>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d216      	bcs.n	8000e8e <__udivmoddi4+0x2a6>
 8000e60:	4291      	cmp	r1, r2
 8000e62:	d914      	bls.n	8000e8e <__udivmoddi4+0x2a6>
 8000e64:	3d02      	subs	r5, #2
 8000e66:	4462      	add	r2, ip
 8000e68:	1a52      	subs	r2, r2, r1
 8000e6a:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e6e:	e739      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e70:	4631      	mov	r1, r6
 8000e72:	4630      	mov	r0, r6
 8000e74:	e709      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e76:	4639      	mov	r1, r7
 8000e78:	e6e7      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7a:	4610      	mov	r0, r2
 8000e7c:	e6fc      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e7e:	45c1      	cmp	r9, r8
 8000e80:	d2aa      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e82:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e86:	eb63 050c 	sbc.w	r5, r3, ip
 8000e8a:	3801      	subs	r0, #1
 8000e8c:	e7a4      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e8e:	4645      	mov	r5, r8
 8000e90:	e7ea      	b.n	8000e68 <__udivmoddi4+0x280>
 8000e92:	4603      	mov	r3, r0
 8000e94:	e795      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e96:	4640      	mov	r0, r8
 8000e98:	e7d1      	b.n	8000e3e <__udivmoddi4+0x256>
 8000e9a:	46d0      	mov	r8, sl
 8000e9c:	e77c      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000e9e:	3d02      	subs	r5, #2
 8000ea0:	4462      	add	r2, ip
 8000ea2:	e733      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea4:	4608      	mov	r0, r1
 8000ea6:	e70b      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000ea8:	4464      	add	r4, ip
 8000eaa:	3802      	subs	r0, #2
 8000eac:	e743      	b.n	8000d36 <__udivmoddi4+0x14e>
 8000eae:	bf00      	nop

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <ParseSBUS>:
#include "Sbus.h"

void ParseSBUS(tsbus* sbus){
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	sbus->ch[0]  = ( (sbus->ReceivedData[1]		| sbus->ReceivedData[2]<<8) 								& 0x07FF );
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	785b      	ldrb	r3, [r3, #1]
 8000ec0:	b21a      	sxth	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	789b      	ldrb	r3, [r3, #2]
 8000ec6:	021b      	lsls	r3, r3, #8
 8000ec8:	b21b      	sxth	r3, r3
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	b21b      	sxth	r3, r3
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ed4:	b29a      	uxth	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	835a      	strh	r2, [r3, #26]
	sbus->ch[1]  = ( (sbus->ReceivedData[2]>>3	| sbus->ReceivedData[3]<<5) 								& 0x07FF );
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	789b      	ldrb	r3, [r3, #2]
 8000ede:	08db      	lsrs	r3, r3, #3
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	b21a      	sxth	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	78db      	ldrb	r3, [r3, #3]
 8000ee8:	015b      	lsls	r3, r3, #5
 8000eea:	b21b      	sxth	r3, r3
 8000eec:	4313      	orrs	r3, r2
 8000eee:	b21b      	sxth	r3, r3
 8000ef0:	b29b      	uxth	r3, r3
 8000ef2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ef6:	b29a      	uxth	r2, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	839a      	strh	r2, [r3, #28]
	sbus->ch[2]  = ( (sbus->ReceivedData[3]>>6	| sbus->ReceivedData[4]<<2 	| sbus->ReceivedData[5]<<10 ) 	& 0x07FF );
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	78db      	ldrb	r3, [r3, #3]
 8000f00:	099b      	lsrs	r3, r3, #6
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	b21a      	sxth	r2, r3
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	791b      	ldrb	r3, [r3, #4]
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	b21b      	sxth	r3, r3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	b21a      	sxth	r2, r3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	795b      	ldrb	r3, [r3, #5]
 8000f16:	029b      	lsls	r3, r3, #10
 8000f18:	b21b      	sxth	r3, r3
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	b21b      	sxth	r3, r3
 8000f1e:	b29b      	uxth	r3, r3
 8000f20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	83da      	strh	r2, [r3, #30]
	sbus->ch[3]  = ( (sbus->ReceivedData[5]>>1	| sbus->ReceivedData[6]<<7) 								& 0x07FF );
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	795b      	ldrb	r3, [r3, #5]
 8000f2e:	085b      	lsrs	r3, r3, #1
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	b21a      	sxth	r2, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	799b      	ldrb	r3, [r3, #6]
 8000f38:	01db      	lsls	r3, r3, #7
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	b21b      	sxth	r3, r3
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	841a      	strh	r2, [r3, #32]
	sbus->ch[4]  = ( (sbus->ReceivedData[6]>>4	| sbus->ReceivedData[7]<<4) 								& 0x07FF );
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	799b      	ldrb	r3, [r3, #6]
 8000f50:	091b      	lsrs	r3, r3, #4
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	b21a      	sxth	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	79db      	ldrb	r3, [r3, #7]
 8000f5a:	011b      	lsls	r3, r3, #4
 8000f5c:	b21b      	sxth	r3, r3
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	845a      	strh	r2, [r3, #34]	; 0x22
	sbus->ch[5]  = ( (sbus->ReceivedData[7]>>7	| sbus->ReceivedData[8]<<1	| sbus->ReceivedData[9]<<9 ) 	& 0x07FF );
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	79db      	ldrb	r3, [r3, #7]
 8000f72:	09db      	lsrs	r3, r3, #7
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	7a1b      	ldrb	r3, [r3, #8]
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	b21a      	sxth	r2, r3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	7a5b      	ldrb	r3, [r3, #9]
 8000f88:	025b      	lsls	r3, r3, #9
 8000f8a:	b21b      	sxth	r3, r3
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	b21b      	sxth	r3, r3
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	849a      	strh	r2, [r3, #36]	; 0x24
	sbus->ch[6]  = ( (sbus->ReceivedData[9]>>2 	| sbus->ReceivedData[10]<<6) 								& 0x07FF );
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	7a5b      	ldrb	r3, [r3, #9]
 8000fa0:	089b      	lsrs	r3, r3, #2
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	7a9b      	ldrb	r3, [r3, #10]
 8000faa:	019b      	lsls	r3, r3, #6
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fb8:	b29a      	uxth	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	84da      	strh	r2, [r3, #38]	; 0x26
	sbus->ch[7]  = ( (sbus->ReceivedData[10]>>5 | sbus->ReceivedData[11]<<3) 								& 0x07FF );
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	7a9b      	ldrb	r3, [r3, #10]
 8000fc2:	095b      	lsrs	r3, r3, #5
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	7adb      	ldrb	r3, [r3, #11]
 8000fcc:	00db      	lsls	r3, r3, #3
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	851a      	strh	r2, [r3, #40]	; 0x28
	sbus->ch[8]  = ( (sbus->ReceivedData[12]	| sbus->ReceivedData[13]<<8) 								& 0x07FF );
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	7b1b      	ldrb	r3, [r3, #12]
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	7b5b      	ldrb	r3, [r3, #13]
 8000fea:	021b      	lsls	r3, r3, #8
 8000fec:	b21b      	sxth	r3, r3
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	b21b      	sxth	r3, r3
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000ff8:	b29a      	uxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
	sbus->ch[9]  = ( (sbus->ReceivedData[13]>>3 | sbus->ReceivedData[14]<<5) 								& 0x07FF );
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	7b5b      	ldrb	r3, [r3, #13]
 8001002:	08db      	lsrs	r3, r3, #3
 8001004:	b2db      	uxtb	r3, r3
 8001006:	b21a      	sxth	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	7b9b      	ldrb	r3, [r3, #14]
 800100c:	015b      	lsls	r3, r3, #5
 800100e:	b21b      	sxth	r3, r3
 8001010:	4313      	orrs	r3, r2
 8001012:	b21b      	sxth	r3, r3
 8001014:	b29b      	uxth	r3, r3
 8001016:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800101a:	b29a      	uxth	r2, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	859a      	strh	r2, [r3, #44]	; 0x2c
	sbus->ch[10] = ( (sbus->ReceivedData[14]>>6 | sbus->ReceivedData[15]<<2 | sbus->ReceivedData[16]<<10) 	& 0x07FF );
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7b9b      	ldrb	r3, [r3, #14]
 8001024:	099b      	lsrs	r3, r3, #6
 8001026:	b2db      	uxtb	r3, r3
 8001028:	b21a      	sxth	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	7bdb      	ldrb	r3, [r3, #15]
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	b21b      	sxth	r3, r3
 8001032:	4313      	orrs	r3, r2
 8001034:	b21a      	sxth	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	7c1b      	ldrb	r3, [r3, #16]
 800103a:	029b      	lsls	r3, r3, #10
 800103c:	b21b      	sxth	r3, r3
 800103e:	4313      	orrs	r3, r2
 8001040:	b21b      	sxth	r3, r3
 8001042:	b29b      	uxth	r3, r3
 8001044:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001048:	b29a      	uxth	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	85da      	strh	r2, [r3, #46]	; 0x2e
	sbus->ch[11] = ( (sbus->ReceivedData[16]>>1 | sbus->ReceivedData[17]<<7)								& 0x07FF );
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	7c1b      	ldrb	r3, [r3, #16]
 8001052:	085b      	lsrs	r3, r3, #1
 8001054:	b2db      	uxtb	r3, r3
 8001056:	b21a      	sxth	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	7c5b      	ldrb	r3, [r3, #17]
 800105c:	01db      	lsls	r3, r3, #7
 800105e:	b21b      	sxth	r3, r3
 8001060:	4313      	orrs	r3, r2
 8001062:	b21b      	sxth	r3, r3
 8001064:	b29b      	uxth	r3, r3
 8001066:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800106a:	b29a      	uxth	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	861a      	strh	r2, [r3, #48]	; 0x30
	sbus->ch[12] = ( (sbus->ReceivedData[17]>>4 | sbus->ReceivedData[18]<<4)								& 0x07FF );
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7c5b      	ldrb	r3, [r3, #17]
 8001074:	091b      	lsrs	r3, r3, #4
 8001076:	b2db      	uxtb	r3, r3
 8001078:	b21a      	sxth	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7c9b      	ldrb	r3, [r3, #18]
 800107e:	011b      	lsls	r3, r3, #4
 8001080:	b21b      	sxth	r3, r3
 8001082:	4313      	orrs	r3, r2
 8001084:	b21b      	sxth	r3, r3
 8001086:	b29b      	uxth	r3, r3
 8001088:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800108c:	b29a      	uxth	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	865a      	strh	r2, [r3, #50]	; 0x32
	sbus->ch[13] = ( (sbus->ReceivedData[18]>>7 | sbus->ReceivedData[19]<<1 | sbus->ReceivedData[20]<<9) 	& 0x07FF );
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	7c9b      	ldrb	r3, [r3, #18]
 8001096:	09db      	lsrs	r3, r3, #7
 8001098:	b2db      	uxtb	r3, r3
 800109a:	b21a      	sxth	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	7cdb      	ldrb	r3, [r3, #19]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	7d1b      	ldrb	r3, [r3, #20]
 80010ac:	025b      	lsls	r3, r3, #9
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	4313      	orrs	r3, r2
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	869a      	strh	r2, [r3, #52]	; 0x34
	sbus->ch[14] = ( (sbus->ReceivedData[20]>>2 | sbus->ReceivedData[21]<<6) 								& 0x07FF );
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	7d1b      	ldrb	r3, [r3, #20]
 80010c4:	089b      	lsrs	r3, r3, #2
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	b21a      	sxth	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	7d5b      	ldrb	r3, [r3, #21]
 80010ce:	019b      	lsls	r3, r3, #6
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010dc:	b29a      	uxth	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	86da      	strh	r2, [r3, #54]	; 0x36
	sbus->ch[15] = ( (sbus->ReceivedData[21]>>5 | sbus->ReceivedData[22]<<3) 								& 0x07FF );
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	7d5b      	ldrb	r3, [r3, #21]
 80010e6:	095b      	lsrs	r3, r3, #5
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	7d9b      	ldrb	r3, [r3, #22]
 80010f0:	00db      	lsls	r3, r3, #3
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b21b      	sxth	r3, r3
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010fe:	b29a      	uxth	r2, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	871a      	strh	r2, [r3, #56]	; 0x38
	sbus->ch[16] = (  sbus->ReceivedData[23] 	& 0x0001 ) ? 2047: 0;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	7ddb      	ldrb	r3, [r3, #23]
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	2b00      	cmp	r3, #0
 800110e:	d002      	beq.n	8001116 <ParseSBUS+0x262>
 8001110:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001114:	e000      	b.n	8001118 <ParseSBUS+0x264>
 8001116:	2200      	movs	r2, #0
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	875a      	strh	r2, [r3, #58]	; 0x3a
	sbus->ch[17] = (  sbus->ReceivedData[23]>>1 & 0x0001 ) ? 2047: 0;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	7ddb      	ldrb	r3, [r3, #23]
 8001120:	085b      	lsrs	r3, r3, #1
 8001122:	b2db      	uxtb	r3, r3
 8001124:	f003 0301 	and.w	r3, r3, #1
 8001128:	2b00      	cmp	r3, #0
 800112a:	d002      	beq.n	8001132 <ParseSBUS+0x27e>
 800112c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001130:	e000      	b.n	8001134 <ParseSBUS+0x280>
 8001132:	2200      	movs	r2, #0
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
	...

08001144 <HAL_TIM_IC_CaptureCallback>:
static void MX_TIM2_Init(void);
static void MX_TIM3_Init(void);
static void MX_USART6_UART_Init(void);
static void MX_TIM4_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
	if (htim == &htim3){
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a07      	ldr	r2, [pc, #28]	; (800116c <HAL_TIM_IC_CaptureCallback+0x28>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d105      	bne.n	8001160 <HAL_TIM_IC_CaptureCallback+0x1c>
		EncoderValue = __HAL_TIM_GET_COUNTER(htim);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115a:	461a      	mov	r2, r3
 800115c:	4b04      	ldr	r3, [pc, #16]	; (8001170 <HAL_TIM_IC_CaptureCallback+0x2c>)
 800115e:	601a      	str	r2, [r3, #0]
	}
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	2000023c 	.word	0x2000023c
 8001170:	20000404 	.word	0x20000404

08001174 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
	if (huart == &huart6){
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a05      	ldr	r2, [pc, #20]	; (8001194 <HAL_UART_RxCpltCallback+0x20>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d102      	bne.n	800118a <HAL_UART_RxCpltCallback+0x16>
		ParseSBUS(&receivedSBUS);
 8001184:	4804      	ldr	r0, [pc, #16]	; (8001198 <HAL_UART_RxCpltCallback+0x24>)
 8001186:	f7ff fe95 	bl	8000eb4 <ParseSBUS>
	}
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	20000314 	.word	0x20000314
 8001198:	200003bc 	.word	0x200003bc

0800119c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011a2:	f000 ff5d 	bl	8002060 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a6:	f000 f97f 	bl	80014a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011aa:	f000 fbc7 	bl	800193c <MX_GPIO_Init>
  MX_DMA_Init();
 80011ae:	f000 fba5 	bl	80018fc <MX_DMA_Init>
  MX_USART2_UART_Init();
 80011b2:	f000 fb4d 	bl	8001850 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80011b6:	f000 f9df 	bl	8001578 <MX_TIM2_Init>
  MX_TIM3_Init();
 80011ba:	f000 fa69 	bl	8001690 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 80011be:	f000 fb71 	bl	80018a4 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 80011c2:	f000 fab9 	bl	8001738 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80011c6:	2100      	movs	r1, #0
 80011c8:	48a9      	ldr	r0, [pc, #676]	; (8001470 <main+0x2d4>)
 80011ca:	f002 fb0f 	bl	80037ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80011ce:	2104      	movs	r1, #4
 80011d0:	48a7      	ldr	r0, [pc, #668]	; (8001470 <main+0x2d4>)
 80011d2:	f002 fb0b 	bl	80037ec <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80011d6:	2108      	movs	r1, #8
 80011d8:	48a5      	ldr	r0, [pc, #660]	; (8001470 <main+0x2d4>)
 80011da:	f002 fb07 	bl	80037ec <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start_IT(&htim3,TIM_CHANNEL_ALL);
 80011de:	213c      	movs	r1, #60	; 0x3c
 80011e0:	48a4      	ldr	r0, [pc, #656]	; (8001474 <main+0x2d8>)
 80011e2:	f002 fc59 	bl	8003a98 <HAL_TIM_Encoder_Start_IT>

  HAL_UART_Receive_DMA(&huart6, &receivedSBUS.ReceivedData[0], SBUS_LEN);
 80011e6:	2219      	movs	r2, #25
 80011e8:	49a3      	ldr	r1, [pc, #652]	; (8001478 <main+0x2dc>)
 80011ea:	48a4      	ldr	r0, [pc, #656]	; (800147c <main+0x2e0>)
 80011ec:	f003 fb3a 	bl	8004864 <HAL_UART_Receive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t 	Voltage=700;
 80011f0:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80011f4:	60bb      	str	r3, [r7, #8]
  uint32_t 	Frequency=10;
 80011f6:	230a      	movs	r3, #10
 80011f8:	60fb      	str	r3, [r7, #12]
  uint32_t 	RequestedFrequency=30;
 80011fa:	231e      	movs	r3, #30
 80011fc:	607b      	str	r3, [r7, #4]
  State=1;
 80011fe:	4ba0      	ldr	r3, [pc, #640]	; (8001480 <main+0x2e4>)
 8001200:	2201      	movs	r2, #1
 8001202:	601a      	str	r2, [r3, #0]
  {
	  //Calculate RPM
	  //read every 10ms so *100*60 to be per minute
	  //1024*4 pulse / revolution on encoder
	  //Pully ratio 20:50
	  if ((HAL_GetTick()-EncoderMeasureTime)>=10 ){
 8001204:	f000 ff90 	bl	8002128 <HAL_GetTick>
 8001208:	4603      	mov	r3, r0
 800120a:	4a9e      	ldr	r2, [pc, #632]	; (8001484 <main+0x2e8>)
 800120c:	6812      	ldr	r2, [r2, #0]
 800120e:	1a9b      	subs	r3, r3, r2
 8001210:	2b09      	cmp	r3, #9
 8001212:	d91f      	bls.n	8001254 <main+0xb8>
	  		  ActualSpeed=(EncoderValue-PreviousEncoderValue)*((60*100)*20)/(1024*4*50);
 8001214:	4b9c      	ldr	r3, [pc, #624]	; (8001488 <main+0x2ec>)
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4b9c      	ldr	r3, [pc, #624]	; (800148c <main+0x2f0>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	4a9c      	ldr	r2, [pc, #624]	; (8001490 <main+0x2f4>)
 8001220:	fb02 f303 	mul.w	r3, r2, r3
 8001224:	4a9b      	ldr	r2, [pc, #620]	; (8001494 <main+0x2f8>)
 8001226:	fb82 1203 	smull	r1, r2, r2, r3
 800122a:	1412      	asrs	r2, r2, #16
 800122c:	17db      	asrs	r3, r3, #31
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff f97f 	bl	8000534 <__aeabi_i2d>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	4997      	ldr	r1, [pc, #604]	; (8001498 <main+0x2fc>)
 800123c:	e9c1 2300 	strd	r2, r3, [r1]
	  		  PreviousEncoderValue=EncoderValue;
 8001240:	4b91      	ldr	r3, [pc, #580]	; (8001488 <main+0x2ec>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a91      	ldr	r2, [pc, #580]	; (800148c <main+0x2f0>)
 8001246:	6013      	str	r3, [r2, #0]
	  		  EncoderMeasureTime= HAL_GetTick();
 8001248:	f000 ff6e 	bl	8002128 <HAL_GetTick>
 800124c:	4603      	mov	r3, r0
 800124e:	461a      	mov	r2, r3
 8001250:	4b8c      	ldr	r3, [pc, #560]	; (8001484 <main+0x2e8>)
 8001252:	601a      	str	r2, [r3, #0]
	  }
	  //Ramp Frequency
	  if ((RequestedFrequency > Frequency) && ((HAL_GetTick()-FrequencyChangeTime)>=100 )){
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	429a      	cmp	r2, r3
 800125a:	d90f      	bls.n	800127c <main+0xe0>
 800125c:	f000 ff64 	bl	8002128 <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	4b8e      	ldr	r3, [pc, #568]	; (800149c <main+0x300>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	1ad3      	subs	r3, r2, r3
 8001268:	2b63      	cmp	r3, #99	; 0x63
 800126a:	d907      	bls.n	800127c <main+0xe0>
		  Frequency++;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	3301      	adds	r3, #1
 8001270:	60fb      	str	r3, [r7, #12]
		  FrequencyChangeTime= HAL_GetTick();
 8001272:	f000 ff59 	bl	8002128 <HAL_GetTick>
 8001276:	4603      	mov	r3, r0
 8001278:	4a88      	ldr	r2, [pc, #544]	; (800149c <main+0x300>)
 800127a:	6013      	str	r3, [r2, #0]
	  }
	  //Change State
	  if (Frequency != 0){
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d023      	beq.n	80012ca <main+0x12e>
		  if ((HAL_GetTick() - StepChangeTime ) >= (1000/(Frequency*6))){
 8001282:	f000 ff51 	bl	8002128 <HAL_GetTick>
 8001286:	4602      	mov	r2, r0
 8001288:	4b85      	ldr	r3, [pc, #532]	; (80014a0 <main+0x304>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	1ad1      	subs	r1, r2, r3
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	4613      	mov	r3, r2
 8001292:	005b      	lsls	r3, r3, #1
 8001294:	4413      	add	r3, r2
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	461a      	mov	r2, r3
 800129a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800129e:	fbb3 f3f2 	udiv	r3, r3, r2
 80012a2:	4299      	cmp	r1, r3
 80012a4:	d311      	bcc.n	80012ca <main+0x12e>
			  if(State<6){ State++; }
 80012a6:	4b76      	ldr	r3, [pc, #472]	; (8001480 <main+0x2e4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b05      	cmp	r3, #5
 80012ac:	dc05      	bgt.n	80012ba <main+0x11e>
 80012ae:	4b74      	ldr	r3, [pc, #464]	; (8001480 <main+0x2e4>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	3301      	adds	r3, #1
 80012b4:	4a72      	ldr	r2, [pc, #456]	; (8001480 <main+0x2e4>)
 80012b6:	6013      	str	r3, [r2, #0]
 80012b8:	e002      	b.n	80012c0 <main+0x124>
			  else { State=1; }
 80012ba:	4b71      	ldr	r3, [pc, #452]	; (8001480 <main+0x2e4>)
 80012bc:	2201      	movs	r2, #1
 80012be:	601a      	str	r2, [r3, #0]
			  StepChangeTime= HAL_GetTick();
 80012c0:	f000 ff32 	bl	8002128 <HAL_GetTick>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4a76      	ldr	r2, [pc, #472]	; (80014a0 <main+0x304>)
 80012c8:	6013      	str	r3, [r2, #0]
		  }
	  }
	  if(Frequency>5){
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	2b05      	cmp	r3, #5
 80012ce:	d999      	bls.n	8001204 <main+0x68>
		  switch (State){
 80012d0:	4b6b      	ldr	r3, [pc, #428]	; (8001480 <main+0x2e4>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	3b01      	subs	r3, #1
 80012d6:	2b05      	cmp	r3, #5
 80012d8:	d894      	bhi.n	8001204 <main+0x68>
 80012da:	a201      	add	r2, pc, #4	; (adr r2, 80012e0 <main+0x144>)
 80012dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e0:	080012f9 	.word	0x080012f9
 80012e4:	08001337 	.word	0x08001337
 80012e8:	08001375 	.word	0x08001375
 80012ec:	080013b3 	.word	0x080013b3
 80012f0:	080013f1 	.word	0x080013f1
 80012f4:	0800142f 	.word	0x0800142f
		  case 1:
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2,0);
 80012f8:	4b5d      	ldr	r3, [pc, #372]	; (8001470 <main+0x2d4>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2200      	movs	r2, #0
 80012fe:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,0);
 8001300:	4b5b      	ldr	r3, [pc, #364]	; (8001470 <main+0x2d4>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2200      	movs	r2, #0
 8001306:	63da      	str	r2, [r3, #60]	; 0x3c
			  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 8001308:	2200      	movs	r2, #0
 800130a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800130e:	4865      	ldr	r0, [pc, #404]	; (80014a4 <main+0x308>)
 8001310:	f001 fd10 	bl	8002d34 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 8001314:	2200      	movs	r2, #0
 8001316:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800131a:	4862      	ldr	r0, [pc, #392]	; (80014a4 <main+0x308>)
 800131c:	f001 fd0a 	bl	8002d34 <HAL_GPIO_WritePin>
			  //1+4
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,Voltage);
 8001320:	4b53      	ldr	r3, [pc, #332]	; (8001470 <main+0x2d4>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	68ba      	ldr	r2, [r7, #8]
 8001326:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_SET);
 8001328:	2201      	movs	r2, #1
 800132a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800132e:	485d      	ldr	r0, [pc, #372]	; (80014a4 <main+0x308>)
 8001330:	f001 fd00 	bl	8002d34 <HAL_GPIO_WritePin>
			  break;
 8001334:	e09b      	b.n	800146e <main+0x2d2>
		  case 2:
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2,0);
 8001336:	4b4e      	ldr	r3, [pc, #312]	; (8001470 <main+0x2d4>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2200      	movs	r2, #0
 800133c:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,0);
 800133e:	4b4c      	ldr	r3, [pc, #304]	; (8001470 <main+0x2d4>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2200      	movs	r2, #0
 8001344:	63da      	str	r2, [r3, #60]	; 0x3c
			  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800134c:	4855      	ldr	r0, [pc, #340]	; (80014a4 <main+0x308>)
 800134e:	f001 fcf1 	bl	8002d34 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001358:	4852      	ldr	r0, [pc, #328]	; (80014a4 <main+0x308>)
 800135a:	f001 fceb 	bl	8002d34 <HAL_GPIO_WritePin>
			  //1+6
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,Voltage);
 800135e:	4b44      	ldr	r3, [pc, #272]	; (8001470 <main+0x2d4>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	68ba      	ldr	r2, [r7, #8]
 8001364:	635a      	str	r2, [r3, #52]	; 0x34
			  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_SET);
 8001366:	2201      	movs	r2, #1
 8001368:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800136c:	484d      	ldr	r0, [pc, #308]	; (80014a4 <main+0x308>)
 800136e:	f001 fce1 	bl	8002d34 <HAL_GPIO_WritePin>
			  break;
 8001372:	e07c      	b.n	800146e <main+0x2d2>
		  case 3:
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,0);
 8001374:	4b3e      	ldr	r3, [pc, #248]	; (8001470 <main+0x2d4>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2200      	movs	r2, #0
 800137a:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,0);
 800137c:	4b3c      	ldr	r3, [pc, #240]	; (8001470 <main+0x2d4>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2200      	movs	r2, #0
 8001382:	63da      	str	r2, [r3, #60]	; 0x3c
			  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800138a:	4846      	ldr	r0, [pc, #280]	; (80014a4 <main+0x308>)
 800138c:	f001 fcd2 	bl	8002d34 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001396:	4843      	ldr	r0, [pc, #268]	; (80014a4 <main+0x308>)
 8001398:	f001 fccc 	bl	8002d34 <HAL_GPIO_WritePin>
			  //3+6
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2,Voltage);
 800139c:	4b34      	ldr	r3, [pc, #208]	; (8001470 <main+0x2d4>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	68ba      	ldr	r2, [r7, #8]
 80013a2:	639a      	str	r2, [r3, #56]	; 0x38
			  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_SET);
 80013a4:	2201      	movs	r2, #1
 80013a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013aa:	483e      	ldr	r0, [pc, #248]	; (80014a4 <main+0x308>)
 80013ac:	f001 fcc2 	bl	8002d34 <HAL_GPIO_WritePin>
			  break;
 80013b0:	e05d      	b.n	800146e <main+0x2d2>
		  case 4:
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1,0);
 80013b2:	4b2f      	ldr	r3, [pc, #188]	; (8001470 <main+0x2d4>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2200      	movs	r2, #0
 80013b8:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,0);
 80013ba:	4b2d      	ldr	r3, [pc, #180]	; (8001470 <main+0x2d4>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2200      	movs	r2, #0
 80013c0:	63da      	str	r2, [r3, #60]	; 0x3c
			  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 80013c2:	2200      	movs	r2, #0
 80013c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013c8:	4836      	ldr	r0, [pc, #216]	; (80014a4 <main+0x308>)
 80013ca:	f001 fcb3 	bl	8002d34 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 80013ce:	2200      	movs	r2, #0
 80013d0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013d4:	4833      	ldr	r0, [pc, #204]	; (80014a4 <main+0x308>)
 80013d6:	f001 fcad 	bl	8002d34 <HAL_GPIO_WritePin>
			  //3+2
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2,Voltage);
 80013da:	4b25      	ldr	r3, [pc, #148]	; (8001470 <main+0x2d4>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	639a      	str	r2, [r3, #56]	; 0x38
			  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013e8:	482e      	ldr	r0, [pc, #184]	; (80014a4 <main+0x308>)
 80013ea:	f001 fca3 	bl	8002d34 <HAL_GPIO_WritePin>
			  break;
 80013ee:	e03e      	b.n	800146e <main+0x2d2>
		  case 5:
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2,0);
 80013f0:	4b1f      	ldr	r3, [pc, #124]	; (8001470 <main+0x2d4>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2200      	movs	r2, #0
 80013f6:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,0);
 80013f8:	4b1d      	ldr	r3, [pc, #116]	; (8001470 <main+0x2d4>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2200      	movs	r2, #0
 80013fe:	63da      	str	r2, [r3, #60]	; 0x3c
			  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001406:	4827      	ldr	r0, [pc, #156]	; (80014a4 <main+0x308>)
 8001408:	f001 fc94 	bl	8002d34 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_RESET);
 800140c:	2200      	movs	r2, #0
 800140e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001412:	4824      	ldr	r0, [pc, #144]	; (80014a4 <main+0x308>)
 8001414:	f001 fc8e 	bl	8002d34 <HAL_GPIO_WritePin>
			  //5+2
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,Voltage);
 8001418:	4b15      	ldr	r3, [pc, #84]	; (8001470 <main+0x2d4>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	68ba      	ldr	r2, [r7, #8]
 800141e:	63da      	str	r2, [r3, #60]	; 0x3c
			  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_SET);
 8001420:	2201      	movs	r2, #1
 8001422:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001426:	481f      	ldr	r0, [pc, #124]	; (80014a4 <main+0x308>)
 8001428:	f001 fc84 	bl	8002d34 <HAL_GPIO_WritePin>
			  break;
 800142c:	e01f      	b.n	800146e <main+0x2d2>
		  case 6:
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2,0);
 800142e:	4b10      	ldr	r3, [pc, #64]	; (8001470 <main+0x2d4>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2200      	movs	r2, #0
 8001434:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,0);
 8001436:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <main+0x2d4>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2200      	movs	r2, #0
 800143c:	63da      	str	r2, [r3, #60]	; 0x3c
			  HAL_GPIO_WritePin(W_Lo_GPIO_Port, W_Lo_Pin, GPIO_PIN_RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001444:	4817      	ldr	r0, [pc, #92]	; (80014a4 <main+0x308>)
 8001446:	f001 fc75 	bl	8002d34 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(U_Lo_GPIO_Port, U_Lo_Pin, GPIO_PIN_RESET);
 800144a:	2200      	movs	r2, #0
 800144c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001450:	4814      	ldr	r0, [pc, #80]	; (80014a4 <main+0x308>)
 8001452:	f001 fc6f 	bl	8002d34 <HAL_GPIO_WritePin>
			  //4+5
			  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,Voltage);
 8001456:	4b06      	ldr	r3, [pc, #24]	; (8001470 <main+0x2d4>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	63da      	str	r2, [r3, #60]	; 0x3c
			  HAL_GPIO_WritePin(V_Lo_GPIO_Port, V_Lo_Pin, GPIO_PIN_SET);
 800145e:	2201      	movs	r2, #1
 8001460:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001464:	480f      	ldr	r0, [pc, #60]	; (80014a4 <main+0x308>)
 8001466:	f001 fc65 	bl	8002d34 <HAL_GPIO_WritePin>
			  break;
 800146a:	bf00      	nop
 800146c:	e6ca      	b.n	8001204 <main+0x68>
	  if ((HAL_GetTick()-EncoderMeasureTime)>=10 ){
 800146e:	e6c9      	b.n	8001204 <main+0x68>
 8001470:	20000284 	.word	0x20000284
 8001474:	2000023c 	.word	0x2000023c
 8001478:	200003bc 	.word	0x200003bc
 800147c:	20000314 	.word	0x20000314
 8001480:	20000000 	.word	0x20000000
 8001484:	20000408 	.word	0x20000408
 8001488:	20000404 	.word	0x20000404
 800148c:	2000040c 	.word	0x2000040c
 8001490:	0001d4c0 	.word	0x0001d4c0
 8001494:	51eb851f 	.word	0x51eb851f
 8001498:	20000410 	.word	0x20000410
 800149c:	20000400 	.word	0x20000400
 80014a0:	200003fc 	.word	0x200003fc
 80014a4:	40020800 	.word	0x40020800

080014a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b094      	sub	sp, #80	; 0x50
 80014ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ae:	f107 0320 	add.w	r3, r7, #32
 80014b2:	2230      	movs	r2, #48	; 0x30
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f004 fc13 	bl	8005ce2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014bc:	f107 030c 	add.w	r3, r7, #12
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014cc:	2300      	movs	r3, #0
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	4b27      	ldr	r3, [pc, #156]	; (8001570 <SystemClock_Config+0xc8>)
 80014d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d4:	4a26      	ldr	r2, [pc, #152]	; (8001570 <SystemClock_Config+0xc8>)
 80014d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014da:	6413      	str	r3, [r2, #64]	; 0x40
 80014dc:	4b24      	ldr	r3, [pc, #144]	; (8001570 <SystemClock_Config+0xc8>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014e8:	2300      	movs	r3, #0
 80014ea:	607b      	str	r3, [r7, #4]
 80014ec:	4b21      	ldr	r3, [pc, #132]	; (8001574 <SystemClock_Config+0xcc>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a20      	ldr	r2, [pc, #128]	; (8001574 <SystemClock_Config+0xcc>)
 80014f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014f6:	6013      	str	r3, [r2, #0]
 80014f8:	4b1e      	ldr	r3, [pc, #120]	; (8001574 <SystemClock_Config+0xcc>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001504:	2302      	movs	r3, #2
 8001506:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001508:	2301      	movs	r3, #1
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800150c:	2310      	movs	r3, #16
 800150e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001510:	2302      	movs	r3, #2
 8001512:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001514:	2300      	movs	r3, #0
 8001516:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001518:	2308      	movs	r3, #8
 800151a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 800151c:	2364      	movs	r3, #100	; 0x64
 800151e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001520:	2302      	movs	r3, #2
 8001522:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001524:	2304      	movs	r3, #4
 8001526:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001528:	f107 0320 	add.w	r3, r7, #32
 800152c:	4618      	mov	r0, r3
 800152e:	f001 fc19 	bl	8002d64 <HAL_RCC_OscConfig>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001538:	f000 fa84 	bl	8001a44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800153c:	230f      	movs	r3, #15
 800153e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001540:	2302      	movs	r3, #2
 8001542:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001548:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800154c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	2103      	movs	r1, #3
 8001558:	4618      	mov	r0, r3
 800155a:	f001 fe7b 	bl	8003254 <HAL_RCC_ClockConfig>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001564:	f000 fa6e 	bl	8001a44 <Error_Handler>
  }
}
 8001568:	bf00      	nop
 800156a:	3750      	adds	r7, #80	; 0x50
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40023800 	.word	0x40023800
 8001574:	40007000 	.word	0x40007000

08001578 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08e      	sub	sp, #56	; 0x38
 800157c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800157e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158c:	f107 0320 	add.w	r3, r7, #32
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001596:	1d3b      	adds	r3, r7, #4
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
 80015a0:	60da      	str	r2, [r3, #12]
 80015a2:	611a      	str	r2, [r3, #16]
 80015a4:	615a      	str	r2, [r3, #20]
 80015a6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015a8:	4b38      	ldr	r3, [pc, #224]	; (800168c <MX_TIM2_Init+0x114>)
 80015aa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015ae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 5-1;
 80015b0:	4b36      	ldr	r3, [pc, #216]	; (800168c <MX_TIM2_Init+0x114>)
 80015b2:	2204      	movs	r2, #4
 80015b4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b6:	4b35      	ldr	r3, [pc, #212]	; (800168c <MX_TIM2_Init+0x114>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80015bc:	4b33      	ldr	r3, [pc, #204]	; (800168c <MX_TIM2_Init+0x114>)
 80015be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80015c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c4:	4b31      	ldr	r3, [pc, #196]	; (800168c <MX_TIM2_Init+0x114>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ca:	4b30      	ldr	r3, [pc, #192]	; (800168c <MX_TIM2_Init+0x114>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015d0:	482e      	ldr	r0, [pc, #184]	; (800168c <MX_TIM2_Init+0x114>)
 80015d2:	f002 f863 	bl	800369c <HAL_TIM_Base_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80015dc:	f000 fa32 	bl	8001a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80015e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015ea:	4619      	mov	r1, r3
 80015ec:	4827      	ldr	r0, [pc, #156]	; (800168c <MX_TIM2_Init+0x114>)
 80015ee:	f002 fcb3 	bl	8003f58 <HAL_TIM_ConfigClockSource>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80015f8:	f000 fa24 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015fc:	4823      	ldr	r0, [pc, #140]	; (800168c <MX_TIM2_Init+0x114>)
 80015fe:	f002 f89c 	bl	800373a <HAL_TIM_PWM_Init>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001608:	f000 fa1c 	bl	8001a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800160c:	2300      	movs	r3, #0
 800160e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	4619      	mov	r1, r3
 800161a:	481c      	ldr	r0, [pc, #112]	; (800168c <MX_TIM2_Init+0x114>)
 800161c:	f003 f854 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001626:	f000 fa0d 	bl	8001a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800162a:	2360      	movs	r3, #96	; 0x60
 800162c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001636:	2304      	movs	r3, #4
 8001638:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	2200      	movs	r2, #0
 800163e:	4619      	mov	r1, r3
 8001640:	4812      	ldr	r0, [pc, #72]	; (800168c <MX_TIM2_Init+0x114>)
 8001642:	f002 fbc7 	bl	8003dd4 <HAL_TIM_PWM_ConfigChannel>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800164c:	f000 f9fa 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	2204      	movs	r2, #4
 8001654:	4619      	mov	r1, r3
 8001656:	480d      	ldr	r0, [pc, #52]	; (800168c <MX_TIM2_Init+0x114>)
 8001658:	f002 fbbc 	bl	8003dd4 <HAL_TIM_PWM_ConfigChannel>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001662:	f000 f9ef 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	2208      	movs	r2, #8
 800166a:	4619      	mov	r1, r3
 800166c:	4807      	ldr	r0, [pc, #28]	; (800168c <MX_TIM2_Init+0x114>)
 800166e:	f002 fbb1 	bl	8003dd4 <HAL_TIM_PWM_ConfigChannel>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8001678:	f000 f9e4 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800167c:	4803      	ldr	r0, [pc, #12]	; (800168c <MX_TIM2_Init+0x114>)
 800167e:	f000 fa93 	bl	8001ba8 <HAL_TIM_MspPostInit>

}
 8001682:	bf00      	nop
 8001684:	3738      	adds	r7, #56	; 0x38
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200001f4 	.word	0x200001f4

08001690 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08c      	sub	sp, #48	; 0x30
 8001694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	2224      	movs	r2, #36	; 0x24
 800169c:	2100      	movs	r1, #0
 800169e:	4618      	mov	r0, r3
 80016a0:	f004 fb1f 	bl	8005ce2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016ac:	4b20      	ldr	r3, [pc, #128]	; (8001730 <MX_TIM3_Init+0xa0>)
 80016ae:	4a21      	ldr	r2, [pc, #132]	; (8001734 <MX_TIM3_Init+0xa4>)
 80016b0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80016b2:	4b1f      	ldr	r3, [pc, #124]	; (8001730 <MX_TIM3_Init+0xa0>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016b8:	4b1d      	ldr	r3, [pc, #116]	; (8001730 <MX_TIM3_Init+0xa0>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80016be:	4b1c      	ldr	r3, [pc, #112]	; (8001730 <MX_TIM3_Init+0xa0>)
 80016c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016c4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016c6:	4b1a      	ldr	r3, [pc, #104]	; (8001730 <MX_TIM3_Init+0xa0>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <MX_TIM3_Init+0xa0>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80016d2:	2303      	movs	r3, #3
 80016d4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016da:	2301      	movs	r3, #1
 80016dc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016de:	2300      	movs	r3, #0
 80016e0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016e6:	2300      	movs	r3, #0
 80016e8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016ea:	2301      	movs	r3, #1
 80016ec:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016ee:	2300      	movs	r3, #0
 80016f0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80016f6:	f107 030c 	add.w	r3, r7, #12
 80016fa:	4619      	mov	r1, r3
 80016fc:	480c      	ldr	r0, [pc, #48]	; (8001730 <MX_TIM3_Init+0xa0>)
 80016fe:	f002 f925 	bl	800394c <HAL_TIM_Encoder_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001708:	f000 f99c 	bl	8001a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800170c:	2300      	movs	r3, #0
 800170e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001710:	2300      	movs	r3, #0
 8001712:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	4619      	mov	r1, r3
 8001718:	4805      	ldr	r0, [pc, #20]	; (8001730 <MX_TIM3_Init+0xa0>)
 800171a:	f002 ffd5 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001724:	f000 f98e 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001728:	bf00      	nop
 800172a:	3730      	adds	r7, #48	; 0x30
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	2000023c 	.word	0x2000023c
 8001734:	40000400 	.word	0x40000400

08001738 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b08e      	sub	sp, #56	; 0x38
 800173c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800173e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]
 8001746:	605a      	str	r2, [r3, #4]
 8001748:	609a      	str	r2, [r3, #8]
 800174a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800174c:	f107 0320 	add.w	r3, r7, #32
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]
 8001754:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]
 8001764:	615a      	str	r2, [r3, #20]
 8001766:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001768:	4b37      	ldr	r3, [pc, #220]	; (8001848 <MX_TIM4_Init+0x110>)
 800176a:	4a38      	ldr	r2, [pc, #224]	; (800184c <MX_TIM4_Init+0x114>)
 800176c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10-1;
 800176e:	4b36      	ldr	r3, [pc, #216]	; (8001848 <MX_TIM4_Init+0x110>)
 8001770:	2209      	movs	r2, #9
 8001772:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001774:	4b34      	ldr	r3, [pc, #208]	; (8001848 <MX_TIM4_Init+0x110>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 800177a:	4b33      	ldr	r3, [pc, #204]	; (8001848 <MX_TIM4_Init+0x110>)
 800177c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001780:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001782:	4b31      	ldr	r3, [pc, #196]	; (8001848 <MX_TIM4_Init+0x110>)
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001788:	4b2f      	ldr	r3, [pc, #188]	; (8001848 <MX_TIM4_Init+0x110>)
 800178a:	2200      	movs	r2, #0
 800178c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800178e:	482e      	ldr	r0, [pc, #184]	; (8001848 <MX_TIM4_Init+0x110>)
 8001790:	f001 ff84 	bl	800369c <HAL_TIM_Base_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 800179a:	f000 f953 	bl	8001a44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800179e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80017a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017a8:	4619      	mov	r1, r3
 80017aa:	4827      	ldr	r0, [pc, #156]	; (8001848 <MX_TIM4_Init+0x110>)
 80017ac:	f002 fbd4 	bl	8003f58 <HAL_TIM_ConfigClockSource>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80017b6:	f000 f945 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80017ba:	4823      	ldr	r0, [pc, #140]	; (8001848 <MX_TIM4_Init+0x110>)
 80017bc:	f001 ffbd 	bl	800373a <HAL_TIM_PWM_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80017c6:	f000 f93d 	bl	8001a44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017ca:	2300      	movs	r3, #0
 80017cc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ce:	2300      	movs	r3, #0
 80017d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80017d2:	f107 0320 	add.w	r3, r7, #32
 80017d6:	4619      	mov	r1, r3
 80017d8:	481b      	ldr	r0, [pc, #108]	; (8001848 <MX_TIM4_Init+0x110>)
 80017da:	f002 ff75 	bl	80046c8 <HAL_TIMEx_MasterConfigSynchronization>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d001      	beq.n	80017e8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80017e4:	f000 f92e 	bl	8001a44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017e8:	2360      	movs	r3, #96	; 0x60
 80017ea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80017f4:	2304      	movs	r3, #4
 80017f6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80017f8:	1d3b      	adds	r3, r7, #4
 80017fa:	2200      	movs	r2, #0
 80017fc:	4619      	mov	r1, r3
 80017fe:	4812      	ldr	r0, [pc, #72]	; (8001848 <MX_TIM4_Init+0x110>)
 8001800:	f002 fae8 	bl	8003dd4 <HAL_TIM_PWM_ConfigChannel>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800180a:	f000 f91b 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800180e:	1d3b      	adds	r3, r7, #4
 8001810:	2204      	movs	r2, #4
 8001812:	4619      	mov	r1, r3
 8001814:	480c      	ldr	r0, [pc, #48]	; (8001848 <MX_TIM4_Init+0x110>)
 8001816:	f002 fadd 	bl	8003dd4 <HAL_TIM_PWM_ConfigChannel>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001820:	f000 f910 	bl	8001a44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001824:	1d3b      	adds	r3, r7, #4
 8001826:	2208      	movs	r2, #8
 8001828:	4619      	mov	r1, r3
 800182a:	4807      	ldr	r0, [pc, #28]	; (8001848 <MX_TIM4_Init+0x110>)
 800182c:	f002 fad2 	bl	8003dd4 <HAL_TIM_PWM_ConfigChannel>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 8001836:	f000 f905 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800183a:	4803      	ldr	r0, [pc, #12]	; (8001848 <MX_TIM4_Init+0x110>)
 800183c:	f000 f9b4 	bl	8001ba8 <HAL_TIM_MspPostInit>

}
 8001840:	bf00      	nop
 8001842:	3738      	adds	r7, #56	; 0x38
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000284 	.word	0x20000284
 800184c:	40000800 	.word	0x40000800

08001850 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001854:	4b11      	ldr	r3, [pc, #68]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001856:	4a12      	ldr	r2, [pc, #72]	; (80018a0 <MX_USART2_UART_Init+0x50>)
 8001858:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800185a:	4b10      	ldr	r3, [pc, #64]	; (800189c <MX_USART2_UART_Init+0x4c>)
 800185c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001860:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001862:	4b0e      	ldr	r3, [pc, #56]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001868:	4b0c      	ldr	r3, [pc, #48]	; (800189c <MX_USART2_UART_Init+0x4c>)
 800186a:	2200      	movs	r2, #0
 800186c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800186e:	4b0b      	ldr	r3, [pc, #44]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001870:	2200      	movs	r2, #0
 8001872:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001874:	4b09      	ldr	r3, [pc, #36]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001876:	220c      	movs	r2, #12
 8001878:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800187a:	4b08      	ldr	r3, [pc, #32]	; (800189c <MX_USART2_UART_Init+0x4c>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001880:	4b06      	ldr	r3, [pc, #24]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001886:	4805      	ldr	r0, [pc, #20]	; (800189c <MX_USART2_UART_Init+0x4c>)
 8001888:	f002 ff9c 	bl	80047c4 <HAL_UART_Init>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001892:	f000 f8d7 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	200002cc 	.word	0x200002cc
 80018a0:	40004400 	.word	0x40004400

080018a4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018aa:	4a12      	ldr	r2, [pc, #72]	; (80018f4 <MX_USART6_UART_Init+0x50>)
 80018ac:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 100000;
 80018ae:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018b0:	4a11      	ldr	r2, [pc, #68]	; (80018f8 <MX_USART6_UART_Init+0x54>)
 80018b2:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80018b4:	4b0e      	ldr	r3, [pc, #56]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_2;
 80018ba:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018c0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_EVEN;
 80018c2:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018c8:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_RX;
 80018ca:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018cc:	2204      	movs	r2, #4
 80018ce:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018d0:	4b07      	ldr	r3, [pc, #28]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018d8:	2200      	movs	r2, #0
 80018da:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018dc:	4804      	ldr	r0, [pc, #16]	; (80018f0 <MX_USART6_UART_Init+0x4c>)
 80018de:	f002 ff71 	bl	80047c4 <HAL_UART_Init>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d001      	beq.n	80018ec <MX_USART6_UART_Init+0x48>
  {
    Error_Handler();
 80018e8:	f000 f8ac 	bl	8001a44 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000314 	.word	0x20000314
 80018f4:	40011400 	.word	0x40011400
 80018f8:	000186a0 	.word	0x000186a0

080018fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <MX_DMA_Init+0x3c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <MX_DMA_Init+0x3c>)
 800190c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <MX_DMA_Init+0x3c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	2039      	movs	r0, #57	; 0x39
 8001924:	f000 fce1 	bl	80022ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001928:	2039      	movs	r0, #57	; 0x39
 800192a:	f000 fcfa 	bl	8002322 <HAL_NVIC_EnableIRQ>

}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800

0800193c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	; 0x28
 8001940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
 8001950:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	4b38      	ldr	r3, [pc, #224]	; (8001a38 <MX_GPIO_Init+0xfc>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a37      	ldr	r2, [pc, #220]	; (8001a38 <MX_GPIO_Init+0xfc>)
 800195c:	f043 0304 	orr.w	r3, r3, #4
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b35      	ldr	r3, [pc, #212]	; (8001a38 <MX_GPIO_Init+0xfc>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0304 	and.w	r3, r3, #4
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b31      	ldr	r3, [pc, #196]	; (8001a38 <MX_GPIO_Init+0xfc>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a30      	ldr	r2, [pc, #192]	; (8001a38 <MX_GPIO_Init+0xfc>)
 8001978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b2e      	ldr	r3, [pc, #184]	; (8001a38 <MX_GPIO_Init+0xfc>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <MX_GPIO_Init+0xfc>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a29      	ldr	r2, [pc, #164]	; (8001a38 <MX_GPIO_Init+0xfc>)
 8001994:	f043 0301 	orr.w	r3, r3, #1
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b27      	ldr	r3, [pc, #156]	; (8001a38 <MX_GPIO_Init+0xfc>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	4b23      	ldr	r3, [pc, #140]	; (8001a38 <MX_GPIO_Init+0xfc>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a22      	ldr	r2, [pc, #136]	; (8001a38 <MX_GPIO_Init+0xfc>)
 80019b0:	f043 0302 	orr.w	r3, r3, #2
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b20      	ldr	r3, [pc, #128]	; (8001a38 <MX_GPIO_Init+0xfc>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2120      	movs	r1, #32
 80019c6:	481d      	ldr	r0, [pc, #116]	; (8001a3c <MX_GPIO_Init+0x100>)
 80019c8:	f001 f9b4 	bl	8002d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, U_Lo_Pin|V_Lo_Pin|W_Lo_Pin, GPIO_PIN_RESET);
 80019cc:	2200      	movs	r2, #0
 80019ce:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 80019d2:	481b      	ldr	r0, [pc, #108]	; (8001a40 <MX_GPIO_Init+0x104>)
 80019d4:	f001 f9ae 	bl	8002d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019de:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80019e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	4619      	mov	r1, r3
 80019ee:	4814      	ldr	r0, [pc, #80]	; (8001a40 <MX_GPIO_Init+0x104>)
 80019f0:	f001 f81e 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80019f4:	2320      	movs	r3, #32
 80019f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f8:	2301      	movs	r3, #1
 80019fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a00:	2300      	movs	r3, #0
 8001a02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	4619      	mov	r1, r3
 8001a0a:	480c      	ldr	r0, [pc, #48]	; (8001a3c <MX_GPIO_Init+0x100>)
 8001a0c:	f001 f810 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : U_Lo_Pin V_Lo_Pin W_Lo_Pin */
  GPIO_InitStruct.Pin = U_Lo_Pin|V_Lo_Pin|W_Lo_Pin;
 8001a10:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001a14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a16:	2301      	movs	r3, #1
 8001a18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a22:	f107 0314 	add.w	r3, r7, #20
 8001a26:	4619      	mov	r1, r3
 8001a28:	4805      	ldr	r0, [pc, #20]	; (8001a40 <MX_GPIO_Init+0x104>)
 8001a2a:	f001 f801 	bl	8002a30 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a2e:	bf00      	nop
 8001a30:	3728      	adds	r7, #40	; 0x28
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40020000 	.word	0x40020000
 8001a40:	40020800 	.word	0x40020800

08001a44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a48:	b672      	cpsid	i
}
 8001a4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a4c:	e7fe      	b.n	8001a4c <Error_Handler+0x8>
	...

08001a50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	607b      	str	r3, [r7, #4]
 8001a5a:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <HAL_MspInit+0x4c>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	4a0f      	ldr	r2, [pc, #60]	; (8001a9c <HAL_MspInit+0x4c>)
 8001a60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a64:	6453      	str	r3, [r2, #68]	; 0x44
 8001a66:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <HAL_MspInit+0x4c>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a6e:	607b      	str	r3, [r7, #4]
 8001a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	603b      	str	r3, [r7, #0]
 8001a76:	4b09      	ldr	r3, [pc, #36]	; (8001a9c <HAL_MspInit+0x4c>)
 8001a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7a:	4a08      	ldr	r2, [pc, #32]	; (8001a9c <HAL_MspInit+0x4c>)
 8001a7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a80:	6413      	str	r3, [r2, #64]	; 0x40
 8001a82:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <HAL_MspInit+0x4c>)
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8a:	603b      	str	r3, [r7, #0]
 8001a8c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a8e:	2007      	movs	r0, #7
 8001a90:	f000 fc20 	bl	80022d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40023800 	.word	0x40023800

08001aa0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ab0:	d10e      	bne.n	8001ad0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	4b12      	ldr	r3, [pc, #72]	; (8001b00 <HAL_TIM_Base_MspInit+0x60>)
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	4a11      	ldr	r2, [pc, #68]	; (8001b00 <HAL_TIM_Base_MspInit+0x60>)
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac2:	4b0f      	ldr	r3, [pc, #60]	; (8001b00 <HAL_TIM_Base_MspInit+0x60>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001ace:	e012      	b.n	8001af6 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a0b      	ldr	r2, [pc, #44]	; (8001b04 <HAL_TIM_Base_MspInit+0x64>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d10d      	bne.n	8001af6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
 8001ade:	4b08      	ldr	r3, [pc, #32]	; (8001b00 <HAL_TIM_Base_MspInit+0x60>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	4a07      	ldr	r2, [pc, #28]	; (8001b00 <HAL_TIM_Base_MspInit+0x60>)
 8001ae4:	f043 0304 	orr.w	r3, r3, #4
 8001ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aea:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <HAL_TIM_Base_MspInit+0x60>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f003 0304 	and.w	r3, r3, #4
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	68bb      	ldr	r3, [r7, #8]
}
 8001af6:	bf00      	nop
 8001af8:	3714      	adds	r7, #20
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bc80      	pop	{r7}
 8001afe:	4770      	bx	lr
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40000800 	.word	0x40000800

08001b08 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	; 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a1d      	ldr	r2, [pc, #116]	; (8001b9c <HAL_TIM_Encoder_MspInit+0x94>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d133      	bne.n	8001b92 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	4a1b      	ldr	r2, [pc, #108]	; (8001ba0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001b34:	f043 0302 	orr.w	r3, r3, #2
 8001b38:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3a:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b15      	ldr	r3, [pc, #84]	; (8001ba0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4e:	4a14      	ldr	r2, [pc, #80]	; (8001ba0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6313      	str	r3, [r2, #48]	; 0x30
 8001b56:	4b12      	ldr	r3, [pc, #72]	; (8001ba0 <HAL_TIM_Encoder_MspInit+0x98>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b62:	23c0      	movs	r3, #192	; 0xc0
 8001b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b72:	2302      	movs	r3, #2
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4809      	ldr	r0, [pc, #36]	; (8001ba4 <HAL_TIM_Encoder_MspInit+0x9c>)
 8001b7e:	f000 ff57 	bl	8002a30 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	201d      	movs	r0, #29
 8001b88:	f000 fbaf 	bl	80022ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b8c:	201d      	movs	r0, #29
 8001b8e:	f000 fbc8 	bl	8002322 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b92:	bf00      	nop
 8001b94:	3728      	adds	r7, #40	; 0x28
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40000400 	.word	0x40000400
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40020000 	.word	0x40020000

08001ba8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08a      	sub	sp, #40	; 0x28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bc8:	d13d      	bne.n	8001c46 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	4b32      	ldr	r3, [pc, #200]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	4a31      	ldr	r2, [pc, #196]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bda:	4b2f      	ldr	r3, [pc, #188]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	4b2b      	ldr	r3, [pc, #172]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bee:	4a2a      	ldr	r2, [pc, #168]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001bf0:	f043 0302 	orr.w	r3, r3, #2
 8001bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf6:	4b28      	ldr	r3, [pc, #160]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c02:	2303      	movs	r3, #3
 8001c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c06:	2302      	movs	r3, #2
 8001c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c12:	2301      	movs	r3, #1
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	481f      	ldr	r0, [pc, #124]	; (8001c9c <HAL_TIM_MspPostInit+0xf4>)
 8001c1e:	f000 ff07 	bl	8002a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c28:	2302      	movs	r3, #2
 8001c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	2300      	movs	r3, #0
 8001c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c34:	2301      	movs	r3, #1
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4818      	ldr	r0, [pc, #96]	; (8001ca0 <HAL_TIM_MspPostInit+0xf8>)
 8001c40:	f000 fef6 	bl	8002a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001c44:	e023      	b.n	8001c8e <HAL_TIM_MspPostInit+0xe6>
  else if(htim->Instance==TIM4)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a16      	ldr	r2, [pc, #88]	; (8001ca4 <HAL_TIM_MspPostInit+0xfc>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d11e      	bne.n	8001c8e <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c50:	2300      	movs	r3, #0
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	4b10      	ldr	r3, [pc, #64]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c58:	4a0f      	ldr	r2, [pc, #60]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001c5a:	f043 0302 	orr.w	r3, r3, #2
 8001c5e:	6313      	str	r3, [r2, #48]	; 0x30
 8001c60:	4b0d      	ldr	r3, [pc, #52]	; (8001c98 <HAL_TIM_MspPostInit+0xf0>)
 8001c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	60bb      	str	r3, [r7, #8]
 8001c6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8001c6c:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c72:	2302      	movs	r3, #2
 8001c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c7e:	2302      	movs	r3, #2
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c82:	f107 0314 	add.w	r3, r7, #20
 8001c86:	4619      	mov	r1, r3
 8001c88:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <HAL_TIM_MspPostInit+0xf8>)
 8001c8a:	f000 fed1 	bl	8002a30 <HAL_GPIO_Init>
}
 8001c8e:	bf00      	nop
 8001c90:	3728      	adds	r7, #40	; 0x28
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40020000 	.word	0x40020000
 8001ca0:	40020400 	.word	0x40020400
 8001ca4:	40000800 	.word	0x40000800

08001ca8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08c      	sub	sp, #48	; 0x30
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb0:	f107 031c 	add.w	r3, r7, #28
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
 8001cb8:	605a      	str	r2, [r3, #4]
 8001cba:	609a      	str	r2, [r3, #8]
 8001cbc:	60da      	str	r2, [r3, #12]
 8001cbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a49      	ldr	r2, [pc, #292]	; (8001dec <HAL_UART_MspInit+0x144>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d12c      	bne.n	8001d24 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61bb      	str	r3, [r7, #24]
 8001cce:	4b48      	ldr	r3, [pc, #288]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd2:	4a47      	ldr	r2, [pc, #284]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001cd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cda:	4b45      	ldr	r3, [pc, #276]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce2:	61bb      	str	r3, [r7, #24]
 8001ce4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	4b41      	ldr	r3, [pc, #260]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	4a40      	ldr	r2, [pc, #256]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf6:	4b3e      	ldr	r3, [pc, #248]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d02:	230c      	movs	r3, #12
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d12:	2307      	movs	r3, #7
 8001d14:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d16:	f107 031c 	add.w	r3, r7, #28
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4835      	ldr	r0, [pc, #212]	; (8001df4 <HAL_UART_MspInit+0x14c>)
 8001d1e:	f000 fe87 	bl	8002a30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001d22:	e05f      	b.n	8001de4 <HAL_UART_MspInit+0x13c>
  else if(huart->Instance==USART6)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a33      	ldr	r2, [pc, #204]	; (8001df8 <HAL_UART_MspInit+0x150>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d15a      	bne.n	8001de4 <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	613b      	str	r3, [r7, #16]
 8001d32:	4b2f      	ldr	r3, [pc, #188]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d36:	4a2e      	ldr	r2, [pc, #184]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001d38:	f043 0320 	orr.w	r3, r3, #32
 8001d3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d3e:	4b2c      	ldr	r3, [pc, #176]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001d40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d42:	f003 0320 	and.w	r3, r3, #32
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	4b28      	ldr	r3, [pc, #160]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	4a27      	ldr	r2, [pc, #156]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001d54:	f043 0304 	orr.w	r3, r3, #4
 8001d58:	6313      	str	r3, [r2, #48]	; 0x30
 8001d5a:	4b25      	ldr	r3, [pc, #148]	; (8001df0 <HAL_UART_MspInit+0x148>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	f003 0304 	and.w	r3, r3, #4
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d66:	23c0      	movs	r3, #192	; 0xc0
 8001d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d72:	2303      	movs	r3, #3
 8001d74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001d76:	2308      	movs	r3, #8
 8001d78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7a:	f107 031c 	add.w	r3, r7, #28
 8001d7e:	4619      	mov	r1, r3
 8001d80:	481e      	ldr	r0, [pc, #120]	; (8001dfc <HAL_UART_MspInit+0x154>)
 8001d82:	f000 fe55 	bl	8002a30 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001d86:	4b1e      	ldr	r3, [pc, #120]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001d88:	4a1e      	ldr	r2, [pc, #120]	; (8001e04 <HAL_UART_MspInit+0x15c>)
 8001d8a:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001d8c:	4b1c      	ldr	r3, [pc, #112]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001d8e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001d92:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d94:	4b1a      	ldr	r3, [pc, #104]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d9a:	4b19      	ldr	r3, [pc, #100]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001da0:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001da2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001da6:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001da8:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dae:	4b14      	ldr	r3, [pc, #80]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8001db4:	4b12      	ldr	r3, [pc, #72]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001db6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001dba:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001dbc:	4b10      	ldr	r3, [pc, #64]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001dc2:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001dc8:	480d      	ldr	r0, [pc, #52]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001dca:	f000 fac5 	bl	8002358 <HAL_DMA_Init>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <HAL_UART_MspInit+0x130>
      Error_Handler();
 8001dd4:	f7ff fe36 	bl	8001a44 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a09      	ldr	r2, [pc, #36]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001ddc:	63da      	str	r2, [r3, #60]	; 0x3c
 8001dde:	4a08      	ldr	r2, [pc, #32]	; (8001e00 <HAL_UART_MspInit+0x158>)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001de4:	bf00      	nop
 8001de6:	3730      	adds	r7, #48	; 0x30
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40004400 	.word	0x40004400
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40020000 	.word	0x40020000
 8001df8:	40011400 	.word	0x40011400
 8001dfc:	40020800 	.word	0x40020800
 8001e00:	2000035c 	.word	0x2000035c
 8001e04:	40026428 	.word	0x40026428

08001e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e0c:	e7fe      	b.n	8001e0c <NMI_Handler+0x4>

08001e0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e12:	e7fe      	b.n	8001e12 <HardFault_Handler+0x4>

08001e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <MemManage_Handler+0x4>

08001e1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e1e:	e7fe      	b.n	8001e1e <BusFault_Handler+0x4>

08001e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <UsageFault_Handler+0x4>

08001e26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e2a:	bf00      	nop
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc80      	pop	{r7}
 8001e30:	4770      	bx	lr

08001e32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr

08001e3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr

08001e4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e4e:	f000 f959 	bl	8002104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
	...

08001e58 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e5c:	4802      	ldr	r0, [pc, #8]	; (8001e68 <TIM3_IRQHandler+0x10>)
 8001e5e:	f001 fec9 	bl	8003bf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	2000023c 	.word	0x2000023c

08001e6c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001e70:	4802      	ldr	r0, [pc, #8]	; (8001e7c <DMA2_Stream1_IRQHandler+0x10>)
 8001e72:	f000 fb77 	bl	8002564 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	2000035c 	.word	0x2000035c

08001e80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  return 1;
 8001e84:	2301      	movs	r3, #1
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr

08001e8e <_kill>:

int _kill(int pid, int sig)
{
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
 8001e96:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e98:	f003 ff76 	bl	8005d88 <__errno>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2216      	movs	r2, #22
 8001ea0:	601a      	str	r2, [r3, #0]
  return -1;
 8001ea2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <_exit>:

void _exit (int status)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b082      	sub	sp, #8
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001eb6:	f04f 31ff 	mov.w	r1, #4294967295
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff ffe7 	bl	8001e8e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ec0:	e7fe      	b.n	8001ec0 <_exit+0x12>

08001ec2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	e00a      	b.n	8001eea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ed4:	f3af 8000 	nop.w
 8001ed8:	4601      	mov	r1, r0
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	60ba      	str	r2, [r7, #8]
 8001ee0:	b2ca      	uxtb	r2, r1
 8001ee2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	697a      	ldr	r2, [r7, #20]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	dbf0      	blt.n	8001ed4 <_read+0x12>
  }

  return len;
 8001ef2:	687b      	ldr	r3, [r7, #4]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f08:	2300      	movs	r3, #0
 8001f0a:	617b      	str	r3, [r7, #20]
 8001f0c:	e009      	b.n	8001f22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	1c5a      	adds	r2, r3, #1
 8001f12:	60ba      	str	r2, [r7, #8]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	dbf1      	blt.n	8001f0e <_write+0x12>
  }
  return len;
 8001f2a:	687b      	ldr	r3, [r7, #4]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3718      	adds	r7, #24
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <_close>:

int _close(int file)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr

08001f4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f5a:	605a      	str	r2, [r3, #4]
  return 0;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <_isatty>:

int _isatty(int file)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f70:	2301      	movs	r3, #1
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr

08001f7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3714      	adds	r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bc80      	pop	{r7}
 8001f92:	4770      	bx	lr

08001f94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f9c:	4a14      	ldr	r2, [pc, #80]	; (8001ff0 <_sbrk+0x5c>)
 8001f9e:	4b15      	ldr	r3, [pc, #84]	; (8001ff4 <_sbrk+0x60>)
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fa8:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <_sbrk+0x64>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d102      	bne.n	8001fb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fb0:	4b11      	ldr	r3, [pc, #68]	; (8001ff8 <_sbrk+0x64>)
 8001fb2:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <_sbrk+0x68>)
 8001fb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fb6:	4b10      	ldr	r3, [pc, #64]	; (8001ff8 <_sbrk+0x64>)
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	693a      	ldr	r2, [r7, #16]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d207      	bcs.n	8001fd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fc4:	f003 fee0 	bl	8005d88 <__errno>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	220c      	movs	r2, #12
 8001fcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fce:	f04f 33ff 	mov.w	r3, #4294967295
 8001fd2:	e009      	b.n	8001fe8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fd4:	4b08      	ldr	r3, [pc, #32]	; (8001ff8 <_sbrk+0x64>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fda:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <_sbrk+0x64>)
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	4a05      	ldr	r2, [pc, #20]	; (8001ff8 <_sbrk+0x64>)
 8001fe4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fe6:	68fb      	ldr	r3, [r7, #12]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3718      	adds	r7, #24
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20020000 	.word	0x20020000
 8001ff4:	00000400 	.word	0x00000400
 8001ff8:	20000418 	.word	0x20000418
 8001ffc:	20000570 	.word	0x20000570

08002000 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800200c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002044 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002010:	f7ff fff6 	bl	8002000 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002014:	480c      	ldr	r0, [pc, #48]	; (8002048 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002016:	490d      	ldr	r1, [pc, #52]	; (800204c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002018:	4a0d      	ldr	r2, [pc, #52]	; (8002050 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800201a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800201c:	e002      	b.n	8002024 <LoopCopyDataInit>

0800201e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800201e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002022:	3304      	adds	r3, #4

08002024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002028:	d3f9      	bcc.n	800201e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800202a:	4a0a      	ldr	r2, [pc, #40]	; (8002054 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800202c:	4c0a      	ldr	r4, [pc, #40]	; (8002058 <LoopFillZerobss+0x22>)
  movs r3, #0
 800202e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002030:	e001      	b.n	8002036 <LoopFillZerobss>

08002032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002034:	3204      	adds	r2, #4

08002036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002038:	d3fb      	bcc.n	8002032 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800203a:	f003 feab 	bl	8005d94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800203e:	f7ff f8ad 	bl	800119c <main>
  bx  lr    
 8002042:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002044:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800204c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002050:	08007efc 	.word	0x08007efc
  ldr r2, =_sbss
 8002054:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002058:	2000056c 	.word	0x2000056c

0800205c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800205c:	e7fe      	b.n	800205c <ADC_IRQHandler>
	...

08002060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002064:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <HAL_Init+0x40>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a0d      	ldr	r2, [pc, #52]	; (80020a0 <HAL_Init+0x40>)
 800206a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800206e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002070:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <HAL_Init+0x40>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a0a      	ldr	r2, [pc, #40]	; (80020a0 <HAL_Init+0x40>)
 8002076:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800207a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800207c:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <HAL_Init+0x40>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a07      	ldr	r2, [pc, #28]	; (80020a0 <HAL_Init+0x40>)
 8002082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002086:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002088:	2003      	movs	r0, #3
 800208a:	f000 f923 	bl	80022d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208e:	2000      	movs	r0, #0
 8002090:	f000 f808 	bl	80020a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002094:	f7ff fcdc 	bl	8001a50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40023c00 	.word	0x40023c00

080020a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_InitTick+0x54>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4b12      	ldr	r3, [pc, #72]	; (80020fc <HAL_InitTick+0x58>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	4619      	mov	r1, r3
 80020b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80020be:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 f93b 	bl	800233e <HAL_SYSTICK_Config>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e00e      	b.n	80020f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b0f      	cmp	r3, #15
 80020d6:	d80a      	bhi.n	80020ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d8:	2200      	movs	r2, #0
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	f04f 30ff 	mov.w	r0, #4294967295
 80020e0:	f000 f903 	bl	80022ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e4:	4a06      	ldr	r2, [pc, #24]	; (8002100 <HAL_InitTick+0x5c>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e000      	b.n	80020f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000004 	.word	0x20000004
 80020fc:	2000000c 	.word	0x2000000c
 8002100:	20000008 	.word	0x20000008

08002104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002108:	4b05      	ldr	r3, [pc, #20]	; (8002120 <HAL_IncTick+0x1c>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	4b05      	ldr	r3, [pc, #20]	; (8002124 <HAL_IncTick+0x20>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4413      	add	r3, r2
 8002114:	4a03      	ldr	r2, [pc, #12]	; (8002124 <HAL_IncTick+0x20>)
 8002116:	6013      	str	r3, [r2, #0]
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	2000000c 	.word	0x2000000c
 8002124:	2000041c 	.word	0x2000041c

08002128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  return uwTick;
 800212c:	4b02      	ldr	r3, [pc, #8]	; (8002138 <HAL_GetTick+0x10>)
 800212e:	681b      	ldr	r3, [r3, #0]
}
 8002130:	4618      	mov	r0, r3
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr
 8002138:	2000041c 	.word	0x2000041c

0800213c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f003 0307 	and.w	r3, r3, #7
 800214a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800214c:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <__NVIC_SetPriorityGrouping+0x44>)
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002158:	4013      	ands	r3, r2
 800215a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002164:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002168:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800216c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800216e:	4a04      	ldr	r2, [pc, #16]	; (8002180 <__NVIC_SetPriorityGrouping+0x44>)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	60d3      	str	r3, [r2, #12]
}
 8002174:	bf00      	nop
 8002176:	3714      	adds	r7, #20
 8002178:	46bd      	mov	sp, r7
 800217a:	bc80      	pop	{r7}
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	e000ed00 	.word	0xe000ed00

08002184 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002188:	4b04      	ldr	r3, [pc, #16]	; (800219c <__NVIC_GetPriorityGrouping+0x18>)
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	0a1b      	lsrs	r3, r3, #8
 800218e:	f003 0307 	and.w	r3, r3, #7
}
 8002192:	4618      	mov	r0, r3
 8002194:	46bd      	mov	sp, r7
 8002196:	bc80      	pop	{r7}
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	db0b      	blt.n	80021ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021b2:	79fb      	ldrb	r3, [r7, #7]
 80021b4:	f003 021f 	and.w	r2, r3, #31
 80021b8:	4906      	ldr	r1, [pc, #24]	; (80021d4 <__NVIC_EnableIRQ+0x34>)
 80021ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021be:	095b      	lsrs	r3, r3, #5
 80021c0:	2001      	movs	r0, #1
 80021c2:	fa00 f202 	lsl.w	r2, r0, r2
 80021c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr
 80021d4:	e000e100 	.word	0xe000e100

080021d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	6039      	str	r1, [r7, #0]
 80021e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	db0a      	blt.n	8002202 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	490c      	ldr	r1, [pc, #48]	; (8002224 <__NVIC_SetPriority+0x4c>)
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	0112      	lsls	r2, r2, #4
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	440b      	add	r3, r1
 80021fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002200:	e00a      	b.n	8002218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4908      	ldr	r1, [pc, #32]	; (8002228 <__NVIC_SetPriority+0x50>)
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	3b04      	subs	r3, #4
 8002210:	0112      	lsls	r2, r2, #4
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	440b      	add	r3, r1
 8002216:	761a      	strb	r2, [r3, #24]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	e000e100 	.word	0xe000e100
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800222c:	b480      	push	{r7}
 800222e:	b089      	sub	sp, #36	; 0x24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	f1c3 0307 	rsb	r3, r3, #7
 8002246:	2b04      	cmp	r3, #4
 8002248:	bf28      	it	cs
 800224a:	2304      	movcs	r3, #4
 800224c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	3304      	adds	r3, #4
 8002252:	2b06      	cmp	r3, #6
 8002254:	d902      	bls.n	800225c <NVIC_EncodePriority+0x30>
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	3b03      	subs	r3, #3
 800225a:	e000      	b.n	800225e <NVIC_EncodePriority+0x32>
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002260:	f04f 32ff 	mov.w	r2, #4294967295
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43da      	mvns	r2, r3
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	401a      	ands	r2, r3
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002274:	f04f 31ff 	mov.w	r1, #4294967295
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	fa01 f303 	lsl.w	r3, r1, r3
 800227e:	43d9      	mvns	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002284:	4313      	orrs	r3, r2
         );
}
 8002286:	4618      	mov	r0, r3
 8002288:	3724      	adds	r7, #36	; 0x24
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	3b01      	subs	r3, #1
 800229c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022a0:	d301      	bcc.n	80022a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022a2:	2301      	movs	r3, #1
 80022a4:	e00f      	b.n	80022c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022a6:	4a0a      	ldr	r2, [pc, #40]	; (80022d0 <SysTick_Config+0x40>)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ae:	210f      	movs	r1, #15
 80022b0:	f04f 30ff 	mov.w	r0, #4294967295
 80022b4:	f7ff ff90 	bl	80021d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022b8:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <SysTick_Config+0x40>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022be:	4b04      	ldr	r3, [pc, #16]	; (80022d0 <SysTick_Config+0x40>)
 80022c0:	2207      	movs	r2, #7
 80022c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	e000e010 	.word	0xe000e010

080022d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f7ff ff2d 	bl	800213c <__NVIC_SetPriorityGrouping>
}
 80022e2:	bf00      	nop
 80022e4:	3708      	adds	r7, #8
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b086      	sub	sp, #24
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	4603      	mov	r3, r0
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
 80022f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022fc:	f7ff ff42 	bl	8002184 <__NVIC_GetPriorityGrouping>
 8002300:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	68b9      	ldr	r1, [r7, #8]
 8002306:	6978      	ldr	r0, [r7, #20]
 8002308:	f7ff ff90 	bl	800222c <NVIC_EncodePriority>
 800230c:	4602      	mov	r2, r0
 800230e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002312:	4611      	mov	r1, r2
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff ff5f 	bl	80021d8 <__NVIC_SetPriority>
}
 800231a:	bf00      	nop
 800231c:	3718      	adds	r7, #24
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002322:	b580      	push	{r7, lr}
 8002324:	b082      	sub	sp, #8
 8002326:	af00      	add	r7, sp, #0
 8002328:	4603      	mov	r3, r0
 800232a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800232c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff ff35 	bl	80021a0 <__NVIC_EnableIRQ>
}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff ffa2 	bl	8002290 <SysTick_Config>
 800234c:	4603      	mov	r3, r0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
	...

08002358 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002364:	f7ff fee0 	bl	8002128 <HAL_GetTick>
 8002368:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d101      	bne.n	8002374 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e099      	b.n	80024a8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2202      	movs	r2, #2
 8002378:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 0201 	bic.w	r2, r2, #1
 8002392:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002394:	e00f      	b.n	80023b6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002396:	f7ff fec7 	bl	8002128 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	693b      	ldr	r3, [r7, #16]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b05      	cmp	r3, #5
 80023a2:	d908      	bls.n	80023b6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2220      	movs	r2, #32
 80023a8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2203      	movs	r2, #3
 80023ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e078      	b.n	80024a8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1e8      	bne.n	8002396 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023cc:	697a      	ldr	r2, [r7, #20]
 80023ce:	4b38      	ldr	r3, [pc, #224]	; (80024b0 <HAL_DMA_Init+0x158>)
 80023d0:	4013      	ands	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
 80023e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	699b      	ldr	r3, [r3, #24]
 80023f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002402:	697a      	ldr	r2, [r7, #20]
 8002404:	4313      	orrs	r3, r2
 8002406:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240c:	2b04      	cmp	r3, #4
 800240e:	d107      	bne.n	8002420 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002418:	4313      	orrs	r3, r2
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	4313      	orrs	r3, r2
 800241e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	f023 0307 	bic.w	r3, r3, #7
 8002436:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243c:	697a      	ldr	r2, [r7, #20]
 800243e:	4313      	orrs	r3, r2
 8002440:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002446:	2b04      	cmp	r3, #4
 8002448:	d117      	bne.n	800247a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800244e:	697a      	ldr	r2, [r7, #20]
 8002450:	4313      	orrs	r3, r2
 8002452:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002458:	2b00      	cmp	r3, #0
 800245a:	d00e      	beq.n	800247a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 fa6d 	bl	800293c <DMA_CheckFifoParam>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d008      	beq.n	800247a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2240      	movs	r2, #64	; 0x40
 800246c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2201      	movs	r2, #1
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002476:	2301      	movs	r3, #1
 8002478:	e016      	b.n	80024a8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	697a      	ldr	r2, [r7, #20]
 8002480:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 fa26 	bl	80028d4 <DMA_CalcBaseAndBitshift>
 8002488:	4603      	mov	r3, r0
 800248a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002490:	223f      	movs	r2, #63	; 0x3f
 8002492:	409a      	lsls	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	f010803f 	.word	0xf010803f

080024b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b086      	sub	sp, #24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
 80024c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024c2:	2300      	movs	r3, #0
 80024c4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80024d2:	2b01      	cmp	r3, #1
 80024d4:	d101      	bne.n	80024da <HAL_DMA_Start_IT+0x26>
 80024d6:	2302      	movs	r3, #2
 80024d8:	e040      	b.n	800255c <HAL_DMA_Start_IT+0xa8>
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	2201      	movs	r2, #1
 80024de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d12f      	bne.n	800254e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2202      	movs	r2, #2
 80024f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2200      	movs	r2, #0
 80024fa:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	68b9      	ldr	r1, [r7, #8]
 8002502:	68f8      	ldr	r0, [r7, #12]
 8002504:	f000 f9b8 	bl	8002878 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800250c:	223f      	movs	r2, #63	; 0x3f
 800250e:	409a      	lsls	r2, r3
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f042 0216 	orr.w	r2, r2, #22
 8002522:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002528:	2b00      	cmp	r3, #0
 800252a:	d007      	beq.n	800253c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 0208 	orr.w	r2, r2, #8
 800253a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f042 0201 	orr.w	r2, r2, #1
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	e005      	b.n	800255a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002556:	2302      	movs	r3, #2
 8002558:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800255a:	7dfb      	ldrb	r3, [r7, #23]
}
 800255c:	4618      	mov	r0, r3
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800256c:	2300      	movs	r3, #0
 800256e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002570:	4b8e      	ldr	r3, [pc, #568]	; (80027ac <HAL_DMA_IRQHandler+0x248>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a8e      	ldr	r2, [pc, #568]	; (80027b0 <HAL_DMA_IRQHandler+0x24c>)
 8002576:	fba2 2303 	umull	r2, r3, r2, r3
 800257a:	0a9b      	lsrs	r3, r3, #10
 800257c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002582:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800258e:	2208      	movs	r2, #8
 8002590:	409a      	lsls	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4013      	ands	r3, r2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d01a      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0304 	and.w	r3, r3, #4
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d013      	beq.n	80025d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 0204 	bic.w	r2, r2, #4
 80025b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025bc:	2208      	movs	r2, #8
 80025be:	409a      	lsls	r2, r3
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c8:	f043 0201 	orr.w	r2, r3, #1
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d4:	2201      	movs	r2, #1
 80025d6:	409a      	lsls	r2, r3
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4013      	ands	r3, r2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d012      	beq.n	8002606 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d00b      	beq.n	8002606 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025f2:	2201      	movs	r2, #1
 80025f4:	409a      	lsls	r2, r3
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025fe:	f043 0202 	orr.w	r2, r3, #2
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800260a:	2204      	movs	r2, #4
 800260c:	409a      	lsls	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	4013      	ands	r3, r2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d012      	beq.n	800263c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0302 	and.w	r3, r3, #2
 8002620:	2b00      	cmp	r3, #0
 8002622:	d00b      	beq.n	800263c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002628:	2204      	movs	r2, #4
 800262a:	409a      	lsls	r2, r3
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002634:	f043 0204 	orr.w	r2, r3, #4
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002640:	2210      	movs	r2, #16
 8002642:	409a      	lsls	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	4013      	ands	r3, r2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d043      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f003 0308 	and.w	r3, r3, #8
 8002656:	2b00      	cmp	r3, #0
 8002658:	d03c      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800265e:	2210      	movs	r2, #16
 8002660:	409a      	lsls	r2, r3
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d018      	beq.n	80026a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d108      	bne.n	8002694 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	2b00      	cmp	r3, #0
 8002688:	d024      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	6878      	ldr	r0, [r7, #4]
 8002690:	4798      	blx	r3
 8002692:	e01f      	b.n	80026d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002698:	2b00      	cmp	r3, #0
 800269a:	d01b      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	4798      	blx	r3
 80026a4:	e016      	b.n	80026d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d107      	bne.n	80026c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 0208 	bic.w	r2, r2, #8
 80026c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d003      	beq.n	80026d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d8:	2220      	movs	r2, #32
 80026da:	409a      	lsls	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4013      	ands	r3, r2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 808f 	beq.w	8002804 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0310 	and.w	r3, r3, #16
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	f000 8087 	beq.w	8002804 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fa:	2220      	movs	r2, #32
 80026fc:	409a      	lsls	r2, r3
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b05      	cmp	r3, #5
 800270c:	d136      	bne.n	800277c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0216 	bic.w	r2, r2, #22
 800271c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	695a      	ldr	r2, [r3, #20]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800272c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	2b00      	cmp	r3, #0
 8002734:	d103      	bne.n	800273e <HAL_DMA_IRQHandler+0x1da>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800273a:	2b00      	cmp	r3, #0
 800273c:	d007      	beq.n	800274e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 0208 	bic.w	r2, r2, #8
 800274c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002752:	223f      	movs	r2, #63	; 0x3f
 8002754:	409a      	lsls	r2, r3
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800276e:	2b00      	cmp	r3, #0
 8002770:	d07e      	beq.n	8002870 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
        }
        return;
 800277a:	e079      	b.n	8002870 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d01d      	beq.n	80027c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d10d      	bne.n	80027b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800279c:	2b00      	cmp	r3, #0
 800279e:	d031      	beq.n	8002804 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	4798      	blx	r3
 80027a8:	e02c      	b.n	8002804 <HAL_DMA_IRQHandler+0x2a0>
 80027aa:	bf00      	nop
 80027ac:	20000004 	.word	0x20000004
 80027b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d023      	beq.n	8002804 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	4798      	blx	r3
 80027c4:	e01e      	b.n	8002804 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10f      	bne.n	80027f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 0210 	bic.w	r2, r2, #16
 80027e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d003      	beq.n	8002804 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002808:	2b00      	cmp	r3, #0
 800280a:	d032      	beq.n	8002872 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b00      	cmp	r3, #0
 8002816:	d022      	beq.n	800285e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2205      	movs	r2, #5
 800281c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f022 0201 	bic.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	3301      	adds	r3, #1
 8002834:	60bb      	str	r3, [r7, #8]
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	429a      	cmp	r2, r3
 800283a:	d307      	bcc.n	800284c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b00      	cmp	r3, #0
 8002848:	d1f2      	bne.n	8002830 <HAL_DMA_IRQHandler+0x2cc>
 800284a:	e000      	b.n	800284e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800284c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2200      	movs	r2, #0
 800285a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002862:	2b00      	cmp	r3, #0
 8002864:	d005      	beq.n	8002872 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	4798      	blx	r3
 800286e:	e000      	b.n	8002872 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002870:	bf00      	nop
    }
  }
}
 8002872:	3718      	adds	r7, #24
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002894:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	683a      	ldr	r2, [r7, #0]
 800289c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	2b40      	cmp	r3, #64	; 0x40
 80028a4:	d108      	bne.n	80028b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68ba      	ldr	r2, [r7, #8]
 80028b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80028b6:	e007      	b.n	80028c8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68ba      	ldr	r2, [r7, #8]
 80028be:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	60da      	str	r2, [r3, #12]
}
 80028c8:	bf00      	nop
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr
	...

080028d4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	3b10      	subs	r3, #16
 80028e4:	4a13      	ldr	r2, [pc, #76]	; (8002934 <DMA_CalcBaseAndBitshift+0x60>)
 80028e6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ea:	091b      	lsrs	r3, r3, #4
 80028ec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80028ee:	4a12      	ldr	r2, [pc, #72]	; (8002938 <DMA_CalcBaseAndBitshift+0x64>)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	4413      	add	r3, r2
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	461a      	mov	r2, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2b03      	cmp	r3, #3
 8002900:	d909      	bls.n	8002916 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800290a:	f023 0303 	bic.w	r3, r3, #3
 800290e:	1d1a      	adds	r2, r3, #4
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	659a      	str	r2, [r3, #88]	; 0x58
 8002914:	e007      	b.n	8002926 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800291e:	f023 0303 	bic.w	r3, r3, #3
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800292a:	4618      	mov	r0, r3
 800292c:	3714      	adds	r7, #20
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr
 8002934:	aaaaaaab 	.word	0xaaaaaaab
 8002938:	08007b70 	.word	0x08007b70

0800293c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002944:	2300      	movs	r3, #0
 8002946:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d11f      	bne.n	8002996 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	2b03      	cmp	r3, #3
 800295a:	d856      	bhi.n	8002a0a <DMA_CheckFifoParam+0xce>
 800295c:	a201      	add	r2, pc, #4	; (adr r2, 8002964 <DMA_CheckFifoParam+0x28>)
 800295e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002962:	bf00      	nop
 8002964:	08002975 	.word	0x08002975
 8002968:	08002987 	.word	0x08002987
 800296c:	08002975 	.word	0x08002975
 8002970:	08002a0b 	.word	0x08002a0b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002978:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d046      	beq.n	8002a0e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002984:	e043      	b.n	8002a0e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800298e:	d140      	bne.n	8002a12 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002994:	e03d      	b.n	8002a12 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	699b      	ldr	r3, [r3, #24]
 800299a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800299e:	d121      	bne.n	80029e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2b03      	cmp	r3, #3
 80029a4:	d837      	bhi.n	8002a16 <DMA_CheckFifoParam+0xda>
 80029a6:	a201      	add	r2, pc, #4	; (adr r2, 80029ac <DMA_CheckFifoParam+0x70>)
 80029a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ac:	080029bd 	.word	0x080029bd
 80029b0:	080029c3 	.word	0x080029c3
 80029b4:	080029bd 	.word	0x080029bd
 80029b8:	080029d5 	.word	0x080029d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	73fb      	strb	r3, [r7, #15]
      break;
 80029c0:	e030      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d025      	beq.n	8002a1a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029d2:	e022      	b.n	8002a1a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029dc:	d11f      	bne.n	8002a1e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80029e2:	e01c      	b.n	8002a1e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	2b02      	cmp	r3, #2
 80029e8:	d903      	bls.n	80029f2 <DMA_CheckFifoParam+0xb6>
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b03      	cmp	r3, #3
 80029ee:	d003      	beq.n	80029f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80029f0:	e018      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	73fb      	strb	r3, [r7, #15]
      break;
 80029f6:	e015      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d00e      	beq.n	8002a22 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	73fb      	strb	r3, [r7, #15]
      break;
 8002a08:	e00b      	b.n	8002a22 <DMA_CheckFifoParam+0xe6>
      break;
 8002a0a:	bf00      	nop
 8002a0c:	e00a      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
      break;
 8002a0e:	bf00      	nop
 8002a10:	e008      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
      break;
 8002a12:	bf00      	nop
 8002a14:	e006      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
      break;
 8002a16:	bf00      	nop
 8002a18:	e004      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
      break;
 8002a1a:	bf00      	nop
 8002a1c:	e002      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
      break;   
 8002a1e:	bf00      	nop
 8002a20:	e000      	b.n	8002a24 <DMA_CheckFifoParam+0xe8>
      break;
 8002a22:	bf00      	nop
    }
  } 
  
  return status; 
 8002a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3714      	adds	r7, #20
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b089      	sub	sp, #36	; 0x24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a42:	2300      	movs	r3, #0
 8002a44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a46:	2300      	movs	r3, #0
 8002a48:	61fb      	str	r3, [r7, #28]
 8002a4a:	e159      	b.n	8002d00 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	697a      	ldr	r2, [r7, #20]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a60:	693a      	ldr	r2, [r7, #16]
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	f040 8148 	bne.w	8002cfa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f003 0303 	and.w	r3, r3, #3
 8002a72:	2b01      	cmp	r3, #1
 8002a74:	d005      	beq.n	8002a82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d130      	bne.n	8002ae4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	2203      	movs	r2, #3
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43db      	mvns	r3, r3
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	4013      	ands	r3, r2
 8002a98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	68da      	ldr	r2, [r3, #12]
 8002a9e:	69fb      	ldr	r3, [r7, #28]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	69ba      	ldr	r2, [r7, #24]
 8002ab0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ab8:	2201      	movs	r2, #1
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	091b      	lsrs	r3, r3, #4
 8002ace:	f003 0201 	and.w	r2, r3, #1
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f003 0303 	and.w	r3, r3, #3
 8002aec:	2b03      	cmp	r3, #3
 8002aee:	d017      	beq.n	8002b20 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	2203      	movs	r2, #3
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	43db      	mvns	r3, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4013      	ands	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f003 0303 	and.w	r3, r3, #3
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d123      	bne.n	8002b74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	08da      	lsrs	r2, r3, #3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3208      	adds	r2, #8
 8002b34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b3a:	69fb      	ldr	r3, [r7, #28]
 8002b3c:	f003 0307 	and.w	r3, r3, #7
 8002b40:	009b      	lsls	r3, r3, #2
 8002b42:	220f      	movs	r2, #15
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	691a      	ldr	r2, [r3, #16]
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	f003 0307 	and.w	r3, r3, #7
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	08da      	lsrs	r2, r3, #3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	3208      	adds	r2, #8
 8002b6e:	69b9      	ldr	r1, [r7, #24]
 8002b70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	2203      	movs	r2, #3
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	43db      	mvns	r3, r3
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 0203 	and.w	r2, r3, #3
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 80a2 	beq.w	8002cfa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60fb      	str	r3, [r7, #12]
 8002bba:	4b56      	ldr	r3, [pc, #344]	; (8002d14 <HAL_GPIO_Init+0x2e4>)
 8002bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bbe:	4a55      	ldr	r2, [pc, #340]	; (8002d14 <HAL_GPIO_Init+0x2e4>)
 8002bc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bc4:	6453      	str	r3, [r2, #68]	; 0x44
 8002bc6:	4b53      	ldr	r3, [pc, #332]	; (8002d14 <HAL_GPIO_Init+0x2e4>)
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bd2:	4a51      	ldr	r2, [pc, #324]	; (8002d18 <HAL_GPIO_Init+0x2e8>)
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	089b      	lsrs	r3, r3, #2
 8002bd8:	3302      	adds	r3, #2
 8002bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	f003 0303 	and.w	r3, r3, #3
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	220f      	movs	r2, #15
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	43db      	mvns	r3, r3
 8002bf0:	69ba      	ldr	r2, [r7, #24]
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a48      	ldr	r2, [pc, #288]	; (8002d1c <HAL_GPIO_Init+0x2ec>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d019      	beq.n	8002c32 <HAL_GPIO_Init+0x202>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a47      	ldr	r2, [pc, #284]	; (8002d20 <HAL_GPIO_Init+0x2f0>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d013      	beq.n	8002c2e <HAL_GPIO_Init+0x1fe>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a46      	ldr	r2, [pc, #280]	; (8002d24 <HAL_GPIO_Init+0x2f4>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d00d      	beq.n	8002c2a <HAL_GPIO_Init+0x1fa>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a45      	ldr	r2, [pc, #276]	; (8002d28 <HAL_GPIO_Init+0x2f8>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d007      	beq.n	8002c26 <HAL_GPIO_Init+0x1f6>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a44      	ldr	r2, [pc, #272]	; (8002d2c <HAL_GPIO_Init+0x2fc>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d101      	bne.n	8002c22 <HAL_GPIO_Init+0x1f2>
 8002c1e:	2304      	movs	r3, #4
 8002c20:	e008      	b.n	8002c34 <HAL_GPIO_Init+0x204>
 8002c22:	2307      	movs	r3, #7
 8002c24:	e006      	b.n	8002c34 <HAL_GPIO_Init+0x204>
 8002c26:	2303      	movs	r3, #3
 8002c28:	e004      	b.n	8002c34 <HAL_GPIO_Init+0x204>
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	e002      	b.n	8002c34 <HAL_GPIO_Init+0x204>
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <HAL_GPIO_Init+0x204>
 8002c32:	2300      	movs	r3, #0
 8002c34:	69fa      	ldr	r2, [r7, #28]
 8002c36:	f002 0203 	and.w	r2, r2, #3
 8002c3a:	0092      	lsls	r2, r2, #2
 8002c3c:	4093      	lsls	r3, r2
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	4313      	orrs	r3, r2
 8002c42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c44:	4934      	ldr	r1, [pc, #208]	; (8002d18 <HAL_GPIO_Init+0x2e8>)
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	089b      	lsrs	r3, r3, #2
 8002c4a:	3302      	adds	r3, #2
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c52:	4b37      	ldr	r3, [pc, #220]	; (8002d30 <HAL_GPIO_Init+0x300>)
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	43db      	mvns	r3, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4013      	ands	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	4313      	orrs	r3, r2
 8002c74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c76:	4a2e      	ldr	r2, [pc, #184]	; (8002d30 <HAL_GPIO_Init+0x300>)
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c7c:	4b2c      	ldr	r3, [pc, #176]	; (8002d30 <HAL_GPIO_Init+0x300>)
 8002c7e:	68db      	ldr	r3, [r3, #12]
 8002c80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	43db      	mvns	r3, r3
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ca0:	4a23      	ldr	r2, [pc, #140]	; (8002d30 <HAL_GPIO_Init+0x300>)
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ca6:	4b22      	ldr	r3, [pc, #136]	; (8002d30 <HAL_GPIO_Init+0x300>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cca:	4a19      	ldr	r2, [pc, #100]	; (8002d30 <HAL_GPIO_Init+0x300>)
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cd0:	4b17      	ldr	r3, [pc, #92]	; (8002d30 <HAL_GPIO_Init+0x300>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d003      	beq.n	8002cf4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	693b      	ldr	r3, [r7, #16]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cf4:	4a0e      	ldr	r2, [pc, #56]	; (8002d30 <HAL_GPIO_Init+0x300>)
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	61fb      	str	r3, [r7, #28]
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	2b0f      	cmp	r3, #15
 8002d04:	f67f aea2 	bls.w	8002a4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d08:	bf00      	nop
 8002d0a:	bf00      	nop
 8002d0c:	3724      	adds	r7, #36	; 0x24
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bc80      	pop	{r7}
 8002d12:	4770      	bx	lr
 8002d14:	40023800 	.word	0x40023800
 8002d18:	40013800 	.word	0x40013800
 8002d1c:	40020000 	.word	0x40020000
 8002d20:	40020400 	.word	0x40020400
 8002d24:	40020800 	.word	0x40020800
 8002d28:	40020c00 	.word	0x40020c00
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40013c00 	.word	0x40013c00

08002d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	807b      	strh	r3, [r7, #2]
 8002d40:	4613      	mov	r3, r2
 8002d42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d44:	787b      	ldrb	r3, [r7, #1]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d003      	beq.n	8002d52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d4a:	887a      	ldrh	r2, [r7, #2]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d50:	e003      	b.n	8002d5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d52:	887b      	ldrh	r3, [r7, #2]
 8002d54:	041a      	lsls	r2, r3, #16
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	619a      	str	r2, [r3, #24]
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e267      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d075      	beq.n	8002e6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d82:	4b88      	ldr	r3, [pc, #544]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 030c 	and.w	r3, r3, #12
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	d00c      	beq.n	8002da8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d8e:	4b85      	ldr	r3, [pc, #532]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d112      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d9a:	4b82      	ldr	r3, [pc, #520]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002da2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002da6:	d10b      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da8:	4b7e      	ldr	r3, [pc, #504]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d05b      	beq.n	8002e6c <HAL_RCC_OscConfig+0x108>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d157      	bne.n	8002e6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e242      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc8:	d106      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x74>
 8002dca:	4b76      	ldr	r3, [pc, #472]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a75      	ldr	r2, [pc, #468]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dd4:	6013      	str	r3, [r2, #0]
 8002dd6:	e01d      	b.n	8002e14 <HAL_RCC_OscConfig+0xb0>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002de0:	d10c      	bne.n	8002dfc <HAL_RCC_OscConfig+0x98>
 8002de2:	4b70      	ldr	r3, [pc, #448]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a6f      	ldr	r2, [pc, #444]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002de8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dec:	6013      	str	r3, [r2, #0]
 8002dee:	4b6d      	ldr	r3, [pc, #436]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a6c      	ldr	r2, [pc, #432]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002df4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	e00b      	b.n	8002e14 <HAL_RCC_OscConfig+0xb0>
 8002dfc:	4b69      	ldr	r3, [pc, #420]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a68      	ldr	r2, [pc, #416]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002e02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e06:	6013      	str	r3, [r2, #0]
 8002e08:	4b66      	ldr	r3, [pc, #408]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a65      	ldr	r2, [pc, #404]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002e0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d013      	beq.n	8002e44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1c:	f7ff f984 	bl	8002128 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e24:	f7ff f980 	bl	8002128 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b64      	cmp	r3, #100	; 0x64
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e207      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e36:	4b5b      	ldr	r3, [pc, #364]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0f0      	beq.n	8002e24 <HAL_RCC_OscConfig+0xc0>
 8002e42:	e014      	b.n	8002e6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e44:	f7ff f970 	bl	8002128 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e4c:	f7ff f96c 	bl	8002128 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b64      	cmp	r3, #100	; 0x64
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e1f3      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e5e:	4b51      	ldr	r3, [pc, #324]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0xe8>
 8002e6a:	e000      	b.n	8002e6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d063      	beq.n	8002f42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e7a:	4b4a      	ldr	r3, [pc, #296]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 030c 	and.w	r3, r3, #12
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00b      	beq.n	8002e9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e86:	4b47      	ldr	r3, [pc, #284]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e8e:	2b08      	cmp	r3, #8
 8002e90:	d11c      	bne.n	8002ecc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e92:	4b44      	ldr	r3, [pc, #272]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d116      	bne.n	8002ecc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e9e:	4b41      	ldr	r3, [pc, #260]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d005      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x152>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d001      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e1c7      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb6:	4b3b      	ldr	r3, [pc, #236]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	691b      	ldr	r3, [r3, #16]
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	4937      	ldr	r1, [pc, #220]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eca:	e03a      	b.n	8002f42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d020      	beq.n	8002f16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ed4:	4b34      	ldr	r3, [pc, #208]	; (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eda:	f7ff f925 	bl	8002128 <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ee2:	f7ff f921 	bl	8002128 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e1a8      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef4:	4b2b      	ldr	r3, [pc, #172]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d0f0      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f00:	4b28      	ldr	r3, [pc, #160]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	4925      	ldr	r1, [pc, #148]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	600b      	str	r3, [r1, #0]
 8002f14:	e015      	b.n	8002f42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f16:	4b24      	ldr	r3, [pc, #144]	; (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7ff f904 	bl	8002128 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f24:	f7ff f900 	bl	8002128 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e187      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f36:	4b1b      	ldr	r3, [pc, #108]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d036      	beq.n	8002fbc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d016      	beq.n	8002f84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f56:	4b15      	ldr	r3, [pc, #84]	; (8002fac <HAL_RCC_OscConfig+0x248>)
 8002f58:	2201      	movs	r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f5c:	f7ff f8e4 	bl	8002128 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f64:	f7ff f8e0 	bl	8002128 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e167      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f76:	4b0b      	ldr	r3, [pc, #44]	; (8002fa4 <HAL_RCC_OscConfig+0x240>)
 8002f78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0x200>
 8002f82:	e01b      	b.n	8002fbc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <HAL_RCC_OscConfig+0x248>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f8a:	f7ff f8cd 	bl	8002128 <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f90:	e00e      	b.n	8002fb0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f92:	f7ff f8c9 	bl	8002128 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d907      	bls.n	8002fb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e150      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	42470000 	.word	0x42470000
 8002fac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fb0:	4b88      	ldr	r3, [pc, #544]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8002fb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fb4:	f003 0302 	and.w	r3, r3, #2
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1ea      	bne.n	8002f92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 0304 	and.w	r3, r3, #4
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f000 8097 	beq.w	80030f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fce:	4b81      	ldr	r3, [pc, #516]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d10f      	bne.n	8002ffa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fda:	2300      	movs	r3, #0
 8002fdc:	60bb      	str	r3, [r7, #8]
 8002fde:	4b7d      	ldr	r3, [pc, #500]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe2:	4a7c      	ldr	r2, [pc, #496]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8002fe4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fe8:	6413      	str	r3, [r2, #64]	; 0x40
 8002fea:	4b7a      	ldr	r3, [pc, #488]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8002fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ff2:	60bb      	str	r3, [r7, #8]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ffa:	4b77      	ldr	r3, [pc, #476]	; (80031d8 <HAL_RCC_OscConfig+0x474>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003002:	2b00      	cmp	r3, #0
 8003004:	d118      	bne.n	8003038 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003006:	4b74      	ldr	r3, [pc, #464]	; (80031d8 <HAL_RCC_OscConfig+0x474>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a73      	ldr	r2, [pc, #460]	; (80031d8 <HAL_RCC_OscConfig+0x474>)
 800300c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003010:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003012:	f7ff f889 	bl	8002128 <HAL_GetTick>
 8003016:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003018:	e008      	b.n	800302c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800301a:	f7ff f885 	bl	8002128 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	2b02      	cmp	r3, #2
 8003026:	d901      	bls.n	800302c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e10c      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800302c:	4b6a      	ldr	r3, [pc, #424]	; (80031d8 <HAL_RCC_OscConfig+0x474>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003034:	2b00      	cmp	r3, #0
 8003036:	d0f0      	beq.n	800301a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d106      	bne.n	800304e <HAL_RCC_OscConfig+0x2ea>
 8003040:	4b64      	ldr	r3, [pc, #400]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003044:	4a63      	ldr	r2, [pc, #396]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003046:	f043 0301 	orr.w	r3, r3, #1
 800304a:	6713      	str	r3, [r2, #112]	; 0x70
 800304c:	e01c      	b.n	8003088 <HAL_RCC_OscConfig+0x324>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	2b05      	cmp	r3, #5
 8003054:	d10c      	bne.n	8003070 <HAL_RCC_OscConfig+0x30c>
 8003056:	4b5f      	ldr	r3, [pc, #380]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800305a:	4a5e      	ldr	r2, [pc, #376]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 800305c:	f043 0304 	orr.w	r3, r3, #4
 8003060:	6713      	str	r3, [r2, #112]	; 0x70
 8003062:	4b5c      	ldr	r3, [pc, #368]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003066:	4a5b      	ldr	r2, [pc, #364]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003068:	f043 0301 	orr.w	r3, r3, #1
 800306c:	6713      	str	r3, [r2, #112]	; 0x70
 800306e:	e00b      	b.n	8003088 <HAL_RCC_OscConfig+0x324>
 8003070:	4b58      	ldr	r3, [pc, #352]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003074:	4a57      	ldr	r2, [pc, #348]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003076:	f023 0301 	bic.w	r3, r3, #1
 800307a:	6713      	str	r3, [r2, #112]	; 0x70
 800307c:	4b55      	ldr	r3, [pc, #340]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 800307e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003080:	4a54      	ldr	r2, [pc, #336]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003082:	f023 0304 	bic.w	r3, r3, #4
 8003086:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d015      	beq.n	80030bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003090:	f7ff f84a 	bl	8002128 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003096:	e00a      	b.n	80030ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003098:	f7ff f846 	bl	8002128 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e0cb      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ae:	4b49      	ldr	r3, [pc, #292]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 80030b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b2:	f003 0302 	and.w	r3, r3, #2
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d0ee      	beq.n	8003098 <HAL_RCC_OscConfig+0x334>
 80030ba:	e014      	b.n	80030e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030bc:	f7ff f834 	bl	8002128 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030c2:	e00a      	b.n	80030da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030c4:	f7ff f830 	bl	8002128 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e0b5      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030da:	4b3e      	ldr	r3, [pc, #248]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 80030dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d1ee      	bne.n	80030c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030e6:	7dfb      	ldrb	r3, [r7, #23]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d105      	bne.n	80030f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030ec:	4b39      	ldr	r3, [pc, #228]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 80030ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f0:	4a38      	ldr	r2, [pc, #224]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 80030f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 80a1 	beq.w	8003244 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003102:	4b34      	ldr	r3, [pc, #208]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 030c 	and.w	r3, r3, #12
 800310a:	2b08      	cmp	r3, #8
 800310c:	d05c      	beq.n	80031c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d141      	bne.n	800319a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003116:	4b31      	ldr	r3, [pc, #196]	; (80031dc <HAL_RCC_OscConfig+0x478>)
 8003118:	2200      	movs	r2, #0
 800311a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311c:	f7ff f804 	bl	8002128 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003124:	f7ff f800 	bl	8002128 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e087      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003136:	4b27      	ldr	r3, [pc, #156]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1f0      	bne.n	8003124 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	69da      	ldr	r2, [r3, #28]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a1b      	ldr	r3, [r3, #32]
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003150:	019b      	lsls	r3, r3, #6
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003158:	085b      	lsrs	r3, r3, #1
 800315a:	3b01      	subs	r3, #1
 800315c:	041b      	lsls	r3, r3, #16
 800315e:	431a      	orrs	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003164:	061b      	lsls	r3, r3, #24
 8003166:	491b      	ldr	r1, [pc, #108]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 8003168:	4313      	orrs	r3, r2
 800316a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800316c:	4b1b      	ldr	r3, [pc, #108]	; (80031dc <HAL_RCC_OscConfig+0x478>)
 800316e:	2201      	movs	r2, #1
 8003170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003172:	f7fe ffd9 	bl	8002128 <HAL_GetTick>
 8003176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003178:	e008      	b.n	800318c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800317a:	f7fe ffd5 	bl	8002128 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b02      	cmp	r3, #2
 8003186:	d901      	bls.n	800318c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e05c      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800318c:	4b11      	ldr	r3, [pc, #68]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0f0      	beq.n	800317a <HAL_RCC_OscConfig+0x416>
 8003198:	e054      	b.n	8003244 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800319a:	4b10      	ldr	r3, [pc, #64]	; (80031dc <HAL_RCC_OscConfig+0x478>)
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a0:	f7fe ffc2 	bl	8002128 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031a8:	f7fe ffbe 	bl	8002128 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e045      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ba:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <HAL_RCC_OscConfig+0x470>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1f0      	bne.n	80031a8 <HAL_RCC_OscConfig+0x444>
 80031c6:	e03d      	b.n	8003244 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d107      	bne.n	80031e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e038      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
 80031d4:	40023800 	.word	0x40023800
 80031d8:	40007000 	.word	0x40007000
 80031dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031e0:	4b1b      	ldr	r3, [pc, #108]	; (8003250 <HAL_RCC_OscConfig+0x4ec>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	699b      	ldr	r3, [r3, #24]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d028      	beq.n	8003240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d121      	bne.n	8003240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003206:	429a      	cmp	r2, r3
 8003208:	d11a      	bne.n	8003240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800320a:	68fa      	ldr	r2, [r7, #12]
 800320c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003210:	4013      	ands	r3, r2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003216:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003218:	4293      	cmp	r3, r2
 800321a:	d111      	bne.n	8003240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003226:	085b      	lsrs	r3, r3, #1
 8003228:	3b01      	subs	r3, #1
 800322a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800322c:	429a      	cmp	r2, r3
 800322e:	d107      	bne.n	8003240 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800323c:	429a      	cmp	r2, r3
 800323e:	d001      	beq.n	8003244 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e000      	b.n	8003246 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3718      	adds	r7, #24
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40023800 	.word	0x40023800

08003254 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e0cc      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003268:	4b68      	ldr	r3, [pc, #416]	; (800340c <HAL_RCC_ClockConfig+0x1b8>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0307 	and.w	r3, r3, #7
 8003270:	683a      	ldr	r2, [r7, #0]
 8003272:	429a      	cmp	r2, r3
 8003274:	d90c      	bls.n	8003290 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003276:	4b65      	ldr	r3, [pc, #404]	; (800340c <HAL_RCC_ClockConfig+0x1b8>)
 8003278:	683a      	ldr	r2, [r7, #0]
 800327a:	b2d2      	uxtb	r2, r2
 800327c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800327e:	4b63      	ldr	r3, [pc, #396]	; (800340c <HAL_RCC_ClockConfig+0x1b8>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0307 	and.w	r3, r3, #7
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	429a      	cmp	r2, r3
 800328a:	d001      	beq.n	8003290 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e0b8      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d020      	beq.n	80032de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 0304 	and.w	r3, r3, #4
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d005      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032a8:	4b59      	ldr	r3, [pc, #356]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	4a58      	ldr	r2, [pc, #352]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0308 	and.w	r3, r3, #8
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d005      	beq.n	80032cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032c0:	4b53      	ldr	r3, [pc, #332]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	4a52      	ldr	r2, [pc, #328]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032cc:	4b50      	ldr	r3, [pc, #320]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	494d      	ldr	r1, [pc, #308]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d044      	beq.n	8003374 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d107      	bne.n	8003302 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032f2:	4b47      	ldr	r3, [pc, #284]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d119      	bne.n	8003332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e07f      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	2b02      	cmp	r3, #2
 8003308:	d003      	beq.n	8003312 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800330e:	2b03      	cmp	r3, #3
 8003310:	d107      	bne.n	8003322 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003312:	4b3f      	ldr	r3, [pc, #252]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d109      	bne.n	8003332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e06f      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003322:	4b3b      	ldr	r3, [pc, #236]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d101      	bne.n	8003332 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e067      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003332:	4b37      	ldr	r3, [pc, #220]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f023 0203 	bic.w	r2, r3, #3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	4934      	ldr	r1, [pc, #208]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003340:	4313      	orrs	r3, r2
 8003342:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003344:	f7fe fef0 	bl	8002128 <HAL_GetTick>
 8003348:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800334a:	e00a      	b.n	8003362 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800334c:	f7fe feec 	bl	8002128 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	f241 3288 	movw	r2, #5000	; 0x1388
 800335a:	4293      	cmp	r3, r2
 800335c:	d901      	bls.n	8003362 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	e04f      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003362:	4b2b      	ldr	r3, [pc, #172]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 020c 	and.w	r2, r3, #12
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	429a      	cmp	r2, r3
 8003372:	d1eb      	bne.n	800334c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003374:	4b25      	ldr	r3, [pc, #148]	; (800340c <HAL_RCC_ClockConfig+0x1b8>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0307 	and.w	r3, r3, #7
 800337c:	683a      	ldr	r2, [r7, #0]
 800337e:	429a      	cmp	r2, r3
 8003380:	d20c      	bcs.n	800339c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003382:	4b22      	ldr	r3, [pc, #136]	; (800340c <HAL_RCC_ClockConfig+0x1b8>)
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	b2d2      	uxtb	r2, r2
 8003388:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800338a:	4b20      	ldr	r3, [pc, #128]	; (800340c <HAL_RCC_ClockConfig+0x1b8>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	429a      	cmp	r2, r3
 8003396:	d001      	beq.n	800339c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e032      	b.n	8003402 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d008      	beq.n	80033ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033a8:	4b19      	ldr	r3, [pc, #100]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	4916      	ldr	r1, [pc, #88]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0308 	and.w	r3, r3, #8
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d009      	beq.n	80033da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033c6:	4b12      	ldr	r3, [pc, #72]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	490e      	ldr	r1, [pc, #56]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033d6:	4313      	orrs	r3, r2
 80033d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033da:	f000 f821 	bl	8003420 <HAL_RCC_GetSysClockFreq>
 80033de:	4602      	mov	r2, r0
 80033e0:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <HAL_RCC_ClockConfig+0x1bc>)
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	091b      	lsrs	r3, r3, #4
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	490a      	ldr	r1, [pc, #40]	; (8003414 <HAL_RCC_ClockConfig+0x1c0>)
 80033ec:	5ccb      	ldrb	r3, [r1, r3]
 80033ee:	fa22 f303 	lsr.w	r3, r2, r3
 80033f2:	4a09      	ldr	r2, [pc, #36]	; (8003418 <HAL_RCC_ClockConfig+0x1c4>)
 80033f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80033f6:	4b09      	ldr	r3, [pc, #36]	; (800341c <HAL_RCC_ClockConfig+0x1c8>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fe fe52 	bl	80020a4 <HAL_InitTick>

  return HAL_OK;
 8003400:	2300      	movs	r3, #0
}
 8003402:	4618      	mov	r0, r3
 8003404:	3710      	adds	r7, #16
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	40023c00 	.word	0x40023c00
 8003410:	40023800 	.word	0x40023800
 8003414:	08007b58 	.word	0x08007b58
 8003418:	20000004 	.word	0x20000004
 800341c:	20000008 	.word	0x20000008

08003420 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003420:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003424:	b094      	sub	sp, #80	; 0x50
 8003426:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	647b      	str	r3, [r7, #68]	; 0x44
 800342c:	2300      	movs	r3, #0
 800342e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003430:	2300      	movs	r3, #0
 8003432:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003434:	2300      	movs	r3, #0
 8003436:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003438:	4b7c      	ldr	r3, [pc, #496]	; (800362c <HAL_RCC_GetSysClockFreq+0x20c>)
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f003 030c 	and.w	r3, r3, #12
 8003440:	2b08      	cmp	r3, #8
 8003442:	d00d      	beq.n	8003460 <HAL_RCC_GetSysClockFreq+0x40>
 8003444:	2b08      	cmp	r3, #8
 8003446:	f200 80e7 	bhi.w	8003618 <HAL_RCC_GetSysClockFreq+0x1f8>
 800344a:	2b00      	cmp	r3, #0
 800344c:	d002      	beq.n	8003454 <HAL_RCC_GetSysClockFreq+0x34>
 800344e:	2b04      	cmp	r3, #4
 8003450:	d003      	beq.n	800345a <HAL_RCC_GetSysClockFreq+0x3a>
 8003452:	e0e1      	b.n	8003618 <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003454:	4b76      	ldr	r3, [pc, #472]	; (8003630 <HAL_RCC_GetSysClockFreq+0x210>)
 8003456:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003458:	e0e1      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800345a:	4b76      	ldr	r3, [pc, #472]	; (8003634 <HAL_RCC_GetSysClockFreq+0x214>)
 800345c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800345e:	e0de      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003460:	4b72      	ldr	r3, [pc, #456]	; (800362c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003468:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800346a:	4b70      	ldr	r3, [pc, #448]	; (800362c <HAL_RCC_GetSysClockFreq+0x20c>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d065      	beq.n	8003542 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003476:	4b6d      	ldr	r3, [pc, #436]	; (800362c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	099b      	lsrs	r3, r3, #6
 800347c:	2200      	movs	r2, #0
 800347e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003480:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003488:	633b      	str	r3, [r7, #48]	; 0x30
 800348a:	2300      	movs	r3, #0
 800348c:	637b      	str	r3, [r7, #52]	; 0x34
 800348e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003492:	4622      	mov	r2, r4
 8003494:	462b      	mov	r3, r5
 8003496:	f04f 0000 	mov.w	r0, #0
 800349a:	f04f 0100 	mov.w	r1, #0
 800349e:	0159      	lsls	r1, r3, #5
 80034a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034a4:	0150      	lsls	r0, r2, #5
 80034a6:	4602      	mov	r2, r0
 80034a8:	460b      	mov	r3, r1
 80034aa:	4621      	mov	r1, r4
 80034ac:	1a51      	subs	r1, r2, r1
 80034ae:	6139      	str	r1, [r7, #16]
 80034b0:	4629      	mov	r1, r5
 80034b2:	eb63 0301 	sbc.w	r3, r3, r1
 80034b6:	617b      	str	r3, [r7, #20]
 80034b8:	f04f 0200 	mov.w	r2, #0
 80034bc:	f04f 0300 	mov.w	r3, #0
 80034c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034c4:	4659      	mov	r1, fp
 80034c6:	018b      	lsls	r3, r1, #6
 80034c8:	4651      	mov	r1, sl
 80034ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034ce:	4651      	mov	r1, sl
 80034d0:	018a      	lsls	r2, r1, #6
 80034d2:	46d4      	mov	ip, sl
 80034d4:	ebb2 080c 	subs.w	r8, r2, ip
 80034d8:	4659      	mov	r1, fp
 80034da:	eb63 0901 	sbc.w	r9, r3, r1
 80034de:	f04f 0200 	mov.w	r2, #0
 80034e2:	f04f 0300 	mov.w	r3, #0
 80034e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034f2:	4690      	mov	r8, r2
 80034f4:	4699      	mov	r9, r3
 80034f6:	4623      	mov	r3, r4
 80034f8:	eb18 0303 	adds.w	r3, r8, r3
 80034fc:	60bb      	str	r3, [r7, #8]
 80034fe:	462b      	mov	r3, r5
 8003500:	eb49 0303 	adc.w	r3, r9, r3
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	f04f 0200 	mov.w	r2, #0
 800350a:	f04f 0300 	mov.w	r3, #0
 800350e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003512:	4629      	mov	r1, r5
 8003514:	024b      	lsls	r3, r1, #9
 8003516:	4620      	mov	r0, r4
 8003518:	4629      	mov	r1, r5
 800351a:	4604      	mov	r4, r0
 800351c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003520:	4601      	mov	r1, r0
 8003522:	024a      	lsls	r2, r1, #9
 8003524:	4610      	mov	r0, r2
 8003526:	4619      	mov	r1, r3
 8003528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800352a:	2200      	movs	r2, #0
 800352c:	62bb      	str	r3, [r7, #40]	; 0x28
 800352e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003530:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003534:	f7fd fb40 	bl	8000bb8 <__aeabi_uldivmod>
 8003538:	4602      	mov	r2, r0
 800353a:	460b      	mov	r3, r1
 800353c:	4613      	mov	r3, r2
 800353e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003540:	e05c      	b.n	80035fc <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003542:	4b3a      	ldr	r3, [pc, #232]	; (800362c <HAL_RCC_GetSysClockFreq+0x20c>)
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	099b      	lsrs	r3, r3, #6
 8003548:	2200      	movs	r2, #0
 800354a:	4618      	mov	r0, r3
 800354c:	4611      	mov	r1, r2
 800354e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003552:	623b      	str	r3, [r7, #32]
 8003554:	2300      	movs	r3, #0
 8003556:	627b      	str	r3, [r7, #36]	; 0x24
 8003558:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800355c:	4642      	mov	r2, r8
 800355e:	464b      	mov	r3, r9
 8003560:	f04f 0000 	mov.w	r0, #0
 8003564:	f04f 0100 	mov.w	r1, #0
 8003568:	0159      	lsls	r1, r3, #5
 800356a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800356e:	0150      	lsls	r0, r2, #5
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	46c4      	mov	ip, r8
 8003576:	ebb2 0a0c 	subs.w	sl, r2, ip
 800357a:	4640      	mov	r0, r8
 800357c:	4649      	mov	r1, r9
 800357e:	468c      	mov	ip, r1
 8003580:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003584:	f04f 0200 	mov.w	r2, #0
 8003588:	f04f 0300 	mov.w	r3, #0
 800358c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003590:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003594:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003598:	ebb2 040a 	subs.w	r4, r2, sl
 800359c:	eb63 050b 	sbc.w	r5, r3, fp
 80035a0:	f04f 0200 	mov.w	r2, #0
 80035a4:	f04f 0300 	mov.w	r3, #0
 80035a8:	00eb      	lsls	r3, r5, #3
 80035aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035ae:	00e2      	lsls	r2, r4, #3
 80035b0:	4614      	mov	r4, r2
 80035b2:	461d      	mov	r5, r3
 80035b4:	4603      	mov	r3, r0
 80035b6:	18e3      	adds	r3, r4, r3
 80035b8:	603b      	str	r3, [r7, #0]
 80035ba:	460b      	mov	r3, r1
 80035bc:	eb45 0303 	adc.w	r3, r5, r3
 80035c0:	607b      	str	r3, [r7, #4]
 80035c2:	f04f 0200 	mov.w	r2, #0
 80035c6:	f04f 0300 	mov.w	r3, #0
 80035ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035ce:	4629      	mov	r1, r5
 80035d0:	028b      	lsls	r3, r1, #10
 80035d2:	4620      	mov	r0, r4
 80035d4:	4629      	mov	r1, r5
 80035d6:	4604      	mov	r4, r0
 80035d8:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80035dc:	4601      	mov	r1, r0
 80035de:	028a      	lsls	r2, r1, #10
 80035e0:	4610      	mov	r0, r2
 80035e2:	4619      	mov	r1, r3
 80035e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035e6:	2200      	movs	r2, #0
 80035e8:	61bb      	str	r3, [r7, #24]
 80035ea:	61fa      	str	r2, [r7, #28]
 80035ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035f0:	f7fd fae2 	bl	8000bb8 <__aeabi_uldivmod>
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	4613      	mov	r3, r2
 80035fa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035fc:	4b0b      	ldr	r3, [pc, #44]	; (800362c <HAL_RCC_GetSysClockFreq+0x20c>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	0c1b      	lsrs	r3, r3, #16
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	3301      	adds	r3, #1
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800360c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800360e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003610:	fbb2 f3f3 	udiv	r3, r2, r3
 8003614:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003616:	e002      	b.n	800361e <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003618:	4b05      	ldr	r3, [pc, #20]	; (8003630 <HAL_RCC_GetSysClockFreq+0x210>)
 800361a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800361c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800361e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003620:	4618      	mov	r0, r3
 8003622:	3750      	adds	r7, #80	; 0x50
 8003624:	46bd      	mov	sp, r7
 8003626:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800362a:	bf00      	nop
 800362c:	40023800 	.word	0x40023800
 8003630:	00f42400 	.word	0x00f42400
 8003634:	007a1200 	.word	0x007a1200

08003638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800363c:	4b02      	ldr	r3, [pc, #8]	; (8003648 <HAL_RCC_GetHCLKFreq+0x10>)
 800363e:	681b      	ldr	r3, [r3, #0]
}
 8003640:	4618      	mov	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr
 8003648:	20000004 	.word	0x20000004

0800364c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003650:	f7ff fff2 	bl	8003638 <HAL_RCC_GetHCLKFreq>
 8003654:	4602      	mov	r2, r0
 8003656:	4b05      	ldr	r3, [pc, #20]	; (800366c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	0a9b      	lsrs	r3, r3, #10
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	4903      	ldr	r1, [pc, #12]	; (8003670 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003662:	5ccb      	ldrb	r3, [r1, r3]
 8003664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40023800 	.word	0x40023800
 8003670:	08007b68 	.word	0x08007b68

08003674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003678:	f7ff ffde 	bl	8003638 <HAL_RCC_GetHCLKFreq>
 800367c:	4602      	mov	r2, r0
 800367e:	4b05      	ldr	r3, [pc, #20]	; (8003694 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	0b5b      	lsrs	r3, r3, #13
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	4903      	ldr	r1, [pc, #12]	; (8003698 <HAL_RCC_GetPCLK2Freq+0x24>)
 800368a:	5ccb      	ldrb	r3, [r1, r3]
 800368c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003690:	4618      	mov	r0, r3
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40023800 	.word	0x40023800
 8003698:	08007b68 	.word	0x08007b68

0800369c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d101      	bne.n	80036ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e041      	b.n	8003732 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d106      	bne.n	80036c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f7fe f9ec 	bl	8001aa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2202      	movs	r2, #2
 80036cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3304      	adds	r3, #4
 80036d8:	4619      	mov	r1, r3
 80036da:	4610      	mov	r0, r2
 80036dc:	f000 fd28 	bl	8004130 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2201      	movs	r2, #1
 80036f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2201      	movs	r2, #1
 8003704:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003730:	2300      	movs	r3, #0
}
 8003732:	4618      	mov	r0, r3
 8003734:	3708      	adds	r7, #8
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b082      	sub	sp, #8
 800373e:	af00      	add	r7, sp, #0
 8003740:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d101      	bne.n	800374c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e041      	b.n	80037d0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003752:	b2db      	uxtb	r3, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	d106      	bne.n	8003766 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f000 f839 	bl	80037d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2202      	movs	r2, #2
 800376a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	3304      	adds	r3, #4
 8003776:	4619      	mov	r1, r3
 8003778:	4610      	mov	r0, r2
 800377a:	f000 fcd9 	bl	8004130 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2201      	movs	r2, #1
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2201      	movs	r2, #1
 800379a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2201      	movs	r2, #1
 80037a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2201      	movs	r2, #1
 80037ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3708      	adds	r7, #8
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr
	...

080037ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d109      	bne.n	8003810 <HAL_TIM_PWM_Start+0x24>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b01      	cmp	r3, #1
 8003806:	bf14      	ite	ne
 8003808:	2301      	movne	r3, #1
 800380a:	2300      	moveq	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	e022      	b.n	8003856 <HAL_TIM_PWM_Start+0x6a>
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	2b04      	cmp	r3, #4
 8003814:	d109      	bne.n	800382a <HAL_TIM_PWM_Start+0x3e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b01      	cmp	r3, #1
 8003820:	bf14      	ite	ne
 8003822:	2301      	movne	r3, #1
 8003824:	2300      	moveq	r3, #0
 8003826:	b2db      	uxtb	r3, r3
 8003828:	e015      	b.n	8003856 <HAL_TIM_PWM_Start+0x6a>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b08      	cmp	r3, #8
 800382e:	d109      	bne.n	8003844 <HAL_TIM_PWM_Start+0x58>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b01      	cmp	r3, #1
 800383a:	bf14      	ite	ne
 800383c:	2301      	movne	r3, #1
 800383e:	2300      	moveq	r3, #0
 8003840:	b2db      	uxtb	r3, r3
 8003842:	e008      	b.n	8003856 <HAL_TIM_PWM_Start+0x6a>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b01      	cmp	r3, #1
 800384e:	bf14      	ite	ne
 8003850:	2301      	movne	r3, #1
 8003852:	2300      	moveq	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e068      	b.n	8003930 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d104      	bne.n	800386e <HAL_TIM_PWM_Start+0x82>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2202      	movs	r2, #2
 8003868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800386c:	e013      	b.n	8003896 <HAL_TIM_PWM_Start+0xaa>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b04      	cmp	r3, #4
 8003872:	d104      	bne.n	800387e <HAL_TIM_PWM_Start+0x92>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2202      	movs	r2, #2
 8003878:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800387c:	e00b      	b.n	8003896 <HAL_TIM_PWM_Start+0xaa>
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	2b08      	cmp	r3, #8
 8003882:	d104      	bne.n	800388e <HAL_TIM_PWM_Start+0xa2>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800388c:	e003      	b.n	8003896 <HAL_TIM_PWM_Start+0xaa>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2202      	movs	r2, #2
 8003892:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2201      	movs	r2, #1
 800389c:	6839      	ldr	r1, [r7, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 feee 	bl	8004680 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a23      	ldr	r2, [pc, #140]	; (8003938 <HAL_TIM_PWM_Start+0x14c>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d107      	bne.n	80038be <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4a1d      	ldr	r2, [pc, #116]	; (8003938 <HAL_TIM_PWM_Start+0x14c>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d018      	beq.n	80038fa <HAL_TIM_PWM_Start+0x10e>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038d0:	d013      	beq.n	80038fa <HAL_TIM_PWM_Start+0x10e>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a19      	ldr	r2, [pc, #100]	; (800393c <HAL_TIM_PWM_Start+0x150>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d00e      	beq.n	80038fa <HAL_TIM_PWM_Start+0x10e>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a17      	ldr	r2, [pc, #92]	; (8003940 <HAL_TIM_PWM_Start+0x154>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d009      	beq.n	80038fa <HAL_TIM_PWM_Start+0x10e>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a16      	ldr	r2, [pc, #88]	; (8003944 <HAL_TIM_PWM_Start+0x158>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d004      	beq.n	80038fa <HAL_TIM_PWM_Start+0x10e>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a14      	ldr	r2, [pc, #80]	; (8003948 <HAL_TIM_PWM_Start+0x15c>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d111      	bne.n	800391e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	f003 0307 	and.w	r3, r3, #7
 8003904:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2b06      	cmp	r3, #6
 800390a:	d010      	beq.n	800392e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0201 	orr.w	r2, r2, #1
 800391a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800391c:	e007      	b.n	800392e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f042 0201 	orr.w	r2, r2, #1
 800392c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800392e:	2300      	movs	r3, #0
}
 8003930:	4618      	mov	r0, r3
 8003932:	3710      	adds	r7, #16
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40010000 	.word	0x40010000
 800393c:	40000400 	.word	0x40000400
 8003940:	40000800 	.word	0x40000800
 8003944:	40000c00 	.word	0x40000c00
 8003948:	40014000 	.word	0x40014000

0800394c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e097      	b.n	8003a90 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003966:	b2db      	uxtb	r3, r3
 8003968:	2b00      	cmp	r3, #0
 800396a:	d106      	bne.n	800397a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f7fe f8c7 	bl	8001b08 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2202      	movs	r2, #2
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	6812      	ldr	r2, [r2, #0]
 800398c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003990:	f023 0307 	bic.w	r3, r3, #7
 8003994:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3304      	adds	r3, #4
 800399e:	4619      	mov	r1, r3
 80039a0:	4610      	mov	r0, r2
 80039a2:	f000 fbc5 	bl	8004130 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6a1b      	ldr	r3, [r3, #32]
 80039bc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	4313      	orrs	r3, r2
 80039c6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ce:	f023 0303 	bic.w	r3, r3, #3
 80039d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	689a      	ldr	r2, [r3, #8]
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	021b      	lsls	r3, r3, #8
 80039de:	4313      	orrs	r3, r2
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80039ec:	f023 030c 	bic.w	r3, r3, #12
 80039f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	68da      	ldr	r2, [r3, #12]
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	021b      	lsls	r3, r3, #8
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	691b      	ldr	r3, [r3, #16]
 8003a14:	011a      	lsls	r2, r3, #4
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	031b      	lsls	r3, r3, #12
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	693a      	ldr	r2, [r7, #16]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003a2a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003a32:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	685a      	ldr	r2, [r3, #4]
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	011b      	lsls	r3, r3, #4
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	68fa      	ldr	r2, [r7, #12]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2201      	movs	r2, #1
 8003a62:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2201      	movs	r2, #1
 8003a6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2201      	movs	r2, #1
 8003a82:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}

08003a98 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003aa8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ab0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003ab8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003ac0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d110      	bne.n	8003aea <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ac8:	7bfb      	ldrb	r3, [r7, #15]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d102      	bne.n	8003ad4 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ace:	7b7b      	ldrb	r3, [r7, #13]
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d001      	beq.n	8003ad8 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e089      	b.n	8003bec <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2202      	movs	r2, #2
 8003ae4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ae8:	e031      	b.n	8003b4e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	2b04      	cmp	r3, #4
 8003aee:	d110      	bne.n	8003b12 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003af0:	7bbb      	ldrb	r3, [r7, #14]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d102      	bne.n	8003afc <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003af6:	7b3b      	ldrb	r3, [r7, #12]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d001      	beq.n	8003b00 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e075      	b.n	8003bec <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2202      	movs	r2, #2
 8003b04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b10:	e01d      	b.n	8003b4e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d108      	bne.n	8003b2a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b18:	7bbb      	ldrb	r3, [r7, #14]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d105      	bne.n	8003b2a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b1e:	7b7b      	ldrb	r3, [r7, #13]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d102      	bne.n	8003b2a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b24:	7b3b      	ldrb	r3, [r7, #12]
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d001      	beq.n	8003b2e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e05e      	b.n	8003bec <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	2202      	movs	r2, #2
 8003b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2202      	movs	r2, #2
 8003b3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2202      	movs	r2, #2
 8003b42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2202      	movs	r2, #2
 8003b4a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d003      	beq.n	8003b5c <HAL_TIM_Encoder_Start_IT+0xc4>
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	2b04      	cmp	r3, #4
 8003b58:	d010      	beq.n	8003b7c <HAL_TIM_Encoder_Start_IT+0xe4>
 8003b5a:	e01f      	b.n	8003b9c <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2201      	movs	r2, #1
 8003b62:	2100      	movs	r1, #0
 8003b64:	4618      	mov	r0, r3
 8003b66:	f000 fd8b 	bl	8004680 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68da      	ldr	r2, [r3, #12]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f042 0202 	orr.w	r2, r2, #2
 8003b78:	60da      	str	r2, [r3, #12]
      break;
 8003b7a:	e02e      	b.n	8003bda <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2201      	movs	r2, #1
 8003b82:	2104      	movs	r1, #4
 8003b84:	4618      	mov	r0, r3
 8003b86:	f000 fd7b 	bl	8004680 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f042 0204 	orr.w	r2, r2, #4
 8003b98:	60da      	str	r2, [r3, #12]
      break;
 8003b9a:	e01e      	b.n	8003bda <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f000 fd6b 	bl	8004680 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	2104      	movs	r1, #4
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 fd64 	bl	8004680 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 0202 	orr.w	r2, r2, #2
 8003bc6:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68da      	ldr	r2, [r3, #12]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f042 0204 	orr.w	r2, r2, #4
 8003bd6:	60da      	str	r2, [r3, #12]
      break;
 8003bd8:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f042 0201 	orr.w	r2, r2, #1
 8003be8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3710      	adds	r7, #16
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}

08003bf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d020      	beq.n	8003c58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d01b      	beq.n	8003c58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f06f 0202 	mvn.w	r2, #2
 8003c28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	f003 0303 	and.w	r3, r3, #3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d003      	beq.n	8003c46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f7fd fa80 	bl	8001144 <HAL_TIM_IC_CaptureCallback>
 8003c44:	e005      	b.n	8003c52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f000 fa56 	bl	80040f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 fa5c 	bl	800410a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	f003 0304 	and.w	r3, r3, #4
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d020      	beq.n	8003ca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d01b      	beq.n	8003ca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f06f 0204 	mvn.w	r2, #4
 8003c74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2202      	movs	r2, #2
 8003c7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d003      	beq.n	8003c92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f7fd fa5a 	bl	8001144 <HAL_TIM_IC_CaptureCallback>
 8003c90:	e005      	b.n	8003c9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 fa30 	bl	80040f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 fa36 	bl	800410a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	f003 0308 	and.w	r3, r3, #8
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d020      	beq.n	8003cf0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f003 0308 	and.w	r3, r3, #8
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d01b      	beq.n	8003cf0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f06f 0208 	mvn.w	r2, #8
 8003cc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2204      	movs	r2, #4
 8003cc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	69db      	ldr	r3, [r3, #28]
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d003      	beq.n	8003cde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fd fa34 	bl	8001144 <HAL_TIM_IC_CaptureCallback>
 8003cdc:	e005      	b.n	8003cea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fa0a 	bl	80040f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f000 fa10 	bl	800410a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	f003 0310 	and.w	r3, r3, #16
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d020      	beq.n	8003d3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f003 0310 	and.w	r3, r3, #16
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d01b      	beq.n	8003d3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f06f 0210 	mvn.w	r2, #16
 8003d0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2208      	movs	r2, #8
 8003d12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	69db      	ldr	r3, [r3, #28]
 8003d1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f7fd fa0e 	bl	8001144 <HAL_TIM_IC_CaptureCallback>
 8003d28:	e005      	b.n	8003d36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 f9e4 	bl	80040f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 f9ea 	bl	800410a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00c      	beq.n	8003d60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f003 0301 	and.w	r3, r3, #1
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d007      	beq.n	8003d60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f06f 0201 	mvn.w	r2, #1
 8003d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 f9c3 	bl	80040e6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00c      	beq.n	8003d84 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d007      	beq.n	8003d84 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 fd17 	bl	80047b2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d00c      	beq.n	8003da8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d007      	beq.n	8003da8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f9ba 	bl	800411c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	f003 0320 	and.w	r3, r3, #32
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00c      	beq.n	8003dcc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f003 0320 	and.w	r3, r3, #32
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d007      	beq.n	8003dcc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f06f 0220 	mvn.w	r2, #32
 8003dc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f000 fcea 	bl	80047a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003dcc:	bf00      	nop
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b086      	sub	sp, #24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003de0:	2300      	movs	r3, #0
 8003de2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d101      	bne.n	8003df2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003dee:	2302      	movs	r3, #2
 8003df0:	e0ae      	b.n	8003f50 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b0c      	cmp	r3, #12
 8003dfe:	f200 809f 	bhi.w	8003f40 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003e02:	a201      	add	r2, pc, #4	; (adr r2, 8003e08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e08:	08003e3d 	.word	0x08003e3d
 8003e0c:	08003f41 	.word	0x08003f41
 8003e10:	08003f41 	.word	0x08003f41
 8003e14:	08003f41 	.word	0x08003f41
 8003e18:	08003e7d 	.word	0x08003e7d
 8003e1c:	08003f41 	.word	0x08003f41
 8003e20:	08003f41 	.word	0x08003f41
 8003e24:	08003f41 	.word	0x08003f41
 8003e28:	08003ebf 	.word	0x08003ebf
 8003e2c:	08003f41 	.word	0x08003f41
 8003e30:	08003f41 	.word	0x08003f41
 8003e34:	08003f41 	.word	0x08003f41
 8003e38:	08003eff 	.word	0x08003eff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68b9      	ldr	r1, [r7, #8]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 f9fe 	bl	8004244 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f042 0208 	orr.w	r2, r2, #8
 8003e56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699a      	ldr	r2, [r3, #24]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0204 	bic.w	r2, r2, #4
 8003e66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6999      	ldr	r1, [r3, #24]
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	691a      	ldr	r2, [r3, #16]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	430a      	orrs	r2, r1
 8003e78:	619a      	str	r2, [r3, #24]
      break;
 8003e7a:	e064      	b.n	8003f46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68b9      	ldr	r1, [r7, #8]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f000 fa44 	bl	8004310 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	699a      	ldr	r2, [r3, #24]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e96:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	699a      	ldr	r2, [r3, #24]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ea6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	6999      	ldr	r1, [r3, #24]
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	021a      	lsls	r2, r3, #8
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	619a      	str	r2, [r3, #24]
      break;
 8003ebc:	e043      	b.n	8003f46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68b9      	ldr	r1, [r7, #8]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f000 fa8d 	bl	80043e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69da      	ldr	r2, [r3, #28]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f042 0208 	orr.w	r2, r2, #8
 8003ed8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69da      	ldr	r2, [r3, #28]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0204 	bic.w	r2, r2, #4
 8003ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69d9      	ldr	r1, [r3, #28]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	691a      	ldr	r2, [r3, #16]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	430a      	orrs	r2, r1
 8003efa:	61da      	str	r2, [r3, #28]
      break;
 8003efc:	e023      	b.n	8003f46 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	68b9      	ldr	r1, [r7, #8]
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 fad7 	bl	80044b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	69da      	ldr	r2, [r3, #28]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f18:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	69da      	ldr	r2, [r3, #28]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f28:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	69d9      	ldr	r1, [r3, #28]
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	021a      	lsls	r2, r3, #8
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	61da      	str	r2, [r3, #28]
      break;
 8003f3e:	e002      	b.n	8003f46 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	75fb      	strb	r3, [r7, #23]
      break;
 8003f44:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3718      	adds	r7, #24
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f6c:	2b01      	cmp	r3, #1
 8003f6e:	d101      	bne.n	8003f74 <HAL_TIM_ConfigClockSource+0x1c>
 8003f70:	2302      	movs	r3, #2
 8003f72:	e0b4      	b.n	80040de <HAL_TIM_ConfigClockSource+0x186>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2201      	movs	r2, #1
 8003f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2202      	movs	r2, #2
 8003f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fac:	d03e      	beq.n	800402c <HAL_TIM_ConfigClockSource+0xd4>
 8003fae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fb2:	f200 8087 	bhi.w	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fba:	f000 8086 	beq.w	80040ca <HAL_TIM_ConfigClockSource+0x172>
 8003fbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fc2:	d87f      	bhi.n	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fc4:	2b70      	cmp	r3, #112	; 0x70
 8003fc6:	d01a      	beq.n	8003ffe <HAL_TIM_ConfigClockSource+0xa6>
 8003fc8:	2b70      	cmp	r3, #112	; 0x70
 8003fca:	d87b      	bhi.n	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fcc:	2b60      	cmp	r3, #96	; 0x60
 8003fce:	d050      	beq.n	8004072 <HAL_TIM_ConfigClockSource+0x11a>
 8003fd0:	2b60      	cmp	r3, #96	; 0x60
 8003fd2:	d877      	bhi.n	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fd4:	2b50      	cmp	r3, #80	; 0x50
 8003fd6:	d03c      	beq.n	8004052 <HAL_TIM_ConfigClockSource+0xfa>
 8003fd8:	2b50      	cmp	r3, #80	; 0x50
 8003fda:	d873      	bhi.n	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fdc:	2b40      	cmp	r3, #64	; 0x40
 8003fde:	d058      	beq.n	8004092 <HAL_TIM_ConfigClockSource+0x13a>
 8003fe0:	2b40      	cmp	r3, #64	; 0x40
 8003fe2:	d86f      	bhi.n	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fe4:	2b30      	cmp	r3, #48	; 0x30
 8003fe6:	d064      	beq.n	80040b2 <HAL_TIM_ConfigClockSource+0x15a>
 8003fe8:	2b30      	cmp	r3, #48	; 0x30
 8003fea:	d86b      	bhi.n	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
 8003fec:	2b20      	cmp	r3, #32
 8003fee:	d060      	beq.n	80040b2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ff0:	2b20      	cmp	r3, #32
 8003ff2:	d867      	bhi.n	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d05c      	beq.n	80040b2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ff8:	2b10      	cmp	r3, #16
 8003ffa:	d05a      	beq.n	80040b2 <HAL_TIM_ConfigClockSource+0x15a>
 8003ffc:	e062      	b.n	80040c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800400e:	f000 fb18 	bl	8004642 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004020:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	609a      	str	r2, [r3, #8]
      break;
 800402a:	e04f      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800403c:	f000 fb01 	bl	8004642 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800404e:	609a      	str	r2, [r3, #8]
      break;
 8004050:	e03c      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800405e:	461a      	mov	r2, r3
 8004060:	f000 fa78 	bl	8004554 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2150      	movs	r1, #80	; 0x50
 800406a:	4618      	mov	r0, r3
 800406c:	f000 facf 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004070:	e02c      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800407e:	461a      	mov	r2, r3
 8004080:	f000 fa96 	bl	80045b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2160      	movs	r1, #96	; 0x60
 800408a:	4618      	mov	r0, r3
 800408c:	f000 fabf 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004090:	e01c      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800409e:	461a      	mov	r2, r3
 80040a0:	f000 fa58 	bl	8004554 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2140      	movs	r1, #64	; 0x40
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 faaf 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 80040b0:	e00c      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4619      	mov	r1, r3
 80040bc:	4610      	mov	r0, r2
 80040be:	f000 faa6 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 80040c2:	e003      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	73fb      	strb	r3, [r7, #15]
      break;
 80040c8:	e000      	b.n	80040cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80040ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80040dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80040ee:	bf00      	nop
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bc80      	pop	{r7}
 80040f6:	4770      	bx	lr

080040f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	bc80      	pop	{r7}
 8004108:	4770      	bx	lr

0800410a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800410a:	b480      	push	{r7}
 800410c:	b083      	sub	sp, #12
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004112:	bf00      	nop
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr

0800411c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	bc80      	pop	{r7}
 800412c:	4770      	bx	lr
	...

08004130 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a39      	ldr	r2, [pc, #228]	; (8004228 <TIM_Base_SetConfig+0xf8>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d00f      	beq.n	8004168 <TIM_Base_SetConfig+0x38>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414e:	d00b      	beq.n	8004168 <TIM_Base_SetConfig+0x38>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	4a36      	ldr	r2, [pc, #216]	; (800422c <TIM_Base_SetConfig+0xfc>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d007      	beq.n	8004168 <TIM_Base_SetConfig+0x38>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a35      	ldr	r2, [pc, #212]	; (8004230 <TIM_Base_SetConfig+0x100>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d003      	beq.n	8004168 <TIM_Base_SetConfig+0x38>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a34      	ldr	r2, [pc, #208]	; (8004234 <TIM_Base_SetConfig+0x104>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d108      	bne.n	800417a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800416e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	4313      	orrs	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a2a      	ldr	r2, [pc, #168]	; (8004228 <TIM_Base_SetConfig+0xf8>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d01b      	beq.n	80041ba <TIM_Base_SetConfig+0x8a>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004188:	d017      	beq.n	80041ba <TIM_Base_SetConfig+0x8a>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a27      	ldr	r2, [pc, #156]	; (800422c <TIM_Base_SetConfig+0xfc>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d013      	beq.n	80041ba <TIM_Base_SetConfig+0x8a>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a26      	ldr	r2, [pc, #152]	; (8004230 <TIM_Base_SetConfig+0x100>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d00f      	beq.n	80041ba <TIM_Base_SetConfig+0x8a>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a25      	ldr	r2, [pc, #148]	; (8004234 <TIM_Base_SetConfig+0x104>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00b      	beq.n	80041ba <TIM_Base_SetConfig+0x8a>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a24      	ldr	r2, [pc, #144]	; (8004238 <TIM_Base_SetConfig+0x108>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d007      	beq.n	80041ba <TIM_Base_SetConfig+0x8a>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a23      	ldr	r2, [pc, #140]	; (800423c <TIM_Base_SetConfig+0x10c>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d003      	beq.n	80041ba <TIM_Base_SetConfig+0x8a>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a22      	ldr	r2, [pc, #136]	; (8004240 <TIM_Base_SetConfig+0x110>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d108      	bne.n	80041cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	68fa      	ldr	r2, [r7, #12]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4a0d      	ldr	r2, [pc, #52]	; (8004228 <TIM_Base_SetConfig+0xf8>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d103      	bne.n	8004200 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	691a      	ldr	r2, [r3, #16]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b01      	cmp	r3, #1
 8004210:	d105      	bne.n	800421e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	f023 0201 	bic.w	r2, r3, #1
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	611a      	str	r2, [r3, #16]
  }
}
 800421e:	bf00      	nop
 8004220:	3714      	adds	r7, #20
 8004222:	46bd      	mov	sp, r7
 8004224:	bc80      	pop	{r7}
 8004226:	4770      	bx	lr
 8004228:	40010000 	.word	0x40010000
 800422c:	40000400 	.word	0x40000400
 8004230:	40000800 	.word	0x40000800
 8004234:	40000c00 	.word	0x40000c00
 8004238:	40014000 	.word	0x40014000
 800423c:	40014400 	.word	0x40014400
 8004240:	40014800 	.word	0x40014800

08004244 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
 800424c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	f023 0201 	bic.w	r2, r3, #1
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004272:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f023 0303 	bic.w	r3, r3, #3
 800427a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68fa      	ldr	r2, [r7, #12]
 8004282:	4313      	orrs	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	f023 0302 	bic.w	r3, r3, #2
 800428c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a1c      	ldr	r2, [pc, #112]	; (800430c <TIM_OC1_SetConfig+0xc8>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d10c      	bne.n	80042ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	f023 0308 	bic.w	r3, r3, #8
 80042a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	697a      	ldr	r2, [r7, #20]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	f023 0304 	bic.w	r3, r3, #4
 80042b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a13      	ldr	r2, [pc, #76]	; (800430c <TIM_OC1_SetConfig+0xc8>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d111      	bne.n	80042e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	695b      	ldr	r3, [r3, #20]
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	4313      	orrs	r3, r2
 80042da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685a      	ldr	r2, [r3, #4]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	621a      	str	r2, [r3, #32]
}
 8004300:	bf00      	nop
 8004302:	371c      	adds	r7, #28
 8004304:	46bd      	mov	sp, r7
 8004306:	bc80      	pop	{r7}
 8004308:	4770      	bx	lr
 800430a:	bf00      	nop
 800430c:	40010000 	.word	0x40010000

08004310 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004310:	b480      	push	{r7}
 8004312:	b087      	sub	sp, #28
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a1b      	ldr	r3, [r3, #32]
 8004324:	f023 0210 	bic.w	r2, r3, #16
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800433e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004346:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	021b      	lsls	r3, r3, #8
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	4313      	orrs	r3, r2
 8004352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f023 0320 	bic.w	r3, r3, #32
 800435a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	011b      	lsls	r3, r3, #4
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	4313      	orrs	r3, r2
 8004366:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a1d      	ldr	r2, [pc, #116]	; (80043e0 <TIM_OC2_SetConfig+0xd0>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d10d      	bne.n	800438c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004376:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	011b      	lsls	r3, r3, #4
 800437e:	697a      	ldr	r2, [r7, #20]
 8004380:	4313      	orrs	r3, r2
 8004382:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800438a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a14      	ldr	r2, [pc, #80]	; (80043e0 <TIM_OC2_SetConfig+0xd0>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d113      	bne.n	80043bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004394:	693b      	ldr	r3, [r7, #16]
 8004396:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800439a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685a      	ldr	r2, [r3, #4]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	697a      	ldr	r2, [r7, #20]
 80043d4:	621a      	str	r2, [r3, #32]
}
 80043d6:	bf00      	nop
 80043d8:	371c      	adds	r7, #28
 80043da:	46bd      	mov	sp, r7
 80043dc:	bc80      	pop	{r7}
 80043de:	4770      	bx	lr
 80043e0:	40010000 	.word	0x40010000

080043e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b087      	sub	sp, #28
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6a1b      	ldr	r3, [r3, #32]
 80043f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f023 0303 	bic.w	r3, r3, #3
 800441a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	4313      	orrs	r3, r2
 8004424:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800442c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	021b      	lsls	r3, r3, #8
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	4313      	orrs	r3, r2
 8004438:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a1d      	ldr	r2, [pc, #116]	; (80044b4 <TIM_OC3_SetConfig+0xd0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d10d      	bne.n	800445e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004448:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	021b      	lsls	r3, r3, #8
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	4313      	orrs	r3, r2
 8004454:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800445c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	4a14      	ldr	r2, [pc, #80]	; (80044b4 <TIM_OC3_SetConfig+0xd0>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d113      	bne.n	800448e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800446c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	695b      	ldr	r3, [r3, #20]
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	4313      	orrs	r3, r2
 8004480:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	699b      	ldr	r3, [r3, #24]
 8004486:	011b      	lsls	r3, r3, #4
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	4313      	orrs	r3, r2
 800448c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	685a      	ldr	r2, [r3, #4]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	621a      	str	r2, [r3, #32]
}
 80044a8:	bf00      	nop
 80044aa:	371c      	adds	r7, #28
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bc80      	pop	{r7}
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	40010000 	.word	0x40010000

080044b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b087      	sub	sp, #28
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a1b      	ldr	r3, [r3, #32]
 80044cc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69db      	ldr	r3, [r3, #28]
 80044de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	021b      	lsls	r3, r3, #8
 80044f6:	68fa      	ldr	r2, [r7, #12]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004502:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	031b      	lsls	r3, r3, #12
 800450a:	693a      	ldr	r2, [r7, #16]
 800450c:	4313      	orrs	r3, r2
 800450e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a0f      	ldr	r2, [pc, #60]	; (8004550 <TIM_OC4_SetConfig+0x98>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d109      	bne.n	800452c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800451e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	019b      	lsls	r3, r3, #6
 8004526:	697a      	ldr	r2, [r7, #20]
 8004528:	4313      	orrs	r3, r2
 800452a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	685a      	ldr	r2, [r3, #4]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	621a      	str	r2, [r3, #32]
}
 8004546:	bf00      	nop
 8004548:	371c      	adds	r7, #28
 800454a:	46bd      	mov	sp, r7
 800454c:	bc80      	pop	{r7}
 800454e:	4770      	bx	lr
 8004550:	40010000 	.word	0x40010000

08004554 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004554:	b480      	push	{r7}
 8004556:	b087      	sub	sp, #28
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	f023 0201 	bic.w	r2, r3, #1
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800457e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	011b      	lsls	r3, r3, #4
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	f023 030a 	bic.w	r3, r3, #10
 8004590:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4313      	orrs	r3, r2
 8004598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	693a      	ldr	r2, [r7, #16]
 800459e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	621a      	str	r2, [r3, #32]
}
 80045a6:	bf00      	nop
 80045a8:	371c      	adds	r7, #28
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bc80      	pop	{r7}
 80045ae:	4770      	bx	lr

080045b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b087      	sub	sp, #28
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6a1b      	ldr	r3, [r3, #32]
 80045c6:	f023 0210 	bic.w	r2, r3, #16
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	031b      	lsls	r3, r3, #12
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045ec:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	697a      	ldr	r2, [r7, #20]
 8004602:	621a      	str	r2, [r3, #32]
}
 8004604:	bf00      	nop
 8004606:	371c      	adds	r7, #28
 8004608:	46bd      	mov	sp, r7
 800460a:	bc80      	pop	{r7}
 800460c:	4770      	bx	lr

0800460e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800460e:	b480      	push	{r7}
 8004610:	b085      	sub	sp, #20
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
 8004616:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004624:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	f043 0307 	orr.w	r3, r3, #7
 8004630:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	609a      	str	r2, [r3, #8]
}
 8004638:	bf00      	nop
 800463a:	3714      	adds	r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	bc80      	pop	{r7}
 8004640:	4770      	bx	lr

08004642 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004642:	b480      	push	{r7}
 8004644:	b087      	sub	sp, #28
 8004646:	af00      	add	r7, sp, #0
 8004648:	60f8      	str	r0, [r7, #12]
 800464a:	60b9      	str	r1, [r7, #8]
 800464c:	607a      	str	r2, [r7, #4]
 800464e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800465c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	021a      	lsls	r2, r3, #8
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	431a      	orrs	r2, r3
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	4313      	orrs	r3, r2
 800466a:	697a      	ldr	r2, [r7, #20]
 800466c:	4313      	orrs	r3, r2
 800466e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	609a      	str	r2, [r3, #8]
}
 8004676:	bf00      	nop
 8004678:	371c      	adds	r7, #28
 800467a:	46bd      	mov	sp, r7
 800467c:	bc80      	pop	{r7}
 800467e:	4770      	bx	lr

08004680 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004680:	b480      	push	{r7}
 8004682:	b087      	sub	sp, #28
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 031f 	and.w	r3, r3, #31
 8004692:	2201      	movs	r2, #1
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6a1a      	ldr	r2, [r3, #32]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	43db      	mvns	r3, r3
 80046a2:	401a      	ands	r2, r3
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6a1a      	ldr	r2, [r3, #32]
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	f003 031f 	and.w	r3, r3, #31
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	fa01 f303 	lsl.w	r3, r1, r3
 80046b8:	431a      	orrs	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	621a      	str	r2, [r3, #32]
}
 80046be:	bf00      	nop
 80046c0:	371c      	adds	r7, #28
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bc80      	pop	{r7}
 80046c6:	4770      	bx	lr

080046c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046dc:	2302      	movs	r3, #2
 80046de:	e050      	b.n	8004782 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2202      	movs	r2, #2
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004706:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68fa      	ldr	r2, [r7, #12]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a1b      	ldr	r2, [pc, #108]	; (800478c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d018      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800472c:	d013      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a17      	ldr	r2, [pc, #92]	; (8004790 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d00e      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a15      	ldr	r2, [pc, #84]	; (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d009      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a14      	ldr	r2, [pc, #80]	; (8004798 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d004      	beq.n	8004756 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a12      	ldr	r2, [pc, #72]	; (800479c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d10c      	bne.n	8004770 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800475c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	68ba      	ldr	r2, [r7, #8]
 8004764:	4313      	orrs	r3, r2
 8004766:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3714      	adds	r7, #20
 8004786:	46bd      	mov	sp, r7
 8004788:	bc80      	pop	{r7}
 800478a:	4770      	bx	lr
 800478c:	40010000 	.word	0x40010000
 8004790:	40000400 	.word	0x40000400
 8004794:	40000800 	.word	0x40000800
 8004798:	40000c00 	.word	0x40000c00
 800479c:	40014000 	.word	0x40014000

080047a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bc80      	pop	{r7}
 80047b0:	4770      	bx	lr

080047b2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	bc80      	pop	{r7}
 80047c2:	4770      	bx	lr

080047c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b082      	sub	sp, #8
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e042      	b.n	800485c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d106      	bne.n	80047f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f7fd fa5c 	bl	8001ca8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2224      	movs	r2, #36	; 0x24
 80047f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004806:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 fa8f 	bl	8004d2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	691a      	ldr	r2, [r3, #16]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800481c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	695a      	ldr	r2, [r3, #20]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800482c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68da      	ldr	r2, [r3, #12]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800483c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2220      	movs	r2, #32
 8004848:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2220      	movs	r2, #32
 8004850:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2200      	movs	r2, #0
 8004858:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b084      	sub	sp, #16
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	4613      	mov	r3, r2
 8004870:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b20      	cmp	r3, #32
 800487c:	d112      	bne.n	80048a4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d002      	beq.n	800488a <HAL_UART_Receive_DMA+0x26>
 8004884:	88fb      	ldrh	r3, [r7, #6]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e00b      	b.n	80048a6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2200      	movs	r2, #0
 8004892:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004894:	88fb      	ldrh	r3, [r7, #6]
 8004896:	461a      	mov	r2, r3
 8004898:	68b9      	ldr	r1, [r7, #8]
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 f922 	bl	8004ae4 <UART_Start_Receive_DMA>
 80048a0:	4603      	mov	r3, r0
 80048a2:	e000      	b.n	80048a6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80048a4:	2302      	movs	r3, #2
  }
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}

080048ae <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80048ae:	b480      	push	{r7}
 80048b0:	b083      	sub	sp, #12
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bc80      	pop	{r7}
 80048be:	4770      	bx	lr

080048c0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr

080048d2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80048d2:	b480      	push	{r7}
 80048d4:	b083      	sub	sp, #12
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
 80048da:	460b      	mov	r3, r1
 80048dc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bc80      	pop	{r7}
 80048e6:	4770      	bx	lr

080048e8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b09c      	sub	sp, #112	; 0x70
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048f4:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004900:	2b00      	cmp	r3, #0
 8004902:	d172      	bne.n	80049ea <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004904:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004906:	2200      	movs	r2, #0
 8004908:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800490a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	330c      	adds	r3, #12
 8004910:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004912:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004914:	e853 3f00 	ldrex	r3, [r3]
 8004918:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800491a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800491c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004920:	66bb      	str	r3, [r7, #104]	; 0x68
 8004922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	330c      	adds	r3, #12
 8004928:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800492a:	65ba      	str	r2, [r7, #88]	; 0x58
 800492c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800492e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004930:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004932:	e841 2300 	strex	r3, r2, [r1]
 8004936:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004938:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e5      	bne.n	800490a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800493e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	3314      	adds	r3, #20
 8004944:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004948:	e853 3f00 	ldrex	r3, [r3]
 800494c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800494e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004950:	f023 0301 	bic.w	r3, r3, #1
 8004954:	667b      	str	r3, [r7, #100]	; 0x64
 8004956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	3314      	adds	r3, #20
 800495c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800495e:	647a      	str	r2, [r7, #68]	; 0x44
 8004960:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004962:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004964:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004966:	e841 2300 	strex	r3, r2, [r1]
 800496a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800496c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800496e:	2b00      	cmp	r3, #0
 8004970:	d1e5      	bne.n	800493e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004972:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	3314      	adds	r3, #20
 8004978:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497c:	e853 3f00 	ldrex	r3, [r3]
 8004980:	623b      	str	r3, [r7, #32]
   return(result);
 8004982:	6a3b      	ldr	r3, [r7, #32]
 8004984:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004988:	663b      	str	r3, [r7, #96]	; 0x60
 800498a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	3314      	adds	r3, #20
 8004990:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004992:	633a      	str	r2, [r7, #48]	; 0x30
 8004994:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004996:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800499a:	e841 2300 	strex	r3, r2, [r1]
 800499e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d1e5      	bne.n	8004972 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80049a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049a8:	2220      	movs	r2, #32
 80049aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d119      	bne.n	80049ea <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	330c      	adds	r3, #12
 80049bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	e853 3f00 	ldrex	r3, [r3]
 80049c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f023 0310 	bic.w	r3, r3, #16
 80049cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	330c      	adds	r3, #12
 80049d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80049d6:	61fa      	str	r2, [r7, #28]
 80049d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049da:	69b9      	ldr	r1, [r7, #24]
 80049dc:	69fa      	ldr	r2, [r7, #28]
 80049de:	e841 2300 	strex	r3, r2, [r1]
 80049e2:	617b      	str	r3, [r7, #20]
   return(result);
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d1e5      	bne.n	80049b6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049ec:	2200      	movs	r2, #0
 80049ee:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d106      	bne.n	8004a06 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80049fc:	4619      	mov	r1, r3
 80049fe:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004a00:	f7ff ff67 	bl	80048d2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004a04:	e002      	b.n	8004a0c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004a06:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004a08:	f7fc fbb4 	bl	8001174 <HAL_UART_RxCpltCallback>
}
 8004a0c:	bf00      	nop
 8004a0e:	3770      	adds	r7, #112	; 0x70
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2201      	movs	r2, #1
 8004a26:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2c:	2b01      	cmp	r3, #1
 8004a2e:	d108      	bne.n	8004a42 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004a34:	085b      	lsrs	r3, r3, #1
 8004a36:	b29b      	uxth	r3, r3
 8004a38:	4619      	mov	r1, r3
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f7ff ff49 	bl	80048d2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004a40:	e002      	b.n	8004a48 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f7ff ff33 	bl	80048ae <HAL_UART_RxHalfCpltCallback>
}
 8004a48:	bf00      	nop
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b084      	sub	sp, #16
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004a58:	2300      	movs	r3, #0
 8004a5a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a60:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	695b      	ldr	r3, [r3, #20]
 8004a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a6c:	2b80      	cmp	r3, #128	; 0x80
 8004a6e:	bf0c      	ite	eq
 8004a70:	2301      	moveq	r3, #1
 8004a72:	2300      	movne	r3, #0
 8004a74:	b2db      	uxtb	r3, r3
 8004a76:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b21      	cmp	r3, #33	; 0x21
 8004a82:	d108      	bne.n	8004a96 <UART_DMAError+0x46>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d005      	beq.n	8004a96 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004a90:	68b8      	ldr	r0, [r7, #8]
 8004a92:	f000 f8c1 	bl	8004c18 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa0:	2b40      	cmp	r3, #64	; 0x40
 8004aa2:	bf0c      	ite	eq
 8004aa4:	2301      	moveq	r3, #1
 8004aa6:	2300      	movne	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b22      	cmp	r3, #34	; 0x22
 8004ab6:	d108      	bne.n	8004aca <UART_DMAError+0x7a>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d005      	beq.n	8004aca <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004ac4:	68b8      	ldr	r0, [r7, #8]
 8004ac6:	f000 f8ce 	bl	8004c66 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ace:	f043 0210 	orr.w	r2, r3, #16
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ad6:	68b8      	ldr	r0, [r7, #8]
 8004ad8:	f7ff fef2 	bl	80048c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004adc:	bf00      	nop
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b098      	sub	sp, #96	; 0x60
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	4613      	mov	r3, r2
 8004af0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	88fa      	ldrh	r2, [r7, #6]
 8004afc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2222      	movs	r2, #34	; 0x22
 8004b08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b10:	4a3e      	ldr	r2, [pc, #248]	; (8004c0c <UART_Start_Receive_DMA+0x128>)
 8004b12:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b18:	4a3d      	ldr	r2, [pc, #244]	; (8004c10 <UART_Start_Receive_DMA+0x12c>)
 8004b1a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b20:	4a3c      	ldr	r2, [pc, #240]	; (8004c14 <UART_Start_Receive_DMA+0x130>)
 8004b22:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b28:	2200      	movs	r2, #0
 8004b2a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004b2c:	f107 0308 	add.w	r3, r7, #8
 8004b30:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	3304      	adds	r3, #4
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	88fb      	ldrh	r3, [r7, #6]
 8004b44:	f7fd fcb6 	bl	80024b4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004b48:	2300      	movs	r3, #0
 8004b4a:	613b      	str	r3, [r7, #16]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	613b      	str	r3, [r7, #16]
 8004b5c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d019      	beq.n	8004b9a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	330c      	adds	r3, #12
 8004b6c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b70:	e853 3f00 	ldrex	r3, [r3]
 8004b74:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b7c:	65bb      	str	r3, [r7, #88]	; 0x58
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	330c      	adds	r3, #12
 8004b84:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b86:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004b88:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b8a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8004b8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b8e:	e841 2300 	strex	r3, r2, [r1]
 8004b92:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004b94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d1e5      	bne.n	8004b66 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	3314      	adds	r3, #20
 8004ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba4:	e853 3f00 	ldrex	r3, [r3]
 8004ba8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004baa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bac:	f043 0301 	orr.w	r3, r3, #1
 8004bb0:	657b      	str	r3, [r7, #84]	; 0x54
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	3314      	adds	r3, #20
 8004bb8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004bba:	63ba      	str	r2, [r7, #56]	; 0x38
 8004bbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004bc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004bc2:	e841 2300 	strex	r3, r2, [r1]
 8004bc6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1e5      	bne.n	8004b9a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	3314      	adds	r3, #20
 8004bd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	e853 3f00 	ldrex	r3, [r3]
 8004bdc:	617b      	str	r3, [r7, #20]
   return(result);
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004be4:	653b      	str	r3, [r7, #80]	; 0x50
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	3314      	adds	r3, #20
 8004bec:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004bee:	627a      	str	r2, [r7, #36]	; 0x24
 8004bf0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf2:	6a39      	ldr	r1, [r7, #32]
 8004bf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bf6:	e841 2300 	strex	r3, r2, [r1]
 8004bfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1e5      	bne.n	8004bce <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3760      	adds	r7, #96	; 0x60
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	080048e9 	.word	0x080048e9
 8004c10:	08004a15 	.word	0x08004a15
 8004c14:	08004a51 	.word	0x08004a51

08004c18 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b089      	sub	sp, #36	; 0x24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	330c      	adds	r3, #12
 8004c26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	e853 3f00 	ldrex	r3, [r3]
 8004c2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004c36:	61fb      	str	r3, [r7, #28]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	330c      	adds	r3, #12
 8004c3e:	69fa      	ldr	r2, [r7, #28]
 8004c40:	61ba      	str	r2, [r7, #24]
 8004c42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c44:	6979      	ldr	r1, [r7, #20]
 8004c46:	69ba      	ldr	r2, [r7, #24]
 8004c48:	e841 2300 	strex	r3, r2, [r1]
 8004c4c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d1e5      	bne.n	8004c20 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2220      	movs	r2, #32
 8004c58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8004c5c:	bf00      	nop
 8004c5e:	3724      	adds	r7, #36	; 0x24
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bc80      	pop	{r7}
 8004c64:	4770      	bx	lr

08004c66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b095      	sub	sp, #84	; 0x54
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	330c      	adds	r3, #12
 8004c74:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c78:	e853 3f00 	ldrex	r3, [r3]
 8004c7c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c84:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	330c      	adds	r3, #12
 8004c8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c8e:	643a      	str	r2, [r7, #64]	; 0x40
 8004c90:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c92:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004c94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004c96:	e841 2300 	strex	r3, r2, [r1]
 8004c9a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1e5      	bne.n	8004c6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	3314      	adds	r3, #20
 8004ca8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004caa:	6a3b      	ldr	r3, [r7, #32]
 8004cac:	e853 3f00 	ldrex	r3, [r3]
 8004cb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	f023 0301 	bic.w	r3, r3, #1
 8004cb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	3314      	adds	r3, #20
 8004cc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cc2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cc4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cca:	e841 2300 	strex	r3, r2, [r1]
 8004cce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1e5      	bne.n	8004ca2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cda:	2b01      	cmp	r3, #1
 8004cdc:	d119      	bne.n	8004d12 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	330c      	adds	r3, #12
 8004ce4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	e853 3f00 	ldrex	r3, [r3]
 8004cec:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	f023 0310 	bic.w	r3, r3, #16
 8004cf4:	647b      	str	r3, [r7, #68]	; 0x44
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	330c      	adds	r3, #12
 8004cfc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004cfe:	61ba      	str	r2, [r7, #24]
 8004d00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d02:	6979      	ldr	r1, [r7, #20]
 8004d04:	69ba      	ldr	r2, [r7, #24]
 8004d06:	e841 2300 	strex	r3, r2, [r1]
 8004d0a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1e5      	bne.n	8004cde <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004d20:	bf00      	nop
 8004d22:	3754      	adds	r7, #84	; 0x54
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bc80      	pop	{r7}
 8004d28:	4770      	bx	lr
	...

08004d2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d30:	b0c0      	sub	sp, #256	; 0x100
 8004d32:	af00      	add	r7, sp, #0
 8004d34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d48:	68d9      	ldr	r1, [r3, #12]
 8004d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	ea40 0301 	orr.w	r3, r0, r1
 8004d54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	431a      	orrs	r2, r3
 8004d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d68:	695b      	ldr	r3, [r3, #20]
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d70:	69db      	ldr	r3, [r3, #28]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004d84:	f021 010c 	bic.w	r1, r1, #12
 8004d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d92:	430b      	orrs	r3, r1
 8004d94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004da6:	6999      	ldr	r1, [r3, #24]
 8004da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	ea40 0301 	orr.w	r3, r0, r1
 8004db2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	4b91      	ldr	r3, [pc, #580]	; (8005000 <UART_SetConfig+0x2d4>)
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d005      	beq.n	8004dcc <UART_SetConfig+0xa0>
 8004dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	4b8f      	ldr	r3, [pc, #572]	; (8005004 <UART_SetConfig+0x2d8>)
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d104      	bne.n	8004dd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004dcc:	f7fe fc52 	bl	8003674 <HAL_RCC_GetPCLK2Freq>
 8004dd0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004dd4:	e003      	b.n	8004dde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004dd6:	f7fe fc39 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8004dda:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004de8:	f040 8110 	bne.w	800500c <UART_SetConfig+0x2e0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004dec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004df0:	2200      	movs	r2, #0
 8004df2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004df6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004dfa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004dfe:	4622      	mov	r2, r4
 8004e00:	462b      	mov	r3, r5
 8004e02:	1891      	adds	r1, r2, r2
 8004e04:	65b9      	str	r1, [r7, #88]	; 0x58
 8004e06:	415b      	adcs	r3, r3
 8004e08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004e0e:	4620      	mov	r0, r4
 8004e10:	4629      	mov	r1, r5
 8004e12:	4604      	mov	r4, r0
 8004e14:	eb12 0804 	adds.w	r8, r2, r4
 8004e18:	460c      	mov	r4, r1
 8004e1a:	eb43 0904 	adc.w	r9, r3, r4
 8004e1e:	f04f 0200 	mov.w	r2, #0
 8004e22:	f04f 0300 	mov.w	r3, #0
 8004e26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e32:	4690      	mov	r8, r2
 8004e34:	4699      	mov	r9, r3
 8004e36:	4603      	mov	r3, r0
 8004e38:	eb18 0303 	adds.w	r3, r8, r3
 8004e3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004e40:	460b      	mov	r3, r1
 8004e42:	eb49 0303 	adc.w	r3, r9, r3
 8004e46:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004e56:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004e5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004e5e:	460b      	mov	r3, r1
 8004e60:	18db      	adds	r3, r3, r3
 8004e62:	653b      	str	r3, [r7, #80]	; 0x50
 8004e64:	4613      	mov	r3, r2
 8004e66:	eb42 0303 	adc.w	r3, r2, r3
 8004e6a:	657b      	str	r3, [r7, #84]	; 0x54
 8004e6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004e70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004e74:	f7fb fea0 	bl	8000bb8 <__aeabi_uldivmod>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	460b      	mov	r3, r1
 8004e7c:	4b62      	ldr	r3, [pc, #392]	; (8005008 <UART_SetConfig+0x2dc>)
 8004e7e:	fba3 2302 	umull	r2, r3, r3, r2
 8004e82:	095b      	lsrs	r3, r3, #5
 8004e84:	011c      	lsls	r4, r3, #4
 8004e86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e90:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004e94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004e98:	4642      	mov	r2, r8
 8004e9a:	464b      	mov	r3, r9
 8004e9c:	1891      	adds	r1, r2, r2
 8004e9e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004ea0:	415b      	adcs	r3, r3
 8004ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004ea4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004ea8:	4645      	mov	r5, r8
 8004eaa:	eb12 0a05 	adds.w	sl, r2, r5
 8004eae:	4640      	mov	r0, r8
 8004eb0:	4649      	mov	r1, r9
 8004eb2:	460d      	mov	r5, r1
 8004eb4:	eb43 0b05 	adc.w	fp, r3, r5
 8004eb8:	f04f 0200 	mov.w	r2, #0
 8004ebc:	f04f 0300 	mov.w	r3, #0
 8004ec0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ec4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ec8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ecc:	4692      	mov	sl, r2
 8004ece:	469b      	mov	fp, r3
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	eb1a 0303 	adds.w	r3, sl, r3
 8004ed6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004eda:	460b      	mov	r3, r1
 8004edc:	eb4b 0303 	adc.w	r3, fp, r3
 8004ee0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004ee4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004ef0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004ef4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004ef8:	460b      	mov	r3, r1
 8004efa:	18db      	adds	r3, r3, r3
 8004efc:	643b      	str	r3, [r7, #64]	; 0x40
 8004efe:	4613      	mov	r3, r2
 8004f00:	eb42 0303 	adc.w	r3, r2, r3
 8004f04:	647b      	str	r3, [r7, #68]	; 0x44
 8004f06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004f0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004f0e:	f7fb fe53 	bl	8000bb8 <__aeabi_uldivmod>
 8004f12:	4602      	mov	r2, r0
 8004f14:	460b      	mov	r3, r1
 8004f16:	4611      	mov	r1, r2
 8004f18:	4b3b      	ldr	r3, [pc, #236]	; (8005008 <UART_SetConfig+0x2dc>)
 8004f1a:	fba3 2301 	umull	r2, r3, r3, r1
 8004f1e:	095b      	lsrs	r3, r3, #5
 8004f20:	2264      	movs	r2, #100	; 0x64
 8004f22:	fb02 f303 	mul.w	r3, r2, r3
 8004f26:	1acb      	subs	r3, r1, r3
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004f2e:	4b36      	ldr	r3, [pc, #216]	; (8005008 <UART_SetConfig+0x2dc>)
 8004f30:	fba3 2302 	umull	r2, r3, r3, r2
 8004f34:	095b      	lsrs	r3, r3, #5
 8004f36:	005b      	lsls	r3, r3, #1
 8004f38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004f3c:	441c      	add	r4, r3
 8004f3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f42:	2200      	movs	r2, #0
 8004f44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004f48:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004f4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004f50:	4642      	mov	r2, r8
 8004f52:	464b      	mov	r3, r9
 8004f54:	1891      	adds	r1, r2, r2
 8004f56:	63b9      	str	r1, [r7, #56]	; 0x38
 8004f58:	415b      	adcs	r3, r3
 8004f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004f60:	4641      	mov	r1, r8
 8004f62:	1851      	adds	r1, r2, r1
 8004f64:	6339      	str	r1, [r7, #48]	; 0x30
 8004f66:	4649      	mov	r1, r9
 8004f68:	414b      	adcs	r3, r1
 8004f6a:	637b      	str	r3, [r7, #52]	; 0x34
 8004f6c:	f04f 0200 	mov.w	r2, #0
 8004f70:	f04f 0300 	mov.w	r3, #0
 8004f74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004f78:	4659      	mov	r1, fp
 8004f7a:	00cb      	lsls	r3, r1, #3
 8004f7c:	4655      	mov	r5, sl
 8004f7e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8004f82:	4651      	mov	r1, sl
 8004f84:	00ca      	lsls	r2, r1, #3
 8004f86:	4610      	mov	r0, r2
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	4642      	mov	r2, r8
 8004f8e:	189b      	adds	r3, r3, r2
 8004f90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f94:	464b      	mov	r3, r9
 8004f96:	460a      	mov	r2, r1
 8004f98:	eb42 0303 	adc.w	r3, r2, r3
 8004f9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004fac:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004fb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	18db      	adds	r3, r3, r3
 8004fb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fba:	4613      	mov	r3, r2
 8004fbc:	eb42 0303 	adc.w	r3, r2, r3
 8004fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fc2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004fc6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004fca:	f7fb fdf5 	bl	8000bb8 <__aeabi_uldivmod>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	4b0d      	ldr	r3, [pc, #52]	; (8005008 <UART_SetConfig+0x2dc>)
 8004fd4:	fba3 1302 	umull	r1, r3, r3, r2
 8004fd8:	095b      	lsrs	r3, r3, #5
 8004fda:	2164      	movs	r1, #100	; 0x64
 8004fdc:	fb01 f303 	mul.w	r3, r1, r3
 8004fe0:	1ad3      	subs	r3, r2, r3
 8004fe2:	00db      	lsls	r3, r3, #3
 8004fe4:	3332      	adds	r3, #50	; 0x32
 8004fe6:	4a08      	ldr	r2, [pc, #32]	; (8005008 <UART_SetConfig+0x2dc>)
 8004fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8004fec:	095b      	lsrs	r3, r3, #5
 8004fee:	f003 0207 	and.w	r2, r3, #7
 8004ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4422      	add	r2, r4
 8004ffa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ffc:	e10a      	b.n	8005214 <UART_SetConfig+0x4e8>
 8004ffe:	bf00      	nop
 8005000:	40011000 	.word	0x40011000
 8005004:	40011400 	.word	0x40011400
 8005008:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800500c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005010:	2200      	movs	r2, #0
 8005012:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005016:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800501a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800501e:	4642      	mov	r2, r8
 8005020:	464b      	mov	r3, r9
 8005022:	1891      	adds	r1, r2, r2
 8005024:	6239      	str	r1, [r7, #32]
 8005026:	415b      	adcs	r3, r3
 8005028:	627b      	str	r3, [r7, #36]	; 0x24
 800502a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800502e:	4641      	mov	r1, r8
 8005030:	1854      	adds	r4, r2, r1
 8005032:	46cc      	mov	ip, r9
 8005034:	eb43 050c 	adc.w	r5, r3, ip
 8005038:	f04f 0200 	mov.w	r2, #0
 800503c:	f04f 0300 	mov.w	r3, #0
 8005040:	00eb      	lsls	r3, r5, #3
 8005042:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005046:	00e2      	lsls	r2, r4, #3
 8005048:	4614      	mov	r4, r2
 800504a:	461d      	mov	r5, r3
 800504c:	4640      	mov	r0, r8
 800504e:	4649      	mov	r1, r9
 8005050:	4603      	mov	r3, r0
 8005052:	18e3      	adds	r3, r4, r3
 8005054:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005058:	460b      	mov	r3, r1
 800505a:	eb45 0303 	adc.w	r3, r5, r3
 800505e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800506e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005072:	f04f 0200 	mov.w	r2, #0
 8005076:	f04f 0300 	mov.w	r3, #0
 800507a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800507e:	4629      	mov	r1, r5
 8005080:	008b      	lsls	r3, r1, #2
 8005082:	4620      	mov	r0, r4
 8005084:	4629      	mov	r1, r5
 8005086:	4604      	mov	r4, r0
 8005088:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800508c:	4601      	mov	r1, r0
 800508e:	008a      	lsls	r2, r1, #2
 8005090:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005094:	f7fb fd90 	bl	8000bb8 <__aeabi_uldivmod>
 8005098:	4602      	mov	r2, r0
 800509a:	460b      	mov	r3, r1
 800509c:	4b60      	ldr	r3, [pc, #384]	; (8005220 <UART_SetConfig+0x4f4>)
 800509e:	fba3 2302 	umull	r2, r3, r3, r2
 80050a2:	095b      	lsrs	r3, r3, #5
 80050a4:	011c      	lsls	r4, r3, #4
 80050a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050aa:	2200      	movs	r2, #0
 80050ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80050b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80050b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80050b8:	4642      	mov	r2, r8
 80050ba:	464b      	mov	r3, r9
 80050bc:	1891      	adds	r1, r2, r2
 80050be:	61b9      	str	r1, [r7, #24]
 80050c0:	415b      	adcs	r3, r3
 80050c2:	61fb      	str	r3, [r7, #28]
 80050c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80050c8:	4641      	mov	r1, r8
 80050ca:	1851      	adds	r1, r2, r1
 80050cc:	6139      	str	r1, [r7, #16]
 80050ce:	4649      	mov	r1, r9
 80050d0:	414b      	adcs	r3, r1
 80050d2:	617b      	str	r3, [r7, #20]
 80050d4:	f04f 0200 	mov.w	r2, #0
 80050d8:	f04f 0300 	mov.w	r3, #0
 80050dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80050e0:	4659      	mov	r1, fp
 80050e2:	00cb      	lsls	r3, r1, #3
 80050e4:	4655      	mov	r5, sl
 80050e6:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80050ea:	4651      	mov	r1, sl
 80050ec:	00ca      	lsls	r2, r1, #3
 80050ee:	4610      	mov	r0, r2
 80050f0:	4619      	mov	r1, r3
 80050f2:	4603      	mov	r3, r0
 80050f4:	4642      	mov	r2, r8
 80050f6:	189b      	adds	r3, r3, r2
 80050f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80050fc:	464b      	mov	r3, r9
 80050fe:	460a      	mov	r2, r1
 8005100:	eb42 0303 	adc.w	r3, r2, r3
 8005104:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	67bb      	str	r3, [r7, #120]	; 0x78
 8005112:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005114:	f04f 0200 	mov.w	r2, #0
 8005118:	f04f 0300 	mov.w	r3, #0
 800511c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005120:	4649      	mov	r1, r9
 8005122:	008b      	lsls	r3, r1, #2
 8005124:	4645      	mov	r5, r8
 8005126:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 800512a:	4641      	mov	r1, r8
 800512c:	008a      	lsls	r2, r1, #2
 800512e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005132:	f7fb fd41 	bl	8000bb8 <__aeabi_uldivmod>
 8005136:	4602      	mov	r2, r0
 8005138:	460b      	mov	r3, r1
 800513a:	4611      	mov	r1, r2
 800513c:	4b38      	ldr	r3, [pc, #224]	; (8005220 <UART_SetConfig+0x4f4>)
 800513e:	fba3 2301 	umull	r2, r3, r3, r1
 8005142:	095b      	lsrs	r3, r3, #5
 8005144:	2264      	movs	r2, #100	; 0x64
 8005146:	fb02 f303 	mul.w	r3, r2, r3
 800514a:	1acb      	subs	r3, r1, r3
 800514c:	011b      	lsls	r3, r3, #4
 800514e:	3332      	adds	r3, #50	; 0x32
 8005150:	4a33      	ldr	r2, [pc, #204]	; (8005220 <UART_SetConfig+0x4f4>)
 8005152:	fba2 2303 	umull	r2, r3, r2, r3
 8005156:	095b      	lsrs	r3, r3, #5
 8005158:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800515c:	441c      	add	r4, r3
 800515e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005162:	2200      	movs	r2, #0
 8005164:	673b      	str	r3, [r7, #112]	; 0x70
 8005166:	677a      	str	r2, [r7, #116]	; 0x74
 8005168:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800516c:	4642      	mov	r2, r8
 800516e:	464b      	mov	r3, r9
 8005170:	1891      	adds	r1, r2, r2
 8005172:	60b9      	str	r1, [r7, #8]
 8005174:	415b      	adcs	r3, r3
 8005176:	60fb      	str	r3, [r7, #12]
 8005178:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800517c:	4641      	mov	r1, r8
 800517e:	1851      	adds	r1, r2, r1
 8005180:	6039      	str	r1, [r7, #0]
 8005182:	4649      	mov	r1, r9
 8005184:	414b      	adcs	r3, r1
 8005186:	607b      	str	r3, [r7, #4]
 8005188:	f04f 0200 	mov.w	r2, #0
 800518c:	f04f 0300 	mov.w	r3, #0
 8005190:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005194:	4659      	mov	r1, fp
 8005196:	00cb      	lsls	r3, r1, #3
 8005198:	4655      	mov	r5, sl
 800519a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800519e:	4651      	mov	r1, sl
 80051a0:	00ca      	lsls	r2, r1, #3
 80051a2:	4610      	mov	r0, r2
 80051a4:	4619      	mov	r1, r3
 80051a6:	4603      	mov	r3, r0
 80051a8:	4642      	mov	r2, r8
 80051aa:	189b      	adds	r3, r3, r2
 80051ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80051ae:	464b      	mov	r3, r9
 80051b0:	460a      	mov	r2, r1
 80051b2:	eb42 0303 	adc.w	r3, r2, r3
 80051b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80051b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	2200      	movs	r2, #0
 80051c0:	663b      	str	r3, [r7, #96]	; 0x60
 80051c2:	667a      	str	r2, [r7, #100]	; 0x64
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	f04f 0300 	mov.w	r3, #0
 80051cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80051d0:	4649      	mov	r1, r9
 80051d2:	008b      	lsls	r3, r1, #2
 80051d4:	4645      	mov	r5, r8
 80051d6:	ea43 7395 	orr.w	r3, r3, r5, lsr #30
 80051da:	4641      	mov	r1, r8
 80051dc:	008a      	lsls	r2, r1, #2
 80051de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80051e2:	f7fb fce9 	bl	8000bb8 <__aeabi_uldivmod>
 80051e6:	4602      	mov	r2, r0
 80051e8:	460b      	mov	r3, r1
 80051ea:	4b0d      	ldr	r3, [pc, #52]	; (8005220 <UART_SetConfig+0x4f4>)
 80051ec:	fba3 1302 	umull	r1, r3, r3, r2
 80051f0:	095b      	lsrs	r3, r3, #5
 80051f2:	2164      	movs	r1, #100	; 0x64
 80051f4:	fb01 f303 	mul.w	r3, r1, r3
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	011b      	lsls	r3, r3, #4
 80051fc:	3332      	adds	r3, #50	; 0x32
 80051fe:	4a08      	ldr	r2, [pc, #32]	; (8005220 <UART_SetConfig+0x4f4>)
 8005200:	fba2 2303 	umull	r2, r3, r2, r3
 8005204:	095b      	lsrs	r3, r3, #5
 8005206:	f003 020f 	and.w	r2, r3, #15
 800520a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4422      	add	r2, r4
 8005212:	609a      	str	r2, [r3, #8]
}
 8005214:	bf00      	nop
 8005216:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800521a:	46bd      	mov	sp, r7
 800521c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005220:	51eb851f 	.word	0x51eb851f

08005224 <__cvt>:
 8005224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005228:	b088      	sub	sp, #32
 800522a:	2b00      	cmp	r3, #0
 800522c:	461f      	mov	r7, r3
 800522e:	4614      	mov	r4, r2
 8005230:	bfb8      	it	lt
 8005232:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005236:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005238:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800523a:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800523e:	bfb6      	itet	lt
 8005240:	461f      	movlt	r7, r3
 8005242:	2300      	movge	r3, #0
 8005244:	232d      	movlt	r3, #45	; 0x2d
 8005246:	7013      	strb	r3, [r2, #0]
 8005248:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800524a:	f023 0820 	bic.w	r8, r3, #32
 800524e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005252:	d005      	beq.n	8005260 <__cvt+0x3c>
 8005254:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005258:	d100      	bne.n	800525c <__cvt+0x38>
 800525a:	3501      	adds	r5, #1
 800525c:	2302      	movs	r3, #2
 800525e:	e000      	b.n	8005262 <__cvt+0x3e>
 8005260:	2303      	movs	r3, #3
 8005262:	aa07      	add	r2, sp, #28
 8005264:	9204      	str	r2, [sp, #16]
 8005266:	aa06      	add	r2, sp, #24
 8005268:	e9cd a202 	strd	sl, r2, [sp, #8]
 800526c:	e9cd 3500 	strd	r3, r5, [sp]
 8005270:	4622      	mov	r2, r4
 8005272:	463b      	mov	r3, r7
 8005274:	f000 fe3c 	bl	8005ef0 <_dtoa_r>
 8005278:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800527c:	4606      	mov	r6, r0
 800527e:	d102      	bne.n	8005286 <__cvt+0x62>
 8005280:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005282:	07db      	lsls	r3, r3, #31
 8005284:	d522      	bpl.n	80052cc <__cvt+0xa8>
 8005286:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800528a:	eb06 0905 	add.w	r9, r6, r5
 800528e:	d110      	bne.n	80052b2 <__cvt+0x8e>
 8005290:	7833      	ldrb	r3, [r6, #0]
 8005292:	2b30      	cmp	r3, #48	; 0x30
 8005294:	d10a      	bne.n	80052ac <__cvt+0x88>
 8005296:	2200      	movs	r2, #0
 8005298:	2300      	movs	r3, #0
 800529a:	4620      	mov	r0, r4
 800529c:	4639      	mov	r1, r7
 800529e:	f7fb fc1b 	bl	8000ad8 <__aeabi_dcmpeq>
 80052a2:	b918      	cbnz	r0, 80052ac <__cvt+0x88>
 80052a4:	f1c5 0501 	rsb	r5, r5, #1
 80052a8:	f8ca 5000 	str.w	r5, [sl]
 80052ac:	f8da 3000 	ldr.w	r3, [sl]
 80052b0:	4499      	add	r9, r3
 80052b2:	2200      	movs	r2, #0
 80052b4:	2300      	movs	r3, #0
 80052b6:	4620      	mov	r0, r4
 80052b8:	4639      	mov	r1, r7
 80052ba:	f7fb fc0d 	bl	8000ad8 <__aeabi_dcmpeq>
 80052be:	b108      	cbz	r0, 80052c4 <__cvt+0xa0>
 80052c0:	f8cd 901c 	str.w	r9, [sp, #28]
 80052c4:	2230      	movs	r2, #48	; 0x30
 80052c6:	9b07      	ldr	r3, [sp, #28]
 80052c8:	454b      	cmp	r3, r9
 80052ca:	d307      	bcc.n	80052dc <__cvt+0xb8>
 80052cc:	9b07      	ldr	r3, [sp, #28]
 80052ce:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80052d0:	1b9b      	subs	r3, r3, r6
 80052d2:	4630      	mov	r0, r6
 80052d4:	6013      	str	r3, [r2, #0]
 80052d6:	b008      	add	sp, #32
 80052d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052dc:	1c59      	adds	r1, r3, #1
 80052de:	9107      	str	r1, [sp, #28]
 80052e0:	701a      	strb	r2, [r3, #0]
 80052e2:	e7f0      	b.n	80052c6 <__cvt+0xa2>

080052e4 <__exponent>:
 80052e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052e6:	4603      	mov	r3, r0
 80052e8:	2900      	cmp	r1, #0
 80052ea:	bfb8      	it	lt
 80052ec:	4249      	neglt	r1, r1
 80052ee:	f803 2b02 	strb.w	r2, [r3], #2
 80052f2:	bfb4      	ite	lt
 80052f4:	222d      	movlt	r2, #45	; 0x2d
 80052f6:	222b      	movge	r2, #43	; 0x2b
 80052f8:	2909      	cmp	r1, #9
 80052fa:	7042      	strb	r2, [r0, #1]
 80052fc:	dd2a      	ble.n	8005354 <__exponent+0x70>
 80052fe:	f10d 0207 	add.w	r2, sp, #7
 8005302:	4617      	mov	r7, r2
 8005304:	260a      	movs	r6, #10
 8005306:	4694      	mov	ip, r2
 8005308:	fb91 f5f6 	sdiv	r5, r1, r6
 800530c:	fb06 1415 	mls	r4, r6, r5, r1
 8005310:	3430      	adds	r4, #48	; 0x30
 8005312:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005316:	460c      	mov	r4, r1
 8005318:	2c63      	cmp	r4, #99	; 0x63
 800531a:	f102 32ff 	add.w	r2, r2, #4294967295
 800531e:	4629      	mov	r1, r5
 8005320:	dcf1      	bgt.n	8005306 <__exponent+0x22>
 8005322:	3130      	adds	r1, #48	; 0x30
 8005324:	f1ac 0402 	sub.w	r4, ip, #2
 8005328:	f802 1c01 	strb.w	r1, [r2, #-1]
 800532c:	1c41      	adds	r1, r0, #1
 800532e:	4622      	mov	r2, r4
 8005330:	42ba      	cmp	r2, r7
 8005332:	d30a      	bcc.n	800534a <__exponent+0x66>
 8005334:	f10d 0209 	add.w	r2, sp, #9
 8005338:	eba2 020c 	sub.w	r2, r2, ip
 800533c:	42bc      	cmp	r4, r7
 800533e:	bf88      	it	hi
 8005340:	2200      	movhi	r2, #0
 8005342:	4413      	add	r3, r2
 8005344:	1a18      	subs	r0, r3, r0
 8005346:	b003      	add	sp, #12
 8005348:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800534a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800534e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005352:	e7ed      	b.n	8005330 <__exponent+0x4c>
 8005354:	2330      	movs	r3, #48	; 0x30
 8005356:	3130      	adds	r1, #48	; 0x30
 8005358:	7083      	strb	r3, [r0, #2]
 800535a:	70c1      	strb	r1, [r0, #3]
 800535c:	1d03      	adds	r3, r0, #4
 800535e:	e7f1      	b.n	8005344 <__exponent+0x60>

08005360 <_printf_float>:
 8005360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005364:	b091      	sub	sp, #68	; 0x44
 8005366:	460c      	mov	r4, r1
 8005368:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800536c:	4616      	mov	r6, r2
 800536e:	461f      	mov	r7, r3
 8005370:	4605      	mov	r5, r0
 8005372:	f000 fcbf 	bl	8005cf4 <_localeconv_r>
 8005376:	6803      	ldr	r3, [r0, #0]
 8005378:	9309      	str	r3, [sp, #36]	; 0x24
 800537a:	4618      	mov	r0, r3
 800537c:	f7fa ff80 	bl	8000280 <strlen>
 8005380:	2300      	movs	r3, #0
 8005382:	930e      	str	r3, [sp, #56]	; 0x38
 8005384:	f8d8 3000 	ldr.w	r3, [r8]
 8005388:	900a      	str	r0, [sp, #40]	; 0x28
 800538a:	3307      	adds	r3, #7
 800538c:	f023 0307 	bic.w	r3, r3, #7
 8005390:	f103 0208 	add.w	r2, r3, #8
 8005394:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005398:	f8d4 b000 	ldr.w	fp, [r4]
 800539c:	f8c8 2000 	str.w	r2, [r8]
 80053a0:	e9d3 a800 	ldrd	sl, r8, [r3]
 80053a4:	4652      	mov	r2, sl
 80053a6:	4643      	mov	r3, r8
 80053a8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80053ac:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80053b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80053b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053b4:	4b9c      	ldr	r3, [pc, #624]	; (8005628 <_printf_float+0x2c8>)
 80053b6:	f04f 32ff 	mov.w	r2, #4294967295
 80053ba:	4650      	mov	r0, sl
 80053bc:	f7fb fbbe 	bl	8000b3c <__aeabi_dcmpun>
 80053c0:	bb70      	cbnz	r0, 8005420 <_printf_float+0xc0>
 80053c2:	4b99      	ldr	r3, [pc, #612]	; (8005628 <_printf_float+0x2c8>)
 80053c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053c6:	f04f 32ff 	mov.w	r2, #4294967295
 80053ca:	4650      	mov	r0, sl
 80053cc:	f7fb fb98 	bl	8000b00 <__aeabi_dcmple>
 80053d0:	bb30      	cbnz	r0, 8005420 <_printf_float+0xc0>
 80053d2:	2200      	movs	r2, #0
 80053d4:	2300      	movs	r3, #0
 80053d6:	4650      	mov	r0, sl
 80053d8:	4641      	mov	r1, r8
 80053da:	f7fb fb87 	bl	8000aec <__aeabi_dcmplt>
 80053de:	b110      	cbz	r0, 80053e6 <_printf_float+0x86>
 80053e0:	232d      	movs	r3, #45	; 0x2d
 80053e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053e6:	4a91      	ldr	r2, [pc, #580]	; (800562c <_printf_float+0x2cc>)
 80053e8:	4b91      	ldr	r3, [pc, #580]	; (8005630 <_printf_float+0x2d0>)
 80053ea:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80053ee:	bf94      	ite	ls
 80053f0:	4690      	movls	r8, r2
 80053f2:	4698      	movhi	r8, r3
 80053f4:	2303      	movs	r3, #3
 80053f6:	6123      	str	r3, [r4, #16]
 80053f8:	f02b 0304 	bic.w	r3, fp, #4
 80053fc:	6023      	str	r3, [r4, #0]
 80053fe:	f04f 0a00 	mov.w	sl, #0
 8005402:	9700      	str	r7, [sp, #0]
 8005404:	4633      	mov	r3, r6
 8005406:	aa0f      	add	r2, sp, #60	; 0x3c
 8005408:	4621      	mov	r1, r4
 800540a:	4628      	mov	r0, r5
 800540c:	f000 f9d4 	bl	80057b8 <_printf_common>
 8005410:	3001      	adds	r0, #1
 8005412:	f040 808f 	bne.w	8005534 <_printf_float+0x1d4>
 8005416:	f04f 30ff 	mov.w	r0, #4294967295
 800541a:	b011      	add	sp, #68	; 0x44
 800541c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005420:	4652      	mov	r2, sl
 8005422:	4643      	mov	r3, r8
 8005424:	4650      	mov	r0, sl
 8005426:	4641      	mov	r1, r8
 8005428:	f7fb fb88 	bl	8000b3c <__aeabi_dcmpun>
 800542c:	b140      	cbz	r0, 8005440 <_printf_float+0xe0>
 800542e:	f1b8 0f00 	cmp.w	r8, #0
 8005432:	bfbc      	itt	lt
 8005434:	232d      	movlt	r3, #45	; 0x2d
 8005436:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800543a:	4a7e      	ldr	r2, [pc, #504]	; (8005634 <_printf_float+0x2d4>)
 800543c:	4b7e      	ldr	r3, [pc, #504]	; (8005638 <_printf_float+0x2d8>)
 800543e:	e7d4      	b.n	80053ea <_printf_float+0x8a>
 8005440:	6863      	ldr	r3, [r4, #4]
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005448:	d142      	bne.n	80054d0 <_printf_float+0x170>
 800544a:	2306      	movs	r3, #6
 800544c:	6063      	str	r3, [r4, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	9206      	str	r2, [sp, #24]
 8005452:	aa0e      	add	r2, sp, #56	; 0x38
 8005454:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005458:	aa0d      	add	r2, sp, #52	; 0x34
 800545a:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800545e:	9203      	str	r2, [sp, #12]
 8005460:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005464:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005468:	6023      	str	r3, [r4, #0]
 800546a:	6863      	ldr	r3, [r4, #4]
 800546c:	9300      	str	r3, [sp, #0]
 800546e:	4652      	mov	r2, sl
 8005470:	4643      	mov	r3, r8
 8005472:	4628      	mov	r0, r5
 8005474:	910b      	str	r1, [sp, #44]	; 0x2c
 8005476:	f7ff fed5 	bl	8005224 <__cvt>
 800547a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800547c:	2947      	cmp	r1, #71	; 0x47
 800547e:	4680      	mov	r8, r0
 8005480:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005482:	d108      	bne.n	8005496 <_printf_float+0x136>
 8005484:	1cc8      	adds	r0, r1, #3
 8005486:	db02      	blt.n	800548e <_printf_float+0x12e>
 8005488:	6863      	ldr	r3, [r4, #4]
 800548a:	4299      	cmp	r1, r3
 800548c:	dd40      	ble.n	8005510 <_printf_float+0x1b0>
 800548e:	f1a9 0902 	sub.w	r9, r9, #2
 8005492:	fa5f f989 	uxtb.w	r9, r9
 8005496:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800549a:	d81f      	bhi.n	80054dc <_printf_float+0x17c>
 800549c:	3901      	subs	r1, #1
 800549e:	464a      	mov	r2, r9
 80054a0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80054a4:	910d      	str	r1, [sp, #52]	; 0x34
 80054a6:	f7ff ff1d 	bl	80052e4 <__exponent>
 80054aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054ac:	1813      	adds	r3, r2, r0
 80054ae:	2a01      	cmp	r2, #1
 80054b0:	4682      	mov	sl, r0
 80054b2:	6123      	str	r3, [r4, #16]
 80054b4:	dc02      	bgt.n	80054bc <_printf_float+0x15c>
 80054b6:	6822      	ldr	r2, [r4, #0]
 80054b8:	07d2      	lsls	r2, r2, #31
 80054ba:	d501      	bpl.n	80054c0 <_printf_float+0x160>
 80054bc:	3301      	adds	r3, #1
 80054be:	6123      	str	r3, [r4, #16]
 80054c0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d09c      	beq.n	8005402 <_printf_float+0xa2>
 80054c8:	232d      	movs	r3, #45	; 0x2d
 80054ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054ce:	e798      	b.n	8005402 <_printf_float+0xa2>
 80054d0:	2947      	cmp	r1, #71	; 0x47
 80054d2:	d1bc      	bne.n	800544e <_printf_float+0xee>
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1ba      	bne.n	800544e <_printf_float+0xee>
 80054d8:	2301      	movs	r3, #1
 80054da:	e7b7      	b.n	800544c <_printf_float+0xec>
 80054dc:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80054e0:	d118      	bne.n	8005514 <_printf_float+0x1b4>
 80054e2:	2900      	cmp	r1, #0
 80054e4:	6863      	ldr	r3, [r4, #4]
 80054e6:	dd0b      	ble.n	8005500 <_printf_float+0x1a0>
 80054e8:	6121      	str	r1, [r4, #16]
 80054ea:	b913      	cbnz	r3, 80054f2 <_printf_float+0x192>
 80054ec:	6822      	ldr	r2, [r4, #0]
 80054ee:	07d0      	lsls	r0, r2, #31
 80054f0:	d502      	bpl.n	80054f8 <_printf_float+0x198>
 80054f2:	3301      	adds	r3, #1
 80054f4:	440b      	add	r3, r1
 80054f6:	6123      	str	r3, [r4, #16]
 80054f8:	65a1      	str	r1, [r4, #88]	; 0x58
 80054fa:	f04f 0a00 	mov.w	sl, #0
 80054fe:	e7df      	b.n	80054c0 <_printf_float+0x160>
 8005500:	b913      	cbnz	r3, 8005508 <_printf_float+0x1a8>
 8005502:	6822      	ldr	r2, [r4, #0]
 8005504:	07d2      	lsls	r2, r2, #31
 8005506:	d501      	bpl.n	800550c <_printf_float+0x1ac>
 8005508:	3302      	adds	r3, #2
 800550a:	e7f4      	b.n	80054f6 <_printf_float+0x196>
 800550c:	2301      	movs	r3, #1
 800550e:	e7f2      	b.n	80054f6 <_printf_float+0x196>
 8005510:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005514:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005516:	4299      	cmp	r1, r3
 8005518:	db05      	blt.n	8005526 <_printf_float+0x1c6>
 800551a:	6823      	ldr	r3, [r4, #0]
 800551c:	6121      	str	r1, [r4, #16]
 800551e:	07d8      	lsls	r0, r3, #31
 8005520:	d5ea      	bpl.n	80054f8 <_printf_float+0x198>
 8005522:	1c4b      	adds	r3, r1, #1
 8005524:	e7e7      	b.n	80054f6 <_printf_float+0x196>
 8005526:	2900      	cmp	r1, #0
 8005528:	bfd4      	ite	le
 800552a:	f1c1 0202 	rsble	r2, r1, #2
 800552e:	2201      	movgt	r2, #1
 8005530:	4413      	add	r3, r2
 8005532:	e7e0      	b.n	80054f6 <_printf_float+0x196>
 8005534:	6823      	ldr	r3, [r4, #0]
 8005536:	055a      	lsls	r2, r3, #21
 8005538:	d407      	bmi.n	800554a <_printf_float+0x1ea>
 800553a:	6923      	ldr	r3, [r4, #16]
 800553c:	4642      	mov	r2, r8
 800553e:	4631      	mov	r1, r6
 8005540:	4628      	mov	r0, r5
 8005542:	47b8      	blx	r7
 8005544:	3001      	adds	r0, #1
 8005546:	d12b      	bne.n	80055a0 <_printf_float+0x240>
 8005548:	e765      	b.n	8005416 <_printf_float+0xb6>
 800554a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800554e:	f240 80dc 	bls.w	800570a <_printf_float+0x3aa>
 8005552:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005556:	2200      	movs	r2, #0
 8005558:	2300      	movs	r3, #0
 800555a:	f7fb fabd 	bl	8000ad8 <__aeabi_dcmpeq>
 800555e:	2800      	cmp	r0, #0
 8005560:	d033      	beq.n	80055ca <_printf_float+0x26a>
 8005562:	4a36      	ldr	r2, [pc, #216]	; (800563c <_printf_float+0x2dc>)
 8005564:	2301      	movs	r3, #1
 8005566:	4631      	mov	r1, r6
 8005568:	4628      	mov	r0, r5
 800556a:	47b8      	blx	r7
 800556c:	3001      	adds	r0, #1
 800556e:	f43f af52 	beq.w	8005416 <_printf_float+0xb6>
 8005572:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005576:	429a      	cmp	r2, r3
 8005578:	db02      	blt.n	8005580 <_printf_float+0x220>
 800557a:	6823      	ldr	r3, [r4, #0]
 800557c:	07d8      	lsls	r0, r3, #31
 800557e:	d50f      	bpl.n	80055a0 <_printf_float+0x240>
 8005580:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005584:	4631      	mov	r1, r6
 8005586:	4628      	mov	r0, r5
 8005588:	47b8      	blx	r7
 800558a:	3001      	adds	r0, #1
 800558c:	f43f af43 	beq.w	8005416 <_printf_float+0xb6>
 8005590:	f04f 0800 	mov.w	r8, #0
 8005594:	f104 091a 	add.w	r9, r4, #26
 8005598:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800559a:	3b01      	subs	r3, #1
 800559c:	4543      	cmp	r3, r8
 800559e:	dc09      	bgt.n	80055b4 <_printf_float+0x254>
 80055a0:	6823      	ldr	r3, [r4, #0]
 80055a2:	079b      	lsls	r3, r3, #30
 80055a4:	f100 8103 	bmi.w	80057ae <_printf_float+0x44e>
 80055a8:	68e0      	ldr	r0, [r4, #12]
 80055aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80055ac:	4298      	cmp	r0, r3
 80055ae:	bfb8      	it	lt
 80055b0:	4618      	movlt	r0, r3
 80055b2:	e732      	b.n	800541a <_printf_float+0xba>
 80055b4:	2301      	movs	r3, #1
 80055b6:	464a      	mov	r2, r9
 80055b8:	4631      	mov	r1, r6
 80055ba:	4628      	mov	r0, r5
 80055bc:	47b8      	blx	r7
 80055be:	3001      	adds	r0, #1
 80055c0:	f43f af29 	beq.w	8005416 <_printf_float+0xb6>
 80055c4:	f108 0801 	add.w	r8, r8, #1
 80055c8:	e7e6      	b.n	8005598 <_printf_float+0x238>
 80055ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	dc37      	bgt.n	8005640 <_printf_float+0x2e0>
 80055d0:	4a1a      	ldr	r2, [pc, #104]	; (800563c <_printf_float+0x2dc>)
 80055d2:	2301      	movs	r3, #1
 80055d4:	4631      	mov	r1, r6
 80055d6:	4628      	mov	r0, r5
 80055d8:	47b8      	blx	r7
 80055da:	3001      	adds	r0, #1
 80055dc:	f43f af1b 	beq.w	8005416 <_printf_float+0xb6>
 80055e0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80055e4:	4313      	orrs	r3, r2
 80055e6:	d102      	bne.n	80055ee <_printf_float+0x28e>
 80055e8:	6823      	ldr	r3, [r4, #0]
 80055ea:	07d9      	lsls	r1, r3, #31
 80055ec:	d5d8      	bpl.n	80055a0 <_printf_float+0x240>
 80055ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	47b8      	blx	r7
 80055f8:	3001      	adds	r0, #1
 80055fa:	f43f af0c 	beq.w	8005416 <_printf_float+0xb6>
 80055fe:	f04f 0900 	mov.w	r9, #0
 8005602:	f104 0a1a 	add.w	sl, r4, #26
 8005606:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005608:	425b      	negs	r3, r3
 800560a:	454b      	cmp	r3, r9
 800560c:	dc01      	bgt.n	8005612 <_printf_float+0x2b2>
 800560e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005610:	e794      	b.n	800553c <_printf_float+0x1dc>
 8005612:	2301      	movs	r3, #1
 8005614:	4652      	mov	r2, sl
 8005616:	4631      	mov	r1, r6
 8005618:	4628      	mov	r0, r5
 800561a:	47b8      	blx	r7
 800561c:	3001      	adds	r0, #1
 800561e:	f43f aefa 	beq.w	8005416 <_printf_float+0xb6>
 8005622:	f109 0901 	add.w	r9, r9, #1
 8005626:	e7ee      	b.n	8005606 <_printf_float+0x2a6>
 8005628:	7fefffff 	.word	0x7fefffff
 800562c:	08007b78 	.word	0x08007b78
 8005630:	08007b7c 	.word	0x08007b7c
 8005634:	08007b80 	.word	0x08007b80
 8005638:	08007b84 	.word	0x08007b84
 800563c:	08007b88 	.word	0x08007b88
 8005640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005642:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005644:	429a      	cmp	r2, r3
 8005646:	bfa8      	it	ge
 8005648:	461a      	movge	r2, r3
 800564a:	2a00      	cmp	r2, #0
 800564c:	4691      	mov	r9, r2
 800564e:	dc37      	bgt.n	80056c0 <_printf_float+0x360>
 8005650:	f04f 0b00 	mov.w	fp, #0
 8005654:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005658:	f104 021a 	add.w	r2, r4, #26
 800565c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005660:	ebaa 0309 	sub.w	r3, sl, r9
 8005664:	455b      	cmp	r3, fp
 8005666:	dc33      	bgt.n	80056d0 <_printf_float+0x370>
 8005668:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800566c:	429a      	cmp	r2, r3
 800566e:	db3b      	blt.n	80056e8 <_printf_float+0x388>
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	07da      	lsls	r2, r3, #31
 8005674:	d438      	bmi.n	80056e8 <_printf_float+0x388>
 8005676:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800567a:	eba2 0903 	sub.w	r9, r2, r3
 800567e:	eba2 020a 	sub.w	r2, r2, sl
 8005682:	4591      	cmp	r9, r2
 8005684:	bfa8      	it	ge
 8005686:	4691      	movge	r9, r2
 8005688:	f1b9 0f00 	cmp.w	r9, #0
 800568c:	dc34      	bgt.n	80056f8 <_printf_float+0x398>
 800568e:	f04f 0800 	mov.w	r8, #0
 8005692:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005696:	f104 0a1a 	add.w	sl, r4, #26
 800569a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800569e:	1a9b      	subs	r3, r3, r2
 80056a0:	eba3 0309 	sub.w	r3, r3, r9
 80056a4:	4543      	cmp	r3, r8
 80056a6:	f77f af7b 	ble.w	80055a0 <_printf_float+0x240>
 80056aa:	2301      	movs	r3, #1
 80056ac:	4652      	mov	r2, sl
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	47b8      	blx	r7
 80056b4:	3001      	adds	r0, #1
 80056b6:	f43f aeae 	beq.w	8005416 <_printf_float+0xb6>
 80056ba:	f108 0801 	add.w	r8, r8, #1
 80056be:	e7ec      	b.n	800569a <_printf_float+0x33a>
 80056c0:	4613      	mov	r3, r2
 80056c2:	4631      	mov	r1, r6
 80056c4:	4642      	mov	r2, r8
 80056c6:	4628      	mov	r0, r5
 80056c8:	47b8      	blx	r7
 80056ca:	3001      	adds	r0, #1
 80056cc:	d1c0      	bne.n	8005650 <_printf_float+0x2f0>
 80056ce:	e6a2      	b.n	8005416 <_printf_float+0xb6>
 80056d0:	2301      	movs	r3, #1
 80056d2:	4631      	mov	r1, r6
 80056d4:	4628      	mov	r0, r5
 80056d6:	920b      	str	r2, [sp, #44]	; 0x2c
 80056d8:	47b8      	blx	r7
 80056da:	3001      	adds	r0, #1
 80056dc:	f43f ae9b 	beq.w	8005416 <_printf_float+0xb6>
 80056e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80056e2:	f10b 0b01 	add.w	fp, fp, #1
 80056e6:	e7b9      	b.n	800565c <_printf_float+0x2fc>
 80056e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056ec:	4631      	mov	r1, r6
 80056ee:	4628      	mov	r0, r5
 80056f0:	47b8      	blx	r7
 80056f2:	3001      	adds	r0, #1
 80056f4:	d1bf      	bne.n	8005676 <_printf_float+0x316>
 80056f6:	e68e      	b.n	8005416 <_printf_float+0xb6>
 80056f8:	464b      	mov	r3, r9
 80056fa:	eb08 020a 	add.w	r2, r8, sl
 80056fe:	4631      	mov	r1, r6
 8005700:	4628      	mov	r0, r5
 8005702:	47b8      	blx	r7
 8005704:	3001      	adds	r0, #1
 8005706:	d1c2      	bne.n	800568e <_printf_float+0x32e>
 8005708:	e685      	b.n	8005416 <_printf_float+0xb6>
 800570a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800570c:	2a01      	cmp	r2, #1
 800570e:	dc01      	bgt.n	8005714 <_printf_float+0x3b4>
 8005710:	07db      	lsls	r3, r3, #31
 8005712:	d539      	bpl.n	8005788 <_printf_float+0x428>
 8005714:	2301      	movs	r3, #1
 8005716:	4642      	mov	r2, r8
 8005718:	4631      	mov	r1, r6
 800571a:	4628      	mov	r0, r5
 800571c:	47b8      	blx	r7
 800571e:	3001      	adds	r0, #1
 8005720:	f43f ae79 	beq.w	8005416 <_printf_float+0xb6>
 8005724:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005728:	4631      	mov	r1, r6
 800572a:	4628      	mov	r0, r5
 800572c:	47b8      	blx	r7
 800572e:	3001      	adds	r0, #1
 8005730:	f43f ae71 	beq.w	8005416 <_printf_float+0xb6>
 8005734:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005738:	2200      	movs	r2, #0
 800573a:	2300      	movs	r3, #0
 800573c:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8005740:	f7fb f9ca 	bl	8000ad8 <__aeabi_dcmpeq>
 8005744:	b9d8      	cbnz	r0, 800577e <_printf_float+0x41e>
 8005746:	f109 33ff 	add.w	r3, r9, #4294967295
 800574a:	f108 0201 	add.w	r2, r8, #1
 800574e:	4631      	mov	r1, r6
 8005750:	4628      	mov	r0, r5
 8005752:	47b8      	blx	r7
 8005754:	3001      	adds	r0, #1
 8005756:	d10e      	bne.n	8005776 <_printf_float+0x416>
 8005758:	e65d      	b.n	8005416 <_printf_float+0xb6>
 800575a:	2301      	movs	r3, #1
 800575c:	464a      	mov	r2, r9
 800575e:	4631      	mov	r1, r6
 8005760:	4628      	mov	r0, r5
 8005762:	47b8      	blx	r7
 8005764:	3001      	adds	r0, #1
 8005766:	f43f ae56 	beq.w	8005416 <_printf_float+0xb6>
 800576a:	f108 0801 	add.w	r8, r8, #1
 800576e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005770:	3b01      	subs	r3, #1
 8005772:	4543      	cmp	r3, r8
 8005774:	dcf1      	bgt.n	800575a <_printf_float+0x3fa>
 8005776:	4653      	mov	r3, sl
 8005778:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800577c:	e6df      	b.n	800553e <_printf_float+0x1de>
 800577e:	f04f 0800 	mov.w	r8, #0
 8005782:	f104 091a 	add.w	r9, r4, #26
 8005786:	e7f2      	b.n	800576e <_printf_float+0x40e>
 8005788:	2301      	movs	r3, #1
 800578a:	4642      	mov	r2, r8
 800578c:	e7df      	b.n	800574e <_printf_float+0x3ee>
 800578e:	2301      	movs	r3, #1
 8005790:	464a      	mov	r2, r9
 8005792:	4631      	mov	r1, r6
 8005794:	4628      	mov	r0, r5
 8005796:	47b8      	blx	r7
 8005798:	3001      	adds	r0, #1
 800579a:	f43f ae3c 	beq.w	8005416 <_printf_float+0xb6>
 800579e:	f108 0801 	add.w	r8, r8, #1
 80057a2:	68e3      	ldr	r3, [r4, #12]
 80057a4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80057a6:	1a5b      	subs	r3, r3, r1
 80057a8:	4543      	cmp	r3, r8
 80057aa:	dcf0      	bgt.n	800578e <_printf_float+0x42e>
 80057ac:	e6fc      	b.n	80055a8 <_printf_float+0x248>
 80057ae:	f04f 0800 	mov.w	r8, #0
 80057b2:	f104 0919 	add.w	r9, r4, #25
 80057b6:	e7f4      	b.n	80057a2 <_printf_float+0x442>

080057b8 <_printf_common>:
 80057b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057bc:	4616      	mov	r6, r2
 80057be:	4699      	mov	r9, r3
 80057c0:	688a      	ldr	r2, [r1, #8]
 80057c2:	690b      	ldr	r3, [r1, #16]
 80057c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057c8:	4293      	cmp	r3, r2
 80057ca:	bfb8      	it	lt
 80057cc:	4613      	movlt	r3, r2
 80057ce:	6033      	str	r3, [r6, #0]
 80057d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057d4:	4607      	mov	r7, r0
 80057d6:	460c      	mov	r4, r1
 80057d8:	b10a      	cbz	r2, 80057de <_printf_common+0x26>
 80057da:	3301      	adds	r3, #1
 80057dc:	6033      	str	r3, [r6, #0]
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	0699      	lsls	r1, r3, #26
 80057e2:	bf42      	ittt	mi
 80057e4:	6833      	ldrmi	r3, [r6, #0]
 80057e6:	3302      	addmi	r3, #2
 80057e8:	6033      	strmi	r3, [r6, #0]
 80057ea:	6825      	ldr	r5, [r4, #0]
 80057ec:	f015 0506 	ands.w	r5, r5, #6
 80057f0:	d106      	bne.n	8005800 <_printf_common+0x48>
 80057f2:	f104 0a19 	add.w	sl, r4, #25
 80057f6:	68e3      	ldr	r3, [r4, #12]
 80057f8:	6832      	ldr	r2, [r6, #0]
 80057fa:	1a9b      	subs	r3, r3, r2
 80057fc:	42ab      	cmp	r3, r5
 80057fe:	dc26      	bgt.n	800584e <_printf_common+0x96>
 8005800:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005804:	1e13      	subs	r3, r2, #0
 8005806:	6822      	ldr	r2, [r4, #0]
 8005808:	bf18      	it	ne
 800580a:	2301      	movne	r3, #1
 800580c:	0692      	lsls	r2, r2, #26
 800580e:	d42b      	bmi.n	8005868 <_printf_common+0xb0>
 8005810:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005814:	4649      	mov	r1, r9
 8005816:	4638      	mov	r0, r7
 8005818:	47c0      	blx	r8
 800581a:	3001      	adds	r0, #1
 800581c:	d01e      	beq.n	800585c <_printf_common+0xa4>
 800581e:	6823      	ldr	r3, [r4, #0]
 8005820:	6922      	ldr	r2, [r4, #16]
 8005822:	f003 0306 	and.w	r3, r3, #6
 8005826:	2b04      	cmp	r3, #4
 8005828:	bf02      	ittt	eq
 800582a:	68e5      	ldreq	r5, [r4, #12]
 800582c:	6833      	ldreq	r3, [r6, #0]
 800582e:	1aed      	subeq	r5, r5, r3
 8005830:	68a3      	ldr	r3, [r4, #8]
 8005832:	bf0c      	ite	eq
 8005834:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005838:	2500      	movne	r5, #0
 800583a:	4293      	cmp	r3, r2
 800583c:	bfc4      	itt	gt
 800583e:	1a9b      	subgt	r3, r3, r2
 8005840:	18ed      	addgt	r5, r5, r3
 8005842:	2600      	movs	r6, #0
 8005844:	341a      	adds	r4, #26
 8005846:	42b5      	cmp	r5, r6
 8005848:	d11a      	bne.n	8005880 <_printf_common+0xc8>
 800584a:	2000      	movs	r0, #0
 800584c:	e008      	b.n	8005860 <_printf_common+0xa8>
 800584e:	2301      	movs	r3, #1
 8005850:	4652      	mov	r2, sl
 8005852:	4649      	mov	r1, r9
 8005854:	4638      	mov	r0, r7
 8005856:	47c0      	blx	r8
 8005858:	3001      	adds	r0, #1
 800585a:	d103      	bne.n	8005864 <_printf_common+0xac>
 800585c:	f04f 30ff 	mov.w	r0, #4294967295
 8005860:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005864:	3501      	adds	r5, #1
 8005866:	e7c6      	b.n	80057f6 <_printf_common+0x3e>
 8005868:	18e1      	adds	r1, r4, r3
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	2030      	movs	r0, #48	; 0x30
 800586e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005872:	4422      	add	r2, r4
 8005874:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005878:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800587c:	3302      	adds	r3, #2
 800587e:	e7c7      	b.n	8005810 <_printf_common+0x58>
 8005880:	2301      	movs	r3, #1
 8005882:	4622      	mov	r2, r4
 8005884:	4649      	mov	r1, r9
 8005886:	4638      	mov	r0, r7
 8005888:	47c0      	blx	r8
 800588a:	3001      	adds	r0, #1
 800588c:	d0e6      	beq.n	800585c <_printf_common+0xa4>
 800588e:	3601      	adds	r6, #1
 8005890:	e7d9      	b.n	8005846 <_printf_common+0x8e>
	...

08005894 <_printf_i>:
 8005894:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005898:	7e0f      	ldrb	r7, [r1, #24]
 800589a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800589c:	2f78      	cmp	r7, #120	; 0x78
 800589e:	4691      	mov	r9, r2
 80058a0:	4680      	mov	r8, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	469a      	mov	sl, r3
 80058a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80058aa:	d807      	bhi.n	80058bc <_printf_i+0x28>
 80058ac:	2f62      	cmp	r7, #98	; 0x62
 80058ae:	d80a      	bhi.n	80058c6 <_printf_i+0x32>
 80058b0:	2f00      	cmp	r7, #0
 80058b2:	f000 80d4 	beq.w	8005a5e <_printf_i+0x1ca>
 80058b6:	2f58      	cmp	r7, #88	; 0x58
 80058b8:	f000 80c0 	beq.w	8005a3c <_printf_i+0x1a8>
 80058bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058c4:	e03a      	b.n	800593c <_printf_i+0xa8>
 80058c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058ca:	2b15      	cmp	r3, #21
 80058cc:	d8f6      	bhi.n	80058bc <_printf_i+0x28>
 80058ce:	a101      	add	r1, pc, #4	; (adr r1, 80058d4 <_printf_i+0x40>)
 80058d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058d4:	0800592d 	.word	0x0800592d
 80058d8:	08005941 	.word	0x08005941
 80058dc:	080058bd 	.word	0x080058bd
 80058e0:	080058bd 	.word	0x080058bd
 80058e4:	080058bd 	.word	0x080058bd
 80058e8:	080058bd 	.word	0x080058bd
 80058ec:	08005941 	.word	0x08005941
 80058f0:	080058bd 	.word	0x080058bd
 80058f4:	080058bd 	.word	0x080058bd
 80058f8:	080058bd 	.word	0x080058bd
 80058fc:	080058bd 	.word	0x080058bd
 8005900:	08005a45 	.word	0x08005a45
 8005904:	0800596d 	.word	0x0800596d
 8005908:	080059ff 	.word	0x080059ff
 800590c:	080058bd 	.word	0x080058bd
 8005910:	080058bd 	.word	0x080058bd
 8005914:	08005a67 	.word	0x08005a67
 8005918:	080058bd 	.word	0x080058bd
 800591c:	0800596d 	.word	0x0800596d
 8005920:	080058bd 	.word	0x080058bd
 8005924:	080058bd 	.word	0x080058bd
 8005928:	08005a07 	.word	0x08005a07
 800592c:	682b      	ldr	r3, [r5, #0]
 800592e:	1d1a      	adds	r2, r3, #4
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	602a      	str	r2, [r5, #0]
 8005934:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005938:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800593c:	2301      	movs	r3, #1
 800593e:	e09f      	b.n	8005a80 <_printf_i+0x1ec>
 8005940:	6820      	ldr	r0, [r4, #0]
 8005942:	682b      	ldr	r3, [r5, #0]
 8005944:	0607      	lsls	r7, r0, #24
 8005946:	f103 0104 	add.w	r1, r3, #4
 800594a:	6029      	str	r1, [r5, #0]
 800594c:	d501      	bpl.n	8005952 <_printf_i+0xbe>
 800594e:	681e      	ldr	r6, [r3, #0]
 8005950:	e003      	b.n	800595a <_printf_i+0xc6>
 8005952:	0646      	lsls	r6, r0, #25
 8005954:	d5fb      	bpl.n	800594e <_printf_i+0xba>
 8005956:	f9b3 6000 	ldrsh.w	r6, [r3]
 800595a:	2e00      	cmp	r6, #0
 800595c:	da03      	bge.n	8005966 <_printf_i+0xd2>
 800595e:	232d      	movs	r3, #45	; 0x2d
 8005960:	4276      	negs	r6, r6
 8005962:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005966:	485a      	ldr	r0, [pc, #360]	; (8005ad0 <_printf_i+0x23c>)
 8005968:	230a      	movs	r3, #10
 800596a:	e012      	b.n	8005992 <_printf_i+0xfe>
 800596c:	682b      	ldr	r3, [r5, #0]
 800596e:	6820      	ldr	r0, [r4, #0]
 8005970:	1d19      	adds	r1, r3, #4
 8005972:	6029      	str	r1, [r5, #0]
 8005974:	0605      	lsls	r5, r0, #24
 8005976:	d501      	bpl.n	800597c <_printf_i+0xe8>
 8005978:	681e      	ldr	r6, [r3, #0]
 800597a:	e002      	b.n	8005982 <_printf_i+0xee>
 800597c:	0641      	lsls	r1, r0, #25
 800597e:	d5fb      	bpl.n	8005978 <_printf_i+0xe4>
 8005980:	881e      	ldrh	r6, [r3, #0]
 8005982:	4853      	ldr	r0, [pc, #332]	; (8005ad0 <_printf_i+0x23c>)
 8005984:	2f6f      	cmp	r7, #111	; 0x6f
 8005986:	bf0c      	ite	eq
 8005988:	2308      	moveq	r3, #8
 800598a:	230a      	movne	r3, #10
 800598c:	2100      	movs	r1, #0
 800598e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005992:	6865      	ldr	r5, [r4, #4]
 8005994:	60a5      	str	r5, [r4, #8]
 8005996:	2d00      	cmp	r5, #0
 8005998:	bfa2      	ittt	ge
 800599a:	6821      	ldrge	r1, [r4, #0]
 800599c:	f021 0104 	bicge.w	r1, r1, #4
 80059a0:	6021      	strge	r1, [r4, #0]
 80059a2:	b90e      	cbnz	r6, 80059a8 <_printf_i+0x114>
 80059a4:	2d00      	cmp	r5, #0
 80059a6:	d04b      	beq.n	8005a40 <_printf_i+0x1ac>
 80059a8:	4615      	mov	r5, r2
 80059aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80059ae:	fb03 6711 	mls	r7, r3, r1, r6
 80059b2:	5dc7      	ldrb	r7, [r0, r7]
 80059b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059b8:	4637      	mov	r7, r6
 80059ba:	42bb      	cmp	r3, r7
 80059bc:	460e      	mov	r6, r1
 80059be:	d9f4      	bls.n	80059aa <_printf_i+0x116>
 80059c0:	2b08      	cmp	r3, #8
 80059c2:	d10b      	bne.n	80059dc <_printf_i+0x148>
 80059c4:	6823      	ldr	r3, [r4, #0]
 80059c6:	07de      	lsls	r6, r3, #31
 80059c8:	d508      	bpl.n	80059dc <_printf_i+0x148>
 80059ca:	6923      	ldr	r3, [r4, #16]
 80059cc:	6861      	ldr	r1, [r4, #4]
 80059ce:	4299      	cmp	r1, r3
 80059d0:	bfde      	ittt	le
 80059d2:	2330      	movle	r3, #48	; 0x30
 80059d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80059dc:	1b52      	subs	r2, r2, r5
 80059de:	6122      	str	r2, [r4, #16]
 80059e0:	f8cd a000 	str.w	sl, [sp]
 80059e4:	464b      	mov	r3, r9
 80059e6:	aa03      	add	r2, sp, #12
 80059e8:	4621      	mov	r1, r4
 80059ea:	4640      	mov	r0, r8
 80059ec:	f7ff fee4 	bl	80057b8 <_printf_common>
 80059f0:	3001      	adds	r0, #1
 80059f2:	d14a      	bne.n	8005a8a <_printf_i+0x1f6>
 80059f4:	f04f 30ff 	mov.w	r0, #4294967295
 80059f8:	b004      	add	sp, #16
 80059fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059fe:	6823      	ldr	r3, [r4, #0]
 8005a00:	f043 0320 	orr.w	r3, r3, #32
 8005a04:	6023      	str	r3, [r4, #0]
 8005a06:	4833      	ldr	r0, [pc, #204]	; (8005ad4 <_printf_i+0x240>)
 8005a08:	2778      	movs	r7, #120	; 0x78
 8005a0a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	6829      	ldr	r1, [r5, #0]
 8005a12:	061f      	lsls	r7, r3, #24
 8005a14:	f851 6b04 	ldr.w	r6, [r1], #4
 8005a18:	d402      	bmi.n	8005a20 <_printf_i+0x18c>
 8005a1a:	065f      	lsls	r7, r3, #25
 8005a1c:	bf48      	it	mi
 8005a1e:	b2b6      	uxthmi	r6, r6
 8005a20:	07df      	lsls	r7, r3, #31
 8005a22:	bf48      	it	mi
 8005a24:	f043 0320 	orrmi.w	r3, r3, #32
 8005a28:	6029      	str	r1, [r5, #0]
 8005a2a:	bf48      	it	mi
 8005a2c:	6023      	strmi	r3, [r4, #0]
 8005a2e:	b91e      	cbnz	r6, 8005a38 <_printf_i+0x1a4>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	f023 0320 	bic.w	r3, r3, #32
 8005a36:	6023      	str	r3, [r4, #0]
 8005a38:	2310      	movs	r3, #16
 8005a3a:	e7a7      	b.n	800598c <_printf_i+0xf8>
 8005a3c:	4824      	ldr	r0, [pc, #144]	; (8005ad0 <_printf_i+0x23c>)
 8005a3e:	e7e4      	b.n	8005a0a <_printf_i+0x176>
 8005a40:	4615      	mov	r5, r2
 8005a42:	e7bd      	b.n	80059c0 <_printf_i+0x12c>
 8005a44:	682b      	ldr	r3, [r5, #0]
 8005a46:	6826      	ldr	r6, [r4, #0]
 8005a48:	6961      	ldr	r1, [r4, #20]
 8005a4a:	1d18      	adds	r0, r3, #4
 8005a4c:	6028      	str	r0, [r5, #0]
 8005a4e:	0635      	lsls	r5, r6, #24
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	d501      	bpl.n	8005a58 <_printf_i+0x1c4>
 8005a54:	6019      	str	r1, [r3, #0]
 8005a56:	e002      	b.n	8005a5e <_printf_i+0x1ca>
 8005a58:	0670      	lsls	r0, r6, #25
 8005a5a:	d5fb      	bpl.n	8005a54 <_printf_i+0x1c0>
 8005a5c:	8019      	strh	r1, [r3, #0]
 8005a5e:	2300      	movs	r3, #0
 8005a60:	6123      	str	r3, [r4, #16]
 8005a62:	4615      	mov	r5, r2
 8005a64:	e7bc      	b.n	80059e0 <_printf_i+0x14c>
 8005a66:	682b      	ldr	r3, [r5, #0]
 8005a68:	1d1a      	adds	r2, r3, #4
 8005a6a:	602a      	str	r2, [r5, #0]
 8005a6c:	681d      	ldr	r5, [r3, #0]
 8005a6e:	6862      	ldr	r2, [r4, #4]
 8005a70:	2100      	movs	r1, #0
 8005a72:	4628      	mov	r0, r5
 8005a74:	f7fa fbb4 	bl	80001e0 <memchr>
 8005a78:	b108      	cbz	r0, 8005a7e <_printf_i+0x1ea>
 8005a7a:	1b40      	subs	r0, r0, r5
 8005a7c:	6060      	str	r0, [r4, #4]
 8005a7e:	6863      	ldr	r3, [r4, #4]
 8005a80:	6123      	str	r3, [r4, #16]
 8005a82:	2300      	movs	r3, #0
 8005a84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a88:	e7aa      	b.n	80059e0 <_printf_i+0x14c>
 8005a8a:	6923      	ldr	r3, [r4, #16]
 8005a8c:	462a      	mov	r2, r5
 8005a8e:	4649      	mov	r1, r9
 8005a90:	4640      	mov	r0, r8
 8005a92:	47d0      	blx	sl
 8005a94:	3001      	adds	r0, #1
 8005a96:	d0ad      	beq.n	80059f4 <_printf_i+0x160>
 8005a98:	6823      	ldr	r3, [r4, #0]
 8005a9a:	079b      	lsls	r3, r3, #30
 8005a9c:	d413      	bmi.n	8005ac6 <_printf_i+0x232>
 8005a9e:	68e0      	ldr	r0, [r4, #12]
 8005aa0:	9b03      	ldr	r3, [sp, #12]
 8005aa2:	4298      	cmp	r0, r3
 8005aa4:	bfb8      	it	lt
 8005aa6:	4618      	movlt	r0, r3
 8005aa8:	e7a6      	b.n	80059f8 <_printf_i+0x164>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	4632      	mov	r2, r6
 8005aae:	4649      	mov	r1, r9
 8005ab0:	4640      	mov	r0, r8
 8005ab2:	47d0      	blx	sl
 8005ab4:	3001      	adds	r0, #1
 8005ab6:	d09d      	beq.n	80059f4 <_printf_i+0x160>
 8005ab8:	3501      	adds	r5, #1
 8005aba:	68e3      	ldr	r3, [r4, #12]
 8005abc:	9903      	ldr	r1, [sp, #12]
 8005abe:	1a5b      	subs	r3, r3, r1
 8005ac0:	42ab      	cmp	r3, r5
 8005ac2:	dcf2      	bgt.n	8005aaa <_printf_i+0x216>
 8005ac4:	e7eb      	b.n	8005a9e <_printf_i+0x20a>
 8005ac6:	2500      	movs	r5, #0
 8005ac8:	f104 0619 	add.w	r6, r4, #25
 8005acc:	e7f5      	b.n	8005aba <_printf_i+0x226>
 8005ace:	bf00      	nop
 8005ad0:	08007b8a 	.word	0x08007b8a
 8005ad4:	08007b9b 	.word	0x08007b9b

08005ad8 <std>:
 8005ad8:	2300      	movs	r3, #0
 8005ada:	b510      	push	{r4, lr}
 8005adc:	4604      	mov	r4, r0
 8005ade:	e9c0 3300 	strd	r3, r3, [r0]
 8005ae2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ae6:	6083      	str	r3, [r0, #8]
 8005ae8:	8181      	strh	r1, [r0, #12]
 8005aea:	6643      	str	r3, [r0, #100]	; 0x64
 8005aec:	81c2      	strh	r2, [r0, #14]
 8005aee:	6183      	str	r3, [r0, #24]
 8005af0:	4619      	mov	r1, r3
 8005af2:	2208      	movs	r2, #8
 8005af4:	305c      	adds	r0, #92	; 0x5c
 8005af6:	f000 f8f4 	bl	8005ce2 <memset>
 8005afa:	4b0d      	ldr	r3, [pc, #52]	; (8005b30 <std+0x58>)
 8005afc:	6263      	str	r3, [r4, #36]	; 0x24
 8005afe:	4b0d      	ldr	r3, [pc, #52]	; (8005b34 <std+0x5c>)
 8005b00:	62a3      	str	r3, [r4, #40]	; 0x28
 8005b02:	4b0d      	ldr	r3, [pc, #52]	; (8005b38 <std+0x60>)
 8005b04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005b06:	4b0d      	ldr	r3, [pc, #52]	; (8005b3c <std+0x64>)
 8005b08:	6323      	str	r3, [r4, #48]	; 0x30
 8005b0a:	4b0d      	ldr	r3, [pc, #52]	; (8005b40 <std+0x68>)
 8005b0c:	6224      	str	r4, [r4, #32]
 8005b0e:	429c      	cmp	r4, r3
 8005b10:	d006      	beq.n	8005b20 <std+0x48>
 8005b12:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005b16:	4294      	cmp	r4, r2
 8005b18:	d002      	beq.n	8005b20 <std+0x48>
 8005b1a:	33d0      	adds	r3, #208	; 0xd0
 8005b1c:	429c      	cmp	r4, r3
 8005b1e:	d105      	bne.n	8005b2c <std+0x54>
 8005b20:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b28:	f000 b958 	b.w	8005ddc <__retarget_lock_init_recursive>
 8005b2c:	bd10      	pop	{r4, pc}
 8005b2e:	bf00      	nop
 8005b30:	08005c5d 	.word	0x08005c5d
 8005b34:	08005c7f 	.word	0x08005c7f
 8005b38:	08005cb7 	.word	0x08005cb7
 8005b3c:	08005cdb 	.word	0x08005cdb
 8005b40:	20000420 	.word	0x20000420

08005b44 <stdio_exit_handler>:
 8005b44:	4a02      	ldr	r2, [pc, #8]	; (8005b50 <stdio_exit_handler+0xc>)
 8005b46:	4903      	ldr	r1, [pc, #12]	; (8005b54 <stdio_exit_handler+0x10>)
 8005b48:	4803      	ldr	r0, [pc, #12]	; (8005b58 <stdio_exit_handler+0x14>)
 8005b4a:	f000 b869 	b.w	8005c20 <_fwalk_sglue>
 8005b4e:	bf00      	nop
 8005b50:	20000010 	.word	0x20000010
 8005b54:	0800749d 	.word	0x0800749d
 8005b58:	2000001c 	.word	0x2000001c

08005b5c <cleanup_stdio>:
 8005b5c:	6841      	ldr	r1, [r0, #4]
 8005b5e:	4b0c      	ldr	r3, [pc, #48]	; (8005b90 <cleanup_stdio+0x34>)
 8005b60:	4299      	cmp	r1, r3
 8005b62:	b510      	push	{r4, lr}
 8005b64:	4604      	mov	r4, r0
 8005b66:	d001      	beq.n	8005b6c <cleanup_stdio+0x10>
 8005b68:	f001 fc98 	bl	800749c <_fflush_r>
 8005b6c:	68a1      	ldr	r1, [r4, #8]
 8005b6e:	4b09      	ldr	r3, [pc, #36]	; (8005b94 <cleanup_stdio+0x38>)
 8005b70:	4299      	cmp	r1, r3
 8005b72:	d002      	beq.n	8005b7a <cleanup_stdio+0x1e>
 8005b74:	4620      	mov	r0, r4
 8005b76:	f001 fc91 	bl	800749c <_fflush_r>
 8005b7a:	68e1      	ldr	r1, [r4, #12]
 8005b7c:	4b06      	ldr	r3, [pc, #24]	; (8005b98 <cleanup_stdio+0x3c>)
 8005b7e:	4299      	cmp	r1, r3
 8005b80:	d004      	beq.n	8005b8c <cleanup_stdio+0x30>
 8005b82:	4620      	mov	r0, r4
 8005b84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b88:	f001 bc88 	b.w	800749c <_fflush_r>
 8005b8c:	bd10      	pop	{r4, pc}
 8005b8e:	bf00      	nop
 8005b90:	20000420 	.word	0x20000420
 8005b94:	20000488 	.word	0x20000488
 8005b98:	200004f0 	.word	0x200004f0

08005b9c <global_stdio_init.part.0>:
 8005b9c:	b510      	push	{r4, lr}
 8005b9e:	4b0b      	ldr	r3, [pc, #44]	; (8005bcc <global_stdio_init.part.0+0x30>)
 8005ba0:	4c0b      	ldr	r4, [pc, #44]	; (8005bd0 <global_stdio_init.part.0+0x34>)
 8005ba2:	4a0c      	ldr	r2, [pc, #48]	; (8005bd4 <global_stdio_init.part.0+0x38>)
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	4620      	mov	r0, r4
 8005ba8:	2200      	movs	r2, #0
 8005baa:	2104      	movs	r1, #4
 8005bac:	f7ff ff94 	bl	8005ad8 <std>
 8005bb0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	2109      	movs	r1, #9
 8005bb8:	f7ff ff8e 	bl	8005ad8 <std>
 8005bbc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bc6:	2112      	movs	r1, #18
 8005bc8:	f7ff bf86 	b.w	8005ad8 <std>
 8005bcc:	20000558 	.word	0x20000558
 8005bd0:	20000420 	.word	0x20000420
 8005bd4:	08005b45 	.word	0x08005b45

08005bd8 <__sfp_lock_acquire>:
 8005bd8:	4801      	ldr	r0, [pc, #4]	; (8005be0 <__sfp_lock_acquire+0x8>)
 8005bda:	f000 b900 	b.w	8005dde <__retarget_lock_acquire_recursive>
 8005bde:	bf00      	nop
 8005be0:	20000561 	.word	0x20000561

08005be4 <__sfp_lock_release>:
 8005be4:	4801      	ldr	r0, [pc, #4]	; (8005bec <__sfp_lock_release+0x8>)
 8005be6:	f000 b8fb 	b.w	8005de0 <__retarget_lock_release_recursive>
 8005bea:	bf00      	nop
 8005bec:	20000561 	.word	0x20000561

08005bf0 <__sinit>:
 8005bf0:	b510      	push	{r4, lr}
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	f7ff fff0 	bl	8005bd8 <__sfp_lock_acquire>
 8005bf8:	6a23      	ldr	r3, [r4, #32]
 8005bfa:	b11b      	cbz	r3, 8005c04 <__sinit+0x14>
 8005bfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c00:	f7ff bff0 	b.w	8005be4 <__sfp_lock_release>
 8005c04:	4b04      	ldr	r3, [pc, #16]	; (8005c18 <__sinit+0x28>)
 8005c06:	6223      	str	r3, [r4, #32]
 8005c08:	4b04      	ldr	r3, [pc, #16]	; (8005c1c <__sinit+0x2c>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1f5      	bne.n	8005bfc <__sinit+0xc>
 8005c10:	f7ff ffc4 	bl	8005b9c <global_stdio_init.part.0>
 8005c14:	e7f2      	b.n	8005bfc <__sinit+0xc>
 8005c16:	bf00      	nop
 8005c18:	08005b5d 	.word	0x08005b5d
 8005c1c:	20000558 	.word	0x20000558

08005c20 <_fwalk_sglue>:
 8005c20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c24:	4607      	mov	r7, r0
 8005c26:	4688      	mov	r8, r1
 8005c28:	4614      	mov	r4, r2
 8005c2a:	2600      	movs	r6, #0
 8005c2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c30:	f1b9 0901 	subs.w	r9, r9, #1
 8005c34:	d505      	bpl.n	8005c42 <_fwalk_sglue+0x22>
 8005c36:	6824      	ldr	r4, [r4, #0]
 8005c38:	2c00      	cmp	r4, #0
 8005c3a:	d1f7      	bne.n	8005c2c <_fwalk_sglue+0xc>
 8005c3c:	4630      	mov	r0, r6
 8005c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c42:	89ab      	ldrh	r3, [r5, #12]
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d907      	bls.n	8005c58 <_fwalk_sglue+0x38>
 8005c48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	d003      	beq.n	8005c58 <_fwalk_sglue+0x38>
 8005c50:	4629      	mov	r1, r5
 8005c52:	4638      	mov	r0, r7
 8005c54:	47c0      	blx	r8
 8005c56:	4306      	orrs	r6, r0
 8005c58:	3568      	adds	r5, #104	; 0x68
 8005c5a:	e7e9      	b.n	8005c30 <_fwalk_sglue+0x10>

08005c5c <__sread>:
 8005c5c:	b510      	push	{r4, lr}
 8005c5e:	460c      	mov	r4, r1
 8005c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c64:	f000 f86c 	bl	8005d40 <_read_r>
 8005c68:	2800      	cmp	r0, #0
 8005c6a:	bfab      	itete	ge
 8005c6c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c6e:	89a3      	ldrhlt	r3, [r4, #12]
 8005c70:	181b      	addge	r3, r3, r0
 8005c72:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c76:	bfac      	ite	ge
 8005c78:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c7a:	81a3      	strhlt	r3, [r4, #12]
 8005c7c:	bd10      	pop	{r4, pc}

08005c7e <__swrite>:
 8005c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c82:	461f      	mov	r7, r3
 8005c84:	898b      	ldrh	r3, [r1, #12]
 8005c86:	05db      	lsls	r3, r3, #23
 8005c88:	4605      	mov	r5, r0
 8005c8a:	460c      	mov	r4, r1
 8005c8c:	4616      	mov	r6, r2
 8005c8e:	d505      	bpl.n	8005c9c <__swrite+0x1e>
 8005c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c94:	2302      	movs	r3, #2
 8005c96:	2200      	movs	r2, #0
 8005c98:	f000 f840 	bl	8005d1c <_lseek_r>
 8005c9c:	89a3      	ldrh	r3, [r4, #12]
 8005c9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ca2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ca6:	81a3      	strh	r3, [r4, #12]
 8005ca8:	4632      	mov	r2, r6
 8005caa:	463b      	mov	r3, r7
 8005cac:	4628      	mov	r0, r5
 8005cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cb2:	f000 b857 	b.w	8005d64 <_write_r>

08005cb6 <__sseek>:
 8005cb6:	b510      	push	{r4, lr}
 8005cb8:	460c      	mov	r4, r1
 8005cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cbe:	f000 f82d 	bl	8005d1c <_lseek_r>
 8005cc2:	1c43      	adds	r3, r0, #1
 8005cc4:	89a3      	ldrh	r3, [r4, #12]
 8005cc6:	bf15      	itete	ne
 8005cc8:	6560      	strne	r0, [r4, #84]	; 0x54
 8005cca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005cce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005cd2:	81a3      	strheq	r3, [r4, #12]
 8005cd4:	bf18      	it	ne
 8005cd6:	81a3      	strhne	r3, [r4, #12]
 8005cd8:	bd10      	pop	{r4, pc}

08005cda <__sclose>:
 8005cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cde:	f000 b80d 	b.w	8005cfc <_close_r>

08005ce2 <memset>:
 8005ce2:	4402      	add	r2, r0
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d100      	bne.n	8005cec <memset+0xa>
 8005cea:	4770      	bx	lr
 8005cec:	f803 1b01 	strb.w	r1, [r3], #1
 8005cf0:	e7f9      	b.n	8005ce6 <memset+0x4>
	...

08005cf4 <_localeconv_r>:
 8005cf4:	4800      	ldr	r0, [pc, #0]	; (8005cf8 <_localeconv_r+0x4>)
 8005cf6:	4770      	bx	lr
 8005cf8:	2000015c 	.word	0x2000015c

08005cfc <_close_r>:
 8005cfc:	b538      	push	{r3, r4, r5, lr}
 8005cfe:	4d06      	ldr	r5, [pc, #24]	; (8005d18 <_close_r+0x1c>)
 8005d00:	2300      	movs	r3, #0
 8005d02:	4604      	mov	r4, r0
 8005d04:	4608      	mov	r0, r1
 8005d06:	602b      	str	r3, [r5, #0]
 8005d08:	f7fc f914 	bl	8001f34 <_close>
 8005d0c:	1c43      	adds	r3, r0, #1
 8005d0e:	d102      	bne.n	8005d16 <_close_r+0x1a>
 8005d10:	682b      	ldr	r3, [r5, #0]
 8005d12:	b103      	cbz	r3, 8005d16 <_close_r+0x1a>
 8005d14:	6023      	str	r3, [r4, #0]
 8005d16:	bd38      	pop	{r3, r4, r5, pc}
 8005d18:	2000055c 	.word	0x2000055c

08005d1c <_lseek_r>:
 8005d1c:	b538      	push	{r3, r4, r5, lr}
 8005d1e:	4d07      	ldr	r5, [pc, #28]	; (8005d3c <_lseek_r+0x20>)
 8005d20:	4604      	mov	r4, r0
 8005d22:	4608      	mov	r0, r1
 8005d24:	4611      	mov	r1, r2
 8005d26:	2200      	movs	r2, #0
 8005d28:	602a      	str	r2, [r5, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	f7fc f926 	bl	8001f7c <_lseek>
 8005d30:	1c43      	adds	r3, r0, #1
 8005d32:	d102      	bne.n	8005d3a <_lseek_r+0x1e>
 8005d34:	682b      	ldr	r3, [r5, #0]
 8005d36:	b103      	cbz	r3, 8005d3a <_lseek_r+0x1e>
 8005d38:	6023      	str	r3, [r4, #0]
 8005d3a:	bd38      	pop	{r3, r4, r5, pc}
 8005d3c:	2000055c 	.word	0x2000055c

08005d40 <_read_r>:
 8005d40:	b538      	push	{r3, r4, r5, lr}
 8005d42:	4d07      	ldr	r5, [pc, #28]	; (8005d60 <_read_r+0x20>)
 8005d44:	4604      	mov	r4, r0
 8005d46:	4608      	mov	r0, r1
 8005d48:	4611      	mov	r1, r2
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	602a      	str	r2, [r5, #0]
 8005d4e:	461a      	mov	r2, r3
 8005d50:	f7fc f8b7 	bl	8001ec2 <_read>
 8005d54:	1c43      	adds	r3, r0, #1
 8005d56:	d102      	bne.n	8005d5e <_read_r+0x1e>
 8005d58:	682b      	ldr	r3, [r5, #0]
 8005d5a:	b103      	cbz	r3, 8005d5e <_read_r+0x1e>
 8005d5c:	6023      	str	r3, [r4, #0]
 8005d5e:	bd38      	pop	{r3, r4, r5, pc}
 8005d60:	2000055c 	.word	0x2000055c

08005d64 <_write_r>:
 8005d64:	b538      	push	{r3, r4, r5, lr}
 8005d66:	4d07      	ldr	r5, [pc, #28]	; (8005d84 <_write_r+0x20>)
 8005d68:	4604      	mov	r4, r0
 8005d6a:	4608      	mov	r0, r1
 8005d6c:	4611      	mov	r1, r2
 8005d6e:	2200      	movs	r2, #0
 8005d70:	602a      	str	r2, [r5, #0]
 8005d72:	461a      	mov	r2, r3
 8005d74:	f7fc f8c2 	bl	8001efc <_write>
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d102      	bne.n	8005d82 <_write_r+0x1e>
 8005d7c:	682b      	ldr	r3, [r5, #0]
 8005d7e:	b103      	cbz	r3, 8005d82 <_write_r+0x1e>
 8005d80:	6023      	str	r3, [r4, #0]
 8005d82:	bd38      	pop	{r3, r4, r5, pc}
 8005d84:	2000055c 	.word	0x2000055c

08005d88 <__errno>:
 8005d88:	4b01      	ldr	r3, [pc, #4]	; (8005d90 <__errno+0x8>)
 8005d8a:	6818      	ldr	r0, [r3, #0]
 8005d8c:	4770      	bx	lr
 8005d8e:	bf00      	nop
 8005d90:	20000068 	.word	0x20000068

08005d94 <__libc_init_array>:
 8005d94:	b570      	push	{r4, r5, r6, lr}
 8005d96:	4d0d      	ldr	r5, [pc, #52]	; (8005dcc <__libc_init_array+0x38>)
 8005d98:	4c0d      	ldr	r4, [pc, #52]	; (8005dd0 <__libc_init_array+0x3c>)
 8005d9a:	1b64      	subs	r4, r4, r5
 8005d9c:	10a4      	asrs	r4, r4, #2
 8005d9e:	2600      	movs	r6, #0
 8005da0:	42a6      	cmp	r6, r4
 8005da2:	d109      	bne.n	8005db8 <__libc_init_array+0x24>
 8005da4:	4d0b      	ldr	r5, [pc, #44]	; (8005dd4 <__libc_init_array+0x40>)
 8005da6:	4c0c      	ldr	r4, [pc, #48]	; (8005dd8 <__libc_init_array+0x44>)
 8005da8:	f001 fec8 	bl	8007b3c <_init>
 8005dac:	1b64      	subs	r4, r4, r5
 8005dae:	10a4      	asrs	r4, r4, #2
 8005db0:	2600      	movs	r6, #0
 8005db2:	42a6      	cmp	r6, r4
 8005db4:	d105      	bne.n	8005dc2 <__libc_init_array+0x2e>
 8005db6:	bd70      	pop	{r4, r5, r6, pc}
 8005db8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dbc:	4798      	blx	r3
 8005dbe:	3601      	adds	r6, #1
 8005dc0:	e7ee      	b.n	8005da0 <__libc_init_array+0xc>
 8005dc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dc6:	4798      	blx	r3
 8005dc8:	3601      	adds	r6, #1
 8005dca:	e7f2      	b.n	8005db2 <__libc_init_array+0x1e>
 8005dcc:	08007ef4 	.word	0x08007ef4
 8005dd0:	08007ef4 	.word	0x08007ef4
 8005dd4:	08007ef4 	.word	0x08007ef4
 8005dd8:	08007ef8 	.word	0x08007ef8

08005ddc <__retarget_lock_init_recursive>:
 8005ddc:	4770      	bx	lr

08005dde <__retarget_lock_acquire_recursive>:
 8005dde:	4770      	bx	lr

08005de0 <__retarget_lock_release_recursive>:
 8005de0:	4770      	bx	lr

08005de2 <quorem>:
 8005de2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005de6:	6903      	ldr	r3, [r0, #16]
 8005de8:	690c      	ldr	r4, [r1, #16]
 8005dea:	42a3      	cmp	r3, r4
 8005dec:	4607      	mov	r7, r0
 8005dee:	db7b      	blt.n	8005ee8 <quorem+0x106>
 8005df0:	3c01      	subs	r4, #1
 8005df2:	f101 0814 	add.w	r8, r1, #20
 8005df6:	f100 0514 	add.w	r5, r0, #20
 8005dfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005dfe:	9301      	str	r3, [sp, #4]
 8005e00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005e04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005e10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005e14:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e18:	d32e      	bcc.n	8005e78 <quorem+0x96>
 8005e1a:	f04f 0e00 	mov.w	lr, #0
 8005e1e:	4640      	mov	r0, r8
 8005e20:	46ac      	mov	ip, r5
 8005e22:	46f2      	mov	sl, lr
 8005e24:	f850 2b04 	ldr.w	r2, [r0], #4
 8005e28:	b293      	uxth	r3, r2
 8005e2a:	fb06 e303 	mla	r3, r6, r3, lr
 8005e2e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e32:	0c1a      	lsrs	r2, r3, #16
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	fb06 220e 	mla	r2, r6, lr, r2
 8005e3a:	ebaa 0303 	sub.w	r3, sl, r3
 8005e3e:	f8dc a000 	ldr.w	sl, [ip]
 8005e42:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005e46:	b292      	uxth	r2, r2
 8005e48:	fa13 f38a 	uxtah	r3, r3, sl
 8005e4c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005e50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005e5a:	4581      	cmp	r9, r0
 8005e5c:	f84c 3b04 	str.w	r3, [ip], #4
 8005e60:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005e64:	d2de      	bcs.n	8005e24 <quorem+0x42>
 8005e66:	f855 300b 	ldr.w	r3, [r5, fp]
 8005e6a:	b92b      	cbnz	r3, 8005e78 <quorem+0x96>
 8005e6c:	9b01      	ldr	r3, [sp, #4]
 8005e6e:	3b04      	subs	r3, #4
 8005e70:	429d      	cmp	r5, r3
 8005e72:	461a      	mov	r2, r3
 8005e74:	d32c      	bcc.n	8005ed0 <quorem+0xee>
 8005e76:	613c      	str	r4, [r7, #16]
 8005e78:	4638      	mov	r0, r7
 8005e7a:	f001 f993 	bl	80071a4 <__mcmp>
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	db22      	blt.n	8005ec8 <quorem+0xe6>
 8005e82:	3601      	adds	r6, #1
 8005e84:	4629      	mov	r1, r5
 8005e86:	2000      	movs	r0, #0
 8005e88:	f858 2b04 	ldr.w	r2, [r8], #4
 8005e8c:	f8d1 c000 	ldr.w	ip, [r1]
 8005e90:	b293      	uxth	r3, r2
 8005e92:	1ac3      	subs	r3, r0, r3
 8005e94:	0c12      	lsrs	r2, r2, #16
 8005e96:	fa13 f38c 	uxtah	r3, r3, ip
 8005e9a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005e9e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005ea8:	45c1      	cmp	r9, r8
 8005eaa:	f841 3b04 	str.w	r3, [r1], #4
 8005eae:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005eb2:	d2e9      	bcs.n	8005e88 <quorem+0xa6>
 8005eb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005eb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ebc:	b922      	cbnz	r2, 8005ec8 <quorem+0xe6>
 8005ebe:	3b04      	subs	r3, #4
 8005ec0:	429d      	cmp	r5, r3
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	d30a      	bcc.n	8005edc <quorem+0xfa>
 8005ec6:	613c      	str	r4, [r7, #16]
 8005ec8:	4630      	mov	r0, r6
 8005eca:	b003      	add	sp, #12
 8005ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed0:	6812      	ldr	r2, [r2, #0]
 8005ed2:	3b04      	subs	r3, #4
 8005ed4:	2a00      	cmp	r2, #0
 8005ed6:	d1ce      	bne.n	8005e76 <quorem+0x94>
 8005ed8:	3c01      	subs	r4, #1
 8005eda:	e7c9      	b.n	8005e70 <quorem+0x8e>
 8005edc:	6812      	ldr	r2, [r2, #0]
 8005ede:	3b04      	subs	r3, #4
 8005ee0:	2a00      	cmp	r2, #0
 8005ee2:	d1f0      	bne.n	8005ec6 <quorem+0xe4>
 8005ee4:	3c01      	subs	r4, #1
 8005ee6:	e7eb      	b.n	8005ec0 <quorem+0xde>
 8005ee8:	2000      	movs	r0, #0
 8005eea:	e7ee      	b.n	8005eca <quorem+0xe8>
 8005eec:	0000      	movs	r0, r0
	...

08005ef0 <_dtoa_r>:
 8005ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ef4:	69c4      	ldr	r4, [r0, #28]
 8005ef6:	b099      	sub	sp, #100	; 0x64
 8005ef8:	4616      	mov	r6, r2
 8005efa:	461f      	mov	r7, r3
 8005efc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005f00:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005f04:	4605      	mov	r5, r0
 8005f06:	b974      	cbnz	r4, 8005f26 <_dtoa_r+0x36>
 8005f08:	2010      	movs	r0, #16
 8005f0a:	f000 fe1b 	bl	8006b44 <malloc>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	61e8      	str	r0, [r5, #28]
 8005f12:	b920      	cbnz	r0, 8005f1e <_dtoa_r+0x2e>
 8005f14:	4baa      	ldr	r3, [pc, #680]	; (80061c0 <_dtoa_r+0x2d0>)
 8005f16:	21ef      	movs	r1, #239	; 0xef
 8005f18:	48aa      	ldr	r0, [pc, #680]	; (80061c4 <_dtoa_r+0x2d4>)
 8005f1a:	f001 fb05 	bl	8007528 <__assert_func>
 8005f1e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f22:	6004      	str	r4, [r0, #0]
 8005f24:	60c4      	str	r4, [r0, #12]
 8005f26:	69eb      	ldr	r3, [r5, #28]
 8005f28:	6819      	ldr	r1, [r3, #0]
 8005f2a:	b151      	cbz	r1, 8005f42 <_dtoa_r+0x52>
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	604a      	str	r2, [r1, #4]
 8005f30:	2301      	movs	r3, #1
 8005f32:	4093      	lsls	r3, r2
 8005f34:	608b      	str	r3, [r1, #8]
 8005f36:	4628      	mov	r0, r5
 8005f38:	f000 fef8 	bl	8006d2c <_Bfree>
 8005f3c:	69eb      	ldr	r3, [r5, #28]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	601a      	str	r2, [r3, #0]
 8005f42:	1e3b      	subs	r3, r7, #0
 8005f44:	bfb9      	ittee	lt
 8005f46:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005f4a:	9305      	strlt	r3, [sp, #20]
 8005f4c:	2300      	movge	r3, #0
 8005f4e:	f8c8 3000 	strge.w	r3, [r8]
 8005f52:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005f56:	4b9c      	ldr	r3, [pc, #624]	; (80061c8 <_dtoa_r+0x2d8>)
 8005f58:	bfbc      	itt	lt
 8005f5a:	2201      	movlt	r2, #1
 8005f5c:	f8c8 2000 	strlt.w	r2, [r8]
 8005f60:	ea33 0309 	bics.w	r3, r3, r9
 8005f64:	d119      	bne.n	8005f9a <_dtoa_r+0xaa>
 8005f66:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005f68:	f242 730f 	movw	r3, #9999	; 0x270f
 8005f6c:	6013      	str	r3, [r2, #0]
 8005f6e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005f72:	4333      	orrs	r3, r6
 8005f74:	f000 8587 	beq.w	8006a86 <_dtoa_r+0xb96>
 8005f78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005f7a:	b953      	cbnz	r3, 8005f92 <_dtoa_r+0xa2>
 8005f7c:	4b93      	ldr	r3, [pc, #588]	; (80061cc <_dtoa_r+0x2dc>)
 8005f7e:	e023      	b.n	8005fc8 <_dtoa_r+0xd8>
 8005f80:	4b93      	ldr	r3, [pc, #588]	; (80061d0 <_dtoa_r+0x2e0>)
 8005f82:	9303      	str	r3, [sp, #12]
 8005f84:	3308      	adds	r3, #8
 8005f86:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005f88:	6013      	str	r3, [r2, #0]
 8005f8a:	9803      	ldr	r0, [sp, #12]
 8005f8c:	b019      	add	sp, #100	; 0x64
 8005f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f92:	4b8e      	ldr	r3, [pc, #568]	; (80061cc <_dtoa_r+0x2dc>)
 8005f94:	9303      	str	r3, [sp, #12]
 8005f96:	3303      	adds	r3, #3
 8005f98:	e7f5      	b.n	8005f86 <_dtoa_r+0x96>
 8005f9a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005f9e:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005fa2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	2300      	movs	r3, #0
 8005faa:	f7fa fd95 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fae:	4680      	mov	r8, r0
 8005fb0:	b160      	cbz	r0, 8005fcc <_dtoa_r+0xdc>
 8005fb2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	6013      	str	r3, [r2, #0]
 8005fb8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f000 8560 	beq.w	8006a80 <_dtoa_r+0xb90>
 8005fc0:	4b84      	ldr	r3, [pc, #528]	; (80061d4 <_dtoa_r+0x2e4>)
 8005fc2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005fc4:	6013      	str	r3, [r2, #0]
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	9303      	str	r3, [sp, #12]
 8005fca:	e7de      	b.n	8005f8a <_dtoa_r+0x9a>
 8005fcc:	ab16      	add	r3, sp, #88	; 0x58
 8005fce:	9301      	str	r3, [sp, #4]
 8005fd0:	ab17      	add	r3, sp, #92	; 0x5c
 8005fd2:	9300      	str	r3, [sp, #0]
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005fda:	f001 f987 	bl	80072ec <__d2b>
 8005fde:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005fe2:	4682      	mov	sl, r0
 8005fe4:	2c00      	cmp	r4, #0
 8005fe6:	d07d      	beq.n	80060e4 <_dtoa_r+0x1f4>
 8005fe8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fea:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005fee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ff2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005ff6:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005ffa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005ffe:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006002:	4619      	mov	r1, r3
 8006004:	2200      	movs	r2, #0
 8006006:	4b74      	ldr	r3, [pc, #464]	; (80061d8 <_dtoa_r+0x2e8>)
 8006008:	f7fa f946 	bl	8000298 <__aeabi_dsub>
 800600c:	a366      	add	r3, pc, #408	; (adr r3, 80061a8 <_dtoa_r+0x2b8>)
 800600e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006012:	f7fa faf9 	bl	8000608 <__aeabi_dmul>
 8006016:	a366      	add	r3, pc, #408	; (adr r3, 80061b0 <_dtoa_r+0x2c0>)
 8006018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800601c:	f7fa f93e 	bl	800029c <__adddf3>
 8006020:	4606      	mov	r6, r0
 8006022:	4620      	mov	r0, r4
 8006024:	460f      	mov	r7, r1
 8006026:	f7fa fa85 	bl	8000534 <__aeabi_i2d>
 800602a:	a363      	add	r3, pc, #396	; (adr r3, 80061b8 <_dtoa_r+0x2c8>)
 800602c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006030:	f7fa faea 	bl	8000608 <__aeabi_dmul>
 8006034:	4602      	mov	r2, r0
 8006036:	460b      	mov	r3, r1
 8006038:	4630      	mov	r0, r6
 800603a:	4639      	mov	r1, r7
 800603c:	f7fa f92e 	bl	800029c <__adddf3>
 8006040:	4606      	mov	r6, r0
 8006042:	460f      	mov	r7, r1
 8006044:	f7fa fd90 	bl	8000b68 <__aeabi_d2iz>
 8006048:	2200      	movs	r2, #0
 800604a:	4683      	mov	fp, r0
 800604c:	2300      	movs	r3, #0
 800604e:	4630      	mov	r0, r6
 8006050:	4639      	mov	r1, r7
 8006052:	f7fa fd4b 	bl	8000aec <__aeabi_dcmplt>
 8006056:	b148      	cbz	r0, 800606c <_dtoa_r+0x17c>
 8006058:	4658      	mov	r0, fp
 800605a:	f7fa fa6b 	bl	8000534 <__aeabi_i2d>
 800605e:	4632      	mov	r2, r6
 8006060:	463b      	mov	r3, r7
 8006062:	f7fa fd39 	bl	8000ad8 <__aeabi_dcmpeq>
 8006066:	b908      	cbnz	r0, 800606c <_dtoa_r+0x17c>
 8006068:	f10b 3bff 	add.w	fp, fp, #4294967295
 800606c:	f1bb 0f16 	cmp.w	fp, #22
 8006070:	d856      	bhi.n	8006120 <_dtoa_r+0x230>
 8006072:	4b5a      	ldr	r3, [pc, #360]	; (80061dc <_dtoa_r+0x2ec>)
 8006074:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800607c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006080:	f7fa fd34 	bl	8000aec <__aeabi_dcmplt>
 8006084:	2800      	cmp	r0, #0
 8006086:	d04d      	beq.n	8006124 <_dtoa_r+0x234>
 8006088:	f10b 3bff 	add.w	fp, fp, #4294967295
 800608c:	2300      	movs	r3, #0
 800608e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006090:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006092:	1b1b      	subs	r3, r3, r4
 8006094:	1e5a      	subs	r2, r3, #1
 8006096:	bf44      	itt	mi
 8006098:	f1c3 0901 	rsbmi	r9, r3, #1
 800609c:	2300      	movmi	r3, #0
 800609e:	9209      	str	r2, [sp, #36]	; 0x24
 80060a0:	bf54      	ite	pl
 80060a2:	f04f 0900 	movpl.w	r9, #0
 80060a6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80060a8:	f1bb 0f00 	cmp.w	fp, #0
 80060ac:	db3c      	blt.n	8006128 <_dtoa_r+0x238>
 80060ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060b0:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80060b4:	445b      	add	r3, fp
 80060b6:	9309      	str	r3, [sp, #36]	; 0x24
 80060b8:	2300      	movs	r3, #0
 80060ba:	930a      	str	r3, [sp, #40]	; 0x28
 80060bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060be:	2b09      	cmp	r3, #9
 80060c0:	d866      	bhi.n	8006190 <_dtoa_r+0x2a0>
 80060c2:	2b05      	cmp	r3, #5
 80060c4:	bfc4      	itt	gt
 80060c6:	3b04      	subgt	r3, #4
 80060c8:	9322      	strgt	r3, [sp, #136]	; 0x88
 80060ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80060cc:	f1a3 0302 	sub.w	r3, r3, #2
 80060d0:	bfcc      	ite	gt
 80060d2:	2400      	movgt	r4, #0
 80060d4:	2401      	movle	r4, #1
 80060d6:	2b03      	cmp	r3, #3
 80060d8:	f200 8084 	bhi.w	80061e4 <_dtoa_r+0x2f4>
 80060dc:	e8df f003 	tbb	[pc, r3]
 80060e0:	5637392c 	.word	0x5637392c
 80060e4:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80060e8:	441c      	add	r4, r3
 80060ea:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80060ee:	2b20      	cmp	r3, #32
 80060f0:	bfc1      	itttt	gt
 80060f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80060f6:	fa09 f903 	lslgt.w	r9, r9, r3
 80060fa:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80060fe:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006102:	bfd6      	itet	le
 8006104:	f1c3 0320 	rsble	r3, r3, #32
 8006108:	ea49 0003 	orrgt.w	r0, r9, r3
 800610c:	fa06 f003 	lslle.w	r0, r6, r3
 8006110:	f7fa fa00 	bl	8000514 <__aeabi_ui2d>
 8006114:	2201      	movs	r2, #1
 8006116:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800611a:	3c01      	subs	r4, #1
 800611c:	9213      	str	r2, [sp, #76]	; 0x4c
 800611e:	e770      	b.n	8006002 <_dtoa_r+0x112>
 8006120:	2301      	movs	r3, #1
 8006122:	e7b4      	b.n	800608e <_dtoa_r+0x19e>
 8006124:	900f      	str	r0, [sp, #60]	; 0x3c
 8006126:	e7b3      	b.n	8006090 <_dtoa_r+0x1a0>
 8006128:	f1cb 0300 	rsb	r3, fp, #0
 800612c:	930a      	str	r3, [sp, #40]	; 0x28
 800612e:	2300      	movs	r3, #0
 8006130:	eba9 090b 	sub.w	r9, r9, fp
 8006134:	930e      	str	r3, [sp, #56]	; 0x38
 8006136:	e7c1      	b.n	80060bc <_dtoa_r+0x1cc>
 8006138:	2300      	movs	r3, #0
 800613a:	930b      	str	r3, [sp, #44]	; 0x2c
 800613c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800613e:	2b00      	cmp	r3, #0
 8006140:	dc53      	bgt.n	80061ea <_dtoa_r+0x2fa>
 8006142:	2301      	movs	r3, #1
 8006144:	9306      	str	r3, [sp, #24]
 8006146:	9308      	str	r3, [sp, #32]
 8006148:	461a      	mov	r2, r3
 800614a:	9223      	str	r2, [sp, #140]	; 0x8c
 800614c:	e00b      	b.n	8006166 <_dtoa_r+0x276>
 800614e:	2301      	movs	r3, #1
 8006150:	e7f3      	b.n	800613a <_dtoa_r+0x24a>
 8006152:	2300      	movs	r3, #0
 8006154:	930b      	str	r3, [sp, #44]	; 0x2c
 8006156:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006158:	445b      	add	r3, fp
 800615a:	9306      	str	r3, [sp, #24]
 800615c:	3301      	adds	r3, #1
 800615e:	2b01      	cmp	r3, #1
 8006160:	9308      	str	r3, [sp, #32]
 8006162:	bfb8      	it	lt
 8006164:	2301      	movlt	r3, #1
 8006166:	69e8      	ldr	r0, [r5, #28]
 8006168:	2100      	movs	r1, #0
 800616a:	2204      	movs	r2, #4
 800616c:	f102 0614 	add.w	r6, r2, #20
 8006170:	429e      	cmp	r6, r3
 8006172:	d93e      	bls.n	80061f2 <_dtoa_r+0x302>
 8006174:	6041      	str	r1, [r0, #4]
 8006176:	4628      	mov	r0, r5
 8006178:	f000 fd98 	bl	8006cac <_Balloc>
 800617c:	9003      	str	r0, [sp, #12]
 800617e:	2800      	cmp	r0, #0
 8006180:	d13a      	bne.n	80061f8 <_dtoa_r+0x308>
 8006182:	4b17      	ldr	r3, [pc, #92]	; (80061e0 <_dtoa_r+0x2f0>)
 8006184:	4602      	mov	r2, r0
 8006186:	f240 11af 	movw	r1, #431	; 0x1af
 800618a:	e6c5      	b.n	8005f18 <_dtoa_r+0x28>
 800618c:	2301      	movs	r3, #1
 800618e:	e7e1      	b.n	8006154 <_dtoa_r+0x264>
 8006190:	2401      	movs	r4, #1
 8006192:	2300      	movs	r3, #0
 8006194:	9322      	str	r3, [sp, #136]	; 0x88
 8006196:	940b      	str	r4, [sp, #44]	; 0x2c
 8006198:	f04f 33ff 	mov.w	r3, #4294967295
 800619c:	9306      	str	r3, [sp, #24]
 800619e:	9308      	str	r3, [sp, #32]
 80061a0:	2200      	movs	r2, #0
 80061a2:	2312      	movs	r3, #18
 80061a4:	e7d1      	b.n	800614a <_dtoa_r+0x25a>
 80061a6:	bf00      	nop
 80061a8:	636f4361 	.word	0x636f4361
 80061ac:	3fd287a7 	.word	0x3fd287a7
 80061b0:	8b60c8b3 	.word	0x8b60c8b3
 80061b4:	3fc68a28 	.word	0x3fc68a28
 80061b8:	509f79fb 	.word	0x509f79fb
 80061bc:	3fd34413 	.word	0x3fd34413
 80061c0:	08007bb9 	.word	0x08007bb9
 80061c4:	08007bd0 	.word	0x08007bd0
 80061c8:	7ff00000 	.word	0x7ff00000
 80061cc:	08007bb5 	.word	0x08007bb5
 80061d0:	08007bac 	.word	0x08007bac
 80061d4:	08007b89 	.word	0x08007b89
 80061d8:	3ff80000 	.word	0x3ff80000
 80061dc:	08007cc0 	.word	0x08007cc0
 80061e0:	08007c28 	.word	0x08007c28
 80061e4:	2301      	movs	r3, #1
 80061e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80061e8:	e7d6      	b.n	8006198 <_dtoa_r+0x2a8>
 80061ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80061ec:	9306      	str	r3, [sp, #24]
 80061ee:	9308      	str	r3, [sp, #32]
 80061f0:	e7b9      	b.n	8006166 <_dtoa_r+0x276>
 80061f2:	3101      	adds	r1, #1
 80061f4:	0052      	lsls	r2, r2, #1
 80061f6:	e7b9      	b.n	800616c <_dtoa_r+0x27c>
 80061f8:	69eb      	ldr	r3, [r5, #28]
 80061fa:	9a03      	ldr	r2, [sp, #12]
 80061fc:	601a      	str	r2, [r3, #0]
 80061fe:	9b08      	ldr	r3, [sp, #32]
 8006200:	2b0e      	cmp	r3, #14
 8006202:	f200 80a8 	bhi.w	8006356 <_dtoa_r+0x466>
 8006206:	2c00      	cmp	r4, #0
 8006208:	f000 80a5 	beq.w	8006356 <_dtoa_r+0x466>
 800620c:	f1bb 0f00 	cmp.w	fp, #0
 8006210:	dd34      	ble.n	800627c <_dtoa_r+0x38c>
 8006212:	4b9a      	ldr	r3, [pc, #616]	; (800647c <_dtoa_r+0x58c>)
 8006214:	f00b 020f 	and.w	r2, fp, #15
 8006218:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800621c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006220:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006224:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006228:	ea4f 142b 	mov.w	r4, fp, asr #4
 800622c:	d016      	beq.n	800625c <_dtoa_r+0x36c>
 800622e:	4b94      	ldr	r3, [pc, #592]	; (8006480 <_dtoa_r+0x590>)
 8006230:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006234:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006238:	f7fa fb10 	bl	800085c <__aeabi_ddiv>
 800623c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006240:	f004 040f 	and.w	r4, r4, #15
 8006244:	2703      	movs	r7, #3
 8006246:	4e8e      	ldr	r6, [pc, #568]	; (8006480 <_dtoa_r+0x590>)
 8006248:	b954      	cbnz	r4, 8006260 <_dtoa_r+0x370>
 800624a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800624e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006252:	f7fa fb03 	bl	800085c <__aeabi_ddiv>
 8006256:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800625a:	e029      	b.n	80062b0 <_dtoa_r+0x3c0>
 800625c:	2702      	movs	r7, #2
 800625e:	e7f2      	b.n	8006246 <_dtoa_r+0x356>
 8006260:	07e1      	lsls	r1, r4, #31
 8006262:	d508      	bpl.n	8006276 <_dtoa_r+0x386>
 8006264:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006268:	e9d6 2300 	ldrd	r2, r3, [r6]
 800626c:	f7fa f9cc 	bl	8000608 <__aeabi_dmul>
 8006270:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006274:	3701      	adds	r7, #1
 8006276:	1064      	asrs	r4, r4, #1
 8006278:	3608      	adds	r6, #8
 800627a:	e7e5      	b.n	8006248 <_dtoa_r+0x358>
 800627c:	f000 80a5 	beq.w	80063ca <_dtoa_r+0x4da>
 8006280:	f1cb 0400 	rsb	r4, fp, #0
 8006284:	4b7d      	ldr	r3, [pc, #500]	; (800647c <_dtoa_r+0x58c>)
 8006286:	4e7e      	ldr	r6, [pc, #504]	; (8006480 <_dtoa_r+0x590>)
 8006288:	f004 020f 	and.w	r2, r4, #15
 800628c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006294:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006298:	f7fa f9b6 	bl	8000608 <__aeabi_dmul>
 800629c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062a0:	1124      	asrs	r4, r4, #4
 80062a2:	2300      	movs	r3, #0
 80062a4:	2702      	movs	r7, #2
 80062a6:	2c00      	cmp	r4, #0
 80062a8:	f040 8084 	bne.w	80063b4 <_dtoa_r+0x4c4>
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d1d2      	bne.n	8006256 <_dtoa_r+0x366>
 80062b0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80062b4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80062b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	f000 8087 	beq.w	80063ce <_dtoa_r+0x4de>
 80062c0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062c4:	4b6f      	ldr	r3, [pc, #444]	; (8006484 <_dtoa_r+0x594>)
 80062c6:	2200      	movs	r2, #0
 80062c8:	f7fa fc10 	bl	8000aec <__aeabi_dcmplt>
 80062cc:	2800      	cmp	r0, #0
 80062ce:	d07e      	beq.n	80063ce <_dtoa_r+0x4de>
 80062d0:	9b08      	ldr	r3, [sp, #32]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d07b      	beq.n	80063ce <_dtoa_r+0x4de>
 80062d6:	9b06      	ldr	r3, [sp, #24]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	dd38      	ble.n	800634e <_dtoa_r+0x45e>
 80062dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80062e0:	4b69      	ldr	r3, [pc, #420]	; (8006488 <_dtoa_r+0x598>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	f7fa f990 	bl	8000608 <__aeabi_dmul>
 80062e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80062ec:	9c06      	ldr	r4, [sp, #24]
 80062ee:	f10b 38ff 	add.w	r8, fp, #4294967295
 80062f2:	3701      	adds	r7, #1
 80062f4:	4638      	mov	r0, r7
 80062f6:	f7fa f91d 	bl	8000534 <__aeabi_i2d>
 80062fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062fe:	f7fa f983 	bl	8000608 <__aeabi_dmul>
 8006302:	4b62      	ldr	r3, [pc, #392]	; (800648c <_dtoa_r+0x59c>)
 8006304:	2200      	movs	r2, #0
 8006306:	f7f9 ffc9 	bl	800029c <__adddf3>
 800630a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800630e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006312:	9611      	str	r6, [sp, #68]	; 0x44
 8006314:	2c00      	cmp	r4, #0
 8006316:	d15d      	bne.n	80063d4 <_dtoa_r+0x4e4>
 8006318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800631c:	4b5c      	ldr	r3, [pc, #368]	; (8006490 <_dtoa_r+0x5a0>)
 800631e:	2200      	movs	r2, #0
 8006320:	f7f9 ffba 	bl	8000298 <__aeabi_dsub>
 8006324:	4602      	mov	r2, r0
 8006326:	460b      	mov	r3, r1
 8006328:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800632c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800632e:	4633      	mov	r3, r6
 8006330:	f7fa fbfa 	bl	8000b28 <__aeabi_dcmpgt>
 8006334:	2800      	cmp	r0, #0
 8006336:	f040 8295 	bne.w	8006864 <_dtoa_r+0x974>
 800633a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800633e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006340:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006344:	f7fa fbd2 	bl	8000aec <__aeabi_dcmplt>
 8006348:	2800      	cmp	r0, #0
 800634a:	f040 8289 	bne.w	8006860 <_dtoa_r+0x970>
 800634e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006352:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006356:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006358:	2b00      	cmp	r3, #0
 800635a:	f2c0 8151 	blt.w	8006600 <_dtoa_r+0x710>
 800635e:	f1bb 0f0e 	cmp.w	fp, #14
 8006362:	f300 814d 	bgt.w	8006600 <_dtoa_r+0x710>
 8006366:	4b45      	ldr	r3, [pc, #276]	; (800647c <_dtoa_r+0x58c>)
 8006368:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800636c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006370:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006374:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006376:	2b00      	cmp	r3, #0
 8006378:	f280 80da 	bge.w	8006530 <_dtoa_r+0x640>
 800637c:	9b08      	ldr	r3, [sp, #32]
 800637e:	2b00      	cmp	r3, #0
 8006380:	f300 80d6 	bgt.w	8006530 <_dtoa_r+0x640>
 8006384:	f040 826b 	bne.w	800685e <_dtoa_r+0x96e>
 8006388:	4b41      	ldr	r3, [pc, #260]	; (8006490 <_dtoa_r+0x5a0>)
 800638a:	2200      	movs	r2, #0
 800638c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006390:	f7fa f93a 	bl	8000608 <__aeabi_dmul>
 8006394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006398:	f7fa fbbc 	bl	8000b14 <__aeabi_dcmpge>
 800639c:	9c08      	ldr	r4, [sp, #32]
 800639e:	4626      	mov	r6, r4
 80063a0:	2800      	cmp	r0, #0
 80063a2:	f040 8241 	bne.w	8006828 <_dtoa_r+0x938>
 80063a6:	9f03      	ldr	r7, [sp, #12]
 80063a8:	2331      	movs	r3, #49	; 0x31
 80063aa:	f807 3b01 	strb.w	r3, [r7], #1
 80063ae:	f10b 0b01 	add.w	fp, fp, #1
 80063b2:	e23d      	b.n	8006830 <_dtoa_r+0x940>
 80063b4:	07e2      	lsls	r2, r4, #31
 80063b6:	d505      	bpl.n	80063c4 <_dtoa_r+0x4d4>
 80063b8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063bc:	f7fa f924 	bl	8000608 <__aeabi_dmul>
 80063c0:	3701      	adds	r7, #1
 80063c2:	2301      	movs	r3, #1
 80063c4:	1064      	asrs	r4, r4, #1
 80063c6:	3608      	adds	r6, #8
 80063c8:	e76d      	b.n	80062a6 <_dtoa_r+0x3b6>
 80063ca:	2702      	movs	r7, #2
 80063cc:	e770      	b.n	80062b0 <_dtoa_r+0x3c0>
 80063ce:	9c08      	ldr	r4, [sp, #32]
 80063d0:	46d8      	mov	r8, fp
 80063d2:	e78f      	b.n	80062f4 <_dtoa_r+0x404>
 80063d4:	9903      	ldr	r1, [sp, #12]
 80063d6:	4b29      	ldr	r3, [pc, #164]	; (800647c <_dtoa_r+0x58c>)
 80063d8:	4421      	add	r1, r4
 80063da:	9112      	str	r1, [sp, #72]	; 0x48
 80063dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063de:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80063e2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80063e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80063ea:	2900      	cmp	r1, #0
 80063ec:	d054      	beq.n	8006498 <_dtoa_r+0x5a8>
 80063ee:	4929      	ldr	r1, [pc, #164]	; (8006494 <_dtoa_r+0x5a4>)
 80063f0:	2000      	movs	r0, #0
 80063f2:	f7fa fa33 	bl	800085c <__aeabi_ddiv>
 80063f6:	463b      	mov	r3, r7
 80063f8:	4632      	mov	r2, r6
 80063fa:	f7f9 ff4d 	bl	8000298 <__aeabi_dsub>
 80063fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006402:	9f03      	ldr	r7, [sp, #12]
 8006404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006408:	f7fa fbae 	bl	8000b68 <__aeabi_d2iz>
 800640c:	4604      	mov	r4, r0
 800640e:	f7fa f891 	bl	8000534 <__aeabi_i2d>
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800641a:	f7f9 ff3d 	bl	8000298 <__aeabi_dsub>
 800641e:	3430      	adds	r4, #48	; 0x30
 8006420:	4602      	mov	r2, r0
 8006422:	460b      	mov	r3, r1
 8006424:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006428:	f807 4b01 	strb.w	r4, [r7], #1
 800642c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006430:	f7fa fb5c 	bl	8000aec <__aeabi_dcmplt>
 8006434:	2800      	cmp	r0, #0
 8006436:	d173      	bne.n	8006520 <_dtoa_r+0x630>
 8006438:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800643c:	4911      	ldr	r1, [pc, #68]	; (8006484 <_dtoa_r+0x594>)
 800643e:	2000      	movs	r0, #0
 8006440:	f7f9 ff2a 	bl	8000298 <__aeabi_dsub>
 8006444:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006448:	f7fa fb50 	bl	8000aec <__aeabi_dcmplt>
 800644c:	2800      	cmp	r0, #0
 800644e:	f040 80b6 	bne.w	80065be <_dtoa_r+0x6ce>
 8006452:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006454:	429f      	cmp	r7, r3
 8006456:	f43f af7a 	beq.w	800634e <_dtoa_r+0x45e>
 800645a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800645e:	4b0a      	ldr	r3, [pc, #40]	; (8006488 <_dtoa_r+0x598>)
 8006460:	2200      	movs	r2, #0
 8006462:	f7fa f8d1 	bl	8000608 <__aeabi_dmul>
 8006466:	4b08      	ldr	r3, [pc, #32]	; (8006488 <_dtoa_r+0x598>)
 8006468:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800646c:	2200      	movs	r2, #0
 800646e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006472:	f7fa f8c9 	bl	8000608 <__aeabi_dmul>
 8006476:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800647a:	e7c3      	b.n	8006404 <_dtoa_r+0x514>
 800647c:	08007cc0 	.word	0x08007cc0
 8006480:	08007c98 	.word	0x08007c98
 8006484:	3ff00000 	.word	0x3ff00000
 8006488:	40240000 	.word	0x40240000
 800648c:	401c0000 	.word	0x401c0000
 8006490:	40140000 	.word	0x40140000
 8006494:	3fe00000 	.word	0x3fe00000
 8006498:	4630      	mov	r0, r6
 800649a:	4639      	mov	r1, r7
 800649c:	f7fa f8b4 	bl	8000608 <__aeabi_dmul>
 80064a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80064a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064a6:	9c03      	ldr	r4, [sp, #12]
 80064a8:	9314      	str	r3, [sp, #80]	; 0x50
 80064aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064ae:	f7fa fb5b 	bl	8000b68 <__aeabi_d2iz>
 80064b2:	9015      	str	r0, [sp, #84]	; 0x54
 80064b4:	f7fa f83e 	bl	8000534 <__aeabi_i2d>
 80064b8:	4602      	mov	r2, r0
 80064ba:	460b      	mov	r3, r1
 80064bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064c0:	f7f9 feea 	bl	8000298 <__aeabi_dsub>
 80064c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064c6:	3330      	adds	r3, #48	; 0x30
 80064c8:	f804 3b01 	strb.w	r3, [r4], #1
 80064cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064ce:	429c      	cmp	r4, r3
 80064d0:	4606      	mov	r6, r0
 80064d2:	460f      	mov	r7, r1
 80064d4:	f04f 0200 	mov.w	r2, #0
 80064d8:	d124      	bne.n	8006524 <_dtoa_r+0x634>
 80064da:	4bb0      	ldr	r3, [pc, #704]	; (800679c <_dtoa_r+0x8ac>)
 80064dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80064e0:	f7f9 fedc 	bl	800029c <__adddf3>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4630      	mov	r0, r6
 80064ea:	4639      	mov	r1, r7
 80064ec:	f7fa fb1c 	bl	8000b28 <__aeabi_dcmpgt>
 80064f0:	2800      	cmp	r0, #0
 80064f2:	d163      	bne.n	80065bc <_dtoa_r+0x6cc>
 80064f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80064f8:	49a8      	ldr	r1, [pc, #672]	; (800679c <_dtoa_r+0x8ac>)
 80064fa:	2000      	movs	r0, #0
 80064fc:	f7f9 fecc 	bl	8000298 <__aeabi_dsub>
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	4630      	mov	r0, r6
 8006506:	4639      	mov	r1, r7
 8006508:	f7fa faf0 	bl	8000aec <__aeabi_dcmplt>
 800650c:	2800      	cmp	r0, #0
 800650e:	f43f af1e 	beq.w	800634e <_dtoa_r+0x45e>
 8006512:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006514:	1e7b      	subs	r3, r7, #1
 8006516:	9314      	str	r3, [sp, #80]	; 0x50
 8006518:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800651c:	2b30      	cmp	r3, #48	; 0x30
 800651e:	d0f8      	beq.n	8006512 <_dtoa_r+0x622>
 8006520:	46c3      	mov	fp, r8
 8006522:	e03b      	b.n	800659c <_dtoa_r+0x6ac>
 8006524:	4b9e      	ldr	r3, [pc, #632]	; (80067a0 <_dtoa_r+0x8b0>)
 8006526:	f7fa f86f 	bl	8000608 <__aeabi_dmul>
 800652a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800652e:	e7bc      	b.n	80064aa <_dtoa_r+0x5ba>
 8006530:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006534:	9f03      	ldr	r7, [sp, #12]
 8006536:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800653a:	4640      	mov	r0, r8
 800653c:	4649      	mov	r1, r9
 800653e:	f7fa f98d 	bl	800085c <__aeabi_ddiv>
 8006542:	f7fa fb11 	bl	8000b68 <__aeabi_d2iz>
 8006546:	4604      	mov	r4, r0
 8006548:	f7f9 fff4 	bl	8000534 <__aeabi_i2d>
 800654c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006550:	f7fa f85a 	bl	8000608 <__aeabi_dmul>
 8006554:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006558:	4602      	mov	r2, r0
 800655a:	460b      	mov	r3, r1
 800655c:	4640      	mov	r0, r8
 800655e:	4649      	mov	r1, r9
 8006560:	f7f9 fe9a 	bl	8000298 <__aeabi_dsub>
 8006564:	f807 6b01 	strb.w	r6, [r7], #1
 8006568:	9e03      	ldr	r6, [sp, #12]
 800656a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800656e:	1bbe      	subs	r6, r7, r6
 8006570:	45b4      	cmp	ip, r6
 8006572:	4602      	mov	r2, r0
 8006574:	460b      	mov	r3, r1
 8006576:	d136      	bne.n	80065e6 <_dtoa_r+0x6f6>
 8006578:	f7f9 fe90 	bl	800029c <__adddf3>
 800657c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006580:	4680      	mov	r8, r0
 8006582:	4689      	mov	r9, r1
 8006584:	f7fa fad0 	bl	8000b28 <__aeabi_dcmpgt>
 8006588:	bb58      	cbnz	r0, 80065e2 <_dtoa_r+0x6f2>
 800658a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800658e:	4640      	mov	r0, r8
 8006590:	4649      	mov	r1, r9
 8006592:	f7fa faa1 	bl	8000ad8 <__aeabi_dcmpeq>
 8006596:	b108      	cbz	r0, 800659c <_dtoa_r+0x6ac>
 8006598:	07e3      	lsls	r3, r4, #31
 800659a:	d422      	bmi.n	80065e2 <_dtoa_r+0x6f2>
 800659c:	4651      	mov	r1, sl
 800659e:	4628      	mov	r0, r5
 80065a0:	f000 fbc4 	bl	8006d2c <_Bfree>
 80065a4:	2300      	movs	r3, #0
 80065a6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80065a8:	703b      	strb	r3, [r7, #0]
 80065aa:	f10b 0301 	add.w	r3, fp, #1
 80065ae:	6013      	str	r3, [r2, #0]
 80065b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	f43f ace9 	beq.w	8005f8a <_dtoa_r+0x9a>
 80065b8:	601f      	str	r7, [r3, #0]
 80065ba:	e4e6      	b.n	8005f8a <_dtoa_r+0x9a>
 80065bc:	4627      	mov	r7, r4
 80065be:	463b      	mov	r3, r7
 80065c0:	461f      	mov	r7, r3
 80065c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80065c6:	2a39      	cmp	r2, #57	; 0x39
 80065c8:	d107      	bne.n	80065da <_dtoa_r+0x6ea>
 80065ca:	9a03      	ldr	r2, [sp, #12]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d1f7      	bne.n	80065c0 <_dtoa_r+0x6d0>
 80065d0:	9903      	ldr	r1, [sp, #12]
 80065d2:	2230      	movs	r2, #48	; 0x30
 80065d4:	f108 0801 	add.w	r8, r8, #1
 80065d8:	700a      	strb	r2, [r1, #0]
 80065da:	781a      	ldrb	r2, [r3, #0]
 80065dc:	3201      	adds	r2, #1
 80065de:	701a      	strb	r2, [r3, #0]
 80065e0:	e79e      	b.n	8006520 <_dtoa_r+0x630>
 80065e2:	46d8      	mov	r8, fp
 80065e4:	e7eb      	b.n	80065be <_dtoa_r+0x6ce>
 80065e6:	4b6e      	ldr	r3, [pc, #440]	; (80067a0 <_dtoa_r+0x8b0>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	f7fa f80d 	bl	8000608 <__aeabi_dmul>
 80065ee:	2200      	movs	r2, #0
 80065f0:	2300      	movs	r3, #0
 80065f2:	4680      	mov	r8, r0
 80065f4:	4689      	mov	r9, r1
 80065f6:	f7fa fa6f 	bl	8000ad8 <__aeabi_dcmpeq>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d09b      	beq.n	8006536 <_dtoa_r+0x646>
 80065fe:	e7cd      	b.n	800659c <_dtoa_r+0x6ac>
 8006600:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006602:	2a00      	cmp	r2, #0
 8006604:	f000 80c4 	beq.w	8006790 <_dtoa_r+0x8a0>
 8006608:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800660a:	2a01      	cmp	r2, #1
 800660c:	f300 80a8 	bgt.w	8006760 <_dtoa_r+0x870>
 8006610:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006612:	2a00      	cmp	r2, #0
 8006614:	f000 80a0 	beq.w	8006758 <_dtoa_r+0x868>
 8006618:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800661c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800661e:	464f      	mov	r7, r9
 8006620:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006622:	2101      	movs	r1, #1
 8006624:	441a      	add	r2, r3
 8006626:	4628      	mov	r0, r5
 8006628:	4499      	add	r9, r3
 800662a:	9209      	str	r2, [sp, #36]	; 0x24
 800662c:	f000 fc34 	bl	8006e98 <__i2b>
 8006630:	4606      	mov	r6, r0
 8006632:	b15f      	cbz	r7, 800664c <_dtoa_r+0x75c>
 8006634:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006636:	2b00      	cmp	r3, #0
 8006638:	dd08      	ble.n	800664c <_dtoa_r+0x75c>
 800663a:	42bb      	cmp	r3, r7
 800663c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800663e:	bfa8      	it	ge
 8006640:	463b      	movge	r3, r7
 8006642:	eba9 0903 	sub.w	r9, r9, r3
 8006646:	1aff      	subs	r7, r7, r3
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	9309      	str	r3, [sp, #36]	; 0x24
 800664c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664e:	b1f3      	cbz	r3, 800668e <_dtoa_r+0x79e>
 8006650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006652:	2b00      	cmp	r3, #0
 8006654:	f000 80a0 	beq.w	8006798 <_dtoa_r+0x8a8>
 8006658:	2c00      	cmp	r4, #0
 800665a:	dd10      	ble.n	800667e <_dtoa_r+0x78e>
 800665c:	4631      	mov	r1, r6
 800665e:	4622      	mov	r2, r4
 8006660:	4628      	mov	r0, r5
 8006662:	f000 fcd9 	bl	8007018 <__pow5mult>
 8006666:	4652      	mov	r2, sl
 8006668:	4601      	mov	r1, r0
 800666a:	4606      	mov	r6, r0
 800666c:	4628      	mov	r0, r5
 800666e:	f000 fc29 	bl	8006ec4 <__multiply>
 8006672:	4651      	mov	r1, sl
 8006674:	4680      	mov	r8, r0
 8006676:	4628      	mov	r0, r5
 8006678:	f000 fb58 	bl	8006d2c <_Bfree>
 800667c:	46c2      	mov	sl, r8
 800667e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006680:	1b1a      	subs	r2, r3, r4
 8006682:	d004      	beq.n	800668e <_dtoa_r+0x79e>
 8006684:	4651      	mov	r1, sl
 8006686:	4628      	mov	r0, r5
 8006688:	f000 fcc6 	bl	8007018 <__pow5mult>
 800668c:	4682      	mov	sl, r0
 800668e:	2101      	movs	r1, #1
 8006690:	4628      	mov	r0, r5
 8006692:	f000 fc01 	bl	8006e98 <__i2b>
 8006696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006698:	2b00      	cmp	r3, #0
 800669a:	4604      	mov	r4, r0
 800669c:	f340 8082 	ble.w	80067a4 <_dtoa_r+0x8b4>
 80066a0:	461a      	mov	r2, r3
 80066a2:	4601      	mov	r1, r0
 80066a4:	4628      	mov	r0, r5
 80066a6:	f000 fcb7 	bl	8007018 <__pow5mult>
 80066aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	4604      	mov	r4, r0
 80066b0:	dd7b      	ble.n	80067aa <_dtoa_r+0x8ba>
 80066b2:	f04f 0800 	mov.w	r8, #0
 80066b6:	6923      	ldr	r3, [r4, #16]
 80066b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80066bc:	6918      	ldr	r0, [r3, #16]
 80066be:	f000 fb9d 	bl	8006dfc <__hi0bits>
 80066c2:	f1c0 0020 	rsb	r0, r0, #32
 80066c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066c8:	4418      	add	r0, r3
 80066ca:	f010 001f 	ands.w	r0, r0, #31
 80066ce:	f000 8092 	beq.w	80067f6 <_dtoa_r+0x906>
 80066d2:	f1c0 0320 	rsb	r3, r0, #32
 80066d6:	2b04      	cmp	r3, #4
 80066d8:	f340 8085 	ble.w	80067e6 <_dtoa_r+0x8f6>
 80066dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066de:	f1c0 001c 	rsb	r0, r0, #28
 80066e2:	4403      	add	r3, r0
 80066e4:	4481      	add	r9, r0
 80066e6:	4407      	add	r7, r0
 80066e8:	9309      	str	r3, [sp, #36]	; 0x24
 80066ea:	f1b9 0f00 	cmp.w	r9, #0
 80066ee:	dd05      	ble.n	80066fc <_dtoa_r+0x80c>
 80066f0:	4651      	mov	r1, sl
 80066f2:	464a      	mov	r2, r9
 80066f4:	4628      	mov	r0, r5
 80066f6:	f000 fce9 	bl	80070cc <__lshift>
 80066fa:	4682      	mov	sl, r0
 80066fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066fe:	2b00      	cmp	r3, #0
 8006700:	dd05      	ble.n	800670e <_dtoa_r+0x81e>
 8006702:	4621      	mov	r1, r4
 8006704:	461a      	mov	r2, r3
 8006706:	4628      	mov	r0, r5
 8006708:	f000 fce0 	bl	80070cc <__lshift>
 800670c:	4604      	mov	r4, r0
 800670e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006710:	2b00      	cmp	r3, #0
 8006712:	d072      	beq.n	80067fa <_dtoa_r+0x90a>
 8006714:	4621      	mov	r1, r4
 8006716:	4650      	mov	r0, sl
 8006718:	f000 fd44 	bl	80071a4 <__mcmp>
 800671c:	2800      	cmp	r0, #0
 800671e:	da6c      	bge.n	80067fa <_dtoa_r+0x90a>
 8006720:	2300      	movs	r3, #0
 8006722:	4651      	mov	r1, sl
 8006724:	220a      	movs	r2, #10
 8006726:	4628      	mov	r0, r5
 8006728:	f000 fb22 	bl	8006d70 <__multadd>
 800672c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800672e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006732:	4682      	mov	sl, r0
 8006734:	2b00      	cmp	r3, #0
 8006736:	f000 81ad 	beq.w	8006a94 <_dtoa_r+0xba4>
 800673a:	2300      	movs	r3, #0
 800673c:	4631      	mov	r1, r6
 800673e:	220a      	movs	r2, #10
 8006740:	4628      	mov	r0, r5
 8006742:	f000 fb15 	bl	8006d70 <__multadd>
 8006746:	9b06      	ldr	r3, [sp, #24]
 8006748:	2b00      	cmp	r3, #0
 800674a:	4606      	mov	r6, r0
 800674c:	f300 8093 	bgt.w	8006876 <_dtoa_r+0x986>
 8006750:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006752:	2b02      	cmp	r3, #2
 8006754:	dc59      	bgt.n	800680a <_dtoa_r+0x91a>
 8006756:	e08e      	b.n	8006876 <_dtoa_r+0x986>
 8006758:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800675a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800675e:	e75d      	b.n	800661c <_dtoa_r+0x72c>
 8006760:	9b08      	ldr	r3, [sp, #32]
 8006762:	1e5c      	subs	r4, r3, #1
 8006764:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006766:	42a3      	cmp	r3, r4
 8006768:	bfbf      	itttt	lt
 800676a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800676c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800676e:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006770:	1ae3      	sublt	r3, r4, r3
 8006772:	bfb4      	ite	lt
 8006774:	18d2      	addlt	r2, r2, r3
 8006776:	1b1c      	subge	r4, r3, r4
 8006778:	9b08      	ldr	r3, [sp, #32]
 800677a:	bfbc      	itt	lt
 800677c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800677e:	2400      	movlt	r4, #0
 8006780:	2b00      	cmp	r3, #0
 8006782:	bfb5      	itete	lt
 8006784:	eba9 0703 	sublt.w	r7, r9, r3
 8006788:	9b08      	ldrge	r3, [sp, #32]
 800678a:	2300      	movlt	r3, #0
 800678c:	464f      	movge	r7, r9
 800678e:	e747      	b.n	8006620 <_dtoa_r+0x730>
 8006790:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006792:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006794:	464f      	mov	r7, r9
 8006796:	e74c      	b.n	8006632 <_dtoa_r+0x742>
 8006798:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800679a:	e773      	b.n	8006684 <_dtoa_r+0x794>
 800679c:	3fe00000 	.word	0x3fe00000
 80067a0:	40240000 	.word	0x40240000
 80067a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	dc18      	bgt.n	80067dc <_dtoa_r+0x8ec>
 80067aa:	9b04      	ldr	r3, [sp, #16]
 80067ac:	b9b3      	cbnz	r3, 80067dc <_dtoa_r+0x8ec>
 80067ae:	9b05      	ldr	r3, [sp, #20]
 80067b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067b4:	b993      	cbnz	r3, 80067dc <_dtoa_r+0x8ec>
 80067b6:	9b05      	ldr	r3, [sp, #20]
 80067b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067bc:	0d1b      	lsrs	r3, r3, #20
 80067be:	051b      	lsls	r3, r3, #20
 80067c0:	b17b      	cbz	r3, 80067e2 <_dtoa_r+0x8f2>
 80067c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067c4:	3301      	adds	r3, #1
 80067c6:	f109 0901 	add.w	r9, r9, #1
 80067ca:	9309      	str	r3, [sp, #36]	; 0x24
 80067cc:	f04f 0801 	mov.w	r8, #1
 80067d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f47f af6f 	bne.w	80066b6 <_dtoa_r+0x7c6>
 80067d8:	2001      	movs	r0, #1
 80067da:	e774      	b.n	80066c6 <_dtoa_r+0x7d6>
 80067dc:	f04f 0800 	mov.w	r8, #0
 80067e0:	e7f6      	b.n	80067d0 <_dtoa_r+0x8e0>
 80067e2:	4698      	mov	r8, r3
 80067e4:	e7f4      	b.n	80067d0 <_dtoa_r+0x8e0>
 80067e6:	d080      	beq.n	80066ea <_dtoa_r+0x7fa>
 80067e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067ea:	331c      	adds	r3, #28
 80067ec:	441a      	add	r2, r3
 80067ee:	4499      	add	r9, r3
 80067f0:	441f      	add	r7, r3
 80067f2:	9209      	str	r2, [sp, #36]	; 0x24
 80067f4:	e779      	b.n	80066ea <_dtoa_r+0x7fa>
 80067f6:	4603      	mov	r3, r0
 80067f8:	e7f6      	b.n	80067e8 <_dtoa_r+0x8f8>
 80067fa:	9b08      	ldr	r3, [sp, #32]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	dc34      	bgt.n	800686a <_dtoa_r+0x97a>
 8006800:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006802:	2b02      	cmp	r3, #2
 8006804:	dd31      	ble.n	800686a <_dtoa_r+0x97a>
 8006806:	9b08      	ldr	r3, [sp, #32]
 8006808:	9306      	str	r3, [sp, #24]
 800680a:	9b06      	ldr	r3, [sp, #24]
 800680c:	b963      	cbnz	r3, 8006828 <_dtoa_r+0x938>
 800680e:	4621      	mov	r1, r4
 8006810:	2205      	movs	r2, #5
 8006812:	4628      	mov	r0, r5
 8006814:	f000 faac 	bl	8006d70 <__multadd>
 8006818:	4601      	mov	r1, r0
 800681a:	4604      	mov	r4, r0
 800681c:	4650      	mov	r0, sl
 800681e:	f000 fcc1 	bl	80071a4 <__mcmp>
 8006822:	2800      	cmp	r0, #0
 8006824:	f73f adbf 	bgt.w	80063a6 <_dtoa_r+0x4b6>
 8006828:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800682a:	9f03      	ldr	r7, [sp, #12]
 800682c:	ea6f 0b03 	mvn.w	fp, r3
 8006830:	f04f 0800 	mov.w	r8, #0
 8006834:	4621      	mov	r1, r4
 8006836:	4628      	mov	r0, r5
 8006838:	f000 fa78 	bl	8006d2c <_Bfree>
 800683c:	2e00      	cmp	r6, #0
 800683e:	f43f aead 	beq.w	800659c <_dtoa_r+0x6ac>
 8006842:	f1b8 0f00 	cmp.w	r8, #0
 8006846:	d005      	beq.n	8006854 <_dtoa_r+0x964>
 8006848:	45b0      	cmp	r8, r6
 800684a:	d003      	beq.n	8006854 <_dtoa_r+0x964>
 800684c:	4641      	mov	r1, r8
 800684e:	4628      	mov	r0, r5
 8006850:	f000 fa6c 	bl	8006d2c <_Bfree>
 8006854:	4631      	mov	r1, r6
 8006856:	4628      	mov	r0, r5
 8006858:	f000 fa68 	bl	8006d2c <_Bfree>
 800685c:	e69e      	b.n	800659c <_dtoa_r+0x6ac>
 800685e:	2400      	movs	r4, #0
 8006860:	4626      	mov	r6, r4
 8006862:	e7e1      	b.n	8006828 <_dtoa_r+0x938>
 8006864:	46c3      	mov	fp, r8
 8006866:	4626      	mov	r6, r4
 8006868:	e59d      	b.n	80063a6 <_dtoa_r+0x4b6>
 800686a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800686c:	2b00      	cmp	r3, #0
 800686e:	f000 80c8 	beq.w	8006a02 <_dtoa_r+0xb12>
 8006872:	9b08      	ldr	r3, [sp, #32]
 8006874:	9306      	str	r3, [sp, #24]
 8006876:	2f00      	cmp	r7, #0
 8006878:	dd05      	ble.n	8006886 <_dtoa_r+0x996>
 800687a:	4631      	mov	r1, r6
 800687c:	463a      	mov	r2, r7
 800687e:	4628      	mov	r0, r5
 8006880:	f000 fc24 	bl	80070cc <__lshift>
 8006884:	4606      	mov	r6, r0
 8006886:	f1b8 0f00 	cmp.w	r8, #0
 800688a:	d05b      	beq.n	8006944 <_dtoa_r+0xa54>
 800688c:	6871      	ldr	r1, [r6, #4]
 800688e:	4628      	mov	r0, r5
 8006890:	f000 fa0c 	bl	8006cac <_Balloc>
 8006894:	4607      	mov	r7, r0
 8006896:	b928      	cbnz	r0, 80068a4 <_dtoa_r+0x9b4>
 8006898:	4b82      	ldr	r3, [pc, #520]	; (8006aa4 <_dtoa_r+0xbb4>)
 800689a:	4602      	mov	r2, r0
 800689c:	f240 21ef 	movw	r1, #751	; 0x2ef
 80068a0:	f7ff bb3a 	b.w	8005f18 <_dtoa_r+0x28>
 80068a4:	6932      	ldr	r2, [r6, #16]
 80068a6:	3202      	adds	r2, #2
 80068a8:	0092      	lsls	r2, r2, #2
 80068aa:	f106 010c 	add.w	r1, r6, #12
 80068ae:	300c      	adds	r0, #12
 80068b0:	f000 fe2c 	bl	800750c <memcpy>
 80068b4:	2201      	movs	r2, #1
 80068b6:	4639      	mov	r1, r7
 80068b8:	4628      	mov	r0, r5
 80068ba:	f000 fc07 	bl	80070cc <__lshift>
 80068be:	9b03      	ldr	r3, [sp, #12]
 80068c0:	9a03      	ldr	r2, [sp, #12]
 80068c2:	3301      	adds	r3, #1
 80068c4:	9308      	str	r3, [sp, #32]
 80068c6:	9b06      	ldr	r3, [sp, #24]
 80068c8:	4413      	add	r3, r2
 80068ca:	930b      	str	r3, [sp, #44]	; 0x2c
 80068cc:	9b04      	ldr	r3, [sp, #16]
 80068ce:	f003 0301 	and.w	r3, r3, #1
 80068d2:	46b0      	mov	r8, r6
 80068d4:	930a      	str	r3, [sp, #40]	; 0x28
 80068d6:	4606      	mov	r6, r0
 80068d8:	9b08      	ldr	r3, [sp, #32]
 80068da:	4621      	mov	r1, r4
 80068dc:	3b01      	subs	r3, #1
 80068de:	4650      	mov	r0, sl
 80068e0:	9304      	str	r3, [sp, #16]
 80068e2:	f7ff fa7e 	bl	8005de2 <quorem>
 80068e6:	4641      	mov	r1, r8
 80068e8:	9006      	str	r0, [sp, #24]
 80068ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80068ee:	4650      	mov	r0, sl
 80068f0:	f000 fc58 	bl	80071a4 <__mcmp>
 80068f4:	4632      	mov	r2, r6
 80068f6:	9009      	str	r0, [sp, #36]	; 0x24
 80068f8:	4621      	mov	r1, r4
 80068fa:	4628      	mov	r0, r5
 80068fc:	f000 fc6e 	bl	80071dc <__mdiff>
 8006900:	68c2      	ldr	r2, [r0, #12]
 8006902:	4607      	mov	r7, r0
 8006904:	bb02      	cbnz	r2, 8006948 <_dtoa_r+0xa58>
 8006906:	4601      	mov	r1, r0
 8006908:	4650      	mov	r0, sl
 800690a:	f000 fc4b 	bl	80071a4 <__mcmp>
 800690e:	4602      	mov	r2, r0
 8006910:	4639      	mov	r1, r7
 8006912:	4628      	mov	r0, r5
 8006914:	920c      	str	r2, [sp, #48]	; 0x30
 8006916:	f000 fa09 	bl	8006d2c <_Bfree>
 800691a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800691c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800691e:	9f08      	ldr	r7, [sp, #32]
 8006920:	ea43 0102 	orr.w	r1, r3, r2
 8006924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006926:	4319      	orrs	r1, r3
 8006928:	d110      	bne.n	800694c <_dtoa_r+0xa5c>
 800692a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800692e:	d029      	beq.n	8006984 <_dtoa_r+0xa94>
 8006930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006932:	2b00      	cmp	r3, #0
 8006934:	dd02      	ble.n	800693c <_dtoa_r+0xa4c>
 8006936:	9b06      	ldr	r3, [sp, #24]
 8006938:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800693c:	9b04      	ldr	r3, [sp, #16]
 800693e:	f883 9000 	strb.w	r9, [r3]
 8006942:	e777      	b.n	8006834 <_dtoa_r+0x944>
 8006944:	4630      	mov	r0, r6
 8006946:	e7ba      	b.n	80068be <_dtoa_r+0x9ce>
 8006948:	2201      	movs	r2, #1
 800694a:	e7e1      	b.n	8006910 <_dtoa_r+0xa20>
 800694c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800694e:	2b00      	cmp	r3, #0
 8006950:	db04      	blt.n	800695c <_dtoa_r+0xa6c>
 8006952:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006954:	430b      	orrs	r3, r1
 8006956:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006958:	430b      	orrs	r3, r1
 800695a:	d120      	bne.n	800699e <_dtoa_r+0xaae>
 800695c:	2a00      	cmp	r2, #0
 800695e:	dded      	ble.n	800693c <_dtoa_r+0xa4c>
 8006960:	4651      	mov	r1, sl
 8006962:	2201      	movs	r2, #1
 8006964:	4628      	mov	r0, r5
 8006966:	f000 fbb1 	bl	80070cc <__lshift>
 800696a:	4621      	mov	r1, r4
 800696c:	4682      	mov	sl, r0
 800696e:	f000 fc19 	bl	80071a4 <__mcmp>
 8006972:	2800      	cmp	r0, #0
 8006974:	dc03      	bgt.n	800697e <_dtoa_r+0xa8e>
 8006976:	d1e1      	bne.n	800693c <_dtoa_r+0xa4c>
 8006978:	f019 0f01 	tst.w	r9, #1
 800697c:	d0de      	beq.n	800693c <_dtoa_r+0xa4c>
 800697e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006982:	d1d8      	bne.n	8006936 <_dtoa_r+0xa46>
 8006984:	9a04      	ldr	r2, [sp, #16]
 8006986:	2339      	movs	r3, #57	; 0x39
 8006988:	7013      	strb	r3, [r2, #0]
 800698a:	463b      	mov	r3, r7
 800698c:	461f      	mov	r7, r3
 800698e:	3b01      	subs	r3, #1
 8006990:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006994:	2a39      	cmp	r2, #57	; 0x39
 8006996:	d06c      	beq.n	8006a72 <_dtoa_r+0xb82>
 8006998:	3201      	adds	r2, #1
 800699a:	701a      	strb	r2, [r3, #0]
 800699c:	e74a      	b.n	8006834 <_dtoa_r+0x944>
 800699e:	2a00      	cmp	r2, #0
 80069a0:	dd07      	ble.n	80069b2 <_dtoa_r+0xac2>
 80069a2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80069a6:	d0ed      	beq.n	8006984 <_dtoa_r+0xa94>
 80069a8:	9a04      	ldr	r2, [sp, #16]
 80069aa:	f109 0301 	add.w	r3, r9, #1
 80069ae:	7013      	strb	r3, [r2, #0]
 80069b0:	e740      	b.n	8006834 <_dtoa_r+0x944>
 80069b2:	9b08      	ldr	r3, [sp, #32]
 80069b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80069b6:	f803 9c01 	strb.w	r9, [r3, #-1]
 80069ba:	4293      	cmp	r3, r2
 80069bc:	d043      	beq.n	8006a46 <_dtoa_r+0xb56>
 80069be:	4651      	mov	r1, sl
 80069c0:	2300      	movs	r3, #0
 80069c2:	220a      	movs	r2, #10
 80069c4:	4628      	mov	r0, r5
 80069c6:	f000 f9d3 	bl	8006d70 <__multadd>
 80069ca:	45b0      	cmp	r8, r6
 80069cc:	4682      	mov	sl, r0
 80069ce:	f04f 0300 	mov.w	r3, #0
 80069d2:	f04f 020a 	mov.w	r2, #10
 80069d6:	4641      	mov	r1, r8
 80069d8:	4628      	mov	r0, r5
 80069da:	d107      	bne.n	80069ec <_dtoa_r+0xafc>
 80069dc:	f000 f9c8 	bl	8006d70 <__multadd>
 80069e0:	4680      	mov	r8, r0
 80069e2:	4606      	mov	r6, r0
 80069e4:	9b08      	ldr	r3, [sp, #32]
 80069e6:	3301      	adds	r3, #1
 80069e8:	9308      	str	r3, [sp, #32]
 80069ea:	e775      	b.n	80068d8 <_dtoa_r+0x9e8>
 80069ec:	f000 f9c0 	bl	8006d70 <__multadd>
 80069f0:	4631      	mov	r1, r6
 80069f2:	4680      	mov	r8, r0
 80069f4:	2300      	movs	r3, #0
 80069f6:	220a      	movs	r2, #10
 80069f8:	4628      	mov	r0, r5
 80069fa:	f000 f9b9 	bl	8006d70 <__multadd>
 80069fe:	4606      	mov	r6, r0
 8006a00:	e7f0      	b.n	80069e4 <_dtoa_r+0xaf4>
 8006a02:	9b08      	ldr	r3, [sp, #32]
 8006a04:	9306      	str	r3, [sp, #24]
 8006a06:	9f03      	ldr	r7, [sp, #12]
 8006a08:	4621      	mov	r1, r4
 8006a0a:	4650      	mov	r0, sl
 8006a0c:	f7ff f9e9 	bl	8005de2 <quorem>
 8006a10:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a14:	9b03      	ldr	r3, [sp, #12]
 8006a16:	f807 9b01 	strb.w	r9, [r7], #1
 8006a1a:	1afa      	subs	r2, r7, r3
 8006a1c:	9b06      	ldr	r3, [sp, #24]
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	dd07      	ble.n	8006a32 <_dtoa_r+0xb42>
 8006a22:	4651      	mov	r1, sl
 8006a24:	2300      	movs	r3, #0
 8006a26:	220a      	movs	r2, #10
 8006a28:	4628      	mov	r0, r5
 8006a2a:	f000 f9a1 	bl	8006d70 <__multadd>
 8006a2e:	4682      	mov	sl, r0
 8006a30:	e7ea      	b.n	8006a08 <_dtoa_r+0xb18>
 8006a32:	9b06      	ldr	r3, [sp, #24]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	bfc8      	it	gt
 8006a38:	461f      	movgt	r7, r3
 8006a3a:	9b03      	ldr	r3, [sp, #12]
 8006a3c:	bfd8      	it	le
 8006a3e:	2701      	movle	r7, #1
 8006a40:	441f      	add	r7, r3
 8006a42:	f04f 0800 	mov.w	r8, #0
 8006a46:	4651      	mov	r1, sl
 8006a48:	2201      	movs	r2, #1
 8006a4a:	4628      	mov	r0, r5
 8006a4c:	f000 fb3e 	bl	80070cc <__lshift>
 8006a50:	4621      	mov	r1, r4
 8006a52:	4682      	mov	sl, r0
 8006a54:	f000 fba6 	bl	80071a4 <__mcmp>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	dc96      	bgt.n	800698a <_dtoa_r+0xa9a>
 8006a5c:	d102      	bne.n	8006a64 <_dtoa_r+0xb74>
 8006a5e:	f019 0f01 	tst.w	r9, #1
 8006a62:	d192      	bne.n	800698a <_dtoa_r+0xa9a>
 8006a64:	463b      	mov	r3, r7
 8006a66:	461f      	mov	r7, r3
 8006a68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a6c:	2a30      	cmp	r2, #48	; 0x30
 8006a6e:	d0fa      	beq.n	8006a66 <_dtoa_r+0xb76>
 8006a70:	e6e0      	b.n	8006834 <_dtoa_r+0x944>
 8006a72:	9a03      	ldr	r2, [sp, #12]
 8006a74:	429a      	cmp	r2, r3
 8006a76:	d189      	bne.n	800698c <_dtoa_r+0xa9c>
 8006a78:	f10b 0b01 	add.w	fp, fp, #1
 8006a7c:	2331      	movs	r3, #49	; 0x31
 8006a7e:	e796      	b.n	80069ae <_dtoa_r+0xabe>
 8006a80:	4b09      	ldr	r3, [pc, #36]	; (8006aa8 <_dtoa_r+0xbb8>)
 8006a82:	f7ff baa1 	b.w	8005fc8 <_dtoa_r+0xd8>
 8006a86:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f47f aa79 	bne.w	8005f80 <_dtoa_r+0x90>
 8006a8e:	4b07      	ldr	r3, [pc, #28]	; (8006aac <_dtoa_r+0xbbc>)
 8006a90:	f7ff ba9a 	b.w	8005fc8 <_dtoa_r+0xd8>
 8006a94:	9b06      	ldr	r3, [sp, #24]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	dcb5      	bgt.n	8006a06 <_dtoa_r+0xb16>
 8006a9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	f73f aeb4 	bgt.w	800680a <_dtoa_r+0x91a>
 8006aa2:	e7b0      	b.n	8006a06 <_dtoa_r+0xb16>
 8006aa4:	08007c28 	.word	0x08007c28
 8006aa8:	08007b88 	.word	0x08007b88
 8006aac:	08007bac 	.word	0x08007bac

08006ab0 <_free_r>:
 8006ab0:	b538      	push	{r3, r4, r5, lr}
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	2900      	cmp	r1, #0
 8006ab6:	d041      	beq.n	8006b3c <_free_r+0x8c>
 8006ab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006abc:	1f0c      	subs	r4, r1, #4
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	bfb8      	it	lt
 8006ac2:	18e4      	addlt	r4, r4, r3
 8006ac4:	f000 f8e6 	bl	8006c94 <__malloc_lock>
 8006ac8:	4a1d      	ldr	r2, [pc, #116]	; (8006b40 <_free_r+0x90>)
 8006aca:	6813      	ldr	r3, [r2, #0]
 8006acc:	b933      	cbnz	r3, 8006adc <_free_r+0x2c>
 8006ace:	6063      	str	r3, [r4, #4]
 8006ad0:	6014      	str	r4, [r2, #0]
 8006ad2:	4628      	mov	r0, r5
 8006ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ad8:	f000 b8e2 	b.w	8006ca0 <__malloc_unlock>
 8006adc:	42a3      	cmp	r3, r4
 8006ade:	d908      	bls.n	8006af2 <_free_r+0x42>
 8006ae0:	6820      	ldr	r0, [r4, #0]
 8006ae2:	1821      	adds	r1, r4, r0
 8006ae4:	428b      	cmp	r3, r1
 8006ae6:	bf01      	itttt	eq
 8006ae8:	6819      	ldreq	r1, [r3, #0]
 8006aea:	685b      	ldreq	r3, [r3, #4]
 8006aec:	1809      	addeq	r1, r1, r0
 8006aee:	6021      	streq	r1, [r4, #0]
 8006af0:	e7ed      	b.n	8006ace <_free_r+0x1e>
 8006af2:	461a      	mov	r2, r3
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	b10b      	cbz	r3, 8006afc <_free_r+0x4c>
 8006af8:	42a3      	cmp	r3, r4
 8006afa:	d9fa      	bls.n	8006af2 <_free_r+0x42>
 8006afc:	6811      	ldr	r1, [r2, #0]
 8006afe:	1850      	adds	r0, r2, r1
 8006b00:	42a0      	cmp	r0, r4
 8006b02:	d10b      	bne.n	8006b1c <_free_r+0x6c>
 8006b04:	6820      	ldr	r0, [r4, #0]
 8006b06:	4401      	add	r1, r0
 8006b08:	1850      	adds	r0, r2, r1
 8006b0a:	4283      	cmp	r3, r0
 8006b0c:	6011      	str	r1, [r2, #0]
 8006b0e:	d1e0      	bne.n	8006ad2 <_free_r+0x22>
 8006b10:	6818      	ldr	r0, [r3, #0]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	6053      	str	r3, [r2, #4]
 8006b16:	4408      	add	r0, r1
 8006b18:	6010      	str	r0, [r2, #0]
 8006b1a:	e7da      	b.n	8006ad2 <_free_r+0x22>
 8006b1c:	d902      	bls.n	8006b24 <_free_r+0x74>
 8006b1e:	230c      	movs	r3, #12
 8006b20:	602b      	str	r3, [r5, #0]
 8006b22:	e7d6      	b.n	8006ad2 <_free_r+0x22>
 8006b24:	6820      	ldr	r0, [r4, #0]
 8006b26:	1821      	adds	r1, r4, r0
 8006b28:	428b      	cmp	r3, r1
 8006b2a:	bf04      	itt	eq
 8006b2c:	6819      	ldreq	r1, [r3, #0]
 8006b2e:	685b      	ldreq	r3, [r3, #4]
 8006b30:	6063      	str	r3, [r4, #4]
 8006b32:	bf04      	itt	eq
 8006b34:	1809      	addeq	r1, r1, r0
 8006b36:	6021      	streq	r1, [r4, #0]
 8006b38:	6054      	str	r4, [r2, #4]
 8006b3a:	e7ca      	b.n	8006ad2 <_free_r+0x22>
 8006b3c:	bd38      	pop	{r3, r4, r5, pc}
 8006b3e:	bf00      	nop
 8006b40:	20000564 	.word	0x20000564

08006b44 <malloc>:
 8006b44:	4b02      	ldr	r3, [pc, #8]	; (8006b50 <malloc+0xc>)
 8006b46:	4601      	mov	r1, r0
 8006b48:	6818      	ldr	r0, [r3, #0]
 8006b4a:	f000 b823 	b.w	8006b94 <_malloc_r>
 8006b4e:	bf00      	nop
 8006b50:	20000068 	.word	0x20000068

08006b54 <sbrk_aligned>:
 8006b54:	b570      	push	{r4, r5, r6, lr}
 8006b56:	4e0e      	ldr	r6, [pc, #56]	; (8006b90 <sbrk_aligned+0x3c>)
 8006b58:	460c      	mov	r4, r1
 8006b5a:	6831      	ldr	r1, [r6, #0]
 8006b5c:	4605      	mov	r5, r0
 8006b5e:	b911      	cbnz	r1, 8006b66 <sbrk_aligned+0x12>
 8006b60:	f000 fcc4 	bl	80074ec <_sbrk_r>
 8006b64:	6030      	str	r0, [r6, #0]
 8006b66:	4621      	mov	r1, r4
 8006b68:	4628      	mov	r0, r5
 8006b6a:	f000 fcbf 	bl	80074ec <_sbrk_r>
 8006b6e:	1c43      	adds	r3, r0, #1
 8006b70:	d00a      	beq.n	8006b88 <sbrk_aligned+0x34>
 8006b72:	1cc4      	adds	r4, r0, #3
 8006b74:	f024 0403 	bic.w	r4, r4, #3
 8006b78:	42a0      	cmp	r0, r4
 8006b7a:	d007      	beq.n	8006b8c <sbrk_aligned+0x38>
 8006b7c:	1a21      	subs	r1, r4, r0
 8006b7e:	4628      	mov	r0, r5
 8006b80:	f000 fcb4 	bl	80074ec <_sbrk_r>
 8006b84:	3001      	adds	r0, #1
 8006b86:	d101      	bne.n	8006b8c <sbrk_aligned+0x38>
 8006b88:	f04f 34ff 	mov.w	r4, #4294967295
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	bd70      	pop	{r4, r5, r6, pc}
 8006b90:	20000568 	.word	0x20000568

08006b94 <_malloc_r>:
 8006b94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b98:	1ccd      	adds	r5, r1, #3
 8006b9a:	f025 0503 	bic.w	r5, r5, #3
 8006b9e:	3508      	adds	r5, #8
 8006ba0:	2d0c      	cmp	r5, #12
 8006ba2:	bf38      	it	cc
 8006ba4:	250c      	movcc	r5, #12
 8006ba6:	2d00      	cmp	r5, #0
 8006ba8:	4607      	mov	r7, r0
 8006baa:	db01      	blt.n	8006bb0 <_malloc_r+0x1c>
 8006bac:	42a9      	cmp	r1, r5
 8006bae:	d905      	bls.n	8006bbc <_malloc_r+0x28>
 8006bb0:	230c      	movs	r3, #12
 8006bb2:	603b      	str	r3, [r7, #0]
 8006bb4:	2600      	movs	r6, #0
 8006bb6:	4630      	mov	r0, r6
 8006bb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bbc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006c90 <_malloc_r+0xfc>
 8006bc0:	f000 f868 	bl	8006c94 <__malloc_lock>
 8006bc4:	f8d8 3000 	ldr.w	r3, [r8]
 8006bc8:	461c      	mov	r4, r3
 8006bca:	bb5c      	cbnz	r4, 8006c24 <_malloc_r+0x90>
 8006bcc:	4629      	mov	r1, r5
 8006bce:	4638      	mov	r0, r7
 8006bd0:	f7ff ffc0 	bl	8006b54 <sbrk_aligned>
 8006bd4:	1c43      	adds	r3, r0, #1
 8006bd6:	4604      	mov	r4, r0
 8006bd8:	d155      	bne.n	8006c86 <_malloc_r+0xf2>
 8006bda:	f8d8 4000 	ldr.w	r4, [r8]
 8006bde:	4626      	mov	r6, r4
 8006be0:	2e00      	cmp	r6, #0
 8006be2:	d145      	bne.n	8006c70 <_malloc_r+0xdc>
 8006be4:	2c00      	cmp	r4, #0
 8006be6:	d048      	beq.n	8006c7a <_malloc_r+0xe6>
 8006be8:	6823      	ldr	r3, [r4, #0]
 8006bea:	4631      	mov	r1, r6
 8006bec:	4638      	mov	r0, r7
 8006bee:	eb04 0903 	add.w	r9, r4, r3
 8006bf2:	f000 fc7b 	bl	80074ec <_sbrk_r>
 8006bf6:	4581      	cmp	r9, r0
 8006bf8:	d13f      	bne.n	8006c7a <_malloc_r+0xe6>
 8006bfa:	6821      	ldr	r1, [r4, #0]
 8006bfc:	1a6d      	subs	r5, r5, r1
 8006bfe:	4629      	mov	r1, r5
 8006c00:	4638      	mov	r0, r7
 8006c02:	f7ff ffa7 	bl	8006b54 <sbrk_aligned>
 8006c06:	3001      	adds	r0, #1
 8006c08:	d037      	beq.n	8006c7a <_malloc_r+0xe6>
 8006c0a:	6823      	ldr	r3, [r4, #0]
 8006c0c:	442b      	add	r3, r5
 8006c0e:	6023      	str	r3, [r4, #0]
 8006c10:	f8d8 3000 	ldr.w	r3, [r8]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d038      	beq.n	8006c8a <_malloc_r+0xf6>
 8006c18:	685a      	ldr	r2, [r3, #4]
 8006c1a:	42a2      	cmp	r2, r4
 8006c1c:	d12b      	bne.n	8006c76 <_malloc_r+0xe2>
 8006c1e:	2200      	movs	r2, #0
 8006c20:	605a      	str	r2, [r3, #4]
 8006c22:	e00f      	b.n	8006c44 <_malloc_r+0xb0>
 8006c24:	6822      	ldr	r2, [r4, #0]
 8006c26:	1b52      	subs	r2, r2, r5
 8006c28:	d41f      	bmi.n	8006c6a <_malloc_r+0xd6>
 8006c2a:	2a0b      	cmp	r2, #11
 8006c2c:	d917      	bls.n	8006c5e <_malloc_r+0xca>
 8006c2e:	1961      	adds	r1, r4, r5
 8006c30:	42a3      	cmp	r3, r4
 8006c32:	6025      	str	r5, [r4, #0]
 8006c34:	bf18      	it	ne
 8006c36:	6059      	strne	r1, [r3, #4]
 8006c38:	6863      	ldr	r3, [r4, #4]
 8006c3a:	bf08      	it	eq
 8006c3c:	f8c8 1000 	streq.w	r1, [r8]
 8006c40:	5162      	str	r2, [r4, r5]
 8006c42:	604b      	str	r3, [r1, #4]
 8006c44:	4638      	mov	r0, r7
 8006c46:	f104 060b 	add.w	r6, r4, #11
 8006c4a:	f000 f829 	bl	8006ca0 <__malloc_unlock>
 8006c4e:	f026 0607 	bic.w	r6, r6, #7
 8006c52:	1d23      	adds	r3, r4, #4
 8006c54:	1af2      	subs	r2, r6, r3
 8006c56:	d0ae      	beq.n	8006bb6 <_malloc_r+0x22>
 8006c58:	1b9b      	subs	r3, r3, r6
 8006c5a:	50a3      	str	r3, [r4, r2]
 8006c5c:	e7ab      	b.n	8006bb6 <_malloc_r+0x22>
 8006c5e:	42a3      	cmp	r3, r4
 8006c60:	6862      	ldr	r2, [r4, #4]
 8006c62:	d1dd      	bne.n	8006c20 <_malloc_r+0x8c>
 8006c64:	f8c8 2000 	str.w	r2, [r8]
 8006c68:	e7ec      	b.n	8006c44 <_malloc_r+0xb0>
 8006c6a:	4623      	mov	r3, r4
 8006c6c:	6864      	ldr	r4, [r4, #4]
 8006c6e:	e7ac      	b.n	8006bca <_malloc_r+0x36>
 8006c70:	4634      	mov	r4, r6
 8006c72:	6876      	ldr	r6, [r6, #4]
 8006c74:	e7b4      	b.n	8006be0 <_malloc_r+0x4c>
 8006c76:	4613      	mov	r3, r2
 8006c78:	e7cc      	b.n	8006c14 <_malloc_r+0x80>
 8006c7a:	230c      	movs	r3, #12
 8006c7c:	603b      	str	r3, [r7, #0]
 8006c7e:	4638      	mov	r0, r7
 8006c80:	f000 f80e 	bl	8006ca0 <__malloc_unlock>
 8006c84:	e797      	b.n	8006bb6 <_malloc_r+0x22>
 8006c86:	6025      	str	r5, [r4, #0]
 8006c88:	e7dc      	b.n	8006c44 <_malloc_r+0xb0>
 8006c8a:	605b      	str	r3, [r3, #4]
 8006c8c:	deff      	udf	#255	; 0xff
 8006c8e:	bf00      	nop
 8006c90:	20000564 	.word	0x20000564

08006c94 <__malloc_lock>:
 8006c94:	4801      	ldr	r0, [pc, #4]	; (8006c9c <__malloc_lock+0x8>)
 8006c96:	f7ff b8a2 	b.w	8005dde <__retarget_lock_acquire_recursive>
 8006c9a:	bf00      	nop
 8006c9c:	20000560 	.word	0x20000560

08006ca0 <__malloc_unlock>:
 8006ca0:	4801      	ldr	r0, [pc, #4]	; (8006ca8 <__malloc_unlock+0x8>)
 8006ca2:	f7ff b89d 	b.w	8005de0 <__retarget_lock_release_recursive>
 8006ca6:	bf00      	nop
 8006ca8:	20000560 	.word	0x20000560

08006cac <_Balloc>:
 8006cac:	b570      	push	{r4, r5, r6, lr}
 8006cae:	69c6      	ldr	r6, [r0, #28]
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	460d      	mov	r5, r1
 8006cb4:	b976      	cbnz	r6, 8006cd4 <_Balloc+0x28>
 8006cb6:	2010      	movs	r0, #16
 8006cb8:	f7ff ff44 	bl	8006b44 <malloc>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	61e0      	str	r0, [r4, #28]
 8006cc0:	b920      	cbnz	r0, 8006ccc <_Balloc+0x20>
 8006cc2:	4b18      	ldr	r3, [pc, #96]	; (8006d24 <_Balloc+0x78>)
 8006cc4:	4818      	ldr	r0, [pc, #96]	; (8006d28 <_Balloc+0x7c>)
 8006cc6:	216b      	movs	r1, #107	; 0x6b
 8006cc8:	f000 fc2e 	bl	8007528 <__assert_func>
 8006ccc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cd0:	6006      	str	r6, [r0, #0]
 8006cd2:	60c6      	str	r6, [r0, #12]
 8006cd4:	69e6      	ldr	r6, [r4, #28]
 8006cd6:	68f3      	ldr	r3, [r6, #12]
 8006cd8:	b183      	cbz	r3, 8006cfc <_Balloc+0x50>
 8006cda:	69e3      	ldr	r3, [r4, #28]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006ce2:	b9b8      	cbnz	r0, 8006d14 <_Balloc+0x68>
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	fa01 f605 	lsl.w	r6, r1, r5
 8006cea:	1d72      	adds	r2, r6, #5
 8006cec:	0092      	lsls	r2, r2, #2
 8006cee:	4620      	mov	r0, r4
 8006cf0:	f000 fc38 	bl	8007564 <_calloc_r>
 8006cf4:	b160      	cbz	r0, 8006d10 <_Balloc+0x64>
 8006cf6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006cfa:	e00e      	b.n	8006d1a <_Balloc+0x6e>
 8006cfc:	2221      	movs	r2, #33	; 0x21
 8006cfe:	2104      	movs	r1, #4
 8006d00:	4620      	mov	r0, r4
 8006d02:	f000 fc2f 	bl	8007564 <_calloc_r>
 8006d06:	69e3      	ldr	r3, [r4, #28]
 8006d08:	60f0      	str	r0, [r6, #12]
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d1e4      	bne.n	8006cda <_Balloc+0x2e>
 8006d10:	2000      	movs	r0, #0
 8006d12:	bd70      	pop	{r4, r5, r6, pc}
 8006d14:	6802      	ldr	r2, [r0, #0]
 8006d16:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d20:	e7f7      	b.n	8006d12 <_Balloc+0x66>
 8006d22:	bf00      	nop
 8006d24:	08007bb9 	.word	0x08007bb9
 8006d28:	08007c39 	.word	0x08007c39

08006d2c <_Bfree>:
 8006d2c:	b570      	push	{r4, r5, r6, lr}
 8006d2e:	69c6      	ldr	r6, [r0, #28]
 8006d30:	4605      	mov	r5, r0
 8006d32:	460c      	mov	r4, r1
 8006d34:	b976      	cbnz	r6, 8006d54 <_Bfree+0x28>
 8006d36:	2010      	movs	r0, #16
 8006d38:	f7ff ff04 	bl	8006b44 <malloc>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	61e8      	str	r0, [r5, #28]
 8006d40:	b920      	cbnz	r0, 8006d4c <_Bfree+0x20>
 8006d42:	4b09      	ldr	r3, [pc, #36]	; (8006d68 <_Bfree+0x3c>)
 8006d44:	4809      	ldr	r0, [pc, #36]	; (8006d6c <_Bfree+0x40>)
 8006d46:	218f      	movs	r1, #143	; 0x8f
 8006d48:	f000 fbee 	bl	8007528 <__assert_func>
 8006d4c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006d50:	6006      	str	r6, [r0, #0]
 8006d52:	60c6      	str	r6, [r0, #12]
 8006d54:	b13c      	cbz	r4, 8006d66 <_Bfree+0x3a>
 8006d56:	69eb      	ldr	r3, [r5, #28]
 8006d58:	6862      	ldr	r2, [r4, #4]
 8006d5a:	68db      	ldr	r3, [r3, #12]
 8006d5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d60:	6021      	str	r1, [r4, #0]
 8006d62:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006d66:	bd70      	pop	{r4, r5, r6, pc}
 8006d68:	08007bb9 	.word	0x08007bb9
 8006d6c:	08007c39 	.word	0x08007c39

08006d70 <__multadd>:
 8006d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d74:	690d      	ldr	r5, [r1, #16]
 8006d76:	4607      	mov	r7, r0
 8006d78:	460c      	mov	r4, r1
 8006d7a:	461e      	mov	r6, r3
 8006d7c:	f101 0c14 	add.w	ip, r1, #20
 8006d80:	2000      	movs	r0, #0
 8006d82:	f8dc 3000 	ldr.w	r3, [ip]
 8006d86:	b299      	uxth	r1, r3
 8006d88:	fb02 6101 	mla	r1, r2, r1, r6
 8006d8c:	0c1e      	lsrs	r6, r3, #16
 8006d8e:	0c0b      	lsrs	r3, r1, #16
 8006d90:	fb02 3306 	mla	r3, r2, r6, r3
 8006d94:	b289      	uxth	r1, r1
 8006d96:	3001      	adds	r0, #1
 8006d98:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d9c:	4285      	cmp	r5, r0
 8006d9e:	f84c 1b04 	str.w	r1, [ip], #4
 8006da2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006da6:	dcec      	bgt.n	8006d82 <__multadd+0x12>
 8006da8:	b30e      	cbz	r6, 8006dee <__multadd+0x7e>
 8006daa:	68a3      	ldr	r3, [r4, #8]
 8006dac:	42ab      	cmp	r3, r5
 8006dae:	dc19      	bgt.n	8006de4 <__multadd+0x74>
 8006db0:	6861      	ldr	r1, [r4, #4]
 8006db2:	4638      	mov	r0, r7
 8006db4:	3101      	adds	r1, #1
 8006db6:	f7ff ff79 	bl	8006cac <_Balloc>
 8006dba:	4680      	mov	r8, r0
 8006dbc:	b928      	cbnz	r0, 8006dca <__multadd+0x5a>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	4b0c      	ldr	r3, [pc, #48]	; (8006df4 <__multadd+0x84>)
 8006dc2:	480d      	ldr	r0, [pc, #52]	; (8006df8 <__multadd+0x88>)
 8006dc4:	21ba      	movs	r1, #186	; 0xba
 8006dc6:	f000 fbaf 	bl	8007528 <__assert_func>
 8006dca:	6922      	ldr	r2, [r4, #16]
 8006dcc:	3202      	adds	r2, #2
 8006dce:	f104 010c 	add.w	r1, r4, #12
 8006dd2:	0092      	lsls	r2, r2, #2
 8006dd4:	300c      	adds	r0, #12
 8006dd6:	f000 fb99 	bl	800750c <memcpy>
 8006dda:	4621      	mov	r1, r4
 8006ddc:	4638      	mov	r0, r7
 8006dde:	f7ff ffa5 	bl	8006d2c <_Bfree>
 8006de2:	4644      	mov	r4, r8
 8006de4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006de8:	3501      	adds	r5, #1
 8006dea:	615e      	str	r6, [r3, #20]
 8006dec:	6125      	str	r5, [r4, #16]
 8006dee:	4620      	mov	r0, r4
 8006df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006df4:	08007c28 	.word	0x08007c28
 8006df8:	08007c39 	.word	0x08007c39

08006dfc <__hi0bits>:
 8006dfc:	0c02      	lsrs	r2, r0, #16
 8006dfe:	0412      	lsls	r2, r2, #16
 8006e00:	4603      	mov	r3, r0
 8006e02:	b9ca      	cbnz	r2, 8006e38 <__hi0bits+0x3c>
 8006e04:	0403      	lsls	r3, r0, #16
 8006e06:	2010      	movs	r0, #16
 8006e08:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006e0c:	bf04      	itt	eq
 8006e0e:	021b      	lsleq	r3, r3, #8
 8006e10:	3008      	addeq	r0, #8
 8006e12:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006e16:	bf04      	itt	eq
 8006e18:	011b      	lsleq	r3, r3, #4
 8006e1a:	3004      	addeq	r0, #4
 8006e1c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006e20:	bf04      	itt	eq
 8006e22:	009b      	lsleq	r3, r3, #2
 8006e24:	3002      	addeq	r0, #2
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	db05      	blt.n	8006e36 <__hi0bits+0x3a>
 8006e2a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006e2e:	f100 0001 	add.w	r0, r0, #1
 8006e32:	bf08      	it	eq
 8006e34:	2020      	moveq	r0, #32
 8006e36:	4770      	bx	lr
 8006e38:	2000      	movs	r0, #0
 8006e3a:	e7e5      	b.n	8006e08 <__hi0bits+0xc>

08006e3c <__lo0bits>:
 8006e3c:	6803      	ldr	r3, [r0, #0]
 8006e3e:	4602      	mov	r2, r0
 8006e40:	f013 0007 	ands.w	r0, r3, #7
 8006e44:	d00b      	beq.n	8006e5e <__lo0bits+0x22>
 8006e46:	07d9      	lsls	r1, r3, #31
 8006e48:	d421      	bmi.n	8006e8e <__lo0bits+0x52>
 8006e4a:	0798      	lsls	r0, r3, #30
 8006e4c:	bf49      	itett	mi
 8006e4e:	085b      	lsrmi	r3, r3, #1
 8006e50:	089b      	lsrpl	r3, r3, #2
 8006e52:	2001      	movmi	r0, #1
 8006e54:	6013      	strmi	r3, [r2, #0]
 8006e56:	bf5c      	itt	pl
 8006e58:	6013      	strpl	r3, [r2, #0]
 8006e5a:	2002      	movpl	r0, #2
 8006e5c:	4770      	bx	lr
 8006e5e:	b299      	uxth	r1, r3
 8006e60:	b909      	cbnz	r1, 8006e66 <__lo0bits+0x2a>
 8006e62:	0c1b      	lsrs	r3, r3, #16
 8006e64:	2010      	movs	r0, #16
 8006e66:	b2d9      	uxtb	r1, r3
 8006e68:	b909      	cbnz	r1, 8006e6e <__lo0bits+0x32>
 8006e6a:	3008      	adds	r0, #8
 8006e6c:	0a1b      	lsrs	r3, r3, #8
 8006e6e:	0719      	lsls	r1, r3, #28
 8006e70:	bf04      	itt	eq
 8006e72:	091b      	lsreq	r3, r3, #4
 8006e74:	3004      	addeq	r0, #4
 8006e76:	0799      	lsls	r1, r3, #30
 8006e78:	bf04      	itt	eq
 8006e7a:	089b      	lsreq	r3, r3, #2
 8006e7c:	3002      	addeq	r0, #2
 8006e7e:	07d9      	lsls	r1, r3, #31
 8006e80:	d403      	bmi.n	8006e8a <__lo0bits+0x4e>
 8006e82:	085b      	lsrs	r3, r3, #1
 8006e84:	f100 0001 	add.w	r0, r0, #1
 8006e88:	d003      	beq.n	8006e92 <__lo0bits+0x56>
 8006e8a:	6013      	str	r3, [r2, #0]
 8006e8c:	4770      	bx	lr
 8006e8e:	2000      	movs	r0, #0
 8006e90:	4770      	bx	lr
 8006e92:	2020      	movs	r0, #32
 8006e94:	4770      	bx	lr
	...

08006e98 <__i2b>:
 8006e98:	b510      	push	{r4, lr}
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	2101      	movs	r1, #1
 8006e9e:	f7ff ff05 	bl	8006cac <_Balloc>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	b928      	cbnz	r0, 8006eb2 <__i2b+0x1a>
 8006ea6:	4b05      	ldr	r3, [pc, #20]	; (8006ebc <__i2b+0x24>)
 8006ea8:	4805      	ldr	r0, [pc, #20]	; (8006ec0 <__i2b+0x28>)
 8006eaa:	f240 1145 	movw	r1, #325	; 0x145
 8006eae:	f000 fb3b 	bl	8007528 <__assert_func>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	6144      	str	r4, [r0, #20]
 8006eb6:	6103      	str	r3, [r0, #16]
 8006eb8:	bd10      	pop	{r4, pc}
 8006eba:	bf00      	nop
 8006ebc:	08007c28 	.word	0x08007c28
 8006ec0:	08007c39 	.word	0x08007c39

08006ec4 <__multiply>:
 8006ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec8:	4691      	mov	r9, r2
 8006eca:	690a      	ldr	r2, [r1, #16]
 8006ecc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	bfb8      	it	lt
 8006ed4:	460b      	movlt	r3, r1
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	bfbc      	itt	lt
 8006eda:	464c      	movlt	r4, r9
 8006edc:	4699      	movlt	r9, r3
 8006ede:	6927      	ldr	r7, [r4, #16]
 8006ee0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ee4:	68a3      	ldr	r3, [r4, #8]
 8006ee6:	6861      	ldr	r1, [r4, #4]
 8006ee8:	eb07 060a 	add.w	r6, r7, sl
 8006eec:	42b3      	cmp	r3, r6
 8006eee:	b085      	sub	sp, #20
 8006ef0:	bfb8      	it	lt
 8006ef2:	3101      	addlt	r1, #1
 8006ef4:	f7ff feda 	bl	8006cac <_Balloc>
 8006ef8:	b930      	cbnz	r0, 8006f08 <__multiply+0x44>
 8006efa:	4602      	mov	r2, r0
 8006efc:	4b44      	ldr	r3, [pc, #272]	; (8007010 <__multiply+0x14c>)
 8006efe:	4845      	ldr	r0, [pc, #276]	; (8007014 <__multiply+0x150>)
 8006f00:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006f04:	f000 fb10 	bl	8007528 <__assert_func>
 8006f08:	f100 0514 	add.w	r5, r0, #20
 8006f0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006f10:	462b      	mov	r3, r5
 8006f12:	2200      	movs	r2, #0
 8006f14:	4543      	cmp	r3, r8
 8006f16:	d321      	bcc.n	8006f5c <__multiply+0x98>
 8006f18:	f104 0314 	add.w	r3, r4, #20
 8006f1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f20:	f109 0314 	add.w	r3, r9, #20
 8006f24:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f28:	9202      	str	r2, [sp, #8]
 8006f2a:	1b3a      	subs	r2, r7, r4
 8006f2c:	3a15      	subs	r2, #21
 8006f2e:	f022 0203 	bic.w	r2, r2, #3
 8006f32:	3204      	adds	r2, #4
 8006f34:	f104 0115 	add.w	r1, r4, #21
 8006f38:	428f      	cmp	r7, r1
 8006f3a:	bf38      	it	cc
 8006f3c:	2204      	movcc	r2, #4
 8006f3e:	9201      	str	r2, [sp, #4]
 8006f40:	9a02      	ldr	r2, [sp, #8]
 8006f42:	9303      	str	r3, [sp, #12]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d80c      	bhi.n	8006f62 <__multiply+0x9e>
 8006f48:	2e00      	cmp	r6, #0
 8006f4a:	dd03      	ble.n	8006f54 <__multiply+0x90>
 8006f4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d05a      	beq.n	800700a <__multiply+0x146>
 8006f54:	6106      	str	r6, [r0, #16]
 8006f56:	b005      	add	sp, #20
 8006f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f5c:	f843 2b04 	str.w	r2, [r3], #4
 8006f60:	e7d8      	b.n	8006f14 <__multiply+0x50>
 8006f62:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f66:	f1ba 0f00 	cmp.w	sl, #0
 8006f6a:	d023      	beq.n	8006fb4 <__multiply+0xf0>
 8006f6c:	f104 0e14 	add.w	lr, r4, #20
 8006f70:	46a9      	mov	r9, r5
 8006f72:	f04f 0c00 	mov.w	ip, #0
 8006f76:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f7a:	f8d9 1000 	ldr.w	r1, [r9]
 8006f7e:	fa1f fb82 	uxth.w	fp, r2
 8006f82:	b289      	uxth	r1, r1
 8006f84:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f88:	4461      	add	r1, ip
 8006f8a:	f8d9 c000 	ldr.w	ip, [r9]
 8006f8e:	0c12      	lsrs	r2, r2, #16
 8006f90:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006f94:	fb0a c202 	mla	r2, sl, r2, ip
 8006f98:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f9c:	b289      	uxth	r1, r1
 8006f9e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fa2:	4577      	cmp	r7, lr
 8006fa4:	f849 1b04 	str.w	r1, [r9], #4
 8006fa8:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006fac:	d8e3      	bhi.n	8006f76 <__multiply+0xb2>
 8006fae:	9a01      	ldr	r2, [sp, #4]
 8006fb0:	f845 c002 	str.w	ip, [r5, r2]
 8006fb4:	9a03      	ldr	r2, [sp, #12]
 8006fb6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006fba:	3304      	adds	r3, #4
 8006fbc:	f1b9 0f00 	cmp.w	r9, #0
 8006fc0:	d021      	beq.n	8007006 <__multiply+0x142>
 8006fc2:	6829      	ldr	r1, [r5, #0]
 8006fc4:	f104 0c14 	add.w	ip, r4, #20
 8006fc8:	46ae      	mov	lr, r5
 8006fca:	f04f 0a00 	mov.w	sl, #0
 8006fce:	f8bc b000 	ldrh.w	fp, [ip]
 8006fd2:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006fd6:	fb09 220b 	mla	r2, r9, fp, r2
 8006fda:	4452      	add	r2, sl
 8006fdc:	b289      	uxth	r1, r1
 8006fde:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006fe2:	f84e 1b04 	str.w	r1, [lr], #4
 8006fe6:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006fea:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fee:	f8be 1000 	ldrh.w	r1, [lr]
 8006ff2:	fb09 110a 	mla	r1, r9, sl, r1
 8006ff6:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006ffa:	4567      	cmp	r7, ip
 8006ffc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007000:	d8e5      	bhi.n	8006fce <__multiply+0x10a>
 8007002:	9a01      	ldr	r2, [sp, #4]
 8007004:	50a9      	str	r1, [r5, r2]
 8007006:	3504      	adds	r5, #4
 8007008:	e79a      	b.n	8006f40 <__multiply+0x7c>
 800700a:	3e01      	subs	r6, #1
 800700c:	e79c      	b.n	8006f48 <__multiply+0x84>
 800700e:	bf00      	nop
 8007010:	08007c28 	.word	0x08007c28
 8007014:	08007c39 	.word	0x08007c39

08007018 <__pow5mult>:
 8007018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800701c:	4615      	mov	r5, r2
 800701e:	f012 0203 	ands.w	r2, r2, #3
 8007022:	4606      	mov	r6, r0
 8007024:	460f      	mov	r7, r1
 8007026:	d007      	beq.n	8007038 <__pow5mult+0x20>
 8007028:	4c25      	ldr	r4, [pc, #148]	; (80070c0 <__pow5mult+0xa8>)
 800702a:	3a01      	subs	r2, #1
 800702c:	2300      	movs	r3, #0
 800702e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007032:	f7ff fe9d 	bl	8006d70 <__multadd>
 8007036:	4607      	mov	r7, r0
 8007038:	10ad      	asrs	r5, r5, #2
 800703a:	d03d      	beq.n	80070b8 <__pow5mult+0xa0>
 800703c:	69f4      	ldr	r4, [r6, #28]
 800703e:	b97c      	cbnz	r4, 8007060 <__pow5mult+0x48>
 8007040:	2010      	movs	r0, #16
 8007042:	f7ff fd7f 	bl	8006b44 <malloc>
 8007046:	4602      	mov	r2, r0
 8007048:	61f0      	str	r0, [r6, #28]
 800704a:	b928      	cbnz	r0, 8007058 <__pow5mult+0x40>
 800704c:	4b1d      	ldr	r3, [pc, #116]	; (80070c4 <__pow5mult+0xac>)
 800704e:	481e      	ldr	r0, [pc, #120]	; (80070c8 <__pow5mult+0xb0>)
 8007050:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007054:	f000 fa68 	bl	8007528 <__assert_func>
 8007058:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800705c:	6004      	str	r4, [r0, #0]
 800705e:	60c4      	str	r4, [r0, #12]
 8007060:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007064:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007068:	b94c      	cbnz	r4, 800707e <__pow5mult+0x66>
 800706a:	f240 2171 	movw	r1, #625	; 0x271
 800706e:	4630      	mov	r0, r6
 8007070:	f7ff ff12 	bl	8006e98 <__i2b>
 8007074:	2300      	movs	r3, #0
 8007076:	f8c8 0008 	str.w	r0, [r8, #8]
 800707a:	4604      	mov	r4, r0
 800707c:	6003      	str	r3, [r0, #0]
 800707e:	f04f 0900 	mov.w	r9, #0
 8007082:	07eb      	lsls	r3, r5, #31
 8007084:	d50a      	bpl.n	800709c <__pow5mult+0x84>
 8007086:	4639      	mov	r1, r7
 8007088:	4622      	mov	r2, r4
 800708a:	4630      	mov	r0, r6
 800708c:	f7ff ff1a 	bl	8006ec4 <__multiply>
 8007090:	4639      	mov	r1, r7
 8007092:	4680      	mov	r8, r0
 8007094:	4630      	mov	r0, r6
 8007096:	f7ff fe49 	bl	8006d2c <_Bfree>
 800709a:	4647      	mov	r7, r8
 800709c:	106d      	asrs	r5, r5, #1
 800709e:	d00b      	beq.n	80070b8 <__pow5mult+0xa0>
 80070a0:	6820      	ldr	r0, [r4, #0]
 80070a2:	b938      	cbnz	r0, 80070b4 <__pow5mult+0x9c>
 80070a4:	4622      	mov	r2, r4
 80070a6:	4621      	mov	r1, r4
 80070a8:	4630      	mov	r0, r6
 80070aa:	f7ff ff0b 	bl	8006ec4 <__multiply>
 80070ae:	6020      	str	r0, [r4, #0]
 80070b0:	f8c0 9000 	str.w	r9, [r0]
 80070b4:	4604      	mov	r4, r0
 80070b6:	e7e4      	b.n	8007082 <__pow5mult+0x6a>
 80070b8:	4638      	mov	r0, r7
 80070ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070be:	bf00      	nop
 80070c0:	08007d88 	.word	0x08007d88
 80070c4:	08007bb9 	.word	0x08007bb9
 80070c8:	08007c39 	.word	0x08007c39

080070cc <__lshift>:
 80070cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070d0:	460c      	mov	r4, r1
 80070d2:	6849      	ldr	r1, [r1, #4]
 80070d4:	6923      	ldr	r3, [r4, #16]
 80070d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070da:	68a3      	ldr	r3, [r4, #8]
 80070dc:	4607      	mov	r7, r0
 80070de:	4691      	mov	r9, r2
 80070e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070e4:	f108 0601 	add.w	r6, r8, #1
 80070e8:	42b3      	cmp	r3, r6
 80070ea:	db0b      	blt.n	8007104 <__lshift+0x38>
 80070ec:	4638      	mov	r0, r7
 80070ee:	f7ff fddd 	bl	8006cac <_Balloc>
 80070f2:	4605      	mov	r5, r0
 80070f4:	b948      	cbnz	r0, 800710a <__lshift+0x3e>
 80070f6:	4602      	mov	r2, r0
 80070f8:	4b28      	ldr	r3, [pc, #160]	; (800719c <__lshift+0xd0>)
 80070fa:	4829      	ldr	r0, [pc, #164]	; (80071a0 <__lshift+0xd4>)
 80070fc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007100:	f000 fa12 	bl	8007528 <__assert_func>
 8007104:	3101      	adds	r1, #1
 8007106:	005b      	lsls	r3, r3, #1
 8007108:	e7ee      	b.n	80070e8 <__lshift+0x1c>
 800710a:	2300      	movs	r3, #0
 800710c:	f100 0114 	add.w	r1, r0, #20
 8007110:	f100 0210 	add.w	r2, r0, #16
 8007114:	4618      	mov	r0, r3
 8007116:	4553      	cmp	r3, sl
 8007118:	db33      	blt.n	8007182 <__lshift+0xb6>
 800711a:	6920      	ldr	r0, [r4, #16]
 800711c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007120:	f104 0314 	add.w	r3, r4, #20
 8007124:	f019 091f 	ands.w	r9, r9, #31
 8007128:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800712c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007130:	d02b      	beq.n	800718a <__lshift+0xbe>
 8007132:	f1c9 0e20 	rsb	lr, r9, #32
 8007136:	468a      	mov	sl, r1
 8007138:	2200      	movs	r2, #0
 800713a:	6818      	ldr	r0, [r3, #0]
 800713c:	fa00 f009 	lsl.w	r0, r0, r9
 8007140:	4310      	orrs	r0, r2
 8007142:	f84a 0b04 	str.w	r0, [sl], #4
 8007146:	f853 2b04 	ldr.w	r2, [r3], #4
 800714a:	459c      	cmp	ip, r3
 800714c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007150:	d8f3      	bhi.n	800713a <__lshift+0x6e>
 8007152:	ebac 0304 	sub.w	r3, ip, r4
 8007156:	3b15      	subs	r3, #21
 8007158:	f023 0303 	bic.w	r3, r3, #3
 800715c:	3304      	adds	r3, #4
 800715e:	f104 0015 	add.w	r0, r4, #21
 8007162:	4584      	cmp	ip, r0
 8007164:	bf38      	it	cc
 8007166:	2304      	movcc	r3, #4
 8007168:	50ca      	str	r2, [r1, r3]
 800716a:	b10a      	cbz	r2, 8007170 <__lshift+0xa4>
 800716c:	f108 0602 	add.w	r6, r8, #2
 8007170:	3e01      	subs	r6, #1
 8007172:	4638      	mov	r0, r7
 8007174:	612e      	str	r6, [r5, #16]
 8007176:	4621      	mov	r1, r4
 8007178:	f7ff fdd8 	bl	8006d2c <_Bfree>
 800717c:	4628      	mov	r0, r5
 800717e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007182:	f842 0f04 	str.w	r0, [r2, #4]!
 8007186:	3301      	adds	r3, #1
 8007188:	e7c5      	b.n	8007116 <__lshift+0x4a>
 800718a:	3904      	subs	r1, #4
 800718c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007190:	f841 2f04 	str.w	r2, [r1, #4]!
 8007194:	459c      	cmp	ip, r3
 8007196:	d8f9      	bhi.n	800718c <__lshift+0xc0>
 8007198:	e7ea      	b.n	8007170 <__lshift+0xa4>
 800719a:	bf00      	nop
 800719c:	08007c28 	.word	0x08007c28
 80071a0:	08007c39 	.word	0x08007c39

080071a4 <__mcmp>:
 80071a4:	690a      	ldr	r2, [r1, #16]
 80071a6:	4603      	mov	r3, r0
 80071a8:	6900      	ldr	r0, [r0, #16]
 80071aa:	1a80      	subs	r0, r0, r2
 80071ac:	b530      	push	{r4, r5, lr}
 80071ae:	d10d      	bne.n	80071cc <__mcmp+0x28>
 80071b0:	3314      	adds	r3, #20
 80071b2:	3114      	adds	r1, #20
 80071b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80071b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80071bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80071c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80071c4:	4295      	cmp	r5, r2
 80071c6:	d002      	beq.n	80071ce <__mcmp+0x2a>
 80071c8:	d304      	bcc.n	80071d4 <__mcmp+0x30>
 80071ca:	2001      	movs	r0, #1
 80071cc:	bd30      	pop	{r4, r5, pc}
 80071ce:	42a3      	cmp	r3, r4
 80071d0:	d3f4      	bcc.n	80071bc <__mcmp+0x18>
 80071d2:	e7fb      	b.n	80071cc <__mcmp+0x28>
 80071d4:	f04f 30ff 	mov.w	r0, #4294967295
 80071d8:	e7f8      	b.n	80071cc <__mcmp+0x28>
	...

080071dc <__mdiff>:
 80071dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e0:	460d      	mov	r5, r1
 80071e2:	4607      	mov	r7, r0
 80071e4:	4611      	mov	r1, r2
 80071e6:	4628      	mov	r0, r5
 80071e8:	4614      	mov	r4, r2
 80071ea:	f7ff ffdb 	bl	80071a4 <__mcmp>
 80071ee:	1e06      	subs	r6, r0, #0
 80071f0:	d111      	bne.n	8007216 <__mdiff+0x3a>
 80071f2:	4631      	mov	r1, r6
 80071f4:	4638      	mov	r0, r7
 80071f6:	f7ff fd59 	bl	8006cac <_Balloc>
 80071fa:	4602      	mov	r2, r0
 80071fc:	b928      	cbnz	r0, 800720a <__mdiff+0x2e>
 80071fe:	4b39      	ldr	r3, [pc, #228]	; (80072e4 <__mdiff+0x108>)
 8007200:	f240 2137 	movw	r1, #567	; 0x237
 8007204:	4838      	ldr	r0, [pc, #224]	; (80072e8 <__mdiff+0x10c>)
 8007206:	f000 f98f 	bl	8007528 <__assert_func>
 800720a:	2301      	movs	r3, #1
 800720c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007210:	4610      	mov	r0, r2
 8007212:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007216:	bfa4      	itt	ge
 8007218:	4623      	movge	r3, r4
 800721a:	462c      	movge	r4, r5
 800721c:	4638      	mov	r0, r7
 800721e:	6861      	ldr	r1, [r4, #4]
 8007220:	bfa6      	itte	ge
 8007222:	461d      	movge	r5, r3
 8007224:	2600      	movge	r6, #0
 8007226:	2601      	movlt	r6, #1
 8007228:	f7ff fd40 	bl	8006cac <_Balloc>
 800722c:	4602      	mov	r2, r0
 800722e:	b918      	cbnz	r0, 8007238 <__mdiff+0x5c>
 8007230:	4b2c      	ldr	r3, [pc, #176]	; (80072e4 <__mdiff+0x108>)
 8007232:	f240 2145 	movw	r1, #581	; 0x245
 8007236:	e7e5      	b.n	8007204 <__mdiff+0x28>
 8007238:	6927      	ldr	r7, [r4, #16]
 800723a:	60c6      	str	r6, [r0, #12]
 800723c:	692e      	ldr	r6, [r5, #16]
 800723e:	f104 0014 	add.w	r0, r4, #20
 8007242:	f105 0914 	add.w	r9, r5, #20
 8007246:	f102 0e14 	add.w	lr, r2, #20
 800724a:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
 800724e:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007252:	3410      	adds	r4, #16
 8007254:	46f2      	mov	sl, lr
 8007256:	2100      	movs	r1, #0
 8007258:	f859 3b04 	ldr.w	r3, [r9], #4
 800725c:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007260:	fa11 f88b 	uxtah	r8, r1, fp
 8007264:	b299      	uxth	r1, r3
 8007266:	0c1b      	lsrs	r3, r3, #16
 8007268:	eba8 0801 	sub.w	r8, r8, r1
 800726c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007270:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007274:	fa1f f888 	uxth.w	r8, r8
 8007278:	1419      	asrs	r1, r3, #16
 800727a:	454e      	cmp	r6, r9
 800727c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007280:	f84a 3b04 	str.w	r3, [sl], #4
 8007284:	d8e8      	bhi.n	8007258 <__mdiff+0x7c>
 8007286:	1b73      	subs	r3, r6, r5
 8007288:	3b15      	subs	r3, #21
 800728a:	f023 0303 	bic.w	r3, r3, #3
 800728e:	3304      	adds	r3, #4
 8007290:	3515      	adds	r5, #21
 8007292:	42ae      	cmp	r6, r5
 8007294:	bf38      	it	cc
 8007296:	2304      	movcc	r3, #4
 8007298:	4418      	add	r0, r3
 800729a:	4473      	add	r3, lr
 800729c:	469e      	mov	lr, r3
 800729e:	4606      	mov	r6, r0
 80072a0:	4566      	cmp	r6, ip
 80072a2:	d30e      	bcc.n	80072c2 <__mdiff+0xe6>
 80072a4:	f10c 0103 	add.w	r1, ip, #3
 80072a8:	1a09      	subs	r1, r1, r0
 80072aa:	f021 0103 	bic.w	r1, r1, #3
 80072ae:	3803      	subs	r0, #3
 80072b0:	4584      	cmp	ip, r0
 80072b2:	bf38      	it	cc
 80072b4:	2100      	movcc	r1, #0
 80072b6:	440b      	add	r3, r1
 80072b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80072bc:	b179      	cbz	r1, 80072de <__mdiff+0x102>
 80072be:	6117      	str	r7, [r2, #16]
 80072c0:	e7a6      	b.n	8007210 <__mdiff+0x34>
 80072c2:	f856 8b04 	ldr.w	r8, [r6], #4
 80072c6:	fa11 f488 	uxtah	r4, r1, r8
 80072ca:	1425      	asrs	r5, r4, #16
 80072cc:	eb05 4518 	add.w	r5, r5, r8, lsr #16
 80072d0:	b2a4      	uxth	r4, r4
 80072d2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80072d6:	f84e 4b04 	str.w	r4, [lr], #4
 80072da:	1429      	asrs	r1, r5, #16
 80072dc:	e7e0      	b.n	80072a0 <__mdiff+0xc4>
 80072de:	3f01      	subs	r7, #1
 80072e0:	e7ea      	b.n	80072b8 <__mdiff+0xdc>
 80072e2:	bf00      	nop
 80072e4:	08007c28 	.word	0x08007c28
 80072e8:	08007c39 	.word	0x08007c39

080072ec <__d2b>:
 80072ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072ee:	2101      	movs	r1, #1
 80072f0:	9e08      	ldr	r6, [sp, #32]
 80072f2:	4617      	mov	r7, r2
 80072f4:	461c      	mov	r4, r3
 80072f6:	f7ff fcd9 	bl	8006cac <_Balloc>
 80072fa:	4605      	mov	r5, r0
 80072fc:	b930      	cbnz	r0, 800730c <__d2b+0x20>
 80072fe:	4602      	mov	r2, r0
 8007300:	4b23      	ldr	r3, [pc, #140]	; (8007390 <__d2b+0xa4>)
 8007302:	4824      	ldr	r0, [pc, #144]	; (8007394 <__d2b+0xa8>)
 8007304:	f240 310f 	movw	r1, #783	; 0x30f
 8007308:	f000 f90e 	bl	8007528 <__assert_func>
 800730c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8007310:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007314:	bb24      	cbnz	r4, 8007360 <__d2b+0x74>
 8007316:	2f00      	cmp	r7, #0
 8007318:	9301      	str	r3, [sp, #4]
 800731a:	d026      	beq.n	800736a <__d2b+0x7e>
 800731c:	4668      	mov	r0, sp
 800731e:	9700      	str	r7, [sp, #0]
 8007320:	f7ff fd8c 	bl	8006e3c <__lo0bits>
 8007324:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007328:	b1e8      	cbz	r0, 8007366 <__d2b+0x7a>
 800732a:	f1c0 0320 	rsb	r3, r0, #32
 800732e:	fa02 f303 	lsl.w	r3, r2, r3
 8007332:	430b      	orrs	r3, r1
 8007334:	40c2      	lsrs	r2, r0
 8007336:	616b      	str	r3, [r5, #20]
 8007338:	9201      	str	r2, [sp, #4]
 800733a:	9b01      	ldr	r3, [sp, #4]
 800733c:	61ab      	str	r3, [r5, #24]
 800733e:	2b00      	cmp	r3, #0
 8007340:	bf14      	ite	ne
 8007342:	2102      	movne	r1, #2
 8007344:	2101      	moveq	r1, #1
 8007346:	6129      	str	r1, [r5, #16]
 8007348:	b1bc      	cbz	r4, 800737a <__d2b+0x8e>
 800734a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800734e:	4404      	add	r4, r0
 8007350:	6034      	str	r4, [r6, #0]
 8007352:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007358:	6018      	str	r0, [r3, #0]
 800735a:	4628      	mov	r0, r5
 800735c:	b003      	add	sp, #12
 800735e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007360:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007364:	e7d7      	b.n	8007316 <__d2b+0x2a>
 8007366:	6169      	str	r1, [r5, #20]
 8007368:	e7e7      	b.n	800733a <__d2b+0x4e>
 800736a:	a801      	add	r0, sp, #4
 800736c:	f7ff fd66 	bl	8006e3c <__lo0bits>
 8007370:	9b01      	ldr	r3, [sp, #4]
 8007372:	616b      	str	r3, [r5, #20]
 8007374:	3020      	adds	r0, #32
 8007376:	2101      	movs	r1, #1
 8007378:	e7e5      	b.n	8007346 <__d2b+0x5a>
 800737a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800737e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007382:	6030      	str	r0, [r6, #0]
 8007384:	6918      	ldr	r0, [r3, #16]
 8007386:	f7ff fd39 	bl	8006dfc <__hi0bits>
 800738a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800738e:	e7e2      	b.n	8007356 <__d2b+0x6a>
 8007390:	08007c28 	.word	0x08007c28
 8007394:	08007c39 	.word	0x08007c39

08007398 <__sflush_r>:
 8007398:	898a      	ldrh	r2, [r1, #12]
 800739a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800739c:	4605      	mov	r5, r0
 800739e:	0710      	lsls	r0, r2, #28
 80073a0:	460c      	mov	r4, r1
 80073a2:	d457      	bmi.n	8007454 <__sflush_r+0xbc>
 80073a4:	684b      	ldr	r3, [r1, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	dc04      	bgt.n	80073b4 <__sflush_r+0x1c>
 80073aa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	dc01      	bgt.n	80073b4 <__sflush_r+0x1c>
 80073b0:	2000      	movs	r0, #0
 80073b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073b6:	2e00      	cmp	r6, #0
 80073b8:	d0fa      	beq.n	80073b0 <__sflush_r+0x18>
 80073ba:	2300      	movs	r3, #0
 80073bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80073c0:	682f      	ldr	r7, [r5, #0]
 80073c2:	6a21      	ldr	r1, [r4, #32]
 80073c4:	602b      	str	r3, [r5, #0]
 80073c6:	d032      	beq.n	800742e <__sflush_r+0x96>
 80073c8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80073ca:	89a3      	ldrh	r3, [r4, #12]
 80073cc:	075a      	lsls	r2, r3, #29
 80073ce:	d505      	bpl.n	80073dc <__sflush_r+0x44>
 80073d0:	6863      	ldr	r3, [r4, #4]
 80073d2:	1ac0      	subs	r0, r0, r3
 80073d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80073d6:	b10b      	cbz	r3, 80073dc <__sflush_r+0x44>
 80073d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80073da:	1ac0      	subs	r0, r0, r3
 80073dc:	2300      	movs	r3, #0
 80073de:	4602      	mov	r2, r0
 80073e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80073e2:	6a21      	ldr	r1, [r4, #32]
 80073e4:	4628      	mov	r0, r5
 80073e6:	47b0      	blx	r6
 80073e8:	1c43      	adds	r3, r0, #1
 80073ea:	89a3      	ldrh	r3, [r4, #12]
 80073ec:	d106      	bne.n	80073fc <__sflush_r+0x64>
 80073ee:	6829      	ldr	r1, [r5, #0]
 80073f0:	291d      	cmp	r1, #29
 80073f2:	d82b      	bhi.n	800744c <__sflush_r+0xb4>
 80073f4:	4a28      	ldr	r2, [pc, #160]	; (8007498 <__sflush_r+0x100>)
 80073f6:	410a      	asrs	r2, r1
 80073f8:	07d6      	lsls	r6, r2, #31
 80073fa:	d427      	bmi.n	800744c <__sflush_r+0xb4>
 80073fc:	2200      	movs	r2, #0
 80073fe:	6062      	str	r2, [r4, #4]
 8007400:	04d9      	lsls	r1, r3, #19
 8007402:	6922      	ldr	r2, [r4, #16]
 8007404:	6022      	str	r2, [r4, #0]
 8007406:	d504      	bpl.n	8007412 <__sflush_r+0x7a>
 8007408:	1c42      	adds	r2, r0, #1
 800740a:	d101      	bne.n	8007410 <__sflush_r+0x78>
 800740c:	682b      	ldr	r3, [r5, #0]
 800740e:	b903      	cbnz	r3, 8007412 <__sflush_r+0x7a>
 8007410:	6560      	str	r0, [r4, #84]	; 0x54
 8007412:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007414:	602f      	str	r7, [r5, #0]
 8007416:	2900      	cmp	r1, #0
 8007418:	d0ca      	beq.n	80073b0 <__sflush_r+0x18>
 800741a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800741e:	4299      	cmp	r1, r3
 8007420:	d002      	beq.n	8007428 <__sflush_r+0x90>
 8007422:	4628      	mov	r0, r5
 8007424:	f7ff fb44 	bl	8006ab0 <_free_r>
 8007428:	2000      	movs	r0, #0
 800742a:	6360      	str	r0, [r4, #52]	; 0x34
 800742c:	e7c1      	b.n	80073b2 <__sflush_r+0x1a>
 800742e:	2301      	movs	r3, #1
 8007430:	4628      	mov	r0, r5
 8007432:	47b0      	blx	r6
 8007434:	1c41      	adds	r1, r0, #1
 8007436:	d1c8      	bne.n	80073ca <__sflush_r+0x32>
 8007438:	682b      	ldr	r3, [r5, #0]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d0c5      	beq.n	80073ca <__sflush_r+0x32>
 800743e:	2b1d      	cmp	r3, #29
 8007440:	d001      	beq.n	8007446 <__sflush_r+0xae>
 8007442:	2b16      	cmp	r3, #22
 8007444:	d101      	bne.n	800744a <__sflush_r+0xb2>
 8007446:	602f      	str	r7, [r5, #0]
 8007448:	e7b2      	b.n	80073b0 <__sflush_r+0x18>
 800744a:	89a3      	ldrh	r3, [r4, #12]
 800744c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007450:	81a3      	strh	r3, [r4, #12]
 8007452:	e7ae      	b.n	80073b2 <__sflush_r+0x1a>
 8007454:	690f      	ldr	r7, [r1, #16]
 8007456:	2f00      	cmp	r7, #0
 8007458:	d0aa      	beq.n	80073b0 <__sflush_r+0x18>
 800745a:	0793      	lsls	r3, r2, #30
 800745c:	680e      	ldr	r6, [r1, #0]
 800745e:	bf08      	it	eq
 8007460:	694b      	ldreq	r3, [r1, #20]
 8007462:	600f      	str	r7, [r1, #0]
 8007464:	bf18      	it	ne
 8007466:	2300      	movne	r3, #0
 8007468:	1bf6      	subs	r6, r6, r7
 800746a:	608b      	str	r3, [r1, #8]
 800746c:	2e00      	cmp	r6, #0
 800746e:	dd9f      	ble.n	80073b0 <__sflush_r+0x18>
 8007470:	6a21      	ldr	r1, [r4, #32]
 8007472:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8007476:	4633      	mov	r3, r6
 8007478:	463a      	mov	r2, r7
 800747a:	4628      	mov	r0, r5
 800747c:	47e0      	blx	ip
 800747e:	2800      	cmp	r0, #0
 8007480:	dc06      	bgt.n	8007490 <__sflush_r+0xf8>
 8007482:	89a3      	ldrh	r3, [r4, #12]
 8007484:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007488:	81a3      	strh	r3, [r4, #12]
 800748a:	f04f 30ff 	mov.w	r0, #4294967295
 800748e:	e790      	b.n	80073b2 <__sflush_r+0x1a>
 8007490:	4407      	add	r7, r0
 8007492:	1a36      	subs	r6, r6, r0
 8007494:	e7ea      	b.n	800746c <__sflush_r+0xd4>
 8007496:	bf00      	nop
 8007498:	dfbffffe 	.word	0xdfbffffe

0800749c <_fflush_r>:
 800749c:	b538      	push	{r3, r4, r5, lr}
 800749e:	690b      	ldr	r3, [r1, #16]
 80074a0:	4605      	mov	r5, r0
 80074a2:	460c      	mov	r4, r1
 80074a4:	b913      	cbnz	r3, 80074ac <_fflush_r+0x10>
 80074a6:	2500      	movs	r5, #0
 80074a8:	4628      	mov	r0, r5
 80074aa:	bd38      	pop	{r3, r4, r5, pc}
 80074ac:	b118      	cbz	r0, 80074b6 <_fflush_r+0x1a>
 80074ae:	6a03      	ldr	r3, [r0, #32]
 80074b0:	b90b      	cbnz	r3, 80074b6 <_fflush_r+0x1a>
 80074b2:	f7fe fb9d 	bl	8005bf0 <__sinit>
 80074b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d0f3      	beq.n	80074a6 <_fflush_r+0xa>
 80074be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80074c0:	07d0      	lsls	r0, r2, #31
 80074c2:	d404      	bmi.n	80074ce <_fflush_r+0x32>
 80074c4:	0599      	lsls	r1, r3, #22
 80074c6:	d402      	bmi.n	80074ce <_fflush_r+0x32>
 80074c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074ca:	f7fe fc88 	bl	8005dde <__retarget_lock_acquire_recursive>
 80074ce:	4628      	mov	r0, r5
 80074d0:	4621      	mov	r1, r4
 80074d2:	f7ff ff61 	bl	8007398 <__sflush_r>
 80074d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074d8:	07da      	lsls	r2, r3, #31
 80074da:	4605      	mov	r5, r0
 80074dc:	d4e4      	bmi.n	80074a8 <_fflush_r+0xc>
 80074de:	89a3      	ldrh	r3, [r4, #12]
 80074e0:	059b      	lsls	r3, r3, #22
 80074e2:	d4e1      	bmi.n	80074a8 <_fflush_r+0xc>
 80074e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074e6:	f7fe fc7b 	bl	8005de0 <__retarget_lock_release_recursive>
 80074ea:	e7dd      	b.n	80074a8 <_fflush_r+0xc>

080074ec <_sbrk_r>:
 80074ec:	b538      	push	{r3, r4, r5, lr}
 80074ee:	4d06      	ldr	r5, [pc, #24]	; (8007508 <_sbrk_r+0x1c>)
 80074f0:	2300      	movs	r3, #0
 80074f2:	4604      	mov	r4, r0
 80074f4:	4608      	mov	r0, r1
 80074f6:	602b      	str	r3, [r5, #0]
 80074f8:	f7fa fd4c 	bl	8001f94 <_sbrk>
 80074fc:	1c43      	adds	r3, r0, #1
 80074fe:	d102      	bne.n	8007506 <_sbrk_r+0x1a>
 8007500:	682b      	ldr	r3, [r5, #0]
 8007502:	b103      	cbz	r3, 8007506 <_sbrk_r+0x1a>
 8007504:	6023      	str	r3, [r4, #0]
 8007506:	bd38      	pop	{r3, r4, r5, pc}
 8007508:	2000055c 	.word	0x2000055c

0800750c <memcpy>:
 800750c:	440a      	add	r2, r1
 800750e:	4291      	cmp	r1, r2
 8007510:	f100 33ff 	add.w	r3, r0, #4294967295
 8007514:	d100      	bne.n	8007518 <memcpy+0xc>
 8007516:	4770      	bx	lr
 8007518:	b510      	push	{r4, lr}
 800751a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800751e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007522:	4291      	cmp	r1, r2
 8007524:	d1f9      	bne.n	800751a <memcpy+0xe>
 8007526:	bd10      	pop	{r4, pc}

08007528 <__assert_func>:
 8007528:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800752a:	4614      	mov	r4, r2
 800752c:	461a      	mov	r2, r3
 800752e:	4b09      	ldr	r3, [pc, #36]	; (8007554 <__assert_func+0x2c>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4605      	mov	r5, r0
 8007534:	68d8      	ldr	r0, [r3, #12]
 8007536:	b14c      	cbz	r4, 800754c <__assert_func+0x24>
 8007538:	4b07      	ldr	r3, [pc, #28]	; (8007558 <__assert_func+0x30>)
 800753a:	9100      	str	r1, [sp, #0]
 800753c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007540:	4906      	ldr	r1, [pc, #24]	; (800755c <__assert_func+0x34>)
 8007542:	462b      	mov	r3, r5
 8007544:	f000 f842 	bl	80075cc <fiprintf>
 8007548:	f000 f852 	bl	80075f0 <abort>
 800754c:	4b04      	ldr	r3, [pc, #16]	; (8007560 <__assert_func+0x38>)
 800754e:	461c      	mov	r4, r3
 8007550:	e7f3      	b.n	800753a <__assert_func+0x12>
 8007552:	bf00      	nop
 8007554:	20000068 	.word	0x20000068
 8007558:	08007d9e 	.word	0x08007d9e
 800755c:	08007dab 	.word	0x08007dab
 8007560:	08007dd9 	.word	0x08007dd9

08007564 <_calloc_r>:
 8007564:	b570      	push	{r4, r5, r6, lr}
 8007566:	fba1 5402 	umull	r5, r4, r1, r2
 800756a:	b934      	cbnz	r4, 800757a <_calloc_r+0x16>
 800756c:	4629      	mov	r1, r5
 800756e:	f7ff fb11 	bl	8006b94 <_malloc_r>
 8007572:	4606      	mov	r6, r0
 8007574:	b928      	cbnz	r0, 8007582 <_calloc_r+0x1e>
 8007576:	4630      	mov	r0, r6
 8007578:	bd70      	pop	{r4, r5, r6, pc}
 800757a:	220c      	movs	r2, #12
 800757c:	6002      	str	r2, [r0, #0]
 800757e:	2600      	movs	r6, #0
 8007580:	e7f9      	b.n	8007576 <_calloc_r+0x12>
 8007582:	462a      	mov	r2, r5
 8007584:	4621      	mov	r1, r4
 8007586:	f7fe fbac 	bl	8005ce2 <memset>
 800758a:	e7f4      	b.n	8007576 <_calloc_r+0x12>

0800758c <__ascii_mbtowc>:
 800758c:	b082      	sub	sp, #8
 800758e:	b901      	cbnz	r1, 8007592 <__ascii_mbtowc+0x6>
 8007590:	a901      	add	r1, sp, #4
 8007592:	b142      	cbz	r2, 80075a6 <__ascii_mbtowc+0x1a>
 8007594:	b14b      	cbz	r3, 80075aa <__ascii_mbtowc+0x1e>
 8007596:	7813      	ldrb	r3, [r2, #0]
 8007598:	600b      	str	r3, [r1, #0]
 800759a:	7812      	ldrb	r2, [r2, #0]
 800759c:	1e10      	subs	r0, r2, #0
 800759e:	bf18      	it	ne
 80075a0:	2001      	movne	r0, #1
 80075a2:	b002      	add	sp, #8
 80075a4:	4770      	bx	lr
 80075a6:	4610      	mov	r0, r2
 80075a8:	e7fb      	b.n	80075a2 <__ascii_mbtowc+0x16>
 80075aa:	f06f 0001 	mvn.w	r0, #1
 80075ae:	e7f8      	b.n	80075a2 <__ascii_mbtowc+0x16>

080075b0 <__ascii_wctomb>:
 80075b0:	4603      	mov	r3, r0
 80075b2:	4608      	mov	r0, r1
 80075b4:	b141      	cbz	r1, 80075c8 <__ascii_wctomb+0x18>
 80075b6:	2aff      	cmp	r2, #255	; 0xff
 80075b8:	d904      	bls.n	80075c4 <__ascii_wctomb+0x14>
 80075ba:	228a      	movs	r2, #138	; 0x8a
 80075bc:	601a      	str	r2, [r3, #0]
 80075be:	f04f 30ff 	mov.w	r0, #4294967295
 80075c2:	4770      	bx	lr
 80075c4:	700a      	strb	r2, [r1, #0]
 80075c6:	2001      	movs	r0, #1
 80075c8:	4770      	bx	lr
	...

080075cc <fiprintf>:
 80075cc:	b40e      	push	{r1, r2, r3}
 80075ce:	b503      	push	{r0, r1, lr}
 80075d0:	4601      	mov	r1, r0
 80075d2:	ab03      	add	r3, sp, #12
 80075d4:	4805      	ldr	r0, [pc, #20]	; (80075ec <fiprintf+0x20>)
 80075d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80075da:	6800      	ldr	r0, [r0, #0]
 80075dc:	9301      	str	r3, [sp, #4]
 80075de:	f000 f835 	bl	800764c <_vfiprintf_r>
 80075e2:	b002      	add	sp, #8
 80075e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80075e8:	b003      	add	sp, #12
 80075ea:	4770      	bx	lr
 80075ec:	20000068 	.word	0x20000068

080075f0 <abort>:
 80075f0:	b508      	push	{r3, lr}
 80075f2:	2006      	movs	r0, #6
 80075f4:	f000 fa02 	bl	80079fc <raise>
 80075f8:	2001      	movs	r0, #1
 80075fa:	f7fa fc58 	bl	8001eae <_exit>

080075fe <__sfputc_r>:
 80075fe:	6893      	ldr	r3, [r2, #8]
 8007600:	3b01      	subs	r3, #1
 8007602:	2b00      	cmp	r3, #0
 8007604:	b410      	push	{r4}
 8007606:	6093      	str	r3, [r2, #8]
 8007608:	da07      	bge.n	800761a <__sfputc_r+0x1c>
 800760a:	6994      	ldr	r4, [r2, #24]
 800760c:	42a3      	cmp	r3, r4
 800760e:	db01      	blt.n	8007614 <__sfputc_r+0x16>
 8007610:	290a      	cmp	r1, #10
 8007612:	d102      	bne.n	800761a <__sfputc_r+0x1c>
 8007614:	bc10      	pop	{r4}
 8007616:	f000 b933 	b.w	8007880 <__swbuf_r>
 800761a:	6813      	ldr	r3, [r2, #0]
 800761c:	1c58      	adds	r0, r3, #1
 800761e:	6010      	str	r0, [r2, #0]
 8007620:	7019      	strb	r1, [r3, #0]
 8007622:	4608      	mov	r0, r1
 8007624:	bc10      	pop	{r4}
 8007626:	4770      	bx	lr

08007628 <__sfputs_r>:
 8007628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800762a:	4606      	mov	r6, r0
 800762c:	460f      	mov	r7, r1
 800762e:	4614      	mov	r4, r2
 8007630:	18d5      	adds	r5, r2, r3
 8007632:	42ac      	cmp	r4, r5
 8007634:	d101      	bne.n	800763a <__sfputs_r+0x12>
 8007636:	2000      	movs	r0, #0
 8007638:	e007      	b.n	800764a <__sfputs_r+0x22>
 800763a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800763e:	463a      	mov	r2, r7
 8007640:	4630      	mov	r0, r6
 8007642:	f7ff ffdc 	bl	80075fe <__sfputc_r>
 8007646:	1c43      	adds	r3, r0, #1
 8007648:	d1f3      	bne.n	8007632 <__sfputs_r+0xa>
 800764a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800764c <_vfiprintf_r>:
 800764c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007650:	460d      	mov	r5, r1
 8007652:	b09d      	sub	sp, #116	; 0x74
 8007654:	4614      	mov	r4, r2
 8007656:	4698      	mov	r8, r3
 8007658:	4606      	mov	r6, r0
 800765a:	b118      	cbz	r0, 8007664 <_vfiprintf_r+0x18>
 800765c:	6a03      	ldr	r3, [r0, #32]
 800765e:	b90b      	cbnz	r3, 8007664 <_vfiprintf_r+0x18>
 8007660:	f7fe fac6 	bl	8005bf0 <__sinit>
 8007664:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007666:	07d9      	lsls	r1, r3, #31
 8007668:	d405      	bmi.n	8007676 <_vfiprintf_r+0x2a>
 800766a:	89ab      	ldrh	r3, [r5, #12]
 800766c:	059a      	lsls	r2, r3, #22
 800766e:	d402      	bmi.n	8007676 <_vfiprintf_r+0x2a>
 8007670:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007672:	f7fe fbb4 	bl	8005dde <__retarget_lock_acquire_recursive>
 8007676:	89ab      	ldrh	r3, [r5, #12]
 8007678:	071b      	lsls	r3, r3, #28
 800767a:	d501      	bpl.n	8007680 <_vfiprintf_r+0x34>
 800767c:	692b      	ldr	r3, [r5, #16]
 800767e:	b99b      	cbnz	r3, 80076a8 <_vfiprintf_r+0x5c>
 8007680:	4629      	mov	r1, r5
 8007682:	4630      	mov	r0, r6
 8007684:	f000 f93a 	bl	80078fc <__swsetup_r>
 8007688:	b170      	cbz	r0, 80076a8 <_vfiprintf_r+0x5c>
 800768a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800768c:	07dc      	lsls	r4, r3, #31
 800768e:	d504      	bpl.n	800769a <_vfiprintf_r+0x4e>
 8007690:	f04f 30ff 	mov.w	r0, #4294967295
 8007694:	b01d      	add	sp, #116	; 0x74
 8007696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800769a:	89ab      	ldrh	r3, [r5, #12]
 800769c:	0598      	lsls	r0, r3, #22
 800769e:	d4f7      	bmi.n	8007690 <_vfiprintf_r+0x44>
 80076a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076a2:	f7fe fb9d 	bl	8005de0 <__retarget_lock_release_recursive>
 80076a6:	e7f3      	b.n	8007690 <_vfiprintf_r+0x44>
 80076a8:	2300      	movs	r3, #0
 80076aa:	9309      	str	r3, [sp, #36]	; 0x24
 80076ac:	2320      	movs	r3, #32
 80076ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80076b6:	2330      	movs	r3, #48	; 0x30
 80076b8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800786c <_vfiprintf_r+0x220>
 80076bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076c0:	f04f 0901 	mov.w	r9, #1
 80076c4:	4623      	mov	r3, r4
 80076c6:	469a      	mov	sl, r3
 80076c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076cc:	b10a      	cbz	r2, 80076d2 <_vfiprintf_r+0x86>
 80076ce:	2a25      	cmp	r2, #37	; 0x25
 80076d0:	d1f9      	bne.n	80076c6 <_vfiprintf_r+0x7a>
 80076d2:	ebba 0b04 	subs.w	fp, sl, r4
 80076d6:	d00b      	beq.n	80076f0 <_vfiprintf_r+0xa4>
 80076d8:	465b      	mov	r3, fp
 80076da:	4622      	mov	r2, r4
 80076dc:	4629      	mov	r1, r5
 80076de:	4630      	mov	r0, r6
 80076e0:	f7ff ffa2 	bl	8007628 <__sfputs_r>
 80076e4:	3001      	adds	r0, #1
 80076e6:	f000 80a9 	beq.w	800783c <_vfiprintf_r+0x1f0>
 80076ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076ec:	445a      	add	r2, fp
 80076ee:	9209      	str	r2, [sp, #36]	; 0x24
 80076f0:	f89a 3000 	ldrb.w	r3, [sl]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f000 80a1 	beq.w	800783c <_vfiprintf_r+0x1f0>
 80076fa:	2300      	movs	r3, #0
 80076fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007704:	f10a 0a01 	add.w	sl, sl, #1
 8007708:	9304      	str	r3, [sp, #16]
 800770a:	9307      	str	r3, [sp, #28]
 800770c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007710:	931a      	str	r3, [sp, #104]	; 0x68
 8007712:	4654      	mov	r4, sl
 8007714:	2205      	movs	r2, #5
 8007716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800771a:	4854      	ldr	r0, [pc, #336]	; (800786c <_vfiprintf_r+0x220>)
 800771c:	f7f8 fd60 	bl	80001e0 <memchr>
 8007720:	9a04      	ldr	r2, [sp, #16]
 8007722:	b9d8      	cbnz	r0, 800775c <_vfiprintf_r+0x110>
 8007724:	06d1      	lsls	r1, r2, #27
 8007726:	bf44      	itt	mi
 8007728:	2320      	movmi	r3, #32
 800772a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800772e:	0713      	lsls	r3, r2, #28
 8007730:	bf44      	itt	mi
 8007732:	232b      	movmi	r3, #43	; 0x2b
 8007734:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007738:	f89a 3000 	ldrb.w	r3, [sl]
 800773c:	2b2a      	cmp	r3, #42	; 0x2a
 800773e:	d015      	beq.n	800776c <_vfiprintf_r+0x120>
 8007740:	9a07      	ldr	r2, [sp, #28]
 8007742:	4654      	mov	r4, sl
 8007744:	2000      	movs	r0, #0
 8007746:	f04f 0c0a 	mov.w	ip, #10
 800774a:	4621      	mov	r1, r4
 800774c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007750:	3b30      	subs	r3, #48	; 0x30
 8007752:	2b09      	cmp	r3, #9
 8007754:	d94d      	bls.n	80077f2 <_vfiprintf_r+0x1a6>
 8007756:	b1b0      	cbz	r0, 8007786 <_vfiprintf_r+0x13a>
 8007758:	9207      	str	r2, [sp, #28]
 800775a:	e014      	b.n	8007786 <_vfiprintf_r+0x13a>
 800775c:	eba0 0308 	sub.w	r3, r0, r8
 8007760:	fa09 f303 	lsl.w	r3, r9, r3
 8007764:	4313      	orrs	r3, r2
 8007766:	9304      	str	r3, [sp, #16]
 8007768:	46a2      	mov	sl, r4
 800776a:	e7d2      	b.n	8007712 <_vfiprintf_r+0xc6>
 800776c:	9b03      	ldr	r3, [sp, #12]
 800776e:	1d19      	adds	r1, r3, #4
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	9103      	str	r1, [sp, #12]
 8007774:	2b00      	cmp	r3, #0
 8007776:	bfbb      	ittet	lt
 8007778:	425b      	neglt	r3, r3
 800777a:	f042 0202 	orrlt.w	r2, r2, #2
 800777e:	9307      	strge	r3, [sp, #28]
 8007780:	9307      	strlt	r3, [sp, #28]
 8007782:	bfb8      	it	lt
 8007784:	9204      	strlt	r2, [sp, #16]
 8007786:	7823      	ldrb	r3, [r4, #0]
 8007788:	2b2e      	cmp	r3, #46	; 0x2e
 800778a:	d10c      	bne.n	80077a6 <_vfiprintf_r+0x15a>
 800778c:	7863      	ldrb	r3, [r4, #1]
 800778e:	2b2a      	cmp	r3, #42	; 0x2a
 8007790:	d134      	bne.n	80077fc <_vfiprintf_r+0x1b0>
 8007792:	9b03      	ldr	r3, [sp, #12]
 8007794:	1d1a      	adds	r2, r3, #4
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	9203      	str	r2, [sp, #12]
 800779a:	2b00      	cmp	r3, #0
 800779c:	bfb8      	it	lt
 800779e:	f04f 33ff 	movlt.w	r3, #4294967295
 80077a2:	3402      	adds	r4, #2
 80077a4:	9305      	str	r3, [sp, #20]
 80077a6:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007870 <_vfiprintf_r+0x224>
 80077aa:	7821      	ldrb	r1, [r4, #0]
 80077ac:	2203      	movs	r2, #3
 80077ae:	4650      	mov	r0, sl
 80077b0:	f7f8 fd16 	bl	80001e0 <memchr>
 80077b4:	b138      	cbz	r0, 80077c6 <_vfiprintf_r+0x17a>
 80077b6:	9b04      	ldr	r3, [sp, #16]
 80077b8:	eba0 000a 	sub.w	r0, r0, sl
 80077bc:	2240      	movs	r2, #64	; 0x40
 80077be:	4082      	lsls	r2, r0
 80077c0:	4313      	orrs	r3, r2
 80077c2:	3401      	adds	r4, #1
 80077c4:	9304      	str	r3, [sp, #16]
 80077c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077ca:	482a      	ldr	r0, [pc, #168]	; (8007874 <_vfiprintf_r+0x228>)
 80077cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077d0:	2206      	movs	r2, #6
 80077d2:	f7f8 fd05 	bl	80001e0 <memchr>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	d03f      	beq.n	800785a <_vfiprintf_r+0x20e>
 80077da:	4b27      	ldr	r3, [pc, #156]	; (8007878 <_vfiprintf_r+0x22c>)
 80077dc:	bb1b      	cbnz	r3, 8007826 <_vfiprintf_r+0x1da>
 80077de:	9b03      	ldr	r3, [sp, #12]
 80077e0:	3307      	adds	r3, #7
 80077e2:	f023 0307 	bic.w	r3, r3, #7
 80077e6:	3308      	adds	r3, #8
 80077e8:	9303      	str	r3, [sp, #12]
 80077ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ec:	443b      	add	r3, r7
 80077ee:	9309      	str	r3, [sp, #36]	; 0x24
 80077f0:	e768      	b.n	80076c4 <_vfiprintf_r+0x78>
 80077f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80077f6:	460c      	mov	r4, r1
 80077f8:	2001      	movs	r0, #1
 80077fa:	e7a6      	b.n	800774a <_vfiprintf_r+0xfe>
 80077fc:	2300      	movs	r3, #0
 80077fe:	3401      	adds	r4, #1
 8007800:	9305      	str	r3, [sp, #20]
 8007802:	4619      	mov	r1, r3
 8007804:	f04f 0c0a 	mov.w	ip, #10
 8007808:	4620      	mov	r0, r4
 800780a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800780e:	3a30      	subs	r2, #48	; 0x30
 8007810:	2a09      	cmp	r2, #9
 8007812:	d903      	bls.n	800781c <_vfiprintf_r+0x1d0>
 8007814:	2b00      	cmp	r3, #0
 8007816:	d0c6      	beq.n	80077a6 <_vfiprintf_r+0x15a>
 8007818:	9105      	str	r1, [sp, #20]
 800781a:	e7c4      	b.n	80077a6 <_vfiprintf_r+0x15a>
 800781c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007820:	4604      	mov	r4, r0
 8007822:	2301      	movs	r3, #1
 8007824:	e7f0      	b.n	8007808 <_vfiprintf_r+0x1bc>
 8007826:	ab03      	add	r3, sp, #12
 8007828:	9300      	str	r3, [sp, #0]
 800782a:	462a      	mov	r2, r5
 800782c:	4b13      	ldr	r3, [pc, #76]	; (800787c <_vfiprintf_r+0x230>)
 800782e:	a904      	add	r1, sp, #16
 8007830:	4630      	mov	r0, r6
 8007832:	f7fd fd95 	bl	8005360 <_printf_float>
 8007836:	4607      	mov	r7, r0
 8007838:	1c78      	adds	r0, r7, #1
 800783a:	d1d6      	bne.n	80077ea <_vfiprintf_r+0x19e>
 800783c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800783e:	07d9      	lsls	r1, r3, #31
 8007840:	d405      	bmi.n	800784e <_vfiprintf_r+0x202>
 8007842:	89ab      	ldrh	r3, [r5, #12]
 8007844:	059a      	lsls	r2, r3, #22
 8007846:	d402      	bmi.n	800784e <_vfiprintf_r+0x202>
 8007848:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800784a:	f7fe fac9 	bl	8005de0 <__retarget_lock_release_recursive>
 800784e:	89ab      	ldrh	r3, [r5, #12]
 8007850:	065b      	lsls	r3, r3, #25
 8007852:	f53f af1d 	bmi.w	8007690 <_vfiprintf_r+0x44>
 8007856:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007858:	e71c      	b.n	8007694 <_vfiprintf_r+0x48>
 800785a:	ab03      	add	r3, sp, #12
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	462a      	mov	r2, r5
 8007860:	4b06      	ldr	r3, [pc, #24]	; (800787c <_vfiprintf_r+0x230>)
 8007862:	a904      	add	r1, sp, #16
 8007864:	4630      	mov	r0, r6
 8007866:	f7fe f815 	bl	8005894 <_printf_i>
 800786a:	e7e4      	b.n	8007836 <_vfiprintf_r+0x1ea>
 800786c:	08007edb 	.word	0x08007edb
 8007870:	08007ee1 	.word	0x08007ee1
 8007874:	08007ee5 	.word	0x08007ee5
 8007878:	08005361 	.word	0x08005361
 800787c:	08007629 	.word	0x08007629

08007880 <__swbuf_r>:
 8007880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007882:	460e      	mov	r6, r1
 8007884:	4614      	mov	r4, r2
 8007886:	4605      	mov	r5, r0
 8007888:	b118      	cbz	r0, 8007892 <__swbuf_r+0x12>
 800788a:	6a03      	ldr	r3, [r0, #32]
 800788c:	b90b      	cbnz	r3, 8007892 <__swbuf_r+0x12>
 800788e:	f7fe f9af 	bl	8005bf0 <__sinit>
 8007892:	69a3      	ldr	r3, [r4, #24]
 8007894:	60a3      	str	r3, [r4, #8]
 8007896:	89a3      	ldrh	r3, [r4, #12]
 8007898:	071a      	lsls	r2, r3, #28
 800789a:	d525      	bpl.n	80078e8 <__swbuf_r+0x68>
 800789c:	6923      	ldr	r3, [r4, #16]
 800789e:	b31b      	cbz	r3, 80078e8 <__swbuf_r+0x68>
 80078a0:	6823      	ldr	r3, [r4, #0]
 80078a2:	6922      	ldr	r2, [r4, #16]
 80078a4:	1a98      	subs	r0, r3, r2
 80078a6:	6963      	ldr	r3, [r4, #20]
 80078a8:	b2f6      	uxtb	r6, r6
 80078aa:	4283      	cmp	r3, r0
 80078ac:	4637      	mov	r7, r6
 80078ae:	dc04      	bgt.n	80078ba <__swbuf_r+0x3a>
 80078b0:	4621      	mov	r1, r4
 80078b2:	4628      	mov	r0, r5
 80078b4:	f7ff fdf2 	bl	800749c <_fflush_r>
 80078b8:	b9e0      	cbnz	r0, 80078f4 <__swbuf_r+0x74>
 80078ba:	68a3      	ldr	r3, [r4, #8]
 80078bc:	3b01      	subs	r3, #1
 80078be:	60a3      	str	r3, [r4, #8]
 80078c0:	6823      	ldr	r3, [r4, #0]
 80078c2:	1c5a      	adds	r2, r3, #1
 80078c4:	6022      	str	r2, [r4, #0]
 80078c6:	701e      	strb	r6, [r3, #0]
 80078c8:	6962      	ldr	r2, [r4, #20]
 80078ca:	1c43      	adds	r3, r0, #1
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d004      	beq.n	80078da <__swbuf_r+0x5a>
 80078d0:	89a3      	ldrh	r3, [r4, #12]
 80078d2:	07db      	lsls	r3, r3, #31
 80078d4:	d506      	bpl.n	80078e4 <__swbuf_r+0x64>
 80078d6:	2e0a      	cmp	r6, #10
 80078d8:	d104      	bne.n	80078e4 <__swbuf_r+0x64>
 80078da:	4621      	mov	r1, r4
 80078dc:	4628      	mov	r0, r5
 80078de:	f7ff fddd 	bl	800749c <_fflush_r>
 80078e2:	b938      	cbnz	r0, 80078f4 <__swbuf_r+0x74>
 80078e4:	4638      	mov	r0, r7
 80078e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80078e8:	4621      	mov	r1, r4
 80078ea:	4628      	mov	r0, r5
 80078ec:	f000 f806 	bl	80078fc <__swsetup_r>
 80078f0:	2800      	cmp	r0, #0
 80078f2:	d0d5      	beq.n	80078a0 <__swbuf_r+0x20>
 80078f4:	f04f 37ff 	mov.w	r7, #4294967295
 80078f8:	e7f4      	b.n	80078e4 <__swbuf_r+0x64>
	...

080078fc <__swsetup_r>:
 80078fc:	b538      	push	{r3, r4, r5, lr}
 80078fe:	4b2a      	ldr	r3, [pc, #168]	; (80079a8 <__swsetup_r+0xac>)
 8007900:	4605      	mov	r5, r0
 8007902:	6818      	ldr	r0, [r3, #0]
 8007904:	460c      	mov	r4, r1
 8007906:	b118      	cbz	r0, 8007910 <__swsetup_r+0x14>
 8007908:	6a03      	ldr	r3, [r0, #32]
 800790a:	b90b      	cbnz	r3, 8007910 <__swsetup_r+0x14>
 800790c:	f7fe f970 	bl	8005bf0 <__sinit>
 8007910:	89a3      	ldrh	r3, [r4, #12]
 8007912:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007916:	0718      	lsls	r0, r3, #28
 8007918:	d422      	bmi.n	8007960 <__swsetup_r+0x64>
 800791a:	06d9      	lsls	r1, r3, #27
 800791c:	d407      	bmi.n	800792e <__swsetup_r+0x32>
 800791e:	2309      	movs	r3, #9
 8007920:	602b      	str	r3, [r5, #0]
 8007922:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007926:	81a3      	strh	r3, [r4, #12]
 8007928:	f04f 30ff 	mov.w	r0, #4294967295
 800792c:	e034      	b.n	8007998 <__swsetup_r+0x9c>
 800792e:	0758      	lsls	r0, r3, #29
 8007930:	d512      	bpl.n	8007958 <__swsetup_r+0x5c>
 8007932:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007934:	b141      	cbz	r1, 8007948 <__swsetup_r+0x4c>
 8007936:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800793a:	4299      	cmp	r1, r3
 800793c:	d002      	beq.n	8007944 <__swsetup_r+0x48>
 800793e:	4628      	mov	r0, r5
 8007940:	f7ff f8b6 	bl	8006ab0 <_free_r>
 8007944:	2300      	movs	r3, #0
 8007946:	6363      	str	r3, [r4, #52]	; 0x34
 8007948:	89a3      	ldrh	r3, [r4, #12]
 800794a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800794e:	81a3      	strh	r3, [r4, #12]
 8007950:	2300      	movs	r3, #0
 8007952:	6063      	str	r3, [r4, #4]
 8007954:	6923      	ldr	r3, [r4, #16]
 8007956:	6023      	str	r3, [r4, #0]
 8007958:	89a3      	ldrh	r3, [r4, #12]
 800795a:	f043 0308 	orr.w	r3, r3, #8
 800795e:	81a3      	strh	r3, [r4, #12]
 8007960:	6923      	ldr	r3, [r4, #16]
 8007962:	b94b      	cbnz	r3, 8007978 <__swsetup_r+0x7c>
 8007964:	89a3      	ldrh	r3, [r4, #12]
 8007966:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800796a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800796e:	d003      	beq.n	8007978 <__swsetup_r+0x7c>
 8007970:	4621      	mov	r1, r4
 8007972:	4628      	mov	r0, r5
 8007974:	f000 f884 	bl	8007a80 <__smakebuf_r>
 8007978:	89a0      	ldrh	r0, [r4, #12]
 800797a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800797e:	f010 0301 	ands.w	r3, r0, #1
 8007982:	d00a      	beq.n	800799a <__swsetup_r+0x9e>
 8007984:	2300      	movs	r3, #0
 8007986:	60a3      	str	r3, [r4, #8]
 8007988:	6963      	ldr	r3, [r4, #20]
 800798a:	425b      	negs	r3, r3
 800798c:	61a3      	str	r3, [r4, #24]
 800798e:	6923      	ldr	r3, [r4, #16]
 8007990:	b943      	cbnz	r3, 80079a4 <__swsetup_r+0xa8>
 8007992:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007996:	d1c4      	bne.n	8007922 <__swsetup_r+0x26>
 8007998:	bd38      	pop	{r3, r4, r5, pc}
 800799a:	0781      	lsls	r1, r0, #30
 800799c:	bf58      	it	pl
 800799e:	6963      	ldrpl	r3, [r4, #20]
 80079a0:	60a3      	str	r3, [r4, #8]
 80079a2:	e7f4      	b.n	800798e <__swsetup_r+0x92>
 80079a4:	2000      	movs	r0, #0
 80079a6:	e7f7      	b.n	8007998 <__swsetup_r+0x9c>
 80079a8:	20000068 	.word	0x20000068

080079ac <_raise_r>:
 80079ac:	291f      	cmp	r1, #31
 80079ae:	b538      	push	{r3, r4, r5, lr}
 80079b0:	4604      	mov	r4, r0
 80079b2:	460d      	mov	r5, r1
 80079b4:	d904      	bls.n	80079c0 <_raise_r+0x14>
 80079b6:	2316      	movs	r3, #22
 80079b8:	6003      	str	r3, [r0, #0]
 80079ba:	f04f 30ff 	mov.w	r0, #4294967295
 80079be:	bd38      	pop	{r3, r4, r5, pc}
 80079c0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80079c2:	b112      	cbz	r2, 80079ca <_raise_r+0x1e>
 80079c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079c8:	b94b      	cbnz	r3, 80079de <_raise_r+0x32>
 80079ca:	4620      	mov	r0, r4
 80079cc:	f000 f830 	bl	8007a30 <_getpid_r>
 80079d0:	462a      	mov	r2, r5
 80079d2:	4601      	mov	r1, r0
 80079d4:	4620      	mov	r0, r4
 80079d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079da:	f000 b817 	b.w	8007a0c <_kill_r>
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d00a      	beq.n	80079f8 <_raise_r+0x4c>
 80079e2:	1c59      	adds	r1, r3, #1
 80079e4:	d103      	bne.n	80079ee <_raise_r+0x42>
 80079e6:	2316      	movs	r3, #22
 80079e8:	6003      	str	r3, [r0, #0]
 80079ea:	2001      	movs	r0, #1
 80079ec:	e7e7      	b.n	80079be <_raise_r+0x12>
 80079ee:	2400      	movs	r4, #0
 80079f0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80079f4:	4628      	mov	r0, r5
 80079f6:	4798      	blx	r3
 80079f8:	2000      	movs	r0, #0
 80079fa:	e7e0      	b.n	80079be <_raise_r+0x12>

080079fc <raise>:
 80079fc:	4b02      	ldr	r3, [pc, #8]	; (8007a08 <raise+0xc>)
 80079fe:	4601      	mov	r1, r0
 8007a00:	6818      	ldr	r0, [r3, #0]
 8007a02:	f7ff bfd3 	b.w	80079ac <_raise_r>
 8007a06:	bf00      	nop
 8007a08:	20000068 	.word	0x20000068

08007a0c <_kill_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4d07      	ldr	r5, [pc, #28]	; (8007a2c <_kill_r+0x20>)
 8007a10:	2300      	movs	r3, #0
 8007a12:	4604      	mov	r4, r0
 8007a14:	4608      	mov	r0, r1
 8007a16:	4611      	mov	r1, r2
 8007a18:	602b      	str	r3, [r5, #0]
 8007a1a:	f7fa fa38 	bl	8001e8e <_kill>
 8007a1e:	1c43      	adds	r3, r0, #1
 8007a20:	d102      	bne.n	8007a28 <_kill_r+0x1c>
 8007a22:	682b      	ldr	r3, [r5, #0]
 8007a24:	b103      	cbz	r3, 8007a28 <_kill_r+0x1c>
 8007a26:	6023      	str	r3, [r4, #0]
 8007a28:	bd38      	pop	{r3, r4, r5, pc}
 8007a2a:	bf00      	nop
 8007a2c:	2000055c 	.word	0x2000055c

08007a30 <_getpid_r>:
 8007a30:	f7fa ba26 	b.w	8001e80 <_getpid>

08007a34 <__swhatbuf_r>:
 8007a34:	b570      	push	{r4, r5, r6, lr}
 8007a36:	460c      	mov	r4, r1
 8007a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a3c:	2900      	cmp	r1, #0
 8007a3e:	b096      	sub	sp, #88	; 0x58
 8007a40:	4615      	mov	r5, r2
 8007a42:	461e      	mov	r6, r3
 8007a44:	da0d      	bge.n	8007a62 <__swhatbuf_r+0x2e>
 8007a46:	89a3      	ldrh	r3, [r4, #12]
 8007a48:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007a4c:	f04f 0100 	mov.w	r1, #0
 8007a50:	bf0c      	ite	eq
 8007a52:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8007a56:	2340      	movne	r3, #64	; 0x40
 8007a58:	2000      	movs	r0, #0
 8007a5a:	6031      	str	r1, [r6, #0]
 8007a5c:	602b      	str	r3, [r5, #0]
 8007a5e:	b016      	add	sp, #88	; 0x58
 8007a60:	bd70      	pop	{r4, r5, r6, pc}
 8007a62:	466a      	mov	r2, sp
 8007a64:	f000 f848 	bl	8007af8 <_fstat_r>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	dbec      	blt.n	8007a46 <__swhatbuf_r+0x12>
 8007a6c:	9901      	ldr	r1, [sp, #4]
 8007a6e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007a72:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007a76:	4259      	negs	r1, r3
 8007a78:	4159      	adcs	r1, r3
 8007a7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a7e:	e7eb      	b.n	8007a58 <__swhatbuf_r+0x24>

08007a80 <__smakebuf_r>:
 8007a80:	898b      	ldrh	r3, [r1, #12]
 8007a82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a84:	079d      	lsls	r5, r3, #30
 8007a86:	4606      	mov	r6, r0
 8007a88:	460c      	mov	r4, r1
 8007a8a:	d507      	bpl.n	8007a9c <__smakebuf_r+0x1c>
 8007a8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a90:	6023      	str	r3, [r4, #0]
 8007a92:	6123      	str	r3, [r4, #16]
 8007a94:	2301      	movs	r3, #1
 8007a96:	6163      	str	r3, [r4, #20]
 8007a98:	b002      	add	sp, #8
 8007a9a:	bd70      	pop	{r4, r5, r6, pc}
 8007a9c:	ab01      	add	r3, sp, #4
 8007a9e:	466a      	mov	r2, sp
 8007aa0:	f7ff ffc8 	bl	8007a34 <__swhatbuf_r>
 8007aa4:	9900      	ldr	r1, [sp, #0]
 8007aa6:	4605      	mov	r5, r0
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	f7ff f873 	bl	8006b94 <_malloc_r>
 8007aae:	b948      	cbnz	r0, 8007ac4 <__smakebuf_r+0x44>
 8007ab0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ab4:	059a      	lsls	r2, r3, #22
 8007ab6:	d4ef      	bmi.n	8007a98 <__smakebuf_r+0x18>
 8007ab8:	f023 0303 	bic.w	r3, r3, #3
 8007abc:	f043 0302 	orr.w	r3, r3, #2
 8007ac0:	81a3      	strh	r3, [r4, #12]
 8007ac2:	e7e3      	b.n	8007a8c <__smakebuf_r+0xc>
 8007ac4:	89a3      	ldrh	r3, [r4, #12]
 8007ac6:	6020      	str	r0, [r4, #0]
 8007ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007acc:	81a3      	strh	r3, [r4, #12]
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	6163      	str	r3, [r4, #20]
 8007ad2:	9b01      	ldr	r3, [sp, #4]
 8007ad4:	6120      	str	r0, [r4, #16]
 8007ad6:	b15b      	cbz	r3, 8007af0 <__smakebuf_r+0x70>
 8007ad8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007adc:	4630      	mov	r0, r6
 8007ade:	f000 f81d 	bl	8007b1c <_isatty_r>
 8007ae2:	b128      	cbz	r0, 8007af0 <__smakebuf_r+0x70>
 8007ae4:	89a3      	ldrh	r3, [r4, #12]
 8007ae6:	f023 0303 	bic.w	r3, r3, #3
 8007aea:	f043 0301 	orr.w	r3, r3, #1
 8007aee:	81a3      	strh	r3, [r4, #12]
 8007af0:	89a3      	ldrh	r3, [r4, #12]
 8007af2:	431d      	orrs	r5, r3
 8007af4:	81a5      	strh	r5, [r4, #12]
 8007af6:	e7cf      	b.n	8007a98 <__smakebuf_r+0x18>

08007af8 <_fstat_r>:
 8007af8:	b538      	push	{r3, r4, r5, lr}
 8007afa:	4d07      	ldr	r5, [pc, #28]	; (8007b18 <_fstat_r+0x20>)
 8007afc:	2300      	movs	r3, #0
 8007afe:	4604      	mov	r4, r0
 8007b00:	4608      	mov	r0, r1
 8007b02:	4611      	mov	r1, r2
 8007b04:	602b      	str	r3, [r5, #0]
 8007b06:	f7fa fa20 	bl	8001f4a <_fstat>
 8007b0a:	1c43      	adds	r3, r0, #1
 8007b0c:	d102      	bne.n	8007b14 <_fstat_r+0x1c>
 8007b0e:	682b      	ldr	r3, [r5, #0]
 8007b10:	b103      	cbz	r3, 8007b14 <_fstat_r+0x1c>
 8007b12:	6023      	str	r3, [r4, #0]
 8007b14:	bd38      	pop	{r3, r4, r5, pc}
 8007b16:	bf00      	nop
 8007b18:	2000055c 	.word	0x2000055c

08007b1c <_isatty_r>:
 8007b1c:	b538      	push	{r3, r4, r5, lr}
 8007b1e:	4d06      	ldr	r5, [pc, #24]	; (8007b38 <_isatty_r+0x1c>)
 8007b20:	2300      	movs	r3, #0
 8007b22:	4604      	mov	r4, r0
 8007b24:	4608      	mov	r0, r1
 8007b26:	602b      	str	r3, [r5, #0]
 8007b28:	f7fa fa1e 	bl	8001f68 <_isatty>
 8007b2c:	1c43      	adds	r3, r0, #1
 8007b2e:	d102      	bne.n	8007b36 <_isatty_r+0x1a>
 8007b30:	682b      	ldr	r3, [r5, #0]
 8007b32:	b103      	cbz	r3, 8007b36 <_isatty_r+0x1a>
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	bd38      	pop	{r3, r4, r5, pc}
 8007b38:	2000055c 	.word	0x2000055c

08007b3c <_init>:
 8007b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b3e:	bf00      	nop
 8007b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b42:	bc08      	pop	{r3}
 8007b44:	469e      	mov	lr, r3
 8007b46:	4770      	bx	lr

08007b48 <_fini>:
 8007b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4a:	bf00      	nop
 8007b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b4e:	bc08      	pop	{r3}
 8007b50:	469e      	mov	lr, r3
 8007b52:	4770      	bx	lr
