/* Copyright Statement:
 *
 * This software/firmware and related documentation ("MediaTek Software") are
 * protected under relevant copyright laws. The information contained herein
 * is confidential and proprietary to MediaTek Inc. and/or its licensors.
 * Without the prior written permission of MediaTek inc. and/or its licensors,
 * any reproduction, modification, use or disclosure of MediaTek Software,
 * and information contained herein, in whole or in part, shall be strictly prohibited.
 */
/* MediaTek Inc. (C) 2010. All rights reserved.
 *
 * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
 * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
 * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
 * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
 * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
 * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
 * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
 * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
 * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
 * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
 * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
 * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
 * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
 * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
 * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 * The following software/firmware and/or related documentation ("MediaTek Software")
 * have been modified by MediaTek Inc. All revisions are subject to any receiver's
 * applicable license agreements with MediaTek Inc.
 */

/********************************************************************************************
 *     LEGAL DISCLAIMER
 *
 *     (Header of MediaTek Software/Firmware Release or Documentation)
 *
 *     BY OPENING OR USING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
 *     THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE") RECEIVED
 *     FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON AN "AS-IS" BASIS
 *     ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED,
 *     INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR
 *     A PARTICULAR PURPOSE OR NONINFRINGEMENT. NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY
 *     WHATSOEVER WITH RESPECT TO THE SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY,
 *     INCORPORATED IN, OR SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK
 *     ONLY TO SUCH THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
 *     NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S SPECIFICATION
 *     OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
 *
 *     BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE LIABILITY WITH
 *     RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE, AT MEDIATEK'S OPTION,
TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE, OR REFUND ANY SOFTWARE LICENSE
 *     FEES OR SERVICE CHARGE PAID BY BUYER TO MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
 *
 *     THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE WITH THE LAWS
 *     OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF LAWS PRINCIPLES.
 ************************************************************************************************/
#ifndef _ISP_MGR_NR3D_H_
#define _ISP_MGR_NR3D_H_

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//  NR3D
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
typedef class ISP_MGR_NR3D : public ISP_MGR_BASE_T
{
    typedef ISP_MGR_NR3D    MyType;
private:
    MBOOL m_bNr3dEnable;
    MBOOL m_bColorEnable;
    MBOOL m_bCCTColorEnable;
    MUINT32 m_u4StartAddr;

    //configuration for post_apply
    MRect       m_onRegion; // region modified by GMV
    MRect       m_fullImg; // image full size for demo mode calculation
    MUINT32     m_vipiOffst;      // in byte
    MSize       m_vipiReadSize;   // image size for vipi in pixel

    //GMV calculation
    MINT32 m_GMV_level_th;

    //R2C calculation
    MUINT32 m_NR3D_R2CF_CNT1;
    MUINT32 m_NR3D_R2CF_CNT2;
    MUINT32 m_NR3D_R2CF_CNT3;
    MUINT32 m_NR3D_R2CF_CNT4;

    enum
    {
        ERegInfo_DIP_X_CAM_TNR_ENG_CON,
        ERegInfo_DIP_X_NR3D_ON_CON,
        ERegInfo_DIP_X_NR3D_ON_OFF,
        ERegInfo_DIP_X_NR3D_ON_SIZ,
        ERegInfo_DIP_X_MDP_TNR_TNR_ENABLE,
        ERegInfo_DIP_X_MDP_TNR_FLT_CONFIG,
        ERegInfo_DIP_X_MDP_TNR_FB_INFO1,
        ERegInfo_DIP_X_MDP_TNR_THR_1,
        ERegInfo_DIP_X_MDP_TNR_CURVE_1,
        ERegInfo_DIP_X_MDP_TNR_CURVE_2,
        ERegInfo_DIP_X_MDP_TNR_CURVE_3,
        ERegInfo_DIP_X_MDP_TNR_CURVE_4,
        ERegInfo_DIP_X_MDP_TNR_CURVE_5,
        ERegInfo_DIP_X_MDP_TNR_CURVE_6,
        ERegInfo_DIP_X_MDP_TNR_CURVE_7,
        ERegInfo_DIP_X_MDP_TNR_CURVE_8,
        ERegInfo_DIP_X_MDP_TNR_CURVE_9,
        ERegInfo_DIP_X_MDP_TNR_CURVE_10,
        ERegInfo_DIP_X_MDP_TNR_CURVE_11,
        ERegInfo_DIP_X_MDP_TNR_CURVE_12,
        ERegInfo_DIP_X_MDP_TNR_CURVE_13,
        ERegInfo_DIP_X_MDP_TNR_CURVE_14,
        ERegInfo_DIP_X_MDP_TNR_CURVE_15,
        ERegInfo_DIP_X_MDP_TNR_R2C_1,
        ERegInfo_DIP_X_MDP_TNR_R2C_2,
        ERegInfo_DIP_X_MDP_TNR_R2C_3,
        ERegInfo_DIP_X_MDP_TNR_DBG_6,
        ERegInfo_DIP_X_MDP_TNR_DBG_15,
        ERegInfo_DIP_X_MDP_TNR_DBG_16,
        ERegInfo_DIP_X_MDP_TNR_DEMO_1,
        ERegInfo_DIP_X_MDP_TNR_DEMO_2,
        ERegInfo_DIP_X_MDP_TNR_ATPG,
        ERegInfo_DIP_X_MDP_TNR_DMY_0,
        ERegInfo_DIP_X_MDP_TNR_DBG_17,
        ERegInfo_DIP_X_MDP_TNR_DBG_18,
        ERegInfo_DIP_X_MDP_TNR_DBG_1,
        ERegInfo_DIP_X_MDP_TNR_DBG_2,

        //Color
        ERegInfo_DIP_X_CAM_COLOR_CFG_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_PXL_CNT_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_LINE_CNT_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_WIN_X_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_WIN_Y_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_TIMING_DETECTION_0,
        ERegInfo_DIP_X_CAM_COLOR_TIMING_DETECTION_1,
        ERegInfo_DIP_X_CAM_COLOR_DBG_CFG_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_C_BOOST_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_C_BOOST_MAIN_2,
        ERegInfo_DIP_X_CAM_COLOR_LUMA_ADJ,
        ERegInfo_DIP_X_CAM_COLOR_G_PIC_ADJ_MAIN_1,
        ERegInfo_DIP_X_CAM_COLOR_G_PIC_ADJ_MAIN_2,
        ERegInfo_DIP_X_CAM_COLOR_POS_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_INK_DATA_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_INK_DATA_MAIN_CR,
        ERegInfo_DIP_X_CAM_COLOR_CAP_IN_DATA_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_CAP_IN_DATA_MAIN_CR,
        ERegInfo_DIP_X_CAM_COLOR_CAP_OUT_DATA_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_CAP_OUT_DATA_MAIN_CR,
        ERegInfo_DIP_X_CAM_COLOR_Y_SLOPE_1_0_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_Y_SLOPE_3_2_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_Y_SLOPE_5_4_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_Y_SLOPE_7_6_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_Y_SLOPE_9_8_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_Y_SLOPE_11_10_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_Y_SLOPE_13_12_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_Y_SLOPE_15_14_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_LOCAL_HUE_CD_0,
        ERegInfo_DIP_X_CAM_COLOR_LOCAL_HUE_CD_1,
        ERegInfo_DIP_X_CAM_COLOR_LOCAL_HUE_CD_2,
        ERegInfo_DIP_X_CAM_COLOR_LOCAL_HUE_CD_3,
        ERegInfo_DIP_X_CAM_COLOR_LOCAL_HUE_CD_4,
        ERegInfo_DIP_X_CAM_COLOR_TWO_D_WINDOW_1,
        ERegInfo_DIP_X_CAM_COLOR_TWO_D_W1_RESULT,
        ERegInfo_DIP_X_CAM_COLOR_SAT_HIST_X_CFG_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_SAT_HIST_Y_CFG_MAIN,
        ERegInfo_DIP_X_CAM_COLOR_BWS_2,
        ERegInfo_DIP_X_CAM_COLOR_CRC_0,
        ERegInfo_DIP_X_CAM_COLOR_CRC_1,
        ERegInfo_DIP_X_CAM_COLOR_CRC_2,
        ERegInfo_DIP_X_CAM_COLOR_CRC_3,
        ERegInfo_DIP_X_CAM_COLOR_CRC_4,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_0,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_1,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_2,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_3,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_4,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_0,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_1,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_2,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_3,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_4,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_0,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_1,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_2,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_3,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_4,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_0,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_1,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_2,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_3,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_4,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_0,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_1,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_2,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_3,
        ERegInfo_DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_4,
        ERegInfo_DIP_X_CAM_COLOR_START,
        ERegInfo_DIP_X_CAM_COLOR_INTEN,
        ERegInfo_DIP_X_CAM_COLOR_INTSTA,
        ERegInfo_DIP_X_CAM_COLOR_OUT_SEL,
        ERegInfo_DIP_X_CAM_COLOR_FRAME_DONE_DEL,
        ERegInfo_DIP_X_CAM_COLOR_CRC,
        ERegInfo_DIP_X_CAM_COLOR_SW_SCRATCH,
        ERegInfo_DIP_X_CAM_COLOR_CK_ON,
        ERegInfo_DIP_X_CAM_COLOR_INTERNAL_IP_WIDTH,
        ERegInfo_DIP_X_CAM_COLOR_INTERNAL_IP_HEIGHT,
        ERegInfo_DIP_X_CAM_COLOR_CM1_EN,
        ERegInfo_DIP_X_CAM_COLOR_CM2_EN,
        ERegInfo_DIP_X_CAM_COLOR_SHADOW_CTRL,
        ERegInfo_DIP_X_CAM_COLOR_R0_CRC,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y0_0,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y0_1,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y0_2,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y0_3,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y0_4,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y64_0,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y64_1,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y64_2,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y64_3,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y64_4,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y128_0,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y128_1,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y128_2,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y128_3,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y128_4,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y192_0,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y192_1,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y192_2,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y192_3,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y192_4,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y256_0,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y256_1,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y256_2,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y256_3,
        ERegInfo_DIP_X_CAM_COLOR_S_GAIN_BY_Y256_4,
        ERegInfo_DIP_X_CAM_COLOR_LSP_1,
        ERegInfo_DIP_X_CAM_COLOR_LSP_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_CONTROL,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_HUE_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_HUE_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_HUE_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_HUE_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_HUE_4,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_LUMA_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_LUMA_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_LUMA_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_LUMA_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_LUMA_4,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_SAT_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_SAT_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_SAT_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_SAT_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W1_SAT_4,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_HUE_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_HUE_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_HUE_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_HUE_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_HUE_4,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_LUMA_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_LUMA_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_LUMA_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_LUMA_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_LUMA_4,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_SAT_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_SAT_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_SAT_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_SAT_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W2_SAT_4,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_HUE_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_HUE_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_HUE_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_HUE_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_HUE_4,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_LUMA_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_LUMA_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_LUMA_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_LUMA_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_LUMA_4,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_SAT_0,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_SAT_1,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_SAT_2,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_SAT_3,
        ERegInfo_DIP_X_CAM_COLOR_CM_W3_SAT_4,
        ERegInfo_NUM
    };
    RegInfo_T m_rIspRegInfo[ERegInfo_NUM];

protected:
    ISP_MGR_NR3D(ESensorDev_T const eSensorDev)
        : ISP_MGR_BASE_T(m_rIspRegInfo, ERegInfo_NUM, m_u4StartAddr, eSensorDev)
        , m_bNr3dEnable(MFALSE)
        , m_bColorEnable(MTRUE)
        , m_bCCTColorEnable(MTRUE)
        , m_u4StartAddr(REG_ADDR_P2(DIP_X_CAM_TNR_ENG_CON))
        , m_vipiOffst(0)
        , m_GMV_level_th(200)
        , m_NR3D_R2CF_CNT1(0)
        , m_NR3D_R2CF_CNT2(0)
        , m_NR3D_R2CF_CNT3(0)
        , m_NR3D_R2CF_CNT4(0)
    {
        // register info addr init
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_TNR_ENG_CON);
        INIT_REG_INFO_ADDR_P2(DIP_X_NR3D_ON_CON);
        INIT_REG_INFO_ADDR_P2(DIP_X_NR3D_ON_OFF);
        INIT_REG_INFO_ADDR_P2(DIP_X_NR3D_ON_SIZ);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_TNR_ENABLE);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_FLT_CONFIG);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_FB_INFO1);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_THR_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_5);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_6);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_7);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_8);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_9);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_10);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_11);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_12);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_13);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_14);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_CURVE_15);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_R2C_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_R2C_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_R2C_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DBG_6);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DBG_15);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DBG_16);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DEMO_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DEMO_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_ATPG);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DMY_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DBG_17);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DBG_18);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DBG_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_MDP_TNR_DBG_2);

        INIT_REG_INFO_VALUE(DIP_X_CAM_TNR_ENG_CON, 0x00001002);

        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CFG_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PXL_CNT_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LINE_CNT_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_WIN_X_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_WIN_Y_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_TIMING_DETECTION_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_TIMING_DETECTION_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_DBG_CFG_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_C_BOOST_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_C_BOOST_MAIN_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LUMA_ADJ);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_G_PIC_ADJ_MAIN_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_G_PIC_ADJ_MAIN_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_POS_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_INK_DATA_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_INK_DATA_MAIN_CR);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CAP_IN_DATA_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CAP_IN_DATA_MAIN_CR);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CAP_OUT_DATA_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CAP_OUT_DATA_MAIN_CR);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_Y_SLOPE_1_0_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_Y_SLOPE_3_2_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_Y_SLOPE_5_4_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_Y_SLOPE_7_6_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_Y_SLOPE_9_8_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_Y_SLOPE_11_10_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_Y_SLOPE_13_12_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_Y_SLOPE_15_14_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LOCAL_HUE_CD_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LOCAL_HUE_CD_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LOCAL_HUE_CD_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LOCAL_HUE_CD_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LOCAL_HUE_CD_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_TWO_D_WINDOW_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_TWO_D_W1_RESULT);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_SAT_HIST_X_CFG_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_SAT_HIST_Y_CFG_MAIN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_BWS_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CRC_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CRC_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CRC_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CRC_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CRC_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN1_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN2_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_GAIN3_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT1_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_PARTIAL_SAT_POINT2_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_START);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_INTEN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_INTSTA);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_OUT_SEL);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_FRAME_DONE_DEL);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CRC);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_SW_SCRATCH);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CK_ON);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_INTERNAL_IP_WIDTH);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_INTERNAL_IP_HEIGHT);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM1_EN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM2_EN);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_SHADOW_CTRL);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_R0_CRC);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y0_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y0_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y0_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y0_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y0_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y64_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y64_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y64_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y64_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y64_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y128_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y128_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y128_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y128_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y128_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y192_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y192_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y192_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y192_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y192_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y256_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y256_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y256_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y256_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_S_GAIN_BY_Y256_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LSP_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_LSP_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_CONTROL);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_HUE_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_HUE_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_HUE_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_HUE_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_HUE_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_LUMA_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_LUMA_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_LUMA_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_LUMA_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_LUMA_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_SAT_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_SAT_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_SAT_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_SAT_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W1_SAT_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_HUE_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_HUE_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_HUE_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_HUE_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_HUE_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_LUMA_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_LUMA_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_LUMA_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_LUMA_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_LUMA_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_SAT_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_SAT_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_SAT_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_SAT_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W2_SAT_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_HUE_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_HUE_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_HUE_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_HUE_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_HUE_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_LUMA_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_LUMA_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_LUMA_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_LUMA_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_LUMA_4);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_SAT_0);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_SAT_1);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_SAT_2);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_SAT_3);
        INIT_REG_INFO_ADDR_P2(DIP_X_CAM_COLOR_CM_W3_SAT_4);

        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_WIN_X_MAIN,             0xFFFF0000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_WIN_Y_MAIN,             0xFFFF0000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_TIMING_DETECTION_0,     0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_TIMING_DETECTION_1,     0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_DBG_CFG_MAIN,           0x00000700);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_POS_MAIN,               0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_INK_DATA_MAIN,          0x020003FF);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_INK_DATA_MAIN_CR,       0x00000200);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CAP_IN_DATA_MAIN,       0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CAP_IN_DATA_MAIN_CR,    0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CAP_OUT_DATA_MAIN,      0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CAP_OUT_DATA_MAIN_CR,   0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_TWO_D_WINDOW_1,         0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_TWO_D_W1_RESULT,        0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_SAT_HIST_X_CFG_MAIN,    0xFFFF0000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_SAT_HIST_Y_CFG_MAIN,    0xFFFF0000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_BWS_2,                  0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CRC_0,                  0x00000003);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CRC_1,                  0x1FFF0000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CRC_2,                  0x0FFF0000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CRC_3,                  0x3FFFFFFF);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CRC_4,                  0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_INTEN,                  0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_INTSTA,                 0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_OUT_SEL,                0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_FRAME_DONE_DEL,         0x00000010);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CRC,                    0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_SW_SCRATCH,             0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CK_ON,                  0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_INTERNAL_IP_WIDTH,      0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_INTERNAL_IP_HEIGHT,     0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CM1_EN,                 0x00000003);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_CM2_EN,                 0x00000001);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_SHADOW_CTRL,            0x00000000);
        INIT_REG_INFO_VALUE(DIP_X_CAM_COLOR_R0_CRC,                 0x00000000);

    }

    virtual ~ISP_MGR_NR3D() {}

public:
    static MyType&  getInstance(ESensorDev_T const eSensorDev);

public: // Interfaces.

    MBOOL
    isNr3dEnable()
    {
        return m_bNr3dEnable;
    }

    MBOOL
    isColorEnable()
    {
        return m_bColorEnable;
    }

    MVOID
    setNr3dEnable(MBOOL bEnable)
    {
        m_bNr3dEnable = bEnable;
    }

    MVOID
    setColorEnable(MBOOL bEnable)
    {
        m_bColorEnable = bEnable;
    }

    MBOOL
    isCCTColorEnable()
    {
        return m_bCCTColorEnable;
    }

    MVOID
    setCCTColorEnable(MBOOL bEnable)
    {
        m_bCCTColorEnable = bEnable;
    }


    MVOID
    setConfig(MRect const& onRegion, MRect const& fullImg,
        MUINT32 const vipiOffst, MSize const& vipiReadSize)
    {
        m_onRegion = onRegion;
        m_fullImg = fullImg;
        m_vipiOffst = vipiOffst;
        m_vipiReadSize = vipiReadSize;
    }

    MVOID
    setGMVLevelTh(MINT32 GMVLevelTh)
    {
        m_GMV_level_th = GMVLevelTh;
    }

    MINT32
    getGMVLevelTh()
    {
        return m_GMV_level_th;
    }

    template <class ISP_xxx_T>
    MyType& put(ISP_xxx_T const& rParam);

    template <class ISP_xxx_T>
    MBOOL get(ISP_xxx_T & rParam, const dip_x_reg_t* pReg) const;

    MBOOL apply(EIspProfile_T eIspProfile, dip_x_reg_t* pReg);

    MBOOL post_apply(MBOOL bEnable, void* pReg);

} ISP_MGR_NR3D_T;

template <ESensorDev_T const eSensorDev>
class ISP_MGR_NR3D_DEV : public ISP_MGR_NR3D_T
{
public:
    static
    ISP_MGR_NR3D_T&
    getInstance()
    {
        static ISP_MGR_NR3D_DEV<eSensorDev> singleton;
        return singleton;
    }
    virtual MVOID destroyInstance() {}

    ISP_MGR_NR3D_DEV()
        : ISP_MGR_NR3D_T(eSensorDev)
    {}

    virtual ~ISP_MGR_NR3D_DEV() {}

};


#endif

