

================================================================
== Vivado HLS Report for 'pgconv64_32u_s'
================================================================
* Date:           Sun Sep  6 13:26:32 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.454 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                              |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |           Instance           |       Module      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_compute_engine_64_fu_426  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_436  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |op_V_assign_relu_fu_446       |relu               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |sum_V_ret_sum_engine_fu_467   |sum_engine         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |norm_V_batch_norm_fu_481      |batch_norm         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- biconv_row_biconv_col  |      323|      323|         9|          5|          5|    64|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    312|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     100|   1279|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    164|    -|
|Register         |        -|      -|     190|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     290|   1755|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |norm_V_batch_norm_fu_481      |batch_norm         |        0|      0|   0|   94|    0|
    |grp_compute_engine_64_fu_426  |compute_engine_64  |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_436  |compute_engine_64  |        0|      0|  50|  344|    0|
    |op_V_assign_relu_fu_446       |relu               |        0|      0|   0|  369|    0|
    |sum_V_ret_sum_engine_fu_467   |sum_engine         |        0|      0|   0|  128|    0|
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |Total                         |                   |        0|      0| 100| 1279|    0|
    +------------------------------+-------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_504_p2             |     +    |      0|  0|  15|           7|           1|
    |add_ln109_2_fu_584_p2           |     +    |      0|  0|  12|           2|           4|
    |add_ln109_4_fu_556_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln109_5_fu_594_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln109_fu_486_p2             |     +    |      0|  0|  12|           4|           2|
    |add_ln110_fu_609_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln111_2_fu_667_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln112_2_fu_648_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln112_fu_642_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln113_fu_710_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln114_fu_724_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln115_3_fu_699_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln115_4_fu_705_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln115_fu_570_p2             |     +    |      0|  0|  12|           2|           4|
    |add_ln116_fu_719_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln117_fu_733_p2             |     +    |      0|  0|  15|           8|           8|
    |col_fu_658_p2                   |     +    |      0|  0|  12|           1|           4|
    |row_fu_492_p2                   |     +    |      0|  0|  12|           4|           1|
    |icmp_ln103_fu_498_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln104_fu_510_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1494_fu_760_p2           |   icmp   |      0|  0|  11|           5|           1|
    |norm_V_batch_norm_fu_481_sum_V  |  select  |      0|  0|   8|           1|           8|
    |select_ln109_4_fu_524_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln109_5_fu_562_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln109_6_fu_576_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln109_fu_516_p3          |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 312|         138|         148|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_419_p4           |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_397_p4  |   9|          2|    7|         14|
    |ap_phi_mux_row_0_phi_fu_408_p4           |   9|          2|    4|          8|
    |bottom1_V_address0                       |  33|          6|    7|         42|
    |bottom1_V_address1                       |  27|          5|    7|         35|
    |col_0_reg_415                            |   9|          2|    4|          8|
    |indvar_flatten_reg_393                   |   9|          2|    7|         14|
    |row_0_reg_404                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 164|         33|   46|        147|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln103_reg_782                          |   7|   0|    7|          0|
    |add_ln109_4_reg_792                        |   7|   0|    8|          1|
    |add_ln112_reg_832                          |   7|   0|    8|          1|
    |add_ln115_4_reg_859                        |   8|   0|    8|          0|
    |add_ln116_reg_889                          |   8|   0|    8|          0|
    |add_ln117_reg_899                          |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |col_0_reg_415                              |   4|   0|    4|          0|
    |col_reg_843                                |   4|   0|    4|          0|
    |grp_compute_engine_64_fu_426_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_436_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln103_reg_778                         |   1|   0|    1|          0|
    |icmp_ln103_reg_778_pp0_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten_reg_393                     |   7|   0|    7|          0|
    |norm_V_reg_970                             |  12|   0|   12|          0|
    |p_s_reg_904                                |   6|   0|    6|          0|
    |row_0_reg_404                              |   4|   0|    4|          0|
    |select_ln109_5_reg_797                     |   4|   0|    4|          0|
    |select_ln109_6_reg_804                     |   4|   0|    4|          0|
    |select_ln109_reg_787                       |   4|   0|    4|          0|
    |sum_V_ret_reg_959                          |   8|   0|    8|          0|
    |tmp1_V_reg_909                             |   6|   0|    6|          0|
    |tmp2_V_reg_924                             |   6|   0|    6|          0|
    |tmp3_V_reg_929                             |   6|   0|    6|          0|
    |tmp4_V_reg_939                             |   6|   0|    6|          0|
    |tmp5_V_reg_944                             |   6|   0|    6|          0|
    |tmp6_V_reg_949                             |   6|   0|    6|          0|
    |tmp7_V_reg_954                             |   6|   0|    6|          0|
    |tmp_114_reg_965                            |   5|   0|    5|          0|
    |zext_ln109_5_reg_810                       |   4|   0|    8|          4|
    |zext_ln110_reg_821                         |   4|   0|    8|          4|
    |zext_ln111_reg_848                         |   4|   0|    8|          4|
    |zext_ln113_reg_864                         |   8|   0|   64|         56|
    |zext_ln113_reg_864_pp0_iter1_reg           |   8|   0|   64|         56|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 190|   0|  316|        126|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|bottom1_V_address0  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce0       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q0        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_address1  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce1       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q1        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|top_0_V_address0    | out |    7|  ap_memory |    top_0_V    |     array    |
|top_0_V_ce0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_we0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_d0          | out |   12|  ap_memory |    top_0_V    |     array    |
|top_1_V_address0    | out |    7|  ap_memory |    top_1_V    |     array    |
|top_1_V_ce0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_we0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_d0          | out |   12|  ap_memory |    top_1_V    |     array    |
|top_2_V_address0    | out |    7|  ap_memory |    top_2_V    |     array    |
|top_2_V_ce0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_we0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_d0          | out |   12|  ap_memory |    top_2_V    |     array    |
|top_3_V_address0    | out |    7|  ap_memory |    top_3_V    |     array    |
|top_3_V_ce0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_we0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_d0          | out |   12|  ap_memory |    top_3_V    |     array    |
|top_4_V_address0    | out |    7|  ap_memory |    top_4_V    |     array    |
|top_4_V_ce0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_we0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_d0          | out |   12|  ap_memory |    top_4_V    |     array    |
|top_5_V_address0    | out |    7|  ap_memory |    top_5_V    |     array    |
|top_5_V_ce0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_we0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_d0          | out |   12|  ap_memory |    top_5_V    |     array    |
|top_6_V_address0    | out |    7|  ap_memory |    top_6_V    |     array    |
|top_6_V_ce0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_we0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_d0          | out |   12|  ap_memory |    top_6_V    |     array    |
|top_7_V_address0    | out |    7|  ap_memory |    top_7_V    |     array    |
|top_7_V_ce0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_we0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_d0          | out |   12|  ap_memory |    top_7_V    |     array    |
|top_8_V_address0    | out |    7|  ap_memory |    top_8_V    |     array    |
|top_8_V_ce0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_we0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_d0          | out |   12|  ap_memory |    top_8_V    |     array    |
|top_9_V_address0    | out |    7|  ap_memory |    top_9_V    |     array    |
|top_9_V_ce0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_we0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_d0          | out |   12|  ap_memory |    top_9_V    |     array    |
|top_10_V_address0   | out |    7|  ap_memory |    top_10_V   |     array    |
|top_10_V_ce0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_we0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_d0         | out |   12|  ap_memory |    top_10_V   |     array    |
|top_11_V_address0   | out |    7|  ap_memory |    top_11_V   |     array    |
|top_11_V_ce0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_we0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_d0         | out |   12|  ap_memory |    top_11_V   |     array    |
|top_12_V_address0   | out |    7|  ap_memory |    top_12_V   |     array    |
|top_12_V_ce0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_we0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_d0         | out |   12|  ap_memory |    top_12_V   |     array    |
|top_13_V_address0   | out |    7|  ap_memory |    top_13_V   |     array    |
|top_13_V_ce0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_we0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_d0         | out |   12|  ap_memory |    top_13_V   |     array    |
|top_14_V_address0   | out |    7|  ap_memory |    top_14_V   |     array    |
|top_14_V_ce0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_we0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_d0         | out |   12|  ap_memory |    top_14_V   |     array    |
|top_15_V_address0   | out |    7|  ap_memory |    top_15_V   |     array    |
|top_15_V_ce0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_we0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_d0         | out |   12|  ap_memory |    top_15_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "br label %1" [ResNet/pgconv64.h:103]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 4.49>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln103, %biconv_col ]" [ResNet/pgconv64.h:103]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%row_0 = phi i4 [ 1, %0 ], [ %select_ln109_5, %biconv_col ]" [ResNet/pgconv64.h:109]   --->   Operation 14 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%col_0 = phi i4 [ 1, %0 ], [ %col, %biconv_col ]"   --->   Operation 15 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.86ns)   --->   "%add_ln109 = add i4 %row_0, -1" [ResNet/pgconv64.h:109]   --->   Operation 16 'add' 'add_ln109' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.86ns)   --->   "%row = add i4 %row_0, 1" [ResNet/pgconv64.h:115]   --->   Operation 17 'add' 'row' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln103 = icmp eq i7 %indvar_flatten, -64" [ResNet/pgconv64.h:103]   --->   Operation 18 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.89ns)   --->   "%add_ln103 = add i7 %indvar_flatten, 1" [ResNet/pgconv64.h:103]   --->   Operation 19 'add' 'add_ln103' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %2, label %biconv_col" [ResNet/pgconv64.h:103]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln104 = icmp eq i4 %col_0, -7" [ResNet/pgconv64.h:104]   --->   Operation 21 'icmp' 'icmp_ln104' <Predicate = (!icmp_ln103)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %icmp_ln104, i4 1, i4 %col_0" [ResNet/pgconv64.h:109]   --->   Operation 22 'select' 'select_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.45ns)   --->   "%select_ln109_4 = select i1 %icmp_ln104, i4 %row_0, i4 %add_ln109" [ResNet/pgconv64.h:109]   --->   Operation 23 'select' 'select_ln109_4' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_4, i3 0)" [ResNet/pgconv64.h:109]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i7 %tmp to i8" [ResNet/pgconv64.h:109]   --->   Operation 25 'zext' 'zext_ln109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_109 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_4, i1 false)" [ResNet/pgconv64.h:109]   --->   Operation 26 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln109_4 = zext i5 %tmp_109 to i8" [ResNet/pgconv64.h:109]   --->   Operation 27 'zext' 'zext_ln109_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.89ns)   --->   "%add_ln109_4 = add i8 %zext_ln109, %zext_ln109_4" [ResNet/pgconv64.h:109]   --->   Operation 28 'add' 'add_ln109_4' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.45ns)   --->   "%select_ln109_5 = select i1 %icmp_ln104, i4 %row, i4 %row_0" [ResNet/pgconv64.h:109]   --->   Operation 29 'select' 'select_ln109_5' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.86ns)   --->   "%add_ln115 = add i4 2, %row_0" [ResNet/pgconv64.h:115]   --->   Operation 30 'add' 'add_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.45ns)   --->   "%select_ln109_6 = select i1 %icmp_ln104, i4 %add_ln115, i4 %row" [ResNet/pgconv64.h:109]   --->   Operation 31 'select' 'select_ln109_6' <Predicate = (!icmp_ln103)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.86ns)   --->   "%add_ln109_2 = add i4 -1, %select_ln109" [ResNet/pgconv64.h:109]   --->   Operation 32 'add' 'add_ln109_2' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln109_5 = zext i4 %add_ln109_2 to i8" [ResNet/pgconv64.h:109]   --->   Operation 33 'zext' 'zext_ln109_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.90ns)   --->   "%add_ln109_5 = add i8 %zext_ln109_5, %add_ln109_4" [ResNet/pgconv64.h:109]   --->   Operation 34 'add' 'add_ln109_5' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln109_6 = zext i8 %add_ln109_5 to i64" [ResNet/pgconv64.h:109]   --->   Operation 35 'zext' 'zext_ln109_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bottom1_V_addr = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln109_6" [ResNet/pgconv64.h:109]   --->   Operation 36 'getelementptr' 'bottom1_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i4 %select_ln109 to i8" [ResNet/pgconv64.h:110]   --->   Operation 37 'zext' 'zext_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.90ns)   --->   "%add_ln110 = add i8 %zext_ln110, %add_ln109_4" [ResNet/pgconv64.h:110]   --->   Operation 38 'add' 'add_ln110' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i8 %add_ln110 to i64" [ResNet/pgconv64.h:110]   --->   Operation 39 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bottom1_V_addr_25 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln110_2" [ResNet/pgconv64.h:110]   --->   Operation 40 'getelementptr' 'bottom1_V_addr_25' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.35ns)   --->   "%bottom1_V_load = load i64* %bottom1_V_addr, align 8" [ResNet/pgconv64.h:109]   --->   Operation 41 'load' 'bottom1_V_load' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_2 : Operation 42 [2/2] (1.35ns)   --->   "%bottom1_V_load_25 = load i64* %bottom1_V_addr_25, align 8" [ResNet/pgconv64.h:110]   --->   Operation 42 'load' 'bottom1_V_load_25' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_110 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_5, i3 0)" [ResNet/pgconv64.h:112]   --->   Operation 43 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i7 %tmp_110 to i8" [ResNet/pgconv64.h:112]   --->   Operation 44 'zext' 'zext_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_111 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_5, i1 false)" [ResNet/pgconv64.h:112]   --->   Operation 45 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i5 %tmp_111 to i8" [ResNet/pgconv64.h:112]   --->   Operation 46 'zext' 'zext_ln112_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.89ns)   --->   "%add_ln112 = add i8 %zext_ln112, %zext_ln112_3" [ResNet/pgconv64.h:112]   --->   Operation 47 'add' 'add_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.90ns)   --->   "%add_ln112_2 = add i8 %zext_ln109_5, %add_ln112" [ResNet/pgconv64.h:112]   --->   Operation 48 'add' 'add_ln112_2' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln112_4 = zext i8 %add_ln112_2 to i64" [ResNet/pgconv64.h:112]   --->   Operation 49 'zext' 'zext_ln112_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%bottom1_V_addr_27 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln112_4" [ResNet/pgconv64.h:112]   --->   Operation 50 'getelementptr' 'bottom1_V_addr_27' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.86ns)   --->   "%col = add i4 1, %select_ln109" [ResNet/pgconv64.h:111]   --->   Operation 51 'add' 'col' <Predicate = (!icmp_ln103)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i4 %col to i8" [ResNet/pgconv64.h:111]   --->   Operation 52 'zext' 'zext_ln111' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.90ns)   --->   "%add_ln111_2 = add i8 %zext_ln111, %add_ln109_4" [ResNet/pgconv64.h:111]   --->   Operation 53 'add' 'add_ln111_2' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i8 %add_ln111_2 to i64" [ResNet/pgconv64.h:111]   --->   Operation 54 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bottom1_V_addr_26 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln111_2" [ResNet/pgconv64.h:111]   --->   Operation 55 'getelementptr' 'bottom1_V_addr_26' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (1.35ns)   --->   "%bottom1_V_load = load i64* %bottom1_V_addr, align 8" [ResNet/pgconv64.h:109]   --->   Operation 56 'load' 'bottom1_V_load' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 57 [2/2] (3.01ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 4294967295)" [ResNet/pgconv64.h:109]   --->   Operation 57 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [1/2] (1.35ns)   --->   "%bottom1_V_load_25 = load i64* %bottom1_V_addr_25, align 8" [ResNet/pgconv64.h:110]   --->   Operation 58 'load' 'bottom1_V_load_25' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 59 [2/2] (1.79ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_25, i64 4294967295)" [ResNet/pgconv64.h:110]   --->   Operation 59 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [2/2] (1.35ns)   --->   "%bottom1_V_load_26 = load i64* %bottom1_V_addr_26, align 8" [ResNet/pgconv64.h:111]   --->   Operation 60 'load' 'bottom1_V_load_26' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_3 : Operation 61 [2/2] (1.35ns)   --->   "%bottom1_V_load_27 = load i64* %bottom1_V_addr_27, align 8" [ResNet/pgconv64.h:112]   --->   Operation 61 'load' 'bottom1_V_load_27' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_112 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln109_6, i3 0)" [ResNet/pgconv64.h:115]   --->   Operation 62 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %tmp_112 to i8" [ResNet/pgconv64.h:115]   --->   Operation 63 'zext' 'zext_ln115' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_113 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln109_6, i1 false)" [ResNet/pgconv64.h:115]   --->   Operation 64 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i5 %tmp_113 to i8" [ResNet/pgconv64.h:115]   --->   Operation 65 'zext' 'zext_ln115_3' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.89ns)   --->   "%add_ln115_3 = add i8 %zext_ln115, %zext_ln115_3" [ResNet/pgconv64.h:115]   --->   Operation 66 'add' 'add_ln115_3' <Predicate = (!icmp_ln103)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.90ns)   --->   "%add_ln115_4 = add i8 %zext_ln109_5, %add_ln115_3" [ResNet/pgconv64.h:115]   --->   Operation 67 'add' 'add_ln115_4' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.90ns)   --->   "%add_ln113 = add i8 %zext_ln110, %add_ln112" [ResNet/pgconv64.h:113]   --->   Operation 68 'add' 'add_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i8 %add_ln113 to i64" [ResNet/pgconv64.h:113]   --->   Operation 69 'zext' 'zext_ln113' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%bottom1_V_addr_28 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:113]   --->   Operation 70 'getelementptr' 'bottom1_V_addr_28' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.90ns)   --->   "%add_ln116 = add i8 %zext_ln110, %add_ln115_3" [ResNet/pgconv64.h:116]   --->   Operation 71 'add' 'add_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.90ns)   --->   "%add_ln114 = add i8 %zext_ln111, %add_ln112" [ResNet/pgconv64.h:114]   --->   Operation 72 'add' 'add_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i8 %add_ln114 to i64" [ResNet/pgconv64.h:114]   --->   Operation 73 'zext' 'zext_ln114' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bottom1_V_addr_29 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln114" [ResNet/pgconv64.h:114]   --->   Operation 74 'getelementptr' 'bottom1_V_addr_29' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.90ns)   --->   "%add_ln117 = add i8 %zext_ln111, %add_ln115_3" [ResNet/pgconv64.h:117]   --->   Operation 75 'add' 'add_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (4.72ns)   --->   "%p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 4294967295)" [ResNet/pgconv64.h:109]   --->   Operation 76 'call' 'p_s' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/2] (4.72ns)   --->   "%tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_25, i64 4294967295)" [ResNet/pgconv64.h:110]   --->   Operation 77 'call' 'tmp1_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 78 [1/2] (1.35ns)   --->   "%bottom1_V_load_26 = load i64* %bottom1_V_addr_26, align 8" [ResNet/pgconv64.h:111]   --->   Operation 78 'load' 'bottom1_V_load_26' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 79 [2/2] (3.01ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_26, i64 4294967295)" [ResNet/pgconv64.h:111]   --->   Operation 79 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/2] (1.35ns)   --->   "%bottom1_V_load_27 = load i64* %bottom1_V_addr_27, align 8" [ResNet/pgconv64.h:112]   --->   Operation 80 'load' 'bottom1_V_load_27' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 81 [2/2] (1.79ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_27, i64 4294967295)" [ResNet/pgconv64.h:112]   --->   Operation 81 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 82 [2/2] (1.35ns)   --->   "%bottom1_V_load_28 = load i64* %bottom1_V_addr_28, align 8" [ResNet/pgconv64.h:113]   --->   Operation 82 'load' 'bottom1_V_load_28' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_4 : Operation 83 [2/2] (1.35ns)   --->   "%bottom1_V_load_29 = load i64* %bottom1_V_addr_29, align 8" [ResNet/pgconv64.h:114]   --->   Operation 83 'load' 'bottom1_V_load_29' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln115_4 = zext i8 %add_ln115_4 to i64" [ResNet/pgconv64.h:115]   --->   Operation 84 'zext' 'zext_ln115_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%bottom1_V_addr_30 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln115_4" [ResNet/pgconv64.h:115]   --->   Operation 85 'getelementptr' 'bottom1_V_addr_30' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i8 %add_ln116 to i64" [ResNet/pgconv64.h:116]   --->   Operation 86 'zext' 'zext_ln116' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%bottom1_V_addr_31 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln116" [ResNet/pgconv64.h:116]   --->   Operation 87 'getelementptr' 'bottom1_V_addr_31' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 88 [1/2] (4.72ns)   --->   "%tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_26, i64 4294967295)" [ResNet/pgconv64.h:111]   --->   Operation 88 'call' 'tmp2_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 89 [1/2] (4.72ns)   --->   "%tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_27, i64 4294967295)" [ResNet/pgconv64.h:112]   --->   Operation 89 'call' 'tmp3_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 90 [1/2] (1.35ns)   --->   "%bottom1_V_load_28 = load i64* %bottom1_V_addr_28, align 8" [ResNet/pgconv64.h:113]   --->   Operation 90 'load' 'bottom1_V_load_28' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 91 [2/2] (3.01ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_28, i64 4294967295)" [ResNet/pgconv64.h:113]   --->   Operation 91 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [1/2] (1.35ns)   --->   "%bottom1_V_load_29 = load i64* %bottom1_V_addr_29, align 8" [ResNet/pgconv64.h:114]   --->   Operation 92 'load' 'bottom1_V_load_29' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 93 [2/2] (1.79ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_29, i64 4294967295)" [ResNet/pgconv64.h:114]   --->   Operation 93 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [2/2] (1.35ns)   --->   "%bottom1_V_load_30 = load i64* %bottom1_V_addr_30, align 8" [ResNet/pgconv64.h:115]   --->   Operation 94 'load' 'bottom1_V_load_30' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_5 : Operation 95 [2/2] (1.35ns)   --->   "%bottom1_V_load_31 = load i64* %bottom1_V_addr_31, align 8" [ResNet/pgconv64.h:116]   --->   Operation 95 'load' 'bottom1_V_load_31' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 6 <SV = 5> <Delay = 4.72>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i8 %add_ln117 to i64" [ResNet/pgconv64.h:117]   --->   Operation 96 'zext' 'zext_ln117' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%bottom1_V_addr_32 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln117" [ResNet/pgconv64.h:117]   --->   Operation 97 'getelementptr' 'bottom1_V_addr_32' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 98 [1/2] (4.72ns)   --->   "%tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_28, i64 4294967295)" [ResNet/pgconv64.h:113]   --->   Operation 98 'call' 'tmp4_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 99 [1/2] (4.72ns)   --->   "%tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_29, i64 4294967295)" [ResNet/pgconv64.h:114]   --->   Operation 99 'call' 'tmp5_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 100 [1/2] (1.35ns)   --->   "%bottom1_V_load_30 = load i64* %bottom1_V_addr_30, align 8" [ResNet/pgconv64.h:115]   --->   Operation 100 'load' 'bottom1_V_load_30' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_6 : Operation 101 [2/2] (3.01ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_30, i64 4294967295)" [ResNet/pgconv64.h:115]   --->   Operation 101 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/2] (1.35ns)   --->   "%bottom1_V_load_31 = load i64* %bottom1_V_addr_31, align 8" [ResNet/pgconv64.h:116]   --->   Operation 102 'load' 'bottom1_V_load_31' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_6 : Operation 103 [2/2] (1.79ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_31, i64 4294967295)" [ResNet/pgconv64.h:116]   --->   Operation 103 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 1.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 104 [2/2] (1.35ns)   --->   "%bottom1_V_load_32 = load i64* %bottom1_V_addr_32, align 8" [ResNet/pgconv64.h:117]   --->   Operation 104 'load' 'bottom1_V_load_32' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 4.72>
ST_7 : Operation 105 [1/2] (4.72ns)   --->   "%tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_30, i64 4294967295)" [ResNet/pgconv64.h:115]   --->   Operation 105 'call' 'tmp6_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 106 [1/2] (4.72ns)   --->   "%tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_31, i64 4294967295)" [ResNet/pgconv64.h:116]   --->   Operation 106 'call' 'tmp7_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 107 [1/2] (1.35ns)   --->   "%bottom1_V_load_32 = load i64* %bottom1_V_addr_32, align 8" [ResNet/pgconv64.h:117]   --->   Operation 107 'load' 'bottom1_V_load_32' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_7 : Operation 108 [2/2] (3.01ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_32, i64 4294967295)" [ResNet/pgconv64.h:117]   --->   Operation 108 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.45>
ST_8 : Operation 109 [1/2] (4.72ns)   --->   "%tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_32, i64 4294967295)" [ResNet/pgconv64.h:117]   --->   Operation 109 'call' 'tmp8_V' <Predicate = (!icmp_ln103)> <Delay = 4.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 110 [1/1] (3.72ns)   --->   "%sum_V_ret = call fastcc i8 @sum_engine(i6 %p_s, i6 %tmp1_V, i6 %tmp2_V, i6 %tmp3_V, i6 %tmp4_V, i6 %tmp5_V, i6 %tmp6_V, i6 %tmp7_V, i6 %tmp8_V)" [ResNet/pgconv64.h:118]   --->   Operation 110 'call' 'sum_V_ret' <Predicate = (!icmp_ln103)> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_114 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret, i32 3, i32 7)" [ResNet/pgconv64.h:131]   --->   Operation 111 'partselect' 'tmp_114' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.69>
ST_9 : Operation 112 [1/1] (0.87ns)   --->   "%icmp_ln1494 = icmp ne i5 %tmp_114, 0" [ResNet/pgconv64.h:131]   --->   Operation 112 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln103)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%shl_ln700 = shl i8 %sum_V_ret, 1" [ResNet/pgconv64.h:132]   --->   Operation 113 'shl' 'shl_ln700' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %icmp_ln1494, i8 %shl_ln700, i8 %sum_V_ret" [ResNet/pgconv64.h:131]   --->   Operation 114 'select' 'select_ln131' <Predicate = (!icmp_ln103)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (3.37ns)   --->   "%norm_V = call fastcc i12 @batch_norm(i8 %select_ln131)" [ResNet/pgconv64.h:134]   --->   Operation 115 'call' 'norm_V' <Predicate = (!icmp_ln103)> <Delay = 3.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.19>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)"   --->   Operation 116 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str267) nounwind" [ResNet/pgconv64.h:104]   --->   Operation 118 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str267)" [ResNet/pgconv64.h:104]   --->   Operation 119 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind" [ResNet/pgconv64.h:105]   --->   Operation 120 'specpipeline' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%top_0_V_addr = getelementptr [100 x i12]* %top_0_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 121 'getelementptr' 'top_0_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%top_1_V_addr = getelementptr [100 x i12]* %top_1_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 122 'getelementptr' 'top_1_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%top_2_V_addr = getelementptr [100 x i12]* %top_2_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 123 'getelementptr' 'top_2_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%top_3_V_addr = getelementptr [100 x i12]* %top_3_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 124 'getelementptr' 'top_3_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%top_4_V_addr = getelementptr [100 x i12]* %top_4_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 125 'getelementptr' 'top_4_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%top_5_V_addr = getelementptr [100 x i12]* %top_5_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 126 'getelementptr' 'top_5_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%top_6_V_addr = getelementptr [100 x i12]* %top_6_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 127 'getelementptr' 'top_6_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%top_7_V_addr = getelementptr [100 x i12]* %top_7_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 128 'getelementptr' 'top_7_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%top_8_V_addr = getelementptr [100 x i12]* %top_8_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 129 'getelementptr' 'top_8_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%top_9_V_addr = getelementptr [100 x i12]* %top_9_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 130 'getelementptr' 'top_9_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%top_10_V_addr = getelementptr [100 x i12]* %top_10_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 131 'getelementptr' 'top_10_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%top_11_V_addr = getelementptr [100 x i12]* %top_11_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 132 'getelementptr' 'top_11_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%top_12_V_addr = getelementptr [100 x i12]* %top_12_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 133 'getelementptr' 'top_12_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%top_13_V_addr = getelementptr [100 x i12]* %top_13_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 134 'getelementptr' 'top_13_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%top_14_V_addr = getelementptr [100 x i12]* %top_14_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 135 'getelementptr' 'top_14_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%top_15_V_addr = getelementptr [100 x i12]* %top_15_V, i64 0, i64 %zext_ln113" [ResNet/pgconv64.h:135]   --->   Operation 136 'getelementptr' 'top_15_V_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (6.84ns)   --->   "%op_V_assign = call fastcc i12 @relu(i12 %norm_V)" [ResNet/pgconv64.h:135]   --->   Operation 137 'call' 'op_V_assign' <Predicate = (!icmp_ln103)> <Delay = 6.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 138 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_0_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 138 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 139 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_1_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 139 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 140 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_2_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 140 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 141 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_3_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 141 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 142 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_4_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 142 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 143 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_5_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 143 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 144 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_6_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 144 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 145 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_7_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 145 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 146 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_8_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 146 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 147 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_9_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 147 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 148 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_10_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 148 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 149 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_11_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 149 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 150 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_12_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 150 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 151 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_13_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 151 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 152 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_14_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 152 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 153 [1/1] (1.35ns)   --->   "store i12 %op_V_assign, i12* %top_15_V_addr, align 2" [ResNet/pgconv64.h:135]   --->   Operation 153 'store' <Predicate = (!icmp_ln103)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 100> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str267, i32 %tmp_4)" [ResNet/pgconv64.h:138]   --->   Operation 154 'specregionend' 'empty_34' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "br label %1" [ResNet/pgconv64.h:104]   --->   Operation 155 'br' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [ResNet/pgconv64.h:140]   --->   Operation 156 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bottom1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ top_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut16_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln103           (br               ) [ 011111111110]
indvar_flatten     (phi              ) [ 001000000000]
row_0              (phi              ) [ 001000000000]
col_0              (phi              ) [ 001000000000]
add_ln109          (add              ) [ 000000000000]
row                (add              ) [ 000000000000]
icmp_ln103         (icmp             ) [ 001111111110]
add_ln103          (add              ) [ 011111111110]
br_ln103           (br               ) [ 000000000000]
icmp_ln104         (icmp             ) [ 000000000000]
select_ln109       (select           ) [ 000100000000]
select_ln109_4     (select           ) [ 000000000000]
tmp                (bitconcatenate   ) [ 000000000000]
zext_ln109         (zext             ) [ 000000000000]
tmp_109            (bitconcatenate   ) [ 000000000000]
zext_ln109_4       (zext             ) [ 000000000000]
add_ln109_4        (add              ) [ 000100000000]
select_ln109_5     (select           ) [ 011111111110]
add_ln115          (add              ) [ 000000000000]
select_ln109_6     (select           ) [ 000110000000]
add_ln109_2        (add              ) [ 000000000000]
zext_ln109_5       (zext             ) [ 000110000000]
add_ln109_5        (add              ) [ 000000000000]
zext_ln109_6       (zext             ) [ 000000000000]
bottom1_V_addr     (getelementptr    ) [ 000100000000]
zext_ln110         (zext             ) [ 000110000000]
add_ln110          (add              ) [ 000000000000]
zext_ln110_2       (zext             ) [ 000000000000]
bottom1_V_addr_25  (getelementptr    ) [ 000100000000]
tmp_110            (bitconcatenate   ) [ 000000000000]
zext_ln112         (zext             ) [ 000000000000]
tmp_111            (bitconcatenate   ) [ 000000000000]
zext_ln112_3       (zext             ) [ 000000000000]
add_ln112          (add              ) [ 000010000000]
add_ln112_2        (add              ) [ 000000000000]
zext_ln112_4       (zext             ) [ 000000000000]
bottom1_V_addr_27  (getelementptr    ) [ 000010000000]
col                (add              ) [ 011111111110]
zext_ln111         (zext             ) [ 000010000000]
add_ln111_2        (add              ) [ 000000000000]
zext_ln111_2       (zext             ) [ 000000000000]
bottom1_V_addr_26  (getelementptr    ) [ 000010000000]
bottom1_V_load     (load             ) [ 000000000000]
bottom1_V_load_25  (load             ) [ 000000000000]
tmp_112            (bitconcatenate   ) [ 000000000000]
zext_ln115         (zext             ) [ 000000000000]
tmp_113            (bitconcatenate   ) [ 000000000000]
zext_ln115_3       (zext             ) [ 000000000000]
add_ln115_3        (add              ) [ 000000000000]
add_ln115_4        (add              ) [ 000001000000]
add_ln113          (add              ) [ 000000000000]
zext_ln113         (zext             ) [ 001111111110]
bottom1_V_addr_28  (getelementptr    ) [ 000001000000]
add_ln116          (add              ) [ 000001000000]
add_ln114          (add              ) [ 000000000000]
zext_ln114         (zext             ) [ 000000000000]
bottom1_V_addr_29  (getelementptr    ) [ 000001000000]
add_ln117          (add              ) [ 000001100000]
p_s                (call             ) [ 001101111000]
tmp1_V             (call             ) [ 001101111000]
bottom1_V_load_26  (load             ) [ 000000000000]
bottom1_V_load_27  (load             ) [ 000000000000]
zext_ln115_4       (zext             ) [ 000000000000]
bottom1_V_addr_30  (getelementptr    ) [ 000000100000]
zext_ln116         (zext             ) [ 000000000000]
bottom1_V_addr_31  (getelementptr    ) [ 000000100000]
tmp2_V             (call             ) [ 001100111000]
tmp3_V             (call             ) [ 001100111000]
bottom1_V_load_28  (load             ) [ 000000000000]
bottom1_V_load_29  (load             ) [ 000000000000]
zext_ln117         (zext             ) [ 000000000000]
bottom1_V_addr_32  (getelementptr    ) [ 001000010000]
tmp4_V             (call             ) [ 001100011000]
tmp5_V             (call             ) [ 001100011000]
bottom1_V_load_30  (load             ) [ 000000000000]
bottom1_V_load_31  (load             ) [ 000000000000]
tmp6_V             (call             ) [ 000100001000]
tmp7_V             (call             ) [ 000100001000]
bottom1_V_load_32  (load             ) [ 000000000000]
tmp8_V             (call             ) [ 000000000000]
sum_V_ret          (call             ) [ 000010000100]
tmp_114            (partselect       ) [ 000010000100]
icmp_ln1494        (icmp             ) [ 000000000000]
shl_ln700          (shl              ) [ 000000000000]
select_ln131       (select           ) [ 000000000000]
norm_V             (call             ) [ 000001000010]
specloopname_ln0   (specloopname     ) [ 000000000000]
empty              (speclooptripcount) [ 000000000000]
specloopname_ln104 (specloopname     ) [ 000000000000]
tmp_4              (specregionbegin  ) [ 000000000000]
specpipeline_ln105 (specpipeline     ) [ 000000000000]
top_0_V_addr       (getelementptr    ) [ 000000000000]
top_1_V_addr       (getelementptr    ) [ 000000000000]
top_2_V_addr       (getelementptr    ) [ 000000000000]
top_3_V_addr       (getelementptr    ) [ 000000000000]
top_4_V_addr       (getelementptr    ) [ 000000000000]
top_5_V_addr       (getelementptr    ) [ 000000000000]
top_6_V_addr       (getelementptr    ) [ 000000000000]
top_7_V_addr       (getelementptr    ) [ 000000000000]
top_8_V_addr       (getelementptr    ) [ 000000000000]
top_9_V_addr       (getelementptr    ) [ 000000000000]
top_10_V_addr      (getelementptr    ) [ 000000000000]
top_11_V_addr      (getelementptr    ) [ 000000000000]
top_12_V_addr      (getelementptr    ) [ 000000000000]
top_13_V_addr      (getelementptr    ) [ 000000000000]
top_14_V_addr      (getelementptr    ) [ 000000000000]
top_15_V_addr      (getelementptr    ) [ 000000000000]
op_V_assign        (call             ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
store_ln135        (store            ) [ 000000000000]
empty_34           (specregionend    ) [ 000000000000]
br_ln104           (br               ) [ 011111111110]
ret_ln140          (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bottom1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="top_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="top_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_6_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_7_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_7_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_8_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_8_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_9_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_9_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_10_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_10_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_11_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_11_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_12_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_12_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_13_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_13_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="top_14_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_14_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="top_15_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_15_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="lut16_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut16_V_1"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_engine_64"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_engine"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="batch_norm"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="biconv_row_biconv_co"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str267"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str251"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="bottom1_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="bottom1_V_addr_25_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_25/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="0"/>
<pin id="127" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom1_V_load/2 bottom1_V_load_25/2 bottom1_V_load_26/3 bottom1_V_load_27/3 bottom1_V_load_28/4 bottom1_V_load_29/4 bottom1_V_load_30/5 bottom1_V_load_31/5 bottom1_V_load_32/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="bottom1_V_addr_27_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_27/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bottom1_V_addr_26_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_26/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="bottom1_V_addr_28_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_28/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="bottom1_V_addr_29_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_29/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="bottom1_V_addr_30_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_30/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bottom1_V_addr_31_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_31/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bottom1_V_addr_32_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bottom1_V_addr_32/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="top_0_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="6"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_0_V_addr/10 "/>
</bind>
</comp>

<comp id="192" class="1004" name="top_1_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="12" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="6"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_1_V_addr/10 "/>
</bind>
</comp>

<comp id="199" class="1004" name="top_2_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="6"/>
<pin id="203" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_2_V_addr/10 "/>
</bind>
</comp>

<comp id="206" class="1004" name="top_3_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="6"/>
<pin id="210" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_3_V_addr/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="top_4_V_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="6"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_4_V_addr/10 "/>
</bind>
</comp>

<comp id="220" class="1004" name="top_5_V_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="6"/>
<pin id="224" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_5_V_addr/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="top_6_V_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="6"/>
<pin id="231" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_6_V_addr/10 "/>
</bind>
</comp>

<comp id="234" class="1004" name="top_7_V_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="6"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_7_V_addr/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="top_8_V_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="6"/>
<pin id="245" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_8_V_addr/10 "/>
</bind>
</comp>

<comp id="248" class="1004" name="top_9_V_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="6"/>
<pin id="252" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_9_V_addr/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="top_10_V_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="6"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_10_V_addr/10 "/>
</bind>
</comp>

<comp id="262" class="1004" name="top_11_V_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="8" slack="6"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_11_V_addr/10 "/>
</bind>
</comp>

<comp id="269" class="1004" name="top_12_V_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="6"/>
<pin id="273" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_12_V_addr/10 "/>
</bind>
</comp>

<comp id="276" class="1004" name="top_13_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="6"/>
<pin id="280" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_13_V_addr/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="top_14_V_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="6"/>
<pin id="287" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_14_V_addr/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="top_15_V_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="8" slack="6"/>
<pin id="294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_15_V_addr/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln135_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="0"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln135_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="12" slack="0"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln135_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="12" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln135_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="12" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln135_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="12" slack="0"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln135_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="0" index="1" bw="12" slack="0"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln135_access_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="0" index="1" bw="12" slack="0"/>
<pin id="336" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln135_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="12" slack="0"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln135_access_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="0"/>
<pin id="348" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln135_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln135_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="12" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="store_ln135_access_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="7" slack="0"/>
<pin id="365" dir="0" index="1" bw="12" slack="0"/>
<pin id="366" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln135_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="12" slack="0"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln135_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="7" slack="0"/>
<pin id="377" dir="0" index="1" bw="12" slack="0"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln135_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="12" slack="0"/>
<pin id="384" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="store_ln135_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="12" slack="0"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/10 "/>
</bind>
</comp>

<comp id="393" class="1005" name="indvar_flatten_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="1"/>
<pin id="395" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="indvar_flatten_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="row_0_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="row_0 (phireg) "/>
</bind>
</comp>

<comp id="408" class="1004" name="row_0_phi_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_0/2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="col_0_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col_0 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="col_0_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="4" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_0/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_compute_engine_64_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="0" index="2" bw="33" slack="0"/>
<pin id="430" dir="0" index="3" bw="3" slack="0"/>
<pin id="431" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/3 tmp2_V/4 tmp4_V/5 tmp6_V/6 tmp8_V/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_compute_engine_64_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="0" index="2" bw="33" slack="0"/>
<pin id="440" dir="0" index="3" bw="3" slack="0"/>
<pin id="441" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp1_V/3 tmp3_V/4 tmp5_V/5 tmp7_V/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="op_V_assign_relu_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="12" slack="1"/>
<pin id="449" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign/10 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sum_V_ret_sum_engine_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="4"/>
<pin id="470" dir="0" index="2" bw="6" slack="4"/>
<pin id="471" dir="0" index="3" bw="6" slack="3"/>
<pin id="472" dir="0" index="4" bw="6" slack="3"/>
<pin id="473" dir="0" index="5" bw="6" slack="2"/>
<pin id="474" dir="0" index="6" bw="6" slack="2"/>
<pin id="475" dir="0" index="7" bw="6" slack="1"/>
<pin id="476" dir="0" index="8" bw="6" slack="1"/>
<pin id="477" dir="0" index="9" bw="6" slack="0"/>
<pin id="478" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_V_ret/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="norm_V_batch_norm_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="12" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="norm_V/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln109_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="row_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln103_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="7" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln103_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="7" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln104_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln109_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="4" slack="0"/>
<pin id="519" dir="0" index="2" bw="4" slack="0"/>
<pin id="520" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="select_ln109_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="0" index="2" bw="4" slack="0"/>
<pin id="528" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_4/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="0"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln109_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_109_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_109/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln109_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_4/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln109_4_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_4/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="select_ln109_5_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="4" slack="0"/>
<pin id="565" dir="0" index="2" bw="4" slack="0"/>
<pin id="566" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_5/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln115_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="4" slack="0"/>
<pin id="573" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln109_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="0"/>
<pin id="580" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109_6/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln109_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="4" slack="0"/>
<pin id="587" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln109_5_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_5/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln109_5_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="4" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_5/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="zext_ln109_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_6/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln110_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="0"/>
<pin id="607" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln110_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="4" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln110_2_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_110_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="0" index="1" bw="4" slack="1"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln112_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_111_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="0" index="1" bw="4" slack="1"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_111/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln112_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_3/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln112_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="0"/>
<pin id="644" dir="0" index="1" bw="5" slack="0"/>
<pin id="645" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln112_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="1"/>
<pin id="650" dir="0" index="1" bw="8" slack="0"/>
<pin id="651" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_2/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln112_4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_4/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="col_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="1"/>
<pin id="661" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln111_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="add_ln111_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="4" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="1"/>
<pin id="670" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_2/3 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln111_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111_2/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_112_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="7" slack="0"/>
<pin id="679" dir="0" index="1" bw="4" slack="2"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_112/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln115_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_113_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="0"/>
<pin id="690" dir="0" index="1" bw="4" slack="2"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_113/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln115_3_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_3/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="add_ln115_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="7" slack="0"/>
<pin id="701" dir="0" index="1" bw="5" slack="0"/>
<pin id="702" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_3/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="add_ln115_4_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="2"/>
<pin id="707" dir="0" index="1" bw="8" slack="0"/>
<pin id="708" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_4/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln113_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="2"/>
<pin id="712" dir="0" index="1" bw="8" slack="1"/>
<pin id="713" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln113_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/4 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln116_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="4" slack="2"/>
<pin id="721" dir="0" index="1" bw="8" slack="0"/>
<pin id="722" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln114_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="1"/>
<pin id="726" dir="0" index="1" bw="8" slack="1"/>
<pin id="727" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln114_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln117_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="4" slack="1"/>
<pin id="735" dir="0" index="1" bw="8" slack="0"/>
<pin id="736" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln115_4_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="1"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_4/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln116_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln117_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="2"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_114_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="0" index="2" bw="3" slack="0"/>
<pin id="754" dir="0" index="3" bw="4" slack="0"/>
<pin id="755" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_114/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="icmp_ln1494_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="1"/>
<pin id="762" dir="0" index="1" bw="5" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="shl_ln700_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln700/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="select_ln131_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="0"/>
<pin id="773" dir="0" index="2" bw="8" slack="1"/>
<pin id="774" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/9 "/>
</bind>
</comp>

<comp id="778" class="1005" name="icmp_ln103_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln103 "/>
</bind>
</comp>

<comp id="782" class="1005" name="add_ln103_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="7" slack="0"/>
<pin id="784" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="787" class="1005" name="select_ln109_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="4" slack="1"/>
<pin id="789" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln109 "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln109_4_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="1"/>
<pin id="794" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln109_4 "/>
</bind>
</comp>

<comp id="797" class="1005" name="select_ln109_5_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln109_5 "/>
</bind>
</comp>

<comp id="804" class="1005" name="select_ln109_6_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="4" slack="2"/>
<pin id="806" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln109_6 "/>
</bind>
</comp>

<comp id="810" class="1005" name="zext_ln109_5_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="1"/>
<pin id="812" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109_5 "/>
</bind>
</comp>

<comp id="816" class="1005" name="bottom1_V_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="7" slack="1"/>
<pin id="818" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="zext_ln110_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="2"/>
<pin id="823" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="827" class="1005" name="bottom1_V_addr_25_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="1"/>
<pin id="829" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_25 "/>
</bind>
</comp>

<comp id="832" class="1005" name="add_ln112_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="1"/>
<pin id="834" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln112 "/>
</bind>
</comp>

<comp id="838" class="1005" name="bottom1_V_addr_27_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="1"/>
<pin id="840" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_27 "/>
</bind>
</comp>

<comp id="843" class="1005" name="col_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="1"/>
<pin id="845" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="848" class="1005" name="zext_ln111_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="8" slack="1"/>
<pin id="850" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln111 "/>
</bind>
</comp>

<comp id="854" class="1005" name="bottom1_V_addr_26_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="1"/>
<pin id="856" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_26 "/>
</bind>
</comp>

<comp id="859" class="1005" name="add_ln115_4_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="1"/>
<pin id="861" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln115_4 "/>
</bind>
</comp>

<comp id="864" class="1005" name="zext_ln113_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="64" slack="6"/>
<pin id="866" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln113 "/>
</bind>
</comp>

<comp id="884" class="1005" name="bottom1_V_addr_28_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="7" slack="1"/>
<pin id="886" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_28 "/>
</bind>
</comp>

<comp id="889" class="1005" name="add_ln116_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="1"/>
<pin id="891" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="894" class="1005" name="bottom1_V_addr_29_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="1"/>
<pin id="896" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_29 "/>
</bind>
</comp>

<comp id="899" class="1005" name="add_ln117_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="2"/>
<pin id="901" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln117 "/>
</bind>
</comp>

<comp id="904" class="1005" name="p_s_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="6" slack="4"/>
<pin id="906" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="909" class="1005" name="tmp1_V_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="6" slack="4"/>
<pin id="911" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp1_V "/>
</bind>
</comp>

<comp id="914" class="1005" name="bottom1_V_addr_30_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="7" slack="1"/>
<pin id="916" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_30 "/>
</bind>
</comp>

<comp id="919" class="1005" name="bottom1_V_addr_31_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="1"/>
<pin id="921" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_31 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp2_V_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="6" slack="3"/>
<pin id="926" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp2_V "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp3_V_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="3"/>
<pin id="931" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp3_V "/>
</bind>
</comp>

<comp id="934" class="1005" name="bottom1_V_addr_32_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="7" slack="1"/>
<pin id="936" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bottom1_V_addr_32 "/>
</bind>
</comp>

<comp id="939" class="1005" name="tmp4_V_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="6" slack="2"/>
<pin id="941" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp4_V "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp5_V_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="2"/>
<pin id="946" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp5_V "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp6_V_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="6" slack="1"/>
<pin id="951" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp6_V "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp7_V_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="1"/>
<pin id="956" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp7_V "/>
</bind>
</comp>

<comp id="959" class="1005" name="sum_V_ret_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="1"/>
<pin id="961" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_ret "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_114_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="1"/>
<pin id="967" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="970" class="1005" name="norm_V_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="12" slack="1"/>
<pin id="972" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="norm_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="104" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="111" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="58" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="144"><net_src comp="129" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="58" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="145" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="58" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="161" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="176"><net_src comp="168" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="58" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="6" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="14" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="26" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="185" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="192" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="199" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="206" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="213" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="220" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="227" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="234" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="241" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="356"><net_src comp="248" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="255" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="368"><net_src comp="262" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="269" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="276" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="283" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="290" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="38" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="118" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="62" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="118" pin="7"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="450"><net_src comp="100" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="446" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="452"><net_src comp="446" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="453"><net_src comp="446" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="454"><net_src comp="446" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="460"><net_src comp="446" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="461"><net_src comp="446" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="462"><net_src comp="446" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="463"><net_src comp="446" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="464"><net_src comp="446" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="465"><net_src comp="446" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="466"><net_src comp="446" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="479"><net_src comp="64" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="480"><net_src comp="426" pin="4"/><net_sink comp="467" pin=9"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="408" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="408" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="38" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="397" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="42" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="397" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="419" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="46" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="38" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="419" pin="4"/><net_sink comp="516" pin=2"/></net>

<net id="529"><net_src comp="510" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="408" pin="4"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="486" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="537"><net_src comp="48" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="524" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="50" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="532" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="52" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="524" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="540" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="510" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="492" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="408" pin="4"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="56" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="408" pin="4"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="510" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="492" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="40" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="516" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="593"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="556" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="608"><net_src comp="516" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="556" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="625"><net_src comp="48" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="50" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="630"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="52" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="54" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="641"><net_src comp="631" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="627" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="662"><net_src comp="38" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="682"><net_src comp="48" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="50" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="687"><net_src comp="677" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="693"><net_src comp="52" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="54" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="698"><net_src comp="688" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="684" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="710" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="723"><net_src comp="699" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="724" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="737"><net_src comp="699" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="738" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="745"><net_src comp="742" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="749"><net_src comp="746" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="756"><net_src comp="66" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="467" pin="10"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="68" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="759"><net_src comp="70" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="764"><net_src comp="72" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="74" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="760" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="777"><net_src comp="770" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="781"><net_src comp="498" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="504" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="790"><net_src comp="516" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="795"><net_src comp="556" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="800"><net_src comp="562" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="807"><net_src comp="576" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="813"><net_src comp="590" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="819"><net_src comp="104" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="824"><net_src comp="605" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="830"><net_src comp="111" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="835"><net_src comp="642" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="841"><net_src comp="129" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="846"><net_src comp="658" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="851"><net_src comp="663" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="857"><net_src comp="136" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="862"><net_src comp="705" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="867"><net_src comp="714" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="869"><net_src comp="864" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="870"><net_src comp="864" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="871"><net_src comp="864" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="872"><net_src comp="864" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="874"><net_src comp="864" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="875"><net_src comp="864" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="876"><net_src comp="864" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="877"><net_src comp="864" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="878"><net_src comp="864" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="879"><net_src comp="864" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="880"><net_src comp="864" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="881"><net_src comp="864" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="882"><net_src comp="864" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="883"><net_src comp="864" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="887"><net_src comp="145" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="892"><net_src comp="719" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="897"><net_src comp="152" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="902"><net_src comp="733" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="907"><net_src comp="426" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="912"><net_src comp="436" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="917"><net_src comp="161" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="922"><net_src comp="168" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="927"><net_src comp="426" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="467" pin=3"/></net>

<net id="932"><net_src comp="436" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="467" pin=4"/></net>

<net id="937"><net_src comp="177" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="942"><net_src comp="426" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="467" pin=5"/></net>

<net id="947"><net_src comp="436" pin="4"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="467" pin=6"/></net>

<net id="952"><net_src comp="426" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="467" pin=7"/></net>

<net id="957"><net_src comp="436" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="467" pin=8"/></net>

<net id="962"><net_src comp="467" pin="10"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="968"><net_src comp="750" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="973"><net_src comp="481" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="446" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bottom1_V | {}
	Port: top_0_V | {10 }
	Port: top_1_V | {10 }
	Port: top_2_V | {10 }
	Port: top_3_V | {10 }
	Port: top_4_V | {10 }
	Port: top_5_V | {10 }
	Port: top_6_V | {10 }
	Port: top_7_V | {10 }
	Port: top_8_V | {10 }
	Port: top_9_V | {10 }
	Port: top_10_V | {10 }
	Port: top_11_V | {10 }
	Port: top_12_V | {10 }
	Port: top_13_V | {10 }
	Port: top_14_V | {10 }
	Port: top_15_V | {10 }
	Port: lut16_V_1 | {}
 - Input state : 
	Port: pgconv64<32u> : bottom1_V | {2 3 4 5 6 7 }
	Port: pgconv64<32u> : top_0_V | {}
	Port: pgconv64<32u> : top_1_V | {}
	Port: pgconv64<32u> : top_2_V | {}
	Port: pgconv64<32u> : top_3_V | {}
	Port: pgconv64<32u> : top_4_V | {}
	Port: pgconv64<32u> : top_5_V | {}
	Port: pgconv64<32u> : top_6_V | {}
	Port: pgconv64<32u> : top_7_V | {}
	Port: pgconv64<32u> : top_8_V | {}
	Port: pgconv64<32u> : top_9_V | {}
	Port: pgconv64<32u> : top_10_V | {}
	Port: pgconv64<32u> : top_11_V | {}
	Port: pgconv64<32u> : top_12_V | {}
	Port: pgconv64<32u> : top_13_V | {}
	Port: pgconv64<32u> : top_14_V | {}
	Port: pgconv64<32u> : top_15_V | {}
	Port: pgconv64<32u> : lut16_V_1 | {3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
		add_ln109 : 1
		row : 1
		icmp_ln103 : 1
		add_ln103 : 1
		br_ln103 : 2
		icmp_ln104 : 1
		select_ln109 : 2
		select_ln109_4 : 2
		tmp : 3
		zext_ln109 : 4
		tmp_109 : 3
		zext_ln109_4 : 4
		add_ln109_4 : 5
		select_ln109_5 : 2
		add_ln115 : 1
		select_ln109_6 : 2
		add_ln109_2 : 3
		zext_ln109_5 : 4
		add_ln109_5 : 6
		zext_ln109_6 : 7
		bottom1_V_addr : 8
		zext_ln110 : 3
		add_ln110 : 6
		zext_ln110_2 : 7
		bottom1_V_addr_25 : 8
		bottom1_V_load : 9
		bottom1_V_load_25 : 9
	State 3
		zext_ln112 : 1
		zext_ln112_3 : 1
		add_ln112 : 2
		add_ln112_2 : 3
		zext_ln112_4 : 4
		bottom1_V_addr_27 : 5
		zext_ln111 : 1
		add_ln111_2 : 2
		zext_ln111_2 : 3
		bottom1_V_addr_26 : 4
		p_s : 1
		tmp1_V : 1
		bottom1_V_load_26 : 5
		bottom1_V_load_27 : 6
	State 4
		zext_ln115 : 1
		zext_ln115_3 : 1
		add_ln115_3 : 2
		add_ln115_4 : 3
		zext_ln113 : 1
		bottom1_V_addr_28 : 2
		add_ln116 : 3
		zext_ln114 : 1
		bottom1_V_addr_29 : 2
		add_ln117 : 3
		tmp2_V : 1
		tmp3_V : 1
		bottom1_V_load_28 : 3
		bottom1_V_load_29 : 3
	State 5
		bottom1_V_addr_30 : 1
		bottom1_V_addr_31 : 1
		tmp4_V : 1
		tmp5_V : 1
		bottom1_V_load_30 : 2
		bottom1_V_load_31 : 2
	State 6
		bottom1_V_addr_32 : 1
		tmp6_V : 1
		tmp7_V : 1
		bottom1_V_load_32 : 2
	State 7
		tmp8_V : 1
	State 8
		sum_V_ret : 1
		tmp_114 : 2
	State 9
		norm_V : 1
	State 10
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		store_ln135 : 1
		empty_34 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          | grp_compute_engine_64_fu_426 |  12.08  |    64   |   461   |
|          | grp_compute_engine_64_fu_436 |  12.08  |    64   |   461   |
|   call   |    op_V_assign_relu_fu_446   |    0    |    0    |   365   |
|          |  sum_V_ret_sum_engine_fu_467 |    0    |    0    |   128   |
|          |   norm_V_batch_norm_fu_481   |    0    |    0    |    93   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln109_fu_486       |    0    |    0    |    12   |
|          |          row_fu_492          |    0    |    0    |    12   |
|          |       add_ln103_fu_504       |    0    |    0    |    15   |
|          |      add_ln109_4_fu_556      |    0    |    0    |    15   |
|          |       add_ln115_fu_570       |    0    |    0    |    12   |
|          |      add_ln109_2_fu_584      |    0    |    0    |    12   |
|          |      add_ln109_5_fu_594      |    0    |    0    |    15   |
|          |       add_ln110_fu_609       |    0    |    0    |    15   |
|    add   |       add_ln112_fu_642       |    0    |    0    |    15   |
|          |      add_ln112_2_fu_648      |    0    |    0    |    15   |
|          |          col_fu_658          |    0    |    0    |    12   |
|          |      add_ln111_2_fu_667      |    0    |    0    |    15   |
|          |      add_ln115_3_fu_699      |    0    |    0    |    15   |
|          |      add_ln115_4_fu_705      |    0    |    0    |    15   |
|          |       add_ln113_fu_710       |    0    |    0    |    15   |
|          |       add_ln116_fu_719       |    0    |    0    |    15   |
|          |       add_ln114_fu_724       |    0    |    0    |    15   |
|          |       add_ln117_fu_733       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln103_fu_498      |    0    |    0    |    11   |
|   icmp   |       icmp_ln104_fu_510      |    0    |    0    |    9    |
|          |      icmp_ln1494_fu_760      |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln109_fu_516     |    0    |    0    |    4    |
|          |     select_ln109_4_fu_524    |    0    |    0    |    4    |
|  select  |     select_ln109_5_fu_562    |    0    |    0    |    4    |
|          |     select_ln109_6_fu_576    |    0    |    0    |    4    |
|          |      select_ln131_fu_770     |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_532          |    0    |    0    |    0    |
|          |        tmp_109_fu_544        |    0    |    0    |    0    |
|bitconcatenate|        tmp_110_fu_620        |    0    |    0    |    0    |
|          |        tmp_111_fu_631        |    0    |    0    |    0    |
|          |        tmp_112_fu_677        |    0    |    0    |    0    |
|          |        tmp_113_fu_688        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln109_fu_540      |    0    |    0    |    0    |
|          |      zext_ln109_4_fu_552     |    0    |    0    |    0    |
|          |      zext_ln109_5_fu_590     |    0    |    0    |    0    |
|          |      zext_ln109_6_fu_600     |    0    |    0    |    0    |
|          |       zext_ln110_fu_605      |    0    |    0    |    0    |
|          |      zext_ln110_2_fu_615     |    0    |    0    |    0    |
|          |       zext_ln112_fu_627      |    0    |    0    |    0    |
|          |      zext_ln112_3_fu_638     |    0    |    0    |    0    |
|   zext   |      zext_ln112_4_fu_653     |    0    |    0    |    0    |
|          |       zext_ln111_fu_663      |    0    |    0    |    0    |
|          |      zext_ln111_2_fu_672     |    0    |    0    |    0    |
|          |       zext_ln115_fu_684      |    0    |    0    |    0    |
|          |      zext_ln115_3_fu_695     |    0    |    0    |    0    |
|          |       zext_ln113_fu_714      |    0    |    0    |    0    |
|          |       zext_ln114_fu_728      |    0    |    0    |    0    |
|          |      zext_ln115_4_fu_738     |    0    |    0    |    0    |
|          |       zext_ln116_fu_742      |    0    |    0    |    0    |
|          |       zext_ln117_fu_746      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        tmp_114_fu_750        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |       shl_ln700_fu_765       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  24.16  |   128   |   1818  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln103_reg_782    |    7   |
|   add_ln109_4_reg_792   |    8   |
|    add_ln112_reg_832    |    8   |
|   add_ln115_4_reg_859   |    8   |
|    add_ln116_reg_889    |    8   |
|    add_ln117_reg_899    |    8   |
|bottom1_V_addr_25_reg_827|    7   |
|bottom1_V_addr_26_reg_854|    7   |
|bottom1_V_addr_27_reg_838|    7   |
|bottom1_V_addr_28_reg_884|    7   |
|bottom1_V_addr_29_reg_894|    7   |
|bottom1_V_addr_30_reg_914|    7   |
|bottom1_V_addr_31_reg_919|    7   |
|bottom1_V_addr_32_reg_934|    7   |
|  bottom1_V_addr_reg_816 |    7   |
|      col_0_reg_415      |    4   |
|       col_reg_843       |    4   |
|    icmp_ln103_reg_778   |    1   |
|  indvar_flatten_reg_393 |    7   |
|      norm_V_reg_970     |   12   |
|       p_s_reg_904       |    6   |
|      row_0_reg_404      |    4   |
|  select_ln109_5_reg_797 |    4   |
|  select_ln109_6_reg_804 |    4   |
|   select_ln109_reg_787  |    4   |
|    sum_V_ret_reg_959    |    8   |
|      tmp1_V_reg_909     |    6   |
|      tmp2_V_reg_924     |    6   |
|      tmp3_V_reg_929     |    6   |
|      tmp4_V_reg_939     |    6   |
|      tmp5_V_reg_944     |    6   |
|      tmp6_V_reg_949     |    6   |
|      tmp7_V_reg_954     |    6   |
|     tmp_114_reg_965     |    5   |
|   zext_ln109_5_reg_810  |    8   |
|    zext_ln110_reg_821   |    8   |
|    zext_ln111_reg_848   |    8   |
|    zext_ln113_reg_864   |   64   |
+-------------------------+--------+
|          Total          |   303  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |  10  |   7  |   70   ||    47   |
| grp_access_fu_118 |  p2  |   8  |   0  |    0   ||    41   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   70   ||  4.207  ||    88   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   24   |   128  |  1818  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   88   |
|  Register |    -   |   303  |    -   |
+-----------+--------+--------+--------+
|   Total   |   28   |   431  |  1906  |
+-----------+--------+--------+--------+
