// Seed: 965550390
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  id_7(
      1
  );
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input wor id_3,
    input wire id_4,
    input supply0 id_5,
    input wor id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input tri id_10,
    input uwire id_11,
    output tri0 id_12
);
  wire id_14;
  assign id_2 = 1;
  wire id_15;
  or (id_8, id_4, id_14, id_11, id_16, id_9, id_6, id_15);
  wire id_16;
  module_0(
      id_16, id_15, id_15, id_14
  );
  wire id_17;
endmodule
