[12/01 21:06:26      0s] 
[12/01 21:06:26      0s] Cadence Innovus(TM) Implementation System.
[12/01 21:06:26      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/01 21:06:26      0s] 
[12/01 21:06:26      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/01 21:06:26      0s] Options:	
[12/01 21:06:26      0s] Date:		Thu Dec  1 21:06:26 2022
[12/01 21:06:26      0s] Host:		lab1-15.eng.utah.edu (x86_64 w/Linux 4.18.0-372.19.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/01 21:06:26      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/01 21:06:26      0s] 
[12/01 21:06:26      0s] License:
[12/01 21:06:26      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/01 21:06:26      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/01 21:06:37      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 21:06:37      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/01 21:06:37      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 21:06:37      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/01 21:06:37      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/01 21:06:37      8s] @(#)CDS: CPE v20.15-s071
[12/01 21:06:37      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/01 21:06:37      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/01 21:06:37      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/01 21:06:37      8s] @(#)CDS: RCDB 11.15.0
[12/01 21:06:37      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/01 21:06:37      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ.

[12/01 21:06:37      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/01 21:06:39      9s] 
[12/01 21:06:39      9s] **INFO:  MMMC transition support version v31-84 
[12/01 21:06:39      9s] 
[12/01 21:06:39      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/01 21:06:39      9s] <CMD> suppressMessage ENCEXT-2799
[12/01 21:06:39      9s] <CMD> win
[12/01 21:07:14     12s] <CMD> set init_design_uniquify 1
[12/01 21:07:30     12s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/01 21:07:30     12s] <CMD> set init_mmmc_file CONF/project.view
[12/01 21:07:50     14s] <CMD> save_global CONF/project_final.globals
[12/01 21:07:55     15s] <CMD> set init_gnd_net VSS
[12/01 21:07:55     15s] <CMD> set init_verilog HDL/MAU_mapped_pads.v
[12/01 21:07:55     15s] <CMD> set init_pwr_net VDD
[12/01 21:07:56     15s] <CMD> init_design
[12/01 21:07:56     15s] #% Begin Load MMMC data ... (date=12/01 21:07:56, mem=798.6M)
[12/01 21:07:56     15s] #% End Load MMMC data ... (date=12/01 21:07:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=799.2M, current mem=799.2M)
[12/01 21:07:56     15s] 
[12/01 21:07:56     15s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/01 21:07:56     15s] 
[12/01 21:07:56     15s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/01 21:07:56     15s] Set DBUPerIGU to M2 pitch 1120.
[12/01 21:07:56     15s] 
[12/01 21:07:56     15s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/01 21:07:56     15s] 
[12/01 21:07:56     15s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/01 21:07:56     15s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/01 21:07:56     15s] The LEF parser will ignore this statement.
[12/01 21:07:56     15s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/01 21:07:56     15s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/01 21:07:56     15s] 
[12/01 21:07:56     15s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/01 21:07:56     15s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/01 21:07:56     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 21:07:56     15s] Type 'man IMPLF-58' for more detail.
[12/01 21:07:56     15s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/01 21:07:56     15s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/01 21:07:56     15s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/01 21:07:56     15s] Type 'man IMPLF-61' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-201' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/01 21:07:56     15s] To increase the message display limit, refer to the product command reference manual.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/01 21:07:56     15s] Type 'man IMPLF-200' for more detail.
[12/01 21:07:56     15s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/01 21:07:56     15s] To increase the message display limit, refer to the product command reference manual.
[12/01 21:07:56     15s] 
[12/01 21:07:56     15s] viaInitial starts at Thu Dec  1 21:07:56 2022
viaInitial ends at Thu Dec  1 21:07:56 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/01 21:07:56     15s] Loading view definition file from CONF/project.view
[12/01 21:07:56     15s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/01 21:07:56     15s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/01 21:07:56     15s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/01 21:07:56     15s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/01 21:07:56     15s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 21:07:56     15s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 21:07:56     15s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/01 21:07:56     15s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/01 21:07:56     15s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
[12/01 21:07:56     15s] Read 1 cells in library 'USERLIB' 
[12/01 21:07:56     15s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/01 21:07:56     15s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/01 21:07:56     15s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/01 21:07:56     15s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/01 21:07:56     15s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 21:07:56     15s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 21:07:56     15s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/01 21:07:56     15s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/01 21:07:56     15s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
[12/01 21:07:56     15s] Read 1 cells in library 'USERLIB' 
[12/01 21:07:56     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=845.0M, current mem=813.8M)
[12/01 21:07:56     15s] *** End library_loading (cpu=0.00min, real=0.00min, mem=21.9M, fe_cpu=0.26min, fe_real=1.50min, fe_mem=793.5M) ***
[12/01 21:07:56     15s] #% Begin Load netlist data ... (date=12/01 21:07:56, mem=812.8M)
[12/01 21:07:56     15s] *** Begin netlist parsing (mem=793.5M) ***
[12/01 21:07:56     15s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/01 21:07:56     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 21:07:56     15s] Type 'man IMPVL-159' for more detail.
[12/01 21:07:56     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/01 21:07:56     15s] Type 'man IMPVL-159' for more detail.
[12/01 21:07:56     15s] Created 28 new cells from 6 timing libraries.
[12/01 21:07:56     15s] Reading netlist ...
[12/01 21:07:56     15s] Backslashed names will retain backslash and a trailing blank character.
[12/01 21:07:56     15s] Keeping previous port order for module pad_in.
[12/01 21:07:56     15s] Keeping previous port order for module pad_out.
[12/01 21:07:56     15s] Keeping previous port order for module pad_bidirhe.
[12/01 21:07:56     15s] Keeping previous port order for module pad_vdd.
[12/01 21:07:56     15s] Keeping previous port order for module pad_gnd.
[12/01 21:07:56     15s] Keeping previous port order for module pad_ana.
[12/01 21:07:56     15s] Reading verilog netlist 'HDL/MAU_mapped_pads.v'
[12/01 21:07:56     15s] 
[12/01 21:07:56     15s] *** Memory Usage v#1 (Current mem = 834.484M, initial mem = 290.191M) ***
[12/01 21:07:56     15s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=834.5M) ***
[12/01 21:07:56     15s] #% End Load netlist data ... (date=12/01 21:07:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=864.0M, current mem=852.2M)
[12/01 21:07:56     15s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/01 21:07:56     15s] Ignoring unreferenced cell shift_register.
[12/01 21:07:56     15s] Warning: The top level cell is ambiguous.
[12/01 21:07:56     15s] Setting top level cell to be MAU_mapped_pads.
[12/01 21:07:56     15s] Hooked 56 DB cells to tlib cells.
[12/01 21:07:56     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=854.1M, current mem=854.1M)
[12/01 21:07:56     15s] Starting recursive module instantiation check.
[12/01 21:07:56     15s] No recursion found.
[12/01 21:07:56     15s] Building hierarchical netlist for Cell MAU_mapped_pads ...
[12/01 21:07:56     15s] *** Netlist is NOT unique.
[12/01 21:07:56     15s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/01 21:07:56     15s] ** info: there are 282 modules.
[12/01 21:07:56     15s] ** info: there are 94956 stdCell insts.
[12/01 21:07:56     15s] ** info: there are 33 Pad insts.
[12/01 21:07:56     15s] 
[12/01 21:07:56     15s] *** Memory Usage v#1 (Current mem = 916.398M, initial mem = 290.191M) ***
[12/01 21:07:56     16s] Initializing I/O assignment ...
[12/01 21:07:56     16s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/01 21:07:56     16s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 21:07:56     16s] Type 'man IMPFP-3961' for more detail.
[12/01 21:07:56     16s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 21:07:56     16s] Type 'man IMPFP-3961' for more detail.
[12/01 21:07:56     16s] Start create_tracks
[12/01 21:07:56     16s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 21:07:56     16s] Set Default Net Delay as 1000 ps.
[12/01 21:07:56     16s] Set Default Net Load as 0.5 pF. 
[12/01 21:07:56     16s] Set Default Input Pin Transition as 0.1 ps.
[12/01 21:07:56     16s] Pre-connect netlist-defined P/G connections...
[12/01 21:07:56     16s]   Updated 0 instances.
[12/01 21:07:57     16s] Extraction setup Started 
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] Trim Metal Layers:
[12/01 21:07:57     16s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/01 21:07:57     16s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 21:07:57     16s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/01 21:07:57     16s] Importing multi-corner RC tables ... 
[12/01 21:07:57     16s] Summary of Active RC-Corners : 
[12/01 21:07:57     16s]  
[12/01 21:07:57     16s]  Analysis View: wc
[12/01 21:07:57     16s]     RC-Corner Name        : wc
[12/01 21:07:57     16s]     RC-Corner Index       : 0
[12/01 21:07:57     16s]     RC-Corner Temperature : 25 Celsius
[12/01 21:07:57     16s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 21:07:57     16s]     RC-Corner PreRoute Res Factor         : 1
[12/01 21:07:57     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 21:07:57     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 21:07:57     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 21:07:57     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 21:07:57     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 21:07:57     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 21:07:57     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 21:07:57     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 21:07:57     16s]  
[12/01 21:07:57     16s]  Analysis View: bc
[12/01 21:07:57     16s]     RC-Corner Name        : bc
[12/01 21:07:57     16s]     RC-Corner Index       : 1
[12/01 21:07:57     16s]     RC-Corner Temperature : 25 Celsius
[12/01 21:07:57     16s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/01 21:07:57     16s]     RC-Corner PreRoute Res Factor         : 1
[12/01 21:07:57     16s]     RC-Corner PreRoute Cap Factor         : 1
[12/01 21:07:57     16s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/01 21:07:57     16s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/01 21:07:57     16s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/01 21:07:57     16s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/01 21:07:57     16s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/01 21:07:57     16s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/01 21:07:57     16s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] Trim Metal Layers:
[12/01 21:07:57     16s] LayerId::1 widthSet size::4
[12/01 21:07:57     16s] LayerId::2 widthSet size::4
[12/01 21:07:57     16s] LayerId::3 widthSet size::4
[12/01 21:07:57     16s] LayerId::4 widthSet size::4
[12/01 21:07:57     16s] LayerId::5 widthSet size::4
[12/01 21:07:57     16s] LayerId::6 widthSet size::3
[12/01 21:07:57     16s] Updating RC grid for preRoute extraction ...
[12/01 21:07:57     16s] eee: pegSigSF::1.070000
[12/01 21:07:57     16s] Initializing multi-corner capacitance tables ... 
[12/01 21:07:57     16s] Initializing multi-corner resistance tables ...
[12/01 21:07:57     16s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:07:57     16s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:07:57     16s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:07:57     16s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:07:57     16s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:07:57     16s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:07:57     16s] {RT wc 0 6 6 {5 0} 1}
[12/01 21:07:57     16s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 21:07:57     16s] *Info: initialize multi-corner CTS.
[12/01 21:07:57     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1138.2M, current mem=935.6M)
[12/01 21:07:57     16s] Reading timing constraints file '../design_compiler/SDC/MAU_mapped.sdc' ...
[12/01 21:07:57     16s] Current (total cpu=0:00:16.4, real=0:01:31, peak res=1158.0M, current mem=1158.0M)
[12/01 21:07:57     16s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../design_compiler/SDC/MAU_mapped.sdc, Line 8).
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] INFO (CTE): Reading of timing constraints file ../design_compiler/SDC/MAU_mapped.sdc completed, with 1 WARNING
[12/01 21:07:57     16s] WARNING (CTE-25): Line: 9 of File ../design_compiler/SDC/MAU_mapped.sdc : Skipped unsupported command: set_max_area
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.9M, current mem=1164.9M)
[12/01 21:07:57     16s] Current (total cpu=0:00:16.4, real=0:01:31, peak res=1164.9M, current mem=1164.9M)
[12/01 21:07:57     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/01 21:07:57     16s] Summary for sequential cells identification: 
[12/01 21:07:57     16s]   Identified SBFF number: 4
[12/01 21:07:57     16s]   Identified MBFF number: 0
[12/01 21:07:57     16s]   Identified SB Latch number: 0
[12/01 21:07:57     16s]   Identified MB Latch number: 0
[12/01 21:07:57     16s]   Not identified SBFF number: 0
[12/01 21:07:57     16s]   Not identified MBFF number: 0
[12/01 21:07:57     16s]   Not identified SB Latch number: 0
[12/01 21:07:57     16s]   Not identified MB Latch number: 0
[12/01 21:07:57     16s]   Number of sequential cells which are not FFs: 0
[12/01 21:07:57     16s] Total number of combinational cells: 17
[12/01 21:07:57     16s] Total number of sequential cells: 4
[12/01 21:07:57     16s] Total number of tristate cells: 0
[12/01 21:07:57     16s] Total number of level shifter cells: 0
[12/01 21:07:57     16s] Total number of power gating cells: 0
[12/01 21:07:57     16s] Total number of isolation cells: 0
[12/01 21:07:57     16s] Total number of power switch cells: 0
[12/01 21:07:57     16s] Total number of pulse generator cells: 0
[12/01 21:07:57     16s] Total number of always on buffers: 0
[12/01 21:07:57     16s] Total number of retention cells: 0
[12/01 21:07:57     16s] List of usable buffers: BUFX1
[12/01 21:07:57     16s] Total number of usable buffers: 1
[12/01 21:07:57     16s] List of unusable buffers:
[12/01 21:07:57     16s] Total number of unusable buffers: 0
[12/01 21:07:57     16s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/01 21:07:57     16s] Total number of usable inverters: 6
[12/01 21:07:57     16s] List of unusable inverters:
[12/01 21:07:57     16s] Total number of unusable inverters: 0
[12/01 21:07:57     16s] List of identified usable delay cells:
[12/01 21:07:57     16s] Total number of identified usable delay cells: 0
[12/01 21:07:57     16s] List of identified unusable delay cells:
[12/01 21:07:57     16s] Total number of identified unusable delay cells: 0
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/01 21:07:57     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] TimeStamp Deleting Cell Server End ...
[12/01 21:07:57     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1194.5M, current mem=1194.5M)
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:07:57     16s] Summary for sequential cells identification: 
[12/01 21:07:57     16s]   Identified SBFF number: 4
[12/01 21:07:57     16s]   Identified MBFF number: 0
[12/01 21:07:57     16s]   Identified SB Latch number: 0
[12/01 21:07:57     16s]   Identified MB Latch number: 0
[12/01 21:07:57     16s]   Not identified SBFF number: 0
[12/01 21:07:57     16s]   Not identified MBFF number: 0
[12/01 21:07:57     16s]   Not identified SB Latch number: 0
[12/01 21:07:57     16s]   Not identified MB Latch number: 0
[12/01 21:07:57     16s]   Number of sequential cells which are not FFs: 0
[12/01 21:07:57     16s]  Visiting view : wc
[12/01 21:07:57     16s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:07:57     16s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:07:57     16s]  Visiting view : bc
[12/01 21:07:57     16s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:07:57     16s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:07:57     16s] TLC MultiMap info (StdDelay):
[12/01 21:07:57     16s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:07:57     16s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:07:57     16s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:07:57     16s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:07:57     16s]  Setting StdDelay to: 40.9ps
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:07:57     16s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/01 21:07:57     16s] Type 'man IMPSYC-2' for more detail.
[12/01 21:07:57     16s] 
[12/01 21:07:57     16s] *** Summary of all messages that are not suppressed in this session:
[12/01 21:07:57     16s] Severity  ID               Count  Summary                                  
[12/01 21:07:57     16s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/01 21:07:57     16s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/01 21:07:57     16s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/01 21:07:57     16s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/01 21:07:57     16s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/01 21:07:57     16s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/01 21:07:57     16s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/01 21:07:57     16s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/01 21:07:57     16s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/01 21:07:57     16s] *** Message Summary: 90 warning(s), 0 error(s)
[12/01 21:07:57     16s] 
[12/01 21:08:08     17s] <CMD> floorPlan -site core7T -r 1.0 0.7 20 20 20 20
[12/01 21:08:08     17s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
[12/01 21:08:08     17s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 21:08:08     17s] Type 'man IMPFP-3961' for more detail.
[12/01 21:08:08     17s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/01 21:08:08     17s] Type 'man IMPFP-3961' for more detail.
[12/01 21:08:08     17s] Start create_tracks
[12/01 21:08:08     17s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/01 21:08:08     17s] <CMD> fit
[12/01 21:08:08     17s] <CMD> saveDesign DBS/project-fplan.enc
[12/01 21:08:08     17s] #% Begin save design ... (date=12/01 21:08:08, mem=1281.8M)
[12/01 21:08:08     17s] % Begin Save ccopt configuration ... (date=12/01 21:08:08, mem=1284.9M)
[12/01 21:08:08     17s] % End Save ccopt configuration ... (date=12/01 21:08:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1286.1M, current mem=1286.1M)
[12/01 21:08:08     17s] % Begin Save netlist data ... (date=12/01 21:08:08, mem=1286.6M)
[12/01 21:08:08     17s] Writing Binary DB to DBS/project-fplan.enc.dat.tmp/MAU_mapped_pads.v.bin in single-threaded mode...
[12/01 21:08:08     17s] % End Save netlist data ... (date=12/01 21:08:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1289.4M, current mem=1286.8M)
[12/01 21:08:08     17s] Saving symbol-table file ...
[12/01 21:08:08     17s] Saving congestion map file DBS/project-fplan.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
[12/01 21:08:09     17s] % Begin Save AAE data ... (date=12/01 21:08:09, mem=1288.5M)
[12/01 21:08:09     17s] Saving AAE Data ...
[12/01 21:08:09     17s] % End Save AAE data ... (date=12/01 21:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1288.5M, current mem=1288.5M)
[12/01 21:08:09     17s] Saving preference file DBS/project-fplan.enc.dat.tmp/gui.pref.tcl ...
[12/01 21:08:09     17s] Saving mode setting ...
[12/01 21:08:09     17s] Saving global file ...
[12/01 21:08:09     17s] % Begin Save floorplan data ... (date=12/01 21:08:09, mem=1292.8M)
[12/01 21:08:09     17s] Saving floorplan file ...
[12/01 21:08:09     17s] % End Save floorplan data ... (date=12/01 21:08:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1292.8M, current mem=1292.8M)
[12/01 21:08:09     17s] Saving Drc markers ...
[12/01 21:08:09     17s] ... No Drc file written since there is no markers found.
[12/01 21:08:09     17s] % Begin Save placement data ... (date=12/01 21:08:09, mem=1292.8M)
[12/01 21:08:09     17s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 21:08:09     17s] Save Adaptive View Pruning View Names to Binary file
[12/01 21:08:09     17s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1352.4M) ***
[12/01 21:08:09     17s] % End Save placement data ... (date=12/01 21:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1293.6M, current mem=1293.6M)
[12/01 21:08:09     17s] % Begin Save routing data ... (date=12/01 21:08:09, mem=1293.6M)
[12/01 21:08:09     17s] Saving route file ...
[12/01 21:08:09     18s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1349.4M) ***
[12/01 21:08:09     18s] % End Save routing data ... (date=12/01 21:08:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1294.2M, current mem=1294.2M)
[12/01 21:08:09     18s] Saving property file DBS/project-fplan.enc.dat.tmp/MAU_mapped_pads.prop
[12/01 21:08:09     18s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1352.4M) ***
[12/01 21:08:09     18s] % Begin Save power constraints data ... (date=12/01 21:08:09, mem=1295.7M)
[12/01 21:08:09     18s] % End Save power constraints data ... (date=12/01 21:08:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.7M, current mem=1295.7M)
[12/01 21:08:10     18s] Generated self-contained design project-fplan.enc.dat.tmp
[12/01 21:08:11     18s] #% End save design ... (date=12/01 21:08:11, total cpu=0:00:00.7, real=0:00:03.0, peak res=1323.6M, current mem=1298.9M)
[12/01 21:08:11     18s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 21:08:11     18s] 
[12/01 21:08:11     18s] <CMD> deleteIoFiller
[12/01 21:08:11     18s] No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
[12/01 21:08:11     18s] Total 0 cells are deleted.
[12/01 21:08:11     18s] <CMD> loadIoFile SCRIPTS/place_io.io
[12/01 21:08:11     18s] Reading IO assignment file "SCRIPTS/place_io.io" ...
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[12/01 21:08:11     18s] Added 14 of filler cell 'pad_fill_32' on top side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[12/01 21:08:11     18s] Added 7 of filler cell 'pad_fill_16' on top side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[12/01 21:08:11     18s] Added 7 of filler cell 'pad_fill_8' on top side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[12/01 21:08:11     18s] Added 7 of filler cell 'pad_fill_4' on top side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_2' on top side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_1' on top side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[12/01 21:08:11     18s] Added 63 of filler cell 'pad_fill_01' on top side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[12/01 21:08:11     18s] Added 68 of filler cell 'pad_fill_005' on top side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[12/01 21:08:11     18s] Added 16 of filler cell 'pad_fill_32' on bottom side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[12/01 21:08:11     18s] Added 8 of filler cell 'pad_fill_16' on bottom side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_4' on bottom side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_2' on bottom side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[12/01 21:08:11     18s] Added 8 of filler cell 'pad_fill_1' on bottom side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[12/01 21:08:11     18s] Added 24 of filler cell 'pad_fill_01' on bottom side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[12/01 21:08:11     18s] Added 48 of filler cell 'pad_fill_005' on bottom side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[12/01 21:08:11     18s] Added 28 of filler cell 'pad_fill_32' on right side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_16' on right side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_8' on right side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[12/01 21:08:11     18s] Added 4 of filler cell 'pad_fill_4' on right side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_2' on right side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_1' on right side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[12/01 21:08:11     18s] Added 36 of filler cell 'pad_fill_01' on right side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_005' on right side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[12/01 21:08:11     18s] Added 16 of filler cell 'pad_fill_32' on left side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[12/01 21:08:11     18s] Added 8 of filler cell 'pad_fill_16' on left side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_8' on left side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_4' on left side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_2' on left side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_1' on left side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[12/01 21:08:11     18s] Added 56 of filler cell 'pad_fill_01' on left side.
[12/01 21:08:11     18s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[12/01 21:08:11     18s] Added 0 of filler cell 'pad_fill_005' on left side.
[12/01 21:08:27     19s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[12/01 21:08:27     19s] 95407 new pwr-pin connections were made to global net 'VDD'.
[12/01 21:08:27     19s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[12/01 21:08:27     19s] 95407 new gnd-pin connections were made to global net 'VSS'.
[12/01 21:08:27     19s] <CMD> globalNetConnect VDD -type tiehi
[12/01 21:08:27     19s] <CMD> globalNetConnect VSS -type tielo
[12/01 21:08:34     20s] <CMD> addRing -type core_rings -follow core -nets {VSS VDD} -center 1 -width 4 -spacing 4 -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[12/01 21:08:34     20s] 
[12/01 21:08:34     20s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
[12/01 21:08:34     20s] Ring generation is complete.
[12/01 21:08:34     20s] vias are now being generated.
[12/01 21:08:34     20s] addRing created 8 wires.
[12/01 21:08:34     20s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/01 21:08:34     20s] +--------+----------------+----------------+
[12/01 21:08:34     20s] |  Layer |     Created    |     Deleted    |
[12/01 21:08:34     20s] +--------+----------------+----------------+
[12/01 21:08:34     20s] | METAL4 |        4       |       NA       |
[12/01 21:08:34     20s] |  VIA45 |        8       |        0       |
[12/01 21:08:34     20s] | METAL5 |        4       |       NA       |
[12/01 21:08:34     20s] +--------+----------------+----------------+
[12/01 21:08:34     20s] <CMD> addStripe -nets {VSS VDD} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/01 21:08:34     20s] 
[12/01 21:08:34     20s] Initialize fgc environment(mem: 1392.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
[12/01 21:08:34     20s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
[12/01 21:08:34     20s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
[12/01 21:08:34     20s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1392.7M)
[12/01 21:08:34     20s] Starting stripe generation ...
[12/01 21:08:34     20s] Non-Default Mode Option Settings :
[12/01 21:08:34     20s]   NONE
[12/01 21:08:34     20s] Stripe generation is complete.
[12/01 21:08:34     20s] vias are now being generated.
[12/01 21:08:34     20s] addStripe created 4 wires.
[12/01 21:08:34     20s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/01 21:08:34     20s] +--------+----------------+----------------+
[12/01 21:08:34     20s] |  Layer |     Created    |     Deleted    |
[12/01 21:08:34     20s] +--------+----------------+----------------+
[12/01 21:08:34     20s] | METAL4 |        4       |       NA       |
[12/01 21:08:34     20s] |  VIA45 |        8       |        0       |
[12/01 21:08:34     20s] +--------+----------------+----------------+
[12/01 21:08:34     20s] <CMD> saveDesign DBS/project-power.enc
[12/01 21:08:34     20s] #% Begin save design ... (date=12/01 21:08:34, mem=1308.0M)
[12/01 21:08:34     20s] % Begin Save ccopt configuration ... (date=12/01 21:08:34, mem=1308.0M)
[12/01 21:08:34     20s] % End Save ccopt configuration ... (date=12/01 21:08:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.2M, current mem=1308.2M)
[12/01 21:08:34     20s] % Begin Save netlist data ... (date=12/01 21:08:34, mem=1308.2M)
[12/01 21:08:34     20s] Writing Binary DB to DBS/project-power.enc.dat.tmp/MAU_mapped_pads.v.bin in single-threaded mode...
[12/01 21:08:34     20s] % End Save netlist data ... (date=12/01 21:08:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1308.2M, current mem=1308.2M)
[12/01 21:08:34     20s] Saving symbol-table file ...
[12/01 21:08:35     20s] Saving congestion map file DBS/project-power.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
[12/01 21:08:35     20s] % Begin Save AAE data ... (date=12/01 21:08:35, mem=1308.2M)
[12/01 21:08:35     20s] Saving AAE Data ...
[12/01 21:08:35     20s] % End Save AAE data ... (date=12/01 21:08:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.2M, current mem=1308.2M)
[12/01 21:08:35     20s] Saving preference file DBS/project-power.enc.dat.tmp/gui.pref.tcl ...
[12/01 21:08:35     20s] Saving mode setting ...
[12/01 21:08:35     20s] Saving global file ...
[12/01 21:08:35     20s] % Begin Save floorplan data ... (date=12/01 21:08:35, mem=1308.4M)
[12/01 21:08:35     20s] Saving floorplan file ...
[12/01 21:08:35     20s] % End Save floorplan data ... (date=12/01 21:08:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1308.5M, current mem=1308.5M)
[12/01 21:08:35     20s] Saving PG file DBS/project-power.enc.dat.tmp/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:08:35 2022)
[12/01 21:08:35     20s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1398.1M) ***
[12/01 21:08:35     20s] Saving Drc markers ...
[12/01 21:08:35     20s] ... No Drc file written since there is no markers found.
[12/01 21:08:35     20s] % Begin Save placement data ... (date=12/01 21:08:35, mem=1309.2M)
[12/01 21:08:35     20s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 21:08:35     20s] Save Adaptive View Pruning View Names to Binary file
[12/01 21:08:35     20s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1398.1M) ***
[12/01 21:08:35     20s] % End Save placement data ... (date=12/01 21:08:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.2M, current mem=1309.2M)
[12/01 21:08:35     20s] % Begin Save routing data ... (date=12/01 21:08:35, mem=1309.2M)
[12/01 21:08:35     20s] Saving route file ...
[12/01 21:08:35     20s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1395.1M) ***
[12/01 21:08:35     20s] % End Save routing data ... (date=12/01 21:08:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1309.3M, current mem=1309.3M)
[12/01 21:08:35     20s] Saving property file DBS/project-power.enc.dat.tmp/MAU_mapped_pads.prop
[12/01 21:08:35     20s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1398.1M) ***
[12/01 21:08:36     20s] % Begin Save power constraints data ... (date=12/01 21:08:36, mem=1309.3M)
[12/01 21:08:36     20s] % End Save power constraints data ... (date=12/01 21:08:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.3M, current mem=1309.3M)
[12/01 21:08:36     20s] Generated self-contained design project-power.enc.dat.tmp
[12/01 21:08:37     20s] #% End save design ... (date=12/01 21:08:37, total cpu=0:00:00.7, real=0:00:03.0, peak res=1339.0M, current mem=1308.2M)
[12/01 21:08:37     20s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 21:08:37     20s] 
[12/01 21:08:45     21s] <CMD> sroute -connect { blockPin corePin padPin } -layerChangeRange { METAL1(1) METAL5(5) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL5(5) } -nets {VSS VDD} -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL5(5) }
[12/01 21:08:45     21s] *** Begin SPECIAL ROUTE on Thu Dec  1 21:08:45 2022 ***
[12/01 21:08:45     21s] SPECIAL ROUTE ran on directory: /home/u1081888/Matrix-Processing-Unit/tsmc_template/innovus
[12/01 21:08:45     21s] SPECIAL ROUTE ran on machine: lab1-15.eng.utah.edu (Linux 4.18.0-372.19.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/01 21:08:45     21s] 
[12/01 21:08:45     21s] Begin option processing ...
[12/01 21:08:45     21s] srouteConnectPowerBump set to false
[12/01 21:08:45     21s] routeSelectNet set to "VSS VDD"
[12/01 21:08:45     21s] routeSpecial set to true
[12/01 21:08:45     21s] srouteBlockPin set to "useLef"
[12/01 21:08:45     21s] srouteBottomLayerLimit set to 1
[12/01 21:08:45     21s] srouteBottomTargetLayerLimit set to 1
[12/01 21:08:45     21s] srouteConnectConverterPin set to false
[12/01 21:08:45     21s] srouteConnectStripe set to false
[12/01 21:08:45     21s] srouteCrossoverViaBottomLayer set to 1
[12/01 21:08:45     21s] srouteCrossoverViaTopLayer set to 5
[12/01 21:08:45     21s] srouteFollowCorePinEnd set to 3
[12/01 21:08:45     21s] srouteFollowPadPin set to false
[12/01 21:08:45     21s] srouteJogControl set to "preferWithChanges differentLayer"
[12/01 21:08:45     21s] sroutePadPinAllPorts set to true
[12/01 21:08:45     21s] sroutePreserveExistingRoutes set to true
[12/01 21:08:45     21s] srouteRoutePowerBarPortOnBothDir set to true
[12/01 21:08:45     21s] srouteStopBlockPin set to "nearestTarget"
[12/01 21:08:45     21s] srouteTopLayerLimit set to 5
[12/01 21:08:45     21s] srouteTopTargetLayerLimit set to 5
[12/01 21:08:45     21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2488.00 megs.
[12/01 21:08:45     21s] 
[12/01 21:08:45     21s] Reading DB technology information...
[12/01 21:08:45     21s] Finished reading DB technology information.
[12/01 21:08:45     21s] Reading floorplan and netlist information...
[12/01 21:08:45     21s] Finished reading floorplan and netlist information.
[12/01 21:08:45     21s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/01 21:08:45     21s] Read in 39 macros, 29 used
[12/01 21:08:45     21s] Read in 468 components
[12/01 21:08:45     21s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/01 21:08:45     21s]   447 pad components: 0 unplaced, 447 placed, 0 fixed
[12/01 21:08:45     21s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/01 21:08:45     21s] Read in 27 logical pins
[12/01 21:08:45     21s] Read in 27 nets
[12/01 21:08:45     21s] Read in 2 special nets, 2 routed
[12/01 21:08:45     21s] Read in 936 terminals
[12/01 21:08:45     21s] 2 nets selected.
[12/01 21:08:45     21s] 
[12/01 21:08:45     21s] Begin power routing ...
[12/01 21:08:45     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 21:08:45     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/01 21:08:45     21s] CPU time for FollowPin 0 seconds
[12/01 21:08:45     21s] CPU time for FollowPin 0 seconds
[12/01 21:08:45     21s]   Number of IO ports routed: 2
[12/01 21:08:45     21s]   Number of Block ports routed: 0
[12/01 21:08:45     21s]   Number of Core ports routed: 678
[12/01 21:08:45     21s]   Number of Power Bump ports routed: 0
[12/01 21:08:45     21s]   Number of Followpin connections: 339
[12/01 21:08:45     21s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2507.00 megs.
[12/01 21:08:45     21s] 
[12/01 21:08:45     21s] 
[12/01 21:08:45     21s] 
[12/01 21:08:45     21s]  Begin updating DB with routing results ...
[12/01 21:08:45     21s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/01 21:08:45     21s] Pin and blockage extraction finished
[12/01 21:08:45     21s] 
[12/01 21:08:45     21s] sroute created 1022 wires.
[12/01 21:08:45     21s] ViaGen created 4070 vias, deleted 0 via to avoid violation.
[12/01 21:08:45     21s] +--------+----------------+----------------+
[12/01 21:08:45     21s] |  Layer |     Created    |     Deleted    |
[12/01 21:08:45     21s] +--------+----------------+----------------+
[12/01 21:08:45     21s] | METAL1 |      1017      |       NA       |
[12/01 21:08:45     21s] |  VIA12 |      1356      |        0       |
[12/01 21:08:45     21s] |  VIA23 |      1356      |        0       |
[12/01 21:08:45     21s] | METAL3 |        2       |       NA       |
[12/01 21:08:45     21s] |  VIA34 |      1352      |        0       |
[12/01 21:08:45     21s] |  VIA45 |        6       |        0       |
[12/01 21:08:45     21s] | METAL5 |        3       |       NA       |
[12/01 21:08:45     21s] +--------+----------------+----------------+
[12/01 21:08:45     21s] <CMD> fit
[12/01 21:08:45     21s] <CMD> saveDesign DBS/project-power-routed.enc
[12/01 21:08:45     21s] #% Begin save design ... (date=12/01 21:08:45, mem=1320.6M)
[12/01 21:08:45     21s] % Begin Save ccopt configuration ... (date=12/01 21:08:45, mem=1320.6M)
[12/01 21:08:45     21s] % End Save ccopt configuration ... (date=12/01 21:08:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.6M, current mem=1318.3M)
[12/01 21:08:46     21s] % Begin Save netlist data ... (date=12/01 21:08:45, mem=1318.3M)
[12/01 21:08:46     21s] Writing Binary DB to DBS/project-power-routed.enc.dat.tmp/MAU_mapped_pads.v.bin in single-threaded mode...
[12/01 21:08:46     21s] % End Save netlist data ... (date=12/01 21:08:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
[12/01 21:08:46     21s] Saving symbol-table file ...
[12/01 21:08:46     22s] Saving congestion map file DBS/project-power-routed.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
[12/01 21:08:46     22s] % Begin Save AAE data ... (date=12/01 21:08:46, mem=1319.0M)
[12/01 21:08:46     22s] Saving AAE Data ...
[12/01 21:08:46     22s] % End Save AAE data ... (date=12/01 21:08:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1319.0M, current mem=1319.0M)
[12/01 21:08:46     22s] Saving preference file DBS/project-power-routed.enc.dat.tmp/gui.pref.tcl ...
[12/01 21:08:46     22s] Saving mode setting ...
[12/01 21:08:46     22s] Saving global file ...
[12/01 21:08:46     22s] % Begin Save floorplan data ... (date=12/01 21:08:46, mem=1319.4M)
[12/01 21:08:46     22s] Saving floorplan file ...
[12/01 21:08:46     22s] % End Save floorplan data ... (date=12/01 21:08:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=1319.4M, current mem=1319.4M)
[12/01 21:08:46     22s] Saving PG file DBS/project-power-routed.enc.dat.tmp/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:08:46 2022)
[12/01 21:08:46     22s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1423.5M) ***
[12/01 21:08:46     22s] Saving Drc markers ...
[12/01 21:08:46     22s] ... No Drc file written since there is no markers found.
[12/01 21:08:46     22s] % Begin Save placement data ... (date=12/01 21:08:46, mem=1318.5M)
[12/01 21:08:47     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 21:08:47     22s] Save Adaptive View Pruning View Names to Binary file
[12/01 21:08:47     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=1423.5M) ***
[12/01 21:08:47     22s] % End Save placement data ... (date=12/01 21:08:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=1318.5M, current mem=1318.5M)
[12/01 21:08:47     22s] % Begin Save routing data ... (date=12/01 21:08:47, mem=1318.5M)
[12/01 21:08:47     22s] Saving route file ...
[12/01 21:08:47     22s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1420.5M) ***
[12/01 21:08:47     22s] % End Save routing data ... (date=12/01 21:08:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
[12/01 21:08:47     22s] Saving property file DBS/project-power-routed.enc.dat.tmp/MAU_mapped_pads.prop
[12/01 21:08:47     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1423.5M) ***
[12/01 21:08:47     22s] % Begin Save power constraints data ... (date=12/01 21:08:47, mem=1318.8M)
[12/01 21:08:47     22s] % End Save power constraints data ... (date=12/01 21:08:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
[12/01 21:08:47     22s] Generated self-contained design project-power-routed.enc.dat.tmp
[12/01 21:08:48     22s] #% End save design ... (date=12/01 21:08:48, total cpu=0:00:00.7, real=0:00:03.0, peak res=1350.1M, current mem=1317.4M)
[12/01 21:08:48     22s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 21:08:48     22s] 
[12/01 21:08:55     23s] <CMD> setDrawView fplan
[12/01 21:08:55     23s] <CMD> setDrawView place
[12/01 21:08:56     23s] <CMD> zoomBox 210.76700 106.64450 1670.75450 1707.12500
[12/01 21:08:56     23s] <CMD> zoomBox 328.95200 223.12050 1569.94150 1583.52900
[12/01 21:08:56     23s] <CMD> zoomBox 210.76700 106.64450 1670.75450 1707.12500
[12/01 21:08:56     23s] <CMD> zoomBox -91.85200 -191.59950 1928.89250 2023.59900
[12/01 21:09:03     23s] <CMD> setMultiCpuUsage -localCpu 16 -keepLicense true -acquireLicense 16
[12/01 21:09:03     23s] Total CPU(s) requested: 16
[12/01 21:09:03     23s] Total CPU(s) enabled with current License(s): 8
[12/01 21:09:03     23s] Current free CPU(s): 8
[12/01 21:09:03     23s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[12/01 21:09:03     23s] Total CPU(s) now enabled: 16
[12/01 21:09:03     23s] Setting releaseMultiCpuLicenseMode to false.
[12/01 21:09:03     23s] <CMD> setDesignMode -process 180
[12/01 21:09:03     23s] ##  Process: 180           (User Set)               
[12/01 21:09:03     23s] ##     Node: (not set)                           
[12/01 21:09:03     23s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/01 21:09:03     23s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/01 21:09:03     23s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/01 21:09:03     23s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/01 21:09:03     23s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/01 21:09:03     23s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/01 21:09:03     23s] <CMD> setDesignMode -topRoutingLayer 5
[12/01 21:09:03     23s] <CMD> setPlaceMode -timingDriven true -congEffort auto -placeIOPins 1
[12/01 21:09:03     23s] <CMD> place_design
[12/01 21:09:03     23s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2083, percentage of missing scan cell = 0.00% (0 / 2083)
[12/01 21:09:04     24s] ### Time Record (colorize_geometry) is installed.
[12/01 21:09:04     24s] #Start colorize_geometry on Thu Dec  1 21:09:04 2022
[12/01 21:09:04     24s] #
[12/01 21:09:04     24s] ### Time Record (Pre Callback) is installed.
[12/01 21:09:04     24s] ### Time Record (Pre Callback) is uninstalled.
[12/01 21:09:04     24s] ### Time Record (DB Import) is installed.
[12/01 21:09:04     24s] #create default rule from bind_ndr_rule rule=0x7f634daa4cc0 0x7f632429c018
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:09:04     24s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 21:09:04     24s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:09:04     24s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1913893172 pin_access=1 inst_pattern=1 halo=0
[12/01 21:09:04     24s] ### Time Record (DB Import) is uninstalled.
[12/01 21:09:04     24s] ### Time Record (DB Export) is installed.
[12/01 21:09:04     24s] Extracting standard cell pins and blockage ...... 
[12/01 21:09:04     24s] Pin and blockage extraction finished
[12/01 21:09:04     24s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1913893172 pin_access=1 inst_pattern=1 halo=0
[12/01 21:09:04     24s] ### Time Record (DB Export) is uninstalled.
[12/01 21:09:04     24s] ### Time Record (Post Callback) is installed.
[12/01 21:09:04     24s] ### Time Record (Post Callback) is uninstalled.
[12/01 21:09:04     24s] #
[12/01 21:09:04     24s] #colorize_geometry statistics:
[12/01 21:09:04     24s] #Cpu time = 00:00:00
[12/01 21:09:04     24s] #Elapsed time = 00:00:00
[12/01 21:09:04     24s] #Increased memory = 10.73 (MB)
[12/01 21:09:04     24s] #Total memory = 1344.20 (MB)
[12/01 21:09:04     24s] #Peak memory = 1350.08 (MB)
[12/01 21:09:04     24s] #Number of warnings = 21
[12/01 21:09:04     24s] #Total number of warnings = 21
[12/01 21:09:04     24s] #Number of fails = 0
[12/01 21:09:04     24s] #Total number of fails = 0
[12/01 21:09:04     24s] #Complete colorize_geometry on Thu Dec  1 21:09:04 2022
[12/01 21:09:04     24s] #
[12/01 21:09:04     24s] ### Time Record (colorize_geometry) is uninstalled.
[12/01 21:09:04     24s] ### 
[12/01 21:09:04     24s] ###   Scalability Statistics
[12/01 21:09:04     24s] ### 
[12/01 21:09:04     24s] ### ------------------------+----------------+----------------+----------------+
[12/01 21:09:04     24s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/01 21:09:04     24s] ### ------------------------+----------------+----------------+----------------+
[12/01 21:09:04     24s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/01 21:09:04     24s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/01 21:09:04     24s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/01 21:09:04     24s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/01 21:09:04     24s] ###   Entire Command        |        00:00:00|        00:00:00|             1.1|
[12/01 21:09:04     24s] ### ------------------------+----------------+----------------+----------------+
[12/01 21:09:04     24s] ### 
[12/01 21:09:04     24s] *** Starting placeDesign default flow ***
[12/01 21:09:04     24s] ### Creating LA Mngr. totSessionCpu=0:00:24.5 mem=1465.5M
[12/01 21:09:04     24s] ### Creating LA Mngr, finished. totSessionCpu=0:00:24.5 mem=1465.5M
[12/01 21:09:04     24s] *** Start deleteBufferTree ***
[12/01 21:09:05     25s] Multithreaded Timing Analysis is initialized with 16 threads
[12/01 21:09:05     25s] 
[12/01 21:09:05     25s] Info: Detect buffers to remove automatically.
[12/01 21:09:05     25s] Analyzing netlist ...
[12/01 21:09:06     26s] Updating netlist
[12/01 21:09:06     26s] AAE DB initialization (MEM=1637.86 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 21:09:06     26s] Start AAE Lib Loading. (MEM=1637.86)
[12/01 21:09:06     26s] End AAE Lib Loading. (MEM=1666.47 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 21:09:06     26s] 
[12/01 21:09:06     27s] *summary: 411 instances (buffers/inverters) removed
[12/01 21:09:06     27s] *** Finish deleteBufferTree (0:00:02.6) ***
[12/01 21:09:06     27s] 
[12/01 21:09:06     27s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:09:06     27s] 
[12/01 21:09:06     27s] TimeStamp Deleting Cell Server End ...
[12/01 21:09:06     27s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 21:09:06     27s] Set Using Default Delay Limit as 101.
[12/01 21:09:06     27s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 21:09:06     27s] Set Default Net Delay as 0 ps.
[12/01 21:09:06     27s] Set Default Net Load as 0 pF. 
[12/01 21:09:06     27s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 21:09:08     28s] Effort level <high> specified for reg2reg_tmp.4019804 path_group
[12/01 21:09:08     28s] #################################################################################
[12/01 21:09:08     28s] # Design Stage: PreRoute
[12/01 21:09:08     28s] # Design Name: MAU_mapped_pads
[12/01 21:09:08     28s] # Design Mode: 180nm
[12/01 21:09:08     28s] # Analysis Mode: MMMC Non-OCV 
[12/01 21:09:08     28s] # Parasitics Mode: No SPEF/RCDB 
[12/01 21:09:08     28s] # Signoff Settings: SI Off 
[12/01 21:09:08     28s] #################################################################################
[12/01 21:09:08     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1701.4M, InitMEM = 1684.7M)
[12/01 21:09:08     28s] Calculate delays in BcWc mode...
[12/01 21:09:08     28s] Start delay calculation (fullDC) (16 T). (MEM=1701.42)
[12/01 21:09:08     29s] End AAE Lib Interpolated Model. (MEM=1713.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:09:08     29s] First Iteration Infinite Tw... 
[12/01 21:09:09     38s] Total number of fetched objects 95668
[12/01 21:09:09     38s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:09:09     38s] End delay calculation. (MEM=2557 CPU=0:00:08.4 REAL=0:00:01.0)
[12/01 21:09:09     38s] End delay calculation (fullDC). (MEM=2557 CPU=0:00:09.8 REAL=0:00:01.0)
[12/01 21:09:09     38s] *** CDM Built up (cpu=0:00:10.0  real=0:00:01.0  mem= 2557.0M) ***
[12/01 21:09:11     40s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 21:09:11     40s] Set Using Default Delay Limit as 1000.
[12/01 21:09:11     40s] Set Default Net Delay as 1000 ps.
[12/01 21:09:11     40s] Set Default Net Load as 0.5 pF. 
[12/01 21:09:11     40s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/01 21:09:11     40s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2474.5M
[12/01 21:09:11     40s] Deleted 0 physical inst  (cell - / prefix -).
[12/01 21:09:11     40s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.002, REAL:0.002, MEM:2474.5M
[12/01 21:09:11     40s] INFO: #ExclusiveGroups=0
[12/01 21:09:11     40s] INFO: There are no Exclusive Groups.
[12/01 21:09:11     40s] *** Starting "NanoPlace(TM) placement v#7 (mem=2474.5M)" ...
[12/01 21:09:11     40s] Wait...
[12/01 21:09:11     40s] *** Build Buffered Sizing Timing Model
[12/01 21:09:11     40s] (cpu=0:00:00.0 mem=2602.5M) ***
[12/01 21:09:11     40s] *** Build Virtual Sizing Timing Model
[12/01 21:09:11     40s] (cpu=0:00:00.0 mem=2602.5M) ***
[12/01 21:09:11     40s] No user-set net weight.
[12/01 21:09:11     40s] Net fanout histogram:
[12/01 21:09:11     40s] 2		: 73204 (76.5%) nets
[12/01 21:09:11     40s] 3		: 11207 (11.7%) nets
[12/01 21:09:11     40s] 4     -	14	: 10655 (11.1%) nets
[12/01 21:09:11     40s] 15    -	39	: 509 (0.5%) nets
[12/01 21:09:11     40s] 40    -	79	: 35 (0.0%) nets
[12/01 21:09:11     40s] 80    -	159	: 16 (0.0%) nets
[12/01 21:09:11     40s] 160   -	319	: 1 (0.0%) nets
[12/01 21:09:11     40s] 320   -	639	: 30 (0.0%) nets
[12/01 21:09:11     40s] 640   -	1279	: 0 (0.0%) nets
[12/01 21:09:11     40s] 1280  -	2559	: 9 (0.0%) nets
[12/01 21:09:11     40s] 2560  -	5119	: 0 (0.0%) nets
[12/01 21:09:11     40s] 5120+		: 0 (0.0%) nets
[12/01 21:09:11     40s] no activity file in design. spp won't run.
[12/01 21:09:11     40s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/01 21:09:11     40s] Scan chains were not defined.
[12/01 21:09:11     40s] z: 2, totalTracks: 1
[12/01 21:09:11     40s] z: 4, totalTracks: 1
[12/01 21:09:11     40s] z: 6, totalTracks: 1
[12/01 21:09:11     40s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:09:11     40s] # Building MAU_mapped_pads llgBox search-tree.
[12/01 21:09:11     40s] #std cell=94575 (0 fixed + 94575 movable) #buf cell=0 #inv cell=6151 #block=0 (0 floating + 0 preplaced)
[12/01 21:09:11     40s] #ioInst=451 #net=95666 #term=289576 #term/net=3.03, #fixedIo=451, #floatIo=0, #fixedPin=27, #floatPin=0
[12/01 21:09:11     40s] stdCell: 94575 single + 0 double + 0 multi
[12/01 21:09:11     40s] Total standard cell length = 313.8010 (mm), area = 1.2301 (mm^2)
[12/01 21:09:11     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2602.5M
[12/01 21:09:11     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2602.5M
[12/01 21:09:11     40s] Core basic site is core7T
[12/01 21:09:11     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2602.5M
[12/01 21:09:11     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.011, REAL:0.004, MEM:2858.5M
[12/01 21:09:11     40s] Use non-trimmed site array because memory saving is not enough.
[12/01 21:09:11     40s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 21:09:11     40s] SiteArray: use 3,461,120 bytes
[12/01 21:09:11     40s] SiteArray: current memory after site array memory allocation 2861.8M
[12/01 21:09:11     40s] SiteArray: FP blocked sites are writable
[12/01 21:09:11     40s] Estimated cell power/ground rail width = 0.551 um
[12/01 21:09:11     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:09:11     40s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2861.8M
[12/01 21:09:11     40s] Process 3055 wires and vias for routing blockage analysis
[12/01 21:09:11     40s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.006, REAL:0.001, MEM:2861.8M
[12/01 21:09:11     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.047, REAL:0.022, MEM:2861.8M
[12/01 21:09:11     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.131, REAL:0.099, MEM:2025.8M
[12/01 21:09:11     41s] OPERPROF: Starting pre-place ADS at level 1, MEM:2025.8M
[12/01 21:09:11     41s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.002, REAL:0.003, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.004, REAL:0.004, MEM:2027.2M
[12/01 21:09:11     41s] ADSU 0.698 -> 0.698. site 802750.000 -> 802744.400. GS 31.360
[12/01 21:09:11     41s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.090, REAL:0.084, MEM:2027.2M
[12/01 21:09:11     41s] Average module density = 0.698.
[12/01 21:09:11     41s] Density for the design = 0.698.
[12/01 21:09:11     41s]        = stdcell_area 560359 sites (1230100 um^2) / alloc_area 802744 sites (1762185 um^2).
[12/01 21:09:11     41s] Pin Density = 0.3607.
[12/01 21:09:11     41s]             = total # of pins 289576 / total area 802750.
[12/01 21:09:11     41s] OPERPROF: Starting spMPad at level 1, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:   Starting spContextMPad at level 2, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2027.2M
[12/01 21:09:11     41s] OPERPROF: Finished spMPad at level 1, CPU:0.003, REAL:0.003, MEM:2027.2M
[12/01 21:09:12     41s] Initial padding reaches pin density 0.500 for top
[12/01 21:09:12     41s] InitPadU 0.698 -> 0.824 for top
[12/01 21:09:12     41s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2026.7M
[12/01 21:09:12     41s] Identified 2 spare or floating instances, with no clusters.
[12/01 21:09:12     41s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.003, REAL:0.003, MEM:2026.7M
[12/01 21:09:12     41s] Enabling multi-CPU acceleration with 16 CPU(s) for placement
[12/01 21:09:12     41s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2026.7M
[12/01 21:09:12     41s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.008, REAL:0.008, MEM:2026.7M
[12/01 21:09:12     41s] === lastAutoLevel = 10 
[12/01 21:09:12     41s] OPERPROF: Starting spInitNetWt at level 1, MEM:2026.7M
[12/01 21:09:12     41s] no activity file in design. spp won't run.
[12/01 21:09:12     41s] [spp] 0
[12/01 21:09:12     41s] [adp] 0:1:1:3
[12/01 21:09:15     48s] OPERPROF: Finished spInitNetWt at level 1, CPU:6.950, REAL:3.332, MEM:2229.8M
[12/01 21:09:15     48s] Clock gating cells determined by native netlist tracing.
[12/01 21:09:15     48s] no activity file in design. spp won't run.
[12/01 21:09:15     48s] no activity file in design. spp won't run.
[12/01 21:09:15     51s] OPERPROF: Starting npMain at level 1, MEM:2325.8M
[12/01 21:09:16     51s] OPERPROF:   Starting npPlace at level 2, MEM:2797.1M
[12/01 21:09:17     52s] Iteration  1: Total net bbox = 9.069e+04 (4.14e+04 4.93e+04)
[12/01 21:09:17     52s]               Est.  stn bbox = 1.280e+05 (6.26e+04 6.55e+04)
[12/01 21:09:17     52s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2618.1M
[12/01 21:09:17     52s] Iteration  2: Total net bbox = 9.069e+04 (4.14e+04 4.93e+04)
[12/01 21:09:17     52s]               Est.  stn bbox = 1.280e+05 (6.26e+04 6.55e+04)
[12/01 21:09:17     52s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2619.6M
[12/01 21:09:17     52s] exp_mt_sequential is set from setPlaceMode option to 1
[12/01 21:09:17     52s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=16)
[12/01 21:09:17     52s] place_exp_mt_interval set to default 32
[12/01 21:09:17     52s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/01 21:09:19     68s] Iteration  3: Total net bbox = 7.626e+04 (2.97e+04 4.66e+04)
[12/01 21:09:19     68s]               Est.  stn bbox = 1.227e+05 (5.45e+04 6.82e+04)
[12/01 21:09:19     68s]               cpu = 0:00:15.8 real = 0:00:02.0 mem = 3257.5M
[12/01 21:09:19     68s] Total number of setup views is 1.
[12/01 21:09:19     68s] Total number of active setup views is 1.
[12/01 21:09:19     68s] Active setup views:
[12/01 21:09:19     68s]     wc
[12/01 21:09:23    108s] Iteration  4: Total net bbox = 3.214e+06 (1.51e+06 1.71e+06)
[12/01 21:09:23    108s]               Est.  stn bbox = 3.893e+06 (1.84e+06 2.05e+06)
[12/01 21:09:23    108s]               cpu = 0:00:40.1 real = 0:00:04.0 mem = 3259.4M
[12/01 21:09:27    143s] Iteration  5: Total net bbox = 2.958e+06 (1.41e+06 1.55e+06)
[12/01 21:09:27    143s]               Est.  stn bbox = 3.689e+06 (1.78e+06 1.91e+06)
[12/01 21:09:27    143s]               cpu = 0:00:35.0 real = 0:00:04.0 mem = 3258.9M
[12/01 21:09:27    143s] OPERPROF:   Finished npPlace at level 2, CPU:92.078, REAL:11.015, MEM:3034.9M
[12/01 21:09:27    143s] OPERPROF: Finished npMain at level 1, CPU:92.529, REAL:12.172, MEM:3034.9M
[12/01 21:09:27    143s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3034.9M
[12/01 21:09:27    143s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 21:09:27    143s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.012, REAL:0.012, MEM:3034.9M
[12/01 21:09:27    143s] OPERPROF: Starting npMain at level 1, MEM:3034.9M
[12/01 21:09:28    144s] OPERPROF:   Starting npPlace at level 2, MEM:3258.9M
[12/01 21:09:31    177s] Iteration  6: Total net bbox = 2.901e+06 (1.36e+06 1.54e+06)
[12/01 21:09:31    177s]               Est.  stn bbox = 3.631e+06 (1.73e+06 1.90e+06)
[12/01 21:09:31    177s]               cpu = 0:00:32.4 real = 0:00:03.0 mem = 3537.4M
[12/01 21:09:31    177s] OPERPROF:   Finished npPlace at level 2, CPU:32.598, REAL:3.625, MEM:3313.4M
[12/01 21:09:31    177s] OPERPROF: Finished npMain at level 1, CPU:33.315, REAL:3.819, MEM:3057.4M
[12/01 21:09:31    177s] Iteration  7: Total net bbox = 2.933e+06 (1.39e+06 1.54e+06)
[12/01 21:09:31    177s]               Est.  stn bbox = 3.663e+06 (1.76e+06 1.90e+06)
[12/01 21:09:31    177s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3057.4M
[12/01 21:09:35    184s] 
[12/01 21:09:35    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:09:35    184s] TLC MultiMap info (StdDelay):
[12/01 21:09:35    184s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:09:35    184s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:09:35    184s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:09:35    184s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:09:35    184s]  Setting StdDelay to: 40.9ps
[12/01 21:09:35    184s] 
[12/01 21:09:35    184s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:09:36    187s] nrCritNet: 4.99% ( 4778 / 95666 ) cutoffSlk: -131.2ps stdDelay: 40.9ps
[12/01 21:09:40    196s] nrCritNet: 2.00% ( 1910 / 95666 ) cutoffSlk: -3917.9ps stdDelay: 40.9ps
[12/01 21:09:40    196s] Iteration  8: Total net bbox = 2.950e+06 (1.40e+06 1.55e+06)
[12/01 21:09:40    196s]               Est.  stn bbox = 3.680e+06 (1.77e+06 1.91e+06)
[12/01 21:09:40    196s]               cpu = 0:00:19.2 real = 0:00:09.0 mem = 3025.4M
[12/01 21:09:40    196s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3025.4M
[12/01 21:09:40    196s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 21:09:40    196s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.005, MEM:3025.4M
[12/01 21:09:40    196s] OPERPROF: Starting npMain at level 1, MEM:3025.4M
[12/01 21:09:40    197s] OPERPROF:   Starting npPlace at level 2, MEM:3281.4M
[12/01 21:09:44    231s] OPERPROF:   Finished npPlace at level 2, CPU:34.284, REAL:3.815, MEM:3313.4M
[12/01 21:09:44    231s] OPERPROF: Finished npMain at level 1, CPU:34.996, REAL:4.008, MEM:3057.4M
[12/01 21:09:44    231s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3057.4M
[12/01 21:09:44    231s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 21:09:44    231s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.005, MEM:3057.4M
[12/01 21:09:44    231s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3057.4M
[12/01 21:09:44    231s] Starting Early Global Route rough congestion estimation: mem = 3057.4M
[12/01 21:09:44    231s] (I)       Started Import and model ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Create place DB ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Import place data ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read instances and placement ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read nets ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Import place data ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Create place DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Create route DB ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       == Non-default Options ==
[12/01 21:09:44    231s] (I)       Print mode                                         : 2
[12/01 21:09:44    231s] (I)       Stop if highly congested                           : false
[12/01 21:09:44    231s] (I)       Maximum routing layer                              : 5
[12/01 21:09:44    231s] (I)       Assign partition pins                              : false
[12/01 21:09:44    231s] (I)       Support large GCell                                : true
[12/01 21:09:44    231s] (I)       Number of threads                                  : 16
[12/01 21:09:44    231s] (I)       Number of rows per GCell                           : 11
[12/01 21:09:44    231s] (I)       Max num rows per GCell                             : 32
[12/01 21:09:44    231s] (I)       Method to set GCell size                           : row
[12/01 21:09:44    231s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:09:44    231s] (I)       Started Import route data (16T) ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       ============== Pin Summary ==============
[12/01 21:09:44    231s] (I)       +-------+--------+---------+------------+
[12/01 21:09:44    231s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:09:44    231s] (I)       +-------+--------+---------+------------+
[12/01 21:09:44    231s] (I)       |     1 | 289423 |   99.95 |        Pin |
[12/01 21:09:44    231s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:09:44    231s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:09:44    231s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:09:44    231s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:09:44    231s] (I)       +-------+--------+---------+------------+
[12/01 21:09:44    231s] (I)       Use row-based GCell size
[12/01 21:09:44    231s] (I)       Use row-based GCell align
[12/01 21:09:44    231s] (I)       GCell unit size   : 7840
[12/01 21:09:44    231s] (I)       GCell multiplier  : 11
[12/01 21:09:44    231s] (I)       GCell row height  : 7840
[12/01 21:09:44    231s] (I)       Actual row height : 7840
[12/01 21:09:44    231s] (I)       GCell align ref   : 507360 507360
[12/01 21:09:44    231s] [NR-eGR] Track table information for default rule: 
[12/01 21:09:44    231s] [NR-eGR] METAL1 has no routable track
[12/01 21:09:44    231s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:09:44    231s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:09:44    231s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:09:44    231s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:09:44    231s] (I)       ============== Default via ===============
[12/01 21:09:44    231s] (I)       +---+------------------+-----------------+
[12/01 21:09:44    231s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:09:44    231s] (I)       +---+------------------+-----------------+
[12/01 21:09:44    231s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:09:44    231s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:09:44    231s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:09:44    231s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:09:44    231s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 21:09:44    231s] (I)       +---+------------------+-----------------+
[12/01 21:09:44    231s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read routing blockages ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read instance blockages ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read PG blockages ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] [NR-eGR] Read 6833 PG shapes
[12/01 21:09:44    231s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read boundary cut boxes ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:09:44    231s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:09:44    231s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:09:44    231s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:09:44    231s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:09:44    231s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read blackboxes ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:09:44    231s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read prerouted ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 21:09:44    231s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read unlegalized nets ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read nets ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] [NR-eGR] Read numTotalNets=95666  numIgnoredNets=0
[12/01 21:09:44    231s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Set up via pillars ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       early_global_route_priority property id does not exist.
[12/01 21:09:44    231s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Model blockages into capacity
[12/01 21:09:44    231s] (I)       Read Num Blocks=36319  Num Prerouted Wires=0  Num CS=0
[12/01 21:09:44    231s] (I)       Started Initialize 3D capacity ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 0
[12/01 21:09:44    231s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 0
[12/01 21:09:44    231s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 0
[12/01 21:09:44    231s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 0
[12/01 21:09:44    231s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       -- layer congestion ratio --
[12/01 21:09:44    231s] (I)       Layer 1 : 0.100000
[12/01 21:09:44    231s] (I)       Layer 2 : 0.700000
[12/01 21:09:44    231s] (I)       Layer 3 : 0.700000
[12/01 21:09:44    231s] (I)       Layer 4 : 0.700000
[12/01 21:09:44    231s] (I)       Layer 5 : 0.700000
[12/01 21:09:44    231s] (I)       ----------------------------
[12/01 21:09:44    231s] (I)       Number of ignored nets                =      0
[12/01 21:09:44    231s] (I)       Number of connected nets              =      0
[12/01 21:09:44    231s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 21:09:44    231s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 21:09:44    231s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:09:44    231s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:09:44    231s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:09:44    231s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:09:44    231s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:09:44    231s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:09:44    231s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:09:44    231s] (I)       Finished Import route data (16T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Read aux data ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Others data preparation ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 21:09:44    231s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Create route kernel ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Ndr track 0 does not exist
[12/01 21:09:44    231s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:09:44    231s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:09:44    231s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:09:44    231s] (I)       Site width          :  1120  (dbu)
[12/01 21:09:44    231s] (I)       Row height          :  7840  (dbu)
[12/01 21:09:44    231s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:09:44    231s] (I)       GCell width         : 86240  (dbu)
[12/01 21:09:44    231s] (I)       GCell height        : 86240  (dbu)
[12/01 21:09:44    231s] (I)       Grid                :    43    43     5
[12/01 21:09:44    231s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:09:44    231s] (I)       Vertical capacity   :     0 86240     0 86240     0
[12/01 21:09:44    231s] (I)       Horizontal capacity :     0     0 86240     0 86240
[12/01 21:09:44    231s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:09:44    231s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:09:44    231s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:09:44    231s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:09:44    231s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:09:44    231s] (I)       Num tracks per GCell: 93.74 77.00 77.00 77.00 77.00
[12/01 21:09:44    231s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:09:44    231s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:09:44    231s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:09:44    231s] (I)       --------------------------------------------------------
[12/01 21:09:44    231s] 
[12/01 21:09:44    231s] [NR-eGR] ============ Routing rule table ============
[12/01 21:09:44    231s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 21:09:44    231s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:09:44    231s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:09:44    231s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:09:44    231s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:09:44    231s] [NR-eGR] ========================================
[12/01 21:09:44    231s] [NR-eGR] 
[12/01 21:09:44    231s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:09:44    231s] (I)       blocked tracks on layer2 : = 87400 / 141040 (61.97%)
[12/01 21:09:44    231s] (I)       blocked tracks on layer3 : = 64048 / 140653 (45.54%)
[12/01 21:09:44    231s] (I)       blocked tracks on layer4 : = 69245 / 141040 (49.10%)
[12/01 21:09:44    231s] (I)       blocked tracks on layer5 : = 66123 / 140653 (47.01%)
[12/01 21:09:44    231s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Import and model ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Reset routing kernel
[12/01 21:09:44    231s] (I)       Started Initialization ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       numLocalWires=276491  numGlobalNetBranches=60672  numLocalNetBranches=77654
[12/01 21:09:44    231s] (I)       totalPins=289522  totalGlobalPin=87144 (30.10%)
[12/01 21:09:44    231s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Generate topology (16T) ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       total 2D Cap : 311780 = (163622 H, 148158 V)
[12/01 21:09:44    231s] (I)       
[12/01 21:09:44    231s] (I)       ============  Phase 1a Route ============
[12/01 21:09:44    231s] (I)       Started Phase 1a ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Pattern routing (16T) ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Pattern routing (16T) ( CPU: 0.07 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:09:44    231s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Usage: 84416 = (41620 H, 42796 V) = (25.44% H, 28.89% V) = (1.795e+06um H, 1.845e+06um V)
[12/01 21:09:44    231s] (I)       Started Add via demand to 2D ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.04 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       
[12/01 21:09:44    231s] (I)       ============  Phase 1b Route ============
[12/01 21:09:44    231s] (I)       Started Phase 1b ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Usage: 84416 = (41620 H, 42796 V) = (25.44% H, 28.89% V) = (1.795e+06um H, 1.845e+06um V)
[12/01 21:09:44    231s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/01 21:09:44    231s] 
[12/01 21:09:44    231s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] (I)       Started Export 2D cong map ( Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 21:09:44    231s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:44    231s] Finished Early Global Route rough congestion estimation: mem = 3057.4M
[12/01 21:09:44    231s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.367, REAL:0.306, MEM:3057.4M
[12/01 21:09:44    231s] earlyGlobalRoute rough estimation gcell size 11 row height
[12/01 21:09:44    231s] OPERPROF: Starting CDPad at level 1, MEM:3057.4M
[12/01 21:09:44    232s] CDPadU 0.824 -> 0.824. R=0.698, N=94575, GS=43.120
[12/01 21:09:45    232s] OPERPROF: Finished CDPad at level 1, CPU:0.361, REAL:0.105, MEM:3057.4M
[12/01 21:09:45    232s] OPERPROF: Starting npMain at level 1, MEM:3057.4M
[12/01 21:09:45    232s] OPERPROF:   Starting npPlace at level 2, MEM:3281.4M
[12/01 21:09:45    233s] OPERPROF:   Finished npPlace at level 2, CPU:0.253, REAL:0.076, MEM:3281.4M
[12/01 21:09:45    233s] OPERPROF: Finished npMain at level 1, CPU:0.975, REAL:0.277, MEM:3057.4M
[12/01 21:09:45    233s] Global placement CDP skipped at cutLevel 9.
[12/01 21:09:45    233s] Iteration  9: Total net bbox = 2.878e+06 (1.38e+06 1.50e+06)
[12/01 21:09:45    233s]               Est.  stn bbox = 3.621e+06 (1.76e+06 1.86e+06)
[12/01 21:09:45    233s]               cpu = 0:00:36.8 real = 0:00:05.0 mem = 3057.4M
[12/01 21:09:49    243s] nrCritNet: 4.99% ( 4778 / 95666 ) cutoffSlk: -136.8ps stdDelay: 40.9ps
[12/01 21:09:53    252s] nrCritNet: 2.00% ( 1912 / 95666 ) cutoffSlk: -856.2ps stdDelay: 40.9ps
[12/01 21:09:53    252s] Iteration 10: Total net bbox = 2.896e+06 (1.38e+06 1.51e+06)
[12/01 21:09:53    252s]               Est.  stn bbox = 3.639e+06 (1.77e+06 1.87e+06)
[12/01 21:09:53    252s]               cpu = 0:00:19.3 real = 0:00:08.0 mem = 3025.4M
[12/01 21:09:53    252s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3025.4M
[12/01 21:09:53    252s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 21:09:53    252s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:3025.4M
[12/01 21:09:53    252s] OPERPROF: Starting npMain at level 1, MEM:3025.4M
[12/01 21:09:54    253s] OPERPROF:   Starting npPlace at level 2, MEM:3281.4M
[12/01 21:09:57    288s] OPERPROF:   Finished npPlace at level 2, CPU:35.061, REAL:3.886, MEM:3313.4M
[12/01 21:09:57    288s] OPERPROF: Finished npMain at level 1, CPU:35.776, REAL:4.083, MEM:3057.4M
[12/01 21:09:57    288s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3057.4M
[12/01 21:09:57    288s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 21:09:57    288s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.005, MEM:3057.4M
[12/01 21:09:57    288s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3057.4M
[12/01 21:09:57    288s] Starting Early Global Route rough congestion estimation: mem = 3057.4M
[12/01 21:09:57    288s] (I)       Started Import and model ( Curr Mem: 3057.39 MB )
[12/01 21:09:57    288s] (I)       Started Create place DB ( Curr Mem: 3057.39 MB )
[12/01 21:09:57    288s] (I)       Started Import place data ( Curr Mem: 3057.39 MB )
[12/01 21:09:57    288s] (I)       Started Read instances and placement ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read nets ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Import place data ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Create place DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Create route DB ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       == Non-default Options ==
[12/01 21:09:58    288s] (I)       Print mode                                         : 2
[12/01 21:09:58    288s] (I)       Stop if highly congested                           : false
[12/01 21:09:58    288s] (I)       Maximum routing layer                              : 5
[12/01 21:09:58    288s] (I)       Assign partition pins                              : false
[12/01 21:09:58    288s] (I)       Support large GCell                                : true
[12/01 21:09:58    288s] (I)       Number of threads                                  : 16
[12/01 21:09:58    288s] (I)       Number of rows per GCell                           : 6
[12/01 21:09:58    288s] (I)       Max num rows per GCell                             : 32
[12/01 21:09:58    288s] (I)       Method to set GCell size                           : row
[12/01 21:09:58    288s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:09:58    288s] (I)       Started Import route data (16T) ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       ============== Pin Summary ==============
[12/01 21:09:58    288s] (I)       +-------+--------+---------+------------+
[12/01 21:09:58    288s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:09:58    288s] (I)       +-------+--------+---------+------------+
[12/01 21:09:58    288s] (I)       |     1 | 289423 |   99.95 |        Pin |
[12/01 21:09:58    288s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:09:58    288s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:09:58    288s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:09:58    288s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:09:58    288s] (I)       +-------+--------+---------+------------+
[12/01 21:09:58    288s] (I)       Use row-based GCell size
[12/01 21:09:58    288s] (I)       Use row-based GCell align
[12/01 21:09:58    288s] (I)       GCell unit size   : 7840
[12/01 21:09:58    288s] (I)       GCell multiplier  : 6
[12/01 21:09:58    288s] (I)       GCell row height  : 7840
[12/01 21:09:58    288s] (I)       Actual row height : 7840
[12/01 21:09:58    288s] (I)       GCell align ref   : 507360 507360
[12/01 21:09:58    288s] [NR-eGR] Track table information for default rule: 
[12/01 21:09:58    288s] [NR-eGR] METAL1 has no routable track
[12/01 21:09:58    288s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:09:58    288s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:09:58    288s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:09:58    288s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:09:58    288s] (I)       ============== Default via ===============
[12/01 21:09:58    288s] (I)       +---+------------------+-----------------+
[12/01 21:09:58    288s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:09:58    288s] (I)       +---+------------------+-----------------+
[12/01 21:09:58    288s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:09:58    288s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:09:58    288s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:09:58    288s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:09:58    288s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 21:09:58    288s] (I)       +---+------------------+-----------------+
[12/01 21:09:58    288s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read routing blockages ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read instance blockages ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read PG blockages ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] [NR-eGR] Read 6833 PG shapes
[12/01 21:09:58    288s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read boundary cut boxes ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:09:58    288s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:09:58    288s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:09:58    288s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:09:58    288s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:09:58    288s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read blackboxes ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:09:58    288s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read prerouted ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 21:09:58    288s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read unlegalized nets ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read nets ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] [NR-eGR] Read numTotalNets=95666  numIgnoredNets=0
[12/01 21:09:58    288s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Set up via pillars ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       early_global_route_priority property id does not exist.
[12/01 21:09:58    288s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Model blockages into capacity
[12/01 21:09:58    288s] (I)       Read Num Blocks=36319  Num Prerouted Wires=0  Num CS=0
[12/01 21:09:58    288s] (I)       Started Initialize 3D capacity ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 0
[12/01 21:09:58    288s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 0
[12/01 21:09:58    288s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 0
[12/01 21:09:58    288s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 0
[12/01 21:09:58    288s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       -- layer congestion ratio --
[12/01 21:09:58    288s] (I)       Layer 1 : 0.100000
[12/01 21:09:58    288s] (I)       Layer 2 : 0.700000
[12/01 21:09:58    288s] (I)       Layer 3 : 0.700000
[12/01 21:09:58    288s] (I)       Layer 4 : 0.700000
[12/01 21:09:58    288s] (I)       Layer 5 : 0.700000
[12/01 21:09:58    288s] (I)       ----------------------------
[12/01 21:09:58    288s] (I)       Number of ignored nets                =      0
[12/01 21:09:58    288s] (I)       Number of connected nets              =      0
[12/01 21:09:58    288s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 21:09:58    288s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 21:09:58    288s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:09:58    288s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:09:58    288s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:09:58    288s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:09:58    288s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:09:58    288s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:09:58    288s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:09:58    288s] (I)       Finished Import route data (16T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Create route DB ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Read aux data ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Others data preparation ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 21:09:58    288s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Create route kernel ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Ndr track 0 does not exist
[12/01 21:09:58    288s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:09:58    288s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:09:58    288s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:09:58    288s] (I)       Site width          :  1120  (dbu)
[12/01 21:09:58    288s] (I)       Row height          :  7840  (dbu)
[12/01 21:09:58    288s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:09:58    288s] (I)       GCell width         : 47040  (dbu)
[12/01 21:09:58    288s] (I)       GCell height        : 47040  (dbu)
[12/01 21:09:58    288s] (I)       Grid                :    78    78     5
[12/01 21:09:58    288s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:09:58    288s] (I)       Vertical capacity   :     0 47040     0 47040     0
[12/01 21:09:58    288s] (I)       Horizontal capacity :     0     0 47040     0 47040
[12/01 21:09:58    288s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:09:58    288s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:09:58    288s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:09:58    288s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:09:58    288s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:09:58    288s] (I)       Num tracks per GCell: 51.13 42.00 42.00 42.00 42.00
[12/01 21:09:58    288s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:09:58    288s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:09:58    288s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:09:58    288s] (I)       --------------------------------------------------------
[12/01 21:09:58    288s] 
[12/01 21:09:58    288s] [NR-eGR] ============ Routing rule table ============
[12/01 21:09:58    288s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 21:09:58    288s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:09:58    288s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:09:58    288s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:09:58    288s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:09:58    288s] [NR-eGR] ========================================
[12/01 21:09:58    288s] [NR-eGR] 
[12/01 21:09:58    288s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:09:58    288s] (I)       blocked tracks on layer2 : = 142731 / 255840 (55.79%)
[12/01 21:09:58    288s] (I)       blocked tracks on layer3 : = 108702 / 255138 (42.61%)
[12/01 21:09:58    288s] (I)       blocked tracks on layer4 : = 119432 / 255840 (46.68%)
[12/01 21:09:58    288s] (I)       blocked tracks on layer5 : = 118088 / 255138 (46.28%)
[12/01 21:09:58    288s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Reset routing kernel
[12/01 21:09:58    288s] (I)       Started Initialization ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       numLocalWires=218943  numGlobalNetBranches=49467  numLocalNetBranches=60084
[12/01 21:09:58    288s] (I)       totalPins=289522  totalGlobalPin=127533 (44.05%)
[12/01 21:09:58    288s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Generate topology (16T) ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Generate topology (16T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       total 2D Cap : 568180 = (298805 H, 269375 V)
[12/01 21:09:58    288s] (I)       
[12/01 21:09:58    288s] (I)       ============  Phase 1a Route ============
[12/01 21:09:58    288s] (I)       Started Phase 1a ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Pattern routing (16T) ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Pattern routing (16T) ( CPU: 0.16 sec, Real: 0.04 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:09:58    288s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Usage: 156421 = (76249 H, 80172 V) = (25.52% H, 29.76% V) = (1.793e+06um H, 1.886e+06um V)
[12/01 21:09:58    288s] (I)       Started Add via demand to 2D ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Phase 1a ( CPU: 0.18 sec, Real: 0.06 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       
[12/01 21:09:58    288s] (I)       ============  Phase 1b Route ============
[12/01 21:09:58    288s] (I)       Started Phase 1b ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Finished Monotonic routing (16T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Usage: 156422 = (76250 H, 80172 V) = (25.52% H, 29.76% V) = (1.793e+06um H, 1.886e+06um V)
[12/01 21:09:58    288s] (I)       eGR overflow: 0.00% H + 0.54% V
[12/01 21:09:58    288s] 
[12/01 21:09:58    288s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] (I)       Started Export 2D cong map ( Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.19% V
[12/01 21:09:58    288s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3057.39 MB )
[12/01 21:09:58    288s] Finished Early Global Route rough congestion estimation: mem = 3057.4M
[12/01 21:09:58    288s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.502, REAL:0.360, MEM:3057.4M
[12/01 21:09:58    288s] earlyGlobalRoute rough estimation gcell size 6 row height
[12/01 21:09:58    288s] OPERPROF: Starting CDPad at level 1, MEM:3057.4M
[12/01 21:09:58    289s] CDPadU 0.824 -> 0.824. R=0.698, N=94575, GS=23.520
[12/01 21:09:58    289s] OPERPROF: Finished CDPad at level 1, CPU:0.387, REAL:0.109, MEM:3057.4M
[12/01 21:09:58    289s] OPERPROF: Starting npMain at level 1, MEM:3057.4M
[12/01 21:09:58    289s] OPERPROF:   Starting npPlace at level 2, MEM:3281.4M
[12/01 21:09:58    290s] OPERPROF:   Finished npPlace at level 2, CPU:0.237, REAL:0.077, MEM:3281.4M
[12/01 21:09:58    290s] OPERPROF: Finished npMain at level 1, CPU:0.957, REAL:0.270, MEM:3057.4M
[12/01 21:09:58    290s] Global placement CDP skipped at cutLevel 11.
[12/01 21:09:58    290s] Iteration 11: Total net bbox = 2.861e+06 (1.36e+06 1.50e+06)
[12/01 21:09:58    290s]               Est.  stn bbox = 3.613e+06 (1.74e+06 1.87e+06)
[12/01 21:09:58    290s]               cpu = 0:00:37.7 real = 0:00:05.0 mem = 3057.4M
[12/01 21:10:03    300s] nrCritNet: 5.00% ( 4783 / 95666 ) cutoffSlk: -253.9ps stdDelay: 40.9ps
[12/01 21:10:07    309s] nrCritNet: 2.00% ( 1910 / 95666 ) cutoffSlk: -592.8ps stdDelay: 40.9ps
[12/01 21:10:07    309s] Iteration 12: Total net bbox = 2.882e+06 (1.37e+06 1.52e+06)
[12/01 21:10:07    309s]               Est.  stn bbox = 3.634e+06 (1.75e+06 1.88e+06)
[12/01 21:10:07    309s]               cpu = 0:00:19.3 real = 0:00:09.0 mem = 3025.4M
[12/01 21:10:07    309s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3025.4M
[12/01 21:10:07    309s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 21:10:07    309s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.005, REAL:0.005, MEM:3025.4M
[12/01 21:10:07    309s] OPERPROF: Starting npMain at level 1, MEM:3025.4M
[12/01 21:10:07    310s] OPERPROF:   Starting npPlace at level 2, MEM:3281.4M
[12/01 21:10:12    352s] OPERPROF:   Finished npPlace at level 2, CPU:42.509, REAL:4.717, MEM:3290.4M
[12/01 21:10:12    352s] OPERPROF: Finished npMain at level 1, CPU:43.234, REAL:4.921, MEM:3034.4M
[12/01 21:10:12    352s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3034.4M
[12/01 21:10:12    352s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 21:10:12    352s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.006, MEM:3034.4M
[12/01 21:10:12    352s] OPERPROF: Starting npCallHUMEst at level 1, MEM:3034.4M
[12/01 21:10:12    352s] Starting Early Global Route rough congestion estimation: mem = 3034.4M
[12/01 21:10:12    352s] (I)       Started Import and model ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Create place DB ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Import place data ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read instances and placement ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read nets ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Finished Import place data ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Finished Create place DB ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Create route DB ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       == Non-default Options ==
[12/01 21:10:12    352s] (I)       Print mode                                         : 2
[12/01 21:10:12    352s] (I)       Stop if highly congested                           : false
[12/01 21:10:12    352s] (I)       Maximum routing layer                              : 5
[12/01 21:10:12    352s] (I)       Assign partition pins                              : false
[12/01 21:10:12    352s] (I)       Support large GCell                                : true
[12/01 21:10:12    352s] (I)       Number of threads                                  : 16
[12/01 21:10:12    352s] (I)       Number of rows per GCell                           : 3
[12/01 21:10:12    352s] (I)       Max num rows per GCell                             : 32
[12/01 21:10:12    352s] (I)       Method to set GCell size                           : row
[12/01 21:10:12    352s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:10:12    352s] (I)       Started Import route data (16T) ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       ============== Pin Summary ==============
[12/01 21:10:12    352s] (I)       +-------+--------+---------+------------+
[12/01 21:10:12    352s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:10:12    352s] (I)       +-------+--------+---------+------------+
[12/01 21:10:12    352s] (I)       |     1 | 289423 |   99.95 |        Pin |
[12/01 21:10:12    352s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:10:12    352s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:10:12    352s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:10:12    352s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:10:12    352s] (I)       +-------+--------+---------+------------+
[12/01 21:10:12    352s] (I)       Use row-based GCell size
[12/01 21:10:12    352s] (I)       Use row-based GCell align
[12/01 21:10:12    352s] (I)       GCell unit size   : 7840
[12/01 21:10:12    352s] (I)       GCell multiplier  : 3
[12/01 21:10:12    352s] (I)       GCell row height  : 7840
[12/01 21:10:12    352s] (I)       Actual row height : 7840
[12/01 21:10:12    352s] (I)       GCell align ref   : 507360 507360
[12/01 21:10:12    352s] [NR-eGR] Track table information for default rule: 
[12/01 21:10:12    352s] [NR-eGR] METAL1 has no routable track
[12/01 21:10:12    352s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:10:12    352s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:10:12    352s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:10:12    352s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:10:12    352s] (I)       ============== Default via ===============
[12/01 21:10:12    352s] (I)       +---+------------------+-----------------+
[12/01 21:10:12    352s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:10:12    352s] (I)       +---+------------------+-----------------+
[12/01 21:10:12    352s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:10:12    352s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:10:12    352s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:10:12    352s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:10:12    352s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 21:10:12    352s] (I)       +---+------------------+-----------------+
[12/01 21:10:12    352s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read routing blockages ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read instance blockages ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read PG blockages ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] [NR-eGR] Read 6833 PG shapes
[12/01 21:10:12    352s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read boundary cut boxes ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:10:12    352s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:10:12    352s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:10:12    352s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:10:12    352s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:10:12    352s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read blackboxes ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:10:12    352s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read prerouted ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 21:10:12    352s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    352s] (I)       Started Read unlegalized nets ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Read nets ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] [NR-eGR] Read numTotalNets=95666  numIgnoredNets=0
[12/01 21:10:12    353s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Set up via pillars ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       early_global_route_priority property id does not exist.
[12/01 21:10:12    353s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Model blockages into capacity
[12/01 21:10:12    353s] (I)       Read Num Blocks=36319  Num Prerouted Wires=0  Num CS=0
[12/01 21:10:12    353s] (I)       Started Initialize 3D capacity ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 0
[12/01 21:10:12    353s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 0
[12/01 21:10:12    353s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 0
[12/01 21:10:12    353s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 0
[12/01 21:10:12    353s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       -- layer congestion ratio --
[12/01 21:10:12    353s] (I)       Layer 1 : 0.100000
[12/01 21:10:12    353s] (I)       Layer 2 : 0.700000
[12/01 21:10:12    353s] (I)       Layer 3 : 0.700000
[12/01 21:10:12    353s] (I)       Layer 4 : 0.700000
[12/01 21:10:12    353s] (I)       Layer 5 : 0.700000
[12/01 21:10:12    353s] (I)       ----------------------------
[12/01 21:10:12    353s] (I)       Number of ignored nets                =      0
[12/01 21:10:12    353s] (I)       Number of connected nets              =      0
[12/01 21:10:12    353s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 21:10:12    353s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 21:10:12    353s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:10:12    353s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:10:12    353s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:10:12    353s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:10:12    353s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:10:12    353s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:10:12    353s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:10:12    353s] (I)       Finished Import route data (16T) ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Create route DB ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Read aux data ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Others data preparation ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 21:10:12    353s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Create route kernel ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Ndr track 0 does not exist
[12/01 21:10:12    353s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:10:12    353s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:10:12    353s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:10:12    353s] (I)       Site width          :  1120  (dbu)
[12/01 21:10:12    353s] (I)       Row height          :  7840  (dbu)
[12/01 21:10:12    353s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:10:12    353s] (I)       GCell width         : 23520  (dbu)
[12/01 21:10:12    353s] (I)       GCell height        : 23520  (dbu)
[12/01 21:10:12    353s] (I)       Grid                :   156   156     5
[12/01 21:10:12    353s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:10:12    353s] (I)       Vertical capacity   :     0 23520     0 23520     0
[12/01 21:10:12    353s] (I)       Horizontal capacity :     0     0 23520     0 23520
[12/01 21:10:12    353s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:10:12    353s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:10:12    353s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:10:12    353s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:10:12    353s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:10:12    353s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00
[12/01 21:10:12    353s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:10:12    353s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:10:12    353s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:10:12    353s] (I)       --------------------------------------------------------
[12/01 21:10:12    353s] 
[12/01 21:10:12    353s] [NR-eGR] ============ Routing rule table ============
[12/01 21:10:12    353s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 21:10:12    353s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:10:12    353s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:10:12    353s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:10:12    353s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:10:12    353s] [NR-eGR] ========================================
[12/01 21:10:12    353s] [NR-eGR] 
[12/01 21:10:12    353s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:10:12    353s] (I)       blocked tracks on layer2 : = 270209 / 511680 (52.81%)
[12/01 21:10:12    353s] (I)       blocked tracks on layer3 : = 202851 / 510276 (39.75%)
[12/01 21:10:12    353s] (I)       blocked tracks on layer4 : = 236458 / 511680 (46.21%)
[12/01 21:10:12    353s] (I)       blocked tracks on layer5 : = 233780 / 510276 (45.81%)
[12/01 21:10:12    353s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Import and model ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Reset routing kernel
[12/01 21:10:12    353s] (I)       Started Initialization ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       numLocalWires=144991  numGlobalNetBranches=31966  numLocalNetBranches=40595
[12/01 21:10:12    353s] (I)       totalPins=289522  totalGlobalPin=179394 (61.96%)
[12/01 21:10:12    353s] (I)       Finished Initialization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Generate topology (16T) ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Generate topology (16T) ( CPU: 0.04 sec, Real: 0.02 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       total 2D Cap : 1140430 = (600427 H, 540003 V)
[12/01 21:10:12    353s] (I)       
[12/01 21:10:12    353s] (I)       ============  Phase 1a Route ============
[12/01 21:10:12    353s] (I)       Started Phase 1a ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Pattern routing (16T) ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Pattern routing (16T) ( CPU: 0.29 sec, Real: 0.06 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:10:12    353s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Usage: 316203 = (152836 H, 163367 V) = (25.45% H, 30.25% V) = (1.797e+06um H, 1.921e+06um V)
[12/01 21:10:12    353s] (I)       Started Add via demand to 2D ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Add via demand to 2D ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Finished Phase 1a ( CPU: 0.32 sec, Real: 0.10 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       
[12/01 21:10:12    353s] (I)       ============  Phase 1b Route ============
[12/01 21:10:12    353s] (I)       Started Phase 1b ( Curr Mem: 3034.39 MB )
[12/01 21:10:12    353s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3034.39 MB )
[12/01 21:10:13    353s] (I)       Finished Monotonic routing (16T) ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:13    353s] (I)       Usage: 316217 = (152845 H, 163372 V) = (25.46% H, 30.25% V) = (1.797e+06um H, 1.921e+06um V)
[12/01 21:10:13    353s] (I)       eGR overflow: 0.00% H + 0.15% V
[12/01 21:10:13    353s] 
[12/01 21:10:13    353s] (I)       Finished Phase 1b ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:13    353s] (I)       Started Export 2D cong map ( Curr Mem: 3034.39 MB )
[12/01 21:10:13    353s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.09% V
[12/01 21:10:13    353s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3034.39 MB )
[12/01 21:10:13    353s] Finished Early Global Route rough congestion estimation: mem = 3034.4M
[12/01 21:10:13    353s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.678, REAL:0.444, MEM:3034.4M
[12/01 21:10:13    353s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/01 21:10:13    353s] OPERPROF: Starting CDPad at level 1, MEM:3034.4M
[12/01 21:10:13    353s] CDPadU 0.824 -> 0.824. R=0.698, N=94575, GS=11.760
[12/01 21:10:13    353s] OPERPROF: Finished CDPad at level 1, CPU:0.411, REAL:0.115, MEM:3034.4M
[12/01 21:10:13    353s] OPERPROF: Starting npMain at level 1, MEM:3034.4M
[12/01 21:10:13    354s] OPERPROF:   Starting npPlace at level 2, MEM:3258.4M
[12/01 21:10:13    354s] AB param 3.7% (3522/94573).
[12/01 21:10:13    354s] OPERPROF:   Finished npPlace at level 2, CPU:0.272, REAL:0.128, MEM:3258.4M
[12/01 21:10:13    354s] OPERPROF: Finished npMain at level 1, CPU:0.989, REAL:0.333, MEM:3034.4M
[12/01 21:10:13    354s] Global placement CDP is working on the selected area.
[12/01 21:10:13    354s] OPERPROF: Starting npMain at level 1, MEM:3034.4M
[12/01 21:10:13    355s] OPERPROF:   Starting npPlace at level 2, MEM:3258.4M
[12/01 21:10:13    356s] OPERPROF:   Finished npPlace at level 2, CPU:0.811, REAL:0.231, MEM:3290.4M
[12/01 21:10:13    356s] OPERPROF: Finished npMain at level 1, CPU:1.319, REAL:0.391, MEM:3034.4M
[12/01 21:10:13    356s] Iteration 13: Total net bbox = 2.875e+06 (1.35e+06 1.52e+06)
[12/01 21:10:13    356s]               Est.  stn bbox = 3.629e+06 (1.74e+06 1.89e+06)
[12/01 21:10:13    356s]               cpu = 0:00:46.8 real = 0:00:06.0 mem = 3034.4M
[12/01 21:10:14    356s] Iteration 14: Total net bbox = 2.875e+06 (1.35e+06 1.52e+06)
[12/01 21:10:14    356s]               Est.  stn bbox = 3.629e+06 (1.74e+06 1.89e+06)
[12/01 21:10:14    356s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 3034.4M
[12/01 21:10:14    356s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:3034.4M
[12/01 21:10:14    356s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/01 21:10:14    356s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.006, REAL:0.005, MEM:3034.4M
[12/01 21:10:14    356s] OPERPROF: Starting npMain at level 1, MEM:3034.4M
[12/01 21:10:14    357s] OPERPROF:   Starting npPlace at level 2, MEM:3258.4M
[12/01 21:10:22    432s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3514.4M
[12/01 21:10:22    432s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:3514.4M
[12/01 21:10:22    432s] OPERPROF:   Finished npPlace at level 2, CPU:74.990, REAL:8.699, MEM:3290.4M
[12/01 21:10:22    432s] OPERPROF: Finished npMain at level 1, CPU:75.709, REAL:8.896, MEM:3034.4M
[12/01 21:10:23    432s] Iteration 15: Total net bbox = 2.999e+06 (1.41e+06 1.59e+06)
[12/01 21:10:23    432s]               Est.  stn bbox = 3.743e+06 (1.79e+06 1.95e+06)
[12/01 21:10:23    432s]               cpu = 0:01:16 real = 0:00:09.0 mem = 3034.4M
[12/01 21:10:23    432s] [adp] clock
[12/01 21:10:23    432s] [adp] weight, nr nets, wire length
[12/01 21:10:23    432s] [adp]      0        2  2560.352000
[12/01 21:10:23    432s] [adp] data
[12/01 21:10:23    432s] [adp] weight, nr nets, wire length
[12/01 21:10:23    432s] [adp]      0    95664  2996499.191000
[12/01 21:10:23    432s] [adp] 0.000000|0.000000|0.000000
[12/01 21:10:23    432s] Iteration 16: Total net bbox = 2.999e+06 (1.41e+06 1.59e+06)
[12/01 21:10:23    432s]               Est.  stn bbox = 3.743e+06 (1.79e+06 1.95e+06)
[12/01 21:10:23    432s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3034.4M
[12/01 21:10:23    432s] *** cost = 2.999e+06 (1.41e+06 1.59e+06) (cpu for global=0:06:24) real=0:01:08***
[12/01 21:10:23    432s] Placement multithread real runtime: 0:01:08 with 16 threads.
[12/01 21:10:23    432s] Info: 1 clock gating cells identified, 0 (on average) moved 0/8
[12/01 21:10:23    432s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:3034.4M
[12/01 21:10:23    432s] Solver runtime cpu: 0:05:07 real: 0:00:33.7
[12/01 21:10:23    432s] Core Placement runtime cpu: 0:05:20 real: 0:00:37.0
[12/01 21:10:23    432s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 21:10:23    432s] Type 'man IMPSP-9025' for more detail.
[12/01 21:10:23    432s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3034.4M
[12/01 21:10:23    432s] z: 2, totalTracks: 1
[12/01 21:10:23    432s] z: 4, totalTracks: 1
[12/01 21:10:23    432s] z: 6, totalTracks: 1
[12/01 21:10:23    432s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:10:23    432s] All LLGs are deleted
[12/01 21:10:23    432s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3034.4M
[12/01 21:10:23    432s] Core basic site is core7T
[12/01 21:10:23    432s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.098, REAL:0.009, MEM:3258.4M
[12/01 21:10:23    432s] Fast DP-INIT is on for default
[12/01 21:10:23    432s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:10:23    432s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.122, REAL:0.022, MEM:3258.4M
[12/01 21:10:23    432s] OPERPROF:       Starting CMU at level 4, MEM:3258.4M
[12/01 21:10:23    432s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.006, MEM:3290.4M
[12/01 21:10:23    432s] 
[12/01 21:10:23    432s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:10:23    432s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.147, REAL:0.043, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3258.4M
[12/01 21:10:23    432s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3034.4MB).
[12/01 21:10:23    432s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.218, REAL:0.110, MEM:3034.4M
[12/01 21:10:23    432s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.218, REAL:0.110, MEM:3034.4M
[12/01 21:10:23    432s] TDRefine: refinePlace mode is spiral
[12/01 21:10:23    432s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.1
[12/01 21:10:23    432s] OPERPROF: Starting RefinePlace at level 1, MEM:3034.4M
[12/01 21:10:23    432s] *** Starting refinePlace (0:07:13 mem=3034.4M) ***
[12/01 21:10:23    432s] Total net bbox length = 2.999e+06 (1.409e+06 1.590e+06) (ext = 1.263e+04)
[12/01 21:10:23    432s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:10:23    432s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3034.4M
[12/01 21:10:23    432s] Starting refinePlace ...
[12/01 21:10:23    432s] ** Cut row section cpu time 0:00:00.0.
[12/01 21:10:23    432s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 21:10:24    438s] [CPU] RefinePlace/preRPlace (cpu=0:00:05.8, real=0:00:01.0, mem=3045.4MB) @(0:07:13 - 0:07:18).
[12/01 21:10:24    438s] Move report: preRPlace moves 94575 insts, mean move: 1.15 um, max move: 7.62 um 
[12/01 21:10:24    438s] 	Max move on inst (MAU_dut/B3/ram_reg[202]): (1285.07, 1428.21) --> (1286.32, 1421.84)
[12/01 21:10:24    438s] 	Length: 25 sites, height: 1 rows, site name: core7T, cell type: DFFQQBX1
[12/01 21:10:24    438s] wireLenOptFixPriorityInst 0 inst fixed
[12/01 21:10:24    438s] tweakage running in 16 threads.
[12/01 21:10:24    438s] Placement tweakage begins.
[12/01 21:10:24    438s] wire length = 3.949e+06
[12/01 21:10:26    447s] wire length = 3.831e+06
[12/01 21:10:26    447s] Placement tweakage ends.
[12/01 21:10:26    447s] Move report: tweak moves 28666 insts, mean move: 6.52 um, max move: 50.96 um 
[12/01 21:10:26    447s] 	Max move on inst (MAU_dut/BRAM_IN_MUX/U922): (362.88, 398.72) --> (370.72, 355.60)
[12/01 21:10:26    447s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:08.9, real=0:00:02.0, mem=3101.3MB) @(0:07:18 - 0:07:27).
[12/01 21:10:26    447s] 
[12/01 21:10:26    447s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:10:27    449s] Move report: legalization moves 88 insts, mean move: 2.33 um, max move: 17.92 um spiral
[12/01 21:10:27    449s] 	Max move on inst (MAU_dut/ADDER/add_10_G44/U4): (1536.64, 312.48) --> (1538.88, 296.80)
[12/01 21:10:27    449s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:01.0, mem=3101.3MB) @(0:07:27 - 0:07:29).
[12/01 21:10:27    449s] Move report: Detail placement moves 94575 insts, mean move: 2.88 um, max move: 49.94 um 
[12/01 21:10:27    449s] 	Max move on inst (MAU_dut/ARITHMETIC_MUX/U698): (1192.48, 848.06) --> (1233.12, 857.36)
[12/01 21:10:27    449s] 	Runtime: CPU: 0:00:16.5 REAL: 0:00:04.0 MEM: 3101.3MB
[12/01 21:10:27    449s] Statistics of distance of Instance movement in refine placement:
[12/01 21:10:27    449s]   maximum (X+Y) =        49.94 um
[12/01 21:10:27    449s]   inst (MAU_dut/ARITHMETIC_MUX/U698) with max move: (1192.48, 848.056) -> (1233.12, 857.36)
[12/01 21:10:27    449s]   mean    (X+Y) =         2.88 um
[12/01 21:10:27    449s] Summary Report:
[12/01 21:10:27    449s] Instances move: 94575 (out of 94575 movable)
[12/01 21:10:27    449s] Instances flipped: 0
[12/01 21:10:27    449s] Mean displacement: 2.88 um
[12/01 21:10:27    449s] Max displacement: 49.94 um (Instance: MAU_dut/ARITHMETIC_MUX/U698) (1192.48, 848.056) -> (1233.12, 857.36)
[12/01 21:10:27    449s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 21:10:27    449s] Total instances moved : 94575
[12/01 21:10:27    449s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:16.495, REAL:3.829, MEM:3101.3M
[12/01 21:10:27    449s] Total net bbox length = 2.906e+06 (1.325e+06 1.580e+06) (ext = 1.263e+04)
[12/01 21:10:27    449s] Runtime: CPU: 0:00:16.6 REAL: 0:00:04.0 MEM: 3101.3MB
[12/01 21:10:27    449s] [CPU] RefinePlace/total (cpu=0:00:16.6, real=0:00:04.0, mem=3101.3MB) @(0:07:13 - 0:07:29).
[12/01 21:10:27    449s] *** Finished refinePlace (0:07:29 mem=3101.3M) ***
[12/01 21:10:27    449s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.1
[12/01 21:10:27    449s] OPERPROF: Finished RefinePlace at level 1, CPU:16.609, REAL:3.944, MEM:3101.3M
[12/01 21:10:27    449s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3101.3M
[12/01 21:10:27    449s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3101.3M
[12/01 21:10:27    449s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.016, REAL:0.016, MEM:3101.3M
[12/01 21:10:27    449s] All LLGs are deleted
[12/01 21:10:27    449s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3101.3M
[12/01 21:10:27    449s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3101.3M
[12/01 21:10:27    449s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.086, REAL:0.044, MEM:2938.3M
[12/01 21:10:27    449s] *** End of Placement (cpu=0:06:48, real=0:01:16, mem=2938.3M) ***
[12/01 21:10:27    449s] z: 2, totalTracks: 1
[12/01 21:10:27    449s] z: 4, totalTracks: 1
[12/01 21:10:27    449s] z: 6, totalTracks: 1
[12/01 21:10:27    449s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:10:27    449s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2938.3M
[12/01 21:10:27    449s] Core basic site is core7T
[12/01 21:10:27    449s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.111, REAL:0.010, MEM:3162.3M
[12/01 21:10:27    449s] Fast DP-INIT is on for default
[12/01 21:10:27    449s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:10:27    449s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.136, REAL:0.023, MEM:3162.3M
[12/01 21:10:27    449s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.151, REAL:0.036, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.019, REAL:0.015, MEM:2938.3M
[12/01 21:10:27    449s] default core: bins with density > 0.750 = 18.94 % ( 219 / 1156 )
[12/01 21:10:27    449s] Density distribution unevenness ratio = 3.533%
[12/01 21:10:27    449s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.027, REAL:0.023, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:2938.3M
[12/01 21:10:27    449s] All LLGs are deleted
[12/01 21:10:27    449s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2938.3M
[12/01 21:10:27    449s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.017, MEM:2933.3M
[12/01 21:10:27    449s] *** Free Virtual Timing Model ...(mem=2933.3M)
[12/01 21:10:27    449s] Starting IO pin assignment...
[12/01 21:10:27    449s] **INFO: Enable pre-place timing setting for timing analysis
[12/01 21:10:27    449s] Set Using Default Delay Limit as 101.
[12/01 21:10:27    449s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/01 21:10:27    449s] Set Default Net Delay as 0 ps.
[12/01 21:10:27    449s] Set Default Net Load as 0 pF. 
[12/01 21:10:27    449s] **INFO: Analyzing IO path groups for slack adjustment
[12/01 21:10:29    451s] Effort level <high> specified for reg2reg_tmp.4019804 path_group
[12/01 21:10:29    451s] #################################################################################
[12/01 21:10:29    451s] # Design Stage: PreRoute
[12/01 21:10:29    451s] # Design Name: MAU_mapped_pads
[12/01 21:10:29    451s] # Design Mode: 180nm
[12/01 21:10:29    451s] # Analysis Mode: MMMC Non-OCV 
[12/01 21:10:29    451s] # Parasitics Mode: No SPEF/RCDB 
[12/01 21:10:29    451s] # Signoff Settings: SI Off 
[12/01 21:10:29    451s] #################################################################################
[12/01 21:10:29    451s] Topological Sorting (REAL = 0:00:00.0, MEM = 2934.5M, InitMEM = 2920.8M)
[12/01 21:10:29    451s] Calculate delays in BcWc mode...
[12/01 21:10:29    451s] Start delay calculation (fullDC) (16 T). (MEM=2934.47)
[12/01 21:10:29    451s] End AAE Lib Interpolated Model. (MEM=2946.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:10:30    461s] Total number of fetched objects 95668
[12/01 21:10:30    461s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:10:30    461s] End delay calculation. (MEM=3592.26 CPU=0:00:08.5 REAL=0:00:01.0)
[12/01 21:10:30    461s] End delay calculation (fullDC). (MEM=3592.26 CPU=0:00:09.8 REAL=0:00:01.0)
[12/01 21:10:30    461s] *** CDM Built up (cpu=0:00:10.0  real=0:00:01.0  mem= 3592.3M) ***
[12/01 21:10:32    463s] **INFO: Disable pre-place timing setting for timing analysis
[12/01 21:10:32    463s] Set Using Default Delay Limit as 1000.
[12/01 21:10:32    463s] Set Default Net Delay as 1000 ps.
[12/01 21:10:32    463s] Set Default Net Load as 0.5 pF. 
[12/01 21:10:32    463s] Info: Disable timing driven in postCTS congRepair.
[12/01 21:10:32    463s] 
[12/01 21:10:32    463s] Starting congRepair ...
[12/01 21:10:32    463s] User Input Parameters:
[12/01 21:10:32    463s] - Congestion Driven    : On
[12/01 21:10:32    463s] - Timing Driven        : Off
[12/01 21:10:32    463s] - Area-Violation Based : On
[12/01 21:10:32    463s] - Start Rollback Level : -5
[12/01 21:10:32    463s] - Legalized            : On
[12/01 21:10:32    463s] - Window Based         : Off
[12/01 21:10:32    463s] - eDen incr mode       : Off
[12/01 21:10:32    463s] - Small incr mode      : Off
[12/01 21:10:32    463s] 
[12/01 21:10:32    463s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3581.7M
[12/01 21:10:32    463s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.020, MEM:3581.7M
[12/01 21:10:32    463s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3581.7M
[12/01 21:10:32    463s] Starting Early Global Route congestion estimation: mem = 3581.7M
[12/01 21:10:32    463s] (I)       Started Import and model ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Create place DB ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Import place data ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read instances and placement ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read nets ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Read nets ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Import place data ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Create place DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Create route DB ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       == Non-default Options ==
[12/01 21:10:32    463s] (I)       Maximum routing layer                              : 5
[12/01 21:10:32    463s] (I)       Number of threads                                  : 16
[12/01 21:10:32    463s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 21:10:32    463s] (I)       Method to set GCell size                           : row
[12/01 21:10:32    463s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:10:32    463s] (I)       Started Import route data (16T) ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       ============== Pin Summary ==============
[12/01 21:10:32    463s] (I)       +-------+--------+---------+------------+
[12/01 21:10:32    463s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:10:32    463s] (I)       +-------+--------+---------+------------+
[12/01 21:10:32    463s] (I)       |     1 | 289425 |   99.95 |        Pin |
[12/01 21:10:32    463s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:10:32    463s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:10:32    463s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:10:32    463s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:10:32    463s] (I)       +-------+--------+---------+------------+
[12/01 21:10:32    463s] (I)       Use row-based GCell size
[12/01 21:10:32    463s] (I)       Use row-based GCell align
[12/01 21:10:32    463s] (I)       GCell unit size   : 7840
[12/01 21:10:32    463s] (I)       GCell multiplier  : 1
[12/01 21:10:32    463s] (I)       GCell row height  : 7840
[12/01 21:10:32    463s] (I)       Actual row height : 7840
[12/01 21:10:32    463s] (I)       GCell align ref   : 507360 507360
[12/01 21:10:32    463s] [NR-eGR] Track table information for default rule: 
[12/01 21:10:32    463s] [NR-eGR] METAL1 has no routable track
[12/01 21:10:32    463s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:10:32    463s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:10:32    463s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:10:32    463s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:10:32    463s] (I)       ============== Default via ===============
[12/01 21:10:32    463s] (I)       +---+------------------+-----------------+
[12/01 21:10:32    463s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:10:32    463s] (I)       +---+------------------+-----------------+
[12/01 21:10:32    463s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:10:32    463s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:10:32    463s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:10:32    463s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:10:32    463s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/01 21:10:32    463s] (I)       +---+------------------+-----------------+
[12/01 21:10:32    463s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read routing blockages ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read instance blockages ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read PG blockages ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] [NR-eGR] Read 6833 PG shapes
[12/01 21:10:32    463s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read boundary cut boxes ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:10:32    463s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:10:32    463s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:10:32    463s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:10:32    463s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:10:32    463s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read blackboxes ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:10:32    463s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read prerouted ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 21:10:32    463s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read unlegalized nets ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read nets ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] [NR-eGR] Read numTotalNets=95666  numIgnoredNets=0
[12/01 21:10:32    463s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Set up via pillars ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       early_global_route_priority property id does not exist.
[12/01 21:10:32    463s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Model blockages into capacity
[12/01 21:10:32    463s] (I)       Read Num Blocks=36319  Num Prerouted Wires=0  Num CS=0
[12/01 21:10:32    463s] (I)       Started Initialize 3D capacity ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 0
[12/01 21:10:32    463s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 0
[12/01 21:10:32    463s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 0
[12/01 21:10:32    463s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 0
[12/01 21:10:32    463s] (I)       Finished Initialize 3D capacity ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       -- layer congestion ratio --
[12/01 21:10:32    463s] (I)       Layer 1 : 0.100000
[12/01 21:10:32    463s] (I)       Layer 2 : 0.700000
[12/01 21:10:32    463s] (I)       Layer 3 : 0.700000
[12/01 21:10:32    463s] (I)       Layer 4 : 0.700000
[12/01 21:10:32    463s] (I)       Layer 5 : 0.700000
[12/01 21:10:32    463s] (I)       ----------------------------
[12/01 21:10:32    463s] (I)       Number of ignored nets                =      0
[12/01 21:10:32    463s] (I)       Number of connected nets              =      0
[12/01 21:10:32    463s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 21:10:32    463s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 21:10:32    463s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:10:32    463s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:10:32    463s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:10:32    463s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:10:32    463s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:10:32    463s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:10:32    463s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:10:32    463s] (I)       Finished Import route data (16T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Create route DB ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Read aux data ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Others data preparation ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 21:10:32    463s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Create route kernel ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Ndr track 0 does not exist
[12/01 21:10:32    463s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:10:32    463s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:10:32    463s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:10:32    463s] (I)       Site width          :  1120  (dbu)
[12/01 21:10:32    463s] (I)       Row height          :  7840  (dbu)
[12/01 21:10:32    463s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:10:32    463s] (I)       GCell width         :  7840  (dbu)
[12/01 21:10:32    463s] (I)       GCell height        :  7840  (dbu)
[12/01 21:10:32    463s] (I)       Grid                :   468   467     5
[12/01 21:10:32    463s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:10:32    463s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:10:32    463s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:10:32    463s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:10:32    463s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:10:32    463s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:10:32    463s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:10:32    463s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:10:32    463s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:10:32    463s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:10:32    463s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:10:32    463s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:10:32    463s] (I)       --------------------------------------------------------
[12/01 21:10:32    463s] 
[12/01 21:10:32    463s] [NR-eGR] ============ Routing rule table ============
[12/01 21:10:32    463s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 21:10:32    463s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:10:32    463s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:10:32    463s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:10:32    463s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:10:32    463s] [NR-eGR] ========================================
[12/01 21:10:32    463s] [NR-eGR] 
[12/01 21:10:32    463s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:10:32    463s] (I)       blocked tracks on layer2 : = 785723 / 1531760 (51.30%)
[12/01 21:10:32    463s] (I)       blocked tracks on layer3 : = 572964 / 1530828 (37.43%)
[12/01 21:10:32    463s] (I)       blocked tracks on layer4 : = 703601 / 1531760 (45.93%)
[12/01 21:10:32    463s] (I)       blocked tracks on layer5 : = 696510 / 1530828 (45.50%)
[12/01 21:10:32    463s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Import and model ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Reset routing kernel
[12/01 21:10:32    463s] (I)       Started Global Routing ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Initialization ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       totalPins=289522  totalGlobalPin=280297 (96.81%)
[12/01 21:10:32    463s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Net group 1 ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Started Generate topology (16T) ( Curr Mem: 3581.74 MB )
[12/01 21:10:32    463s] (I)       Finished Generate topology (16T) ( CPU: 0.12 sec, Real: 0.04 sec, Curr Mem: 2870.74 MB )
[12/01 21:10:32    463s] (I)       total 2D Cap : 3411649 = (1804545 H, 1607104 V)
[12/01 21:10:32    463s] [NR-eGR] Layer group 1: route 95639 net(s) in layer range [2, 5]
[12/01 21:10:32    463s] (I)       
[12/01 21:10:32    463s] (I)       ============  Phase 1a Route ============
[12/01 21:10:32    463s] (I)       Started Phase 1a ( Curr Mem: 2880.08 MB )
[12/01 21:10:32    463s] (I)       Started Pattern routing (16T) ( Curr Mem: 2880.08 MB )
[12/01 21:10:32    464s] (I)       Finished Pattern routing (16T) ( CPU: 0.65 sec, Real: 0.16 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:10:32    464s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Usage: 957103 = (454233 H, 502870 V) = (25.17% H, 31.29% V) = (1.781e+06um H, 1.971e+06um V)
[12/01 21:10:32    464s] (I)       Started Add via demand to 2D ( Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Finished Phase 1a ( CPU: 0.72 sec, Real: 0.22 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       
[12/01 21:10:32    464s] (I)       ============  Phase 1b Route ============
[12/01 21:10:32    464s] (I)       Started Phase 1b ( Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Started Monotonic routing (16T) ( Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Finished Monotonic routing (16T) ( CPU: 0.15 sec, Real: 0.07 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Usage: 957515 = (454457 H, 503058 V) = (25.18% H, 31.30% V) = (1.781e+06um H, 1.972e+06um V)
[12/01 21:10:32    464s] (I)       Overflow of layer group 1: 0.05% H + 0.24% V. EstWL: 3.753459e+06um
[12/01 21:10:32    464s] (I)       Congestion metric : 0.05%H 0.24%V, 0.30%HV
[12/01 21:10:32    464s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:10:32    464s] (I)       Finished Phase 1b ( CPU: 0.15 sec, Real: 0.08 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       
[12/01 21:10:32    464s] (I)       ============  Phase 1c Route ============
[12/01 21:10:32    464s] (I)       Started Phase 1c ( Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Started Two level routing ( Curr Mem: 2965.33 MB )
[12/01 21:10:32    464s] (I)       Level2 Grid: 94 x 94
[12/01 21:10:33    464s] (I)       Started Two Level Routing ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Usage: 957518 = (454461 H, 503057 V) = (25.18% H, 31.30% V) = (1.781e+06um H, 1.972e+06um V)
[12/01 21:10:33    464s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       
[12/01 21:10:33    464s] (I)       ============  Phase 1d Route ============
[12/01 21:10:33    464s] (I)       Started Phase 1d ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Started Detoured routing ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Usage: 957672 = (454562 H, 503110 V) = (25.19% H, 31.31% V) = (1.782e+06um H, 1.972e+06um V)
[12/01 21:10:33    464s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       
[12/01 21:10:33    464s] (I)       ============  Phase 1e Route ============
[12/01 21:10:33    464s] (I)       Started Phase 1e ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Started Route legalization ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Usage: 957672 = (454562 H, 503110 V) = (25.19% H, 31.31% V) = (1.782e+06um H, 1.972e+06um V)
[12/01 21:10:33    464s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.15% V. EstWL: 3.754074e+06um
[12/01 21:10:33    464s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       
[12/01 21:10:33    464s] (I)       ============  Phase 1l Route ============
[12/01 21:10:33    464s] (I)       Started Phase 1l ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Started Layer assignment (16T) ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    464s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    465s] (I)       Finished Layer assignment (16T) ( CPU: 1.17 sec, Real: 0.17 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    465s] (I)       Finished Phase 1l ( CPU: 1.17 sec, Real: 0.17 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    465s] (I)       Finished Net group 1 ( CPU: 2.28 sec, Real: 0.63 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    465s] (I)       Started Clean cong LA ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    465s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    465s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 21:10:33    465s] (I)       Layer  2:     785613    346469       849      692006      834610    (45.33%) 
[12/01 21:10:33    465s] (I)       Layer  3:     971966    313596       263      512309     1014314    (33.56%) 
[12/01 21:10:33    466s] (I)       Layer  4:     830945    327323       279      675899      850717    (44.27%) 
[12/01 21:10:33    466s] (I)       Layer  5:     837080    174775         4      682864      843759    (44.73%) 
[12/01 21:10:33    466s] (I)       Total:       3425604   1162163      1395     2563078     3543400    (41.97%) 
[12/01 21:10:33    466s] (I)       
[12/01 21:10:33    466s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:10:33    466s] [NR-eGR]                        OverCon           OverCon            
[12/01 21:10:33    466s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/01 21:10:33    466s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/01 21:10:33    466s] [NR-eGR] ---------------------------------------------------------------
[12/01 21:10:33    466s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:10:33    466s] [NR-eGR]  METAL2  (2)       722( 0.61%)        17( 0.01%)   ( 0.62%) 
[12/01 21:10:33    466s] [NR-eGR]  METAL3  (3)       225( 0.16%)         2( 0.00%)   ( 0.16%) 
[12/01 21:10:33    466s] [NR-eGR]  METAL4  (4)       254( 0.21%)         2( 0.00%)   ( 0.21%) 
[12/01 21:10:33    466s] [NR-eGR]  METAL5  (5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:10:33    466s] [NR-eGR] ---------------------------------------------------------------
[12/01 21:10:33    466s] [NR-eGR] Total             1205( 0.24%)        21( 0.00%)   ( 0.24%) 
[12/01 21:10:33    466s] [NR-eGR] 
[12/01 21:10:33    466s] (I)       Finished Global Routing ( CPU: 2.30 sec, Real: 0.66 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] (I)       Started Export 3D cong map ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] (I)       total 2D Cap : 3428085 = (1809575 H, 1618510 V)
[12/01 21:10:33    466s] (I)       Started Export 2D cong map ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.11% V
[12/01 21:10:33    466s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.12% V
[12/01 21:10:33    466s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] Early Global Route congestion estimation runtime: 0.95 seconds, mem = 2965.3M
[12/01 21:10:33    466s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.600, REAL:0.954, MEM:2965.3M
[12/01 21:10:33    466s] OPERPROF: Starting HotSpotCal at level 1, MEM:2965.3M
[12/01 21:10:33    466s] [hotspot] +------------+---------------+---------------+
[12/01 21:10:33    466s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 21:10:33    466s] [hotspot] +------------+---------------+---------------+
[12/01 21:10:33    466s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 21:10:33    466s] [hotspot] +------------+---------------+---------------+
[12/01 21:10:33    466s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 21:10:33    466s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 21:10:33    466s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:2965.3M
[12/01 21:10:33    466s] Skipped repairing congestion.
[12/01 21:10:33    466s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2965.3M
[12/01 21:10:33    466s] Starting Early Global Route wiring: mem = 2965.3M
[12/01 21:10:33    466s] (I)       ============= Track Assignment ============
[12/01 21:10:33    466s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] (I)       Started Track Assignment (16T) ( Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 21:10:33    466s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2965.33 MB )
[12/01 21:10:33    466s] (I)       Run Multi-thread track assignment
[12/01 21:10:33    467s] (I)       Finished Track Assignment (16T) ( CPU: 1.59 sec, Real: 0.13 sec, Curr Mem: 2963.33 MB )
[12/01 21:10:33    467s] (I)       Started Export ( Curr Mem: 2963.33 MB )
[12/01 21:10:33    467s] [NR-eGR] Started Export DB wires ( Curr Mem: 2963.33 MB )
[12/01 21:10:33    467s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.39 sec, Real: 0.04 sec, Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.10 sec, Real: 0.01 sec, Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] [NR-eGR] Finished Export DB wires ( CPU: 0.50 sec, Real: 0.07 sec, Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:10:33    468s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289423
[12/01 21:10:33    468s] [NR-eGR] METAL2  (2V) length: 8.575309e+05um, number of vias: 371641
[12/01 21:10:33    468s] [NR-eGR] METAL3  (3H) length: 1.135672e+06um, number of vias: 64686
[12/01 21:10:33    468s] [NR-eGR] METAL4  (4V) length: 1.250280e+06um, number of vias: 25516
[12/01 21:10:33    468s] [NR-eGR] METAL5  (5H) length: 6.886093e+05um, number of vias: 0
[12/01 21:10:33    468s] [NR-eGR] Total length: 3.932092e+06um, number of vias: 751266
[12/01 21:10:33    468s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:10:33    468s] [NR-eGR] Total eGR-routed clock nets wire length: 2.746124e+04um 
[12/01 21:10:33    468s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:10:33    468s] (I)       Started Update net boxes ( Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] (I)       Finished Update net boxes ( CPU: 0.15 sec, Real: 0.02 sec, Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] (I)       Started Update timing ( Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] (I)       Finished Export ( CPU: 0.70 sec, Real: 0.14 sec, Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] (I)       Started Postprocess design ( Curr Mem: 2963.33 MB )
[12/01 21:10:33    468s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2913.33 MB )
[12/01 21:10:33    468s] Early Global Route wiring runtime: 0.29 seconds, mem = 2913.3M
[12/01 21:10:33    468s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.308, REAL:0.291, MEM:2913.3M
[12/01 21:10:33    468s] Tdgp not successfully inited but do clear! skip clearing
[12/01 21:10:33    468s] End of congRepair (cpu=0:00:05.0, real=0:00:01.0)
[12/01 21:10:33    468s] *** Finishing placeDesign default flow ***
[12/01 21:10:33    468s] **placeDesign ... cpu = 0: 7:24, real = 0: 1:30, mem = 2842.3M **
[12/01 21:10:33    468s] Tdgp not successfully inited but do clear! skip clearing
[12/01 21:10:33    468s] 
[12/01 21:10:33    468s] *** Summary of all messages that are not suppressed in this session:
[12/01 21:10:33    468s] Severity  ID               Count  Summary                                  
[12/01 21:10:33    468s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/01 21:10:33    468s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 21:10:33    468s] *** Message Summary: 3 warning(s), 0 error(s)
[12/01 21:10:33    468s] 
[12/01 21:10:33    468s] <CMD> setDrawView place
[12/01 21:10:33    468s] <CMD> checkPlace ./RPT/place.rpt
[12/01 21:10:33    468s] OPERPROF: Starting checkPlace at level 1, MEM:2842.3M
[12/01 21:10:33    468s] z: 2, totalTracks: 1
[12/01 21:10:33    468s] z: 4, totalTracks: 1
[12/01 21:10:33    468s] z: 6, totalTracks: 1
[12/01 21:10:33    468s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:10:33    468s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2842.3M
[12/01 21:10:33    468s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2842.3M
[12/01 21:10:33    468s] Core basic site is core7T
[12/01 21:10:33    468s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2842.3M
[12/01 21:10:33    468s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.107, REAL:0.010, MEM:3098.3M
[12/01 21:10:33    468s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 21:10:33    468s] SiteArray: use 3,461,120 bytes
[12/01 21:10:33    468s] SiteArray: current memory after site array memory allocation 3098.3M
[12/01 21:10:33    468s] SiteArray: FP blocked sites are writable
[12/01 21:10:33    468s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:10:33    468s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3098.3M
[12/01 21:10:33    468s] Process 3055 wires and vias for routing blockage analysis
[12/01 21:10:33    468s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.110, REAL:0.007, MEM:3098.3M
[12/01 21:10:33    468s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.242, REAL:0.031, MEM:3098.3M
[12/01 21:10:33    468s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.038, MEM:2842.3M
[12/01 21:10:33    468s] Begin checking placement ... (start mem=2842.3M, init mem=2842.3M)
[12/01 21:10:33    468s] Begin checking exclusive groups violation ...
[12/01 21:10:33    468s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 21:10:33    468s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 21:10:33    468s] 
[12/01 21:10:33    468s] Running CheckPlace using 16 threads!...
[12/01 21:10:34    469s] 
[12/01 21:10:34    469s] ...checkPlace MT is done!
[12/01 21:10:34    469s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2842.3M
[12/01 21:10:34    469s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.029, REAL:0.029, MEM:2842.3M
[12/01 21:10:34    469s] *info: Placed = 94575         
[12/01 21:10:34    469s] *info: Unplaced = 0           
[12/01 21:10:34    469s] Placement Density:69.80%(1230100/1762197)
[12/01 21:10:34    469s] Placement Density (including fixed std cells):69.80%(1230100/1762197)
[12/01 21:10:34    469s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2842.3M
[12/01 21:10:34    469s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.012, REAL:0.013, MEM:2842.3M
[12/01 21:10:34    469s] Finished checkPlace (total: cpu=0:00:01.5, real=0:00:01.0; vio checks: cpu=0:00:01.2, real=0:00:01.0; mem=2842.3M)
[12/01 21:10:34    469s] OPERPROF: Finished checkPlace at level 1, CPU:1.475, REAL:0.347, MEM:2842.3M
[12/01 21:10:34    470s] <CMD> saveDesign DBS/project-placed.enc
[12/01 21:10:34    470s] #% Begin save design ... (date=12/01 21:10:34, mem=1844.7M)
[12/01 21:10:34    470s] % Begin Save ccopt configuration ... (date=12/01 21:10:34, mem=1844.7M)
[12/01 21:10:34    470s] % End Save ccopt configuration ... (date=12/01 21:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1844.7M, current mem=1844.7M)
[12/01 21:10:34    470s] % Begin Save netlist data ... (date=12/01 21:10:34, mem=1844.7M)
[12/01 21:10:34    470s] Writing Binary DB to DBS/project-placed.enc.dat.tmp/vbin/MAU_mapped_pads.v.bin in multi-threaded mode...
[12/01 21:10:34    470s] % End Save netlist data ... (date=12/01 21:10:34, total cpu=0:00:00.2, real=0:00:00.0, peak res=1845.1M, current mem=1845.1M)
[12/01 21:10:34    470s] Saving symbol-table file in separate thread ...
[12/01 21:10:34    470s] Saving congestion map file in separate thread ...
[12/01 21:10:34    470s] % Begin Save AAE data ... (date=12/01 21:10:34, mem=1845.6M)
[12/01 21:10:34    470s] Saving AAE Data ...
[12/01 21:10:34    470s] Saving congestion map file DBS/project-placed.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
[12/01 21:10:34    470s] % End Save AAE data ... (date=12/01 21:10:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1845.6M, current mem=1845.6M)
[12/01 21:10:34    470s] Saving preference file DBS/project-placed.enc.dat.tmp/gui.pref.tcl ...
[12/01 21:10:34    470s] Saving mode setting ...
[12/01 21:10:34    470s] Saving global file ...
[12/01 21:10:34    470s] Saving Drc markers ...
[12/01 21:10:34    470s] ... No Drc file written since there is no markers found.
[12/01 21:10:34    470s] Saving special route data file in separate thread ...
[12/01 21:10:34    470s] Saving PG file in separate thread ...
[12/01 21:10:34    470s] Saving placement file in separate thread ...
[12/01 21:10:34    470s] Saving route file in separate thread ...
[12/01 21:10:34    470s] Saving property file in separate thread ...
[12/01 21:10:34    470s] Saving PG file DBS/project-placed.enc.dat.tmp/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:10:34 2022)
[12/01 21:10:34    470s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 21:10:34    470s] Save Adaptive View Pruning View Names to Binary file
[12/01 21:10:34    470s] Saving property file DBS/project-placed.enc.dat.tmp/MAU_mapped_pads.prop
[12/01 21:10:34    470s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:10:34    470s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2921.9M) ***
[12/01 21:10:34    470s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2921.9M) ***
[12/01 21:10:35    470s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2921.9M) ***
[12/01 21:10:35    470s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[12/01 21:10:35    470s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:10:35    471s] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=2905.9M) ***
[12/01 21:10:35    471s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 21:10:35    471s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:10:35    471s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:10:35    471s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:10:35    471s] % Begin Save power constraints data ... (date=12/01 21:10:35, mem=1847.3M)
[12/01 21:10:35    471s] % End Save power constraints data ... (date=12/01 21:10:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1847.3M, current mem=1847.3M)
[12/01 21:10:36    471s] Generated self-contained design project-placed.enc.dat.tmp
[12/01 21:10:37    471s] #% End save design ... (date=12/01 21:10:37, total cpu=0:00:01.3, real=0:00:03.0, peak res=1847.3M, current mem=1843.5M)
[12/01 21:10:37    471s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 21:10:37    471s] 
[12/01 21:10:46    472s] <CMD> zoomBox -630.82850 -816.72750 2659.61700 2790.35400
[12/01 21:10:47    472s] <CMD> zoomBox -364.46950 -568.33950 2432.40950 2497.68000
[12/01 21:10:47    472s] <CMD> zoomBox -172.43400 -359.93750 2204.91300 2246.17900
[12/01 21:10:53    473s] <CMD> pan -154.57400 -246.24150
[12/01 21:11:56    478s] <CMD> setMultiCpuUsage -localCpu 16 -keepLicense true -acquireLicense 16
[12/01 21:11:56    478s] Setting releaseMultiCpuLicenseMode to false.
[12/01 21:11:56    478s] <CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
[12/01 21:11:56    478s] <CMD> setDesignMode -topRoutingLayer 5
[12/01 21:11:56    478s] <CMD> setDesignMode -bottomRoutingLayer 2
[12/01 21:11:56    478s] <CMD> create_route_type -name clkroute -top_preferred_layer 5
[12/01 21:11:56    478s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[12/01 21:11:56    478s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[12/01 21:11:56    478s] <CMD> set_ccopt_property buffer_cells BUFX1
[12/01 21:11:56    478s] <CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
[12/01 21:11:56    478s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[12/01 21:11:56    478s] Creating clock tree spec for modes (timing configs): constraint
[12/01 21:11:56    478s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/01 21:11:56    478s] Reset timing graph...
[12/01 21:11:56    478s] Ignoring AAE DB Resetting ...
[12/01 21:11:56    478s] Reset timing graph done.
[12/01 21:11:56    478s] Ignoring AAE DB Resetting ...
[12/01 21:11:57    479s] Analyzing clock structure...
[12/01 21:11:57    479s] Analyzing clock structure done.
[12/01 21:11:57    479s] Reset timing graph...
[12/01 21:11:58    480s] Ignoring AAE DB Resetting ...
[12/01 21:11:58    480s] Reset timing graph done.
[12/01 21:11:58    480s] Wrote: ccopt.spec
[12/01 21:11:58    480s] <CMD> get_ccopt_clock_trees
[12/01 21:11:58    480s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[12/01 21:11:58    480s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[12/01 21:11:58    480s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[12/01 21:11:58    480s] Extracting original clock gating for clk...
[12/01 21:11:58    480s]   clock_tree clk contains 2083 sinks and 0 clock gates.
[12/01 21:11:58    480s]   Extraction for clk complete.
[12/01 21:11:58    480s] Extracting original clock gating for clk done.
[12/01 21:11:58    480s] <CMD> set_ccopt_property clock_period -pin clk 7
[12/01 21:11:58    480s] <CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
[12/01 21:11:58    480s] The skew group clk/constraint was created. It contains 2083 sinks and 1 sources.
[12/01 21:11:58    480s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
[12/01 21:11:58    480s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
[12/01 21:11:58    480s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
[12/01 21:11:58    480s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
[12/01 21:11:58    480s] <CMD> check_ccopt_clock_tree_convergence
[12/01 21:11:58    480s] Checking clock tree convergence...
[12/01 21:11:58    480s] Checking clock tree convergence done.
[12/01 21:11:58    480s] <CMD> get_ccopt_property auto_design_state_for_ilms
[12/01 21:11:58    480s] <CMD> ccopt_design -cts
[12/01 21:11:58    480s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:08:00.2/0:05:30.7 (1.5), mem = 2863.2M
[12/01 21:11:58    480s] Runtime...
[12/01 21:11:58    480s] **INFO: User's settings:
[12/01 21:11:58    480s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/01 21:11:58    480s] setDesignMode -bottomRoutingLayer              2
[12/01 21:11:58    480s] setDesignMode -process                         180
[12/01 21:11:58    480s] setDesignMode -topRoutingLayer                 5
[12/01 21:11:58    480s] setExtractRCMode -coupling_c_th                3
[12/01 21:11:58    480s] setExtractRCMode -engine                       preRoute
[12/01 21:11:58    480s] setExtractRCMode -relative_c_th                0.03
[12/01 21:11:58    480s] setExtractRCMode -total_c_th                   5
[12/01 21:11:58    480s] setDelayCalMode -engine                        aae
[12/01 21:11:58    480s] setDelayCalMode -ignoreNetLoad                 false
[12/01 21:11:58    480s] setPlaceMode -place_global_cong_effort         auto
[12/01 21:11:58    480s] setPlaceMode -place_global_place_io_pins       true
[12/01 21:11:58    480s] setPlaceMode -timingDriven                     true
[12/01 21:11:58    480s] 
[12/01 21:11:58    480s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[12/01 21:11:58    480s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/01 21:11:58    480s] Set place::cacheFPlanSiteMark to 1
[12/01 21:11:58    480s] CCOpt::Phase::Initialization...
[12/01 21:11:58    480s] Check Prerequisites...
[12/01 21:11:58    480s] Leaving CCOpt scope - CheckPlace...
[12/01 21:11:58    480s] OPERPROF: Starting checkPlace at level 1, MEM:2863.2M
[12/01 21:11:58    480s] z: 2, totalTracks: 1
[12/01 21:11:58    480s] z: 4, totalTracks: 1
[12/01 21:11:58    480s] z: 6, totalTracks: 1
[12/01 21:11:58    480s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:11:58    480s] All LLGs are deleted
[12/01 21:11:58    480s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2863.2M
[12/01 21:11:58    480s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2863.2M
[12/01 21:11:58    480s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2863.2M
[12/01 21:11:58    480s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2863.2M
[12/01 21:11:58    480s] Core basic site is core7T
[12/01 21:11:58    480s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2863.2M
[12/01 21:11:58    480s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.113, REAL:0.010, MEM:3119.2M
[12/01 21:11:58    480s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 21:11:58    480s] SiteArray: use 3,461,120 bytes
[12/01 21:11:58    480s] SiteArray: current memory after site array memory allocation 3119.2M
[12/01 21:11:58    480s] SiteArray: FP blocked sites are writable
[12/01 21:11:58    480s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.135, REAL:0.020, MEM:3119.2M
[12/01 21:11:58    480s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.143, REAL:0.027, MEM:2863.2M
[12/01 21:11:58    480s] Begin checking placement ... (start mem=2863.2M, init mem=2863.2M)
[12/01 21:11:58    480s] Begin checking exclusive groups violation ...
[12/01 21:11:58    480s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 21:11:58    480s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 21:11:58    480s] 
[12/01 21:11:58    480s] Running CheckPlace using 16 threads!...
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] ...checkPlace MT is done!
[12/01 21:11:58    481s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2863.2M
[12/01 21:11:58    481s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.025, REAL:0.026, MEM:2863.2M
[12/01 21:11:58    481s] *info: Placed = 94575         
[12/01 21:11:58    481s] *info: Unplaced = 0           
[12/01 21:11:58    481s] Placement Density:69.80%(1230100/1762197)
[12/01 21:11:58    481s] Placement Density (including fixed std cells):69.80%(1230100/1762197)
[12/01 21:11:58    481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2863.2M
[12/01 21:11:58    481s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.013, REAL:0.013, MEM:2863.2M
[12/01 21:11:58    481s] Finished checkPlace (total: cpu=0:00:01.0, real=0:00:00.0; vio checks: cpu=0:00:00.8, real=0:00:00.0; mem=2863.2M)
[12/01 21:11:58    481s] OPERPROF: Finished checkPlace at level 1, CPU:0.982, REAL:0.300, MEM:2863.2M
[12/01 21:11:58    481s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/01 21:11:58    481s] Innovus will update I/O latencies
[12/01 21:11:58    481s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] Check Prerequisites done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/01 21:11:58    481s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.0 real=0:00:00.3)
[12/01 21:11:58    481s] Executing ccopt post-processing.
[12/01 21:11:58    481s] Synthesizing clock trees with CCOpt...
[12/01 21:11:58    481s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/01 21:11:58    481s] CCOpt::Phase::PreparingToBalance...
[12/01 21:11:58    481s] Leaving CCOpt scope - Initializing power interface...
[12/01 21:11:58    481s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] Positive (advancing) pin insertion delays
[12/01 21:11:58    481s] =========================================
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] Found 0 advancing pin insertion delay (0.000% of 2083 clock tree sinks)
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] Negative (delaying) pin insertion delays
[12/01 21:11:58    481s] ========================================
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] Found 0 delaying pin insertion delay (0.000% of 2083 clock tree sinks)
[12/01 21:11:58    481s] Notify start of optimization...
[12/01 21:11:58    481s] Notify start of optimization done.
[12/01 21:11:58    481s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/01 21:11:58    481s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2863.2M
[12/01 21:11:58    481s] All LLGs are deleted
[12/01 21:11:58    481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2863.2M
[12/01 21:11:58    481s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2863.2M
[12/01 21:11:58    481s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.004, MEM:2841.2M
[12/01 21:11:58    481s] ### Creating LA Mngr. totSessionCpu=0:08:01 mem=2841.2M
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] Trim Metal Layers:
[12/01 21:11:58    481s] LayerId::1 widthSet size::4
[12/01 21:11:58    481s] LayerId::2 widthSet size::4
[12/01 21:11:58    481s] LayerId::3 widthSet size::4
[12/01 21:11:58    481s] LayerId::4 widthSet size::4
[12/01 21:11:58    481s] LayerId::5 widthSet size::4
[12/01 21:11:58    481s] LayerId::6 widthSet size::3
[12/01 21:11:58    481s] Updating RC grid for preRoute extraction ...
[12/01 21:11:58    481s] eee: pegSigSF::1.070000
[12/01 21:11:58    481s] Initializing multi-corner capacitance tables ... 
[12/01 21:11:58    481s] Initializing multi-corner resistance tables ...
[12/01 21:11:58    481s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:11:58    481s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:11:58    481s] eee: l::3 avDens::0.005671 usedTrk::0.748980 availTrk::132.060900 sigTrk::0.748980
[12/01 21:11:58    481s] eee: l::4 avDens::0.025853 usedTrk::309.579592 availTrk::11974.838929 sigTrk::309.579592
[12/01 21:11:58    481s] eee: l::5 avDens::0.031419 usedTrk::139.214158 availTrk::4430.824250 sigTrk::139.214158
[12/01 21:11:58    481s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:11:58    481s] {RT wc 0 5 5 0}
[12/01 21:11:58    481s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/01 21:11:58    481s] ### Creating LA Mngr, finished. totSessionCpu=0:08:01 mem=2841.2M
[12/01 21:11:58    481s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2841.20 MB )
[12/01 21:11:58    481s] (I)       Started Import and model ( Curr Mem: 2841.20 MB )
[12/01 21:11:58    481s] (I)       Started Create place DB ( Curr Mem: 2841.20 MB )
[12/01 21:11:58    481s] (I)       Started Import place data ( Curr Mem: 2841.20 MB )
[12/01 21:11:58    481s] (I)       Started Read instances and placement ( Curr Mem: 2841.20 MB )
[12/01 21:11:58    481s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2873.07 MB )
[12/01 21:11:58    481s] (I)       Started Read nets ( Curr Mem: 2873.07 MB )
[12/01 21:11:58    481s] (I)       Finished Read nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Finished Import place data ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Finished Create place DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Create route DB ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       == Non-default Options ==
[12/01 21:11:58    481s] (I)       Maximum routing layer                              : 5
[12/01 21:11:58    481s] (I)       Number of threads                                  : 16
[12/01 21:11:58    481s] (I)       Method to set GCell size                           : row
[12/01 21:11:58    481s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:11:58    481s] (I)       Started Import route data (16T) ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       ============== Pin Summary ==============
[12/01 21:11:58    481s] (I)       +-------+--------+---------+------------+
[12/01 21:11:58    481s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:11:58    481s] (I)       +-------+--------+---------+------------+
[12/01 21:11:58    481s] (I)       |     1 | 289425 |   99.95 |        Pin |
[12/01 21:11:58    481s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:11:58    481s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:11:58    481s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:11:58    481s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:11:58    481s] (I)       +-------+--------+---------+------------+
[12/01 21:11:58    481s] (I)       Use row-based GCell size
[12/01 21:11:58    481s] (I)       Use row-based GCell align
[12/01 21:11:58    481s] (I)       GCell unit size   : 7840
[12/01 21:11:58    481s] (I)       GCell multiplier  : 1
[12/01 21:11:58    481s] (I)       GCell row height  : 7840
[12/01 21:11:58    481s] (I)       Actual row height : 7840
[12/01 21:11:58    481s] (I)       GCell align ref   : 507360 507360
[12/01 21:11:58    481s] [NR-eGR] Track table information for default rule: 
[12/01 21:11:58    481s] [NR-eGR] METAL1 has no routable track
[12/01 21:11:58    481s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:11:58    481s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:11:58    481s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:11:58    481s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:11:58    481s] (I)       ============== Default via ===============
[12/01 21:11:58    481s] (I)       +---+------------------+-----------------+
[12/01 21:11:58    481s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:11:58    481s] (I)       +---+------------------+-----------------+
[12/01 21:11:58    481s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:11:58    481s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:11:58    481s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:11:58    481s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:11:58    481s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 21:11:58    481s] (I)       +---+------------------+-----------------+
[12/01 21:11:58    481s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Read routing blockages ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Read instance blockages ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Read PG blockages ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] [NR-eGR] Read 6833 PG shapes
[12/01 21:11:58    481s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Read boundary cut boxes ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:11:58    481s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:11:58    481s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:11:58    481s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:11:58    481s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:11:58    481s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Read blackboxes ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:11:58    481s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Read prerouted ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 21:11:58    481s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Read unlegalized nets ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] (I)       Started Read nets ( Curr Mem: 2904.07 MB )
[12/01 21:11:58    481s] [NR-eGR] Read numTotalNets=95666  numIgnoredNets=0
[12/01 21:11:58    481s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Started Set up via pillars ( Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       early_global_route_priority property id does not exist.
[12/01 21:11:58    481s] (I)       Started Initialize 3D grid graph ( Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Model blockages into capacity
[12/01 21:11:58    481s] (I)       Read Num Blocks=36319  Num Prerouted Wires=0  Num CS=0
[12/01 21:11:58    481s] (I)       Started Initialize 3D capacity ( Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 0
[12/01 21:11:58    481s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 0
[12/01 21:11:58    481s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 0
[12/01 21:11:58    481s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 0
[12/01 21:11:58    481s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       -- layer congestion ratio --
[12/01 21:11:58    481s] (I)       Layer 1 : 0.100000
[12/01 21:11:58    481s] (I)       Layer 2 : 0.700000
[12/01 21:11:58    481s] (I)       Layer 3 : 0.700000
[12/01 21:11:58    481s] (I)       Layer 4 : 0.700000
[12/01 21:11:58    481s] (I)       Layer 5 : 0.700000
[12/01 21:11:58    481s] (I)       ----------------------------
[12/01 21:11:58    481s] (I)       Number of ignored nets                =      0
[12/01 21:11:58    481s] (I)       Number of connected nets              =      0
[12/01 21:11:58    481s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 21:11:58    481s] (I)       Number of clock nets                  =      2.  Ignored: No
[12/01 21:11:58    481s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:11:58    481s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:11:58    481s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:11:58    481s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:11:58    481s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:11:58    481s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:11:58    481s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:11:58    481s] (I)       Finished Import route data (16T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Finished Create route DB ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Started Read aux data ( Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Started Others data preparation ( Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/01 21:11:58    481s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Started Create route kernel ( Curr Mem: 2926.70 MB )
[12/01 21:11:58    481s] (I)       Ndr track 0 does not exist
[12/01 21:11:58    481s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:11:58    481s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:11:58    481s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:11:58    481s] (I)       Site width          :  1120  (dbu)
[12/01 21:11:58    481s] (I)       Row height          :  7840  (dbu)
[12/01 21:11:58    481s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:11:58    481s] (I)       GCell width         :  7840  (dbu)
[12/01 21:11:58    481s] (I)       GCell height        :  7840  (dbu)
[12/01 21:11:58    481s] (I)       Grid                :   468   467     5
[12/01 21:11:58    481s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:11:58    481s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:11:58    481s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:11:58    481s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:11:58    481s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:11:58    481s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:11:58    481s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:11:58    481s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:11:58    481s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:11:58    481s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:11:58    481s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:11:58    481s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:11:58    481s] (I)       --------------------------------------------------------
[12/01 21:11:58    481s] 
[12/01 21:11:58    481s] [NR-eGR] ============ Routing rule table ============
[12/01 21:11:58    481s] [NR-eGR] Rule id: 0  Nets: 95639 
[12/01 21:11:58    481s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:11:58    481s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:11:58    481s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:11:58    481s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:11:58    481s] [NR-eGR] ========================================
[12/01 21:11:58    481s] [NR-eGR] 
[12/01 21:11:58    481s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:11:58    481s] (I)       blocked tracks on layer2 : = 785723 / 1531760 (51.30%)
[12/01 21:11:58    481s] (I)       blocked tracks on layer3 : = 572964 / 1530828 (37.43%)
[12/01 21:11:58    481s] (I)       blocked tracks on layer4 : = 703601 / 1531760 (45.93%)
[12/01 21:11:58    481s] (I)       blocked tracks on layer5 : = 696510 / 1530828 (45.50%)
[12/01 21:11:58    481s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2935.46 MB )
[12/01 21:11:58    481s] (I)       Finished Import and model ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2935.46 MB )
[12/01 21:11:58    481s] (I)       Reset routing kernel
[12/01 21:11:58    481s] (I)       Started Global Routing ( Curr Mem: 2935.46 MB )
[12/01 21:11:58    481s] (I)       Started Initialization ( Curr Mem: 2935.46 MB )
[12/01 21:11:58    481s] (I)       totalPins=289522  totalGlobalPin=280297 (96.81%)
[12/01 21:11:58    481s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2935.46 MB )
[12/01 21:11:58    481s] (I)       Started Net group 1 ( Curr Mem: 2935.46 MB )
[12/01 21:11:58    481s] (I)       Started Generate topology (16T) ( Curr Mem: 2935.46 MB )
[12/01 21:11:59    481s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2951.46 MB )
[12/01 21:11:59    481s] (I)       total 2D Cap : 3411649 = (1804545 H, 1607104 V)
[12/01 21:11:59    481s] [NR-eGR] Layer group 1: route 95639 net(s) in layer range [2, 5]
[12/01 21:11:59    481s] (I)       
[12/01 21:11:59    481s] (I)       ============  Phase 1a Route ============
[12/01 21:11:59    481s] (I)       Started Phase 1a ( Curr Mem: 2951.46 MB )
[12/01 21:11:59    481s] (I)       Started Pattern routing (16T) ( Curr Mem: 2951.46 MB )
[12/01 21:11:59    482s] (I)       Finished Pattern routing (16T) ( CPU: 0.66 sec, Real: 0.16 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:11:59    482s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Usage: 957103 = (454233 H, 502870 V) = (25.17% H, 31.29% V) = (1.781e+06um H, 1.971e+06um V)
[12/01 21:11:59    482s] (I)       Started Add via demand to 2D ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Phase 1a ( CPU: 0.72 sec, Real: 0.22 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       
[12/01 21:11:59    482s] (I)       ============  Phase 1b Route ============
[12/01 21:11:59    482s] (I)       Started Phase 1b ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Started Monotonic routing (16T) ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Monotonic routing (16T) ( CPU: 0.16 sec, Real: 0.08 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Usage: 957515 = (454457 H, 503058 V) = (25.18% H, 31.30% V) = (1.781e+06um H, 1.972e+06um V)
[12/01 21:11:59    482s] (I)       Overflow of layer group 1: 0.05% H + 0.24% V. EstWL: 3.753459e+06um
[12/01 21:11:59    482s] (I)       Congestion metric : 0.05%H 0.24%V, 0.30%HV
[12/01 21:11:59    482s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:11:59    482s] (I)       Finished Phase 1b ( CPU: 0.16 sec, Real: 0.08 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       
[12/01 21:11:59    482s] (I)       ============  Phase 1c Route ============
[12/01 21:11:59    482s] (I)       Started Phase 1c ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Started Two level routing ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Level2 Grid: 94 x 94
[12/01 21:11:59    482s] (I)       Started Two Level Routing ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Usage: 957518 = (454461 H, 503057 V) = (25.18% H, 31.30% V) = (1.781e+06um H, 1.972e+06um V)
[12/01 21:11:59    482s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       
[12/01 21:11:59    482s] (I)       ============  Phase 1d Route ============
[12/01 21:11:59    482s] (I)       Started Phase 1d ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Started Detoured routing ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Usage: 957672 = (454562 H, 503110 V) = (25.19% H, 31.31% V) = (1.782e+06um H, 1.972e+06um V)
[12/01 21:11:59    482s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       
[12/01 21:11:59    482s] (I)       ============  Phase 1e Route ============
[12/01 21:11:59    482s] (I)       Started Phase 1e ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Started Route legalization ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Usage: 957672 = (454562 H, 503110 V) = (25.19% H, 31.31% V) = (1.782e+06um H, 1.972e+06um V)
[12/01 21:11:59    482s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.15% V. EstWL: 3.754074e+06um
[12/01 21:11:59    482s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       
[12/01 21:11:59    482s] (I)       ============  Phase 1l Route ============
[12/01 21:11:59    482s] (I)       Started Phase 1l ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Started Layer assignment (16T) ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    482s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Finished Layer assignment (16T) ( CPU: 1.17 sec, Real: 0.17 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Finished Phase 1l ( CPU: 1.17 sec, Real: 0.18 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Finished Net group 1 ( CPU: 2.24 sec, Real: 0.63 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Started Clean cong LA ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 21:11:59    483s] (I)       Layer  2:     785613    346469       849      692006      834610    (45.33%) 
[12/01 21:11:59    483s] (I)       Layer  3:     971966    313596       263      512309     1014314    (33.56%) 
[12/01 21:11:59    483s] (I)       Layer  4:     830945    327323       279      675899      850717    (44.27%) 
[12/01 21:11:59    483s] (I)       Layer  5:     837080    174775         4      682864      843759    (44.73%) 
[12/01 21:11:59    483s] (I)       Total:       3425604   1162163      1395     2563078     3543400    (41.97%) 
[12/01 21:11:59    483s] (I)       
[12/01 21:11:59    483s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:11:59    483s] [NR-eGR]                        OverCon           OverCon            
[12/01 21:11:59    483s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/01 21:11:59    483s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/01 21:11:59    483s] [NR-eGR] ---------------------------------------------------------------
[12/01 21:11:59    483s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:11:59    483s] [NR-eGR]  METAL2  (2)       722( 0.61%)        17( 0.01%)   ( 0.62%) 
[12/01 21:11:59    483s] [NR-eGR]  METAL3  (3)       225( 0.16%)         2( 0.00%)   ( 0.16%) 
[12/01 21:11:59    483s] [NR-eGR]  METAL4  (4)       254( 0.21%)         2( 0.00%)   ( 0.21%) 
[12/01 21:11:59    483s] [NR-eGR]  METAL5  (5)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:11:59    483s] [NR-eGR] ---------------------------------------------------------------
[12/01 21:11:59    483s] [NR-eGR] Total             1205( 0.24%)        21( 0.00%)   ( 0.24%) 
[12/01 21:11:59    483s] [NR-eGR] 
[12/01 21:11:59    483s] (I)       Finished Global Routing ( CPU: 2.27 sec, Real: 0.66 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Started Export 3D cong map ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       total 2D Cap : 3428085 = (1809575 H, 1618510 V)
[12/01 21:11:59    483s] (I)       Started Export 2D cong map ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.11% V
[12/01 21:11:59    483s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.12% V
[12/01 21:11:59    483s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       ============= Track Assignment ============
[12/01 21:11:59    483s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Started Track Assignment (16T) ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 21:11:59    483s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    483s] (I)       Run Multi-thread track assignment
[12/01 21:11:59    485s] (I)       Finished Track Assignment (16T) ( CPU: 1.58 sec, Real: 0.13 sec, Curr Mem: 2995.46 MB )
[12/01 21:11:59    485s] (I)       Started Export ( Curr Mem: 2995.46 MB )
[12/01 21:11:59    485s] [NR-eGR] Started Export DB wires ( Curr Mem: 2979.46 MB )
[12/01 21:11:59    485s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 2979.46 MB )
[12/01 21:11:59    485s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.38 sec, Real: 0.04 sec, Curr Mem: 2979.46 MB )
[12/01 21:11:59    485s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.09 sec, Real: 0.01 sec, Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] [NR-eGR] Finished Export DB wires ( CPU: 0.50 sec, Real: 0.07 sec, Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:11:59    486s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 289423
[12/01 21:11:59    486s] [NR-eGR] METAL2  (2V) length: 8.575309e+05um, number of vias: 371641
[12/01 21:11:59    486s] [NR-eGR] METAL3  (3H) length: 1.135672e+06um, number of vias: 64686
[12/01 21:11:59    486s] [NR-eGR] METAL4  (4V) length: 1.250280e+06um, number of vias: 25516
[12/01 21:11:59    486s] [NR-eGR] METAL5  (5H) length: 6.886093e+05um, number of vias: 0
[12/01 21:11:59    486s] [NR-eGR] Total length: 3.932092e+06um, number of vias: 751266
[12/01 21:11:59    486s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:11:59    486s] [NR-eGR] Total eGR-routed clock nets wire length: 2.746124e+04um 
[12/01 21:11:59    486s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:11:59    486s] (I)       Started Update net boxes ( Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] (I)       Finished Update net boxes ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] (I)       Started Update timing ( Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] (I)       Finished Export ( CPU: 0.69 sec, Real: 0.14 sec, Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] (I)       Started Postprocess design ( Curr Mem: 2979.46 MB )
[12/01 21:11:59    486s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2914.46 MB )
[12/01 21:11:59    486s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.88 sec, Real: 1.26 sec, Curr Mem: 2914.46 MB )
[12/01 21:11:59    486s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:05.0 real=0:00:01.4)
[12/01 21:11:59    486s] Rebuilding timing graph...
[12/01 21:12:00    488s] Topological Sorting (REAL = 0:00:00.0, MEM = 2983.5M, InitMEM = 2967.8M)
[12/01 21:12:00    488s] Rebuilding timing graph done.
[12/01 21:12:00    488s] Legalization setup...
[12/01 21:12:00    488s] Using cell based legalization.
[12/01 21:12:00    488s] Initializing placement interface...
[12/01 21:12:00    488s]   Use check_library -place or consult logv if problems occur.
[12/01 21:12:00    488s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 21:12:00    488s] OPERPROF: Starting DPlace-Init at level 1, MEM:2983.5M
[12/01 21:12:00    488s] z: 2, totalTracks: 1
[12/01 21:12:00    488s] z: 4, totalTracks: 1
[12/01 21:12:00    488s] z: 6, totalTracks: 1
[12/01 21:12:00    488s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:12:00    488s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2983.5M
[12/01 21:12:00    488s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2983.5M
[12/01 21:12:00    488s] Core basic site is core7T
[12/01 21:12:00    488s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2983.5M
[12/01 21:12:00    489s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.109, REAL:0.010, MEM:3239.5M
[12/01 21:12:00    489s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 21:12:00    489s] SiteArray: use 3,461,120 bytes
[12/01 21:12:00    489s] SiteArray: current memory after site array memory allocation 3239.5M
[12/01 21:12:00    489s] SiteArray: FP blocked sites are writable
[12/01 21:12:00    489s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:12:00    489s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3239.5M
[12/01 21:12:00    489s] Process 3055 wires and vias for routing blockage analysis
[12/01 21:12:00    489s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.111, REAL:0.007, MEM:3239.5M
[12/01 21:12:00    489s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.246, REAL:0.032, MEM:3239.5M
[12/01 21:12:00    489s] OPERPROF:     Starting CMU at level 3, MEM:3239.5M
[12/01 21:12:00    489s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:3239.5M
[12/01 21:12:00    489s] 
[12/01 21:12:00    489s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:00    489s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.270, REAL:0.053, MEM:3239.5M
[12/01 21:12:00    489s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3239.5M
[12/01 21:12:00    489s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3239.5M
[12/01 21:12:00    489s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3239.5MB).
[12/01 21:12:00    489s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.340, REAL:0.120, MEM:3239.5M
[12/01 21:12:00    489s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 21:12:00    489s] Initializing placement interface done.
[12/01 21:12:00    489s] Leaving CCOpt scope - Cleaning up placement interface...
[12/01 21:12:00    489s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2983.5M
[12/01 21:12:00    489s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.154, REAL:0.032, MEM:2969.5M
[12/01 21:12:00    489s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:00    489s] Leaving CCOpt scope - Initializing placement interface...
[12/01 21:12:00    489s] OPERPROF: Starting DPlace-Init at level 1, MEM:2969.5M
[12/01 21:12:00    489s] z: 2, totalTracks: 1
[12/01 21:12:00    489s] z: 4, totalTracks: 1
[12/01 21:12:00    489s] z: 6, totalTracks: 1
[12/01 21:12:00    489s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:00    489s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2969.5M
[12/01 21:12:00    489s] OPERPROF:     Starting CMU at level 3, MEM:3193.5M
[12/01 21:12:00    489s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:3225.5M
[12/01 21:12:00    489s] 
[12/01 21:12:00    489s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:00    489s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.031, MEM:3225.5M
[12/01 21:12:00    489s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3225.5M
[12/01 21:12:00    489s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3225.5M
[12/01 21:12:00    489s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3225.5MB).
[12/01 21:12:00    489s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.085, MEM:3225.5M
[12/01 21:12:00    489s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:00    489s] (I)       Load db... (mem=2969.5M)
[12/01 21:12:00    489s] (I)       Read data from FE... (mem=2969.5M)
[12/01 21:12:00    489s] (I)       Started Read instances and placement ( Curr Mem: 2969.46 MB )
[12/01 21:12:00    489s] (I)       Number of ignored instance 0
[12/01 21:12:00    489s] (I)       Number of inbound cells 0
[12/01 21:12:00    489s] (I)       Number of opened ILM blockages 0
[12/01 21:12:00    489s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/01 21:12:00    489s] (I)       numMoveCells=94575, numMacros=451  numPads=27  numMultiRowHeightInsts=0
[12/01 21:12:00    489s] (I)       cell height: 7840, count: 94575
[12/01 21:12:00    489s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3002.40 MB )
[12/01 21:12:00    489s] (I)       Read rows... (mem=3002.4M)
[12/01 21:12:00    489s] (I)       Done Read rows (cpu=0.000s, mem=3002.4M)
[12/01 21:12:00    489s] (I)       Done Read data from FE (cpu=0.057s, mem=3002.4M)
[12/01 21:12:00    489s] (I)       Done Load db (cpu=0.057s, mem=3002.4M)
[12/01 21:12:00    489s] (I)       Constructing placeable region... (mem=3002.4M)
[12/01 21:12:00    489s] (I)       Constructing bin map
[12/01 21:12:00    489s] (I)       Initialize bin information with width=78400 height=78400
[12/01 21:12:00    489s] (I)       Done constructing bin map
[12/01 21:12:00    489s] (I)       Compute region effective width... (mem=3002.4M)
[12/01 21:12:00    489s] (I)       Done Compute region effective width (cpu=0.001s, mem=3002.4M)
[12/01 21:12:00    489s] (I)       Done Constructing placeable region (cpu=0.017s, mem=3002.4M)
[12/01 21:12:00    489s] Legalization setup done. (took cpu=0:00:00.7 real=0:00:00.3)
[12/01 21:12:00    489s] Validating CTS configuration...
[12/01 21:12:00    489s] Checking module port directions...
[12/01 21:12:00    489s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:00    489s] Non-default CCOpt properties:
[12/01 21:12:00    489s] buffer_cells is set for at least one object
[12/01 21:12:00    489s] inverter_cells is set for at least one object
[12/01 21:12:00    489s] route_type is set for at least one object
[12/01 21:12:00    489s] route_type_override_preferred_routing_layer_effort: none (default: medium)
[12/01 21:12:00    489s] Route type trimming info:
[12/01 21:12:00    489s]   No route type modifications were made.
[12/01 21:12:00    489s] Accumulated time to calculate placeable region: 0
[12/01 21:12:00    489s] Accumulated time to calculate placeable region: 0
[12/01 21:12:00    489s] (I)       Initializing Steiner engine. 
[12/01 21:12:00    489s] 
[12/01 21:12:00    489s] Trim Metal Layers:
[12/01 21:12:00    489s] LayerId::1 widthSet size::4
[12/01 21:12:00    489s] LayerId::2 widthSet size::4
[12/01 21:12:00    489s] LayerId::3 widthSet size::4
[12/01 21:12:00    489s] LayerId::4 widthSet size::4
[12/01 21:12:00    489s] LayerId::5 widthSet size::4
[12/01 21:12:00    489s] LayerId::6 widthSet size::3
[12/01 21:12:00    489s] Updating RC grid for preRoute extraction ...
[12/01 21:12:00    489s] eee: pegSigSF::1.070000
[12/01 21:12:00    489s] Initializing multi-corner capacitance tables ... 
[12/01 21:12:00    489s] Initializing multi-corner resistance tables ...
[12/01 21:12:00    489s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:12:00    489s] eee: l::2 avDens::0.263687 usedTrk::21875.787850 availTrk::82961.173508 sigTrk::21875.787850
[12/01 21:12:00    489s] eee: l::3 avDens::0.344735 usedTrk::28971.963282 availTrk::84041.145046 sigTrk::28971.963282
[12/01 21:12:00    489s] eee: l::4 avDens::0.382858 usedTrk::32204.485439 availTrk::84115.990180 sigTrk::32204.485439
[12/01 21:12:00    489s] eee: l::5 avDens::0.221286 usedTrk::17705.778427 availTrk::80012.962388 sigTrk::17705.778427
[12/01 21:12:00    489s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:12:00    489s] {RT wc 0 5 5 0}
[12/01 21:12:01    489s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.435601 ; uaWl: 1.000000 ; uaWlH: 0.493094 ; aWlH: 0.000000 ; Pmax: 0.899400 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 79 ; 
[12/01 21:12:01    490s] End AAE Lib Interpolated Model. (MEM=3045.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:01    490s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/01 21:12:01    490s] Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 1 of 6 cells
[12/01 21:12:01    490s] Original list had 6 cells:
[12/01 21:12:01    490s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/01 21:12:01    490s] New trimmed list has 5 cells:
[12/01 21:12:01    490s] INVX32 INVX16 INVX8 INVX4 INVX2 
[12/01 21:12:01    490s] Accumulated time to calculate placeable region: 0
[12/01 21:12:01    490s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[12/01 21:12:01    490s] Clock tree balancer configuration for clock_tree clk:
[12/01 21:12:01    490s] Non-default CCOpt properties:
[12/01 21:12:01    490s]   route_type (leaf): clkroute (default: default)
[12/01 21:12:01    490s]   route_type (trunk): clkroute (default: default)
[12/01 21:12:01    490s]   route_type (top): default_route_type_nonleaf (default: default)
[12/01 21:12:01    490s] For power domain auto-default:
[12/01 21:12:01    490s]   Buffers:     BUFX1 
[12/01 21:12:01    490s]   Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
[12/01 21:12:01    490s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1762196.800um^2
[12/01 21:12:01    490s] Top Routing info:
[12/01 21:12:01    490s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 21:12:01    490s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 21:12:01    490s] Trunk/Leaf Routing info:
[12/01 21:12:01    490s]   Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
[12/01 21:12:01    490s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 21:12:01    490s] For timing_corner wc:setup, late and power domain auto-default:
[12/01 21:12:01    490s]   Slew time target (leaf):    0.885ns
[12/01 21:12:01    490s]   Slew time target (trunk):   0.885ns
[12/01 21:12:01    490s]   Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
[12/01 21:12:01    490s]   Buffer unit delay: 0.221ns
[12/01 21:12:01    490s]   Buffer max distance: 157.569um
[12/01 21:12:01    490s] Fastest wire driving cells and distances:
[12/01 21:12:01    490s]   Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=157.569um, saturatedSlew=0.621ns, speed=335.039um per ns, cellArea=69.658um^2 per 1000um}
[12/01 21:12:01    490s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1040.000um, saturatedSlew=0.180ns, speed=6463.642um per ns, cellArea=46.437um^2 per 1000um}
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Logic Sizing Table:
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] -----------------------------------------------------------------
[12/01 21:12:01    490s] Cell      Instance count    Source         Eligible library cells
[12/01 21:12:01    490s] -----------------------------------------------------------------
[12/01 21:12:01    490s] pad_in          1           library set    {pad_in}
[12/01 21:12:01    490s] -----------------------------------------------------------------
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:01    490s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:01    490s] Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:12:01    490s] Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:01    490s] Clock tree clk has 1 max_capacitance violation.
[12/01 21:12:01    490s] Clock tree balancer configuration for skew_group clk/constraint:
[12/01 21:12:01    490s]   Sources:                     pin clk
[12/01 21:12:01    490s]   Total number of sinks:       2083
[12/01 21:12:01    490s]   Delay constrained sinks:     2083
[12/01 21:12:01    490s]   Non-leaf sinks:              0
[12/01 21:12:01    490s]   Ignore pins:                 0
[12/01 21:12:01    490s]  Timing corner wc:setup.late:
[12/01 21:12:01    490s]   Skew target:                 0.221ns
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Clock Tree Violations Report
[12/01 21:12:01    490s] ============================
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[12/01 21:12:01    490s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[12/01 21:12:01    490s] Consider reviewing your design and relaunching CCOpt.
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Max Capacitance Violations
[12/01 21:12:01    490s] --------------------------
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (278.200,1790.000), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Primary reporting skew groups are:
[12/01 21:12:01    490s] skew_group clk/constraint with 2083 clock sinks
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Clock DAG stats initial state:
[12/01 21:12:01    490s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/01 21:12:01    490s]   misc counts      : r=1, pp=0
[12/01 21:12:01    490s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[12/01 21:12:01    490s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2583.040um, total=2583.040um
[12/01 21:12:01    490s] Clock DAG library cell distribution initial state {count}:
[12/01 21:12:01    490s]  Logics: pad_in: 1 
[12/01 21:12:01    490s] Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
[12/01 21:12:01    490s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Layer information for route type clkroute:
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] ---------------------------------------------------------------------
[12/01 21:12:01    490s] Layer     Preferred    Route    Res.          Cap.          RC
[12/01 21:12:01    490s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 21:12:01    490s] ---------------------------------------------------------------------
[12/01 21:12:01    490s] METAL1    N            H          0.339         0.244         0.083
[12/01 21:12:01    490s] METAL2    N            V          0.279         0.251         0.070
[12/01 21:12:01    490s] METAL3    N            H          0.279         0.252         0.070
[12/01 21:12:01    490s] METAL4    Y            V          0.279         0.252         0.070
[12/01 21:12:01    490s] METAL5    Y            H          0.279         0.246         0.069
[12/01 21:12:01    490s] METAL6    N            V          0.082         0.266         0.022
[12/01 21:12:01    490s] ---------------------------------------------------------------------
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 21:12:01    490s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Layer information for route type default_route_type_nonleaf:
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] ---------------------------------------------------------------------
[12/01 21:12:01    490s] Layer     Preferred    Route    Res.          Cap.          RC
[12/01 21:12:01    490s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 21:12:01    490s] ---------------------------------------------------------------------
[12/01 21:12:01    490s] METAL1    N            H          0.339         0.244         0.083
[12/01 21:12:01    490s] METAL2    N            V          0.279         0.251         0.070
[12/01 21:12:01    490s] METAL3    Y            H          0.279         0.252         0.070
[12/01 21:12:01    490s] METAL4    Y            V          0.279         0.252         0.070
[12/01 21:12:01    490s] METAL5    N            H          0.279         0.246         0.069
[12/01 21:12:01    490s] METAL6    N            V          0.082         0.266         0.022
[12/01 21:12:01    490s] ---------------------------------------------------------------------
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Via selection for estimated routes (rule default):
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] --------------------------------------------------------------------
[12/01 21:12:01    490s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[12/01 21:12:01    490s] Range                        (Ohm)    (fF)     (fs)     Only
[12/01 21:12:01    490s] --------------------------------------------------------------------
[12/01 21:12:01    490s] METAL1-METAL2    VIA12_VV    6.400    0.033    0.214    false
[12/01 21:12:01    490s] METAL2-METAL3    VIA2        6.400    0.025    0.160    false
[12/01 21:12:01    490s] METAL3-METAL4    VIA3        6.400    0.025    0.160    false
[12/01 21:12:01    490s] METAL4-METAL5    VIA4        6.400    0.025    0.158    false
[12/01 21:12:01    490s] METAL5-METAL6    VIA5        2.540    0.048    0.121    false
[12/01 21:12:01    490s] --------------------------------------------------------------------
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/01 21:12:01    490s] No ideal or dont_touch nets found in the clock tree
[12/01 21:12:01    490s] No dont_touch hnets found in the clock tree
[12/01 21:12:01    490s] No dont_touch hpins found in the clock network.
[12/01 21:12:01    490s] Checking for illegal sizes of clock logic instances...
[12/01 21:12:01    490s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Filtering reasons for cell type: inverter
[12/01 21:12:01    490s] =========================================
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] ----------------------------------------------------------------
[12/01 21:12:01    490s] Clock trees    Power domain    Reason              Library cells
[12/01 21:12:01    490s] ----------------------------------------------------------------
[12/01 21:12:01    490s] all            auto-default    Library trimming    { INVX1 }
[12/01 21:12:01    490s] ----------------------------------------------------------------
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Filtering reasons for cell type: logic cell
[12/01 21:12:01    490s] ===========================================
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] -------------------------------------------------------------------
[12/01 21:12:01    490s] Clock trees    Power domain    Reason                 Library cells
[12/01 21:12:01    490s] -------------------------------------------------------------------
[12/01 21:12:01    490s] all            auto-default    Cannot be legalized    { pad_in }
[12/01 21:12:01    490s] -------------------------------------------------------------------
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.1)
[12/01 21:12:01    490s] CCOpt configuration status: all checks passed.
[12/01 21:12:01    490s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/01 21:12:01    490s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/01 21:12:01    490s]   No exclusion drivers are needed.
[12/01 21:12:01    490s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/01 21:12:01    490s] Antenna diode management...
[12/01 21:12:01    490s]   Found 0 antenna diodes in the clock trees.
[12/01 21:12:01    490s]   
[12/01 21:12:01    490s] Antenna diode management done.
[12/01 21:12:01    490s] Adding driver cells for primary IOs...
[12/01 21:12:01    490s]   
[12/01 21:12:01    490s]   ----------------------------------------------------------------------------------------------
[12/01 21:12:01    490s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/01 21:12:01    490s]   ----------------------------------------------------------------------------------------------
[12/01 21:12:01    490s]     (empty table)
[12/01 21:12:01    490s]   ----------------------------------------------------------------------------------------------
[12/01 21:12:01    490s]   
[12/01 21:12:01    490s]   
[12/01 21:12:01    490s] Adding driver cells for primary IOs done.
[12/01 21:12:01    490s] Adding driver cell for primary IO roots...
[12/01 21:12:01    490s] Adding driver cell for primary IO roots done.
[12/01 21:12:01    490s] Maximizing clock DAG abstraction...
[12/01 21:12:01    490s] Maximizing clock DAG abstraction done.
[12/01 21:12:01    490s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:09.3 real=0:00:03.1)
[12/01 21:12:01    490s] Synthesizing clock trees...
[12/01 21:12:01    490s]   Preparing To Balance...
[12/01 21:12:01    490s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 21:12:01    490s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3097.9M
[12/01 21:12:01    490s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.162, REAL:0.030, MEM:3089.9M
[12/01 21:12:01    490s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:01    490s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 21:12:01    490s] OPERPROF: Starting DPlace-Init at level 1, MEM:3061.4M
[12/01 21:12:01    490s] z: 2, totalTracks: 1
[12/01 21:12:01    490s] z: 4, totalTracks: 1
[12/01 21:12:01    490s] z: 6, totalTracks: 1
[12/01 21:12:01    490s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:01    490s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3061.4M
[12/01 21:12:01    490s] OPERPROF:     Starting CMU at level 3, MEM:3285.4M
[12/01 21:12:01    490s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:3317.4M
[12/01 21:12:01    490s] 
[12/01 21:12:01    490s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:01    490s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.030, MEM:3317.4M
[12/01 21:12:01    490s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3317.4M
[12/01 21:12:01    490s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3317.4M
[12/01 21:12:01    490s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3317.4MB).
[12/01 21:12:01    490s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.084, MEM:3317.4M
[12/01 21:12:01    490s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:01    490s]   Merging duplicate siblings in DAG...
[12/01 21:12:01    490s]     Clock DAG stats before merging:
[12/01 21:12:01    490s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/01 21:12:01    490s]       misc counts      : r=1, pp=0
[12/01 21:12:01    490s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[12/01 21:12:01    490s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2583.040um, total=2583.040um
[12/01 21:12:01    490s]     Clock DAG library cell distribution before merging {count}:
[12/01 21:12:01    490s]      Logics: pad_in: 1 
[12/01 21:12:01    490s]     Resynthesising clock tree into netlist...
[12/01 21:12:01    490s]       Reset timing graph...
[12/01 21:12:01    490s] Ignoring AAE DB Resetting ...
[12/01 21:12:01    490s]       Reset timing graph done.
[12/01 21:12:01    491s]     Resynthesising clock tree into netlist done.
[12/01 21:12:01    491s]     
[12/01 21:12:01    491s]     Clock logic merging summary:
[12/01 21:12:01    491s]     
[12/01 21:12:01    491s]     -----------------------------------------------------------
[12/01 21:12:01    491s]     Description                           Number of occurrences
[12/01 21:12:01    491s]     -----------------------------------------------------------
[12/01 21:12:01    491s]     Total clock logics                              1
[12/01 21:12:01    491s]     Globally unique logic expressions               1
[12/01 21:12:01    491s]     Potentially mergeable clock logics              0
[12/01 21:12:01    491s]     Actually merged clock logics                    0
[12/01 21:12:01    491s]     -----------------------------------------------------------
[12/01 21:12:01    491s]     
[12/01 21:12:01    491s]     --------------------------------------------
[12/01 21:12:01    491s]     Cannot merge reason    Number of occurrences
[12/01 21:12:01    491s]     --------------------------------------------
[12/01 21:12:01    491s]     GloballyUnique                   1
[12/01 21:12:01    491s]     --------------------------------------------
[12/01 21:12:01    491s]     
[12/01 21:12:01    491s]     Disconnecting clock tree from netlist...
[12/01 21:12:01    491s]     Disconnecting clock tree from netlist done.
[12/01 21:12:01    491s]   Merging duplicate siblings in DAG done.
[12/01 21:12:01    491s]   Applying movement limits...
[12/01 21:12:01    491s]   Applying movement limits done.
[12/01 21:12:01    491s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.3)
[12/01 21:12:01    491s]   CCOpt::Phase::Construction...
[12/01 21:12:01    491s]   Stage::Clustering...
[12/01 21:12:01    491s]   Clustering...
[12/01 21:12:01    491s]     Initialize for clustering...
[12/01 21:12:01    491s]     Clock DAG stats before clustering:
[12/01 21:12:01    491s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
[12/01 21:12:01    491s]       misc counts      : r=1, pp=0
[12/01 21:12:01    491s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[12/01 21:12:01    491s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2583.040um, total=2583.040um
[12/01 21:12:01    491s]     Clock DAG library cell distribution before clustering {count}:
[12/01 21:12:01    491s]      Logics: pad_in: 1 
[12/01 21:12:01    491s]     Computing max distances from locked parents...
[12/01 21:12:01    491s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/01 21:12:01    491s]     Computing max distances from locked parents done.
[12/01 21:12:01    491s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:01    491s]     Bottom-up phase...
[12/01 21:12:01    491s]     Clustering clock_tree clk...
[12/01 21:12:01    491s] End AAE Lib Interpolated Model. (MEM=3061.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:03    494s]     Clustering clock_tree clk done.
[12/01 21:12:03    494s]     Clock DAG stats after bottom-up phase:
[12/01 21:12:03    494s]       cell counts      : b=553, i=0, icg=0, nicg=0, l=1, total=554
[12/01 21:12:03    494s]       misc counts      : r=1, pp=0
[12/01 21:12:03    494s]       cell areas       : b=6069.728um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27057.728um^2
[12/01 21:12:03    494s]       hp wire lengths  : top=0.000um, trunk=22930.640um, leaf=18679.640um, total=41610.280um
[12/01 21:12:03    494s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/01 21:12:03    494s]        Bufs: BUFX1: 553 
[12/01 21:12:03    494s]      Logics: pad_in: 1 
[12/01 21:12:03    494s]     Bottom-up phase done. (took cpu=0:00:03.8 real=0:00:01.6)
[12/01 21:12:03    494s]     Legalizing clock trees...
[12/01 21:12:03    494s]     Resynthesising clock tree into netlist...
[12/01 21:12:03    494s]       Reset timing graph...
[12/01 21:12:03    494s] Ignoring AAE DB Resetting ...
[12/01 21:12:03    494s]       Reset timing graph done.
[12/01 21:12:03    494s]     Resynthesising clock tree into netlist done.
[12/01 21:12:03    494s]     Commiting net attributes....
[12/01 21:12:03    494s]     Commiting net attributes. done.
[12/01 21:12:03    494s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:03    494s]     Leaving CCOpt scope - ClockRefiner...
[12/01 21:12:03    494s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5598.4M
[12/01 21:12:03    495s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.168, REAL:0.032, MEM:4961.4M
[12/01 21:12:03    495s]     Assigned high priority to 2637 instances.
[12/01 21:12:03    495s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/01 21:12:03    495s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/01 21:12:03    495s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4961.4M
[12/01 21:12:03    495s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4961.4M
[12/01 21:12:03    495s] z: 2, totalTracks: 1
[12/01 21:12:03    495s] z: 4, totalTracks: 1
[12/01 21:12:03    495s] z: 6, totalTracks: 1
[12/01 21:12:03    495s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:03    495s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4961.4M
[12/01 21:12:03    495s] OPERPROF:       Starting CMU at level 4, MEM:5185.4M
[12/01 21:12:03    495s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.006, MEM:5217.4M
[12/01 21:12:03    495s] 
[12/01 21:12:03    495s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:03    495s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.030, MEM:4961.4M
[12/01 21:12:03    495s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4961.4M
[12/01 21:12:03    495s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5185.4M
[12/01 21:12:03    495s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5185.4MB).
[12/01 21:12:03    495s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.096, REAL:0.086, MEM:5185.4M
[12/01 21:12:03    495s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.096, REAL:0.086, MEM:5185.4M
[12/01 21:12:03    495s] TDRefine: refinePlace mode is spiral
[12/01 21:12:03    495s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.2
[12/01 21:12:03    495s] OPERPROF: Starting RefinePlace at level 1, MEM:5185.4M
[12/01 21:12:03    495s] *** Starting refinePlace (0:08:15 mem=5185.4M) ***
[12/01 21:12:03    495s] Total net bbox length = 2.945e+06 (1.347e+06 1.599e+06) (ext = 1.301e+04)
[12/01 21:12:03    495s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:12:03    495s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5185.4M
[12/01 21:12:03    495s] Starting refinePlace ...
[12/01 21:12:03    495s] One DDP V2 for no tweak run.
[12/01 21:12:04    495s] ** Cut row section cpu time 0:00:00.0.
[12/01 21:12:04    495s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 21:12:04    499s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.4, real=0:00:01.0, mem=5493.8MB) @(0:08:15 - 0:08:20).
[12/01 21:12:04    499s] Move report: preRPlace moves 1909 insts, mean move: 2.16 um, max move: 9.52 um 
[12/01 21:12:04    499s] 	Max move on inst (MAU_dut/B3/ram_reg[216]): (1484.56, 1206.24) --> (1494.08, 1206.24)
[12/01 21:12:04    499s] 	Length: 25 sites, height: 1 rows, site name: core7T, cell type: DFFQQBX1
[12/01 21:12:04    499s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:12:04    499s] 
[12/01 21:12:04    499s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:12:05    500s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 21:12:05    500s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=5493.8MB) @(0:08:20 - 0:08:21).
[12/01 21:12:05    500s] Move report: Detail placement moves 1909 insts, mean move: 2.16 um, max move: 9.52 um 
[12/01 21:12:05    500s] 	Max move on inst (MAU_dut/B3/ram_reg[216]): (1484.56, 1206.24) --> (1494.08, 1206.24)
[12/01 21:12:05    500s] 	Runtime: CPU: 0:00:05.7 REAL: 0:00:02.0 MEM: 5493.8MB
[12/01 21:12:05    500s] Statistics of distance of Instance movement in refine placement:
[12/01 21:12:05    500s]   maximum (X+Y) =         9.52 um
[12/01 21:12:05    500s]   inst (MAU_dut/B3/ram_reg[216]) with max move: (1484.56, 1206.24) -> (1494.08, 1206.24)
[12/01 21:12:05    500s]   mean    (X+Y) =         2.16 um
[12/01 21:12:05    500s] Summary Report:
[12/01 21:12:05    500s] Instances move: 1909 (out of 95128 movable)
[12/01 21:12:05    500s] Instances flipped: 0
[12/01 21:12:05    500s] Mean displacement: 2.16 um
[12/01 21:12:05    500s] Max displacement: 9.52 um (Instance: MAU_dut/B3/ram_reg[216]) (1484.56, 1206.24) -> (1494.08, 1206.24)
[12/01 21:12:05    500s] 	Length: 25 sites, height: 1 rows, site name: core7T, cell type: DFFQQBX1
[12/01 21:12:05    500s] Total instances moved : 1909
[12/01 21:12:05    500s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.710, REAL:1.341, MEM:5493.8M
[12/01 21:12:05    500s] Total net bbox length = 2.947e+06 (1.348e+06 1.599e+06) (ext = 1.301e+04)
[12/01 21:12:05    500s] Runtime: CPU: 0:00:05.8 REAL: 0:00:02.0 MEM: 5493.8MB
[12/01 21:12:05    500s] [CPU] RefinePlace/total (cpu=0:00:05.8, real=0:00:02.0, mem=5493.8MB) @(0:08:15 - 0:08:21).
[12/01 21:12:05    500s] *** Finished refinePlace (0:08:21 mem=5493.8M) ***
[12/01 21:12:05    500s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.2
[12/01 21:12:05    500s] OPERPROF: Finished RefinePlace at level 1, CPU:5.821, REAL:1.453, MEM:5493.8M
[12/01 21:12:05    500s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5493.8M
[12/01 21:12:05    501s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.172, REAL:0.041, MEM:5171.8M
[12/01 21:12:05    501s]     ClockRefiner summary
[12/01 21:12:05    501s]     All clock instances: Moved 362, flipped 110 and cell swapped 0 (out of a total of 2637).
[12/01 21:12:05    501s]     The largest move was 9.52 um for MAU_dut/B3/ram_reg[216].
[12/01 21:12:05    501s]     Non-sink clock instances: Moved 118, flipped 1 and cell swapped 0 (out of a total of 554).
[12/01 21:12:05    501s]     The largest move was 7.84 um for MAU_dut/CTS_ccl_a_buf_02420.
[12/01 21:12:05    501s]     Clock sinks: Moved 244, flipped 109 and cell swapped 0 (out of a total of 2083).
[12/01 21:12:05    501s]     The largest move was 9.52 um for MAU_dut/B3/ram_reg[216].
[12/01 21:12:05    501s]     Revert refine place priority changes on 0 instances.
[12/01 21:12:05    501s] OPERPROF: Starting DPlace-Init at level 1, MEM:5171.8M
[12/01 21:12:05    501s] z: 2, totalTracks: 1
[12/01 21:12:05    501s] z: 4, totalTracks: 1
[12/01 21:12:05    501s] z: 6, totalTracks: 1
[12/01 21:12:05    501s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:05    501s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5171.8M
[12/01 21:12:05    501s] OPERPROF:     Starting CMU at level 3, MEM:5395.8M
[12/01 21:12:05    501s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:5427.8M
[12/01 21:12:05    501s] 
[12/01 21:12:05    501s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:05    501s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.054, REAL:0.047, MEM:5427.8M
[12/01 21:12:05    501s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5427.8M
[12/01 21:12:05    501s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5427.8M
[12/01 21:12:05    501s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5427.8MB).
[12/01 21:12:05    501s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.109, REAL:0.099, MEM:5427.8M
[12/01 21:12:05    501s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.4 real=0:00:01.7)
[12/01 21:12:05    501s]     Disconnecting clock tree from netlist...
[12/01 21:12:05    501s]     Disconnecting clock tree from netlist done.
[12/01 21:12:05    501s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/01 21:12:05    501s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5171.8M
[12/01 21:12:05    501s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.163, REAL:0.031, MEM:5171.8M
[12/01 21:12:05    501s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:05    501s]     Leaving CCOpt scope - Initializing placement interface...
[12/01 21:12:05    501s] OPERPROF: Starting DPlace-Init at level 1, MEM:5171.8M
[12/01 21:12:05    501s] z: 2, totalTracks: 1
[12/01 21:12:05    501s] z: 4, totalTracks: 1
[12/01 21:12:05    501s] z: 6, totalTracks: 1
[12/01 21:12:05    501s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:05    501s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5171.8M
[12/01 21:12:05    501s] OPERPROF:     Starting CMU at level 3, MEM:5395.8M
[12/01 21:12:05    501s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.006, MEM:5427.8M
[12/01 21:12:05    501s] 
[12/01 21:12:05    501s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:05    501s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.042, REAL:0.032, MEM:5427.8M
[12/01 21:12:05    501s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5427.8M
[12/01 21:12:05    501s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:5427.8M
[12/01 21:12:05    501s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5427.8MB).
[12/01 21:12:05    501s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.085, MEM:5427.8M
[12/01 21:12:05    501s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:05    501s]     Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:12:05    501s] End AAE Lib Interpolated Model. (MEM=5171.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:05    501s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:05    501s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:05    501s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:05    501s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:05    501s]     
[12/01 21:12:05    501s]     Clock tree legalization - Histogram:
[12/01 21:12:05    501s]     ====================================
[12/01 21:12:05    501s]     
[12/01 21:12:05    501s]     --------------------------------
[12/01 21:12:05    501s]     Movement (um)    Number of cells
[12/01 21:12:05    501s]     --------------------------------
[12/01 21:12:05    501s]     [0.56,1.288)            4
[12/01 21:12:05    501s]     [1.288,2.016)           2
[12/01 21:12:05    501s]     [2.016,2.744)           4
[12/01 21:12:05    501s]     [2.744,3.472)          10
[12/01 21:12:05    501s]     [3.472,4.2)            84
[12/01 21:12:05    501s]     [4.2,4.928)             5
[12/01 21:12:05    501s]     [4.928,5.656)           1
[12/01 21:12:05    501s]     [5.656,6.384)           0
[12/01 21:12:05    501s]     [6.384,7.112)           1
[12/01 21:12:05    501s]     [7.112,7.84)            7
[12/01 21:12:05    501s]     --------------------------------
[12/01 21:12:05    501s]     
[12/01 21:12:05    501s]     
[12/01 21:12:05    501s]     Clock tree legalization - Top 10 Movements:
[12/01 21:12:05    501s]     ===========================================
[12/01 21:12:05    501s]     
[12/01 21:12:05    501s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:05    501s]     Movement (um)    Desired                Achieved               Node
[12/01 21:12:05    501s]                      location               location               
[12/01 21:12:05    501s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:05    501s]         7.84         (1289.680,414.400)     (1297.520,414.400)     CTS_ccl_a_buf_02832 (a lib_cell BUFX1) at (1297.520,414.400), in power domain auto-default
[12/01 21:12:05    501s]         7.84         (1352.960,951.440)     (1352.960,943.600)     CTS_ccl_a_buf_02420 (a lib_cell BUFX1) at (1352.960,943.600), in power domain auto-default
[12/01 21:12:05    501s]         7.84         (483.280,383.040)      (491.120,383.040)      CTS_ccl_a_buf_02737 (a lib_cell BUFX1) at (491.120,383.040), in power domain auto-default
[12/01 21:12:05    501s]         7.84         (718.480,1312.080)     (726.320,1312.080)     CTS_ccl_buf_03009 (a lib_cell BUFX1) at (726.320,1312.080), in power domain auto-default
[12/01 21:12:05    501s]         7.84         (728.560,1057.280)     (736.400,1057.280)     CTS_ccl_buf_03008 (a lib_cell BUFX1) at (736.400,1057.280), in power domain auto-default
[12/01 21:12:05    501s]         7.84         (1200.080,692.720)     (1207.920,692.720)     CTS_ccl_buf_03117 (a lib_cell BUFX1) at (1207.920,692.720), in power domain auto-default
[12/01 21:12:05    501s]         7.28         (1203.440,633.920)     (1196.160,633.920)     CTS_ccl_buf_03170 (a lib_cell BUFX1) at (1196.160,633.920), in power domain auto-default
[12/01 21:12:05    501s]         6.72         (348.320,1265.040)     (355.040,1265.040)     CTS_ccl_a_buf_01392 (a lib_cell BUFX1) at (355.040,1265.040), in power domain auto-default
[12/01 21:12:05    501s]         5.6          (1352.960,951.440)     (1358.560,951.440)     CTS_ccl_a_buf_01630 (a lib_cell BUFX1) at (1358.560,951.440), in power domain auto-default
[12/01 21:12:05    501s]         4.48         (1486.800,1206.240)    (1491.280,1206.240)    CTS_ccl_a_buf_02352 (a lib_cell BUFX1) at (1491.280,1206.240), in power domain auto-default
[12/01 21:12:05    501s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:05    501s]     
[12/01 21:12:05    501s]     Legalizing clock trees done. (took cpu=0:00:07.0 real=0:00:02.0)
[12/01 21:12:05    501s]     Clock DAG stats after 'Clustering':
[12/01 21:12:05    501s]       cell counts      : b=553, i=0, icg=0, nicg=0, l=1, total=554
[12/01 21:12:05    501s]       misc counts      : r=1, pp=0
[12/01 21:12:05    501s]       cell areas       : b=6069.728um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27057.728um^2
[12/01 21:12:05    501s]       cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.657pF
[12/01 21:12:05    501s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:05    501s]       wire capacitance : top=0.000pF, trunk=4.276pF, leaf=4.177pF, total=8.452pF
[12/01 21:12:05    501s]       wire lengths     : top=0.000um, trunk=24557.569um, leaf=22565.379um, total=47122.947um
[12/01 21:12:05    501s]       hp wire lengths  : top=0.000um, trunk=23313.120um, leaf=18847.640um, total=42160.760um
[12/01 21:12:05    501s]     Clock DAG net violations after 'Clustering':
[12/01 21:12:05    501s]       Remaining Transition : {count=5, worst=[0.062ns, 0.046ns, 0.035ns, 0.016ns, 0.013ns]} avg=0.035ns sd=0.021ns sum=0.173ns
[12/01 21:12:05    501s]       Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:05    501s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/01 21:12:05    501s]       Trunk : target=0.885ns count=210 avg=0.488ns sd=0.202ns min=0.000ns max=0.947ns {116 <= 0.531ns, 67 <= 0.708ns, 16 <= 0.796ns, 7 <= 0.841ns, 2 <= 0.885ns} {1 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:05    501s]       Leaf  : target=0.885ns count=345 avg=0.699ns sd=0.110ns min=0.257ns max=0.931ns {25 <= 0.531ns, 134 <= 0.708ns, 119 <= 0.796ns, 43 <= 0.841ns, 21 <= 0.885ns} {2 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:05    501s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/01 21:12:05    501s]        Bufs: BUFX1: 553 
[12/01 21:12:05    501s]      Logics: pad_in: 1 
[12/01 21:12:05    501s]     Primary reporting skew groups after 'Clustering':
[12/01 21:12:05    501s]       skew_group clk/constraint: insertion delay [min=3.056, max=4.709, avg=3.851, sd=0.293], skew [1.652 vs 0.221*], 38.2% {3.627, 3.848} (wid=0.136 ws=0.077) (gid=4.577 gs=1.629)
[12/01 21:12:05    501s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:05    501s]           max path sink: MAU_dut/B1/ram_reg[337]/CLK
[12/01 21:12:05    501s]     Skew group summary after 'Clustering':
[12/01 21:12:05    501s]       skew_group clk/constraint: insertion delay [min=3.056, max=4.709, avg=3.851, sd=0.293], skew [1.652 vs 0.221*], 38.2% {3.627, 3.848} (wid=0.136 ws=0.077) (gid=4.577 gs=1.629)
[12/01 21:12:05    501s]     Legalizer API calls during this step: 13780 succeeded with high effort: 13780 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:05    501s]   Clustering done. (took cpu=0:00:10.8 real=0:00:03.7)
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   Post-Clustering Statistics Report
[12/01 21:12:05    501s]   =================================
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   Fanout Statistics:
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   --------------------------------------------------------------------------------------------------------------
[12/01 21:12:05    501s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/01 21:12:05    501s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/01 21:12:05    501s]   --------------------------------------------------------------------------------------------------------------
[12/01 21:12:05    501s]   Trunk        211     2.630       1         6         1.304      {116 <= 2, 71 <= 4, 24 <= 6}
[12/01 21:12:05    501s]   Leaf         345     6.038       2         9         1.187      {2 <= 2, 37 <= 4, 176 <= 6, 126 <= 8, 4 <= 10}
[12/01 21:12:05    501s]   --------------------------------------------------------------------------------------------------------------
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   Clustering Failure Statistics:
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   -------------------------------------------------------------------------
[12/01 21:12:05    501s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[12/01 21:12:05    501s]               Tried       Failed      Failures       Failures    Failures
[12/01 21:12:05    501s]   -------------------------------------------------------------------------
[12/01 21:12:05    501s]   Trunk         5459        1151          90            8           1151
[12/01 21:12:05    501s]   Leaf         22592        1359          51            0           1359
[12/01 21:12:05    501s]   -------------------------------------------------------------------------
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   Clustering Partition Statistics:
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   --------------------------------------------------------------------------------------
[12/01 21:12:05    501s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/01 21:12:05    501s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/01 21:12:05    501s]   --------------------------------------------------------------------------------------
[12/01 21:12:05    501s]   Trunk        1.000       0.000         14          39.286       1     271     70.721
[12/01 21:12:05    501s]   Leaf         0.000       1.000          1        2083.000    2083    2083      0.000
[12/01 21:12:05    501s]   --------------------------------------------------------------------------------------
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   
[12/01 21:12:05    501s]   Looking for fanout violations...
[12/01 21:12:05    501s]   Looking for fanout violations done.
[12/01 21:12:05    501s]   CongRepair After Initial Clustering...
[12/01 21:12:05    501s]   Reset timing graph...
[12/01 21:12:05    501s] Ignoring AAE DB Resetting ...
[12/01 21:12:05    501s]   Reset timing graph done.
[12/01 21:12:05    501s]   Leaving CCOpt scope - Early Global Route...
[12/01 21:12:05    501s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:5791.9M
[12/01 21:12:05    502s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5180.9M
[12/01 21:12:05    502s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:5180.9M
[12/01 21:12:05    502s] All LLGs are deleted
[12/01 21:12:05    502s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:5180.9M
[12/01 21:12:05    502s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:5180.9M
[12/01 21:12:05    502s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.178, REAL:0.038, MEM:5178.9M
[12/01 21:12:05    502s]   Clock implementation routing...
[12/01 21:12:05    502s] Net route status summary:
[12/01 21:12:05    502s]   Clock:       555 (unrouted=555, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:05    502s]   Non-clock: 97823 (unrouted=2185, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2159, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:05    502s]     Routing using eGR only...
[12/01 21:12:05    502s]       Early Global Route - eGR only step...
[12/01 21:12:05    502s] (ccopt eGR): There are 555 nets for routing of which 554 have one or more fixed wires.
[12/01 21:12:05    502s] (ccopt eGR): Start to route 555 all nets
[12/01 21:12:05    502s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5178.86 MB )
[12/01 21:12:05    502s] (I)       Started Import and model ( Curr Mem: 5178.86 MB )
[12/01 21:12:05    502s] (I)       Started Create place DB ( Curr Mem: 5178.86 MB )
[12/01 21:12:05    502s] (I)       Started Import place data ( Curr Mem: 5178.86 MB )
[12/01 21:12:05    502s] (I)       Started Read instances and placement ( Curr Mem: 5178.86 MB )
[12/01 21:12:05    502s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5210.73 MB )
[12/01 21:12:05    502s] (I)       Started Read nets ( Curr Mem: 5210.73 MB )
[12/01 21:12:06    502s] (I)       Finished Read nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Import place data ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Create place DB ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Create route DB ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       == Non-default Options ==
[12/01 21:12:06    502s] (I)       Clean congestion better                            : true
[12/01 21:12:06    502s] (I)       Estimate vias on DPT layer                         : true
[12/01 21:12:06    502s] (I)       Clean congestion layer assignment rounds           : 3
[12/01 21:12:06    502s] (I)       Layer constraints as soft constraints              : true
[12/01 21:12:06    502s] (I)       Soft top layer                                     : true
[12/01 21:12:06    502s] (I)       Skip prospective layer relax nets                  : true
[12/01 21:12:06    502s] (I)       Better NDR handling                                : true
[12/01 21:12:06    502s] (I)       Improved NDR modeling in LA                        : true
[12/01 21:12:06    502s] (I)       Routing cost fix for NDR handling                  : true
[12/01 21:12:06    502s] (I)       Update initial WL after Phase 1a                   : true
[12/01 21:12:06    502s] (I)       Block tracks for preroutes                         : true
[12/01 21:12:06    502s] (I)       Assign IRoute by net group key                     : true
[12/01 21:12:06    502s] (I)       Block unroutable channels                          : true
[12/01 21:12:06    502s] (I)       Block unroutable channel fix                       : true
[12/01 21:12:06    502s] (I)       Block unroutable channels 3D                       : true
[12/01 21:12:06    502s] (I)       Bound layer relaxed segment wl                     : true
[12/01 21:12:06    502s] (I)       Bound layer relaxed segment wl fix                 : true
[12/01 21:12:06    502s] (I)       Blocked pin reach length threshold                 : 2
[12/01 21:12:06    502s] (I)       Check blockage within NDR space in TA              : true
[12/01 21:12:06    502s] (I)       Skip must join for term with via pillar            : true
[12/01 21:12:06    502s] (I)       Model find APA for IO pin                          : true
[12/01 21:12:06    502s] (I)       On pin location for off pin term                   : true
[12/01 21:12:06    502s] (I)       Handle EOL spacing                                 : true
[12/01 21:12:06    502s] (I)       Merge PG vias by gap                               : true
[12/01 21:12:06    502s] (I)       Maximum routing layer                              : 5
[12/01 21:12:06    502s] (I)       Route selected nets only                           : true
[12/01 21:12:06    502s] (I)       Refine MST                                         : true
[12/01 21:12:06    502s] (I)       Honor PRL                                          : true
[12/01 21:12:06    502s] (I)       Strong congestion aware                            : true
[12/01 21:12:06    502s] (I)       Improved initial location for IRoutes              : true
[12/01 21:12:06    502s] (I)       Multi panel TA                                     : true
[12/01 21:12:06    502s] (I)       Penalize wire overlap                              : true
[12/01 21:12:06    502s] (I)       Expand small instance blockage                     : true
[12/01 21:12:06    502s] (I)       Reduce via in TA                                   : true
[12/01 21:12:06    502s] (I)       SS-aware routing                                   : true
[12/01 21:12:06    502s] (I)       Improve tree edge sharing                          : true
[12/01 21:12:06    502s] (I)       Improve 2D via estimation                          : true
[12/01 21:12:06    502s] (I)       Refine Steiner tree                                : true
[12/01 21:12:06    502s] (I)       Build spine tree                                   : true
[12/01 21:12:06    502s] (I)       Model pass through capacity                        : true
[12/01 21:12:06    502s] (I)       Extend blockages by a half GCell                   : true
[12/01 21:12:06    502s] (I)       Consider pin shapes                                : true
[12/01 21:12:06    502s] (I)       Consider pin shapes for all nodes                  : true
[12/01 21:12:06    502s] (I)       Consider NR APA                                    : true
[12/01 21:12:06    502s] (I)       Consider IO pin shape                              : true
[12/01 21:12:06    502s] (I)       Fix pin connection bug                             : true
[12/01 21:12:06    502s] (I)       Consider layer RC for local wires                  : true
[12/01 21:12:06    502s] (I)       LA-aware pin escape length                         : 2
[12/01 21:12:06    502s] (I)       Connect multiple ports                             : true
[12/01 21:12:06    502s] (I)       Split for must join                                : true
[12/01 21:12:06    502s] (I)       Number of threads                                  : 16
[12/01 21:12:06    502s] (I)       Routing effort level                               : 10000
[12/01 21:12:06    502s] (I)       Special modeling for N7                            : 0
[12/01 21:12:06    502s] (I)       Special modeling for N6                            : 0
[12/01 21:12:06    502s] (I)       Special modeling for N2                            : 0
[12/01 21:12:06    502s] (I)       Special modeling for N3 v9                         : 0
[12/01 21:12:06    502s] (I)       Special modeling for N5 v6                         : 0
[12/01 21:12:06    502s] (I)       Special modeling for N5PPv2                        : 0
[12/01 21:12:06    502s] (I)       Special settings for S3                            : 0
[12/01 21:12:06    502s] (I)       Special settings for S4                            : 0
[12/01 21:12:06    502s] (I)       Special settings for S5 v2                         : 0
[12/01 21:12:06    502s] (I)       Special settings for S7                            : 0
[12/01 21:12:06    502s] (I)       Special settings for S8 v6                         : 0
[12/01 21:12:06    502s] (I)       Prefer layer length threshold                      : 8
[12/01 21:12:06    502s] (I)       Overflow penalty cost                              : 10
[12/01 21:12:06    502s] (I)       A-star cost                                        : 0.300000
[12/01 21:12:06    502s] (I)       Misalignment cost                                  : 10.000000
[12/01 21:12:06    502s] (I)       Threshold for short IRoute                         : 6
[12/01 21:12:06    502s] (I)       Via cost during post routing                       : 1.000000
[12/01 21:12:06    502s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/01 21:12:06    502s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 21:12:06    502s] (I)       Scenic ratio bound                                 : 3.000000
[12/01 21:12:06    502s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/01 21:12:06    502s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/01 21:12:06    502s] (I)       PG-aware similar topology routing                  : true
[12/01 21:12:06    502s] (I)       Maze routing via cost fix                          : true
[12/01 21:12:06    502s] (I)       Apply PRL on PG terms                              : true
[12/01 21:12:06    502s] (I)       Apply PRL on obs objects                           : true
[12/01 21:12:06    502s] (I)       Handle range-type spacing rules                    : true
[12/01 21:12:06    502s] (I)       PG gap threshold multiplier                        : 10.000000
[12/01 21:12:06    502s] (I)       Parallel spacing query fix                         : true
[12/01 21:12:06    502s] (I)       Force source to root IR                            : true
[12/01 21:12:06    502s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/01 21:12:06    502s] (I)       Do not relax to DPT layer                          : true
[12/01 21:12:06    502s] (I)       No DPT in post routing                             : true
[12/01 21:12:06    502s] (I)       Modeling PG via merging fix                        : true
[12/01 21:12:06    502s] (I)       Shield aware TA                                    : true
[12/01 21:12:06    502s] (I)       Strong shield aware TA                             : true
[12/01 21:12:06    502s] (I)       Overflow calculation fix in LA                     : true
[12/01 21:12:06    502s] (I)       Post routing fix                                   : true
[12/01 21:12:06    502s] (I)       Strong post routing                                : true
[12/01 21:12:06    502s] (I)       NDR via pillar fix                                 : true
[12/01 21:12:06    502s] (I)       Violation on path threshold                        : 1
[12/01 21:12:06    502s] (I)       Pass through capacity modeling                     : true
[12/01 21:12:06    502s] (I)       Select the non-relaxed segments in post routing stage : true
[12/01 21:12:06    502s] (I)       Select term pin box for io pin                     : true
[12/01 21:12:06    502s] (I)       Penalize NDR sharing                               : true
[12/01 21:12:06    502s] (I)       Keep fixed segments                                : true
[12/01 21:12:06    502s] (I)       Reorder net groups by key                          : true
[12/01 21:12:06    502s] (I)       Increase net scenic ratio                          : true
[12/01 21:12:06    502s] (I)       Method to set GCell size                           : row
[12/01 21:12:06    502s] (I)       Connect multiple ports and must join fix           : true
[12/01 21:12:06    502s] (I)       Avoid high resistance layers                       : true
[12/01 21:12:06    502s] (I)       Fix unreachable term connection                    : true
[12/01 21:12:06    502s] (I)       Model find APA for IO pin fix                      : true
[12/01 21:12:06    502s] (I)       Avoid connecting non-metal layers                  : true
[12/01 21:12:06    502s] (I)       Use track pitch for NDR                            : true
[12/01 21:12:06    502s] (I)       Top layer relaxation fix                           : true
[12/01 21:12:06    502s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:12:06    502s] (I)       Started Import route data (16T) ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       ============== Pin Summary ==============
[12/01 21:12:06    502s] (I)       +-------+--------+---------+------------+
[12/01 21:12:06    502s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:12:06    502s] (I)       +-------+--------+---------+------------+
[12/01 21:12:06    502s] (I)       |     1 | 290531 |   99.95 |        Pin |
[12/01 21:12:06    502s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:12:06    502s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:12:06    502s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:12:06    502s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:12:06    502s] (I)       +-------+--------+---------+------------+
[12/01 21:12:06    502s] (I)       Use row-based GCell size
[12/01 21:12:06    502s] (I)       Use row-based GCell align
[12/01 21:12:06    502s] (I)       GCell unit size   : 7840
[12/01 21:12:06    502s] (I)       GCell multiplier  : 1
[12/01 21:12:06    502s] (I)       GCell row height  : 7840
[12/01 21:12:06    502s] (I)       Actual row height : 7840
[12/01 21:12:06    502s] (I)       GCell align ref   : 507360 507360
[12/01 21:12:06    502s] [NR-eGR] Track table information for default rule: 
[12/01 21:12:06    502s] [NR-eGR] METAL1 has no routable track
[12/01 21:12:06    502s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:12:06    502s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:12:06    502s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:12:06    502s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:12:06    502s] (I)       ============== Default via ===============
[12/01 21:12:06    502s] (I)       +---+------------------+-----------------+
[12/01 21:12:06    502s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:12:06    502s] (I)       +---+------------------+-----------------+
[12/01 21:12:06    502s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:12:06    502s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:12:06    502s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:12:06    502s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:12:06    502s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 21:12:06    502s] (I)       +---+------------------+-----------------+
[12/01 21:12:06    502s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read routing blockages ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read instance blockages ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read PG blockages ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] [NR-eGR] Read 17 PG shapes
[12/01 21:12:06    502s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read boundary cut boxes ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:12:06    502s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:12:06    502s] [NR-eGR] #PG Blockages       : 17
[12/01 21:12:06    502s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:12:06    502s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:12:06    502s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read blackboxes ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:12:06    502s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read prerouted ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 21:12:06    502s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read unlegalized nets ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read nets ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] [NR-eGR] Read numTotalNets=96219  numIgnoredNets=95664
[12/01 21:12:06    502s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 21:12:06    502s] (I)       Started Set up via pillars ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       early_global_route_priority property id does not exist.
[12/01 21:12:06    502s] (I)       Started Initialize 3D grid graph ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Model blockages into capacity
[12/01 21:12:06    502s] (I)       Read Num Blocks=30915  Num Prerouted Wires=0  Num CS=0
[12/01 21:12:06    502s] (I)       Started Initialize 3D capacity ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Layer 1 (V) : #blockages 23514 : #preroutes 0
[12/01 21:12:06    502s] (I)       Layer 2 (H) : #blockages 6969 : #preroutes 0
[12/01 21:12:06    502s] (I)       Layer 3 (V) : #blockages 218 : #preroutes 0
[12/01 21:12:06    502s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 0
[12/01 21:12:06    502s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       -- layer congestion ratio --
[12/01 21:12:06    502s] (I)       Layer 1 : 0.100000
[12/01 21:12:06    502s] (I)       Layer 2 : 0.700000
[12/01 21:12:06    502s] (I)       Layer 3 : 0.700000
[12/01 21:12:06    502s] (I)       Layer 4 : 1.000000
[12/01 21:12:06    502s] (I)       Layer 5 : 1.000000
[12/01 21:12:06    502s] (I)       ----------------------------
[12/01 21:12:06    502s] (I)       Started Move terms for access (16T) ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Moved 1 terms for better access 
[12/01 21:12:06    502s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Number of ignored nets                =      0
[12/01 21:12:06    502s] (I)       Number of connected nets              =      0
[12/01 21:12:06    502s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 21:12:06    502s] (I)       Number of clock nets                  =    555.  Ignored: No
[12/01 21:12:06    502s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:12:06    502s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:12:06    502s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:12:06    502s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:12:06    502s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:12:06    502s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:12:06    502s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:12:06    502s] (I)       Finished Import route data (16T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Create route DB ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Read aux data ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Others data preparation ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] [NR-eGR] There are 554 clock nets ( 0 with NDR ).
[12/01 21:12:06    502s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Started Create route kernel ( Curr Mem: 5244.73 MB )
[12/01 21:12:06    502s] (I)       Ndr track 0 does not exist
[12/01 21:12:06    502s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:12:06    502s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:12:06    502s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:12:06    502s] (I)       Site width          :  1120  (dbu)
[12/01 21:12:06    502s] (I)       Row height          :  7840  (dbu)
[12/01 21:12:06    502s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:12:06    502s] (I)       GCell width         :  7840  (dbu)
[12/01 21:12:06    502s] (I)       GCell height        :  7840  (dbu)
[12/01 21:12:06    502s] (I)       Grid                :   468   467     5
[12/01 21:12:06    502s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:12:06    502s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:12:06    502s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:12:06    502s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:12:06    502s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:12:06    502s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:12:06    502s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:12:06    502s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:12:06    502s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:12:06    502s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:12:06    502s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:12:06    502s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:12:06    502s] (I)       --------------------------------------------------------
[12/01 21:12:06    502s] 
[12/01 21:12:06    502s] [NR-eGR] ============ Routing rule table ============
[12/01 21:12:06    502s] [NR-eGR] Rule id: 0  Nets: 554 
[12/01 21:12:06    502s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:12:06    502s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:12:06    502s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:06    502s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:06    502s] [NR-eGR] ========================================
[12/01 21:12:06    502s] [NR-eGR] 
[12/01 21:12:06    502s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:12:06    502s] (I)       blocked tracks on layer2 : = 749126 / 1531760 (48.91%)
[12/01 21:12:06    502s] (I)       blocked tracks on layer3 : = 556196 / 1530828 (36.33%)
[12/01 21:12:06    502s] (I)       blocked tracks on layer4 : = 698833 / 1531760 (45.62%)
[12/01 21:12:06    502s] (I)       blocked tracks on layer5 : = 691798 / 1530828 (45.19%)
[12/01 21:12:06    502s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    502s] (I)       Finished Import and model ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    502s] (I)       Reset routing kernel
[12/01 21:12:06    502s] (I)       Started Global Routing ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    502s] (I)       Started Initialization ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    502s] (I)       totalPins=3190  totalGlobalPin=3129 (98.09%)
[12/01 21:12:06    502s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    502s] (I)       Started Net group 1 ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    502s] (I)       Started Generate topology (16T) ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    502s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       total 2D Cap : 1671447 = (840019 H, 831428 V)
[12/01 21:12:06    502s] [NR-eGR] Layer group 1: route 554 net(s) in layer range [4, 5]
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1a Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1a ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Pattern routing (16T) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:12:06    502s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 11918 = (6345 H, 5573 V) = (0.76% H, 0.67% V) = (2.487e+04um H, 2.185e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1b Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1b ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Monotonic routing (16T) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Monotonic routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 11918 = (6345 H, 5573 V) = (0.76% H, 0.67% V) = (2.487e+04um H, 2.185e+04um V)
[12/01 21:12:06    502s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.671856e+04um
[12/01 21:12:06    502s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1c Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1c ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Two level routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Level2 Grid: 94 x 94
[12/01 21:12:06    502s] (I)       Started Two Level Routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 11918 = (6345 H, 5573 V) = (0.76% H, 0.67% V) = (2.487e+04um H, 2.185e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1d Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1d ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Detoured routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 11918 = (6345 H, 5573 V) = (0.76% H, 0.67% V) = (2.487e+04um H, 2.185e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1e Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1e ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Route legalization ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 11918 = (6345 H, 5573 V) = (0.76% H, 0.67% V) = (2.487e+04um H, 2.185e+04um V)
[12/01 21:12:06    502s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.671856e+04um
[12/01 21:12:06    502s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1f Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1f ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Congestion clean ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 11918 = (6345 H, 5573 V) = (0.76% H, 0.67% V) = (2.487e+04um H, 2.185e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1g Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1g ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Post Routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 11753 = (6270 H, 5483 V) = (0.75% H, 0.66% V) = (2.458e+04um H, 2.149e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1g ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       numNets=554  numFullyRipUpNets=0  numPartialRipUpNets=19 routedWL=11470
[12/01 21:12:06    502s] [NR-eGR] Create a new net group with 19 nets and layer range [2, 5]
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1h Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1h ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Post Routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 11761 = (6289 H, 5472 V) = (0.75% H, 0.66% V) = (2.465e+04um H, 2.145e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Layer assignment (16T) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Layer assignment (16T) ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Net group 1 ( CPU: 0.21 sec, Real: 0.10 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Net group 2 ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Generate topology (16T) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       total 2D Cap : 3451142 = (1822812 H, 1628330 V)
[12/01 21:12:06    502s] [NR-eGR] Layer group 2: route 19 net(s) in layer range [2, 5]
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1a Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1a ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Pattern routing (16T) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 21
[12/01 21:12:06    502s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 12524 = (6737 H, 5787 V) = (0.37% H, 0.36% V) = (2.641e+04um H, 2.269e+04um V)
[12/01 21:12:06    502s] (I)       Started Add via demand to 2D ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1b Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1b ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Monotonic routing (16T) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Monotonic routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 12524 = (6737 H, 5787 V) = (0.37% H, 0.36% V) = (2.641e+04um H, 2.269e+04um V)
[12/01 21:12:06    502s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.909408e+04um
[12/01 21:12:06    502s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 21:12:06    502s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:12:06    502s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1c Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1c ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Two level routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Level2 Grid: 94 x 94
[12/01 21:12:06    502s] (I)       Started Two Level Routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 12524 = (6737 H, 5787 V) = (0.37% H, 0.36% V) = (2.641e+04um H, 2.269e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1d Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1d ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Detoured routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 12524 = (6737 H, 5787 V) = (0.37% H, 0.36% V) = (2.641e+04um H, 2.269e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1e Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1e ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Route legalization ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 12524 = (6737 H, 5787 V) = (0.37% H, 0.36% V) = (2.641e+04um H, 2.269e+04um V)
[12/01 21:12:06    502s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.909408e+04um
[12/01 21:12:06    502s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1f Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1f ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Congestion clean ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 12524 = (6737 H, 5787 V) = (0.37% H, 0.36% V) = (2.641e+04um H, 2.269e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1g Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1g ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Post Routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 12498 = (6715 H, 5783 V) = (0.37% H, 0.36% V) = (2.632e+04um H, 2.267e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] (I)       ============  Phase 1h Route ============
[12/01 21:12:06    502s] (I)       Started Phase 1h ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Post Routing ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Usage: 12498 = (6715 H, 5783 V) = (0.37% H, 0.36% V) = (2.632e+04um H, 2.267e+04um V)
[12/01 21:12:06    502s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Layer assignment (16T) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Layer assignment (16T) ( CPU: 0.15 sec, Real: 0.02 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Net group 2 ( CPU: 0.18 sec, Real: 0.05 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       
[12/01 21:12:06    502s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:12:06    502s] [NR-eGR]                        OverCon            
[12/01 21:12:06    502s] [NR-eGR]                         #Gcell     %Gcell
[12/01 21:12:06    502s] [NR-eGR]       Layer                (1)    OverCon 
[12/01 21:12:06    502s] [NR-eGR] ----------------------------------------------
[12/01 21:12:06    502s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:06    502s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:06    502s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:06    502s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:06    502s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:06    502s] [NR-eGR] ----------------------------------------------
[12/01 21:12:06    502s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[12/01 21:12:06    502s] [NR-eGR] 
[12/01 21:12:06    502s] (I)       Finished Global Routing ( CPU: 0.40 sec, Real: 0.17 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Export 3D cong map ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       total 2D Cap : 3472434 = (1831880 H, 1640554 V)
[12/01 21:12:06    502s] (I)       Started Export 2D cong map ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 21:12:06    502s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 21:12:06    502s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       ============= Track Assignment ============
[12/01 21:12:06    502s] (I)       Started Extract Global 3D Wires ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Started Track Assignment (16T) ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 21:12:06    502s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    502s] (I)       Run Multi-thread track assignment
[12/01 21:12:06    503s] (I)       Finished Track Assignment (16T) ( CPU: 0.13 sec, Real: 0.02 sec, Curr Mem: 5261.49 MB )
[12/01 21:12:06    503s] (I)       Started Export ( Curr Mem: 5261.49 MB )
[12/01 21:12:06    503s] [NR-eGR] Started Export DB wires ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:06    503s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290529
[12/01 21:12:06    503s] [NR-eGR] METAL2  (2V) length: 8.562799e+05um, number of vias: 372716
[12/01 21:12:06    503s] [NR-eGR] METAL3  (3H) length: 1.129240e+06um, number of vias: 64959
[12/01 21:12:06    503s] [NR-eGR] METAL4  (4V) length: 1.261773e+06um, number of vias: 26830
[12/01 21:12:06    503s] [NR-eGR] METAL5  (5H) length: 7.050705e+05um, number of vias: 0
[12/01 21:12:06    503s] [NR-eGR] Total length: 3.952363e+06um, number of vias: 755034
[12/01 21:12:06    503s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:06    503s] [NR-eGR] Total eGR-routed clock nets wire length: 4.773190e+04um 
[12/01 21:12:06    503s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:06    503s] [NR-eGR] Report for selected net(s) only.
[12/01 21:12:06    503s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 3171
[12/01 21:12:06    503s] [NR-eGR] METAL2  (2V) length: 3.326145e+03um, number of vias: 4313
[12/01 21:12:06    503s] [NR-eGR] METAL3  (3H) length: 9.144520e+03um, number of vias: 2101
[12/01 21:12:06    503s] [NR-eGR] METAL4  (4V) length: 1.869140e+04um, number of vias: 1335
[12/01 21:12:06    503s] [NR-eGR] METAL5  (5H) length: 1.656984e+04um, number of vias: 0
[12/01 21:12:06    503s] [NR-eGR] Total length: 4.773190e+04um, number of vias: 10920
[12/01 21:12:06    503s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:06    503s] [NR-eGR] Total routed clock nets wire length: 4.773190e+04um, number of vias: 10920
[12/01 21:12:06    503s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:06    503s] (I)       Started Update net boxes ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] (I)       Finished Update net boxes ( CPU: 0.15 sec, Real: 0.02 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] (I)       Started Update timing ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] (I)       Finished Export ( CPU: 0.22 sec, Real: 0.09 sec, Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] (I)       Started Postprocess design ( Curr Mem: 5253.49 MB )
[12/01 21:12:06    503s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5177.49 MB )
[12/01 21:12:06    503s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 0.62 sec, Curr Mem: 5177.49 MB )
[12/01 21:12:06    503s]       Early Global Route - eGR only step done. (took cpu=0:00:01.2 real=0:00:00.7)
[12/01 21:12:06    503s]     Routing using eGR only done.
[12/01 21:12:06    503s] Net route status summary:
[12/01 21:12:06    503s]   Clock:       555 (unrouted=1, trialRouted=0, noStatus=0, routed=554, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:06    503s]   Non-clock: 97823 (unrouted=2185, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2159, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:06    503s] 
[12/01 21:12:06    503s] CCOPT: Done with clock implementation routing.
[12/01 21:12:06    503s] 
[12/01 21:12:06    503s]   Clock implementation routing done.
[12/01 21:12:06    503s]   Fixed 554 wires.
[12/01 21:12:06    503s]   CCOpt: Starting congestion repair using flow wrapper...
[12/01 21:12:06    503s]     Congestion Repair...
[12/01 21:12:06    503s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:08:23.4/0:05:39.1 (1.5), mem = 5177.5M
[12/01 21:12:06    503s] Info: Disable timing driven in postCTS congRepair.
[12/01 21:12:06    503s] 
[12/01 21:12:06    503s] Starting congRepair ...
[12/01 21:12:06    503s] User Input Parameters:
[12/01 21:12:06    503s] - Congestion Driven    : On
[12/01 21:12:06    503s] - Timing Driven        : Off
[12/01 21:12:06    503s] - Area-Violation Based : On
[12/01 21:12:06    503s] - Start Rollback Level : -5
[12/01 21:12:06    503s] - Legalized            : On
[12/01 21:12:06    503s] - Window Based         : Off
[12/01 21:12:06    503s] - eDen incr mode       : Off
[12/01 21:12:06    503s] - Small incr mode      : Off
[12/01 21:12:06    503s] 
[12/01 21:12:06    503s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:5177.5M
[12/01 21:12:06    503s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.017, REAL:0.017, MEM:5177.5M
[12/01 21:12:06    503s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:5177.5M
[12/01 21:12:06    503s] Starting Early Global Route congestion estimation: mem = 5177.5M
[12/01 21:12:06    503s] (I)       Started Import and model ( Curr Mem: 5177.49 MB )
[12/01 21:12:06    503s] (I)       Started Create place DB ( Curr Mem: 5177.49 MB )
[12/01 21:12:06    503s] (I)       Started Import place data ( Curr Mem: 5177.49 MB )
[12/01 21:12:06    503s] (I)       Started Read instances and placement ( Curr Mem: 5177.49 MB )
[12/01 21:12:06    503s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5209.37 MB )
[12/01 21:12:06    503s] (I)       Started Read nets ( Curr Mem: 5209.37 MB )
[12/01 21:12:06    503s] (I)       Finished Read nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Finished Import place data ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Finished Create place DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Create route DB ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       == Non-default Options ==
[12/01 21:12:06    503s] (I)       Maximum routing layer                              : 5
[12/01 21:12:06    503s] (I)       Number of threads                                  : 16
[12/01 21:12:06    503s] (I)       Use non-blocking free Dbs wires                    : false
[12/01 21:12:06    503s] (I)       Method to set GCell size                           : row
[12/01 21:12:06    503s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:12:06    503s] (I)       Started Import route data (16T) ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       ============== Pin Summary ==============
[12/01 21:12:06    503s] (I)       +-------+--------+---------+------------+
[12/01 21:12:06    503s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:12:06    503s] (I)       +-------+--------+---------+------------+
[12/01 21:12:06    503s] (I)       |     1 | 290531 |   99.95 |        Pin |
[12/01 21:12:06    503s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:12:06    503s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:12:06    503s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:12:06    503s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:12:06    503s] (I)       +-------+--------+---------+------------+
[12/01 21:12:06    503s] (I)       Use row-based GCell size
[12/01 21:12:06    503s] (I)       Use row-based GCell align
[12/01 21:12:06    503s] (I)       GCell unit size   : 7840
[12/01 21:12:06    503s] (I)       GCell multiplier  : 1
[12/01 21:12:06    503s] (I)       GCell row height  : 7840
[12/01 21:12:06    503s] (I)       Actual row height : 7840
[12/01 21:12:06    503s] (I)       GCell align ref   : 507360 507360
[12/01 21:12:06    503s] [NR-eGR] Track table information for default rule: 
[12/01 21:12:06    503s] [NR-eGR] METAL1 has no routable track
[12/01 21:12:06    503s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:12:06    503s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:12:06    503s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:12:06    503s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:12:06    503s] (I)       ============== Default via ===============
[12/01 21:12:06    503s] (I)       +---+------------------+-----------------+
[12/01 21:12:06    503s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:12:06    503s] (I)       +---+------------------+-----------------+
[12/01 21:12:06    503s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:12:06    503s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:12:06    503s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:12:06    503s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:12:06    503s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 21:12:06    503s] (I)       +---+------------------+-----------------+
[12/01 21:12:06    503s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Read routing blockages ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Read instance blockages ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Read PG blockages ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] [NR-eGR] Read 6833 PG shapes
[12/01 21:12:06    503s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Read boundary cut boxes ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:12:06    503s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:12:06    503s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:12:06    503s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:12:06    503s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:12:06    503s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Read blackboxes ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:12:06    503s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Read prerouted ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] [NR-eGR] Num Prerouted Nets = 554  Num Prerouted Wires = 11923
[12/01 21:12:06    503s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Read unlegalized nets ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] (I)       Started Read nets ( Curr Mem: 5243.37 MB )
[12/01 21:12:06    503s] [NR-eGR] Read numTotalNets=96219  numIgnoredNets=554
[12/01 21:12:06    503s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Started Set up via pillars ( Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       early_global_route_priority property id does not exist.
[12/01 21:12:06    503s] (I)       Started Initialize 3D grid graph ( Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Model blockages into capacity
[12/01 21:12:06    503s] (I)       Read Num Blocks=36319  Num Prerouted Wires=11923  Num CS=0
[12/01 21:12:06    503s] (I)       Started Initialize 3D capacity ( Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 5196
[12/01 21:12:06    503s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 3830
[12/01 21:12:06    503s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 2406
[12/01 21:12:06    503s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 491
[12/01 21:12:06    503s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       -- layer congestion ratio --
[12/01 21:12:06    503s] (I)       Layer 1 : 0.100000
[12/01 21:12:06    503s] (I)       Layer 2 : 0.700000
[12/01 21:12:06    503s] (I)       Layer 3 : 0.700000
[12/01 21:12:06    503s] (I)       Layer 4 : 0.700000
[12/01 21:12:06    503s] (I)       Layer 5 : 0.700000
[12/01 21:12:06    503s] (I)       ----------------------------
[12/01 21:12:06    503s] (I)       Number of ignored nets                =    554
[12/01 21:12:06    503s] (I)       Number of connected nets              =      0
[12/01 21:12:06    503s] (I)       Number of fixed nets                  =    554.  Ignored: Yes
[12/01 21:12:06    503s] (I)       Number of clock nets                  =    555.  Ignored: No
[12/01 21:12:06    503s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:12:06    503s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:12:06    503s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:12:06    503s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:12:06    503s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:12:06    503s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:12:06    503s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:12:06    503s] (I)       Finished Import route data (16T) ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Finished Create route DB ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Started Read aux data ( Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Started Others data preparation ( Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Started Create route kernel ( Curr Mem: 5266.00 MB )
[12/01 21:12:06    503s] (I)       Ndr track 0 does not exist
[12/01 21:12:06    503s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:12:06    503s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:12:06    503s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:12:06    503s] (I)       Site width          :  1120  (dbu)
[12/01 21:12:06    503s] (I)       Row height          :  7840  (dbu)
[12/01 21:12:06    503s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:12:06    503s] (I)       GCell width         :  7840  (dbu)
[12/01 21:12:06    503s] (I)       GCell height        :  7840  (dbu)
[12/01 21:12:06    503s] (I)       Grid                :   468   467     5
[12/01 21:12:06    503s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:12:06    503s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:12:06    503s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:12:06    503s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:12:06    503s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:12:06    503s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:12:06    503s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:12:06    503s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:12:06    503s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:12:06    503s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:12:06    503s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:12:06    503s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:12:06    503s] (I)       --------------------------------------------------------
[12/01 21:12:06    503s] 
[12/01 21:12:06    503s] [NR-eGR] ============ Routing rule table ============
[12/01 21:12:06    503s] [NR-eGR] Rule id: 0  Nets: 95638 
[12/01 21:12:06    503s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:12:06    503s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:12:06    503s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:06    503s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:06    503s] [NR-eGR] ========================================
[12/01 21:12:06    503s] [NR-eGR] 
[12/01 21:12:06    503s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:12:06    503s] (I)       blocked tracks on layer2 : = 786046 / 1531760 (51.32%)
[12/01 21:12:06    503s] (I)       blocked tracks on layer3 : = 572964 / 1530828 (37.43%)
[12/01 21:12:06    503s] (I)       blocked tracks on layer4 : = 703601 / 1531760 (45.93%)
[12/01 21:12:06    503s] (I)       blocked tracks on layer5 : = 696510 / 1530828 (45.50%)
[12/01 21:12:06    503s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       Finished Import and model ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       Reset routing kernel
[12/01 21:12:06    503s] (I)       Started Global Routing ( Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       Started Initialization ( Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       totalPins=287438  totalGlobalPin=278088 (96.75%)
[12/01 21:12:06    503s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       Started Net group 1 ( Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       Started Generate topology (16T) ( Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       total 2D Cap : 3411467 = (1804545 H, 1606922 V)
[12/01 21:12:06    503s] [NR-eGR] Layer group 1: route 95638 net(s) in layer range [2, 5]
[12/01 21:12:06    503s] (I)       
[12/01 21:12:06    503s] (I)       ============  Phase 1a Route ============
[12/01 21:12:06    503s] (I)       Started Phase 1a ( Curr Mem: 5274.76 MB )
[12/01 21:12:06    503s] (I)       Started Pattern routing (16T) ( Curr Mem: 5274.76 MB )
[12/01 21:12:07    504s] (I)       Finished Pattern routing (16T) ( CPU: 0.66 sec, Real: 0.15 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:12:07    504s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Usage: 950880 = (450730 H, 500150 V) = (24.98% H, 31.12% V) = (1.767e+06um H, 1.961e+06um V)
[12/01 21:12:07    504s] (I)       Started Add via demand to 2D ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Phase 1a ( CPU: 0.72 sec, Real: 0.22 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       
[12/01 21:12:07    504s] (I)       ============  Phase 1b Route ============
[12/01 21:12:07    504s] (I)       Started Phase 1b ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Started Monotonic routing (16T) ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Monotonic routing (16T) ( CPU: 0.14 sec, Real: 0.07 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Usage: 951258 = (450932 H, 500326 V) = (24.99% H, 31.14% V) = (1.768e+06um H, 1.961e+06um V)
[12/01 21:12:07    504s] (I)       Overflow of layer group 1: 0.06% H + 0.24% V. EstWL: 3.728931e+06um
[12/01 21:12:07    504s] (I)       Congestion metric : 0.06%H 0.24%V, 0.30%HV
[12/01 21:12:07    504s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:12:07    504s] (I)       Finished Phase 1b ( CPU: 0.14 sec, Real: 0.07 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       
[12/01 21:12:07    504s] (I)       ============  Phase 1c Route ============
[12/01 21:12:07    504s] (I)       Started Phase 1c ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Started Two level routing ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Level2 Grid: 94 x 94
[12/01 21:12:07    504s] (I)       Started Two Level Routing ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Usage: 951258 = (450932 H, 500326 V) = (24.99% H, 31.14% V) = (1.768e+06um H, 1.961e+06um V)
[12/01 21:12:07    504s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       
[12/01 21:12:07    504s] (I)       ============  Phase 1d Route ============
[12/01 21:12:07    504s] (I)       Started Phase 1d ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Started Detoured routing ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Usage: 951444 = (451058 H, 500386 V) = (25.00% H, 31.14% V) = (1.768e+06um H, 1.962e+06um V)
[12/01 21:12:07    504s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       
[12/01 21:12:07    504s] (I)       ============  Phase 1e Route ============
[12/01 21:12:07    504s] (I)       Started Phase 1e ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Started Route legalization ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Usage: 951444 = (451058 H, 500386 V) = (25.00% H, 31.14% V) = (1.768e+06um H, 1.962e+06um V)
[12/01 21:12:07    504s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.14% V. EstWL: 3.729660e+06um
[12/01 21:12:07    504s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       
[12/01 21:12:07    504s] (I)       ============  Phase 1l Route ============
[12/01 21:12:07    504s] (I)       Started Phase 1l ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Started Layer assignment (16T) ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    504s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)       Finished Layer assignment (16T) ( CPU: 1.14 sec, Real: 0.17 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)       Finished Phase 1l ( CPU: 1.14 sec, Real: 0.17 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)       Finished Net group 1 ( CPU: 2.18 sec, Real: 0.61 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)       Started Clean cong LA ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 21:12:07    505s] (I)       Layer  2:     785473    347151       663      691999      834617    (45.33%) 
[12/01 21:12:07    505s] (I)       Layer  3:     971965    312751       257      512316     1014307    (33.56%) 
[12/01 21:12:07    505s] (I)       Layer  4:     830945    328761       309      675899      850717    (44.27%) 
[12/01 21:12:07    505s] (I)       Layer  5:     837080    178709         1      682864      843759    (44.73%) 
[12/01 21:12:07    505s] (I)       Total:       3425463   1167372      1230     2563078     3543400    (41.97%) 
[12/01 21:12:07    505s] (I)       
[12/01 21:12:07    505s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:12:07    505s] [NR-eGR]                        OverCon           OverCon            
[12/01 21:12:07    505s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/01 21:12:07    505s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/01 21:12:07    505s] [NR-eGR] ---------------------------------------------------------------
[12/01 21:12:07    505s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:07    505s] [NR-eGR]  METAL2  (2)       552( 0.46%)        13( 0.01%)   ( 0.47%) 
[12/01 21:12:07    505s] [NR-eGR]  METAL3  (3)       228( 0.16%)         1( 0.00%)   ( 0.16%) 
[12/01 21:12:07    505s] [NR-eGR]  METAL4  (4)       287( 0.24%)         1( 0.00%)   ( 0.24%) 
[12/01 21:12:07    505s] [NR-eGR]  METAL5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:07    505s] [NR-eGR] ---------------------------------------------------------------
[12/01 21:12:07    505s] [NR-eGR] Total             1068( 0.21%)        15( 0.00%)   ( 0.21%) 
[12/01 21:12:07    505s] [NR-eGR] 
[12/01 21:12:07    505s] (I)       Finished Global Routing ( CPU: 2.21 sec, Real: 0.64 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)       Started Export 3D cong map ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)       total 2D Cap : 3427943 = (1809574 H, 1618369 V)
[12/01 21:12:07    505s] (I)       Started Export 2D cong map ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.12% V
[12/01 21:12:07    505s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.13% V
[12/01 21:12:07    505s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    505s] Early Global Route congestion estimation runtime: 0.96 seconds, mem = 5318.8M
[12/01 21:12:07    505s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.535, REAL:0.963, MEM:5318.8M
[12/01 21:12:07    505s] OPERPROF: Starting HotSpotCal at level 1, MEM:5318.8M
[12/01 21:12:07    505s] [hotspot] +------------+---------------+---------------+
[12/01 21:12:07    505s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 21:12:07    505s] [hotspot] +------------+---------------+---------------+
[12/01 21:12:07    505s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 21:12:07    505s] [hotspot] +------------+---------------+---------------+
[12/01 21:12:07    505s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 21:12:07    505s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 21:12:07    505s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.010, MEM:5318.8M
[12/01 21:12:07    505s] Skipped repairing congestion.
[12/01 21:12:07    505s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:5318.8M
[12/01 21:12:07    505s] Starting Early Global Route wiring: mem = 5318.8M
[12/01 21:12:07    506s] (I)       ============= Track Assignment ============
[12/01 21:12:07    506s] (I)       Started Extract Global 3D Wires ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    506s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    506s] (I)       Started Track Assignment (16T) ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    506s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 21:12:07    506s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    506s] (I)       Run Multi-thread track assignment
[12/01 21:12:07    507s] (I)       Finished Track Assignment (16T) ( CPU: 1.55 sec, Real: 0.14 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    507s] (I)       Started Export ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    507s] [NR-eGR] Started Export DB wires ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    507s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    508s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.44 sec, Real: 0.07 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    508s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5318.76 MB )
[12/01 21:12:07    508s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.11 sec, Real: 0.01 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    508s] [NR-eGR] Finished Export DB wires ( CPU: 0.58 sec, Real: 0.10 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:07    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:07    508s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290529
[12/01 21:12:07    508s] [NR-eGR] METAL2  (2V) length: 8.640305e+05um, number of vias: 373254
[12/01 21:12:07    508s] [NR-eGR] METAL3  (3H) length: 1.131728e+06um, number of vias: 65310
[12/01 21:12:07    508s] [NR-eGR] METAL4  (4V) length: 1.254864e+06um, number of vias: 27063
[12/01 21:12:07    508s] [NR-eGR] METAL5  (5H) length: 7.041096e+05um, number of vias: 0
[12/01 21:12:07    508s] [NR-eGR] Total length: 3.954731e+06um, number of vias: 756156
[12/01 21:12:07    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:07    508s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/01 21:12:07    508s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:07    508s] (I)       Started Update net boxes ( Curr Mem: 5318.76 MB )
[12/01 21:12:08    508s] (I)       Finished Update net boxes ( CPU: 0.16 sec, Real: 0.02 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:08    508s] (I)       Started Update timing ( Curr Mem: 5318.76 MB )
[12/01 21:12:08    508s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:08    508s] (I)       Finished Export ( CPU: 0.80 sec, Real: 0.18 sec, Curr Mem: 5318.76 MB )
[12/01 21:12:08    508s] (I)       Started Postprocess design ( Curr Mem: 5318.76 MB )
[12/01 21:12:08    508s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5239.76 MB )
[12/01 21:12:08    508s] Early Global Route wiring runtime: 0.43 seconds, mem = 5239.8M
[12/01 21:12:08    508s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:2.466, REAL:0.431, MEM:5239.8M
[12/01 21:12:08    508s] Tdgp not successfully inited but do clear! skip clearing
[12/01 21:12:08    508s] End of congRepair (cpu=0:00:05.0, real=0:00:02.0)
[12/01 21:12:08    508s] *** IncrReplace #1 [finish] : cpu/real = 0:00:05.0/0:00:01.4 (3.5), totSession cpu/real = 0:08:28.5/0:05:40.5 (1.5), mem = 5239.8M
[12/01 21:12:08    508s] 
[12/01 21:12:08    508s] =============================================================================================
[12/01 21:12:08    508s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/01 21:12:08    508s] =============================================================================================
[12/01 21:12:08    508s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:12:08    508s] ---------------------------------------------------------------------------------------------
[12/01 21:12:08    508s] [ MISC                   ]          0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:05.0    3.5
[12/01 21:12:08    508s] ---------------------------------------------------------------------------------------------
[12/01 21:12:08    508s]  IncrReplace #1 TOTAL               0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:05.0    3.5
[12/01 21:12:08    508s] ---------------------------------------------------------------------------------------------
[12/01 21:12:08    508s] 
[12/01 21:12:08    508s]     Congestion Repair done. (took cpu=0:00:05.1 real=0:00:01.4)
[12/01 21:12:08    508s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/01 21:12:08    508s] OPERPROF: Starting DPlace-Init at level 1, MEM:5239.8M
[12/01 21:12:08    508s] z: 2, totalTracks: 1
[12/01 21:12:08    508s] z: 4, totalTracks: 1
[12/01 21:12:08    508s] z: 6, totalTracks: 1
[12/01 21:12:08    508s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:12:08    508s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5239.8M
[12/01 21:12:08    508s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:5239.8M
[12/01 21:12:08    508s] Core basic site is core7T
[12/01 21:12:08    508s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:5239.8M
[12/01 21:12:08    508s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.115, REAL:0.010, MEM:5495.8M
[12/01 21:12:08    508s] Fast DP-INIT is on for default
[12/01 21:12:08    508s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:12:08    508s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.141, REAL:0.023, MEM:5495.8M
[12/01 21:12:08    508s] OPERPROF:     Starting CMU at level 3, MEM:5495.8M
[12/01 21:12:08    508s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.006, MEM:5495.8M
[12/01 21:12:08    508s] 
[12/01 21:12:08    508s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:08    508s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.166, REAL:0.046, MEM:5495.8M
[12/01 21:12:08    508s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5495.8M
[12/01 21:12:08    508s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5495.8M
[12/01 21:12:08    508s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=5495.8MB).
[12/01 21:12:08    508s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.219, REAL:0.098, MEM:5495.8M
[12/01 21:12:08    508s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.8 real=0:00:02.4)
[12/01 21:12:08    508s]   Leaving CCOpt scope - extractRC...
[12/01 21:12:08    508s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 21:12:08    508s] Extraction called for design 'MAU_mapped_pads' of instances=95579 and nets=98378 using extraction engine 'preRoute' .
[12/01 21:12:08    508s] PreRoute RC Extraction called for design MAU_mapped_pads.
[12/01 21:12:08    508s] RC Extraction called in multi-corner(2) mode.
[12/01 21:12:08    508s] RCMode: PreRoute
[12/01 21:12:08    508s]       RC Corner Indexes            0       1   
[12/01 21:12:08    508s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 21:12:08    508s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:08    508s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:08    508s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:08    508s] Shrink Factor                : 1.00000
[12/01 21:12:08    508s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 21:12:08    508s] Using capacitance table file ...
[12/01 21:12:08    508s] 
[12/01 21:12:08    508s] Trim Metal Layers:
[12/01 21:12:08    508s] LayerId::1 widthSet size::4
[12/01 21:12:08    508s] LayerId::2 widthSet size::4
[12/01 21:12:08    508s] LayerId::3 widthSet size::4
[12/01 21:12:08    508s] LayerId::4 widthSet size::4
[12/01 21:12:08    508s] LayerId::5 widthSet size::4
[12/01 21:12:08    508s] LayerId::6 widthSet size::3
[12/01 21:12:08    508s] Updating RC grid for preRoute extraction ...
[12/01 21:12:08    508s] eee: pegSigSF::1.070000
[12/01 21:12:08    508s] Initializing multi-corner capacitance tables ... 
[12/01 21:12:08    508s] Initializing multi-corner resistance tables ...
[12/01 21:12:08    508s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:12:08    508s] eee: l::2 avDens::0.265686 usedTrk::22041.595262 availTrk::82961.173508 sigTrk::22041.595262
[12/01 21:12:08    508s] eee: l::3 avDens::0.343538 usedTrk::28871.348982 availTrk::84041.145046 sigTrk::28871.348982
[12/01 21:12:08    508s] eee: l::4 avDens::0.384161 usedTrk::32321.409141 availTrk::84135.120962 sigTrk::32321.409141
[12/01 21:12:08    508s] eee: l::5 avDens::0.226426 usedTrk::18101.192737 availTrk::79942.962388 sigTrk::18101.192737
[12/01 21:12:08    508s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:12:08    508s] {RT wc 0 5 5 0}
[12/01 21:12:08    508s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.435549 ; uaWl: 1.000000 ; uaWlH: 0.492376 ; aWlH: 0.000000 ; Pmax: 0.899200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 79 ; 
[12/01 21:12:08    509s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 5239.758M)
[12/01 21:12:08    509s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 21:12:08    509s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/01 21:12:08    509s]   Not writing Steiner routes to the DB after clustering cong repair call.
[12/01 21:12:08    509s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:08    509s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:08    509s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:12:08    509s] End AAE Lib Interpolated Model. (MEM=5239.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:08    509s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:08    509s]   Clock DAG stats after clustering cong repair call:
[12/01 21:12:08    509s]     cell counts      : b=553, i=0, icg=0, nicg=0, l=1, total=554
[12/01 21:12:08    509s]     misc counts      : r=1, pp=0
[12/01 21:12:08    509s]     cell areas       : b=6069.728um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27057.728um^2
[12/01 21:12:08    509s]     cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.657pF
[12/01 21:12:08    509s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:08    509s]     wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.203pF, total=8.528pF
[12/01 21:12:08    509s]     wire lengths     : top=0.000um, trunk=24557.569um, leaf=22565.379um, total=47122.947um
[12/01 21:12:08    509s]     hp wire lengths  : top=0.000um, trunk=23313.120um, leaf=18847.640um, total=42160.760um
[12/01 21:12:08    509s]   Clock DAG net violations after clustering cong repair call:
[12/01 21:12:08    509s]     Remaining Transition : {count=7, worst=[0.085ns, 0.052ns, 0.050ns, 0.018ns, 0.013ns, 0.004ns, 0.001ns]} avg=0.032ns sd=0.031ns sum=0.224ns
[12/01 21:12:08    509s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:08    509s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/01 21:12:08    509s]     Trunk : target=0.885ns count=210 avg=0.493ns sd=0.203ns min=0.000ns max=0.970ns {114 <= 0.531ns, 69 <= 0.708ns, 15 <= 0.796ns, 6 <= 0.841ns, 4 <= 0.885ns} {0 <= 0.929ns, 2 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:08    509s]     Leaf  : target=0.885ns count=345 avg=0.701ns sd=0.110ns min=0.256ns max=0.935ns {25 <= 0.531ns, 131 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 18 <= 0.885ns} {4 <= 0.929ns, 1 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:08    509s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/01 21:12:08    509s]      Bufs: BUFX1: 553 
[12/01 21:12:08    509s]    Logics: pad_in: 1 
[12/01 21:12:08    509s]   Primary reporting skew groups after clustering cong repair call:
[12/01 21:12:08    509s]     skew_group clk/constraint: insertion delay [min=3.081, max=4.736, avg=3.874, sd=0.293], skew [1.656 vs 0.221*], 39% {3.647, 3.868} (wid=0.137 ws=0.078) (gid=4.604 gs=1.633)
[12/01 21:12:08    509s]         min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:08    509s]         max path sink: MAU_dut/B1/ram_reg[337]/CLK
[12/01 21:12:08    509s]   Skew group summary after clustering cong repair call:
[12/01 21:12:08    509s]     skew_group clk/constraint: insertion delay [min=3.081, max=4.736, avg=3.874, sd=0.293], skew [1.656 vs 0.221*], 39% {3.647, 3.868} (wid=0.137 ws=0.078) (gid=4.604 gs=1.633)
[12/01 21:12:08    509s]   CongRepair After Initial Clustering done. (took cpu=0:00:07.7 real=0:00:03.2)
[12/01 21:12:08    509s]   Stage::Clustering done. (took cpu=0:00:18.5 real=0:00:06.9)
[12/01 21:12:08    509s]   Stage::DRV Fixing...
[12/01 21:12:08    509s]   Fixing clock tree slew time and max cap violations...
[12/01 21:12:08    509s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:09    509s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/01 21:12:09    509s]       cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
[12/01 21:12:09    509s]       misc counts      : r=1, pp=0
[12/01 21:12:09    509s]       cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
[12/01 21:12:09    509s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
[12/01 21:12:09    509s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:09    509s]       wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
[12/01 21:12:09    509s]       wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
[12/01 21:12:09    509s]       hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
[12/01 21:12:09    509s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/01 21:12:09    509s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/01 21:12:09    509s]       Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
[12/01 21:12:09    509s]       Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
[12/01 21:12:09    509s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/01 21:12:09    509s]        Bufs: BUFX1: 556 
[12/01 21:12:09    509s]      Logics: pad_in: 1 
[12/01 21:12:09    509s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
[12/01 21:12:09    509s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:09    509s]           max path sink: MAU_dut/B1/ram_reg[337]/CLK
[12/01 21:12:09    509s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
[12/01 21:12:09    509s]     Legalizer API calls during this step: 190 succeeded with high effort: 190 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:09    509s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 21:12:09    509s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/01 21:12:09    509s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:09    509s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 21:12:09    509s]       cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
[12/01 21:12:09    509s]       misc counts      : r=1, pp=0
[12/01 21:12:09    509s]       cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
[12/01 21:12:09    509s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
[12/01 21:12:09    509s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:09    509s]       wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
[12/01 21:12:09    509s]       wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
[12/01 21:12:09    509s]       hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
[12/01 21:12:09    509s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/01 21:12:09    509s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 21:12:09    509s]       Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
[12/01 21:12:09    509s]       Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
[12/01 21:12:09    509s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/01 21:12:09    509s]        Bufs: BUFX1: 556 
[12/01 21:12:09    509s]      Logics: pad_in: 1 
[12/01 21:12:09    509s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736, avg=3.873, sd=0.292], skew [1.656 vs 0.221*], 38.9% {3.647, 3.868} (wid=0.137 ws=0.078) (gid=4.604 gs=1.633)
[12/01 21:12:09    509s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:09    509s]           max path sink: MAU_dut/B1/ram_reg[337]/CLK
[12/01 21:12:09    509s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736, avg=3.873, sd=0.292], skew [1.656 vs 0.221*], 38.9% {3.647, 3.868} (wid=0.137 ws=0.078) (gid=4.604 gs=1.633)
[12/01 21:12:09    509s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:09    509s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:09    509s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 21:12:09    509s]   Stage::Insertion Delay Reduction...
[12/01 21:12:09    509s]   Removing unnecessary root buffering...
[12/01 21:12:09    509s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/01 21:12:09    509s]       cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
[12/01 21:12:09    509s]       misc counts      : r=1, pp=0
[12/01 21:12:09    509s]       cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
[12/01 21:12:09    509s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
[12/01 21:12:09    509s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:09    509s]       wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
[12/01 21:12:09    509s]       wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
[12/01 21:12:09    509s]       hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
[12/01 21:12:09    509s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/01 21:12:09    509s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/01 21:12:09    509s]       Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
[12/01 21:12:09    509s]       Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
[12/01 21:12:09    509s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/01 21:12:09    509s]        Bufs: BUFX1: 556 
[12/01 21:12:09    509s]      Logics: pad_in: 1 
[12/01 21:12:09    509s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
[12/01 21:12:09    509s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:09    509s]           max path sink: MAU_dut/B1/ram_reg[337]/CLK
[12/01 21:12:09    509s]     Skew group summary after 'Removing unnecessary root buffering':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
[12/01 21:12:09    509s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:09    509s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:09    509s]   Removing unconstrained drivers...
[12/01 21:12:09    509s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/01 21:12:09    509s]       cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
[12/01 21:12:09    509s]       misc counts      : r=1, pp=0
[12/01 21:12:09    509s]       cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
[12/01 21:12:09    509s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
[12/01 21:12:09    509s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:09    509s]       wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
[12/01 21:12:09    509s]       wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
[12/01 21:12:09    509s]       hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
[12/01 21:12:09    509s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/01 21:12:09    509s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/01 21:12:09    509s]       Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
[12/01 21:12:09    509s]       Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
[12/01 21:12:09    509s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/01 21:12:09    509s]        Bufs: BUFX1: 556 
[12/01 21:12:09    509s]      Logics: pad_in: 1 
[12/01 21:12:09    509s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
[12/01 21:12:09    509s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:09    509s]           max path sink: MAU_dut/B1/ram_reg[337]/CLK
[12/01 21:12:09    509s]     Skew group summary after 'Removing unconstrained drivers':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
[12/01 21:12:09    509s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:09    509s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:09    509s]   Reducing insertion delay 1...
[12/01 21:12:09    509s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/01 21:12:09    509s]       cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
[12/01 21:12:09    509s]       misc counts      : r=1, pp=0
[12/01 21:12:09    509s]       cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
[12/01 21:12:09    509s]       cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
[12/01 21:12:09    509s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:09    509s]       wire capacitance : top=0.000pF, trunk=4.324pF, leaf=4.216pF, total=8.540pF
[12/01 21:12:09    509s]       wire lengths     : top=0.000um, trunk=24529.262um, leaf=22651.495um, total=47180.757um
[12/01 21:12:09    509s]       hp wire lengths  : top=0.000um, trunk=23315.920um, leaf=18978.400um, total=42294.320um
[12/01 21:12:09    509s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/01 21:12:09    509s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/01 21:12:09    509s]       Trunk : target=0.885ns count=212 avg=0.489ns sd=0.202ns min=0.000ns max=0.852ns {116 <= 0.531ns, 69 <= 0.708ns, 16 <= 0.796ns, 6 <= 0.841ns, 5 <= 0.885ns}
[12/01 21:12:09    509s]       Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
[12/01 21:12:09    509s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/01 21:12:09    509s]        Bufs: BUFX1: 556 
[12/01 21:12:09    509s]      Logics: pad_in: 1 
[12/01 21:12:09    509s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
[12/01 21:12:09    509s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:09    509s]           max path sink: MAU_dut/B1/ram_reg[337]/CLK
[12/01 21:12:09    509s]     Skew group summary after 'Reducing insertion delay 1':
[12/01 21:12:09    509s]       skew_group clk/constraint: insertion delay [min=3.081, max=4.736], skew [1.656 vs 0.221*]
[12/01 21:12:09    509s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:09    509s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:09    509s]   Removing longest path buffering...
[12/01 21:12:10    510s]     Clock DAG stats after 'Removing longest path buffering':
[12/01 21:12:10    510s]       cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
[12/01 21:12:10    510s]       misc counts      : r=1, pp=0
[12/01 21:12:10    510s]       cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
[12/01 21:12:10    510s]       cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
[12/01 21:12:10    510s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:10    510s]       wire capacitance : top=0.000pF, trunk=4.267pF, leaf=4.216pF, total=8.483pF
[12/01 21:12:10    510s]       wire lengths     : top=0.000um, trunk=24332.928um, leaf=22654.348um, total=46987.276um
[12/01 21:12:10    510s]       hp wire lengths  : top=0.000um, trunk=23005.120um, leaf=18983.440um, total=41988.560um
[12/01 21:12:10    510s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/01 21:12:10    510s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/01 21:12:10    510s]       Trunk : target=0.885ns count=193 avg=0.519ns sd=0.212ns min=0.000ns max=0.884ns {97 <= 0.531ns, 58 <= 0.708ns, 19 <= 0.796ns, 5 <= 0.841ns, 14 <= 0.885ns}
[12/01 21:12:10    510s]       Leaf  : target=0.885ns count=346 avg=0.700ns sd=0.110ns min=0.256ns max=0.878ns {27 <= 0.531ns, 130 <= 0.708ns, 123 <= 0.796ns, 43 <= 0.841ns, 23 <= 0.885ns}
[12/01 21:12:10    510s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/01 21:12:10    510s]        Bufs: BUFX1: 537 
[12/01 21:12:10    510s]      Logics: pad_in: 1 
[12/01 21:12:10    510s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/01 21:12:10    510s]       skew_group clk/constraint: insertion delay [min=2.550, max=3.723], skew [1.173 vs 0.221*]
[12/01 21:12:10    510s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:10    510s]           max path sink: MAU_dut/B0/ram_reg[366]/CLK
[12/01 21:12:10    510s]     Skew group summary after 'Removing longest path buffering':
[12/01 21:12:10    510s]       skew_group clk/constraint: insertion delay [min=2.550, max=3.723], skew [1.173 vs 0.221*]
[12/01 21:12:10    510s]     Legalizer API calls during this step: 834 succeeded with high effort: 834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:10    510s]   Removing longest path buffering done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/01 21:12:10    510s]   Reducing insertion delay 2...
[12/01 21:12:12    512s]     Path optimization required 4308 stage delay updates 
[12/01 21:12:12    512s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/01 21:12:12    512s]       cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
[12/01 21:12:12    512s]       misc counts      : r=1, pp=0
[12/01 21:12:12    512s]       cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
[12/01 21:12:12    512s]       cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
[12/01 21:12:12    512s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:12    512s]       wire capacitance : top=0.000pF, trunk=4.150pF, leaf=4.233pF, total=8.384pF
[12/01 21:12:12    512s]       wire lengths     : top=0.000um, trunk=23966.887um, leaf=22770.319um, total=46737.207um
[12/01 21:12:12    512s]       hp wire lengths  : top=0.000um, trunk=22505.040um, leaf=19119.520um, total=41624.560um
[12/01 21:12:12    512s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/01 21:12:12    512s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/01 21:12:12    512s]       Trunk : target=0.885ns count=193 avg=0.508ns sd=0.215ns min=0.000ns max=0.884ns {100 <= 0.531ns, 56 <= 0.708ns, 17 <= 0.796ns, 6 <= 0.841ns, 14 <= 0.885ns}
[12/01 21:12:12    512s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:12    512s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/01 21:12:12    512s]        Bufs: BUFX1: 537 
[12/01 21:12:12    512s]      Logics: pad_in: 1 
[12/01 21:12:12    512s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/01 21:12:12    512s]       skew_group clk/constraint: insertion delay [min=2.533, max=3.365, avg=3.128, sd=0.156], skew [0.832 vs 0.221*], 57.1% {3.100, 3.321} (wid=0.123 ws=0.036) (gid=3.253 gs=0.832)
[12/01 21:12:12    512s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:12    512s]           max path sink: MAU_dut/B0/ram_reg[311]/CLK
[12/01 21:12:12    512s]     Skew group summary after 'Reducing insertion delay 2':
[12/01 21:12:12    512s]       skew_group clk/constraint: insertion delay [min=2.533, max=3.365, avg=3.128, sd=0.156], skew [0.832 vs 0.221*], 57.1% {3.100, 3.321} (wid=0.123 ws=0.036) (gid=3.253 gs=0.832)
[12/01 21:12:12    512s]     Legalizer API calls during this step: 1864 succeeded with high effort: 1864 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:12    512s]   Reducing insertion delay 2 done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/01 21:12:12    512s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:03.1 real=0:00:03.1)
[12/01 21:12:12    512s]   CCOpt::Phase::Construction done. (took cpu=0:00:21.9 real=0:00:10.2)
[12/01 21:12:12    512s]   CCOpt::Phase::Implementation...
[12/01 21:12:12    512s]   Stage::Reducing Power...
[12/01 21:12:12    512s]   Improving clock tree routing...
[12/01 21:12:12    512s]     Iteration 1...
[12/01 21:12:12    513s]     Iteration 1 done.
[12/01 21:12:12    513s]     Clock DAG stats after 'Improving clock tree routing':
[12/01 21:12:12    513s]       cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
[12/01 21:12:12    513s]       misc counts      : r=1, pp=0
[12/01 21:12:12    513s]       cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
[12/01 21:12:12    513s]       cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
[12/01 21:12:12    513s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:12    513s]       wire capacitance : top=0.000pF, trunk=4.122pF, leaf=4.233pF, total=8.355pF
[12/01 21:12:12    513s]       wire lengths     : top=0.000um, trunk=23848.605um, leaf=22770.319um, total=46618.925um
[12/01 21:12:12    513s]       hp wire lengths  : top=0.000um, trunk=22456.320um, leaf=19119.520um, total=41575.840um
[12/01 21:12:12    513s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/01 21:12:12    513s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/01 21:12:12    513s]       Trunk : target=0.885ns count=193 avg=0.505ns sd=0.214ns min=0.000ns max=0.884ns {103 <= 0.531ns, 53 <= 0.708ns, 17 <= 0.796ns, 7 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:12    513s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:12    513s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/01 21:12:12    513s]        Bufs: BUFX1: 537 
[12/01 21:12:12    513s]      Logics: pad_in: 1 
[12/01 21:12:12    513s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/01 21:12:12    513s]       skew_group clk/constraint: insertion delay [min=2.531, max=3.363], skew [0.832 vs 0.221*]
[12/01 21:12:12    513s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:12    513s]           max path sink: MAU_dut/B0/ram_reg[311]/CLK
[12/01 21:12:12    513s]     Skew group summary after 'Improving clock tree routing':
[12/01 21:12:12    513s]       skew_group clk/constraint: insertion delay [min=2.531, max=3.363], skew [0.832 vs 0.221*]
[12/01 21:12:12    513s]     Legalizer API calls during this step: 673 succeeded with high effort: 673 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:12    513s]   Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 21:12:12    513s]   Reducing clock tree power 1...
[12/01 21:12:12    513s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 21:12:12    513s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:12    513s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:12    513s]     100% 
[12/01 21:12:12    513s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/01 21:12:12    513s]       cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
[12/01 21:12:12    513s]       misc counts      : r=1, pp=0
[12/01 21:12:12    513s]       cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
[12/01 21:12:12    513s]       cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
[12/01 21:12:12    513s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:12    513s]       wire capacitance : top=0.000pF, trunk=4.122pF, leaf=4.233pF, total=8.355pF
[12/01 21:12:12    513s]       wire lengths     : top=0.000um, trunk=23848.605um, leaf=22770.319um, total=46618.925um
[12/01 21:12:12    513s]       hp wire lengths  : top=0.000um, trunk=22456.320um, leaf=19119.520um, total=41575.840um
[12/01 21:12:12    513s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/01 21:12:12    513s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/01 21:12:12    513s]       Trunk : target=0.885ns count=193 avg=0.505ns sd=0.214ns min=0.000ns max=0.884ns {103 <= 0.531ns, 53 <= 0.708ns, 17 <= 0.796ns, 7 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:12    513s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:12    513s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/01 21:12:12    513s]        Bufs: BUFX1: 537 
[12/01 21:12:12    513s]      Logics: pad_in: 1 
[12/01 21:12:12    513s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/01 21:12:12    513s]       skew_group clk/constraint: insertion delay [min=2.531, max=3.363], skew [0.832 vs 0.221*]
[12/01 21:12:12    513s]           min path sink: MAU_dut/B1/ram_reg[433]/CLK
[12/01 21:12:12    513s]           max path sink: MAU_dut/B0/ram_reg[311]/CLK
[12/01 21:12:12    513s]     Skew group summary after 'Reducing clock tree power 1':
[12/01 21:12:12    513s]       skew_group clk/constraint: insertion delay [min=2.531, max=3.363], skew [0.832 vs 0.221*]
[12/01 21:12:12    513s]     Legalizer API calls during this step: 1074 succeeded with high effort: 1074 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:12    513s]   Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.1)
[12/01 21:12:12    513s]   Reducing clock tree power 2...
[12/01 21:12:12    513s]     Path optimization required 1212 stage delay updates 
[12/01 21:12:13    513s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/01 21:12:13    513s]       cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
[12/01 21:12:13    513s]       misc counts      : r=1, pp=0
[12/01 21:12:13    513s]       cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
[12/01 21:12:13    513s]       cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
[12/01 21:12:13    513s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:13    513s]       wire capacitance : top=0.000pF, trunk=4.174pF, leaf=4.233pF, total=8.407pF
[12/01 21:12:13    513s]       wire lengths     : top=0.000um, trunk=24204.547um, leaf=22767.212um, total=46971.760um
[12/01 21:12:13    513s]       hp wire lengths  : top=0.000um, trunk=22824.800um, leaf=19117.560um, total=41942.360um
[12/01 21:12:13    513s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/01 21:12:13    513s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/01 21:12:13    513s]       Trunk : target=0.885ns count=193 avg=0.512ns sd=0.214ns min=0.000ns max=0.884ns {99 <= 0.531ns, 56 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 14 <= 0.885ns}
[12/01 21:12:13    513s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:13    513s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/01 21:12:13    513s]        Bufs: BUFX1: 537 
[12/01 21:12:13    513s]      Logics: pad_in: 1 
[12/01 21:12:13    513s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/01 21:12:13    513s]       skew_group clk/constraint: insertion delay [min=2.888, max=3.363, avg=3.180, sd=0.114], skew [0.476 vs 0.221*], 65.4% {3.111, 3.332} (wid=0.118 ws=0.034) (gid=3.273 gs=0.491)
[12/01 21:12:13    513s]           min path sink: MAU_dut/B1/ram_reg[149]/CLK
[12/01 21:12:13    513s]           max path sink: MAU_dut/B3/ram_reg[118]/CLK
[12/01 21:12:13    513s]     Skew group summary after 'Reducing clock tree power 2':
[12/01 21:12:13    513s]       skew_group clk/constraint: insertion delay [min=2.888, max=3.363, avg=3.180, sd=0.114], skew [0.476 vs 0.221*], 65.4% {3.111, 3.332} (wid=0.118 ws=0.034) (gid=3.273 gs=0.491)
[12/01 21:12:13    513s]     Legalizer API calls during this step: 516 succeeded with high effort: 516 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:13    513s]   Reducing clock tree power 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/01 21:12:13    513s]   Stage::Reducing Power done. (took cpu=0:00:01.1 real=0:00:00.9)
[12/01 21:12:13    513s]   Stage::Balancing...
[12/01 21:12:13    513s]   Approximately balancing fragments step...
[12/01 21:12:13    513s]     Resolve constraints - Approximately balancing fragments...
[12/01 21:12:13    513s]     Resolving skew group constraints...
[12/01 21:12:13    514s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/01 21:12:13    514s]     Resolving skew group constraints done.
[12/01 21:12:13    514s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:13    514s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/01 21:12:13    514s]     Trial balancer estimated the amount of delay to be added in balancing: 3.437ns
[12/01 21:12:13    514s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:13    514s]     Approximately balancing fragments...
[12/01 21:12:13    514s]       Moving gates to improve sub-tree skew...
[12/01 21:12:13    514s]         Tried: 540 Succeeded: 0
[12/01 21:12:13    514s]         Topology Tried: 0 Succeeded: 0
[12/01 21:12:13    514s]         0 Succeeded with SS ratio
[12/01 21:12:13    514s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/01 21:12:13    514s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/01 21:12:13    514s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/01 21:12:13    514s]           cell counts      : b=537, i=0, icg=0, nicg=0, l=1, total=538
[12/01 21:12:13    514s]           misc counts      : r=1, pp=0
[12/01 21:12:13    514s]           cell areas       : b=5894.112um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=26882.112um^2
[12/01 21:12:13    514s]           cell capacitance : b=0.619pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.639pF
[12/01 21:12:13    514s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:13    514s]           wire capacitance : top=0.000pF, trunk=4.174pF, leaf=4.233pF, total=8.407pF
[12/01 21:12:13    514s]           wire lengths     : top=0.000um, trunk=24204.547um, leaf=22767.212um, total=46971.760um
[12/01 21:12:13    514s]           hp wire lengths  : top=0.000um, trunk=22824.800um, leaf=19117.560um, total=41942.360um
[12/01 21:12:13    514s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/01 21:12:13    514s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/01 21:12:13    514s]           Trunk : target=0.885ns count=193 avg=0.512ns sd=0.214ns min=0.000ns max=0.884ns {99 <= 0.531ns, 56 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 14 <= 0.885ns}
[12/01 21:12:13    514s]           Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:13    514s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/01 21:12:13    514s]            Bufs: BUFX1: 537 
[12/01 21:12:13    514s]          Logics: pad_in: 1 
[12/01 21:12:13    514s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:13    514s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:13    514s]       Approximately balancing fragments bottom up...
[12/01 21:12:13    514s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:13    514s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/01 21:12:13    514s]           cell counts      : b=556, i=0, icg=0, nicg=0, l=1, total=557
[12/01 21:12:13    514s]           misc counts      : r=1, pp=0
[12/01 21:12:13    514s]           cell areas       : b=6102.656um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27090.656um^2
[12/01 21:12:13    514s]           cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.660pF
[12/01 21:12:13    514s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:13    514s]           wire capacitance : top=0.000pF, trunk=4.223pF, leaf=4.233pF, total=8.455pF
[12/01 21:12:13    514s]           wire lengths     : top=0.000um, trunk=24476.806um, leaf=22767.212um, total=47244.017um
[12/01 21:12:13    514s]           hp wire lengths  : top=0.000um, trunk=23093.040um, leaf=19117.560um, total=42210.600um
[12/01 21:12:13    514s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/01 21:12:13    514s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/01 21:12:13    514s]           Trunk : target=0.885ns count=212 avg=0.475ns sd=0.228ns min=0.000ns max=0.884ns {121 <= 0.531ns, 54 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:13    514s]           Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:13    514s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/01 21:12:13    514s]            Bufs: BUFX1: 556 
[12/01 21:12:13    514s]          Logics: pad_in: 1 
[12/01 21:12:13    514s]         Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:13    514s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 21:12:13    514s]       Approximately balancing fragments, wire and cell delays...
[12/01 21:12:13    514s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/01 21:12:13    514s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/01 21:12:13    514s]           cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:13    514s]           misc counts      : r=1, pp=0
[12/01 21:12:13    514s]           cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:13    514s]           cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:13    514s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:13    514s]           wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:13    514s]           wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:13    514s]           hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:13    514s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/01 21:12:13    514s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/01 21:12:13    514s]           Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:13    514s]           Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:13    514s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/01 21:12:13    514s]            Bufs: BUFX1: 586 
[12/01 21:12:13    514s]          Logics: pad_in: 1 
[12/01 21:12:13    514s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/01 21:12:13    514s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/01 21:12:13    514s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/01 21:12:13    514s]           cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:13    514s]           misc counts      : r=1, pp=0
[12/01 21:12:13    514s]           cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:13    514s]           cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:13    514s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:13    514s]           wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:13    514s]           wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:13    514s]           hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:13    514s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/01 21:12:13    514s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/01 21:12:13    514s]           Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:13    514s]           Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:13    514s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/01 21:12:13    514s]            Bufs: BUFX1: 586 
[12/01 21:12:13    514s]          Logics: pad_in: 1 
[12/01 21:12:13    514s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/01 21:12:13    514s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/01 21:12:13    514s]     Approximately balancing fragments done.
[12/01 21:12:13    514s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/01 21:12:13    514s]       cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:13    514s]       misc counts      : r=1, pp=0
[12/01 21:12:13    514s]       cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:13    514s]       cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:13    514s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:13    514s]       wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:13    514s]       wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:13    514s]       hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:13    514s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/01 21:12:13    514s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/01 21:12:13    514s]       Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:13    514s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:13    514s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/01 21:12:13    514s]        Bufs: BUFX1: 586 
[12/01 21:12:13    514s]      Logics: pad_in: 1 
[12/01 21:12:13    514s]     Legalizer API calls during this step: 539 succeeded with high effort: 539 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:13    514s]   Approximately balancing fragments step done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/01 21:12:13    514s]   Clock DAG stats after Approximately balancing fragments:
[12/01 21:12:13    514s]     cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:13    514s]     misc counts      : r=1, pp=0
[12/01 21:12:13    514s]     cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:13    514s]     cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:13    514s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:13    514s]     wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:13    514s]     wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:13    514s]     hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:13    514s]   Clock DAG net violations after Approximately balancing fragments: none
[12/01 21:12:13    514s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/01 21:12:13    514s]     Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:13    514s]     Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:13    514s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/01 21:12:13    514s]      Bufs: BUFX1: 586 
[12/01 21:12:13    514s]    Logics: pad_in: 1 
[12/01 21:12:13    514s]   Primary reporting skew groups after Approximately balancing fragments:
[12/01 21:12:13    514s]     skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
[12/01 21:12:13    514s]         min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:13    514s]         max path sink: MAU_dut/B3/ram_reg[95]/CLK
[12/01 21:12:13    514s]   Skew group summary after Approximately balancing fragments:
[12/01 21:12:13    514s]     skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
[12/01 21:12:13    514s]   Improving fragments clock skew...
[12/01 21:12:13    514s]     Clock DAG stats after 'Improving fragments clock skew':
[12/01 21:12:13    514s]       cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:13    514s]       misc counts      : r=1, pp=0
[12/01 21:12:13    514s]       cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:13    514s]       cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:13    514s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:13    514s]       wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:13    514s]       wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:13    514s]       hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:13    514s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/01 21:12:13    514s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/01 21:12:13    514s]       Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:13    514s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:13    514s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/01 21:12:13    514s]        Bufs: BUFX1: 586 
[12/01 21:12:13    514s]      Logics: pad_in: 1 
[12/01 21:12:13    514s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/01 21:12:13    514s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
[12/01 21:12:13    514s]           min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:13    514s]           max path sink: MAU_dut/B3/ram_reg[95]/CLK
[12/01 21:12:13    514s]     Skew group summary after 'Improving fragments clock skew':
[12/01 21:12:13    514s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
[12/01 21:12:13    514s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:13    514s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:13    514s]   Approximately balancing step...
[12/01 21:12:13    514s]     Resolve constraints - Approximately balancing...
[12/01 21:12:13    514s]     Resolving skew group constraints...
[12/01 21:12:14    514s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/01 21:12:14    514s]     Resolving skew group constraints done.
[12/01 21:12:14    514s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:14    514s]     Approximately balancing...
[12/01 21:12:14    514s]       Approximately balancing, wire and cell delays...
[12/01 21:12:14    514s]       Approximately balancing, wire and cell delays, iteration 1...
[12/01 21:12:14    515s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/01 21:12:14    515s]           cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:14    515s]           misc counts      : r=1, pp=0
[12/01 21:12:14    515s]           cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:14    515s]           cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:14    515s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:14    515s]           wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:14    515s]           wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:14    515s]           hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:14    515s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/01 21:12:14    515s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/01 21:12:14    515s]           Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:14    515s]           Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:14    515s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/01 21:12:14    515s]            Bufs: BUFX1: 586 
[12/01 21:12:14    515s]          Logics: pad_in: 1 
[12/01 21:12:14    515s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/01 21:12:14    515s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:14    515s]     Approximately balancing done.
[12/01 21:12:14    515s]     Clock DAG stats after 'Approximately balancing step':
[12/01 21:12:14    515s]       cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:14    515s]       misc counts      : r=1, pp=0
[12/01 21:12:14    515s]       cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:14    515s]       cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:14    515s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:14    515s]       wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:14    515s]       wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:14    515s]       hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:14    515s]     Clock DAG net violations after 'Approximately balancing step': none
[12/01 21:12:14    515s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/01 21:12:14    515s]       Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:14    515s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:14    515s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/01 21:12:14    515s]        Bufs: BUFX1: 586 
[12/01 21:12:14    515s]      Logics: pad_in: 1 
[12/01 21:12:14    515s]     Primary reporting skew groups after 'Approximately balancing step':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
[12/01 21:12:14    515s]           min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:14    515s]           max path sink: MAU_dut/B3/ram_reg[95]/CLK
[12/01 21:12:14    515s]     Skew group summary after 'Approximately balancing step':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
[12/01 21:12:14    515s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:14    515s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:14    515s]   Fixing clock tree overload...
[12/01 21:12:14    515s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:14    515s]     Clock DAG stats after 'Fixing clock tree overload':
[12/01 21:12:14    515s]       cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:14    515s]       misc counts      : r=1, pp=0
[12/01 21:12:14    515s]       cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:14    515s]       cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:14    515s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:14    515s]       wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:14    515s]       wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:14    515s]       hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:14    515s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/01 21:12:14    515s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/01 21:12:14    515s]       Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:14    515s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:14    515s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/01 21:12:14    515s]        Bufs: BUFX1: 586 
[12/01 21:12:14    515s]      Logics: pad_in: 1 
[12/01 21:12:14    515s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
[12/01 21:12:14    515s]           min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:14    515s]           max path sink: MAU_dut/B3/ram_reg[95]/CLK
[12/01 21:12:14    515s]     Skew group summary after 'Fixing clock tree overload':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.364], skew [0.221 vs 0.221]
[12/01 21:12:14    515s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:14    515s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:14    515s]   Approximately balancing paths...
[12/01 21:12:14    515s]     Added 0 buffers.
[12/01 21:12:14    515s]     Clock DAG stats after 'Approximately balancing paths':
[12/01 21:12:14    515s]       cell counts      : b=586, i=0, icg=0, nicg=0, l=1, total=587
[12/01 21:12:14    515s]       misc counts      : r=1, pp=0
[12/01 21:12:14    515s]       cell areas       : b=6431.936um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27419.936um^2
[12/01 21:12:14    515s]       cell capacitance : b=0.676pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.695pF
[12/01 21:12:14    515s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:14    515s]       wire capacitance : top=0.000pF, trunk=4.326pF, leaf=4.233pF, total=8.559pF
[12/01 21:12:14    515s]       wire lengths     : top=0.000um, trunk=25069.953um, leaf=22770.215um, total=47840.167um
[12/01 21:12:14    515s]       hp wire lengths  : top=0.000um, trunk=23684.960um, leaf=19117.560um, total=42802.520um
[12/01 21:12:14    515s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/01 21:12:14    515s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/01 21:12:14    515s]       Trunk : target=0.885ns count=242 avg=0.432ns sd=0.245ns min=0.000ns max=0.884ns {152 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:14    515s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:14    515s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/01 21:12:14    515s]        Bufs: BUFX1: 586 
[12/01 21:12:14    515s]      Logics: pad_in: 1 
[12/01 21:12:14    515s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.364, avg=3.254, sd=0.057], skew [0.221 vs 0.221], 100% {3.143, 3.364} (wid=0.119 ws=0.034) (gid=3.277 gs=0.248)
[12/01 21:12:14    515s]           min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:14    515s]           max path sink: MAU_dut/B3/ram_reg[95]/CLK
[12/01 21:12:14    515s]     Skew group summary after 'Approximately balancing paths':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.364, avg=3.254, sd=0.057], skew [0.221 vs 0.221], 100% {3.143, 3.364} (wid=0.119 ws=0.034) (gid=3.277 gs=0.248)
[12/01 21:12:14    515s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:14    515s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:14    515s]   Stage::Balancing done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/01 21:12:14    515s]   Stage::Polishing...
[12/01 21:12:14    515s]   Merging balancing drivers for power...
[12/01 21:12:14    515s]     Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:12:14    515s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:14    515s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:14    515s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:14    515s]     Tried: 588 Succeeded: 1
[12/01 21:12:14    515s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/01 21:12:14    515s]       cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:14    515s]       misc counts      : r=1, pp=0
[12/01 21:12:14    515s]       cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:14    515s]       cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:14    515s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:14    515s]       wire capacitance : top=0.000pF, trunk=4.318pF, leaf=4.233pF, total=8.551pF
[12/01 21:12:14    515s]       wire lengths     : top=0.000um, trunk=25007.180um, leaf=22770.215um, total=47777.395um
[12/01 21:12:14    515s]       hp wire lengths  : top=0.000um, trunk=23620.000um, leaf=19117.560um, total=42737.560um
[12/01 21:12:14    515s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/01 21:12:14    515s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/01 21:12:14    515s]       Trunk : target=0.885ns count=241 avg=0.433ns sd=0.245ns min=0.000ns max=0.884ns {151 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:14    515s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:14    515s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/01 21:12:14    515s]        Bufs: BUFX1: 585 
[12/01 21:12:14    515s]      Logics: pad_in: 1 
[12/01 21:12:14    515s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.365], skew [0.222 vs 0.221*]
[12/01 21:12:14    515s]           min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:14    515s]           max path sink: MAU_dut/B0/ram_reg[311]/CLK
[12/01 21:12:14    515s]     Skew group summary after 'Merging balancing drivers for power':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.143, max=3.365], skew [0.222 vs 0.221*]
[12/01 21:12:14    515s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:14    515s]   Merging balancing drivers for power done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/01 21:12:14    515s]   Improving clock skew...
[12/01 21:12:14    515s]     Iteration 1...
[12/01 21:12:14    515s]       Path optimization required 38 stage delay updates 
[12/01 21:12:14    515s]       Path optimization required 0 stage delay updates 
[12/01 21:12:14    515s]     Iteration 1 done.
[12/01 21:12:14    515s]     Clock DAG stats after 'Improving clock skew':
[12/01 21:12:14    515s]       cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:14    515s]       misc counts      : r=1, pp=0
[12/01 21:12:14    515s]       cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:14    515s]       cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:14    515s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:14    515s]       wire capacitance : top=0.000pF, trunk=4.318pF, leaf=4.233pF, total=8.551pF
[12/01 21:12:14    515s]       wire lengths     : top=0.000um, trunk=25007.180um, leaf=22770.215um, total=47777.395um
[12/01 21:12:14    515s]       hp wire lengths  : top=0.000um, trunk=23620.000um, leaf=19117.560um, total=42737.560um
[12/01 21:12:14    515s]     Clock DAG net violations after 'Improving clock skew': none
[12/01 21:12:14    515s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/01 21:12:14    515s]       Trunk : target=0.885ns count=241 avg=0.433ns sd=0.245ns min=0.000ns max=0.884ns {151 <= 0.531ns, 52 <= 0.708ns, 17 <= 0.796ns, 8 <= 0.841ns, 13 <= 0.885ns}
[12/01 21:12:14    515s]       Leaf  : target=0.885ns count=346 avg=0.701ns sd=0.111ns min=0.257ns max=0.884ns {26 <= 0.531ns, 131 <= 0.708ns, 122 <= 0.796ns, 40 <= 0.841ns, 27 <= 0.885ns}
[12/01 21:12:14    515s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/01 21:12:14    515s]        Bufs: BUFX1: 585 
[12/01 21:12:14    515s]      Logics: pad_in: 1 
[12/01 21:12:14    515s]     Primary reporting skew groups after 'Improving clock skew':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.144, max=3.365, avg=3.254, sd=0.057], skew [0.220 vs 0.221], 100% {3.144, 3.365} (wid=0.119 ws=0.034) (gid=3.277 gs=0.248)
[12/01 21:12:14    515s]           min path sink: MAU_dut/B1/ram_reg[55]/CLK
[12/01 21:12:14    515s]           max path sink: MAU_dut/B0/ram_reg[311]/CLK
[12/01 21:12:14    515s]     Skew group summary after 'Improving clock skew':
[12/01 21:12:14    515s]       skew_group clk/constraint: insertion delay [min=3.144, max=3.365, avg=3.254, sd=0.057], skew [0.220 vs 0.221], 100% {3.144, 3.365} (wid=0.119 ws=0.034) (gid=3.277 gs=0.248)
[12/01 21:12:14    515s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:14    515s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:14    515s]   Moving gates to reduce wire capacitance...
[12/01 21:12:14    515s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/01 21:12:14    515s]     Iteration 1...
[12/01 21:12:14    515s]       Artificially removing short and long paths...
[12/01 21:12:14    515s]         For skew_group clk/constraint target band (3.144, 3.365)
[12/01 21:12:14    515s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:14    515s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:14    515s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/01 21:12:14    516s]         Legalizing clock trees...
[12/01 21:12:14    516s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:14    516s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:14    517s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:14    517s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 21:12:14    517s]         Legalizer API calls during this step: 3657 succeeded with high effort: 3657 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:14    517s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.6 real=0:00:00.2)
[12/01 21:12:14    517s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/01 21:12:14    517s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 21:12:15    521s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:15    521s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:15    521s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:15    521s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 21:12:15    521s]         100% 
[12/01 21:12:15    521s]         Legalizer API calls during this step: 8190 succeeded with high effort: 8190 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    521s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:04.8 real=0:00:00.5)
[12/01 21:12:15    521s]     Iteration 1 done.
[12/01 21:12:15    521s]     Iteration 2...
[12/01 21:12:15    521s]       Artificially removing short and long paths...
[12/01 21:12:15    521s]         For skew_group clk/constraint target band (3.122, 3.343)
[12/01 21:12:15    521s]         For skew group clk/constraint, artificially shortened or lengthened 13 paths.
[12/01 21:12:15    521s]         	The smallest offset applied was -0.003ns.
[12/01 21:12:15    521s]         	The largest offset applied was 0.027ns.
[12/01 21:12:15    521s]         
[12/01 21:12:15    521s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    521s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 21:12:15    521s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/01 21:12:15    523s]         Legalizing clock trees...
[12/01 21:12:15    523s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:15    523s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:15    523s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:15    523s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 21:12:15    523s]         Legalizer API calls during this step: 3339 succeeded with high effort: 3339 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    523s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.6 real=0:00:00.2)
[12/01 21:12:15    523s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/01 21:12:15    523s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 21:12:15    527s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:15    527s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:15    527s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:15    527s]         Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/01 21:12:15    527s]         100% 
[12/01 21:12:15    527s]         Legalizer API calls during this step: 8190 succeeded with high effort: 8190 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    527s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:04.0 real=0:00:00.4)
[12/01 21:12:15    527s]       Reverting Artificially removing short and long paths...
[12/01 21:12:15    527s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    527s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:15    527s]     Iteration 2 done.
[12/01 21:12:15    527s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/01 21:12:15    527s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/01 21:12:15    527s]       cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:15    527s]       misc counts      : r=1, pp=0
[12/01 21:12:15    527s]       cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:15    527s]       cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:15    527s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:15    527s]       wire capacitance : top=0.000pF, trunk=4.014pF, leaf=4.194pF, total=8.208pF
[12/01 21:12:15    527s]       wire lengths     : top=0.000um, trunk=23267.242um, leaf=22624.155um, total=45891.397um
[12/01 21:12:15    527s]       hp wire lengths  : top=0.000um, trunk=22389.680um, leaf=19608.400um, total=41998.080um
[12/01 21:12:15    527s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/01 21:12:15    527s]       Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
[12/01 21:12:15    527s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/01 21:12:15    527s]       Trunk : target=0.885ns count=241 avg=0.407ns sd=0.232ns min=0.000ns max=0.893ns {161 <= 0.531ns, 51 <= 0.708ns, 14 <= 0.796ns, 10 <= 0.841ns, 4 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:15    527s]       Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.107ns min=0.273ns max=0.884ns {28 <= 0.531ns, 126 <= 0.708ns, 137 <= 0.796ns, 37 <= 0.841ns, 18 <= 0.885ns}
[12/01 21:12:15    527s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/01 21:12:15    527s]        Bufs: BUFX1: 585 
[12/01 21:12:15    527s]      Logics: pad_in: 1 
[12/01 21:12:15    527s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/01 21:12:15    527s]       skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
[12/01 21:12:15    527s]           min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:15    527s]           max path sink: MAU_dut/B2/ram_reg[467]/CLK
[12/01 21:12:15    527s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/01 21:12:15    527s]       skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
[12/01 21:12:15    527s]     Legalizer API calls during this step: 23376 succeeded with high effort: 23376 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    527s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:12.1 real=0:00:01.4)
[12/01 21:12:15    527s]   Reducing clock tree power 3...
[12/01 21:12:15    527s]     Artificially removing short and long paths...
[12/01 21:12:15    527s]       For skew_group clk/constraint target band (3.121, 3.340)
[12/01 21:12:15    527s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    527s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:15    527s]     Initial gate capacitance is (rise=8.444pF fall=8.173pF).
[12/01 21:12:15    527s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/01 21:12:15    527s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:15    527s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:15    527s]     100% 
[12/01 21:12:15    527s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/01 21:12:15    527s]       cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:15    527s]       misc counts      : r=1, pp=0
[12/01 21:12:15    527s]       cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:15    527s]       cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:15    527s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:15    527s]       wire capacitance : top=0.000pF, trunk=4.014pF, leaf=4.194pF, total=8.208pF
[12/01 21:12:15    527s]       wire lengths     : top=0.000um, trunk=23267.242um, leaf=22624.155um, total=45891.397um
[12/01 21:12:15    527s]       hp wire lengths  : top=0.000um, trunk=22389.680um, leaf=19608.400um, total=41998.080um
[12/01 21:12:15    527s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/01 21:12:15    527s]       Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
[12/01 21:12:15    527s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/01 21:12:15    527s]       Trunk : target=0.885ns count=241 avg=0.407ns sd=0.232ns min=0.000ns max=0.893ns {161 <= 0.531ns, 51 <= 0.708ns, 14 <= 0.796ns, 10 <= 0.841ns, 4 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:15    527s]       Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.107ns min=0.273ns max=0.884ns {28 <= 0.531ns, 126 <= 0.708ns, 137 <= 0.796ns, 37 <= 0.841ns, 18 <= 0.885ns}
[12/01 21:12:15    527s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/01 21:12:15    527s]        Bufs: BUFX1: 585 
[12/01 21:12:15    527s]      Logics: pad_in: 1 
[12/01 21:12:15    527s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/01 21:12:15    527s]       skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
[12/01 21:12:15    527s]           min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:15    527s]           max path sink: MAU_dut/B2/ram_reg[467]/CLK
[12/01 21:12:15    527s]     Skew group summary after 'Reducing clock tree power 3':
[12/01 21:12:15    527s]       skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
[12/01 21:12:15    527s]     Legalizer API calls during this step: 1170 succeeded with high effort: 1170 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    527s]   Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.1)
[12/01 21:12:15    527s]   Improving insertion delay...
[12/01 21:12:15    527s]     Clock DAG stats after 'Improving insertion delay':
[12/01 21:12:15    527s]       cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:15    527s]       misc counts      : r=1, pp=0
[12/01 21:12:15    527s]       cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:15    527s]       cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:15    527s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:15    527s]       wire capacitance : top=0.000pF, trunk=4.014pF, leaf=4.194pF, total=8.208pF
[12/01 21:12:15    527s]       wire lengths     : top=0.000um, trunk=23267.242um, leaf=22624.155um, total=45891.397um
[12/01 21:12:15    527s]       hp wire lengths  : top=0.000um, trunk=22389.680um, leaf=19608.400um, total=41998.080um
[12/01 21:12:15    527s]     Clock DAG net violations after 'Improving insertion delay':
[12/01 21:12:15    527s]       Remaining Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns sum=0.008ns
[12/01 21:12:15    527s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/01 21:12:15    527s]       Trunk : target=0.885ns count=241 avg=0.407ns sd=0.232ns min=0.000ns max=0.893ns {161 <= 0.531ns, 51 <= 0.708ns, 14 <= 0.796ns, 10 <= 0.841ns, 4 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:15    527s]       Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.107ns min=0.273ns max=0.884ns {28 <= 0.531ns, 126 <= 0.708ns, 137 <= 0.796ns, 37 <= 0.841ns, 18 <= 0.885ns}
[12/01 21:12:15    527s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/01 21:12:15    527s]        Bufs: BUFX1: 585 
[12/01 21:12:15    527s]      Logics: pad_in: 1 
[12/01 21:12:15    527s]     Primary reporting skew groups after 'Improving insertion delay':
[12/01 21:12:15    527s]       skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
[12/01 21:12:15    527s]           min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:15    527s]           max path sink: MAU_dut/B2/ram_reg[467]/CLK
[12/01 21:12:15    527s]     Skew group summary after 'Improving insertion delay':
[12/01 21:12:15    527s]       skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.204, sd=0.055], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.228 gs=0.221)
[12/01 21:12:15    527s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    527s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:15    527s]   Wire Opt OverFix...
[12/01 21:12:15    527s]     Wire Reduction extra effort...
[12/01 21:12:15    527s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/01 21:12:15    527s]       Artificially removing short and long paths...
[12/01 21:12:15    527s]         For skew_group clk/constraint target band (3.121, 3.340)
[12/01 21:12:15    527s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    527s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:15    527s]       Global shorten wires A0...
[12/01 21:12:15    528s]         Legalizer API calls during this step: 922 succeeded with high effort: 922 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:15    528s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:15    528s]       Move For Wirelength - core...
[12/01 21:12:16    528s]         Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=74, computed=511, moveTooSmall=1325, resolved=0, predictFail=137, currentlyIllegal=0, legalizationFail=28, legalizedMoveTooSmall=120, ignoredLeafDriver=0, worse=1222, accepted=55
[12/01 21:12:16    528s]         Max accepted move=38.080um, total accepted move=615.440um, average move=11.190um
[12/01 21:12:17    529s]         Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=80, computed=505, moveTooSmall=1348, resolved=0, predictFail=141, currentlyIllegal=0, legalizationFail=27, legalizedMoveTooSmall=116, ignoredLeafDriver=0, worse=1227, accepted=36
[12/01 21:12:17    529s]         Max accepted move=24.080um, total accepted move=393.120um, average move=10.920um
[12/01 21:12:17    530s]         Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=80, computed=505, moveTooSmall=1366, resolved=0, predictFail=132, currentlyIllegal=0, legalizationFail=29, legalizedMoveTooSmall=132, ignoredLeafDriver=0, worse=1244, accepted=14
[12/01 21:12:17    530s]         Max accepted move=20.720um, total accepted move=164.080um, average move=11.720um
[12/01 21:12:17    530s]         Legalizer API calls during this step: 4660 succeeded with high effort: 4660 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:17    530s]       Move For Wirelength - core done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/01 21:12:17    530s]       Global shorten wires A1...
[12/01 21:12:18    530s]         Legalizer API calls during this step: 927 succeeded with high effort: 927 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:18    530s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:18    530s]       Move For Wirelength - core...
[12/01 21:12:18    530s]         Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=560, computed=25, moveTooSmall=883, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=19, accepted=2
[12/01 21:12:18    530s]         Max accepted move=12.880um, total accepted move=20.720um, average move=10.360um
[12/01 21:12:18    530s]         Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=562, computed=23, moveTooSmall=882, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=19, accepted=0
[12/01 21:12:18    530s]         Max accepted move=0.000um, total accepted move=0.000um
[12/01 21:12:18    530s]         Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:18    530s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:18    530s]       Global shorten wires B...
[12/01 21:12:18    530s]         Legalizer API calls during this step: 2631 succeeded with high effort: 2631 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:18    530s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 21:12:18    530s]       Move For Wirelength - branch...
[12/01 21:12:18    530s]         Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=0, computed=585, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=9, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=582, accepted=22
[12/01 21:12:18    530s]         Max accepted move=22.400um, total accepted move=50.400um, average move=2.291um
[12/01 21:12:18    530s]         Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=563, computed=22, moveTooSmall=0, resolved=0, predictFail=847, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=21, accepted=1
[12/01 21:12:18    530s]         Max accepted move=0.560um, total accepted move=0.560um, average move=0.560um
[12/01 21:12:18    530s]         Move for wirelength. considered=587, filtered=587, permitted=585, cannotCompute=584, computed=1, moveTooSmall=0, resolved=0, predictFail=885, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[12/01 21:12:18    530s]         Max accepted move=0.000um, total accepted move=0.000um
[12/01 21:12:18    530s]         Legalizer API calls during this step: 636 succeeded with high effort: 636 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:18    530s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 21:12:18    530s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/01 21:12:18    530s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/01 21:12:18    530s]         cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:18    530s]         misc counts      : r=1, pp=0
[12/01 21:12:18    530s]         cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:18    530s]         cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:18    530s]         sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:18    530s]         wire capacitance : top=0.000pF, trunk=3.956pF, leaf=4.197pF, total=8.153pF
[12/01 21:12:18    530s]         wire lengths     : top=0.000um, trunk=22905.622um, leaf=22630.967um, total=45536.588um
[12/01 21:12:18    530s]         hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
[12/01 21:12:18    530s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/01 21:12:18    530s]         Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[12/01 21:12:18    530s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/01 21:12:18    530s]         Trunk : target=0.885ns count=241 avg=0.402ns sd=0.226ns min=0.000ns max=0.889ns {165 <= 0.531ns, 49 <= 0.708ns, 18 <= 0.796ns, 4 <= 0.841ns, 4 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:18    530s]         Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.108ns min=0.273ns max=0.884ns {28 <= 0.531ns, 128 <= 0.708ns, 128 <= 0.796ns, 44 <= 0.841ns, 18 <= 0.885ns}
[12/01 21:12:18    530s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/01 21:12:18    530s]          Bufs: BUFX1: 585 
[12/01 21:12:18    530s]        Logics: pad_in: 1 
[12/01 21:12:18    530s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/01 21:12:18    530s]         skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.198, sd=0.051], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.227 gs=0.224)
[12/01 21:12:18    530s]             min path sink: MAU_dut/B1/ram_reg[72]/CLK
[12/01 21:12:18    530s]             max path sink: MAU_dut/CHIP_FSM/offset_reg[7]/CLK
[12/01 21:12:18    530s]       Skew group summary after 'Wire Reduction extra effort':
[12/01 21:12:18    530s]         skew_group clk/constraint: insertion delay [min=3.121, max=3.340, avg=3.198, sd=0.051], skew [0.219 vs 0.221], 100% {3.121, 3.340} (wid=0.119 ws=0.036) (gid=3.227 gs=0.224)
[12/01 21:12:18    530s]       Legalizer API calls during this step: 9834 succeeded with high effort: 9834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:18    530s]     Wire Reduction extra effort done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/01 21:12:18    530s]     Optimizing orientation...
[12/01 21:12:18    530s]     FlipOpt...
[12/01 21:12:18    530s]     Disconnecting clock tree from netlist...
[12/01 21:12:18    530s]     Disconnecting clock tree from netlist done.
[12/01 21:12:18    530s]     Performing Single Threaded FlipOpt
[12/01 21:12:18    530s]     Optimizing orientation on clock cells...
[12/01 21:12:18    530s]       Orientation Wirelength Optimization: Attempted = 588 , Succeeded = 98 , Constraints Broken = 487 , CannotMove = 3 , Illegal = 0 , Other = 0
[12/01 21:12:18    530s]     Optimizing orientation on clock cells done.
[12/01 21:12:18    530s]     Resynthesising clock tree into netlist...
[12/01 21:12:18    531s]       Reset timing graph...
[12/01 21:12:18    531s] Ignoring AAE DB Resetting ...
[12/01 21:12:18    531s]       Reset timing graph done.
[12/01 21:12:18    531s]     Resynthesising clock tree into netlist done.
[12/01 21:12:18    531s]     FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 21:12:18    531s]     Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/01 21:12:18    531s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:18    531s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:18    531s] End AAE Lib Interpolated Model. (MEM=5839.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:18    531s]     Clock DAG stats after 'Wire Opt OverFix':
[12/01 21:12:18    531s]       cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:18    531s]       misc counts      : r=1, pp=0
[12/01 21:12:18    531s]       cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:18    531s]       cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:18    531s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:18    531s]       wire capacitance : top=0.000pF, trunk=3.924pF, leaf=4.186pF, total=8.110pF
[12/01 21:12:18    531s]       wire lengths     : top=0.000um, trunk=22692.586um, leaf=22559.352um, total=45251.938um
[12/01 21:12:18    531s]       hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
[12/01 21:12:18    531s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/01 21:12:18    531s]       Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[12/01 21:12:18    531s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/01 21:12:18    531s]       Trunk : target=0.885ns count=241 avg=0.399ns sd=0.225ns min=0.000ns max=0.889ns {166 <= 0.531ns, 48 <= 0.708ns, 17 <= 0.796ns, 6 <= 0.841ns, 3 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:18    531s]       Leaf  : target=0.885ns count=346 avg=0.698ns sd=0.108ns min=0.273ns max=0.884ns {28 <= 0.531ns, 130 <= 0.708ns, 127 <= 0.796ns, 44 <= 0.841ns, 17 <= 0.885ns}
[12/01 21:12:18    531s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/01 21:12:18    531s]        Bufs: BUFX1: 585 
[12/01 21:12:18    531s]      Logics: pad_in: 1 
[12/01 21:12:19    531s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/01 21:12:19    531s]       skew_group clk/constraint: insertion delay [min=3.100, max=3.332, avg=3.184, sd=0.052], skew [0.232 vs 0.221*], 99.7% {3.100, 3.321} (wid=0.119 ws=0.036) (gid=3.217 gs=0.228)
[12/01 21:12:19    531s]           min path sink: MAU_dut/B3/ram_reg[489]/CLK
[12/01 21:12:19    531s]           max path sink: MAU_dut/B0/ram_reg[94]/CLK
[12/01 21:12:19    531s]     Skew group summary after 'Wire Opt OverFix':
[12/01 21:12:19    531s]       skew_group clk/constraint: insertion delay [min=3.100, max=3.332, avg=3.184, sd=0.052], skew [0.232 vs 0.221*], 99.7% {3.100, 3.321} (wid=0.119 ws=0.036) (gid=3.217 gs=0.228)
[12/01 21:12:19    531s]     Legalizer API calls during this step: 9834 succeeded with high effort: 9834 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:19    531s]   Wire Opt OverFix done. (took cpu=0:00:03.3 real=0:00:03.1)
[12/01 21:12:19    531s]   Total capacitance is (rise=16.554pF fall=16.284pF), of which (rise=8.110pF fall=8.110pF) is wire, and (rise=8.444pF fall=8.173pF) is gate.
[12/01 21:12:19    531s]   Stage::Polishing done. (took cpu=0:00:16.2 real=0:00:04.8)
[12/01 21:12:19    531s]   Stage::Updating netlist...
[12/01 21:12:19    531s]   Reset timing graph...
[12/01 21:12:19    531s] Ignoring AAE DB Resetting ...
[12/01 21:12:19    531s]   Reset timing graph done.
[12/01 21:12:19    531s]   Setting non-default rules before calling refine place.
[12/01 21:12:19    531s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:19    531s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 21:12:19    531s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5839.6M
[12/01 21:12:19    531s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.189, REAL:0.033, MEM:5218.6M
[12/01 21:12:19    531s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:19    531s]   Leaving CCOpt scope - ClockRefiner...
[12/01 21:12:19    531s]   Assigned high priority to 585 instances.
[12/01 21:12:19    531s]   Performing Clock Only Refine Place.
[12/01 21:12:19    531s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/01 21:12:19    531s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5218.6M
[12/01 21:12:19    531s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5218.6M
[12/01 21:12:19    531s] z: 2, totalTracks: 1
[12/01 21:12:19    531s] z: 4, totalTracks: 1
[12/01 21:12:19    531s] z: 6, totalTracks: 1
[12/01 21:12:19    531s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:19    531s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5218.6M
[12/01 21:12:19    531s] Info: 586 insts are soft-fixed.
[12/01 21:12:19    531s] OPERPROF:       Starting CMU at level 4, MEM:5442.6M
[12/01 21:12:19    531s] OPERPROF:       Finished CMU at level 4, CPU:0.008, REAL:0.006, MEM:5474.6M
[12/01 21:12:19    531s] 
[12/01 21:12:19    531s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:19    531s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.032, MEM:5218.6M
[12/01 21:12:19    531s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5218.6M
[12/01 21:12:19    531s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5442.6M
[12/01 21:12:19    531s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5442.6MB).
[12/01 21:12:19    531s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.095, REAL:0.087, MEM:5442.6M
[12/01 21:12:19    531s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.095, REAL:0.087, MEM:5442.6M
[12/01 21:12:19    531s] TDRefine: refinePlace mode is spiral
[12/01 21:12:19    531s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.3
[12/01 21:12:19    531s] OPERPROF: Starting RefinePlace at level 1, MEM:5442.6M
[12/01 21:12:19    531s] *** Starting refinePlace (0:08:52 mem=5442.6M) ***
[12/01 21:12:19    531s] Total net bbox length = 2.946e+06 (1.347e+06 1.599e+06) (ext = 1.315e+04)
[12/01 21:12:19    531s] Info: 586 insts are soft-fixed.
[12/01 21:12:19    531s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:12:19    531s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:12:19    531s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5442.6M
[12/01 21:12:19    531s] Starting refinePlace ...
[12/01 21:12:19    531s] One DDP V2 for no tweak run.
[12/01 21:12:19    531s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:12:19    531s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5442.6MB
[12/01 21:12:19    531s] Statistics of distance of Instance movement in refine placement:
[12/01 21:12:19    531s]   maximum (X+Y) =         0.00 um
[12/01 21:12:19    531s]   mean    (X+Y) =         0.00 um
[12/01 21:12:19    531s] Summary Report:
[12/01 21:12:19    531s] Instances move: 0 (out of 95160 movable)
[12/01 21:12:19    531s] Instances flipped: 0
[12/01 21:12:19    531s] Mean displacement: 0.00 um
[12/01 21:12:19    531s] Max displacement: 0.00 um 
[12/01 21:12:19    531s] Total instances moved : 0
[12/01 21:12:19    531s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.032, REAL:0.032, MEM:5442.6M
[12/01 21:12:19    531s] Total net bbox length = 2.946e+06 (1.347e+06 1.599e+06) (ext = 1.315e+04)
[12/01 21:12:19    531s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 5442.6MB
[12/01 21:12:19    531s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=5442.6MB) @(0:08:52 - 0:08:52).
[12/01 21:12:19    531s] *** Finished refinePlace (0:08:52 mem=5442.6M) ***
[12/01 21:12:19    531s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.3
[12/01 21:12:19    531s] OPERPROF: Finished RefinePlace at level 1, CPU:0.159, REAL:0.160, MEM:5442.6M
[12/01 21:12:19    531s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:5442.6M
[12/01 21:12:19    531s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.177, REAL:0.029, MEM:5218.6M
[12/01 21:12:19    531s]   ClockRefiner summary
[12/01 21:12:19    531s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2669).
[12/01 21:12:19    531s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 586).
[12/01 21:12:19    531s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2083).
[12/01 21:12:19    531s]   Revert refine place priority changes on 0 instances.
[12/01 21:12:19    531s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.3)
[12/01 21:12:19    531s]   Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.3)
[12/01 21:12:19    531s]   CCOpt::Phase::Implementation done. (took cpu=0:00:19.1 real=0:00:07.2)
[12/01 21:12:19    531s]   CCOpt::Phase::eGRPC...
[12/01 21:12:19    531s]   eGR Post Conditioning loop iteration 0...
[12/01 21:12:19    531s]     Clock implementation routing...
[12/01 21:12:19    531s]       Leaving CCOpt scope - Routing Tools...
[12/01 21:12:19    531s] Net route status summary:
[12/01 21:12:19    531s]   Clock:       587 (unrouted=587, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:19    531s]   Non-clock: 97820 (unrouted=2182, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2156, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:19    532s]       Routing using eGR only...
[12/01 21:12:19    532s]         Early Global Route - eGR only step...
[12/01 21:12:19    532s] (ccopt eGR): There are 587 nets for routing of which 586 have one or more fixed wires.
[12/01 21:12:19    532s] (ccopt eGR): Start to route 587 all nets
[12/01 21:12:19    532s] [PSP]    Started Early Global Route kernel ( Curr Mem: 5218.59 MB )
[12/01 21:12:19    532s] (I)       Started Import and model ( Curr Mem: 5218.59 MB )
[12/01 21:12:19    532s] (I)       Started Create place DB ( Curr Mem: 5218.59 MB )
[12/01 21:12:19    532s] (I)       Started Import place data ( Curr Mem: 5218.59 MB )
[12/01 21:12:19    532s] (I)       Started Read instances and placement ( Curr Mem: 5218.59 MB )
[12/01 21:12:19    532s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5250.47 MB )
[12/01 21:12:19    532s] (I)       Started Read nets ( Curr Mem: 5250.47 MB )
[12/01 21:12:19    532s] (I)       Finished Read nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Import place data ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Create place DB ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Create route DB ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       == Non-default Options ==
[12/01 21:12:19    532s] (I)       Clean congestion better                            : true
[12/01 21:12:19    532s] (I)       Estimate vias on DPT layer                         : true
[12/01 21:12:19    532s] (I)       Clean congestion layer assignment rounds           : 3
[12/01 21:12:19    532s] (I)       Layer constraints as soft constraints              : true
[12/01 21:12:19    532s] (I)       Soft top layer                                     : true
[12/01 21:12:19    532s] (I)       Skip prospective layer relax nets                  : true
[12/01 21:12:19    532s] (I)       Better NDR handling                                : true
[12/01 21:12:19    532s] (I)       Improved NDR modeling in LA                        : true
[12/01 21:12:19    532s] (I)       Routing cost fix for NDR handling                  : true
[12/01 21:12:19    532s] (I)       Update initial WL after Phase 1a                   : true
[12/01 21:12:19    532s] (I)       Block tracks for preroutes                         : true
[12/01 21:12:19    532s] (I)       Assign IRoute by net group key                     : true
[12/01 21:12:19    532s] (I)       Block unroutable channels                          : true
[12/01 21:12:19    532s] (I)       Block unroutable channel fix                       : true
[12/01 21:12:19    532s] (I)       Block unroutable channels 3D                       : true
[12/01 21:12:19    532s] (I)       Bound layer relaxed segment wl                     : true
[12/01 21:12:19    532s] (I)       Bound layer relaxed segment wl fix                 : true
[12/01 21:12:19    532s] (I)       Blocked pin reach length threshold                 : 2
[12/01 21:12:19    532s] (I)       Check blockage within NDR space in TA              : true
[12/01 21:12:19    532s] (I)       Skip must join for term with via pillar            : true
[12/01 21:12:19    532s] (I)       Model find APA for IO pin                          : true
[12/01 21:12:19    532s] (I)       On pin location for off pin term                   : true
[12/01 21:12:19    532s] (I)       Handle EOL spacing                                 : true
[12/01 21:12:19    532s] (I)       Merge PG vias by gap                               : true
[12/01 21:12:19    532s] (I)       Maximum routing layer                              : 5
[12/01 21:12:19    532s] (I)       Route selected nets only                           : true
[12/01 21:12:19    532s] (I)       Refine MST                                         : true
[12/01 21:12:19    532s] (I)       Honor PRL                                          : true
[12/01 21:12:19    532s] (I)       Strong congestion aware                            : true
[12/01 21:12:19    532s] (I)       Improved initial location for IRoutes              : true
[12/01 21:12:19    532s] (I)       Multi panel TA                                     : true
[12/01 21:12:19    532s] (I)       Penalize wire overlap                              : true
[12/01 21:12:19    532s] (I)       Expand small instance blockage                     : true
[12/01 21:12:19    532s] (I)       Reduce via in TA                                   : true
[12/01 21:12:19    532s] (I)       SS-aware routing                                   : true
[12/01 21:12:19    532s] (I)       Improve tree edge sharing                          : true
[12/01 21:12:19    532s] (I)       Improve 2D via estimation                          : true
[12/01 21:12:19    532s] (I)       Refine Steiner tree                                : true
[12/01 21:12:19    532s] (I)       Build spine tree                                   : true
[12/01 21:12:19    532s] (I)       Model pass through capacity                        : true
[12/01 21:12:19    532s] (I)       Extend blockages by a half GCell                   : true
[12/01 21:12:19    532s] (I)       Consider pin shapes                                : true
[12/01 21:12:19    532s] (I)       Consider pin shapes for all nodes                  : true
[12/01 21:12:19    532s] (I)       Consider NR APA                                    : true
[12/01 21:12:19    532s] (I)       Consider IO pin shape                              : true
[12/01 21:12:19    532s] (I)       Fix pin connection bug                             : true
[12/01 21:12:19    532s] (I)       Consider layer RC for local wires                  : true
[12/01 21:12:19    532s] (I)       LA-aware pin escape length                         : 2
[12/01 21:12:19    532s] (I)       Connect multiple ports                             : true
[12/01 21:12:19    532s] (I)       Split for must join                                : true
[12/01 21:12:19    532s] (I)       Number of threads                                  : 16
[12/01 21:12:19    532s] (I)       Routing effort level                               : 10000
[12/01 21:12:19    532s] (I)       Special modeling for N7                            : 0
[12/01 21:12:19    532s] (I)       Special modeling for N6                            : 0
[12/01 21:12:19    532s] (I)       Special modeling for N2                            : 0
[12/01 21:12:19    532s] (I)       Special modeling for N3 v9                         : 0
[12/01 21:12:19    532s] (I)       Special modeling for N5 v6                         : 0
[12/01 21:12:19    532s] (I)       Special modeling for N5PPv2                        : 0
[12/01 21:12:19    532s] (I)       Special settings for S3                            : 0
[12/01 21:12:19    532s] (I)       Special settings for S4                            : 0
[12/01 21:12:19    532s] (I)       Special settings for S5 v2                         : 0
[12/01 21:12:19    532s] (I)       Special settings for S7                            : 0
[12/01 21:12:19    532s] (I)       Special settings for S8 v6                         : 0
[12/01 21:12:19    532s] (I)       Prefer layer length threshold                      : 8
[12/01 21:12:19    532s] (I)       Overflow penalty cost                              : 10
[12/01 21:12:19    532s] (I)       A-star cost                                        : 0.300000
[12/01 21:12:19    532s] (I)       Misalignment cost                                  : 10.000000
[12/01 21:12:19    532s] (I)       Threshold for short IRoute                         : 6
[12/01 21:12:19    532s] (I)       Via cost during post routing                       : 1.000000
[12/01 21:12:19    532s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/01 21:12:19    532s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 21:12:19    532s] (I)       Scenic ratio bound                                 : 3.000000
[12/01 21:12:19    532s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/01 21:12:19    532s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/01 21:12:19    532s] (I)       PG-aware similar topology routing                  : true
[12/01 21:12:19    532s] (I)       Maze routing via cost fix                          : true
[12/01 21:12:19    532s] (I)       Apply PRL on PG terms                              : true
[12/01 21:12:19    532s] (I)       Apply PRL on obs objects                           : true
[12/01 21:12:19    532s] (I)       Handle range-type spacing rules                    : true
[12/01 21:12:19    532s] (I)       PG gap threshold multiplier                        : 10.000000
[12/01 21:12:19    532s] (I)       Parallel spacing query fix                         : true
[12/01 21:12:19    532s] (I)       Force source to root IR                            : true
[12/01 21:12:19    532s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/01 21:12:19    532s] (I)       Do not relax to DPT layer                          : true
[12/01 21:12:19    532s] (I)       No DPT in post routing                             : true
[12/01 21:12:19    532s] (I)       Modeling PG via merging fix                        : true
[12/01 21:12:19    532s] (I)       Shield aware TA                                    : true
[12/01 21:12:19    532s] (I)       Strong shield aware TA                             : true
[12/01 21:12:19    532s] (I)       Overflow calculation fix in LA                     : true
[12/01 21:12:19    532s] (I)       Post routing fix                                   : true
[12/01 21:12:19    532s] (I)       Strong post routing                                : true
[12/01 21:12:19    532s] (I)       NDR via pillar fix                                 : true
[12/01 21:12:19    532s] (I)       Violation on path threshold                        : 1
[12/01 21:12:19    532s] (I)       Pass through capacity modeling                     : true
[12/01 21:12:19    532s] (I)       Select the non-relaxed segments in post routing stage : true
[12/01 21:12:19    532s] (I)       Select term pin box for io pin                     : true
[12/01 21:12:19    532s] (I)       Penalize NDR sharing                               : true
[12/01 21:12:19    532s] (I)       Keep fixed segments                                : true
[12/01 21:12:19    532s] (I)       Reorder net groups by key                          : true
[12/01 21:12:19    532s] (I)       Increase net scenic ratio                          : true
[12/01 21:12:19    532s] (I)       Method to set GCell size                           : row
[12/01 21:12:19    532s] (I)       Connect multiple ports and must join fix           : true
[12/01 21:12:19    532s] (I)       Avoid high resistance layers                       : true
[12/01 21:12:19    532s] (I)       Fix unreachable term connection                    : true
[12/01 21:12:19    532s] (I)       Model find APA for IO pin fix                      : true
[12/01 21:12:19    532s] (I)       Avoid connecting non-metal layers                  : true
[12/01 21:12:19    532s] (I)       Use track pitch for NDR                            : true
[12/01 21:12:19    532s] (I)       Top layer relaxation fix                           : true
[12/01 21:12:19    532s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:12:19    532s] (I)       Started Import route data (16T) ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       ============== Pin Summary ==============
[12/01 21:12:19    532s] (I)       +-------+--------+---------+------------+
[12/01 21:12:19    532s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:12:19    532s] (I)       +-------+--------+---------+------------+
[12/01 21:12:19    532s] (I)       |     1 | 290595 |   99.95 |        Pin |
[12/01 21:12:19    532s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:12:19    532s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:12:19    532s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:12:19    532s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:12:19    532s] (I)       +-------+--------+---------+------------+
[12/01 21:12:19    532s] (I)       Use row-based GCell size
[12/01 21:12:19    532s] (I)       Use row-based GCell align
[12/01 21:12:19    532s] (I)       GCell unit size   : 7840
[12/01 21:12:19    532s] (I)       GCell multiplier  : 1
[12/01 21:12:19    532s] (I)       GCell row height  : 7840
[12/01 21:12:19    532s] (I)       Actual row height : 7840
[12/01 21:12:19    532s] (I)       GCell align ref   : 507360 507360
[12/01 21:12:19    532s] [NR-eGR] Track table information for default rule: 
[12/01 21:12:19    532s] [NR-eGR] METAL1 has no routable track
[12/01 21:12:19    532s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:12:19    532s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:12:19    532s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:12:19    532s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:12:19    532s] (I)       ============== Default via ===============
[12/01 21:12:19    532s] (I)       +---+------------------+-----------------+
[12/01 21:12:19    532s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:12:19    532s] (I)       +---+------------------+-----------------+
[12/01 21:12:19    532s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:12:19    532s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:12:19    532s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:12:19    532s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:12:19    532s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 21:12:19    532s] (I)       +---+------------------+-----------------+
[12/01 21:12:19    532s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read routing blockages ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read instance blockages ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read PG blockages ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] [NR-eGR] Read 17 PG shapes
[12/01 21:12:19    532s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read boundary cut boxes ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:12:19    532s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:12:19    532s] [NR-eGR] #PG Blockages       : 17
[12/01 21:12:19    532s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:12:19    532s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:12:19    532s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read blackboxes ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:12:19    532s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read prerouted ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 21:12:19    532s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read unlegalized nets ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read nets ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] [NR-eGR] Read numTotalNets=96251  numIgnoredNets=95664
[12/01 21:12:19    532s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 21:12:19    532s] (I)       Started Set up via pillars ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       early_global_route_priority property id does not exist.
[12/01 21:12:19    532s] (I)       Started Initialize 3D grid graph ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Model blockages into capacity
[12/01 21:12:19    532s] (I)       Read Num Blocks=30915  Num Prerouted Wires=0  Num CS=0
[12/01 21:12:19    532s] (I)       Started Initialize 3D capacity ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Layer 1 (V) : #blockages 23514 : #preroutes 0
[12/01 21:12:19    532s] (I)       Layer 2 (H) : #blockages 6969 : #preroutes 0
[12/01 21:12:19    532s] (I)       Layer 3 (V) : #blockages 218 : #preroutes 0
[12/01 21:12:19    532s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 0
[12/01 21:12:19    532s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       -- layer congestion ratio --
[12/01 21:12:19    532s] (I)       Layer 1 : 0.100000
[12/01 21:12:19    532s] (I)       Layer 2 : 0.700000
[12/01 21:12:19    532s] (I)       Layer 3 : 0.700000
[12/01 21:12:19    532s] (I)       Layer 4 : 1.000000
[12/01 21:12:19    532s] (I)       Layer 5 : 1.000000
[12/01 21:12:19    532s] (I)       ----------------------------
[12/01 21:12:19    532s] (I)       Started Move terms for access (16T) ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Moved 1 terms for better access 
[12/01 21:12:19    532s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Number of ignored nets                =      0
[12/01 21:12:19    532s] (I)       Number of connected nets              =      0
[12/01 21:12:19    532s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 21:12:19    532s] (I)       Number of clock nets                  =    587.  Ignored: No
[12/01 21:12:19    532s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:12:19    532s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:12:19    532s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:12:19    532s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:12:19    532s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:12:19    532s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:12:19    532s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:12:19    532s] (I)       Finished Import route data (16T) ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Create route DB ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Read aux data ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Others data preparation ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] [NR-eGR] There are 586 clock nets ( 0 with NDR ).
[12/01 21:12:19    532s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Create route kernel ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Ndr track 0 does not exist
[12/01 21:12:19    532s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:12:19    532s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:12:19    532s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:12:19    532s] (I)       Site width          :  1120  (dbu)
[12/01 21:12:19    532s] (I)       Row height          :  7840  (dbu)
[12/01 21:12:19    532s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:12:19    532s] (I)       GCell width         :  7840  (dbu)
[12/01 21:12:19    532s] (I)       GCell height        :  7840  (dbu)
[12/01 21:12:19    532s] (I)       Grid                :   468   467     5
[12/01 21:12:19    532s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:12:19    532s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:12:19    532s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:12:19    532s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:12:19    532s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:12:19    532s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:12:19    532s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:12:19    532s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:12:19    532s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:12:19    532s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:12:19    532s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:12:19    532s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:12:19    532s] (I)       --------------------------------------------------------
[12/01 21:12:19    532s] 
[12/01 21:12:19    532s] [NR-eGR] ============ Routing rule table ============
[12/01 21:12:19    532s] [NR-eGR] Rule id: 0  Nets: 586 
[12/01 21:12:19    532s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:12:19    532s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:12:19    532s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:19    532s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:19    532s] [NR-eGR] ========================================
[12/01 21:12:19    532s] [NR-eGR] 
[12/01 21:12:19    532s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:12:19    532s] (I)       blocked tracks on layer2 : = 749126 / 1531760 (48.91%)
[12/01 21:12:19    532s] (I)       blocked tracks on layer3 : = 556196 / 1530828 (36.33%)
[12/01 21:12:19    532s] (I)       blocked tracks on layer4 : = 698833 / 1531760 (45.62%)
[12/01 21:12:19    532s] (I)       blocked tracks on layer5 : = 691798 / 1530828 (45.19%)
[12/01 21:12:19    532s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Import and model ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Reset routing kernel
[12/01 21:12:19    532s] (I)       Started Global Routing ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Initialization ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       totalPins=3254  totalGlobalPin=3183 (97.82%)
[12/01 21:12:19    532s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Net group 1 ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Started Generate topology (16T) ( Curr Mem: 5284.47 MB )
[12/01 21:12:19    532s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       total 2D Cap : 1671447 = (840019 H, 831428 V)
[12/01 21:12:19    532s] [NR-eGR] Layer group 1: route 586 net(s) in layer range [4, 5]
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1a Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1a ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Pattern routing (16T) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:12:19    532s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11535 = (6231 H, 5304 V) = (0.74% H, 0.64% V) = (2.443e+04um H, 2.079e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1b Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1b ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Monotonic routing (16T) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Monotonic routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11535 = (6231 H, 5304 V) = (0.74% H, 0.64% V) = (2.443e+04um H, 2.079e+04um V)
[12/01 21:12:19    532s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.521720e+04um
[12/01 21:12:19    532s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1c Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1c ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Two level routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Level2 Grid: 94 x 94
[12/01 21:12:19    532s] (I)       Started Two Level Routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11535 = (6231 H, 5304 V) = (0.74% H, 0.64% V) = (2.443e+04um H, 2.079e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1d Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1d ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Detoured routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11535 = (6231 H, 5304 V) = (0.74% H, 0.64% V) = (2.443e+04um H, 2.079e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1e Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1e ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Route legalization ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11535 = (6231 H, 5304 V) = (0.74% H, 0.64% V) = (2.443e+04um H, 2.079e+04um V)
[12/01 21:12:19    532s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.521720e+04um
[12/01 21:12:19    532s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1f Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1f ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Congestion clean ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11535 = (6231 H, 5304 V) = (0.74% H, 0.64% V) = (2.443e+04um H, 2.079e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1g Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1g ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Post Routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11430 = (6182 H, 5248 V) = (0.74% H, 0.63% V) = (2.423e+04um H, 2.057e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1g ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       numNets=586  numFullyRipUpNets=0  numPartialRipUpNets=16 routedWL=11217
[12/01 21:12:19    532s] [NR-eGR] Create a new net group with 16 nets and layer range [2, 5]
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1h Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1h ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Post Routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11434 = (6190 H, 5244 V) = (0.74% H, 0.63% V) = (2.426e+04um H, 2.056e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Layer assignment (16T) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Layer assignment (16T) ( CPU: 0.10 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Net group 1 ( CPU: 0.20 sec, Real: 0.11 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Net group 2 ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Generate topology (16T) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       total 2D Cap : 3451142 = (1822812 H, 1628330 V)
[12/01 21:12:19    532s] [NR-eGR] Layer group 2: route 16 net(s) in layer range [2, 5]
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1a Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1a ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Pattern routing (16T) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 17
[12/01 21:12:19    532s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11982 = (6535 H, 5447 V) = (0.36% H, 0.33% V) = (2.562e+04um H, 2.135e+04um V)
[12/01 21:12:19    532s] (I)       Started Add via demand to 2D ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1b Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1b ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Monotonic routing (16T) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Monotonic routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11982 = (6535 H, 5447 V) = (0.36% H, 0.33% V) = (2.562e+04um H, 2.135e+04um V)
[12/01 21:12:19    532s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.696944e+04um
[12/01 21:12:19    532s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 21:12:19    532s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:12:19    532s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1c Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1c ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Two level routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Level2 Grid: 94 x 94
[12/01 21:12:19    532s] (I)       Started Two Level Routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11982 = (6535 H, 5447 V) = (0.36% H, 0.33% V) = (2.562e+04um H, 2.135e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1d Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1d ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Detoured routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11982 = (6535 H, 5447 V) = (0.36% H, 0.33% V) = (2.562e+04um H, 2.135e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1e Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1e ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Route legalization ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Legalize Blockage Violations ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11982 = (6535 H, 5447 V) = (0.36% H, 0.33% V) = (2.562e+04um H, 2.135e+04um V)
[12/01 21:12:19    532s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.696944e+04um
[12/01 21:12:19    532s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1f Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1f ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Congestion clean ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11982 = (6535 H, 5447 V) = (0.36% H, 0.33% V) = (2.562e+04um H, 2.135e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1g Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1g ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Post Routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11953 = (6502 H, 5451 V) = (0.36% H, 0.33% V) = (2.549e+04um H, 2.137e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] (I)       ============  Phase 1h Route ============
[12/01 21:12:19    532s] (I)       Started Phase 1h ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Post Routing ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Usage: 11957 = (6507 H, 5450 V) = (0.36% H, 0.33% V) = (2.551e+04um H, 2.136e+04um V)
[12/01 21:12:19    532s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Started Layer assignment (16T) ( Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Layer assignment (16T) ( CPU: 0.11 sec, Real: 0.01 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       Finished Net group 2 ( CPU: 0.15 sec, Real: 0.05 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:19    532s] (I)       
[12/01 21:12:19    532s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:12:19    532s] [NR-eGR]                        OverCon            
[12/01 21:12:19    532s] [NR-eGR]                         #Gcell     %Gcell
[12/01 21:12:19    532s] [NR-eGR]       Layer                (1)    OverCon 
[12/01 21:12:19    532s] [NR-eGR] ----------------------------------------------
[12/01 21:12:19    532s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:19    532s] [NR-eGR]  METAL2  (2)         2( 0.00%)   ( 0.00%) 
[12/01 21:12:19    532s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:19    532s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:19    532s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:19    532s] [NR-eGR] ----------------------------------------------
[12/01 21:12:19    532s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[12/01 21:12:19    532s] [NR-eGR] 
[12/01 21:12:19    532s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.17 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       Started Export 3D cong map ( Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       total 2D Cap : 3472434 = (1831880 H, 1640554 V)
[12/01 21:12:20    532s] (I)       Started Export 2D cong map ( Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 21:12:20    532s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 21:12:20    532s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       ============= Track Assignment ============
[12/01 21:12:20    532s] (I)       Started Extract Global 3D Wires ( Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       Started Track Assignment (16T) ( Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 21:12:20    532s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       Run Multi-thread track assignment
[12/01 21:12:20    532s] (I)       Finished Track Assignment (16T) ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] (I)       Started Export ( Curr Mem: 5292.47 MB )
[12/01 21:12:20    532s] [NR-eGR] Started Export DB wires ( Curr Mem: 5284.47 MB )
[12/01 21:12:20    532s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 5284.47 MB )
[12/01 21:12:20    532s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:20    532s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 5284.47 MB )
[12/01 21:12:20    532s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:20    532s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:20    532s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:20    532s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290593
[12/01 21:12:20    532s] [NR-eGR] METAL2  (2V) length: 8.643558e+05um, number of vias: 373274
[12/01 21:12:20    532s] [NR-eGR] METAL3  (3H) length: 1.131924e+06um, number of vias: 65276
[12/01 21:12:20    532s] [NR-eGR] METAL4  (4V) length: 1.253536e+06um, number of vias: 27022
[12/01 21:12:20    532s] [NR-eGR] METAL5  (5H) length: 7.033922e+05um, number of vias: 0
[12/01 21:12:20    532s] [NR-eGR] Total length: 3.953207e+06um, number of vias: 756165
[12/01 21:12:20    532s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:20    532s] [NR-eGR] Total eGR-routed clock nets wire length: 4.620796e+04um 
[12/01 21:12:20    532s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:20    532s] [NR-eGR] Report for selected net(s) only.
[12/01 21:12:20    532s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 3235
[12/01 21:12:20    532s] [NR-eGR] METAL2  (2V) length: 3.651390e+03um, number of vias: 4333
[12/01 21:12:20    532s] [NR-eGR] METAL3  (3H) length: 9.340520e+03um, number of vias: 2067
[12/01 21:12:20    532s] [NR-eGR] METAL4  (4V) length: 1.736356e+04um, number of vias: 1294
[12/01 21:12:20    532s] [NR-eGR] METAL5  (5H) length: 1.585248e+04um, number of vias: 0
[12/01 21:12:20    532s] [NR-eGR] Total length: 4.620796e+04um, number of vias: 10929
[12/01 21:12:20    532s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:20    532s] [NR-eGR] Total routed clock nets wire length: 4.620796e+04um, number of vias: 10929
[12/01 21:12:20    532s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:20    532s] (I)       Started Update net boxes ( Curr Mem: 5284.47 MB )
[12/01 21:12:20    533s] (I)       Finished Update net boxes ( CPU: 0.16 sec, Real: 0.02 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:20    533s] (I)       Started Update timing ( Curr Mem: 5284.47 MB )
[12/01 21:12:20    533s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:20    533s] (I)       Finished Export ( CPU: 0.23 sec, Real: 0.09 sec, Curr Mem: 5284.47 MB )
[12/01 21:12:20    533s] (I)       Started Postprocess design ( Curr Mem: 5284.47 MB )
[12/01 21:12:20    533s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5218.47 MB )
[12/01 21:12:20    533s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.07 sec, Real: 0.62 sec, Curr Mem: 5218.47 MB )
[12/01 21:12:20    533s]         Early Global Route - eGR only step done. (took cpu=0:00:01.1 real=0:00:00.7)
[12/01 21:12:20    533s]       Routing using eGR only done.
[12/01 21:12:20    533s] Net route status summary:
[12/01 21:12:20    533s]   Clock:       587 (unrouted=1, trialRouted=0, noStatus=0, routed=586, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:20    533s]   Non-clock: 97820 (unrouted=2182, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2156, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:20    533s] 
[12/01 21:12:20    533s] CCOPT: Done with clock implementation routing.
[12/01 21:12:20    533s] 
[12/01 21:12:20    533s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:00.8)
[12/01 21:12:20    533s]     Clock implementation routing done.
[12/01 21:12:20    533s]     Leaving CCOpt scope - extractRC...
[12/01 21:12:20    533s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 21:12:20    533s] Extraction called for design 'MAU_mapped_pads' of instances=95611 and nets=98407 using extraction engine 'preRoute' .
[12/01 21:12:20    533s] PreRoute RC Extraction called for design MAU_mapped_pads.
[12/01 21:12:20    533s] RC Extraction called in multi-corner(2) mode.
[12/01 21:12:20    533s] RCMode: PreRoute
[12/01 21:12:20    533s]       RC Corner Indexes            0       1   
[12/01 21:12:20    533s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 21:12:20    533s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:20    533s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:20    533s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:20    533s] Shrink Factor                : 1.00000
[12/01 21:12:20    533s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 21:12:20    533s] Using capacitance table file ...
[12/01 21:12:20    533s] 
[12/01 21:12:20    533s] Trim Metal Layers:
[12/01 21:12:20    533s] LayerId::1 widthSet size::4
[12/01 21:12:20    533s] LayerId::2 widthSet size::4
[12/01 21:12:20    533s] LayerId::3 widthSet size::4
[12/01 21:12:20    533s] LayerId::4 widthSet size::4
[12/01 21:12:20    533s] LayerId::5 widthSet size::4
[12/01 21:12:20    533s] LayerId::6 widthSet size::3
[12/01 21:12:20    533s] Updating RC grid for preRoute extraction ...
[12/01 21:12:20    533s] eee: pegSigSF::1.070000
[12/01 21:12:20    533s] Initializing multi-corner capacitance tables ... 
[12/01 21:12:20    533s] Initializing multi-corner resistance tables ...
[12/01 21:12:20    533s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:12:20    533s] eee: l::2 avDens::0.265786 usedTrk::22049.892340 availTrk::82961.173508 sigTrk::22049.892340
[12/01 21:12:20    533s] eee: l::3 avDens::0.343598 usedTrk::28876.348994 availTrk::84041.145046 sigTrk::28876.348994
[12/01 21:12:20    533s] eee: l::4 avDens::0.383758 usedTrk::32287.535940 availTrk::84135.120962 sigTrk::32287.535940
[12/01 21:12:20    533s] eee: l::5 avDens::0.226197 usedTrk::18082.892745 availTrk::79942.962388 sigTrk::18082.892745
[12/01 21:12:20    533s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:12:20    533s] {RT wc 0 5 5 0}
[12/01 21:12:20    533s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.434598 ; uaWl: 1.000000 ; uaWlH: 0.492376 ; aWlH: 0.000000 ; Pmax: 0.899200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 79 ; 
[12/01 21:12:20    533s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 5218.469M)
[12/01 21:12:20    533s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 21:12:20    533s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/01 21:12:20    533s]     Leaving CCOpt scope - Initializing placement interface...
[12/01 21:12:20    533s] OPERPROF: Starting DPlace-Init at level 1, MEM:5218.5M
[12/01 21:12:20    533s] z: 2, totalTracks: 1
[12/01 21:12:20    533s] z: 4, totalTracks: 1
[12/01 21:12:20    533s] z: 6, totalTracks: 1
[12/01 21:12:20    533s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:20    533s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5218.5M
[12/01 21:12:20    533s] OPERPROF:     Starting CMU at level 3, MEM:5474.5M
[12/01 21:12:20    533s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.007, MEM:5474.5M
[12/01 21:12:20    533s] 
[12/01 21:12:20    533s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:20    533s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.038, REAL:0.030, MEM:5474.5M
[12/01 21:12:20    533s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5474.5M
[12/01 21:12:20    533s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:5474.5M
[12/01 21:12:20    533s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5474.5MB).
[12/01 21:12:20    533s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.083, MEM:5474.5M
[12/01 21:12:20    533s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:20    533s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:20    533s]     Calling post conditioning for eGRPC...
[12/01 21:12:20    533s]       eGRPC...
[12/01 21:12:20    533s]         eGRPC active optimizations:
[12/01 21:12:20    533s]          - Move Down
[12/01 21:12:20    533s]          - Downsizing before DRV sizing
[12/01 21:12:20    533s]          - DRV fixing with sizing
[12/01 21:12:20    533s]          - Move to fanout
[12/01 21:12:20    533s]          - Cloning
[12/01 21:12:20    533s]         
[12/01 21:12:20    533s]         Currently running CTS, using active skew data
[12/01 21:12:20    533s]         Reset bufferability constraints...
[12/01 21:12:20    533s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/01 21:12:20    533s]         Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:12:20    533s] End AAE Lib Interpolated Model. (MEM=5218.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:20    533s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:20    533s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:20    534s]         Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:20    534s]         Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:20    534s]         Clock DAG stats eGRPC initial state:
[12/01 21:12:20    534s]           cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:20    534s]           misc counts      : r=1, pp=0
[12/01 21:12:20    534s]           cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:20    534s]           cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:20    534s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:20    534s]           wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
[12/01 21:12:20    534s]           wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
[12/01 21:12:20    534s]           hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
[12/01 21:12:20    534s]         Clock DAG net violations eGRPC initial state:
[12/01 21:12:20    534s]           Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
[12/01 21:12:20    534s]           Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:20    534s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/01 21:12:20    534s]           Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:20    534s]           Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:20    534s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/01 21:12:20    534s]            Bufs: BUFX1: 585 
[12/01 21:12:20    534s]          Logics: pad_in: 1 
[12/01 21:12:20    534s]         Primary reporting skew groups eGRPC initial state:
[12/01 21:12:20    534s]           skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:20    534s]               min path sink: MAU_dut/B3/ram_reg[489]/CLK
[12/01 21:12:20    534s]               max path sink: MAU_dut/B0/ram_reg[98]/CLK
[12/01 21:12:20    534s]         Skew group summary eGRPC initial state:
[12/01 21:12:20    534s]           skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:20    534s]         eGRPC Moving buffers...
[12/01 21:12:20    534s]           Violation analysis...
[12/01 21:12:20    534s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:20    534s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:21    534s]           
[12/01 21:12:21    534s]             Nodes to move:         7
[12/01 21:12:21    534s]             Processed:             7
[12/01 21:12:21    534s]             Moved (slew improved): 0
[12/01 21:12:21    534s]             Moved (slew fixed):    0
[12/01 21:12:21    534s]             Not moved:             7
[12/01 21:12:21    534s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/01 21:12:21    534s]             cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:21    534s]             misc counts      : r=1, pp=0
[12/01 21:12:21    534s]             cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:21    534s]             cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:21    534s]             sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:21    534s]             wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
[12/01 21:12:21    534s]             wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
[12/01 21:12:21    534s]             hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
[12/01 21:12:21    534s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/01 21:12:21    534s]             Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
[12/01 21:12:21    534s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:21    534s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/01 21:12:21    534s]             Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:21    534s]             Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:21    534s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/01 21:12:21    534s]              Bufs: BUFX1: 585 
[12/01 21:12:21    534s]            Logics: pad_in: 1 
[12/01 21:12:21    534s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/01 21:12:21    534s]             skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:21    534s]                 min path sink: MAU_dut/B3/ram_reg[489]/CLK
[12/01 21:12:21    534s]                 max path sink: MAU_dut/B0/ram_reg[98]/CLK
[12/01 21:12:21    534s]           Skew group summary after 'eGRPC Moving buffers':
[12/01 21:12:21    534s]             skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:21    534s]           Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:21    534s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:21    534s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/01 21:12:21    534s]           Artificially removing long paths...
[12/01 21:12:21    534s]             Artificially shortened 71 long paths. The largest offset applied was 0.089ns.
[12/01 21:12:21    534s]             
[12/01 21:12:21    534s]             
[12/01 21:12:21    534s]             Skew Group Offsets:
[12/01 21:12:21    534s]             
[12/01 21:12:21    534s]             --------------------------------------------------------------------------------------------
[12/01 21:12:21    534s]             Skew Group        Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/01 21:12:21    534s]                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/01 21:12:21    534s]             --------------------------------------------------------------------------------------------
[12/01 21:12:21    534s]             clk/constraint    2083       71         3.409%      0.089ns       3.416ns         3.328ns
[12/01 21:12:21    534s]             --------------------------------------------------------------------------------------------
[12/01 21:12:21    534s]             
[12/01 21:12:21    534s]             Offsets Histogram:
[12/01 21:12:21    534s]             
[12/01 21:12:21    534s]             -------------------------------
[12/01 21:12:21    534s]             From (ns)    To (ns)      Count
[12/01 21:12:21    534s]             -------------------------------
[12/01 21:12:21    534s]             below          0.000        1
[12/01 21:12:21    534s]               0.000        0.010       47
[12/01 21:12:21    534s]               0.010        0.020        0
[12/01 21:12:21    534s]               0.020        0.030        0
[12/01 21:12:21    534s]               0.030        0.040        7
[12/01 21:12:21    534s]               0.040        0.050        8
[12/01 21:12:21    534s]               0.050        0.060        0
[12/01 21:12:21    534s]               0.060        0.070        0
[12/01 21:12:21    534s]               0.070        0.080        0
[12/01 21:12:21    534s]               0.080      and above      8
[12/01 21:12:21    534s]             -------------------------------
[12/01 21:12:21    534s]             
[12/01 21:12:21    534s]             Mean=0.022ns Median=0.009ns Std.Dev=0.028ns
[12/01 21:12:21    534s]             
[12/01 21:12:21    534s]             
[12/01 21:12:21    534s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:21    534s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:21    534s]           Modifying slew-target multiplier from 1 to 0.9
[12/01 21:12:21    534s]           Downsizing prefiltering...
[12/01 21:12:21    534s]           Downsizing prefiltering done.
[12/01 21:12:21    534s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:21    534s]           DoDownSizing Summary : numSized = 0, numUnchanged = 243, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 220, numSkippedDueToCloseToSkewTarget = 124
[12/01 21:12:21    534s]           CCOpt-eGRPC Downsizing: considered: 243, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 243, unsuccessful: 0, sized: 0
[12/01 21:12:21    534s]           Reverting slew-target multiplier from 0.9 to 1
[12/01 21:12:21    534s]           Reverting Artificially removing long paths...
[12/01 21:12:21    534s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:21    534s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:21    534s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 21:12:21    534s]             cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:21    534s]             misc counts      : r=1, pp=0
[12/01 21:12:21    534s]             cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:21    534s]             cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:21    534s]             sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:21    534s]             wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
[12/01 21:12:21    534s]             wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
[12/01 21:12:21    534s]             hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
[12/01 21:12:21    534s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 21:12:21    534s]             Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
[12/01 21:12:21    534s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:21    534s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 21:12:21    534s]             Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:21    534s]             Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:21    534s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/01 21:12:21    534s]              Bufs: BUFX1: 585 
[12/01 21:12:21    534s]            Logics: pad_in: 1 
[12/01 21:12:21    534s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 21:12:21    534s]             skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:21    534s]                 min path sink: MAU_dut/B3/ram_reg[489]/CLK
[12/01 21:12:21    534s]                 max path sink: MAU_dut/B0/ram_reg[98]/CLK
[12/01 21:12:21    534s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/01 21:12:21    534s]             skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:21    534s]           Legalizer API calls during this step: 243 succeeded with high effort: 243 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:21    534s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 21:12:21    534s]         eGRPC Fixing DRVs...
[12/01 21:12:21    534s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:21    534s]           CCOpt-eGRPC: considered: 587, tested: 587, violation detected: 8, violation ignored (due to small violation): 2, cannot run: 1, attempted: 5, unsuccessful: 0, sized: 0
[12/01 21:12:21    534s]           
[12/01 21:12:21    534s]           PRO Statistics: Fix DRVs (cell sizing):
[12/01 21:12:21    534s]           =======================================
[12/01 21:12:21    534s]           
[12/01 21:12:21    534s]           Cell changes by Net Type:
[12/01 21:12:21    534s]           
[12/01 21:12:21    534s]           -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:21    534s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/01 21:12:21    534s]           -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:21    534s]           top                0                    0           0            0                    0                  0
[12/01 21:12:21    534s]           trunk              1 [20.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
[12/01 21:12:21    534s]           leaf               4 [80.0%]            0           0            0                    0 (0.0%)           4 (100.0%)
[12/01 21:12:21    534s]           -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:21    534s]           Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[12/01 21:12:21    534s]           -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:21    534s]           
[12/01 21:12:21    534s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[12/01 21:12:21    534s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/01 21:12:21    534s]           
[12/01 21:12:21    534s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/01 21:12:21    534s]             cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:21    534s]             misc counts      : r=1, pp=0
[12/01 21:12:21    534s]             cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:21    534s]             cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:21    534s]             sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:21    534s]             wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
[12/01 21:12:21    534s]             wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
[12/01 21:12:21    534s]             hp wire lengths  : top=0.000um, trunk=22116.960um, leaf=19676.440um, total=41793.400um
[12/01 21:12:21    534s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/01 21:12:21    534s]             Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
[12/01 21:12:21    534s]             Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:21    534s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/01 21:12:21    534s]             Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:21    534s]             Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:21    534s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/01 21:12:21    534s]              Bufs: BUFX1: 585 
[12/01 21:12:21    534s]            Logics: pad_in: 1 
[12/01 21:12:21    534s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/01 21:12:21    534s]             skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:21    534s]                 min path sink: MAU_dut/B3/ram_reg[489]/CLK
[12/01 21:12:21    534s]                 max path sink: MAU_dut/B0/ram_reg[98]/CLK
[12/01 21:12:21    534s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/01 21:12:21    534s]             skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:21    534s]           Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:21    534s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         Slew Diagnostics: After DRV fixing
[12/01 21:12:21    534s]         ==================================
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         Global Causes:
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         -------------------------------------
[12/01 21:12:21    534s]         Cause
[12/01 21:12:21    534s]         -------------------------------------
[12/01 21:12:21    534s]         DRV fixing with buffering is disabled
[12/01 21:12:21    534s]         -------------------------------------
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         Top 5 overslews:
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         ---------------------------------------------------------------------------------
[12/01 21:12:21    534s]         Overslew    Causes                                  Driving Pin
[12/01 21:12:21    534s]         ---------------------------------------------------------------------------------
[12/01 21:12:21    534s]         0.039ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01642/Z
[12/01 21:12:21    534s]         0.031ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_csf_buf_03189/Z
[12/01 21:12:21    534s]         0.022ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01378/Z
[12/01 21:12:21    534s]         0.012ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_02816/Z
[12/01 21:12:21    534s]         0.006ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01402/Z
[12/01 21:12:21    534s]         ---------------------------------------------------------------------------------
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         Slew diagnostics counts from the 7 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         ------------------------------------------------------
[12/01 21:12:21    534s]         Cause                                       Occurences
[12/01 21:12:21    534s]         ------------------------------------------------------
[12/01 21:12:21    534s]         Inst already optimally sized                    5
[12/01 21:12:21    534s]         Violation below threshold for DRV sizing        2
[12/01 21:12:21    534s]         ------------------------------------------------------
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         Violation diagnostics counts from the 8 nodes that have violations:
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         ------------------------------------------------------
[12/01 21:12:21    534s]         Cause                                       Occurences
[12/01 21:12:21    534s]         ------------------------------------------------------
[12/01 21:12:21    534s]         Inst already optimally sized                    5
[12/01 21:12:21    534s]         Violation below threshold for DRV sizing        2
[12/01 21:12:21    534s]         Sizing not permitted                            1
[12/01 21:12:21    534s]         ------------------------------------------------------
[12/01 21:12:21    534s]         
[12/01 21:12:21    534s]         Reconnecting optimized routes...
[12/01 21:12:21    534s]         Reset timing graph...
[12/01 21:12:21    534s] Ignoring AAE DB Resetting ...
[12/01 21:12:21    534s]         Reset timing graph done.
[12/01 21:12:21    534s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/01 21:12:21    534s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:21    534s]         Violation analysis...
[12/01 21:12:21    534s] End AAE Lib Interpolated Model. (MEM=4004.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:21    534s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:21    534s]         Moving clock insts towards fanout...
[12/01 21:12:21    534s]         Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=3
[12/01 21:12:21    534s]         Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:21    534s]         Clock instances to consider for cloning: 0
[12/01 21:12:21    534s]         Reset timing graph...
[12/01 21:12:21    534s] Ignoring AAE DB Resetting ...
[12/01 21:12:21    534s]         Reset timing graph done.
[12/01 21:12:21    534s]         Set dirty flag on 3 instances, 6 nets
[12/01 21:12:21    534s] End AAE Lib Interpolated Model. (MEM=4004.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:21    534s]         Clock DAG stats before routing clock trees:
[12/01 21:12:21    534s]           cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:21    534s]           misc counts      : r=1, pp=0
[12/01 21:12:21    534s]           cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:21    534s]           cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:21    534s]           sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:21    534s]           wire capacitance : top=0.000pF, trunk=3.978pF, leaf=4.420pF, total=8.398pF
[12/01 21:12:21    534s]           wire lengths     : top=0.000um, trunk=22862.080um, leaf=23345.875um, total=46207.955um
[12/01 21:12:21    534s]           hp wire lengths  : top=0.000um, trunk=22094.560um, leaf=19675.040um, total=41769.600um
[12/01 21:12:21    534s]         Clock DAG net violations before routing clock trees:
[12/01 21:12:21    534s]           Remaining Transition : {count=7, worst=[0.039ns, 0.031ns, 0.022ns, 0.012ns, 0.006ns, 0.002ns, 0.000ns]} avg=0.016ns sd=0.015ns sum=0.112ns
[12/01 21:12:21    534s]           Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:21    534s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/01 21:12:21    534s]           Trunk : target=0.885ns count=241 avg=0.403ns sd=0.228ns min=0.000ns max=0.897ns {165 <= 0.531ns, 48 <= 0.708ns, 16 <= 0.796ns, 8 <= 0.841ns, 2 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:21    534s]           Leaf  : target=0.885ns count=346 avg=0.712ns sd=0.110ns min=0.273ns max=0.924ns {26 <= 0.531ns, 120 <= 0.708ns, 124 <= 0.796ns, 44 <= 0.841ns, 27 <= 0.885ns} {5 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:21    534s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/01 21:12:21    534s]            Bufs: BUFX1: 585 
[12/01 21:12:21    534s]          Logics: pad_in: 1 
[12/01 21:12:21    534s]         Primary reporting skew groups before routing clock trees:
[12/01 21:12:21    534s]           skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:21    534s]               min path sink: MAU_dut/B3/ram_reg[489]/CLK
[12/01 21:12:21    534s]               max path sink: MAU_dut/B0/ram_reg[98]/CLK
[12/01 21:12:21    534s]         Skew group summary before routing clock trees:
[12/01 21:12:21    534s]           skew_group clk/constraint: insertion delay [min=3.093, max=3.416, avg=3.217, sd=0.056], skew [0.323 vs 0.221*], 98.4% {3.117, 3.338} (wid=0.120 ws=0.036) (gid=3.304 gs=0.322)
[12/01 21:12:21    534s]       eGRPC done.
[12/01 21:12:21    534s]     Calling post conditioning for eGRPC done.
[12/01 21:12:21    534s]   eGR Post Conditioning loop iteration 0 done.
[12/01 21:12:21    534s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/01 21:12:21    534s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:21    534s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/01 21:12:21    534s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4014.5M
[12/01 21:12:21    534s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.192, REAL:0.035, MEM:3231.5M
[12/01 21:12:21    534s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:21    534s]   Leaving CCOpt scope - ClockRefiner...
[12/01 21:12:21    534s]   Assigned high priority to 0 instances.
[12/01 21:12:21    534s]   Performing Single Pass Refine Place.
[12/01 21:12:21    534s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/01 21:12:21    534s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3203.0M
[12/01 21:12:21    534s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3203.0M
[12/01 21:12:21    534s] z: 2, totalTracks: 1
[12/01 21:12:21    534s] z: 4, totalTracks: 1
[12/01 21:12:21    534s] z: 6, totalTracks: 1
[12/01 21:12:21    534s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:21    534s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3203.0M
[12/01 21:12:21    534s] Info: 586 insts are soft-fixed.
[12/01 21:12:21    534s] OPERPROF:       Starting CMU at level 4, MEM:3427.0M
[12/01 21:12:21    534s] OPERPROF:       Finished CMU at level 4, CPU:0.012, REAL:0.007, MEM:3459.0M
[12/01 21:12:21    534s] 
[12/01 21:12:21    534s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:21    534s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.043, REAL:0.033, MEM:3203.0M
[12/01 21:12:21    534s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3203.0M
[12/01 21:12:21    534s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3427.0M
[12/01 21:12:21    534s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3427.0MB).
[12/01 21:12:21    534s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.089, MEM:3427.0M
[12/01 21:12:21    534s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.089, MEM:3427.0M
[12/01 21:12:21    534s] TDRefine: refinePlace mode is spiral
[12/01 21:12:21    534s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.4
[12/01 21:12:21    534s] OPERPROF: Starting RefinePlace at level 1, MEM:3427.0M
[12/01 21:12:21    534s] *** Starting refinePlace (0:08:55 mem=3427.0M) ***
[12/01 21:12:21    534s] Total net bbox length = 2.946e+06 (1.347e+06 1.599e+06) (ext = 1.315e+04)
[12/01 21:12:21    535s] Info: 586 insts are soft-fixed.
[12/01 21:12:21    535s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:12:21    535s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:12:21    535s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3427.0M
[12/01 21:12:21    535s] Starting refinePlace ...
[12/01 21:12:21    535s] One DDP V2 for no tweak run.
[12/01 21:12:21    535s] ** Cut row section cpu time 0:00:00.0.
[12/01 21:12:21    535s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 21:12:22    539s] [CPU] RefinePlace/preRPlace (cpu=0:00:03.9, real=0:00:01.0, mem=3523.0MB) @(0:08:55 - 0:08:59).
[12/01 21:12:22    539s] Move report: preRPlace moves 1142 insts, mean move: 1.65 um, max move: 10.08 um 
[12/01 21:12:22    539s] 	Max move on inst (MAU_dut/B0/ram_reg[338]): (1451.52, 535.92) --> (1449.28, 528.08)
[12/01 21:12:22    539s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/01 21:12:22    539s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:12:22    539s] 
[12/01 21:12:22    539s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:12:22    540s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 21:12:22    540s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:00.0, mem=3523.0MB) @(0:08:59 - 0:09:00).
[12/01 21:12:23    540s] Move report: Detail placement moves 1142 insts, mean move: 1.65 um, max move: 10.08 um 
[12/01 21:12:23    540s] 	Max move on inst (MAU_dut/B0/ram_reg[338]): (1451.52, 535.92) --> (1449.28, 528.08)
[12/01 21:12:23    540s] 	Runtime: CPU: 0:00:05.2 REAL: 0:00:02.0 MEM: 3523.0MB
[12/01 21:12:23    540s] Statistics of distance of Instance movement in refine placement:
[12/01 21:12:23    540s]   maximum (X+Y) =        10.08 um
[12/01 21:12:23    540s]   inst (MAU_dut/B0/ram_reg[338]) with max move: (1451.52, 535.92) -> (1449.28, 528.08)
[12/01 21:12:23    540s]   mean    (X+Y) =         1.65 um
[12/01 21:12:23    540s] Summary Report:
[12/01 21:12:23    540s] Instances move: 1142 (out of 95160 movable)
[12/01 21:12:23    540s] Instances flipped: 0
[12/01 21:12:23    540s] Mean displacement: 1.65 um
[12/01 21:12:23    540s] Max displacement: 10.08 um (Instance: MAU_dut/B0/ram_reg[338]) (1451.52, 535.92) -> (1449.28, 528.08)
[12/01 21:12:23    540s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/01 21:12:23    540s] Total instances moved : 1142
[12/01 21:12:23    540s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.228, REAL:1.288, MEM:3523.0M
[12/01 21:12:23    540s] Total net bbox length = 2.946e+06 (1.348e+06 1.599e+06) (ext = 1.315e+04)
[12/01 21:12:23    540s] Runtime: CPU: 0:00:05.3 REAL: 0:00:02.0 MEM: 3523.0MB
[12/01 21:12:23    540s] [CPU] RefinePlace/total (cpu=0:00:05.3, real=0:00:02.0, mem=3523.0MB) @(0:08:55 - 0:09:00).
[12/01 21:12:23    540s] *** Finished refinePlace (0:09:00 mem=3523.0M) ***
[12/01 21:12:23    540s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.4
[12/01 21:12:23    540s] OPERPROF: Finished RefinePlace at level 1, CPU:5.356, REAL:1.416, MEM:3523.0M
[12/01 21:12:23    540s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3523.0M
[12/01 21:12:23    540s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.190, REAL:0.044, MEM:3191.0M
[12/01 21:12:23    540s]   ClockRefiner summary
[12/01 21:12:23    540s]   All clock instances: Moved 61, flipped 4 and cell swapped 0 (out of a total of 2669).
[12/01 21:12:23    540s]   The largest move was 10.1 um for MAU_dut/B0/ram_reg[338].
[12/01 21:12:23    540s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 586).
[12/01 21:12:23    540s]   Clock sinks: Moved 61, flipped 4 and cell swapped 0 (out of a total of 2083).
[12/01 21:12:23    540s]   The largest move was 10.1 um for MAU_dut/B0/ram_reg[338].
[12/01 21:12:23    540s]   Revert refine place priority changes on 0 instances.
[12/01 21:12:23    540s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.6 real=0:00:01.6)
[12/01 21:12:23    540s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:08.6 real=0:00:03.7)
[12/01 21:12:23    540s]   CCOpt::Phase::Routing...
[12/01 21:12:23    540s]   Clock implementation routing...
[12/01 21:12:23    540s]     Leaving CCOpt scope - Routing Tools...
[12/01 21:12:23    540s] Net route status summary:
[12/01 21:12:23    540s]   Clock:       587 (unrouted=0, trialRouted=0, noStatus=0, routed=587, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:23    540s]   Non-clock: 97820 (unrouted=2182, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2156, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:23    540s]     Routing using eGR in eGR->NR Step...
[12/01 21:12:23    540s]       Early Global Route - eGR->Nr High Frequency step...
[12/01 21:12:23    540s] (ccopt eGR): There are 587 nets for routing of which 586 have one or more fixed wires.
[12/01 21:12:23    540s] (ccopt eGR): Start to route 587 all nets
[12/01 21:12:23    540s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3190.96 MB )
[12/01 21:12:23    540s] (I)       Started Import and model ( Curr Mem: 3190.96 MB )
[12/01 21:12:23    540s] (I)       Started Create place DB ( Curr Mem: 3190.96 MB )
[12/01 21:12:23    540s] (I)       Started Import place data ( Curr Mem: 3190.96 MB )
[12/01 21:12:23    540s] (I)       Started Read instances and placement ( Curr Mem: 3190.96 MB )
[12/01 21:12:23    540s] (I)       Finished Read instances and placement ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 3222.84 MB )
[12/01 21:12:23    540s] (I)       Started Read nets ( Curr Mem: 3222.84 MB )
[12/01 21:12:23    540s] (I)       Finished Read nets ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Import place data ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Create place DB ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Create route DB ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       == Non-default Options ==
[12/01 21:12:23    540s] (I)       Clean congestion better                            : true
[12/01 21:12:23    540s] (I)       Estimate vias on DPT layer                         : true
[12/01 21:12:23    540s] (I)       Clean congestion layer assignment rounds           : 3
[12/01 21:12:23    540s] (I)       Layer constraints as soft constraints              : true
[12/01 21:12:23    540s] (I)       Soft top layer                                     : true
[12/01 21:12:23    540s] (I)       Skip prospective layer relax nets                  : true
[12/01 21:12:23    540s] (I)       Better NDR handling                                : true
[12/01 21:12:23    540s] (I)       Improved NDR modeling in LA                        : true
[12/01 21:12:23    540s] (I)       Routing cost fix for NDR handling                  : true
[12/01 21:12:23    540s] (I)       Update initial WL after Phase 1a                   : true
[12/01 21:12:23    540s] (I)       Block tracks for preroutes                         : true
[12/01 21:12:23    540s] (I)       Assign IRoute by net group key                     : true
[12/01 21:12:23    540s] (I)       Block unroutable channels                          : true
[12/01 21:12:23    540s] (I)       Block unroutable channel fix                       : true
[12/01 21:12:23    540s] (I)       Block unroutable channels 3D                       : true
[12/01 21:12:23    540s] (I)       Bound layer relaxed segment wl                     : true
[12/01 21:12:23    540s] (I)       Bound layer relaxed segment wl fix                 : true
[12/01 21:12:23    540s] (I)       Blocked pin reach length threshold                 : 2
[12/01 21:12:23    540s] (I)       Check blockage within NDR space in TA              : true
[12/01 21:12:23    540s] (I)       Skip must join for term with via pillar            : true
[12/01 21:12:23    540s] (I)       Model find APA for IO pin                          : true
[12/01 21:12:23    540s] (I)       On pin location for off pin term                   : true
[12/01 21:12:23    540s] (I)       Handle EOL spacing                                 : true
[12/01 21:12:23    540s] (I)       Merge PG vias by gap                               : true
[12/01 21:12:23    540s] (I)       Maximum routing layer                              : 5
[12/01 21:12:23    540s] (I)       Route selected nets only                           : true
[12/01 21:12:23    540s] (I)       Refine MST                                         : true
[12/01 21:12:23    540s] (I)       Honor PRL                                          : true
[12/01 21:12:23    540s] (I)       Strong congestion aware                            : true
[12/01 21:12:23    540s] (I)       Improved initial location for IRoutes              : true
[12/01 21:12:23    540s] (I)       Multi panel TA                                     : true
[12/01 21:12:23    540s] (I)       Penalize wire overlap                              : true
[12/01 21:12:23    540s] (I)       Expand small instance blockage                     : true
[12/01 21:12:23    540s] (I)       Reduce via in TA                                   : true
[12/01 21:12:23    540s] (I)       SS-aware routing                                   : true
[12/01 21:12:23    540s] (I)       Improve tree edge sharing                          : true
[12/01 21:12:23    540s] (I)       Improve 2D via estimation                          : true
[12/01 21:12:23    540s] (I)       Refine Steiner tree                                : true
[12/01 21:12:23    540s] (I)       Build spine tree                                   : true
[12/01 21:12:23    540s] (I)       Model pass through capacity                        : true
[12/01 21:12:23    540s] (I)       Extend blockages by a half GCell                   : true
[12/01 21:12:23    540s] (I)       Consider pin shapes                                : true
[12/01 21:12:23    540s] (I)       Consider pin shapes for all nodes                  : true
[12/01 21:12:23    540s] (I)       Consider NR APA                                    : true
[12/01 21:12:23    540s] (I)       Consider IO pin shape                              : true
[12/01 21:12:23    540s] (I)       Fix pin connection bug                             : true
[12/01 21:12:23    540s] (I)       Consider layer RC for local wires                  : true
[12/01 21:12:23    540s] (I)       LA-aware pin escape length                         : 2
[12/01 21:12:23    540s] (I)       Connect multiple ports                             : true
[12/01 21:12:23    540s] (I)       Split for must join                                : true
[12/01 21:12:23    540s] (I)       Number of threads                                  : 16
[12/01 21:12:23    540s] (I)       Routing effort level                               : 10000
[12/01 21:12:23    540s] (I)       Special modeling for N7                            : 0
[12/01 21:12:23    540s] (I)       Special modeling for N6                            : 0
[12/01 21:12:23    540s] (I)       Special modeling for N2                            : 0
[12/01 21:12:23    540s] (I)       Special modeling for N3 v9                         : 0
[12/01 21:12:23    540s] (I)       Special modeling for N5 v6                         : 0
[12/01 21:12:23    540s] (I)       Special modeling for N5PPv2                        : 0
[12/01 21:12:23    540s] (I)       Special settings for S3                            : 0
[12/01 21:12:23    540s] (I)       Special settings for S4                            : 0
[12/01 21:12:23    540s] (I)       Special settings for S5 v2                         : 0
[12/01 21:12:23    540s] (I)       Special settings for S7                            : 0
[12/01 21:12:23    540s] (I)       Special settings for S8 v6                         : 0
[12/01 21:12:23    540s] (I)       Prefer layer length threshold                      : 8
[12/01 21:12:23    540s] (I)       Overflow penalty cost                              : 10
[12/01 21:12:23    540s] (I)       A-star cost                                        : 0.300000
[12/01 21:12:23    540s] (I)       Misalignment cost                                  : 10.000000
[12/01 21:12:23    540s] (I)       Threshold for short IRoute                         : 6
[12/01 21:12:23    540s] (I)       Via cost during post routing                       : 1.000000
[12/01 21:12:23    540s] (I)       Layer congestion ratios                            : { { 1.0 } }
[12/01 21:12:23    540s] (I)       Source-to-sink ratio                               : 0.300000
[12/01 21:12:23    540s] (I)       Scenic ratio bound                                 : 3.000000
[12/01 21:12:23    540s] (I)       Segment layer relax scenic ratio                   : 1.250000
[12/01 21:12:23    540s] (I)       Source-sink aware LA ratio                         : 0.500000
[12/01 21:12:23    540s] (I)       PG-aware similar topology routing                  : true
[12/01 21:12:23    540s] (I)       Maze routing via cost fix                          : true
[12/01 21:12:23    540s] (I)       Apply PRL on PG terms                              : true
[12/01 21:12:23    540s] (I)       Apply PRL on obs objects                           : true
[12/01 21:12:23    540s] (I)       Handle range-type spacing rules                    : true
[12/01 21:12:23    540s] (I)       PG gap threshold multiplier                        : 10.000000
[12/01 21:12:23    540s] (I)       Parallel spacing query fix                         : true
[12/01 21:12:23    540s] (I)       Force source to root IR                            : true
[12/01 21:12:23    540s] (I)       Layer Weights                                      : L2:4 L3:2.5
[12/01 21:12:23    540s] (I)       Do not relax to DPT layer                          : true
[12/01 21:12:23    540s] (I)       No DPT in post routing                             : true
[12/01 21:12:23    540s] (I)       Modeling PG via merging fix                        : true
[12/01 21:12:23    540s] (I)       Shield aware TA                                    : true
[12/01 21:12:23    540s] (I)       Strong shield aware TA                             : true
[12/01 21:12:23    540s] (I)       Overflow calculation fix in LA                     : true
[12/01 21:12:23    540s] (I)       Post routing fix                                   : true
[12/01 21:12:23    540s] (I)       Strong post routing                                : true
[12/01 21:12:23    540s] (I)       NDR via pillar fix                                 : true
[12/01 21:12:23    540s] (I)       Violation on path threshold                        : 1
[12/01 21:12:23    540s] (I)       Pass through capacity modeling                     : true
[12/01 21:12:23    540s] (I)       Select the non-relaxed segments in post routing stage : true
[12/01 21:12:23    540s] (I)       Select term pin box for io pin                     : true
[12/01 21:12:23    540s] (I)       Penalize NDR sharing                               : true
[12/01 21:12:23    540s] (I)       Keep fixed segments                                : true
[12/01 21:12:23    540s] (I)       Reorder net groups by key                          : true
[12/01 21:12:23    540s] (I)       Increase net scenic ratio                          : true
[12/01 21:12:23    540s] (I)       Method to set GCell size                           : row
[12/01 21:12:23    540s] (I)       Connect multiple ports and must join fix           : true
[12/01 21:12:23    540s] (I)       Avoid high resistance layers                       : true
[12/01 21:12:23    540s] (I)       Fix unreachable term connection                    : true
[12/01 21:12:23    540s] (I)       Model find APA for IO pin fix                      : true
[12/01 21:12:23    540s] (I)       Avoid connecting non-metal layers                  : true
[12/01 21:12:23    540s] (I)       Use track pitch for NDR                            : true
[12/01 21:12:23    540s] (I)       Top layer relaxation fix                           : true
[12/01 21:12:23    540s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:12:23    540s] (I)       Started Import route data (16T) ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       ============== Pin Summary ==============
[12/01 21:12:23    540s] (I)       +-------+--------+---------+------------+
[12/01 21:12:23    540s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:12:23    540s] (I)       +-------+--------+---------+------------+
[12/01 21:12:23    540s] (I)       |     1 | 290595 |   99.95 |        Pin |
[12/01 21:12:23    540s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:12:23    540s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:12:23    540s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:12:23    540s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:12:23    540s] (I)       +-------+--------+---------+------------+
[12/01 21:12:23    540s] (I)       Use row-based GCell size
[12/01 21:12:23    540s] (I)       Use row-based GCell align
[12/01 21:12:23    540s] (I)       GCell unit size   : 7840
[12/01 21:12:23    540s] (I)       GCell multiplier  : 1
[12/01 21:12:23    540s] (I)       GCell row height  : 7840
[12/01 21:12:23    540s] (I)       Actual row height : 7840
[12/01 21:12:23    540s] (I)       GCell align ref   : 507360 507360
[12/01 21:12:23    540s] [NR-eGR] Track table information for default rule: 
[12/01 21:12:23    540s] [NR-eGR] METAL1 has no routable track
[12/01 21:12:23    540s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:12:23    540s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:12:23    540s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:12:23    540s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:12:23    540s] (I)       ============== Default via ===============
[12/01 21:12:23    540s] (I)       +---+------------------+-----------------+
[12/01 21:12:23    540s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:12:23    540s] (I)       +---+------------------+-----------------+
[12/01 21:12:23    540s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:12:23    540s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:12:23    540s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:12:23    540s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:12:23    540s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 21:12:23    540s] (I)       +---+------------------+-----------------+
[12/01 21:12:23    540s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read routing blockages ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read instance blockages ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read PG blockages ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] [NR-eGR] Read 17 PG shapes
[12/01 21:12:23    540s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read boundary cut boxes ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:12:23    540s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:12:23    540s] [NR-eGR] #PG Blockages       : 17
[12/01 21:12:23    540s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:12:23    540s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:12:23    540s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read blackboxes ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:12:23    540s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read prerouted ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/01 21:12:23    540s] (I)       Finished Read prerouted ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read unlegalized nets ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read nets ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] [NR-eGR] Read numTotalNets=96251  numIgnoredNets=95664
[12/01 21:12:23    540s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] [NR-eGR] Connected 0 must-join pins/ports
[12/01 21:12:23    540s] (I)       Started Set up via pillars ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       early_global_route_priority property id does not exist.
[12/01 21:12:23    540s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Model blockages into capacity
[12/01 21:12:23    540s] (I)       Read Num Blocks=30915  Num Prerouted Wires=0  Num CS=0
[12/01 21:12:23    540s] (I)       Started Initialize 3D capacity ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Layer 1 (V) : #blockages 23514 : #preroutes 0
[12/01 21:12:23    540s] (I)       Layer 2 (H) : #blockages 6969 : #preroutes 0
[12/01 21:12:23    540s] (I)       Layer 3 (V) : #blockages 218 : #preroutes 0
[12/01 21:12:23    540s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 0
[12/01 21:12:23    540s] (I)       Finished Initialize 3D capacity ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       -- layer congestion ratio --
[12/01 21:12:23    540s] (I)       Layer 1 : 0.100000
[12/01 21:12:23    540s] (I)       Layer 2 : 0.700000
[12/01 21:12:23    540s] (I)       Layer 3 : 0.700000
[12/01 21:12:23    540s] (I)       Layer 4 : 1.000000
[12/01 21:12:23    540s] (I)       Layer 5 : 1.000000
[12/01 21:12:23    540s] (I)       ----------------------------
[12/01 21:12:23    540s] (I)       Started Move terms for access (16T) ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Moved 1 terms for better access 
[12/01 21:12:23    540s] (I)       Finished Move terms for access (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Number of ignored nets                =      0
[12/01 21:12:23    540s] (I)       Number of connected nets              =      0
[12/01 21:12:23    540s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/01 21:12:23    540s] (I)       Number of clock nets                  =    587.  Ignored: No
[12/01 21:12:23    540s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:12:23    540s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:12:23    540s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:12:23    540s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:12:23    540s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:12:23    540s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:12:23    540s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:12:23    540s] (I)       Finished Import route data (16T) ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Create route DB ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Read aux data ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Others data preparation ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] [NR-eGR] There are 586 clock nets ( 0 with NDR ).
[12/01 21:12:23    540s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Started Create route kernel ( Curr Mem: 3256.84 MB )
[12/01 21:12:23    540s] (I)       Ndr track 0 does not exist
[12/01 21:12:23    540s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:12:23    540s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:12:23    540s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:12:23    540s] (I)       Site width          :  1120  (dbu)
[12/01 21:12:23    540s] (I)       Row height          :  7840  (dbu)
[12/01 21:12:23    540s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:12:23    540s] (I)       GCell width         :  7840  (dbu)
[12/01 21:12:23    540s] (I)       GCell height        :  7840  (dbu)
[12/01 21:12:23    540s] (I)       Grid                :   468   467     5
[12/01 21:12:23    540s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:12:23    540s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:12:23    540s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:12:23    540s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:12:23    540s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:12:23    540s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:12:23    540s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:12:23    540s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:12:23    540s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:12:23    540s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:12:23    540s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:12:23    540s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:12:23    540s] (I)       --------------------------------------------------------
[12/01 21:12:23    540s] 
[12/01 21:12:23    540s] [NR-eGR] ============ Routing rule table ============
[12/01 21:12:23    540s] [NR-eGR] Rule id: 0  Nets: 586 
[12/01 21:12:23    540s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:12:23    540s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:12:23    540s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:23    540s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:23    540s] [NR-eGR] ========================================
[12/01 21:12:23    540s] [NR-eGR] 
[12/01 21:12:23    540s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:12:23    540s] (I)       blocked tracks on layer2 : = 749141 / 1531760 (48.91%)
[12/01 21:12:23    540s] (I)       blocked tracks on layer3 : = 556196 / 1530828 (36.33%)
[12/01 21:12:23    540s] (I)       blocked tracks on layer4 : = 698833 / 1531760 (45.62%)
[12/01 21:12:23    540s] (I)       blocked tracks on layer5 : = 691798 / 1530828 (45.19%)
[12/01 21:12:23    540s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    540s] (I)       Finished Import and model ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    540s] (I)       Reset routing kernel
[12/01 21:12:23    540s] (I)       Started Global Routing ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    540s] (I)       Started Initialization ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    540s] (I)       totalPins=3254  totalGlobalPin=3186 (97.91%)
[12/01 21:12:23    540s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    540s] (I)       Started Net group 1 ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    540s] (I)       Started Generate topology (16T) ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] (I)       Finished Generate topology (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       total 2D Cap : 1671447 = (840019 H, 831428 V)
[12/01 21:12:23    541s] [NR-eGR] Layer group 1: route 586 net(s) in layer range [4, 5]
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1a Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1a ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Pattern routing (16T) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:12:23    541s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 11535 = (6229 H, 5306 V) = (0.74% H, 0.64% V) = (2.442e+04um H, 2.080e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1b Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1b ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Monotonic routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 11535 = (6229 H, 5306 V) = (0.74% H, 0.64% V) = (2.442e+04um H, 2.080e+04um V)
[12/01 21:12:23    541s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.521720e+04um
[12/01 21:12:23    541s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1c Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1c ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Two level routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Level2 Grid: 94 x 94
[12/01 21:12:23    541s] (I)       Started Two Level Routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 11535 = (6229 H, 5306 V) = (0.74% H, 0.64% V) = (2.442e+04um H, 2.080e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1d Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1d ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Detoured routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 11535 = (6229 H, 5306 V) = (0.74% H, 0.64% V) = (2.442e+04um H, 2.080e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1e Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1e ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Route legalization ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 11535 = (6229 H, 5306 V) = (0.74% H, 0.64% V) = (2.442e+04um H, 2.080e+04um V)
[12/01 21:12:23    541s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.521720e+04um
[12/01 21:12:23    541s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1f Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1f ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Congestion clean ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Congestion clean ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 11535 = (6229 H, 5306 V) = (0.74% H, 0.64% V) = (2.442e+04um H, 2.080e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1g Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1g ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Post Routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Post Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 11425 = (6179 H, 5246 V) = (0.74% H, 0.63% V) = (2.422e+04um H, 2.056e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1g ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       numNets=586  numFullyRipUpNets=0  numPartialRipUpNets=19 routedWL=11177
[12/01 21:12:23    541s] [NR-eGR] Create a new net group with 19 nets and layer range [2, 5]
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1h Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1h ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Post Routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 11430 = (6187 H, 5243 V) = (0.74% H, 0.63% V) = (2.425e+04um H, 2.055e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1h ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Layer assignment (16T) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Layer assignment (16T) ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Net group 1 ( CPU: 0.22 sec, Real: 0.11 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Net group 2 ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Generate topology (16T) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Generate topology (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       total 2D Cap : 3451135 = (1822812 H, 1628323 V)
[12/01 21:12:23    541s] [NR-eGR] Layer group 2: route 19 net(s) in layer range [2, 5]
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1a Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1a ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Pattern routing (16T) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Pattern routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 20
[12/01 21:12:23    541s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 12063 = (6574 H, 5489 V) = (0.36% H, 0.34% V) = (2.577e+04um H, 2.152e+04um V)
[12/01 21:12:23    541s] (I)       Started Add via demand to 2D ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1b Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1b ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Monotonic routing (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 12063 = (6574 H, 5489 V) = (0.36% H, 0.34% V) = (2.577e+04um H, 2.152e+04um V)
[12/01 21:12:23    541s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.728696e+04um
[12/01 21:12:23    541s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/01 21:12:23    541s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:12:23    541s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1c Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1c ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Two level routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Level2 Grid: 94 x 94
[12/01 21:12:23    541s] (I)       Started Two Level Routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 12063 = (6574 H, 5489 V) = (0.36% H, 0.34% V) = (2.577e+04um H, 2.152e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1d Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1d ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Detoured routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 12063 = (6574 H, 5489 V) = (0.36% H, 0.34% V) = (2.577e+04um H, 2.152e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1e Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1e ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Route legalization ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 12063 = (6574 H, 5489 V) = (0.36% H, 0.34% V) = (2.577e+04um H, 2.152e+04um V)
[12/01 21:12:23    541s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 4.728696e+04um
[12/01 21:12:23    541s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1f Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1f ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Congestion clean ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Congestion clean ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 12063 = (6574 H, 5489 V) = (0.36% H, 0.34% V) = (2.577e+04um H, 2.152e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1g Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1g ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Post Routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 12028 = (6536 H, 5492 V) = (0.36% H, 0.34% V) = (2.562e+04um H, 2.153e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] (I)       ============  Phase 1h Route ============
[12/01 21:12:23    541s] (I)       Started Phase 1h ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Post Routing ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Usage: 12032 = (6541 H, 5491 V) = (0.36% H, 0.34% V) = (2.564e+04um H, 2.152e+04um V)
[12/01 21:12:23    541s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Layer assignment (16T) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Layer assignment (16T) ( CPU: 0.12 sec, Real: 0.02 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Net group 2 ( CPU: 0.16 sec, Real: 0.05 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       
[12/01 21:12:23    541s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:12:23    541s] [NR-eGR]                        OverCon            
[12/01 21:12:23    541s] [NR-eGR]                         #Gcell     %Gcell
[12/01 21:12:23    541s] [NR-eGR]       Layer                (1)    OverCon 
[12/01 21:12:23    541s] [NR-eGR] ----------------------------------------------
[12/01 21:12:23    541s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:23    541s] [NR-eGR]  METAL2  (2)         2( 0.00%)   ( 0.00%) 
[12/01 21:12:23    541s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:23    541s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:23    541s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:23    541s] [NR-eGR] ----------------------------------------------
[12/01 21:12:23    541s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[12/01 21:12:23    541s] [NR-eGR] 
[12/01 21:12:23    541s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.17 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Export 3D cong map ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       total 2D Cap : 3472426 = (1831880 H, 1640546 V)
[12/01 21:12:23    541s] (I)       Started Export 2D cong map ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/01 21:12:23    541s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/01 21:12:23    541s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       ============= Track Assignment ============
[12/01 21:12:23    541s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Track Assignment (16T) ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 21:12:23    541s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Run Multi-thread track assignment
[12/01 21:12:23    541s] (I)       Finished Track Assignment (16T) ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] (I)       Started Export ( Curr Mem: 3273.59 MB )
[12/01 21:12:23    541s] [NR-eGR] Started Export DB wires ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:23    541s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290593
[12/01 21:12:23    541s] [NR-eGR] METAL2  (2V) length: 8.643453e+05um, number of vias: 373263
[12/01 21:12:23    541s] [NR-eGR] METAL3  (3H) length: 1.131892e+06um, number of vias: 65283
[12/01 21:12:23    541s] [NR-eGR] METAL4  (4V) length: 1.253547e+06um, number of vias: 27025
[12/01 21:12:23    541s] [NR-eGR] METAL5  (5H) length: 7.034163e+05um, number of vias: 0
[12/01 21:12:23    541s] [NR-eGR] Total length: 3.953201e+06um, number of vias: 756164
[12/01 21:12:23    541s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:23    541s] [NR-eGR] Total eGR-routed clock nets wire length: 4.620112e+04um 
[12/01 21:12:23    541s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:23    541s] [NR-eGR] Report for selected net(s) only.
[12/01 21:12:23    541s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 3235
[12/01 21:12:23    541s] [NR-eGR] METAL2  (2V) length: 3.640950e+03um, number of vias: 4322
[12/01 21:12:23    541s] [NR-eGR] METAL3  (3H) length: 9.308600e+03um, number of vias: 2074
[12/01 21:12:23    541s] [NR-eGR] METAL4  (4V) length: 1.737501e+04um, number of vias: 1297
[12/01 21:12:23    541s] [NR-eGR] METAL5  (5H) length: 1.587656e+04um, number of vias: 0
[12/01 21:12:23    541s] [NR-eGR] Total length: 4.620112e+04um, number of vias: 10928
[12/01 21:12:23    541s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:23    541s] [NR-eGR] Total routed clock nets wire length: 4.620112e+04um, number of vias: 10928
[12/01 21:12:23    541s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:23    541s] (I)       Started Update net boxes ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] (I)       Finished Update net boxes ( CPU: 0.17 sec, Real: 0.02 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] (I)       Started Update timing ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] (I)       Finished Export ( CPU: 0.24 sec, Real: 0.09 sec, Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] (I)       Started Postprocess design ( Curr Mem: 3265.59 MB )
[12/01 21:12:23    541s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3196.59 MB )
[12/01 21:12:23    541s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.10 sec, Real: 0.62 sec, Curr Mem: 3196.59 MB )
[12/01 21:12:23    541s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.2 real=0:00:00.7)
[12/01 21:12:23    541s]     Routing using eGR in eGR->NR Step done.
[12/01 21:12:23    541s]     Routing using NR in eGR->NR Step...
[12/01 21:12:23    541s] 
[12/01 21:12:23    541s] CCOPT: Preparing to route 587 clock nets with NanoRoute.
[12/01 21:12:23    541s]   All net are default rule.
[12/01 21:12:23    541s]   Preferred NanoRoute mode settings: Current
[12/01 21:12:23    541s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/01 21:12:23    541s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/01 21:12:23    541s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[12/01 21:12:23    541s]       Clock detailed routing...
[12/01 21:12:23    541s]         NanoRoute...
[12/01 21:12:23    541s] #% Begin globalDetailRoute (date=12/01 21:12:23, mem=2041.2M)
[12/01 21:12:23    541s] 
[12/01 21:12:23    541s] globalDetailRoute
[12/01 21:12:23    541s] 
[12/01 21:12:23    541s] ### Time Record (globalDetailRoute) is installed.
[12/01 21:12:23    541s] #Start globalDetailRoute on Thu Dec  1 21:12:23 2022
[12/01 21:12:23    541s] #
[12/01 21:12:23    541s] ### Time Record (Pre Callback) is installed.
[12/01 21:12:23    541s] ### Time Record (Pre Callback) is uninstalled.
[12/01 21:12:23    541s] ### Time Record (DB Import) is installed.
[12/01 21:12:23    541s] ### Time Record (Timing Data Generation) is installed.
[12/01 21:12:23    541s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:12:24    542s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/01 21:12:24    542s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:12:24    542s] ### Net info: total nets: 98407
[12/01 21:12:24    542s] ### Net info: dirty nets: 0
[12/01 21:12:24    542s] ### Net info: marked as disconnected nets: 0
[12/01 21:12:24    542s] #num needed restored net=0
[12/01 21:12:24    542s] #need_extraction net=0 (total=98407)
[12/01 21:12:24    542s] ### Net info: fully routed nets: 586
[12/01 21:12:24    542s] ### Net info: trivial (< 2 pins) nets: 2183
[12/01 21:12:24    542s] ### Net info: unrouted nets: 95638
[12/01 21:12:24    542s] ### Net info: re-extraction nets: 0
[12/01 21:12:24    542s] ### Net info: selected nets: 587
[12/01 21:12:24    542s] ### Net info: ignored nets: 0
[12/01 21:12:24    542s] ### Net info: skip routing nets: 0
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:12:24    543s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 21:12:24    543s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:12:24    543s] ### import design signature (3): route=1484185462 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1939315364 dirty_area=1554263478 del_dirty_area=0 cell=456003033 placement=432052945 pin_access=1 inst_pattern=1 halo=0
[12/01 21:12:24    543s] ### Time Record (DB Import) is uninstalled.
[12/01 21:12:24    543s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/01 21:12:24    543s] #Wire/Via statistics before line assignment ...
[12/01 21:12:24    543s] #Total wire length = 46201 um.
[12/01 21:12:24    543s] #Total half perimeter of net bounding box = 42449 um.
[12/01 21:12:24    543s] #Total wire length on LAYER METAL1 = 0 um.
[12/01 21:12:24    543s] #Total wire length on LAYER METAL2 = 3641 um.
[12/01 21:12:24    543s] #Total wire length on LAYER METAL3 = 9309 um.
[12/01 21:12:24    543s] #Total wire length on LAYER METAL4 = 17375 um.
[12/01 21:12:24    543s] #Total wire length on LAYER METAL5 = 15877 um.
[12/01 21:12:24    543s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:12:24    543s] #Total number of vias = 10928
[12/01 21:12:24    543s] #Up-Via Summary (total 10928):
[12/01 21:12:24    543s] #           
[12/01 21:12:24    543s] #-----------------------
[12/01 21:12:24    543s] # METAL1           3235
[12/01 21:12:24    543s] # METAL2           4322
[12/01 21:12:24    543s] # METAL3           2074
[12/01 21:12:24    543s] # METAL4           1297
[12/01 21:12:24    543s] #-----------------------
[12/01 21:12:24    543s] #                 10928 
[12/01 21:12:24    543s] #
[12/01 21:12:24    543s] ### Time Record (Data Preparation) is installed.
[12/01 21:12:24    543s] #Start routing data preparation on Thu Dec  1 21:12:24 2022
[12/01 21:12:24    543s] #
[12/01 21:12:24    543s] #Minimum voltage of a net in the design = 0.000.
[12/01 21:12:24    543s] #Maximum voltage of a net in the design = 1.980.
[12/01 21:12:24    543s] #Voltage range [0.000 - 1.980] has 98405 nets.
[12/01 21:12:24    543s] #Voltage range [1.620 - 1.980] has 1 net.
[12/01 21:12:24    543s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 21:12:24    543s] ### Time Record (Cell Pin Access) is installed.
[12/01 21:12:25    543s] #Initial pin access analysis.
[12/01 21:12:25    544s] #Detail pin access analysis.
[12/01 21:12:25    544s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 21:12:25    544s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/01 21:12:25    544s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:12:25    544s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:12:25    544s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:12:25    544s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:12:25    544s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/01 21:12:25    544s] #Monitoring time of adding inner blkg by smac
[12/01 21:12:25    544s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2156.84 (MB), peak = 2692.21 (MB)
[12/01 21:12:25    545s] #Regenerating Ggrids automatically.
[12/01 21:12:25    545s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/01 21:12:25    545s] #Using automatically generated G-grids.
[12/01 21:12:25    545s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/01 21:12:25    545s] #Done routing data preparation.
[12/01 21:12:25    545s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2160.17 (MB), peak = 2692.21 (MB)
[12/01 21:12:25    545s] ### Time Record (Data Preparation) is uninstalled.
[12/01 21:12:26    545s] #Data initialization: cpu:00:00:02, real:00:00:01, mem:2.1 GB, peak:2.6 GB --1.39 [16]--
[12/01 21:12:26    545s] 
[12/01 21:12:26    545s] Trim Metal Layers:
[12/01 21:12:26    545s] LayerId::1 widthSet size::4
[12/01 21:12:26    545s] LayerId::2 widthSet size::4
[12/01 21:12:26    545s] LayerId::3 widthSet size::4
[12/01 21:12:26    545s] LayerId::4 widthSet size::4
[12/01 21:12:26    545s] LayerId::5 widthSet size::4
[12/01 21:12:26    545s] LayerId::6 widthSet size::3
[12/01 21:12:26    545s] Updating RC grid for preRoute extraction ...
[12/01 21:12:26    545s] eee: pegSigSF::1.070000
[12/01 21:12:26    545s] Initializing multi-corner capacitance tables ... 
[12/01 21:12:26    545s] Initializing multi-corner resistance tables ...
[12/01 21:12:26    545s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:12:26    545s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:12:26    545s] eee: l::3 avDens::0.005671 usedTrk::0.748980 availTrk::132.060900 sigTrk::0.748980
[12/01 21:12:26    545s] eee: l::4 avDens::0.025853 usedTrk::309.579592 availTrk::11974.838929 sigTrk::309.579592
[12/01 21:12:26    545s] eee: l::5 avDens::0.031419 usedTrk::139.214158 availTrk::4430.824250 sigTrk::139.214158
[12/01 21:12:26    545s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:12:26    545s] {RT wc 0 5 5 0}
[12/01 21:12:26    545s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.899200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 79 ; 
[12/01 21:12:26    545s] #Successfully loaded pre-route RC model
[12/01 21:12:26    545s] #Enabled timing driven Line Assignment.
[12/01 21:12:26    545s] ### Time Record (Line Assignment) is installed.
[12/01 21:12:26    545s] #
[12/01 21:12:26    545s] #Begin Line Assignment ...
[12/01 21:12:26    545s] #
[12/01 21:12:26    545s] #Begin build data ...
[12/01 21:12:26    545s] #
[12/01 21:12:26    545s] #Distribution of nets:
[12/01 21:12:26    545s] #Largest net has 2049 pins
[12/01 21:12:26    545s] #     2154 ( 0         pin),      2 ( 1         pin),  73271 ( 2         pin),
[12/01 21:12:26    545s] #    11290 ( 3         pin),   4000 ( 4         pin),   3717 ( 5         pin),
[12/01 21:12:26    545s] #      234 ( 6         pin),    206 ( 7         pin),    145 ( 8         pin),
[12/01 21:12:26    545s] #      254 ( 9         pin),   2941 (10-19      pin),     85 (20-29      pin),
[12/01 21:12:26    545s] #       18 (30-39      pin),      1 (40-49      pin),      1 (50-59      pin),
[12/01 21:12:26    545s] #       32 (60-69      pin),      1 (70-79      pin),     16 (100-199    pin),
[12/01 21:12:26    545s] #        1 (200-299    pin),     30 (500-599    pin),      1 (1400-1499  pin),
[12/01 21:12:26    545s] #        3 (1500-1599  pin),      4 (>=2000     pin).
[12/01 21:12:26    545s] #Total: 98407 nets, 586 fully global routed, 587 clocks,
[12/01 21:12:26    545s] #       587 nets have layer range, 587 nets have weight,
[12/01 21:12:26    545s] #       587 nets have avoid detour, 587 nets have priority.
[12/01 21:12:26    545s] #
[12/01 21:12:26    545s] #Nets in 1 layer range:
[12/01 21:12:26    545s] #   (METAL4, ------) :      587 ( 0.6%)
[12/01 21:12:26    545s] #
[12/01 21:12:26    545s] #Nets in 1 priority group:
[12/01 21:12:26    545s] #  clock:      587 ( 0.6%)
[12/01 21:12:26    545s] #
[12/01 21:12:26    545s] #587 nets selected.
[12/01 21:12:26    545s] #
[12/01 21:12:26    545s] #End build data: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.6 GB --3.77 [16]--
[12/01 21:12:26    545s] #
[12/01 21:12:26    545s] #Net length summary:
[12/01 21:12:26    545s] #Layer    H-Len   V-Len         Total       #Up-Via
[12/01 21:12:26    545s] #--------------------------------------------------
[12/01 21:12:26    545s] #METAL1       0       0       0(  0%)    3235( 28%)
[12/01 21:12:26    545s] #METAL2       0    3491    3491(  8%)    4918( 43%)
[12/01 21:12:26    545s] #METAL3    9457       0    9457( 20%)    2074( 18%)
[12/01 21:12:26    545s] #METAL4       0   17375   17375( 38%)    1297( 11%)
[12/01 21:12:26    545s] #METAL5   15876       0   15876( 34%)       0(  0%)
[12/01 21:12:26    545s] #METAL6       0       0       0(  0%)       0(  0%)
[12/01 21:12:26    545s] #--------------------------------------------------
[12/01 21:12:26    545s] #         25334   20866   46201         11524      
[12/01 21:12:26    546s] ### Top 4 overlap violations ...
[12/01 21:12:26    546s] ###   Net: MAU_dut/CHIP_FSM/CTS_1
[12/01 21:12:26    546s] ###     METAL3: (852.60050, 1188.46000, 854.83950, 1188.74000), length: 2.23900, total: 2.23900
[12/01 21:12:26    546s] ###       MAU_dut/CHIP_FSM/CTS_1
[12/01 21:12:26    546s] ###   Net: MAU_dut/CTS_144
[12/01 21:12:26    546s] ###     METAL3: (573.41550, 667.10000, 573.71950, 667.38000), length: 0.30400, total: 0.30400
[12/01 21:12:26    546s] ###       MAU_dut/CTS_14
[12/01 21:12:26    546s] ###   Net: MAU_dut/CTS_350
[12/01 21:12:26    546s] ###     METAL3: (964.29550, 819.98000, 964.59950, 820.26000), length: 0.30400, total: 0.30400
[12/01 21:12:26    546s] ###       MAU_dut/CTS_353
[12/01 21:12:26    546s] ###   Net: MAU_dut/CTS_214
[12/01 21:12:26    546s] ###     METAL3: (1305.64050, 1423.66000, 1305.94450, 1423.94000), length: 0.30400, total: 0.30400
[12/01 21:12:26    546s] ###       MAU_dut/CTS_88
[12/01 21:12:26    546s] #
[12/01 21:12:26    546s] #Net length and overlap summary:
[12/01 21:12:26    546s] #Layer    H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/01 21:12:26    546s] #----------------------------------------------------------------------------------------------
[12/01 21:12:26    546s] #METAL1       0       0       0(  0%)    3235( 31%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 21:12:26    546s] #METAL2       0    3882    3882(  8%)    4233( 41%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 21:12:26    546s] #METAL3   10509       0   10509( 22%)    1929( 19%)       0(  0%)      0(  0.0%)      3(  0.0%)
[12/01 21:12:26    546s] #METAL4       0   17292   17292( 37%)     916(  9%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 21:12:26    546s] #METAL5   15101       0   15101( 32%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 21:12:26    546s] #METAL6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/01 21:12:26    546s] #----------------------------------------------------------------------------------------------
[12/01 21:12:26    546s] #         25610   21175   46786         10313             0            0              3        
[12/01 21:12:26    546s] #
[12/01 21:12:26    546s] #Line Assignment statistics:
[12/01 21:12:26    546s] #Cpu time = 00:00:01
[12/01 21:12:26    546s] #Elapsed time = 00:00:00
[12/01 21:12:26    546s] #Increased memory = 9.77 (MB)
[12/01 21:12:26    546s] #Total memory = 2213.39 (MB)
[12/01 21:12:26    546s] #Peak memory = 2692.21 (MB)
[12/01 21:12:26    546s] #End Line Assignment: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.6 GB --4.14 [16]--
[12/01 21:12:26    546s] #
[12/01 21:12:26    546s] #Begin assignment summary ...
[12/01 21:12:26    546s] #
[12/01 21:12:26    546s] #  Total number of segments             = 4013
[12/01 21:12:26    546s] #  Total number of overlap segments     =   24 (  0.6%)
[12/01 21:12:26    546s] #  Total number of assigned segments    = 3989 ( 99.4%)
[12/01 21:12:26    546s] #  Total number of shifted segments     =   48 (  1.2%)
[12/01 21:12:26    546s] #  Average movement of shifted segments =    3.48 tracks
[12/01 21:12:26    546s] #
[12/01 21:12:26    546s] #  Total number of overlaps             =    0
[12/01 21:12:26    546s] #  Total length of overlaps             =    0 um
[12/01 21:12:26    546s] #
[12/01 21:12:26    546s] #End assignment summary.
[12/01 21:12:26    546s] ### Time Record (Line Assignment) is uninstalled.
[12/01 21:12:26    546s] #Wire/Via statistics after line assignment ...
[12/01 21:12:26    546s] #Total wire length = 45447 um.
[12/01 21:12:26    546s] #Total half perimeter of net bounding box = 42617 um.
[12/01 21:12:26    546s] #Total wire length on LAYER METAL1 = 0 um.
[12/01 21:12:26    546s] #Total wire length on LAYER METAL2 = 2547 um.
[12/01 21:12:26    546s] #Total wire length on LAYER METAL3 = 10506 um.
[12/01 21:12:26    546s] #Total wire length on LAYER METAL4 = 17292 um.
[12/01 21:12:26    546s] #Total wire length on LAYER METAL5 = 15102 um.
[12/01 21:12:26    546s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:12:26    546s] #Total number of vias = 10313
[12/01 21:12:26    546s] #Up-Via Summary (total 10313):
[12/01 21:12:26    546s] #           
[12/01 21:12:26    546s] #-----------------------
[12/01 21:12:26    546s] # METAL1           3235
[12/01 21:12:26    546s] # METAL2           4233
[12/01 21:12:26    546s] # METAL3           1929
[12/01 21:12:26    546s] # METAL4            916
[12/01 21:12:26    546s] #-----------------------
[12/01 21:12:26    546s] #                 10313 
[12/01 21:12:26    546s] #
[12/01 21:12:26    546s] #Routing data preparation, pin analysis, line assignment statistics:
[12/01 21:12:26    546s] #Cpu time = 00:00:03
[12/01 21:12:26    546s] #Elapsed time = 00:00:02
[12/01 21:12:26    546s] #Increased memory = 28.16 (MB)
[12/01 21:12:26    546s] #Total memory = 2172.89 (MB)
[12/01 21:12:26    546s] #Peak memory = 2692.21 (MB)
[12/01 21:12:26    547s] #RTESIG:78da9593c14fc32014c63dfb57bcb01d6ae2940705da831713af6a16ddb5a92d6b1a5b30
[12/01 21:12:26    547s] #       856af6df8b8b979909db11f8c1f77deff116cbcdc31a08a33728560ea9a8101ed70ca962
[12/01 21:12:26    547s] #       72853cc75b46ab70f47a4f2e17cba7e71706046ae7face54a36df55d33d8e61d7c3ff6a6
[12/01 21:12:26    547s] #       dbef10c89c9fc2ea1a66a72770dafbb0bafabdaec04fb386eccddae12881bc846d3db818
[12/01 21:12:26    547s] #       c358018c42d61baf3b3dfda3240fdf6977a61efb065abdade7c1ffc139d2943311cc136f
[12/01 21:12:26    547s] #       3fec60bb1d0c3604feeaa744e092d3649c50767e201eb71af0fc2c5ccab37085e7e04831
[12/01 21:12:26    547s] #       5425f0a10edacce3f1842844b2f12267e952c9e08eeca9a89e5425a088ff1054b900f2c9
[12/01 21:12:26    547s] #       e30d44f5a3e87c6dda7a6aa3a24a85e930d6c4ad9545720618cd657a08687ec2a450519c
[12/01 21:12:26    547s] #       00498c4117df3d6a4ba5
[12/01 21:12:26    547s] #
[12/01 21:12:26    547s] #Skip comparing routing design signature in db-snapshot flow
[12/01 21:12:26    547s] #Using multithreading with 16 threads.
[12/01 21:12:26    547s] ### Time Record (Detail Routing) is installed.
[12/01 21:12:26    547s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/01 21:12:26    547s] #
[12/01 21:12:26    547s] #Start Detail Routing..
[12/01 21:12:26    547s] #start initial detail routing ...
[12/01 21:12:26    547s] ### Design has 588 dirty nets
[12/01 21:12:28    569s] #   number of violations = 0
[12/01 21:12:28    569s] #cpu time = 00:00:22, elapsed time = 00:00:01, memory = 2191.85 (MB), peak = 2692.21 (MB)
[12/01 21:12:28    569s] #Complete Detail Routing.
[12/01 21:12:28    569s] #Total wire length = 48674 um.
[12/01 21:12:28    569s] #Total half perimeter of net bounding box = 42617 um.
[12/01 21:12:28    569s] #Total wire length on LAYER METAL1 = 0 um.
[12/01 21:12:28    569s] #Total wire length on LAYER METAL2 = 1854 um.
[12/01 21:12:28    569s] #Total wire length on LAYER METAL3 = 11703 um.
[12/01 21:12:28    569s] #Total wire length on LAYER METAL4 = 19800 um.
[12/01 21:12:28    569s] #Total wire length on LAYER METAL5 = 15318 um.
[12/01 21:12:28    569s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:12:28    569s] #Total number of vias = 10059
[12/01 21:12:28    569s] #Up-Via Summary (total 10059):
[12/01 21:12:28    569s] #           
[12/01 21:12:28    569s] #-----------------------
[12/01 21:12:28    569s] # METAL1           3235
[12/01 21:12:28    569s] # METAL2           3203
[12/01 21:12:28    569s] # METAL3           2666
[12/01 21:12:28    569s] # METAL4            955
[12/01 21:12:28    569s] #-----------------------
[12/01 21:12:28    569s] #                 10059 
[12/01 21:12:28    569s] #
[12/01 21:12:28    569s] #Total number of DRC violations = 0
[12/01 21:12:28    569s] ### Time Record (Detail Routing) is uninstalled.
[12/01 21:12:28    569s] #Cpu time = 00:00:22
[12/01 21:12:28    569s] #Elapsed time = 00:00:02
[12/01 21:12:28    569s] #Increased memory = 15.06 (MB)
[12/01 21:12:28    569s] #Total memory = 2187.95 (MB)
[12/01 21:12:28    569s] #Peak memory = 2692.21 (MB)
[12/01 21:12:28    569s] #Skip updating routing design signature in db-snapshot flow
[12/01 21:12:28    569s] #detailRoute Statistics:
[12/01 21:12:28    569s] #Cpu time = 00:00:22
[12/01 21:12:28    569s] #Elapsed time = 00:00:02
[12/01 21:12:28    569s] #Increased memory = 15.06 (MB)
[12/01 21:12:28    569s] #Total memory = 2187.95 (MB)
[12/01 21:12:28    569s] #Peak memory = 2692.21 (MB)
[12/01 21:12:28    569s] ### Time Record (DB Export) is installed.
[12/01 21:12:28    569s] ### export design design signature (8): route=878042346 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2142905473 dirty_area=0 del_dirty_area=0 cell=456003033 placement=432052945 pin_access=1015626628 inst_pattern=1 halo=1793840981
[12/01 21:12:28    569s] ### Time Record (DB Export) is uninstalled.
[12/01 21:12:28    569s] ### Time Record (Post Callback) is installed.
[12/01 21:12:28    569s] ### Time Record (Post Callback) is uninstalled.
[12/01 21:12:28    569s] #
[12/01 21:12:28    569s] #globalDetailRoute statistics:
[12/01 21:12:28    569s] #Cpu time = 00:00:28
[12/01 21:12:28    569s] #Elapsed time = 00:00:05
[12/01 21:12:28    569s] #Increased memory = 87.70 (MB)
[12/01 21:12:28    569s] #Total memory = 2128.92 (MB)
[12/01 21:12:28    569s] #Peak memory = 2692.21 (MB)
[12/01 21:12:28    569s] #Number of warnings = 42
[12/01 21:12:28    569s] #Total number of warnings = 65
[12/01 21:12:28    569s] #Number of fails = 0
[12/01 21:12:28    569s] #Total number of fails = 0
[12/01 21:12:28    569s] #Complete globalDetailRoute on Thu Dec  1 21:12:28 2022
[12/01 21:12:28    569s] #
[12/01 21:12:28    569s] ### Time Record (globalDetailRoute) is uninstalled.
[12/01 21:12:28    569s] ### 
[12/01 21:12:28    569s] ###   Scalability Statistics
[12/01 21:12:28    569s] ### 
[12/01 21:12:28    569s] ### --------------------------------+----------------+----------------+----------------+
[12/01 21:12:28    569s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/01 21:12:28    569s] ### --------------------------------+----------------+----------------+----------------+
[12/01 21:12:28    569s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/01 21:12:28    569s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/01 21:12:28    569s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/01 21:12:28    569s] ###   DB Import                     |        00:00:02|        00:00:01|             1.0|
[12/01 21:12:28    569s] ###   DB Export                     |        00:00:01|        00:00:00|             1.0|
[12/01 21:12:28    569s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[12/01 21:12:28    569s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[12/01 21:12:28    569s] ###   Detail Routing                |        00:00:22|        00:00:02|            12.8|
[12/01 21:12:28    569s] ###   Line Assignment               |        00:00:02|        00:00:00|             1.0|
[12/01 21:12:28    569s] ###   Entire Command                |        00:00:28|        00:00:05|             5.8|
[12/01 21:12:28    569s] ### --------------------------------+----------------+----------------+----------------+
[12/01 21:12:28    569s] ### 
[12/01 21:12:28    569s] #% End globalDetailRoute (date=12/01 21:12:28, total cpu=0:00:28.1, real=0:00:05.0, peak res=2692.2M, current mem=2102.9M)
[12/01 21:12:28    569s]         NanoRoute done. (took cpu=0:00:28.1 real=0:00:04.9)
[12/01 21:12:28    569s]       Clock detailed routing done.
[12/01 21:12:28    569s] Skipping check of guided vs. routed net lengths.
[12/01 21:12:28    569s] Set FIXED routing status on 586 net(s)
[12/01 21:12:28    569s] **WARN: (IMPCCOPT-5043):	Found a non-standard cell pad_in0 (pad_in). Its placement status will remain as PLACED.
[12/01 21:12:28    569s] Set FIXED placed status on 585 instance(s)
[12/01 21:12:28    569s]       Route Remaining Unrouted Nets...
[12/01 21:12:28    569s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/01 21:12:28    569s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3269.9M
[12/01 21:12:28    569s] All LLGs are deleted
[12/01 21:12:28    569s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3269.9M
[12/01 21:12:28    569s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.016, REAL:0.018, MEM:3269.9M
[12/01 21:12:28    569s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.019, REAL:0.020, MEM:3269.9M
[12/01 21:12:28    569s] ### Creating LA Mngr. totSessionCpu=0:09:30 mem=3269.9M
[12/01 21:12:28    569s] ### Creating LA Mngr, finished. totSessionCpu=0:09:30 mem=3269.9M
[12/01 21:12:28    570s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3269.93 MB )
[12/01 21:12:28    570s] (I)       Started Import and model ( Curr Mem: 3269.93 MB )
[12/01 21:12:28    570s] (I)       Started Create place DB ( Curr Mem: 3269.93 MB )
[12/01 21:12:28    570s] (I)       Started Import place data ( Curr Mem: 3269.93 MB )
[12/01 21:12:28    570s] (I)       Started Read instances and placement ( Curr Mem: 3269.93 MB )
[12/01 21:12:28    570s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3301.80 MB )
[12/01 21:12:28    570s] (I)       Started Read nets ( Curr Mem: 3301.80 MB )
[12/01 21:12:29    570s] (I)       Finished Read nets ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Finished Import place data ( CPU: 0.17 sec, Real: 0.19 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Finished Create place DB ( CPU: 0.17 sec, Real: 0.19 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Create route DB ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       == Non-default Options ==
[12/01 21:12:29    570s] (I)       Maximum routing layer                              : 5
[12/01 21:12:29    570s] (I)       Number of threads                                  : 16
[12/01 21:12:29    570s] (I)       Method to set GCell size                           : row
[12/01 21:12:29    570s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:12:29    570s] (I)       Started Import route data (16T) ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       ============== Pin Summary ==============
[12/01 21:12:29    570s] (I)       +-------+--------+---------+------------+
[12/01 21:12:29    570s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:12:29    570s] (I)       +-------+--------+---------+------------+
[12/01 21:12:29    570s] (I)       |     1 | 290595 |   99.95 |        Pin |
[12/01 21:12:29    570s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:12:29    570s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:12:29    570s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:12:29    570s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:12:29    570s] (I)       +-------+--------+---------+------------+
[12/01 21:12:29    570s] (I)       Use row-based GCell size
[12/01 21:12:29    570s] (I)       Use row-based GCell align
[12/01 21:12:29    570s] (I)       GCell unit size   : 7840
[12/01 21:12:29    570s] (I)       GCell multiplier  : 1
[12/01 21:12:29    570s] (I)       GCell row height  : 7840
[12/01 21:12:29    570s] (I)       Actual row height : 7840
[12/01 21:12:29    570s] (I)       GCell align ref   : 507360 507360
[12/01 21:12:29    570s] [NR-eGR] Track table information for default rule: 
[12/01 21:12:29    570s] [NR-eGR] METAL1 has no routable track
[12/01 21:12:29    570s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:12:29    570s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:12:29    570s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:12:29    570s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:12:29    570s] (I)       ============== Default via ===============
[12/01 21:12:29    570s] (I)       +---+------------------+-----------------+
[12/01 21:12:29    570s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:12:29    570s] (I)       +---+------------------+-----------------+
[12/01 21:12:29    570s] (I)       | 1 |    4  VIA12_VV   |    1  VIA12_HV  |
[12/01 21:12:29    570s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:12:29    570s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:12:29    570s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:12:29    570s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 21:12:29    570s] (I)       +---+------------------+-----------------+
[12/01 21:12:29    570s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Read routing blockages ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Read instance blockages ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Read PG blockages ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] [NR-eGR] Read 6833 PG shapes
[12/01 21:12:29    570s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Read boundary cut boxes ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:12:29    570s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:12:29    570s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:12:29    570s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:12:29    570s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:12:29    570s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Read blackboxes ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:12:29    570s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Read prerouted ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] [NR-eGR] Num Prerouted Nets = 586  Num Prerouted Wires = 14777
[12/01 21:12:29    570s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Read unlegalized nets ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] (I)       Started Read nets ( Curr Mem: 3335.80 MB )
[12/01 21:12:29    570s] [NR-eGR] Read numTotalNets=96251  numIgnoredNets=586
[12/01 21:12:29    570s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Started Set up via pillars ( Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       early_global_route_priority property id does not exist.
[12/01 21:12:29    570s] (I)       Started Initialize 3D grid graph ( Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Model blockages into capacity
[12/01 21:12:29    570s] (I)       Read Num Blocks=36319  Num Prerouted Wires=14777  Num CS=0
[12/01 21:12:29    570s] (I)       Started Initialize 3D capacity ( Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 6959
[12/01 21:12:29    570s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 5173
[12/01 21:12:29    570s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 2293
[12/01 21:12:29    570s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 352
[12/01 21:12:29    570s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       -- layer congestion ratio --
[12/01 21:12:29    570s] (I)       Layer 1 : 0.100000
[12/01 21:12:29    570s] (I)       Layer 2 : 0.700000
[12/01 21:12:29    570s] (I)       Layer 3 : 0.700000
[12/01 21:12:29    570s] (I)       Layer 4 : 0.700000
[12/01 21:12:29    570s] (I)       Layer 5 : 0.700000
[12/01 21:12:29    570s] (I)       ----------------------------
[12/01 21:12:29    570s] (I)       Number of ignored nets                =    586
[12/01 21:12:29    570s] (I)       Number of connected nets              =      0
[12/01 21:12:29    570s] (I)       Number of fixed nets                  =    586.  Ignored: Yes
[12/01 21:12:29    570s] (I)       Number of clock nets                  =    587.  Ignored: No
[12/01 21:12:29    570s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:12:29    570s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:12:29    570s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:12:29    570s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:12:29    570s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:12:29    570s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:12:29    570s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:12:29    570s] (I)       Finished Import route data (16T) ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Finished Create route DB ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Started Read aux data ( Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Started Others data preparation ( Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Started Create route kernel ( Curr Mem: 3358.44 MB )
[12/01 21:12:29    570s] (I)       Ndr track 0 does not exist
[12/01 21:12:29    570s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:12:29    570s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:12:29    570s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:12:29    570s] (I)       Site width          :  1120  (dbu)
[12/01 21:12:29    570s] (I)       Row height          :  7840  (dbu)
[12/01 21:12:29    570s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:12:29    570s] (I)       GCell width         :  7840  (dbu)
[12/01 21:12:29    570s] (I)       GCell height        :  7840  (dbu)
[12/01 21:12:29    570s] (I)       Grid                :   468   467     5
[12/01 21:12:29    570s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:12:29    570s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:12:29    570s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:12:29    570s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:12:29    570s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:12:29    570s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:12:29    570s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:12:29    570s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:12:29    570s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:12:29    570s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:12:29    570s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:12:29    570s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:12:29    570s] (I)       --------------------------------------------------------
[12/01 21:12:29    570s] 
[12/01 21:12:29    570s] [NR-eGR] ============ Routing rule table ============
[12/01 21:12:29    570s] [NR-eGR] Rule id: 0  Nets: 95638 
[12/01 21:12:29    570s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:12:29    570s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:12:29    570s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:29    570s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:12:29    570s] [NR-eGR] ========================================
[12/01 21:12:29    570s] [NR-eGR] 
[12/01 21:12:29    570s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:12:29    570s] (I)       blocked tracks on layer2 : = 786070 / 1531760 (51.32%)
[12/01 21:12:29    570s] (I)       blocked tracks on layer3 : = 572964 / 1530828 (37.43%)
[12/01 21:12:29    570s] (I)       blocked tracks on layer4 : = 703601 / 1531760 (45.93%)
[12/01 21:12:29    570s] (I)       blocked tracks on layer5 : = 696510 / 1530828 (45.50%)
[12/01 21:12:29    570s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3367.20 MB )
[12/01 21:12:29    570s] (I)       Finished Import and model ( CPU: 0.30 sec, Real: 0.32 sec, Curr Mem: 3367.20 MB )
[12/01 21:12:29    570s] (I)       Reset routing kernel
[12/01 21:12:29    570s] (I)       Started Global Routing ( Curr Mem: 3367.20 MB )
[12/01 21:12:29    570s] (I)       Started Initialization ( Curr Mem: 3367.20 MB )
[12/01 21:12:29    570s] (I)       totalPins=287438  totalGlobalPin=278003 (96.72%)
[12/01 21:12:29    570s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3367.20 MB )
[12/01 21:12:29    570s] (I)       Started Net group 1 ( Curr Mem: 3367.20 MB )
[12/01 21:12:29    570s] (I)       Started Generate topology (16T) ( Curr Mem: 3367.20 MB )
[12/01 21:12:29    570s] (I)       Finished Generate topology (16T) ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3375.20 MB )
[12/01 21:12:29    570s] (I)       total 2D Cap : 3411447 = (1804545 H, 1606902 V)
[12/01 21:12:29    570s] [NR-eGR] Layer group 1: route 95638 net(s) in layer range [2, 5]
[12/01 21:12:29    570s] (I)       
[12/01 21:12:29    570s] (I)       ============  Phase 1a Route ============
[12/01 21:12:29    570s] (I)       Started Phase 1a ( Curr Mem: 3375.20 MB )
[12/01 21:12:29    570s] (I)       Started Pattern routing (16T) ( Curr Mem: 3375.20 MB )
[12/01 21:12:29    571s] (I)       Finished Pattern routing (16T) ( CPU: 0.65 sec, Real: 0.16 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:12:29    571s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Usage: 951062 = (450848 H, 500214 V) = (24.98% H, 31.13% V) = (1.767e+06um H, 1.961e+06um V)
[12/01 21:12:29    571s] (I)       Started Add via demand to 2D ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Add via demand to 2D ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Phase 1a ( CPU: 0.71 sec, Real: 0.23 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       
[12/01 21:12:29    571s] (I)       ============  Phase 1b Route ============
[12/01 21:12:29    571s] (I)       Started Phase 1b ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Started Monotonic routing (16T) ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Monotonic routing (16T) ( CPU: 0.14 sec, Real: 0.08 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Usage: 951487 = (451047 H, 500440 V) = (25.00% H, 31.14% V) = (1.768e+06um H, 1.962e+06um V)
[12/01 21:12:29    571s] (I)       Overflow of layer group 1: 0.05% H + 0.24% V. EstWL: 3.729829e+06um
[12/01 21:12:29    571s] (I)       Congestion metric : 0.05%H 0.24%V, 0.29%HV
[12/01 21:12:29    571s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:12:29    571s] (I)       Finished Phase 1b ( CPU: 0.14 sec, Real: 0.08 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       
[12/01 21:12:29    571s] (I)       ============  Phase 1c Route ============
[12/01 21:12:29    571s] (I)       Started Phase 1c ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Started Two level routing ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Level2 Grid: 94 x 94
[12/01 21:12:29    571s] (I)       Started Two Level Routing ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Two Level Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Usage: 951487 = (451047 H, 500440 V) = (25.00% H, 31.14% V) = (1.768e+06um H, 1.962e+06um V)
[12/01 21:12:29    571s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       
[12/01 21:12:29    571s] (I)       ============  Phase 1d Route ============
[12/01 21:12:29    571s] (I)       Started Phase 1d ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Started Detoured routing ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Detoured routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Usage: 951669 = (451184 H, 500485 V) = (25.00% H, 31.15% V) = (1.769e+06um H, 1.962e+06um V)
[12/01 21:12:29    571s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       
[12/01 21:12:29    571s] (I)       ============  Phase 1e Route ============
[12/01 21:12:29    571s] (I)       Started Phase 1e ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Started Route legalization ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Started Legalize Blockage Violations ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Usage: 951669 = (451184 H, 500485 V) = (25.00% H, 31.15% V) = (1.769e+06um H, 1.962e+06um V)
[12/01 21:12:29    571s] [NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.14% V. EstWL: 3.730542e+06um
[12/01 21:12:29    571s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       
[12/01 21:12:29    571s] (I)       ============  Phase 1l Route ============
[12/01 21:12:29    571s] (I)       Started Phase 1l ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Started Layer assignment (16T) ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    571s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Finished Layer assignment (16T) ( CPU: 1.14 sec, Real: 0.17 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Finished Phase 1l ( CPU: 1.14 sec, Real: 0.18 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Finished Net group 1 ( CPU: 2.18 sec, Real: 0.65 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Started Clean cong LA ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 21:12:29    572s] (I)       Layer  2:     785463    346704       628      691978      834638    (45.33%) 
[12/01 21:12:29    572s] (I)       Layer  3:     971965    313364       284      512316     1014307    (33.56%) 
[12/01 21:12:29    572s] (I)       Layer  4:     830945    329202       322      675899      850717    (44.27%) 
[12/01 21:12:29    572s] (I)       Layer  5:     837080    178440         9      682864      843759    (44.73%) 
[12/01 21:12:29    572s] (I)       Total:       3425453   1167710      1243     2563057     3543421    (41.97%) 
[12/01 21:12:29    572s] (I)       
[12/01 21:12:29    572s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:12:29    572s] [NR-eGR]                        OverCon           OverCon            
[12/01 21:12:29    572s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/01 21:12:29    572s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/01 21:12:29    572s] [NR-eGR] ---------------------------------------------------------------
[12/01 21:12:29    572s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:12:29    572s] [NR-eGR]  METAL2  (2)       533( 0.45%)        14( 0.01%)   ( 0.46%) 
[12/01 21:12:29    572s] [NR-eGR]  METAL3  (3)       234( 0.16%)         4( 0.00%)   ( 0.16%) 
[12/01 21:12:29    572s] [NR-eGR]  METAL4  (4)       291( 0.24%)         3( 0.00%)   ( 0.24%) 
[12/01 21:12:29    572s] [NR-eGR]  METAL5  (5)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/01 21:12:29    572s] [NR-eGR] ---------------------------------------------------------------
[12/01 21:12:29    572s] [NR-eGR] Total             1067( 0.21%)        21( 0.00%)   ( 0.21%) 
[12/01 21:12:29    572s] [NR-eGR] 
[12/01 21:12:29    572s] (I)       Finished Global Routing ( CPU: 2.21 sec, Real: 0.68 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Started Export 3D cong map ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       total 2D Cap : 3427939 = (1809574 H, 1618365 V)
[12/01 21:12:29    572s] (I)       Started Export 2D cong map ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.12% V
[12/01 21:12:29    572s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.13% V
[12/01 21:12:29    572s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       ============= Track Assignment ============
[12/01 21:12:29    572s] (I)       Started Extract Global 3D Wires ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Started Track Assignment (16T) ( Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 21:12:29    572s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:29    572s] (I)       Run Multi-thread track assignment
[12/01 21:12:30    574s] (I)       Finished Track Assignment (16T) ( CPU: 1.57 sec, Real: 0.14 sec, Curr Mem: 3419.20 MB )
[12/01 21:12:30    574s] (I)       Started Export ( Curr Mem: 3419.20 MB )
[12/01 21:12:30    574s] [NR-eGR] Started Export DB wires ( Curr Mem: 3411.20 MB )
[12/01 21:12:30    574s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 3411.20 MB )
[12/01 21:12:30    574s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.48 sec, Real: 0.09 sec, Curr Mem: 3411.20 MB )
[12/01 21:12:30    574s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 3411.20 MB )
[12/01 21:12:30    574s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.13 sec, Real: 0.01 sec, Curr Mem: 3411.20 MB )
[12/01 21:12:30    574s] [NR-eGR] Finished Export DB wires ( CPU: 0.63 sec, Real: 0.13 sec, Curr Mem: 3411.20 MB )
[12/01 21:12:30    574s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:30    574s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 290593
[12/01 21:12:30    574s] [NR-eGR] METAL2  (2V) length: 8.623200e+05um, number of vias: 372291
[12/01 21:12:30    574s] [NR-eGR] METAL3  (3H) length: 1.134640e+06um, number of vias: 65735
[12/01 21:12:30    574s] [NR-eGR] METAL4  (4V) length: 1.256561e+06um, number of vias: 26754
[12/01 21:12:30    574s] [NR-eGR] METAL5  (5H) length: 7.030456e+05um, number of vias: 0
[12/01 21:12:30    574s] [NR-eGR] Total length: 3.956566e+06um, number of vias: 755373
[12/01 21:12:30    574s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:30    574s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/01 21:12:30    574s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:12:30    574s] (I)       Started Update net boxes ( Curr Mem: 3411.20 MB )
[12/01 21:12:30    575s] (I)       Finished Update net boxes ( CPU: 0.19 sec, Real: 0.03 sec, Curr Mem: 3411.20 MB )
[12/01 21:12:30    575s] (I)       Started Update timing ( Curr Mem: 3411.20 MB )
[12/01 21:12:30    575s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 3411.20 MB )
[12/01 21:12:30    575s] (I)       Finished Export ( CPU: 0.89 sec, Real: 0.23 sec, Curr Mem: 3411.20 MB )
[12/01 21:12:30    575s] (I)       Started Postprocess design ( Curr Mem: 3411.20 MB )
[12/01 21:12:30    575s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3337.20 MB )
[12/01 21:12:30    575s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.03 sec, Real: 1.41 sec, Curr Mem: 3337.20 MB )
[12/01 21:12:30    575s]       Route Remaining Unrouted Nets done. (took cpu=0:00:05.1 real=0:00:01.5)
[12/01 21:12:30    575s]     Routing using NR in eGR->NR Step done.
[12/01 21:12:30    575s] Net route status summary:
[12/01 21:12:30    575s]   Clock:       587 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=586, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:30    575s]   Non-clock: 97820 (unrouted=2182, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2156, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:30    575s] 
[12/01 21:12:30    575s] CCOPT: Done with clock implementation routing.
[12/01 21:12:30    575s] 
[12/01 21:12:30    575s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:34.5 real=0:00:07.2)
[12/01 21:12:30    575s]   Clock implementation routing done.
[12/01 21:12:30    575s]   Leaving CCOpt scope - extractRC...
[12/01 21:12:30    575s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/01 21:12:30    575s] Extraction called for design 'MAU_mapped_pads' of instances=95611 and nets=98407 using extraction engine 'preRoute' .
[12/01 21:12:30    575s] PreRoute RC Extraction called for design MAU_mapped_pads.
[12/01 21:12:30    575s] RC Extraction called in multi-corner(2) mode.
[12/01 21:12:30    575s] RCMode: PreRoute
[12/01 21:12:30    575s]       RC Corner Indexes            0       1   
[12/01 21:12:30    575s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 21:12:30    575s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:30    575s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:30    575s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 21:12:30    575s] Shrink Factor                : 1.00000
[12/01 21:12:30    575s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 21:12:30    575s] Using capacitance table file ...
[12/01 21:12:30    575s] 
[12/01 21:12:30    575s] Trim Metal Layers:
[12/01 21:12:30    575s] LayerId::1 widthSet size::4
[12/01 21:12:30    575s] LayerId::2 widthSet size::4
[12/01 21:12:30    575s] LayerId::3 widthSet size::4
[12/01 21:12:30    575s] LayerId::4 widthSet size::4
[12/01 21:12:30    575s] LayerId::5 widthSet size::4
[12/01 21:12:30    575s] LayerId::6 widthSet size::3
[12/01 21:12:30    575s] Updating RC grid for preRoute extraction ...
[12/01 21:12:30    575s] eee: pegSigSF::1.070000
[12/01 21:12:30    575s] Initializing multi-corner capacitance tables ... 
[12/01 21:12:30    575s] Initializing multi-corner resistance tables ...
[12/01 21:12:30    575s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:12:30    575s] eee: l::2 avDens::0.265120 usedTrk::21994.673474 availTrk::82961.173508 sigTrk::21994.673474
[12/01 21:12:30    575s] eee: l::3 avDens::0.344422 usedTrk::28945.605597 availTrk::84041.145046 sigTrk::28945.605597
[12/01 21:12:30    575s] eee: l::4 avDens::0.384996 usedTrk::32364.695010 availTrk::84065.120962 sigTrk::32364.695010
[12/01 21:12:30    575s] eee: l::5 avDens::0.225692 usedTrk::18074.049905 availTrk::80082.962388 sigTrk::18074.049905
[12/01 21:12:30    575s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:12:30    575s] {RT wc 0 5 5 0}
[12/01 21:12:30    575s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.435596 ; uaWl: 1.000000 ; uaWlH: 0.492479 ; aWlH: 0.000000 ; Pmax: 0.899300 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 79 ; 
[12/01 21:12:30    575s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3271.195M)
[12/01 21:12:30    575s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/01 21:12:30    575s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/01 21:12:30    575s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[12/01 21:12:30    575s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[12/01 21:12:30    575s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:12:30    575s] End AAE Lib Interpolated Model. (MEM=3271.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:30    575s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
[12/01 21:12:31    575s]   Clock DAG stats after routing clock trees:
[12/01 21:12:31    575s]     cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:31    575s]     misc counts      : r=1, pp=0
[12/01 21:12:31    575s]     cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:31    575s]     cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:31    575s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:31    575s]     wire capacitance : top=0.000pF, trunk=4.032pF, leaf=4.927pF, total=8.959pF
[12/01 21:12:31    575s]     wire lengths     : top=0.000um, trunk=23065.270um, leaf=25609.065um, total=48674.335um
[12/01 21:12:31    575s]     hp wire lengths  : top=0.000um, trunk=22094.560um, leaf=19696.880um, total=41791.440um
[12/01 21:12:31    575s]   Clock DAG net violations after routing clock trees:
[12/01 21:12:31    575s]     Remaining Transition : {count=32, worst=[0.134ns, 0.098ns, 0.097ns, 0.089ns, 0.050ns, 0.049ns, 0.043ns, 0.041ns, 0.040ns, 0.033ns, ...]} avg=0.032ns sd=0.031ns sum=1.039ns
[12/01 21:12:31    575s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:31    575s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/01 21:12:31    575s]     Trunk : target=0.885ns count=241 avg=0.408ns sd=0.231ns min=0.000ns max=0.902ns {160 <= 0.531ns, 54 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    575s]     Leaf  : target=0.885ns count=346 avg=0.743ns sd=0.119ns min=0.283ns max=1.020ns {22 <= 0.531ns, 93 <= 0.708ns, 103 <= 0.796ns, 62 <= 0.841ns, 36 <= 0.885ns} {24 <= 0.929ns, 2 <= 0.973ns, 4 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    575s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/01 21:12:31    575s]      Bufs: BUFX1: 585 
[12/01 21:12:31    575s]    Logics: pad_in: 1 
[12/01 21:12:31    576s]   Primary reporting skew groups after routing clock trees:
[12/01 21:12:31    576s]     skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
[12/01 21:12:31    576s]         min path sink: MAU_dut/B2/ram_reg[356]/CLK
[12/01 21:12:31    576s]         max path sink: MAU_dut/B3/ram_reg[95]/CLK
[12/01 21:12:31    576s]   Skew group summary after routing clock trees:
[12/01 21:12:31    576s]     skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
[12/01 21:12:31    576s]   CCOpt::Phase::Routing done. (took cpu=0:00:35.5 real=0:00:08.0)
[12/01 21:12:31    576s]   CCOpt::Phase::PostConditioning...
[12/01 21:12:31    576s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[12/01 21:12:31    576s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 21:12:31    576s] OPERPROF: Starting DPlace-Init at level 1, MEM:6022.2M
[12/01 21:12:31    576s] z: 2, totalTracks: 1
[12/01 21:12:31    576s] z: 4, totalTracks: 1
[12/01 21:12:31    576s] z: 6, totalTracks: 1
[12/01 21:12:31    576s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:31    576s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:6022.2M
[12/01 21:12:31    576s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:6022.2M
[12/01 21:12:31    576s] Core basic site is core7T
[12/01 21:12:31    576s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:6022.2M
[12/01 21:12:31    576s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.110, REAL:0.010, MEM:6278.2M
[12/01 21:12:31    576s] Fast DP-INIT is on for default
[12/01 21:12:31    576s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:12:31    576s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.134, REAL:0.023, MEM:6278.2M
[12/01 21:12:31    576s] OPERPROF:     Starting CMU at level 3, MEM:6278.2M
[12/01 21:12:31    576s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.006, MEM:6278.2M
[12/01 21:12:31    576s] 
[12/01 21:12:31    576s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:31    576s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.158, REAL:0.046, MEM:6278.2M
[12/01 21:12:31    576s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:6278.2M
[12/01 21:12:31    576s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:6278.2M
[12/01 21:12:31    576s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=6278.2MB).
[12/01 21:12:31    576s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.211, REAL:0.099, MEM:6278.2M
[12/01 21:12:31    576s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
[12/01 21:12:31    576s]   Removing CTS place status from clock tree and sinks.
[12/01 21:12:31    576s]   Removed CTS place status from 585 clock cells (out of 588 ) and 0 clock sinks (out of 0 ).
[12/01 21:12:31    576s]   Switching to inst based legalization.
[12/01 21:12:31    576s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:31    576s]   PostConditioning...
[12/01 21:12:31    576s]     PostConditioning active optimizations:
[12/01 21:12:31    576s]      - DRV fixing with initial upsizing, sizing and buffering
[12/01 21:12:31    576s]      - Skew fixing with sizing
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/01 21:12:31    576s]     Currently running CTS, using active skew data
[12/01 21:12:31    576s]     Reset bufferability constraints...
[12/01 21:12:31    576s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/01 21:12:31    576s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:31    576s]     PostConditioning Upsizing To Fix DRVs...
[12/01 21:12:31    576s]       Fixing clock tree DRVs with upsizing: ..End AAE Lib Interpolated Model. (MEM=4026.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:31    576s] .20% ...40% ...60% ...80% ...100% 
[12/01 21:12:31    576s]       CCOpt-PostConditioning: considered: 587, tested: 587, violation detected: 33, violation ignored (due to small violation): 0, cannot run: 1, attempted: 32, unsuccessful: 0, sized: 0
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/01 21:12:31    576s]       ============================================
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Cell changes by Net Type:
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       top                0                    0           0            0                    0                  0
[12/01 21:12:31    576s]       trunk              2 [6.2%]             0           0            0                    0 (0.0%)           2 (100.0%)
[12/01 21:12:31    576s]       leaf              30 [93.8%]            0           0            0                    0 (0.0%)          30 (100.0%)
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       Total             32 [100.0%]           0           0            0                    0 (0.0%)          32 (100.0%)
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 32, Area change: 0.000um^2 (0.000%)
[12/01 21:12:31    576s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/01 21:12:31    576s]         cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:31    576s]         misc counts      : r=1, pp=0
[12/01 21:12:31    576s]         cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:31    576s]         cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:31    576s]         sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:31    576s]         wire capacitance : top=0.000pF, trunk=4.032pF, leaf=4.927pF, total=8.959pF
[12/01 21:12:31    576s]         wire lengths     : top=0.000um, trunk=23065.270um, leaf=25609.065um, total=48674.335um
[12/01 21:12:31    576s]         hp wire lengths  : top=0.000um, trunk=22094.560um, leaf=19696.880um, total=41791.440um
[12/01 21:12:31    576s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/01 21:12:31    576s]         Remaining Transition : {count=32, worst=[0.134ns, 0.098ns, 0.097ns, 0.089ns, 0.050ns, 0.049ns, 0.043ns, 0.041ns, 0.040ns, 0.033ns, ...]} avg=0.032ns sd=0.031ns sum=1.039ns
[12/01 21:12:31    576s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:31    576s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/01 21:12:31    576s]         Trunk : target=0.885ns count=241 avg=0.408ns sd=0.231ns min=0.000ns max=0.902ns {160 <= 0.531ns, 54 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    576s]         Leaf  : target=0.885ns count=346 avg=0.743ns sd=0.119ns min=0.283ns max=1.020ns {22 <= 0.531ns, 93 <= 0.708ns, 103 <= 0.796ns, 62 <= 0.841ns, 36 <= 0.885ns} {24 <= 0.929ns, 2 <= 0.973ns, 4 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    576s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/01 21:12:31    576s]          Bufs: BUFX1: 585 
[12/01 21:12:31    576s]        Logics: pad_in: 1 
[12/01 21:12:31    576s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/01 21:12:31    576s]         skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
[12/01 21:12:31    576s]             min path sink: MAU_dut/B2/ram_reg[356]/CLK
[12/01 21:12:31    576s]             max path sink: MAU_dut/B3/ram_reg[95]/CLK
[12/01 21:12:31    576s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/01 21:12:31    576s]         skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
[12/01 21:12:31    576s]       Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:31    576s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:31    576s]     Recomputing CTS skew targets...
[12/01 21:12:31    576s]     Resolving skew group constraints...
[12/01 21:12:31    576s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/01 21:12:31    576s]     Resolving skew group constraints done.
[12/01 21:12:31    576s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:31    576s]     PostConditioning Fixing DRVs...
[12/01 21:12:31    576s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:31    576s]       CCOpt-PostConditioning: considered: 587, tested: 587, violation detected: 33, violation ignored (due to small violation): 0, cannot run: 1, attempted: 32, unsuccessful: 0, sized: 0
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       PRO Statistics: Fix DRVs (cell sizing):
[12/01 21:12:31    576s]       =======================================
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Cell changes by Net Type:
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       top                0                    0           0            0                    0                  0
[12/01 21:12:31    576s]       trunk              2 [6.2%]             0           0            0                    0 (0.0%)           2 (100.0%)
[12/01 21:12:31    576s]       leaf              30 [93.8%]            0           0            0                    0 (0.0%)          30 (100.0%)
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       Total             32 [100.0%]           0           0            0                    0 (0.0%)          32 (100.0%)
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 32, Area change: 0.000um^2 (0.000%)
[12/01 21:12:31    576s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/01 21:12:31    576s]         cell counts      : b=585, i=0, icg=0, nicg=0, l=1, total=586
[12/01 21:12:31    576s]         misc counts      : r=1, pp=0
[12/01 21:12:31    576s]         cell areas       : b=6420.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27408.960um^2
[12/01 21:12:31    576s]         cell capacitance : b=0.674pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.694pF
[12/01 21:12:31    576s]         sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:31    576s]         wire capacitance : top=0.000pF, trunk=4.032pF, leaf=4.927pF, total=8.959pF
[12/01 21:12:31    576s]         wire lengths     : top=0.000um, trunk=23065.270um, leaf=25609.065um, total=48674.335um
[12/01 21:12:31    576s]         hp wire lengths  : top=0.000um, trunk=22094.560um, leaf=19696.880um, total=41791.440um
[12/01 21:12:31    576s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/01 21:12:31    576s]         Remaining Transition : {count=32, worst=[0.134ns, 0.098ns, 0.097ns, 0.089ns, 0.050ns, 0.049ns, 0.043ns, 0.041ns, 0.040ns, 0.033ns, ...]} avg=0.032ns sd=0.031ns sum=1.039ns
[12/01 21:12:31    576s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:31    576s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/01 21:12:31    576s]         Trunk : target=0.885ns count=241 avg=0.408ns sd=0.231ns min=0.000ns max=0.902ns {160 <= 0.531ns, 54 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {2 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    576s]         Leaf  : target=0.885ns count=346 avg=0.743ns sd=0.119ns min=0.283ns max=1.020ns {22 <= 0.531ns, 93 <= 0.708ns, 103 <= 0.796ns, 62 <= 0.841ns, 36 <= 0.885ns} {24 <= 0.929ns, 2 <= 0.973ns, 4 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    576s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/01 21:12:31    576s]          Bufs: BUFX1: 585 
[12/01 21:12:31    576s]        Logics: pad_in: 1 
[12/01 21:12:31    576s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/01 21:12:31    576s]         skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
[12/01 21:12:31    576s]             min path sink: MAU_dut/B2/ram_reg[356]/CLK
[12/01 21:12:31    576s]             max path sink: MAU_dut/B3/ram_reg[95]/CLK
[12/01 21:12:31    576s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/01 21:12:31    576s]         skew_group clk/constraint: insertion delay [min=3.109, max=3.412, avg=3.245, sd=0.060], skew [0.303 vs 0.221*], 95.2% {3.138, 3.359} (wid=0.120 ws=0.036) (gid=3.307 gs=0.316)
[12/01 21:12:31    576s]       Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:31    576s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:31    576s]     Buffering to fix DRVs...
[12/01 21:12:31    576s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/01 21:12:31    576s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:12:31    576s]     Inserted 37 buffers and inverters.
[12/01 21:12:31    576s]     success count. Default: 0, QS: 1, QD: 16, FS: 3, MQS: 1
[12/01 21:12:31    576s]     CCOpt-PostConditioning: nets considered: 587, nets tested: 587, nets violation detected: 33, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 33, nets unsuccessful: 12, buffered: 21
[12/01 21:12:31    576s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/01 21:12:31    576s]       cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
[12/01 21:12:31    576s]       misc counts      : r=1, pp=0
[12/01 21:12:31    576s]       cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
[12/01 21:12:31    576s]       cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
[12/01 21:12:31    576s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:31    576s]       wire capacitance : top=0.000pF, trunk=4.099pF, leaf=4.934pF, total=9.033pF
[12/01 21:12:31    576s]       wire lengths     : top=0.000um, trunk=23233.955um, leaf=25440.380um, total=48674.335um
[12/01 21:12:31    576s]       hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19770.800um, total=42142.000um
[12/01 21:12:31    576s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/01 21:12:31    576s]       Remaining Transition : {count=12, worst=[0.098ns, 0.097ns, 0.050ns, 0.040ns, 0.033ns, 0.030ns, 0.019ns, 0.017ns, 0.015ns, 0.013ns, ...]} avg=0.035ns sd=0.032ns sum=0.421ns
[12/01 21:12:31    576s]       Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:31    576s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/01 21:12:31    576s]       Trunk : target=0.885ns count=260 avg=0.389ns sd=0.231ns min=0.000ns max=0.902ns {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    576s]       Leaf  : target=0.885ns count=364 avg=0.708ns sd=0.158ns min=0.122ns max=0.983ns {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns} {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    576s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/01 21:12:31    576s]        Bufs: BUFX1: 622 
[12/01 21:12:31    576s]      Logics: pad_in: 1 
[12/01 21:12:31    576s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/01 21:12:31    576s]       skew_group clk/constraint: insertion delay [min=2.736, max=3.446, avg=3.246, sd=0.081], skew [0.711 vs 0.221*], 87.8% {3.138, 3.359} (wid=0.120 ws=0.037) (gid=3.336 gs=0.714)
[12/01 21:12:31    576s]           min path sink: MAU_dut/B2/ram_reg[265]/CLK
[12/01 21:12:31    576s]           max path sink: MAU_dut/B3/ram_reg[234]/CLK
[12/01 21:12:31    576s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/01 21:12:31    576s]       skew_group clk/constraint: insertion delay [min=2.736, max=3.446, avg=3.246, sd=0.081], skew [0.711 vs 0.221*], 87.8% {3.138, 3.359} (wid=0.120 ws=0.037) (gid=3.336 gs=0.714)
[12/01 21:12:31    576s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     Slew Diagnostics: After DRV fixing
[12/01 21:12:31    576s]     ==================================
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     Global Causes:
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     -----
[12/01 21:12:31    576s]     Cause
[12/01 21:12:31    576s]     -----
[12/01 21:12:31    576s]       (empty table)
[12/01 21:12:31    576s]     -----
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     Top 5 overslews:
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     ---------------------------------------------------------------------------------------
[12/01 21:12:31    576s]     Overslew    Causes                                     Driving Pin
[12/01 21:12:31    576s]     ---------------------------------------------------------------------------------------
[12/01 21:12:31    576s]     0.098ns     1. Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01378/Z
[12/01 21:12:31    576s]        -        2. Route buffering full search disabled                   -
[12/01 21:12:31    576s]     0.097ns     1. Inst already optimally sized (BUFX1)    MAU_dut/CTS_csf_buf_03189/Z
[12/01 21:12:31    576s]        -        2. Route buffering full search disabled                   -
[12/01 21:12:31    576s]     0.050ns     1. Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01794/Z
[12/01 21:12:31    576s]        -        2. Skew would be damaged                                  -
[12/01 21:12:31    576s]     0.040ns     1. Inst already optimally sized (BUFX1)    MAU_dut/B1/CTS_ccl_a_buf_01576/Z
[12/01 21:12:31    576s]        -        2. Skew would be damaged                                  -
[12/01 21:12:31    576s]     0.033ns     1. Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01402/Z
[12/01 21:12:31    576s]        -        2. Skew would be damaged                                  -
[12/01 21:12:31    576s]     ---------------------------------------------------------------------------------------
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     Slew diagnostics counts from the 12 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     --------------------------------------------------
[12/01 21:12:31    576s]     Cause                                   Occurences
[12/01 21:12:31    576s]     --------------------------------------------------
[12/01 21:12:31    576s]     Inst already optimally sized                11
[12/01 21:12:31    576s]     Skew would be damaged                        7
[12/01 21:12:31    576s]     Route buffering full search disabled         4
[12/01 21:12:31    576s]     --------------------------------------------------
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     Violation diagnostics counts from the 13 nodes that have violations:
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     --------------------------------------------------
[12/01 21:12:31    576s]     Cause                                   Occurences
[12/01 21:12:31    576s]     --------------------------------------------------
[12/01 21:12:31    576s]     Inst already optimally sized                11
[12/01 21:12:31    576s]     Skew would be damaged                        7
[12/01 21:12:31    576s]     Route buffering full search disabled         4
[12/01 21:12:31    576s]     Sizing not permitted                         1
[12/01 21:12:31    576s]     Cannot buffer as net is dont touch           1
[12/01 21:12:31    576s]     --------------------------------------------------
[12/01 21:12:31    576s]     
[12/01 21:12:31    576s]     PostConditioning Fixing Skew by cell sizing...
[12/01 21:12:31    576s] **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
[12/01 21:12:31    576s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[12/01 21:12:31    576s]       Path optimization required 0 stage delay updates 
[12/01 21:12:31    576s]       Resized 0 clock insts to decrease delay.
[12/01 21:12:31    576s]       Fixing short paths with downsize only
[12/01 21:12:31    576s]       Path optimization required 0 stage delay updates 
[12/01 21:12:31    576s]       Resized 0 clock insts to increase delay.
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       PRO Statistics: Fix Skew (cell sizing):
[12/01 21:12:31    576s]       =======================================
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Cell changes by Net Type:
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       top                0                    0           0            0                    0                  0
[12/01 21:12:31    576s]       trunk             17 [89.5%]            0           0            0                    0 (0.0%)          17 (100.0%)
[12/01 21:12:31    576s]       leaf               2 [10.5%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       Total             19 [100.0%]           0           0            0                    0 (0.0%)          19 (100.0%)
[12/01 21:12:31    576s]       -------------------------------------------------------------------------------------------------------------------
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 19, Area change: 0.000um^2 (0.000%)
[12/01 21:12:31    576s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/01 21:12:31    576s]       
[12/01 21:12:31    576s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/01 21:12:31    576s]         cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
[12/01 21:12:31    576s]         misc counts      : r=1, pp=0
[12/01 21:12:31    576s]         cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
[12/01 21:12:31    576s]         cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
[12/01 21:12:31    576s]         sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:31    576s]         wire capacitance : top=0.000pF, trunk=4.099pF, leaf=4.934pF, total=9.033pF
[12/01 21:12:31    576s]         wire lengths     : top=0.000um, trunk=23233.955um, leaf=25440.380um, total=48674.335um
[12/01 21:12:31    576s]         hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19770.800um, total=42142.000um
[12/01 21:12:31    576s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/01 21:12:31    576s]         Remaining Transition : {count=12, worst=[0.098ns, 0.097ns, 0.050ns, 0.040ns, 0.033ns, 0.030ns, 0.019ns, 0.017ns, 0.015ns, 0.013ns, ...]} avg=0.035ns sd=0.032ns sum=0.421ns
[12/01 21:12:31    576s]         Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:31    576s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/01 21:12:31    576s]         Trunk : target=0.885ns count=260 avg=0.389ns sd=0.231ns min=0.000ns max=0.902ns {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    576s]         Leaf  : target=0.885ns count=364 avg=0.708ns sd=0.158ns min=0.122ns max=0.983ns {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns} {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:31    576s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/01 21:12:31    576s]          Bufs: BUFX1: 622 
[12/01 21:12:31    576s]        Logics: pad_in: 1 
[12/01 21:12:31    576s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/01 21:12:31    576s]         skew_group clk/constraint: insertion delay [min=2.736, max=3.446, avg=3.246, sd=0.081], skew [0.711 vs 0.221*], 87.8% {3.138, 3.359} (wid=0.120 ws=0.037) (gid=3.336 gs=0.714)
[12/01 21:12:31    576s]             min path sink: MAU_dut/B2/ram_reg[265]/CLK
[12/01 21:12:31    576s]             max path sink: MAU_dut/B3/ram_reg[234]/CLK
[12/01 21:12:31    576s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/01 21:12:31    576s]         skew_group clk/constraint: insertion delay [min=2.736, max=3.446, avg=3.246, sd=0.081], skew [0.711 vs 0.221*], 87.8% {3.138, 3.359} (wid=0.120 ws=0.037) (gid=3.336 gs=0.714)
[12/01 21:12:31    576s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:12:31    576s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:31    576s]     Reconnecting optimized routes...
[12/01 21:12:31    576s]     Reset timing graph...
[12/01 21:12:31    576s] Ignoring AAE DB Resetting ...
[12/01 21:12:31    576s]     Reset timing graph done.
[12/01 21:12:31    576s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/01 21:12:31    576s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:31    576s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:12:31    576s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/01 21:12:31    576s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4026.5M
[12/01 21:12:31    576s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.206, REAL:0.035, MEM:3277.5M
[12/01 21:12:31    576s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:12:31    576s]     Leaving CCOpt scope - ClockRefiner...
[12/01 21:12:31    576s]     Assigned high priority to 37 instances.
[12/01 21:12:31    576s]     Performing Single Pass Refine Place.
[12/01 21:12:31    576s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/01 21:12:31    576s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3277.5M
[12/01 21:12:31    576s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3277.5M
[12/01 21:12:31    576s] z: 2, totalTracks: 1
[12/01 21:12:31    576s] z: 4, totalTracks: 1
[12/01 21:12:31    576s] z: 6, totalTracks: 1
[12/01 21:12:31    576s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:12:31    577s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3277.5M
[12/01 21:12:31    577s] Info: 623 insts are soft-fixed.
[12/01 21:12:31    577s] OPERPROF:       Starting CMU at level 4, MEM:3501.5M
[12/01 21:12:31    577s] OPERPROF:       Finished CMU at level 4, CPU:0.009, REAL:0.006, MEM:3533.5M
[12/01 21:12:31    577s] 
[12/01 21:12:31    577s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:12:31    577s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.032, MEM:3277.5M
[12/01 21:12:31    577s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3277.5M
[12/01 21:12:31    577s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3501.5M
[12/01 21:12:31    577s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3501.5MB).
[12/01 21:12:31    577s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.096, REAL:0.087, MEM:3501.5M
[12/01 21:12:31    577s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.096, REAL:0.087, MEM:3501.5M
[12/01 21:12:31    577s] TDRefine: refinePlace mode is spiral
[12/01 21:12:31    577s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.5
[12/01 21:12:31    577s] OPERPROF: Starting RefinePlace at level 1, MEM:3501.5M
[12/01 21:12:31    577s] *** Starting refinePlace (0:09:37 mem=3501.5M) ***
[12/01 21:12:31    577s] Total net bbox length = 2.947e+06 (1.348e+06 1.599e+06) (ext = 1.315e+04)
[12/01 21:12:31    577s] Info: 623 insts are soft-fixed.
[12/01 21:12:31    577s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:12:31    577s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:12:31    577s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3501.5M
[12/01 21:12:31    577s] Starting refinePlace ...
[12/01 21:12:31    577s] One DDP V2 for no tweak run.
[12/01 21:12:32    577s] ** Cut row section cpu time 0:00:00.0.
[12/01 21:12:32    577s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 21:12:32    581s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.0, real=0:00:01.0, mem=3579.9MB) @(0:09:37 - 0:09:41).
[12/01 21:12:32    581s] Move report: preRPlace moves 87 insts, mean move: 1.69 um, max move: 5.04 um 
[12/01 21:12:32    581s] 	Max move on inst (MAU_dut/B1/U8924): (369.60, 598.64) --> (370.72, 602.56)
[12/01 21:12:32    581s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 21:12:32    581s] 	Violation at original loc: Placement Blockage Violation
[12/01 21:12:32    581s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:12:32    581s] 
[12/01 21:12:32    581s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:12:33    582s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 21:12:33    582s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=3579.9MB) @(0:09:41 - 0:09:42).
[12/01 21:12:33    582s] Move report: Detail placement moves 87 insts, mean move: 1.69 um, max move: 5.04 um 
[12/01 21:12:33    582s] 	Max move on inst (MAU_dut/B1/U8924): (369.60, 598.64) --> (370.72, 602.56)
[12/01 21:12:33    582s] 	Runtime: CPU: 0:00:05.3 REAL: 0:00:02.0 MEM: 3579.9MB
[12/01 21:12:33    582s] Statistics of distance of Instance movement in refine placement:
[12/01 21:12:33    582s]   maximum (X+Y) =         5.04 um
[12/01 21:12:33    582s]   inst (MAU_dut/B1/U8924) with max move: (369.6, 598.64) -> (370.72, 602.56)
[12/01 21:12:33    582s]   mean    (X+Y) =         1.69 um
[12/01 21:12:33    582s] Summary Report:
[12/01 21:12:33    582s] Instances move: 87 (out of 95197 movable)
[12/01 21:12:33    582s] Instances flipped: 0
[12/01 21:12:33    582s] Mean displacement: 1.69 um
[12/01 21:12:33    582s] Max displacement: 5.04 um (Instance: MAU_dut/B1/U8924) (369.6, 598.64) -> (370.72, 602.56)
[12/01 21:12:33    582s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 21:12:33    582s] 	Violation at original loc: Placement Blockage Violation
[12/01 21:12:33    582s] Total instances moved : 87
[12/01 21:12:33    582s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.282, REAL:1.317, MEM:3579.9M
[12/01 21:12:33    582s] Total net bbox length = 2.947e+06 (1.348e+06 1.599e+06) (ext = 1.315e+04)
[12/01 21:12:33    582s] Runtime: CPU: 0:00:05.4 REAL: 0:00:02.0 MEM: 3579.9MB
[12/01 21:12:33    582s] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:02.0, mem=3579.9MB) @(0:09:37 - 0:09:42).
[12/01 21:12:33    582s] *** Finished refinePlace (0:09:42 mem=3579.9M) ***
[12/01 21:12:33    582s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.5
[12/01 21:12:33    582s] OPERPROF: Finished RefinePlace at level 1, CPU:5.412, REAL:1.447, MEM:3579.9M
[12/01 21:12:33    582s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3579.9M
[12/01 21:12:33    582s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.213, REAL:0.047, MEM:3286.9M
[12/01 21:12:33    582s]     ClockRefiner summary
[12/01 21:12:33    582s]     All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 2706).
[12/01 21:12:33    582s]     The largest move was 1.68 um for MAU_dut/B1/ram_reg[274].
[12/01 21:12:33    582s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 623).
[12/01 21:12:33    582s]     Clock sinks: Moved 1, flipped 0 and cell swapped 0 (out of a total of 2083).
[12/01 21:12:33    582s]     The largest move was 1.68 um for MAU_dut/B1/ram_reg[274].
[12/01 21:12:33    582s]     Revert refine place priority changes on 0 instances.
[12/01 21:12:33    582s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.7 real=0:00:01.6)
[12/01 21:12:33    582s]     Set dirty flag on 124 instances, 75 nets
[12/01 21:12:33    582s]   PostConditioning done.
[12/01 21:12:33    582s] Net route status summary:
[12/01 21:12:33    582s]   Clock:       624 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=623, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:33    582s]   Non-clock: 97803 (unrouted=2165, trialRouted=95638, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2139, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:12:33    582s]   Update timing and DAG stats after post-conditioning...
[12/01 21:12:33    582s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:12:33    582s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:12:33    582s] End AAE Lib Interpolated Model. (MEM=3286.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:33    583s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
[12/01 21:12:33    583s]   Clock DAG stats after post-conditioning:
[12/01 21:12:33    583s]     cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
[12/01 21:12:33    583s]     misc counts      : r=1, pp=0
[12/01 21:12:33    583s]     cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
[12/01 21:12:33    583s]     cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
[12/01 21:12:33    583s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:33    583s]     wire capacitance : top=0.000pF, trunk=4.101pF, leaf=4.936pF, total=9.037pF
[12/01 21:12:33    583s]     wire lengths     : top=0.000um, trunk=23422.360um, leaf=25639.310um, total=49061.670um
[12/01 21:12:33    583s]     hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19769.120um, total=42140.320um
[12/01 21:12:33    583s]   Clock DAG net violations after post-conditioning:
[12/01 21:12:33    583s]     Remaining Transition : {count=12, worst=[0.098ns, 0.097ns, 0.050ns, 0.040ns, 0.033ns, 0.030ns, 0.019ns, 0.017ns, 0.015ns, 0.014ns, ...]} avg=0.035ns sd=0.032ns sum=0.422ns
[12/01 21:12:33    583s]     Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:33    583s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/01 21:12:33    583s]     Trunk : target=0.885ns count=260 avg=0.389ns sd=0.230ns min=0.000ns max=0.902ns {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:33    583s]     Leaf  : target=0.885ns count=364 avg=0.708ns sd=0.158ns min=0.123ns max=0.983ns {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns} {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:33    583s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/01 21:12:33    583s]      Bufs: BUFX1: 622 
[12/01 21:12:33    583s]    Logics: pad_in: 1 
[12/01 21:12:33    583s]   Primary reporting skew groups after post-conditioning:
[12/01 21:12:33    583s]     skew_group clk/constraint: insertion delay [min=2.741, max=3.449, avg=3.247, sd=0.081], skew [0.707 vs 0.221*], 87.7% {3.140, 3.361} (wid=0.120 ws=0.037) (gid=3.338 gs=0.711)
[12/01 21:12:33    583s]         min path sink: MAU_dut/B2/ram_reg[265]/CLK
[12/01 21:12:33    583s]         max path sink: MAU_dut/B1/ram_reg[331]/CLK
[12/01 21:12:33    583s]   Skew group summary after post-conditioning:
[12/01 21:12:33    583s]     skew_group clk/constraint: insertion delay [min=2.741, max=3.449, avg=3.247, sd=0.081], skew [0.707 vs 0.221*], 87.7% {3.140, 3.361} (wid=0.120 ws=0.037) (gid=3.338 gs=0.711)
[12/01 21:12:33    583s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:07.0 real=0:00:02.4)
[12/01 21:12:33    583s]   Setting CTS place status to fixed for clock tree and sinks.
[12/01 21:12:33    583s]   numClockCells = 625, numClockCellsFixed = 625, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/01 21:12:33    583s]   Post-balance tidy up or trial balance steps...
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Clock DAG stats at end of CTS:
[12/01 21:12:33    583s]   ==============================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   ---------------------------------------------------------------
[12/01 21:12:33    583s]   Cell type                     Count    Area         Capacitance
[12/01 21:12:33    583s]   ---------------------------------------------------------------
[12/01 21:12:33    583s]   Buffers                        622      6827.072       0.717
[12/01 21:12:33    583s]   Inverters                        0         0.000       0.000
[12/01 21:12:33    583s]   Integrated Clock Gates           0         0.000       0.000
[12/01 21:12:33    583s]   Non-Integrated Clock Gates       0         0.000       0.000
[12/01 21:12:33    583s]   Clock Logic                      1     20988.000       1.019
[12/01 21:12:33    583s]   All                            623     27815.072       1.737
[12/01 21:12:33    583s]   ---------------------------------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Clock DAG wire lengths at end of CTS:
[12/01 21:12:33    583s]   =====================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   --------------------
[12/01 21:12:33    583s]   Type     Wire Length
[12/01 21:12:33    583s]   --------------------
[12/01 21:12:33    583s]   Top           0.000
[12/01 21:12:33    583s]   Trunk     23422.360
[12/01 21:12:33    583s]   Leaf      25639.310
[12/01 21:12:33    583s]   Total     49061.670
[12/01 21:12:33    583s]   --------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Clock DAG hp wire lengths at end of CTS:
[12/01 21:12:33    583s]   ========================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   -----------------------
[12/01 21:12:33    583s]   Type     hp Wire Length
[12/01 21:12:33    583s]   -----------------------
[12/01 21:12:33    583s]   Top            0.000
[12/01 21:12:33    583s]   Trunk      22371.200
[12/01 21:12:33    583s]   Leaf       19769.120
[12/01 21:12:33    583s]   Total      42140.320
[12/01 21:12:33    583s]   -----------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Clock DAG capacitances at end of CTS:
[12/01 21:12:33    583s]   =====================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   ---------------------------------
[12/01 21:12:33    583s]   Type     Gate     Wire     Total
[12/01 21:12:33    583s]   ---------------------------------
[12/01 21:12:33    583s]   Top      0.000    0.000     0.000
[12/01 21:12:33    583s]   Trunk    1.733    4.101     5.834
[12/01 21:12:33    583s]   Leaf     6.753    4.936    11.690
[12/01 21:12:33    583s]   Total    8.486    9.037    17.524
[12/01 21:12:33    583s]   ---------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Clock DAG sink capacitances at end of CTS:
[12/01 21:12:33    583s]   ==========================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   --------------------------------------------------------
[12/01 21:12:33    583s]   Count    Total    Average    Std. Dev.    Min      Max
[12/01 21:12:33    583s]   --------------------------------------------------------
[12/01 21:12:33    583s]   2083     6.750     0.003       0.000      0.003    0.003
[12/01 21:12:33    583s]   --------------------------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Clock DAG net violations at end of CTS:
[12/01 21:12:33    583s]   =======================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   Remaining Transition    ns        12       0.035       0.032      0.422    [0.098, 0.097, 0.050, 0.040, 0.033, 0.030, 0.019, 0.017, 0.015, 0.014, ...]
[12/01 21:12:33    583s]   Capacitance             pF         1       1.020       0.000      1.020    [1.020]
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/01 21:12:33    583s]   ====================================================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   Trunk       0.885      260      0.389       0.230      0.000    0.902    {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns}      {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:33    583s]   Leaf        0.885      364      0.708       0.158      0.123    0.983    {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns}    {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Clock DAG library cell distribution at end of CTS:
[12/01 21:12:33    583s]   ==================================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   ---------------------------------------
[12/01 21:12:33    583s]   Name      Type      Inst     Inst Area 
[12/01 21:12:33    583s]                       Count    (um^2)
[12/01 21:12:33    583s]   ---------------------------------------
[12/01 21:12:33    583s]   BUFX1     buffer     622      6827.072
[12/01 21:12:33    583s]   pad_in    logic        1     20988.000
[12/01 21:12:33    583s]   ---------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Primary reporting skew groups summary at end of CTS:
[12/01 21:12:33    583s]   ====================================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/01 21:12:33    583s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   wc:setup.late    clk/constraint    2.741     3.449     0.707    0.221*           0.037           0.001           3.247        0.081     87.7% {3.140, 3.361}
[12/01 21:12:33    583s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Skew group summary at end of CTS:
[12/01 21:12:33    583s]   =================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/01 21:12:33    583s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   wc:setup.late    clk/constraint    2.741     3.449     0.707    0.221*           0.037           0.001           3.247        0.081     87.7% {3.140, 3.361}
[12/01 21:12:33    583s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Min/max skew group path pins for unmet skew targets:
[12/01 21:12:33    583s]   ====================================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   ----------------------------------------------------------------------------------
[12/01 21:12:33    583s]   Half-corner      Skew Group        Min/Max    Delay    Pin
[12/01 21:12:33    583s]   ----------------------------------------------------------------------------------
[12/01 21:12:33    583s]   wc:setup.late    clk/constraint    Min        2.741    MAU_dut/B2/ram_reg[265]/CLK
[12/01 21:12:33    583s]   wc:setup.late    clk/constraint    Max        3.449    MAU_dut/B1/ram_reg[331]/CLK
[12/01 21:12:33    583s]   ----------------------------------------------------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Found a total of 101 clock tree pins with a slew violation.
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Slew violation summary across all clock trees - Top 10 violating pins:
[12/01 21:12:33    583s]   ======================================================================
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Target and measured clock slews (in ns):
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   Half corner    Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/01 21:12:33    583s]                  amount     target  achieved  touch  net?   source         
[12/01 21:12:33    583s]                                               net?                         
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B2/ram_reg[204]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B2/ram_reg[205]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B2/ram_reg[77]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B2/ram_reg[78]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[204]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[76]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[205]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[77]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/B3/ram_reg[78]/CLK
[12/01 21:12:33    583s]   wc:setup.late    0.098    0.885    0.983    N      N      auto computed  MAU_dut/CTS_ccl_a_buf_01378/Z
[12/01 21:12:33    583s]   ------------------------------------------------------------------------------------------------------
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Target sources:
[12/01 21:12:33    583s]   auto extracted - target was extracted from SDC.
[12/01 21:12:33    583s]   auto computed - target was computed when balancing trees.
[12/01 21:12:33    583s]   explicit - target is explicitly set via target_max_trans property.
[12/01 21:12:33    583s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/01 21:12:33    583s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/01 21:12:33    583s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/01 21:12:33    583s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/01 21:12:33    583s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   
[12/01 21:12:33    583s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:12:33    583s] Synthesizing clock trees done.
[12/01 21:12:33    583s] Tidy Up And Update Timing...
[12/01 21:12:33    583s] External - Set all clocks to propagated mode...
[12/01 21:12:33    583s] Innovus updating I/O latencies
[12/01 21:12:34    586s] #################################################################################
[12/01 21:12:34    586s] # Design Stage: PreRoute
[12/01 21:12:34    586s] # Design Name: MAU_mapped_pads
[12/01 21:12:34    586s] # Design Mode: 180nm
[12/01 21:12:34    586s] # Analysis Mode: MMMC Non-OCV 
[12/01 21:12:34    586s] # Parasitics Mode: No SPEF/RCDB 
[12/01 21:12:34    586s] # Signoff Settings: SI Off 
[12/01 21:12:34    586s] #################################################################################
[12/01 21:12:34    589s] Topological Sorting (REAL = 0:00:00.0, MEM = 6160.8M, InitMEM = 6139.1M)
[12/01 21:12:34    589s] Start delay calculation (fullDC) (16 T). (MEM=6160.81)
[12/01 21:12:34    589s] End AAE Lib Interpolated Model. (MEM=6173.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:35    594s] Total number of fetched objects 96290
[12/01 21:12:35    594s] Total number of fetched objects 96290
[12/01 21:12:35    594s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:12:35    595s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:12:35    595s] End delay calculation. (MEM=6862.92 CPU=0:00:01.3 REAL=0:00:00.0)
[12/01 21:12:35    595s] End delay calculation (fullDC). (MEM=6862.92 CPU=0:00:06.0 REAL=0:00:01.0)
[12/01 21:12:35    595s] *** CDM Built up (cpu=0:00:08.8  real=0:00:01.0  mem= 6862.9M) ***
[12/01 21:12:35    595s] Setting all clocks to propagated mode.
[12/01 21:12:35    595s] External - Set all clocks to propagated mode done. (took cpu=0:00:12.2 real=0:00:02.2)
[12/01 21:12:35    595s] Clock DAG stats after update timingGraph:
[12/01 21:12:35    595s]   cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
[12/01 21:12:35    595s]   misc counts      : r=1, pp=0
[12/01 21:12:35    595s]   cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
[12/01 21:12:35    595s]   cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
[12/01 21:12:35    595s]   sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:12:35    595s]   wire capacitance : top=0.000pF, trunk=4.101pF, leaf=4.936pF, total=9.037pF
[12/01 21:12:35    595s]   wire lengths     : top=0.000um, trunk=23422.360um, leaf=25639.310um, total=49061.670um
[12/01 21:12:35    595s]   hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19769.120um, total=42140.320um
[12/01 21:12:35    595s] Clock DAG net violations after update timingGraph:
[12/01 21:12:35    595s]   Remaining Transition : {count=12, worst=[0.098ns, 0.097ns, 0.050ns, 0.040ns, 0.033ns, 0.030ns, 0.019ns, 0.017ns, 0.015ns, 0.014ns, ...]} avg=0.035ns sd=0.032ns sum=0.422ns
[12/01 21:12:35    595s]   Capacitance          : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[12/01 21:12:35    595s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/01 21:12:35    595s]   Trunk : target=0.885ns count=260 avg=0.389ns sd=0.230ns min=0.000ns max=0.902ns {179 <= 0.531ns, 55 <= 0.708ns, 15 <= 0.796ns, 5 <= 0.841ns, 5 <= 0.885ns} {1 <= 0.929ns, 0 <= 0.973ns, 0 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:35    595s]   Leaf  : target=0.885ns count=364 avg=0.708ns sd=0.158ns min=0.123ns max=0.983ns {41 <= 0.531ns, 99 <= 0.708ns, 106 <= 0.796ns, 69 <= 0.841ns, 38 <= 0.885ns} {8 <= 0.929ns, 1 <= 0.973ns, 2 <= 1.062ns, 0 <= 1.327ns, 0 > 1.327ns}
[12/01 21:12:35    595s] Clock DAG library cell distribution after update timingGraph {count}:
[12/01 21:12:35    595s]    Bufs: BUFX1: 622 
[12/01 21:12:35    595s]  Logics: pad_in: 1 
[12/01 21:12:35    595s] Primary reporting skew groups after update timingGraph:
[12/01 21:12:35    595s]   skew_group clk/constraint: insertion delay [min=2.741, max=3.449, avg=3.247, sd=0.081], skew [0.707 vs 0.221*], 87.7% {3.140, 3.361} (wid=0.120 ws=0.037) (gid=3.338 gs=0.711)
[12/01 21:12:35    595s]       min path sink: MAU_dut/B2/ram_reg[265]/CLK
[12/01 21:12:35    595s]       max path sink: MAU_dut/B1/ram_reg[331]/CLK
[12/01 21:12:35    595s] Skew group summary after update timingGraph:
[12/01 21:12:35    595s]   skew_group clk/constraint: insertion delay [min=2.741, max=3.449, avg=3.247, sd=0.081], skew [0.707 vs 0.221*], 87.7% {3.140, 3.361} (wid=0.120 ws=0.037) (gid=3.338 gs=0.711)
[12/01 21:12:35    595s] Logging CTS constraint violations...
[12/01 21:12:35    595s]   Clock tree clk has 1 max_capacitance violation and 12 slew violations.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (278.200,1790.000), in power domain auto-default. Achieved capacitance of 1.020pF.
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1033' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell MAU_dut/CTS_ccl_a_buf_01378 (a lib_cell BUFX1) at (1343.440,1433.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01378/Z with a slew time target of 0.885ns. Achieved a slew time of 0.983ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell MAU_dut/CTS_csf_buf_03189 (a lib_cell BUFX1) at (597.520,1433.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_csf_buf_03189/Z with a slew time target of 0.885ns. Achieved a slew time of 0.982ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/CTS_ccl_a_buf_01794 (a lib_cell BUFX1) at (1187.200,904.400), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01794/Z with a slew time target of 0.885ns. Achieved a slew time of 0.935ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell MAU_dut/B1/CTS_ccl_a_buf_01576 (a lib_cell BUFX1) at (600.880,1312.080), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/B1/CTS_ccl_a_buf_01576/Z with a slew time target of 0.885ns. Achieved a slew time of 0.925ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell MAU_dut/CTS_ccl_a_buf_01402 (a lib_cell BUFX1) at (1489.600,845.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01402/Z with a slew time target of 0.885ns. Achieved a slew time of 0.917ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/CTS_ccl_a_buf_01754 (a lib_cell BUFX1) at (1507.520,375.200), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01754/Z with a slew time target of 0.885ns. Achieved a slew time of 0.915ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/CTS_ccl_a_buf_01546 (a lib_cell BUFX1) at (1486.800,1029.840), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01546/Z with a slew time target of 0.885ns. Achieved a slew time of 0.904ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 5 slew violations below cell MAU_dut/CTS_ccl_a_buf_02822 (a lib_cell BUFX1) at (823.200,453.600), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_02822/Z with a slew time target of 0.885ns. Achieved a slew time of 0.902ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/CTS_ccl_a_buf_01664 (a lib_cell BUFX1) at (414.960,1014.160), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01664/Z with a slew time target of 0.885ns. Achieved a slew time of 0.900ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell MAU_dut/B1/CTS_cpc_drv_buf_03379 (a lib_cell BUFX1) at (514.080,1316.000), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/B1/CTS_cpc_drv_buf_03379/Z with a slew time target of 0.885ns. Achieved a slew time of 0.899ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 8 slew violations below cell MAU_dut/B0/CTS_ccl_a_buf_01424 (a lib_cell BUFX1) at (693.840,1453.200), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/B0/CTS_ccl_a_buf_01424/Z with a slew time target of 0.885ns. Achieved a slew time of 0.892ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 9 slew violations below cell MAU_dut/CTS_ccl_a_buf_01280 (a lib_cell BUFX1) at (1274.000,524.160), in power domain auto-default with half corner wc:setup.late. The worst violation was at the pin MAU_dut/CTS_ccl_a_buf_01280/Z with a slew time target of 0.885ns. Achieved a slew time of 0.887ns.
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1007' for more detail.
[12/01 21:12:35    595s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.707ns.
[12/01 21:12:35    595s] Type 'man IMPCCOPT-1023' for more detail.
[12/01 21:12:35    595s] Logging CTS constraint violations done.
[12/01 21:12:35    595s] Tidy Up And Update Timing done. (took cpu=0:00:12.4 real=0:00:02.3)
[12/01 21:12:35    595s] Runtime done. (took cpu=0:01:55 real=0:00:37.6)
[12/01 21:12:35    595s] Runtime Report Coverage % = 99.9
[12/01 21:12:35    595s] Runtime Summary
[12/01 21:12:35    595s] ===============
[12/01 21:12:35    595s] Clock Runtime:  (47%) Core CTS          17.96 (Init 2.00, Construction 5.49, Implementation 6.93, eGRPC 1.57, PostConditioning 0.79, Other 1.17)
[12/01 21:12:35    595s] Clock Runtime:  (34%) CTS services      12.82 (RefinePlace 5.14, EarlyGlobalClock 0.97, NanoRoute 4.90, ExtractRC 1.81, TimingAnalysis 0.00)
[12/01 21:12:35    595s] Clock Runtime:  (18%) Other CTS          6.83 (Init 1.73, CongRepair/EGR-DP 2.91, TimingUpdate 2.19, Other 0.00)
[12/01 21:12:35    595s] Clock Runtime: (100%) Total             37.61
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] Runtime Summary:
[12/01 21:12:35    595s] ================
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] ------------------------------------------------------------------------------------------------------------------
[12/01 21:12:35    595s] wall   % time  children  called  name
[12/01 21:12:35    595s] ------------------------------------------------------------------------------------------------------------------
[12/01 21:12:35    595s] 37.65  100.00   37.65      0       
[12/01 21:12:35    595s] 37.65  100.00   37.61      1     Runtime
[12/01 21:12:35    595s]  0.33    0.87    0.33      1     CCOpt::Phase::Initialization
[12/01 21:12:35    595s]  0.33    0.87    0.33      1       Check Prerequisites
[12/01 21:12:35    595s]  0.33    0.86    0.00      1         Leaving CCOpt scope - CheckPlace
[12/01 21:12:35    595s]  3.13    8.32    2.80      1     CCOpt::Phase::PreparingToBalance
[12/01 21:12:35    595s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/01 21:12:35    595s]  1.41    3.74    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/01 21:12:35    595s]  0.32    0.86    0.24      1       Legalization setup
[12/01 21:12:35    595s]  0.21    0.55    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/01 21:12:35    595s]  0.03    0.08    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/01 21:12:35    595s]  1.07    2.84    0.01      1       Validating CTS configuration
[12/01 21:12:35    595s]  0.00    0.00    0.00      1         Checking module port directions
[12/01 21:12:35    595s]  0.01    0.02    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[12/01 21:12:35    595s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/01 21:12:35    595s]  0.27    0.72    0.12      1     Preparing To Balance
[12/01 21:12:35    595s]  0.03    0.08    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/01 21:12:35    595s]  0.09    0.23    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/01 21:12:35    595s] 10.21   27.13   10.21      1     CCOpt::Phase::Construction
[12/01 21:12:35    595s]  6.87   18.25    6.86      1       Stage::Clustering
[12/01 21:12:35    595s]  3.67    9.74    3.60      1         Clustering
[12/01 21:12:35    595s]  0.00    0.00    0.00      1           Initialize for clustering
[12/01 21:12:35    595s]  1.59    4.23    0.00      1           Bottom-up phase
[12/01 21:12:35    595s]  2.01    5.33    1.86      1           Legalizing clock trees
[12/01 21:12:35    595s]  1.73    4.58    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/01 21:12:35    595s]  0.03    0.09    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/01 21:12:35    595s]  0.09    0.23    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/01 21:12:35    595s]  0.02    0.04    0.00      1             Clock tree timing engine global stage delay update for wc:setup.late
[12/01 21:12:35    595s]  3.19    8.48    3.02      1         CongRepair After Initial Clustering
[12/01 21:12:35    595s]  2.41    6.40    2.13      1           Leaving CCOpt scope - Early Global Route
[12/01 21:12:35    595s]  0.69    1.84    0.00      1             Early Global Route - eGR only step
[12/01 21:12:35    595s]  1.44    3.83    0.00      1             Congestion Repair
[12/01 21:12:35    595s]  0.59    1.56    0.00      1           Leaving CCOpt scope - extractRC
[12/01 21:12:35    595s]  0.02    0.04    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[12/01 21:12:35    595s]  0.25    0.65    0.25      1       Stage::DRV Fixing
[12/01 21:12:35    595s]  0.19    0.52    0.00      1         Fixing clock tree slew time and max cap violations
[12/01 21:12:35    595s]  0.05    0.14    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/01 21:12:35    595s]  3.10    8.23    3.09      1       Stage::Insertion Delay Reduction
[12/01 21:12:35    595s]  0.02    0.05    0.00      1         Removing unnecessary root buffering
[12/01 21:12:35    595s]  0.02    0.05    0.00      1         Removing unconstrained drivers
[12/01 21:12:35    595s]  0.02    0.06    0.00      1         Reducing insertion delay 1
[12/01 21:12:35    595s]  1.06    2.81    0.00      1         Removing longest path buffering
[12/01 21:12:35    595s]  1.97    5.23    0.00      1         Reducing insertion delay 2
[12/01 21:12:35    595s]  7.21   19.15    7.21      1     CCOpt::Phase::Implementation
[12/01 21:12:35    595s]  0.87    2.31    0.86      1       Stage::Reducing Power
[12/01 21:12:35    595s]  0.21    0.56    0.00      1         Improving clock tree routing
[12/01 21:12:35    595s]  0.06    0.17    0.01      1         Reducing clock tree power 1
[12/01 21:12:35    595s]  0.01    0.03    0.00      1           Legalizing clock trees
[12/01 21:12:35    595s]  0.59    1.56    0.00      1         Reducing clock tree power 2
[12/01 21:12:35    595s]  1.16    3.09    1.12      1       Stage::Balancing
[12/01 21:12:35    595s]  0.87    2.32    0.85      1         Approximately balancing fragments step
[12/01 21:12:35    595s]  0.12    0.31    0.00      1           Resolve constraints - Approximately balancing fragments
[12/01 21:12:35    595s]  0.05    0.13    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/01 21:12:35    595s]  0.03    0.08    0.00      1           Moving gates to improve sub-tree skew
[12/01 21:12:35    595s]  0.20    0.54    0.00      1           Approximately balancing fragments bottom up
[12/01 21:12:35    595s]  0.45    1.20    0.00      1           Approximately balancing fragments, wire and cell delays
[12/01 21:12:35    595s]  0.05    0.13    0.00      1         Improving fragments clock skew
[12/01 21:12:35    595s]  0.13    0.34    0.11      1         Approximately balancing step
[12/01 21:12:35    595s]  0.06    0.15    0.00      1           Resolve constraints - Approximately balancing
[12/01 21:12:35    595s]  0.05    0.13    0.00      1           Approximately balancing, wire and cell delays
[12/01 21:12:35    595s]  0.03    0.07    0.00      1         Fixing clock tree overload
[12/01 21:12:35    595s]  0.04    0.11    0.00      1         Approximately balancing paths
[12/01 21:12:35    595s]  4.84   12.85    4.83      1       Stage::Polishing
[12/01 21:12:35    595s]  0.09    0.23    0.01      1         Merging balancing drivers for power
[12/01 21:12:35    595s]  0.01    0.03    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[12/01 21:12:35    595s]  0.07    0.19    0.00      1         Improving clock skew
[12/01 21:12:35    595s]  1.37    3.65    1.29      1         Moving gates to reduce wire capacitance
[12/01 21:12:35    595s]  0.04    0.10    0.00      2           Artificially removing short and long paths
[12/01 21:12:35    595s]  0.21    0.57    0.03      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/01 21:12:35    595s]  0.03    0.07    0.00      1             Legalizing clock trees
[12/01 21:12:35    595s]  0.45    1.20    0.02      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/01 21:12:35    595s]  0.02    0.06    0.00      1             Legalizing clock trees
[12/01 21:12:35    595s]  0.19    0.51    0.03      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/01 21:12:35    595s]  0.03    0.07    0.00      1             Legalizing clock trees
[12/01 21:12:35    595s]  0.39    1.05    0.02      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/01 21:12:35    595s]  0.02    0.06    0.00      1             Legalizing clock trees
[12/01 21:12:35    595s]  0.00    0.00    0.00      1           Reverting Artificially removing short and long paths
[12/01 21:12:35    595s]  0.11    0.29    0.03      1         Reducing clock tree power 3
[12/01 21:12:35    595s]  0.02    0.04    0.00      1           Artificially removing short and long paths
[12/01 21:12:35    595s]  0.01    0.04    0.00      1           Legalizing clock trees
[12/01 21:12:35    595s]  0.04    0.11    0.00      1         Improving insertion delay
[12/01 21:12:35    595s]  3.15    8.36    3.06      1         Wire Opt OverFix
[12/01 21:12:35    595s]  2.79    7.41    2.73      1           Wire Reduction extra effort
[12/01 21:12:35    595s]  0.02    0.04    0.00      1             Artificially removing short and long paths
[12/01 21:12:35    595s]  0.07    0.18    0.00      1             Global shorten wires A0
[12/01 21:12:35    595s]  2.13    5.67    0.00      2             Move For Wirelength - core
[12/01 21:12:35    595s]  0.06    0.16    0.00      1             Global shorten wires A1
[12/01 21:12:35    595s]  0.24    0.64    0.00      1             Global shorten wires B
[12/01 21:12:35    595s]  0.21    0.56    0.00      1             Move For Wirelength - branch
[12/01 21:12:35    595s]  0.27    0.72    0.27      1           Optimizing orientation
[12/01 21:12:35    595s]  0.27    0.72    0.00      1             FlipOpt
[12/01 21:12:35    595s]  0.34    0.89    0.31      1       Stage::Updating netlist
[12/01 21:12:35    595s]  0.03    0.09    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/01 21:12:35    595s]  0.28    0.74    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/01 21:12:35    595s]  3.72    9.88    3.55      1     CCOpt::Phase::eGRPC
[12/01 21:12:35    595s]  0.81    2.15    0.69      1       Leaving CCOpt scope - Routing Tools
[12/01 21:12:35    595s]  0.69    1.83    0.00      1         Early Global Route - eGR only step
[12/01 21:12:35    595s]  0.59    1.58    0.00      1       Leaving CCOpt scope - extractRC
[12/01 21:12:35    595s]  0.08    0.22    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/01 21:12:35    595s]  0.02    0.04    0.02      1       Reset bufferability constraints
[12/01 21:12:35    595s]  0.02    0.04    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[12/01 21:12:35    595s]  0.09    0.23    0.02      1       eGRPC Moving buffers
[12/01 21:12:35    595s]  0.02    0.05    0.00      1         Violation analysis
[12/01 21:12:35    595s]  0.22    0.58    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/01 21:12:35    595s]  0.01    0.02    0.00      1         Artificially removing long paths
[12/01 21:12:35    595s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[12/01 21:12:35    595s]  0.06    0.16    0.00      1       eGRPC Fixing DRVs
[12/01 21:12:35    595s]  0.02    0.06    0.00      1       Reconnecting optimized routes
[12/01 21:12:35    595s]  0.02    0.06    0.00      1       Violation analysis
[12/01 21:12:35    595s]  0.05    0.12    0.00      1       Moving clock insts towards fanout
[12/01 21:12:35    595s]  0.04    0.10    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/01 21:12:35    595s]  1.55    4.12    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/01 21:12:35    595s]  7.97   21.17    7.88      1     CCOpt::Phase::Routing
[12/01 21:12:35    595s]  7.23   19.20    7.06      1       Leaving CCOpt scope - Routing Tools
[12/01 21:12:35    595s]  0.69    1.83    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/01 21:12:35    595s]  4.90   13.03    0.00      1         NanoRoute
[12/01 21:12:35    595s]  1.47    3.90    0.00      1         Route Remaining Unrouted Nets
[12/01 21:12:35    595s]  0.62    1.66    0.00      1       Leaving CCOpt scope - extractRC
[12/01 21:12:35    595s]  0.02    0.06    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[12/01 21:12:35    595s]  2.38    6.31    2.22      1     CCOpt::Phase::PostConditioning
[12/01 21:12:35    595s]  0.10    0.27    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/01 21:12:35    595s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/01 21:12:35    595s]  0.10    0.25    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/01 21:12:35    595s]  0.08    0.20    0.00      1       Recomputing CTS skew targets
[12/01 21:12:35    595s]  0.06    0.16    0.00      1       PostConditioning Fixing DRVs
[12/01 21:12:35    595s]  0.16    0.42    0.00      1       Buffering to fix DRVs
[12/01 21:12:35    595s]  0.05    0.14    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/01 21:12:35    595s]  0.04    0.10    0.00      1       Reconnecting optimized routes
[12/01 21:12:35    595s]  0.04    0.10    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/01 21:12:35    595s]  1.58    4.21    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/01 21:12:35    595s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/01 21:12:35    595s]  0.02    0.06    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[12/01 21:12:35    595s]  0.07    0.18    0.00      1     Post-balance tidy up or trial balance steps
[12/01 21:12:35    595s]  2.32    6.17    2.19      1     Tidy Up And Update Timing
[12/01 21:12:35    595s]  2.19    5.82    0.00      1       External - Set all clocks to propagated mode
[12/01 21:12:35    595s] ------------------------------------------------------------------------------------------------------------------
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/01 21:12:35    595s] Synthesizing clock trees with CCOpt done.
[12/01 21:12:35    595s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/01 21:12:35    595s] Type 'man IMPSP-9025' for more detail.
[12/01 21:12:35    595s] Set place::cacheFPlanSiteMark to 0
[12/01 21:12:35    595s] All LLGs are deleted
[12/01 21:12:35    595s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3471.7M
[12/01 21:12:35    595s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.017, REAL:0.017, MEM:3471.7M
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] *** Summary of all messages that are not suppressed in this session:
[12/01 21:12:35    595s] Severity  ID               Count  Summary                                  
[12/01 21:12:35    595s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/01 21:12:35    595s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-2406       13  Clock halo disabled on instance '%s'. To...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-2171       11  Unable to get/extract RC parasitics for ...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-2169       11  Cannot extract parasitics for %s net '%s...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-1007       12  Did not meet the max transition constrai...
[12/01 21:12:35    595s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/01 21:12:35    595s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/01 21:12:35    595s] *** Message Summary: 59 warning(s), 0 error(s)
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] *** ccopt_design #1 [finish] : cpu/real = 0:01:55.5/0:00:37.7 (3.1), totSession cpu/real = 0:09:55.7/0:06:08.4 (1.6), mem = 3471.7M
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] =============================================================================================
[12/01 21:12:35    595s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/01 21:12:35    595s] =============================================================================================
[12/01 21:12:35    595s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:12:35    595s] ---------------------------------------------------------------------------------------------
[12/01 21:12:35    595s] [ IncrReplace            ]      1   0:00:01.4  (   3.8 % )     0:00:01.4 /  0:00:05.0    3.5
[12/01 21:12:35    595s] [ EarlyGlobalRoute       ]      5   0:00:04.5  (  12.0 % )     0:00:04.5 /  0:00:13.2    2.9
[12/01 21:12:35    595s] [ ExtractRC              ]      3   0:00:01.8  (   4.8 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 21:12:35    595s] [ FullDelayCalc          ]      1   0:00:00.8  (   2.2 % )     0:00:00.8 /  0:00:06.0    7.3
[12/01 21:12:35    595s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:12:35    595s] [ DetailRoute            ]      1   0:00:01.7  (   4.6 % )     0:00:01.7 /  0:00:22.1   12.8
[12/01 21:12:35    595s] [ MISC                   ]          0:00:27.4  (  72.6 % )     0:00:27.4 /  0:01:07.5    2.5
[12/01 21:12:35    595s] ---------------------------------------------------------------------------------------------
[12/01 21:12:35    595s]  ccopt_design #1 TOTAL              0:00:37.7  ( 100.0 % )     0:00:37.7 /  0:01:55.5    3.1
[12/01 21:12:35    595s] ---------------------------------------------------------------------------------------------
[12/01 21:12:35    595s] 
[12/01 21:12:35    595s] <CMD> saveDesign DBS/project-cts.enc
[12/01 21:12:35    595s] #% Begin save design ... (date=12/01 21:12:35, mem=2053.3M)
[12/01 21:12:35    595s] % Begin Save ccopt configuration ... (date=12/01 21:12:35, mem=2053.3M)
[12/01 21:12:36    595s] % End Save ccopt configuration ... (date=12/01 21:12:36, total cpu=0:00:00.1, real=0:00:01.0, peak res=2053.3M, current mem=2050.3M)
[12/01 21:12:36    595s] % Begin Save netlist data ... (date=12/01 21:12:36, mem=2050.3M)
[12/01 21:12:36    595s] Writing Binary DB to DBS/project-cts.enc.dat.tmp/vbin/MAU_mapped_pads.v.bin in multi-threaded mode...
[12/01 21:12:36    596s] % End Save netlist data ... (date=12/01 21:12:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=2052.2M, current mem=2052.2M)
[12/01 21:12:36    596s] Saving symbol-table file in separate thread ...
[12/01 21:12:36    596s] Saving congestion map file in separate thread ...
[12/01 21:12:36    596s] % Begin Save AAE data ... (date=12/01 21:12:36, mem=2052.6M)
[12/01 21:12:36    596s] Saving AAE Data ...
[12/01 21:12:36    596s] Saving congestion map file DBS/project-cts.enc.dat.tmp/MAU_mapped_pads.route.congmap.gz ...
[12/01 21:12:36    596s] % End Save AAE data ... (date=12/01 21:12:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=2052.6M, current mem=2052.6M)
[12/01 21:12:36    596s] Saving preference file DBS/project-cts.enc.dat.tmp/gui.pref.tcl ...
[12/01 21:12:36    596s] Saving mode setting ...
[12/01 21:12:36    596s] Saving global file ...
[12/01 21:12:36    596s] Saving Drc markers ...
[12/01 21:12:36    596s] ... No Drc file written since there is no markers found.
[12/01 21:12:36    596s] Saving special route data file in separate thread ...
[12/01 21:12:36    596s] Saving PG file in separate thread ...
[12/01 21:12:36    596s] Saving placement file in separate thread ...
[12/01 21:12:36    596s] Saving route file in separate thread ...
[12/01 21:12:36    596s] Saving property file in separate thread ...
[12/01 21:12:36    596s] Saving PG file DBS/project-cts.enc.dat.tmp/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:12:36 2022)
[12/01 21:12:36    596s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 21:12:36    596s] Save Adaptive View Pruning View Names to Binary file
[12/01 21:12:36    596s] Saving property file DBS/project-cts.enc.dat.tmp/MAU_mapped_pads.prop
[12/01 21:12:36    596s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=3389.2M) ***
[12/01 21:12:36    596s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:12:36    596s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3389.2M) ***
[12/01 21:12:36    596s] *** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3389.2M) ***
[12/01 21:12:36    596s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:12:36    596s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:12:37    596s] *** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=3373.2M) ***
[12/01 21:12:37    596s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 21:12:37    596s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:12:37    597s] #Saving pin access data to file DBS/project-cts.enc.dat.tmp/MAU_mapped_pads.apa ...
[12/01 21:12:37    597s] #
[12/01 21:12:37    597s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:12:37    597s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:12:37    597s] % Begin Save power constraints data ... (date=12/01 21:12:37, mem=2053.3M)
[12/01 21:12:37    597s] % End Save power constraints data ... (date=12/01 21:12:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.3M, current mem=2053.3M)
[12/01 21:12:38    597s] Generated self-contained design project-cts.enc.dat.tmp
[12/01 21:12:39    597s] #% End save design ... (date=12/01 21:12:39, total cpu=0:00:01.6, real=0:00:04.0, peak res=2053.3M, current mem=2052.6M)
[12/01 21:12:39    597s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 21:12:39    597s] 
[12/01 21:12:55    598s] <CMD> timeDesign -postCTS
[12/01 21:12:55    598s] *** timeDesign #1 [begin] : totSession cpu/real = 0:09:58.7/0:06:27.7 (1.5), mem = 3206.2M
[12/01 21:12:55    598s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/01 21:12:55    598s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/01 21:12:55    598s] 
[12/01 21:12:55    598s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:12:55    598s] 
[12/01 21:12:55    598s] TimeStamp Deleting Cell Server End ...
[12/01 21:12:55    598s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3147.2M
[12/01 21:12:55    598s] All LLGs are deleted
[12/01 21:12:55    598s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3147.2M
[12/01 21:12:55    598s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3147.2M
[12/01 21:12:55    598s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3147.2M
[12/01 21:12:55    598s] Start to check current routing status for nets...
[12/01 21:12:55    599s] All nets are already routed correctly.
[12/01 21:12:55    599s] End to check current routing status for nets (mem=3147.2M)
[12/01 21:12:55    599s] Effort level <high> specified for reg2reg path_group
[12/01 21:12:56    601s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3233.1M
[12/01 21:12:56    601s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3233.1M
[12/01 21:12:56    601s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3233.1M
[12/01 21:12:56    601s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.116, REAL:0.010, MEM:3489.1M
[12/01 21:12:56    601s] Fast DP-INIT is on for default
[12/01 21:12:56    602s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.142, REAL:0.024, MEM:3489.1M
[12/01 21:12:56    602s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.156, REAL:0.038, MEM:3489.1M
[12/01 21:12:56    602s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3489.1M
[12/01 21:12:56    602s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3489.1M
[12/01 21:12:56    602s] Starting delay calculation for Setup views
[12/01 21:12:56    602s] AAE DB initialization (MEM=3259.75 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 21:12:56    602s] #################################################################################
[12/01 21:12:56    602s] # Design Stage: PreRoute
[12/01 21:12:56    602s] # Design Name: MAU_mapped_pads
[12/01 21:12:56    602s] # Design Mode: 180nm
[12/01 21:12:56    602s] # Analysis Mode: MMMC Non-OCV 
[12/01 21:12:56    602s] # Parasitics Mode: No SPEF/RCDB 
[12/01 21:12:56    602s] # Signoff Settings: SI Off 
[12/01 21:12:56    602s] #################################################################################
[12/01 21:12:56    602s] Topological Sorting (REAL = 0:00:00.0, MEM = 3273.4M, InitMEM = 3259.8M)
[12/01 21:12:56    602s] Calculate delays in BcWc mode...
[12/01 21:12:56    602s] Start delay calculation (fullDC) (16 T). (MEM=3273.42)
[12/01 21:12:56    602s] Start AAE Lib Loading. (MEM=3285.94)
[12/01 21:12:56    602s] End AAE Lib Loading. (MEM=3305.02 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 21:12:56    602s] End AAE Lib Interpolated Model. (MEM=3305.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:12:56    602s] First Iteration Infinite Tw... 
[12/01 21:12:57    615s] Total number of fetched objects 96290
[12/01 21:12:57    615s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:12:57    615s] End delay calculation. (MEM=4268.77 CPU=0:00:10.8 REAL=0:00:01.0)
[12/01 21:12:57    615s] End delay calculation (fullDC). (MEM=4268.77 CPU=0:00:13.2 REAL=0:00:01.0)
[12/01 21:12:57    615s] *** CDM Built up (cpu=0:00:13.5  real=0:00:01.0  mem= 4268.8M) ***
[12/01 21:12:57    617s] *** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:01.0 totSessionCpu=0:10:17 mem=3471.8M)
[12/01 21:13:00    620s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -67.980 | -67.980 | -23.325 |
|           TNS (ns):|-1.28e+05|-1.28e+05|-42029.2 |
|    Violating Paths:|  2048   |  2048   |  2048   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    225 (225)     |   -8.025   |    225 (225)     |
|   max_tran     |  21383 (82291)   |  -53.647   |  21391 (82465)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:13:00    620s] Density: 70.192%
Routing Overflow: 0.02% H and 0.13% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[12/01 21:13:00    620s] Total CPU time: 21.58 sec
[12/01 21:13:00    620s] Total Real time: 5.0 sec
[12/01 21:13:00    620s] Total Memory Usage: 3502.722656 Mbytes
[12/01 21:13:00    620s] *** timeDesign #1 [finish] : cpu/real = 0:00:21.5/0:00:05.1 (4.2), totSession cpu/real = 0:10:20.2/0:06:32.8 (1.6), mem = 3502.7M
[12/01 21:13:00    620s] 
[12/01 21:13:00    620s] =============================================================================================
[12/01 21:13:00    620s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/01 21:13:00    620s] =============================================================================================
[12/01 21:13:00    620s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:13:00    620s] ---------------------------------------------------------------------------------------------
[12/01 21:13:00    620s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:00    620s] [ TimingUpdate           ]      1   0:00:00.1  (   2.6 % )     0:00:01.9 /  0:00:15.0    8.0
[12/01 21:13:00    620s] [ FullDelayCalc          ]      1   0:00:01.7  (  34.2 % )     0:00:01.7 /  0:00:13.7    7.9
[12/01 21:13:00    620s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:04.2 /  0:00:18.3    4.3
[12/01 21:13:00    620s] [ TimingReport           ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    2.3
[12/01 21:13:00    620s] [ DrvReport              ]      1   0:00:02.0  (  39.2 % )     0:00:02.0 /  0:00:02.7    1.4
[12/01 21:13:00    620s] [ GenerateReports        ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.9
[12/01 21:13:00    620s] [ MISC                   ]          0:00:00.8  (  16.5 % )     0:00:00.8 /  0:00:03.2    3.8
[12/01 21:13:00    620s] ---------------------------------------------------------------------------------------------
[12/01 21:13:00    620s]  timeDesign #1 TOTAL                0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:21.5    4.2
[12/01 21:13:00    620s] ---------------------------------------------------------------------------------------------
[12/01 21:13:00    620s] 
[12/01 21:13:15    621s] <CMD> optDesign -postCTS
[12/01 21:13:15    621s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2242.8M, totSessionCpu=0:10:21 **
[12/01 21:13:15    621s] **INFO: User settings:
[12/01 21:13:15    621s] setDesignMode -bottomRoutingLayer         2
[12/01 21:13:15    621s] setDesignMode -process                    180
[12/01 21:13:15    621s] setDesignMode -topRoutingLayer            5
[12/01 21:13:15    621s] setExtractRCMode -coupling_c_th           3
[12/01 21:13:15    621s] setExtractRCMode -engine                  preRoute
[12/01 21:13:15    621s] setExtractRCMode -relative_c_th           0.03
[12/01 21:13:15    621s] setExtractRCMode -total_c_th              5
[12/01 21:13:15    621s] setDelayCalMode -enable_high_fanout       true
[12/01 21:13:15    621s] setDelayCalMode -eng_copyNetPropToNewNet  true
[12/01 21:13:15    621s] setDelayCalMode -engine                   aae
[12/01 21:13:15    621s] setDelayCalMode -ignoreNetLoad            false
[12/01 21:13:15    621s] setDelayCalMode -socv_accuracy_mode       low
[12/01 21:13:15    621s] setOptMode -preserveAllSequential         false
[12/01 21:13:15    621s] setPlaceMode -place_global_cong_effort    auto
[12/01 21:13:15    621s] setPlaceMode -place_global_place_io_pins  true
[12/01 21:13:15    621s] setPlaceMode -timingDriven                true
[12/01 21:13:15    621s] setAnalysisMode -analysisType             bcwc
[12/01 21:13:15    621s] setAnalysisMode -checkType                setup
[12/01 21:13:15    621s] setAnalysisMode -clkSrcPath               true
[12/01 21:13:15    621s] setAnalysisMode -clockPropagation         sdcControl
[12/01 21:13:15    621s] setAnalysisMode -skew                     true
[12/01 21:13:15    621s] setAnalysisMode -virtualIPO               false
[12/01 21:13:15    621s] 
[12/01 21:13:15    621s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/01 21:13:15    622s] 
[12/01 21:13:15    622s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:13:15    622s] Summary for sequential cells identification: 
[12/01 21:13:15    622s]   Identified SBFF number: 4
[12/01 21:13:15    622s]   Identified MBFF number: 0
[12/01 21:13:15    622s]   Identified SB Latch number: 0
[12/01 21:13:15    622s]   Identified MB Latch number: 0
[12/01 21:13:15    622s]   Not identified SBFF number: 0
[12/01 21:13:15    622s]   Not identified MBFF number: 0
[12/01 21:13:15    622s]   Not identified SB Latch number: 0
[12/01 21:13:15    622s]   Not identified MB Latch number: 0
[12/01 21:13:15    622s]   Number of sequential cells which are not FFs: 0
[12/01 21:13:15    622s]  Visiting view : wc
[12/01 21:13:15    622s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:13:15    622s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:13:15    622s]  Visiting view : bc
[12/01 21:13:15    622s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:13:15    622s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:13:15    622s] TLC MultiMap info (StdDelay):
[12/01 21:13:15    622s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:13:15    622s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:13:15    622s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:13:15    622s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:13:15    622s]  Setting StdDelay to: 40.9ps
[12/01 21:13:15    622s] 
[12/01 21:13:15    622s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:13:15    622s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 21:13:15    622s] *** optDesign #1 [begin] : totSession cpu/real = 0:10:22.5/0:06:48.4 (1.5), mem = 3504.7M
[12/01 21:13:15    622s] *** InitOpt #1 [begin] : totSession cpu/real = 0:10:22.5/0:06:48.4 (1.5), mem = 3504.7M
[12/01 21:13:15    622s] OPERPROF: Starting DPlace-Init at level 1, MEM:3504.7M
[12/01 21:13:15    622s] z: 2, totalTracks: 1
[12/01 21:13:15    622s] z: 4, totalTracks: 1
[12/01 21:13:15    622s] z: 6, totalTracks: 1
[12/01 21:13:15    622s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:13:15    622s] All LLGs are deleted
[12/01 21:13:15    622s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3504.7M
[12/01 21:13:15    622s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3504.7M
[12/01 21:13:15    622s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3504.7M
[12/01 21:13:15    622s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3504.7M
[12/01 21:13:15    622s] Core basic site is core7T
[12/01 21:13:15    622s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3504.7M
[12/01 21:13:15    622s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.115, REAL:0.010, MEM:3760.7M
[12/01 21:13:15    622s] Fast DP-INIT is on for default
[12/01 21:13:15    622s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:13:15    622s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.141, REAL:0.024, MEM:3760.7M
[12/01 21:13:16    622s] OPERPROF:     Starting CMU at level 3, MEM:3760.7M
[12/01 21:13:16    622s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:3762.2M
[12/01 21:13:16    622s] 
[12/01 21:13:16    622s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:13:16    622s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.166, REAL:0.045, MEM:3762.2M
[12/01 21:13:16    622s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3762.2M
[12/01 21:13:16    622s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3762.2M
[12/01 21:13:16    622s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3762.2MB).
[12/01 21:13:16    622s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.222, REAL:0.101, MEM:3762.2M
[12/01 21:13:16    622s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3506.2M
[12/01 21:13:16    622s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.196, REAL:0.035, MEM:3504.2M
[12/01 21:13:16    622s] 
[12/01 21:13:16    622s] Creating Lib Analyzer ...
[12/01 21:13:16    622s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:13:16    622s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:13:16    622s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:13:16    622s] 
[12/01 21:13:16    622s] {RT wc 0 5 5 0}
[12/01 21:13:16    622s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:23 mem=3510.2M
[12/01 21:13:16    622s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:23 mem=3510.2M
[12/01 21:13:16    622s] Creating Lib Analyzer, finished. 
[12/01 21:13:16    623s] Effort level <high> specified for reg2reg path_group
[12/01 21:13:16    627s] **optDesign ... cpu = 0:00:06, real = 0:00:01, mem = 2275.6M, totSessionCpu=0:10:27 **
[12/01 21:13:16    627s] *** optDesign -postCTS ***
[12/01 21:13:16    627s] DRC Margin: user margin 0.0; extra margin 0.2
[12/01 21:13:16    627s] Hold Target Slack: user slack 0
[12/01 21:13:16    627s] Setup Target Slack: user slack 0; extra slack 0.0
[12/01 21:13:16    627s] setUsefulSkewMode -ecoRoute false
[12/01 21:13:16    627s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/01 21:13:16    627s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3488.2M
[12/01 21:13:16    627s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.022, MEM:3744.2M
[12/01 21:13:16    627s] Multi-VT timing optimization disabled based on library information.
[12/01 21:13:16    627s] 
[12/01 21:13:16    627s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:13:16    627s] Deleting Lib Analyzer.
[12/01 21:13:16    627s] 
[12/01 21:13:16    627s] TimeStamp Deleting Cell Server End ...
[12/01 21:13:16    627s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 21:13:16    627s] 
[12/01 21:13:16    627s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:13:16    627s] Summary for sequential cells identification: 
[12/01 21:13:16    627s]   Identified SBFF number: 4
[12/01 21:13:16    627s]   Identified MBFF number: 0
[12/01 21:13:16    627s]   Identified SB Latch number: 0
[12/01 21:13:16    627s]   Identified MB Latch number: 0
[12/01 21:13:16    627s]   Not identified SBFF number: 0
[12/01 21:13:16    627s]   Not identified MBFF number: 0
[12/01 21:13:16    627s]   Not identified SB Latch number: 0
[12/01 21:13:16    627s]   Not identified MB Latch number: 0
[12/01 21:13:16    627s]   Number of sequential cells which are not FFs: 0
[12/01 21:13:16    627s]  Visiting view : wc
[12/01 21:13:16    627s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:13:16    627s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:13:16    627s]  Visiting view : bc
[12/01 21:13:16    627s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:13:16    627s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:13:16    627s] TLC MultiMap info (StdDelay):
[12/01 21:13:16    627s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:13:16    627s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:13:16    627s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:13:16    627s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:13:16    627s]  Setting StdDelay to: 40.9ps
[12/01 21:13:16    627s] 
[12/01 21:13:16    627s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:13:16    627s] 
[12/01 21:13:16    627s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:13:16    627s] 
[12/01 21:13:16    627s] TimeStamp Deleting Cell Server End ...
[12/01 21:13:16    627s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3520.2M
[12/01 21:13:16    627s] All LLGs are deleted
[12/01 21:13:16    627s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3520.2M
[12/01 21:13:16    627s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3520.2M
[12/01 21:13:16    627s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3514.2M
[12/01 21:13:16    627s] Start to check current routing status for nets...
[12/01 21:13:17    627s] All nets are already routed correctly.
[12/01 21:13:17    627s] End to check current routing status for nets (mem=3514.2M)
[12/01 21:13:17    627s] 
[12/01 21:13:17    627s] Creating Lib Analyzer ...
[12/01 21:13:17    627s] 
[12/01 21:13:17    627s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:13:17    627s] Summary for sequential cells identification: 
[12/01 21:13:17    627s]   Identified SBFF number: 4
[12/01 21:13:17    627s]   Identified MBFF number: 0
[12/01 21:13:17    627s]   Identified SB Latch number: 0
[12/01 21:13:17    627s]   Identified MB Latch number: 0
[12/01 21:13:17    627s]   Not identified SBFF number: 0
[12/01 21:13:17    627s]   Not identified MBFF number: 0
[12/01 21:13:17    627s]   Not identified SB Latch number: 0
[12/01 21:13:17    627s]   Not identified MB Latch number: 0
[12/01 21:13:17    627s]   Number of sequential cells which are not FFs: 0
[12/01 21:13:17    627s]  Visiting view : wc
[12/01 21:13:17    627s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:13:17    627s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:13:17    627s]  Visiting view : bc
[12/01 21:13:17    627s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:13:17    627s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:13:17    627s] TLC MultiMap info (StdDelay):
[12/01 21:13:17    627s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:13:17    627s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:13:17    627s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:13:17    627s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:13:17    627s]  Setting StdDelay to: 40.9ps
[12/01 21:13:17    627s] 
[12/01 21:13:17    627s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:13:17    627s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:13:17    627s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:13:17    627s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:13:17    627s] 
[12/01 21:13:17    627s] {RT wc 0 5 5 0}
[12/01 21:13:17    627s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:28 mem=3520.2M
[12/01 21:13:17    627s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:28 mem=3520.2M
[12/01 21:13:17    627s] Creating Lib Analyzer, finished. 
[12/01 21:13:17    627s] ### Creating TopoMgr, started
[12/01 21:13:17    627s] ### Creating TopoMgr, finished
[12/01 21:13:17    627s] 
[12/01 21:13:17    627s] Footprint cell information for calculating maxBufDist
[12/01 21:13:17    627s] *info: There are 1 candidate Buffer cell
[12/01 21:13:17    627s] *info: There are 6 candidate Inverter cell
[12/01 21:13:17    627s] 
[12/01 21:13:17    627s] #optDebug: Start CG creation (mem=3529.8M)
[12/01 21:13:17    627s]  ...initializing CG  maxDriveDist 334.739500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 33.473500 
[12/01 21:13:17    627s] (cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:17    627s]  ...processing cgPrt (cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:17    627s]  ...processing cgEgp (cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:17    627s]  ...processing cgPbk (cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:17    627s]  ...processing cgNrb(cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:17    627s]  ...processing cgObs (cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:17    627s]  ...processing cgCon (cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:17    627s]  ...processing cgPdm (cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:17    627s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3583.4M)
[12/01 21:13:19    629s] Compute RC Scale Done ...
[12/01 21:13:19    630s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3573.9M
[12/01 21:13:19    630s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3573.9M
[12/01 21:13:19    630s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3573.9M
[12/01 21:13:19    630s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.114, REAL:0.010, MEM:3797.9M
[12/01 21:13:19    630s] Fast DP-INIT is on for default
[12/01 21:13:19    630s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.138, REAL:0.023, MEM:3797.9M
[12/01 21:13:19    630s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.153, REAL:0.036, MEM:3797.9M
[12/01 21:13:20    631s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -67.980 | -67.980 | -23.325 |
|           TNS (ns):|-1.28e+05|-1.28e+05|-42029.2 |
|    Violating Paths:|  2048   |  2048   |  2048   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    225 (225)     |   -8.025   |    225 (225)     |
|   max_tran     |  21391 (82358)   |  -53.647   |  21391 (82465)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.192%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:05, mem = 2325.8M, totSessionCpu=0:10:32 **
[12/01 21:13:20    631s] *** InitOpt #1 [finish] : cpu/real = 0:00:09.4/0:00:04.2 (2.3), totSession cpu/real = 0:10:31.9/0:06:52.5 (1.5), mem = 3561.8M
[12/01 21:13:20    631s] 
[12/01 21:13:20    631s] =============================================================================================
[12/01 21:13:20    631s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/01 21:13:20    631s] =============================================================================================
[12/01 21:13:20    631s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:13:20    631s] ---------------------------------------------------------------------------------------------
[12/01 21:13:20    631s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:20    631s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 21:13:20    631s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.5 % )     0:00:00.5 /  0:00:01.9    3.5
[12/01 21:13:20    631s] [ TimingReport           ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    2.1
[12/01 21:13:20    631s] [ DrvReport              ]      1   0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:01.5    4.2
[12/01 21:13:20    631s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:20    631s] [ LibAnalyzerInit        ]      2   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 21:13:20    631s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:20    631s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 21:13:20    631s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:20    631s] [ MISC                   ]          0:00:03.3  (  79.6 % )     0:00:03.3 /  0:00:07.2    2.2
[12/01 21:13:20    631s] ---------------------------------------------------------------------------------------------
[12/01 21:13:20    631s]  InitOpt #1 TOTAL                   0:00:04.2  ( 100.0 % )     0:00:04.2 /  0:00:09.4    2.3
[12/01 21:13:20    631s] ---------------------------------------------------------------------------------------------
[12/01 21:13:20    631s] 
[12/01 21:13:20    631s] ** INFO : this run is activating low effort ccoptDesign flow
[12/01 21:13:20    631s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:13:20    631s] ### Creating PhyDesignMc. totSessionCpu=0:10:32 mem=3561.8M
[12/01 21:13:20    631s] OPERPROF: Starting DPlace-Init at level 1, MEM:3561.8M
[12/01 21:13:20    631s] z: 2, totalTracks: 1
[12/01 21:13:20    631s] z: 4, totalTracks: 1
[12/01 21:13:20    631s] z: 6, totalTracks: 1
[12/01 21:13:20    631s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:13:20    631s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3561.8M
[12/01 21:13:20    631s] 
[12/01 21:13:20    631s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:13:20    631s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.024, MEM:3817.8M
[12/01 21:13:20    631s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3817.8M
[12/01 21:13:20    631s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3817.8M
[12/01 21:13:20    631s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3817.8MB).
[12/01 21:13:20    631s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.079, MEM:3817.8M
[12/01 21:13:20    632s] TotalInstCnt at PhyDesignMc Initialization: 95,197
[12/01 21:13:20    632s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:32 mem=3563.3M
[12/01 21:13:20    632s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3563.3M
[12/01 21:13:20    632s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.204, REAL:0.034, MEM:3563.3M
[12/01 21:13:20    632s] TotalInstCnt at PhyDesignMc Destruction: 95,197
[12/01 21:13:20    632s] #optDebug: fT-E <X 2 0 0 1>
[12/01 21:13:20    632s] -congRepairInPostCTS false                 # bool, default=false, private
[12/01 21:13:20    633s] *** Starting optimizing excluded clock nets MEM= 3563.3M) ***
[12/01 21:13:20    633s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3563.3M) ***
[12/01 21:13:20    633s] *** Starting optimizing excluded clock nets MEM= 3563.3M) ***
[12/01 21:13:20    633s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3563.3M) ***
[12/01 21:13:20    633s] Info: Done creating the CCOpt slew target map.
[12/01 21:13:20    633s] Begin: GigaOpt high fanout net optimization
[12/01 21:13:20    633s] GigaOpt HFN: use maxLocalDensity 1.2
[12/01 21:13:20    633s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/01 21:13:20    633s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:10:33.7/0:06:53.2 (1.5), mem = 3563.3M
[12/01 21:13:20    633s] Info: 27 io nets excluded
[12/01 21:13:20    633s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:13:20    633s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:13:20    633s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.1
[12/01 21:13:20    633s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:13:20    633s] ### Creating PhyDesignMc. totSessionCpu=0:10:34 mem=3565.3M
[12/01 21:13:20    633s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:13:20    633s] OPERPROF: Starting DPlace-Init at level 1, MEM:3565.3M
[12/01 21:13:20    633s] z: 2, totalTracks: 1
[12/01 21:13:20    633s] z: 4, totalTracks: 1
[12/01 21:13:20    633s] z: 6, totalTracks: 1
[12/01 21:13:20    633s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:13:20    634s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3565.3M
[12/01 21:13:21    634s] 
[12/01 21:13:21    634s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:13:21    634s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.026, MEM:3789.3M
[12/01 21:13:21    634s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3789.3M
[12/01 21:13:21    634s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3789.3M
[12/01 21:13:21    634s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3789.3MB).
[12/01 21:13:21    634s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.081, MEM:3789.3M
[12/01 21:13:21    634s] TotalInstCnt at PhyDesignMc Initialization: 95,197
[12/01 21:13:21    634s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:35 mem=3565.3M
[12/01 21:13:21    634s] ### Creating RouteCongInterface, started
[12/01 21:13:21    634s] 
[12/01 21:13:21    634s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[12/01 21:13:21    634s] 
[12/01 21:13:21    634s] #optDebug: {0, 1.000}
[12/01 21:13:21    634s] ### Creating RouteCongInterface, finished
[12/01 21:13:21    634s] ### Creating LA Mngr. totSessionCpu=0:10:35 mem=3565.3M
[12/01 21:13:21    634s] ### Creating LA Mngr, finished. totSessionCpu=0:10:35 mem=3565.3M
[12/01 21:13:22    638s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:13:22    638s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:13:22    638s] Info: violation cost 19.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 19.000000, glitch 0.000000)
[12/01 21:13:22    638s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3971.6M
[12/01 21:13:22    638s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:3971.6M
[12/01 21:13:23    638s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:13:23    638s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:23    638s] +---------+---------+--------+-----------+------------+--------+
[12/01 21:13:23    638s] | Density | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[12/01 21:13:23    638s] +---------+---------+--------+-----------+------------+--------+
[12/01 21:13:23    638s] |   70.19%|        -| -67.980|-128382.961|   0:00:00.0| 3971.6M|
[12/01 21:13:23    638s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:13:23    638s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:13:23    638s] Info: violation cost 19.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 19.000000, glitch 0.000000)
[12/01 21:13:25    650s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:25    650s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:13:25    650s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:13:25    651s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:13:25    651s] |   71.32%|     1385| -16.432| -23701.712|   0:00:02.0| 4767.2M|
[12/01 21:13:25    651s] +---------+---------+--------+-----------+------------+--------+
[12/01 21:13:25    651s] 
[12/01 21:13:25    651s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:12.4 real=0:00:02.0 mem=4767.2M) ***
[12/01 21:13:25    651s] Total-nets :: 97673, Stn-nets :: 1509, ratio :: 1.54495 %
[12/01 21:13:25    651s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3651.3M
[12/01 21:13:25    651s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.204, REAL:0.033, MEM:3626.8M
[12/01 21:13:25    651s] TotalInstCnt at PhyDesignMc Destruction: 96,582
[12/01 21:13:25    651s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.1
[12/01 21:13:25    651s] *** DrvOpt #1 [finish] : cpu/real = 0:00:17.5/0:00:04.5 (3.8), totSession cpu/real = 0:10:51.2/0:06:57.8 (1.6), mem = 3626.8M
[12/01 21:13:25    651s] 
[12/01 21:13:25    651s] =============================================================================================
[12/01 21:13:25    651s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/01 21:13:25    651s] =============================================================================================
[12/01 21:13:25    651s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:13:25    651s] ---------------------------------------------------------------------------------------------
[12/01 21:13:25    651s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.3    1.0
[12/01 21:13:25    651s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:25    651s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 21:13:25    651s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 21:13:25    651s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:25    651s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:02.0 /  0:00:12.2    6.0
[12/01 21:13:25    651s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:25    651s] [ OptEval                ]      1   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:01.9   10.1
[12/01 21:13:25    651s] [ OptCommit              ]      1   0:00:00.6  (  14.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 21:13:25    651s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:02.0    7.3
[12/01 21:13:25    651s] [ PostCommitDelayUpdate  ]      1   0:00:00.4  (   9.7 % )     0:00:00.9 /  0:00:07.7    8.5
[12/01 21:13:25    651s] [ IncrDelayCalc          ]     32   0:00:00.5  (  10.4 % )     0:00:00.5 /  0:00:07.3   15.4
[12/01 21:13:25    651s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.2    6.8
[12/01 21:13:25    651s] [ MISC                   ]          0:00:01.8  (  39.7 % )     0:00:01.8 /  0:00:04.1    2.2
[12/01 21:13:25    651s] ---------------------------------------------------------------------------------------------
[12/01 21:13:25    651s]  DrvOpt #1 TOTAL                    0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:17.5    3.8
[12/01 21:13:25    651s] ---------------------------------------------------------------------------------------------
[12/01 21:13:25    651s] 
[12/01 21:13:25    651s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/01 21:13:25    651s] End: GigaOpt high fanout net optimization
[12/01 21:13:25    651s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 21:13:25    652s] Deleting Lib Analyzer.
[12/01 21:13:25    652s] Begin: GigaOpt DRV Optimization
[12/01 21:13:25    652s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/01 21:13:25    652s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:10:52.0/0:06:58.2 (1.6), mem = 3626.8M
[12/01 21:13:25    652s] Info: 27 io nets excluded
[12/01 21:13:25    652s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:13:25    652s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:13:25    652s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.2
[12/01 21:13:25    652s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:13:25    652s] ### Creating PhyDesignMc. totSessionCpu=0:10:52 mem=3626.8M
[12/01 21:13:25    652s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:13:25    652s] OPERPROF: Starting DPlace-Init at level 1, MEM:3626.8M
[12/01 21:13:25    652s] z: 2, totalTracks: 1
[12/01 21:13:25    652s] z: 4, totalTracks: 1
[12/01 21:13:25    652s] z: 6, totalTracks: 1
[12/01 21:13:25    652s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:13:25    652s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3626.8M
[12/01 21:13:25    652s] 
[12/01 21:13:25    652s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:13:25    652s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.043, REAL:0.037, MEM:3850.8M
[12/01 21:13:25    652s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3850.8M
[12/01 21:13:25    652s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:3850.8M
[12/01 21:13:25    652s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3850.8MB).
[12/01 21:13:25    652s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.090, MEM:3850.8M
[12/01 21:13:26    652s] TotalInstCnt at PhyDesignMc Initialization: 96,582
[12/01 21:13:26    652s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:53 mem=3626.8M
[12/01 21:13:26    652s] ### Creating RouteCongInterface, started
[12/01 21:13:26    652s] 
[12/01 21:13:26    652s] Creating Lib Analyzer ...
[12/01 21:13:26    652s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:13:26    652s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:13:26    652s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:13:26    652s] 
[12/01 21:13:26    652s] {RT wc 0 5 5 0}
[12/01 21:13:26    652s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:53 mem=3626.8M
[12/01 21:13:26    652s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:53 mem=3626.8M
[12/01 21:13:26    652s] Creating Lib Analyzer, finished. 
[12/01 21:13:26    652s] 
[12/01 21:13:26    652s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[12/01 21:13:26    652s] 
[12/01 21:13:26    652s] #optDebug: {0, 1.000}
[12/01 21:13:26    652s] ### Creating RouteCongInterface, finished
[12/01 21:13:26    652s] ### Creating LA Mngr. totSessionCpu=0:10:53 mem=3626.8M
[12/01 21:13:26    652s] ### Creating LA Mngr, finished. totSessionCpu=0:10:53 mem=3626.8M
[12/01 21:13:27    656s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4033.2M
[12/01 21:13:27    656s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4033.2M
[12/01 21:13:28    656s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:13:28    657s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:28    657s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:13:28    657s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 21:13:28    657s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:13:28    657s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 21:13:28    657s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:13:28    657s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:13:28    657s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:13:28    657s] Info: violation cost 162103.859375 (cap = 344.550323, tran = 161757.375000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/01 21:13:28    657s] |  7346| 45205|   -23.18|   232|   232|    -1.95|     0|     0|     0|     0|   -16.43|-23701.71|       0|       0|       0| 71.32%|          |         |
[12/01 21:13:29    673s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:31    685s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:32    700s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:33    710s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:34    713s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:34    714s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:13:34    714s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:13:34    714s] Info: violation cost 55.458370 (cap = 1.060100, tran = 54.398273, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:13:34    714s] |    29|   338|    -0.71|     4|     4|    -0.14|     0|     0|     0|     0|    -6.25| -5674.97|    2182|    4242|      58| 74.53%| 0:00:06.0|  5453.3M|
[12/01 21:13:34    715s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:34    715s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:13:34    715s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:13:34    715s] Info: violation cost 6.692705 (cap = 0.208739, tran = 6.483966, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:13:34    715s] |     3|    32|    -0.63|     2|     2|    -0.05|     0|     0|     0|     0|    -6.25| -5672.53|      30|       4|       3| 74.55%| 0:00:00.0|  5453.3M|
[12/01 21:13:34    716s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:13:34    716s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:13:34    716s] Info: violation cost 0.004231 (cap = 0.004231, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:13:34    716s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -6.25| -5671.91|       3|      13|       1| 74.56%| 0:00:00.0|  5453.3M|
[12/01 21:13:34    716s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:13:34    716s] 
[12/01 21:13:34    716s] ###############################################################################
[12/01 21:13:34    716s] #
[12/01 21:13:34    716s] #  Large fanout net report:  
[12/01 21:13:34    716s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 21:13:34    716s] #     - current density: 74.56
[12/01 21:13:34    716s] #
[12/01 21:13:34    716s] #  List of high fanout nets:
[12/01 21:13:34    716s] #
[12/01 21:13:34    716s] ###############################################################################
[12/01 21:13:34    716s] 
[12/01 21:13:34    716s] 
[12/01 21:13:34    716s] =======================================================================
[12/01 21:13:34    716s]                 Reasons for remaining drv violations
[12/01 21:13:34    716s] =======================================================================
[12/01 21:13:34    716s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/01 21:13:34    716s] 
[12/01 21:13:34    716s] MultiBuffering failure reasons
[12/01 21:13:34    716s] ------------------------------------------------
[12/01 21:13:34    716s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[12/01 21:13:34    716s] 
[12/01 21:13:34    716s] 
[12/01 21:13:34    716s] *** Finish DRV Fixing (cpu=0:00:59.8 real=0:00:07.0 mem=5453.3M) ***
[12/01 21:13:34    716s] 
[12/01 21:13:34    716s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5453.3M
[12/01 21:13:34    716s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.227, REAL:0.054, MEM:4821.3M
[12/01 21:13:34    716s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:4821.3M
[12/01 21:13:34    716s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4821.3M
[12/01 21:13:34    716s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:4821.3M
[12/01 21:13:34    716s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.047, REAL:0.040, MEM:4821.3M
[12/01 21:13:34    716s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:4821.3M
[12/01 21:13:34    716s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5045.3M
[12/01 21:13:34    716s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5045.3M
[12/01 21:13:34    716s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:5045.3M
[12/01 21:13:34    716s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.108, REAL:0.101, MEM:5045.3M
[12/01 21:13:34    716s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.109, REAL:0.101, MEM:5045.3M
[12/01 21:13:34    716s] TDRefine: refinePlace mode is spiral
[12/01 21:13:34    716s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.6
[12/01 21:13:34    716s] OPERPROF: Starting RefinePlace at level 1, MEM:5045.3M
[12/01 21:13:34    716s] *** Starting refinePlace (0:11:57 mem=5045.3M) ***
[12/01 21:13:35    716s] Total net bbox length = 3.746e+06 (1.747e+06 2.000e+06) (ext = 5.651e+03)
[12/01 21:13:35    716s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:13:35    716s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5045.3M
[12/01 21:13:35    716s] Starting refinePlace ...
[12/01 21:13:35    716s] One DDP V2 for no tweak run.
[12/01 21:13:35    717s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 21:13:35    717s] ** Cut row section cpu time 0:00:00.0.
[12/01 21:13:35    717s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 21:13:35    721s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.4, real=0:00:00.0, mem=5332.1MB) @(0:11:57 - 0:12:01).
[12/01 21:13:35    721s] Move report: preRPlace moves 20882 insts, mean move: 1.32 um, max move: 19.60 um 
[12/01 21:13:35    721s] 	Max move on inst (MAU_dut/B0/U14478): (834.40, 912.24) --> (826.56, 924.00)
[12/01 21:13:35    721s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
[12/01 21:13:35    721s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:13:35    721s] 
[12/01 21:13:35    721s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:13:36    722s] Move report: legalization moves 37 insts, mean move: 4.74 um, max move: 15.12 um spiral
[12/01 21:13:36    722s] 	Max move on inst (MAU_dut/FE_OFC5284_aa_mux_out_208): (1524.88, 1480.64) --> (1521.52, 1468.88)
[12/01 21:13:36    722s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=5332.1MB) @(0:12:01 - 0:12:03).
[12/01 21:13:36    722s] Move report: Detail placement moves 20886 insts, mean move: 1.33 um, max move: 19.60 um 
[12/01 21:13:36    722s] 	Max move on inst (MAU_dut/B0/U14478): (834.40, 912.24) --> (826.56, 924.00)
[12/01 21:13:36    722s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:01.0 MEM: 5332.1MB
[12/01 21:13:36    722s] Statistics of distance of Instance movement in refine placement:
[12/01 21:13:36    722s]   maximum (X+Y) =        19.60 um
[12/01 21:13:36    722s]   inst (MAU_dut/B0/U14478) with max move: (834.4, 912.24) -> (826.56, 924)
[12/01 21:13:36    722s]   mean    (X+Y) =         1.33 um
[12/01 21:13:36    722s] Total instances flipped for legalization: 2
[12/01 21:13:36    722s] Summary Report:
[12/01 21:13:36    722s] Instances move: 20886 (out of 102434 movable)
[12/01 21:13:36    722s] Instances flipped: 2
[12/01 21:13:36    722s] Mean displacement: 1.33 um
[12/01 21:13:36    722s] Max displacement: 19.60 um (Instance: MAU_dut/B0/U14478) (834.4, 912.24) -> (826.56, 924)
[12/01 21:13:36    722s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
[12/01 21:13:36    722s] Total instances moved : 20886
[12/01 21:13:36    722s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.818, REAL:1.470, MEM:5332.1M
[12/01 21:13:36    722s] Total net bbox length = 3.759e+06 (1.756e+06 2.002e+06) (ext = 5.653e+03)
[12/01 21:13:36    722s] Runtime: CPU: 0:00:05.9 REAL: 0:00:02.0 MEM: 5332.1MB
[12/01 21:13:36    722s] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:02.0, mem=5332.1MB) @(0:11:57 - 0:12:03).
[12/01 21:13:36    722s] *** Finished refinePlace (0:12:03 mem=5332.1M) ***
[12/01 21:13:36    722s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.6
[12/01 21:13:36    722s] OPERPROF: Finished RefinePlace at level 1, CPU:5.939, REAL:1.591, MEM:5332.1M
[12/01 21:13:36    723s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5332.1M
[12/01 21:13:36    723s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.221, REAL:0.044, MEM:5014.1M
[12/01 21:13:36    723s] *** maximum move = 19.60 um ***
[12/01 21:13:37    723s] *** Finished re-routing un-routed nets (5014.1M) ***
[12/01 21:13:37    723s] OPERPROF: Starting DPlace-Init at level 1, MEM:5014.1M
[12/01 21:13:37    723s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5014.1M
[12/01 21:13:37    723s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.043, MEM:5238.1M
[12/01 21:13:37    723s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5238.1M
[12/01 21:13:37    723s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5238.1M
[12/01 21:13:37    723s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5238.1M
[12/01 21:13:37    723s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:5238.1M
[12/01 21:13:37    723s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.107, REAL:0.102, MEM:5238.1M
[12/01 21:13:37    724s] 
[12/01 21:13:37    724s] *** Finish Physical Update (cpu=0:00:07.7 real=0:00:03.0 mem=5014.1M) ***
[12/01 21:13:37    724s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:13:37    724s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:37    724s] Total-nets :: 104147, Stn-nets :: 9965, ratio :: 9.56821 %
[12/01 21:13:37    724s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3894.3M
[12/01 21:13:37    724s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.215, REAL:0.036, MEM:3875.8M
[12/01 21:13:37    724s] TotalInstCnt at PhyDesignMc Destruction: 103,056
[12/01 21:13:37    724s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.2
[12/01 21:13:37    724s] *** DrvOpt #2 [finish] : cpu/real = 0:01:12.6/0:00:12.0 (6.0), totSession cpu/real = 0:12:04.6/0:07:10.2 (1.7), mem = 3875.8M
[12/01 21:13:37    724s] 
[12/01 21:13:37    724s] =============================================================================================
[12/01 21:13:37    724s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/01 21:13:37    724s] =============================================================================================
[12/01 21:13:37    724s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:13:37    724s] ---------------------------------------------------------------------------------------------
[12/01 21:13:37    724s] [ RefinePlace            ]      1   0:00:02.6  (  21.7 % )     0:00:02.6 /  0:00:07.7    2.9
[12/01 21:13:37    724s] [ SlackTraversorInit     ]      2   0:00:00.5  (   4.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 21:13:37    724s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/01 21:13:37    724s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:37    724s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.6    2.1
[12/01 21:13:37    724s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 21:13:37    724s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:37    724s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:06.6 /  0:00:57.8    8.8
[12/01 21:13:37    724s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:37    724s] [ OptEval                ]     10   0:00:01.8  (  14.8 % )     0:00:01.8 /  0:00:25.6   14.4
[12/01 21:13:37    724s] [ OptCommit              ]     10   0:00:01.1  (   9.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/01 21:13:37    724s] [ IncrTimingUpdate       ]      8   0:00:01.0  (   7.9 % )     0:00:01.0 /  0:00:08.3    8.7
[12/01 21:13:37    724s] [ PostCommitDelayUpdate  ]      8   0:00:01.3  (  11.2 % )     0:00:02.7 /  0:00:22.8    8.4
[12/01 21:13:37    724s] [ IncrDelayCalc          ]    129   0:00:01.4  (  11.6 % )     0:00:01.4 /  0:00:21.5   15.5
[12/01 21:13:37    724s] [ DrvFindVioNets         ]      4   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:01.1   12.4
[12/01 21:13:37    724s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.4   11.4
[12/01 21:13:37    724s] [ MISC                   ]          0:00:01.7  (  13.9 % )     0:00:01.7 /  0:00:04.2    2.5
[12/01 21:13:37    724s] ---------------------------------------------------------------------------------------------
[12/01 21:13:37    724s]  DrvOpt #2 TOTAL                    0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:01:12.6    6.0
[12/01 21:13:37    724s] ---------------------------------------------------------------------------------------------
[12/01 21:13:37    724s] 
[12/01 21:13:37    724s] End: GigaOpt DRV Optimization
[12/01 21:13:37    724s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 21:13:37    724s] **optDesign ... cpu = 0:01:43, real = 0:00:22, mem = 2456.0M, totSessionCpu=0:12:05 **
[12/01 21:13:37    724s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 21:13:37    724s] Deleting Lib Analyzer.
[12/01 21:13:37    724s] Begin: GigaOpt Global Optimization
[12/01 21:13:37    724s] *info: use new DP (enabled)
[12/01 21:13:37    724s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 16 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/01 21:13:37    724s] Info: 27 io nets excluded
[12/01 21:13:37    724s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:13:37    724s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:13:37    724s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:12:04.7/0:07:10.4 (1.7), mem = 3875.8M
[12/01 21:13:37    724s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.3
[12/01 21:13:37    724s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:13:37    724s] ### Creating PhyDesignMc. totSessionCpu=0:12:05 mem=3875.8M
[12/01 21:13:37    724s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:13:37    724s] OPERPROF: Starting DPlace-Init at level 1, MEM:3875.8M
[12/01 21:13:37    724s] z: 2, totalTracks: 1
[12/01 21:13:37    724s] z: 4, totalTracks: 1
[12/01 21:13:37    724s] z: 6, totalTracks: 1
[12/01 21:13:37    724s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:13:37    724s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3875.8M
[12/01 21:13:37    724s] 
[12/01 21:13:37    724s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:13:37    724s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.036, REAL:0.029, MEM:4099.8M
[12/01 21:13:37    724s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4099.8M
[12/01 21:13:37    724s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4099.8M
[12/01 21:13:38    724s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4099.8MB).
[12/01 21:13:38    724s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.087, MEM:4099.8M
[12/01 21:13:38    725s] TotalInstCnt at PhyDesignMc Initialization: 103,056
[12/01 21:13:38    725s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:05 mem=3875.8M
[12/01 21:13:38    725s] ### Creating RouteCongInterface, started
[12/01 21:13:38    725s] 
[12/01 21:13:38    725s] Creating Lib Analyzer ...
[12/01 21:13:38    725s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:13:38    725s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:13:38    725s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:13:38    725s] 
[12/01 21:13:38    725s] {RT wc 0 5 5 0}
[12/01 21:13:38    725s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:05 mem=3875.8M
[12/01 21:13:38    725s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:05 mem=3875.8M
[12/01 21:13:38    725s] Creating Lib Analyzer, finished. 
[12/01 21:13:38    725s] 
[12/01 21:13:38    725s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[12/01 21:13:38    725s] 
[12/01 21:13:38    725s] #optDebug: {0, 1.000}
[12/01 21:13:38    725s] ### Creating RouteCongInterface, finished
[12/01 21:13:38    725s] ### Creating LA Mngr. totSessionCpu=0:12:06 mem=3875.8M
[12/01 21:13:38    725s] ### Creating LA Mngr, finished. totSessionCpu=0:12:06 mem=3875.8M
[12/01 21:13:39    728s] *info: 27 io nets excluded
[12/01 21:13:39    728s] *info: 624 clock nets excluded
[12/01 21:13:39    728s] *info: 651 no-driver nets excluded.
[12/01 21:13:40    728s] *info: 623 nets with fixed/cover wires excluded.
[12/01 21:13:40    728s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4282.1M
[12/01 21:13:40    728s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4282.1M
[12/01 21:13:40    728s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 21:13:40    728s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 21:13:40    728s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:13:40    728s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:40    728s] ** GigaOpt Global Opt WNS Slack -6.251  TNS Slack -5671.912 
[12/01 21:13:40    728s] +--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:13:40    728s] |  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 21:13:40    728s] +--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:13:40    728s] |  -6.251|-5671.912|   74.56%|   0:00:00.0| 4282.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[141]/D             |
[12/01 21:13:45    761s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:45    761s] |  -5.421|-1157.392|   74.77%|   0:00:05.0| 5106.4M|        wc|  default| MAU_dut/B2/ram_reg[117]/D             |
[12/01 21:13:46    769s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:46    769s] |  -3.779| -725.174|   74.97%|   0:00:01.0| 5106.4M|        wc|  default| MAU_dut/B2/ram_reg[413]/D             |
[12/01 21:13:47    770s] |  -3.779| -725.174|   74.97%|   0:00:01.0| 5106.4M|        wc|  default| MAU_dut/B2/ram_reg[413]/D             |
[12/01 21:13:47    775s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:47    775s] |  -2.750| -448.841|   75.06%|   0:00:00.0| 5106.4M|        wc|  default| MAU_dut/B2/ram_reg[413]/D             |
[12/01 21:13:49    786s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:49    786s] |  -1.341| -213.930|   75.16%|   0:00:02.0| 5182.7M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
[12/01 21:13:49    790s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:49    790s] |  -1.256| -187.223|   75.21%|   0:00:00.0| 5182.7M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
[12/01 21:13:49    790s] |  -1.256| -187.223|   75.21%|   0:00:00.0| 5182.7M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
[12/01 21:13:49    792s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:49    792s] |  -1.165| -163.111|   75.24%|   0:00:00.0| 5182.7M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
[12/01 21:13:50    798s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:50    798s] |  -0.782| -113.829|   75.25%|   0:00:01.0| 5239.9M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
[12/01 21:13:50    799s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:50    799s] |  -0.664|  -96.991|   75.29%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[215]/D             |
[12/01 21:13:50    800s] |  -0.664|  -96.991|   75.29%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[215]/D             |
[12/01 21:13:50    801s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:50    801s] |  -0.661|  -81.057|   75.30%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
[12/01 21:13:51    806s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:51    806s] |  -0.620|  -79.437|   75.34%|   0:00:01.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
[12/01 21:13:51    807s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:51    807s] |  -0.564|  -73.555|   75.36%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
[12/01 21:13:51    808s] |  -0.564|  -73.555|   75.36%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
[12/01 21:13:51    808s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:51    808s] |  -0.552|  -66.028|   75.36%|   0:00:00.0| 5239.9M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
[12/01 21:13:52    813s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:52    813s] |  -0.533|  -61.521|   75.39%|   0:00:01.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:52    814s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:52    814s] |  -0.533|  -57.746|   75.40%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:52    814s] |  -0.533|  -57.746|   75.40%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:52    815s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:52    815s] |  -0.533|  -54.934|   75.41%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:53    819s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:53    819s] |  -0.533|  -55.544|   75.42%|   0:00:01.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:53    820s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:53    820s] |  -0.533|  -54.461|   75.42%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:53    820s] |  -0.533|  -54.461|   75.42%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:53    821s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:53    821s] |  -0.533|  -53.215|   75.43%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:54    825s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:54    825s] |  -0.506|  -52.664|   75.45%|   0:00:01.0| 5392.5M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
[12/01 21:13:54    825s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:54    825s] |  -0.493|  -47.968|   75.46%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:54    826s] |  -0.493|  -47.968|   75.46%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:13:54    826s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:54    826s] |  -0.478|  -50.519|   75.47%|   0:00:00.0| 5392.5M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
[12/01 21:13:54    826s] +--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:13:54    826s] 
[12/01 21:13:54    826s] *** Finish post-CTS Global Setup Fixing (cpu=0:01:38 real=0:00:14.0 mem=5392.5M) ***
[12/01 21:13:54    826s] 
[12/01 21:13:54    826s] *** Finish post-CTS Setup Fixing (cpu=0:01:38 real=0:00:14.0 mem=5392.5M) ***
[12/01 21:13:54    827s] ** GigaOpt Global Opt End WNS Slack -0.478  TNS Slack -50.519 
[12/01 21:13:54    827s] Total-nets :: 105251, Stn-nets :: 12956, ratio :: 12.3096 %
[12/01 21:13:54    827s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4243.7M
[12/01 21:13:54    827s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.231, REAL:0.050, MEM:3935.2M
[12/01 21:13:54    827s] TotalInstCnt at PhyDesignMc Destruction: 104,160
[12/01 21:13:54    827s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.3
[12/01 21:13:54    827s] *** GlobalOpt #1 [finish] : cpu/real = 0:01:42.7/0:00:16.7 (6.2), totSession cpu/real = 0:13:47.4/0:07:27.1 (1.9), mem = 3935.2M
[12/01 21:13:54    827s] 
[12/01 21:13:54    827s] =============================================================================================
[12/01 21:13:54    827s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/01 21:13:54    827s] =============================================================================================
[12/01 21:13:54    827s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:13:54    827s] ---------------------------------------------------------------------------------------------
[12/01 21:13:54    827s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 21:13:54    827s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.2
[12/01 21:13:54    827s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:54    827s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.6    2.0
[12/01 21:13:54    827s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 21:13:54    827s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:13:54    827s] [ TransformInit          ]      1   0:00:01.7  (  10.0 % )     0:00:01.7 /  0:00:02.6    1.6
[12/01 21:13:54    827s] [ OptSingleIteration     ]     28   0:00:00.3  (   1.7 % )     0:00:13.5 /  0:01:37.9    7.3
[12/01 21:13:54    827s] [ OptGetWeight           ]     28   0:00:02.8  (  17.0 % )     0:00:02.8 /  0:00:02.8    1.0
[12/01 21:13:54    827s] [ OptEval                ]     28   0:00:03.8  (  22.6 % )     0:00:03.8 /  0:00:51.9   13.8
[12/01 21:13:54    827s] [ OptCommit              ]     28   0:00:01.6  (   9.4 % )     0:00:01.6 /  0:00:01.6    1.0
[12/01 21:13:54    827s] [ IncrTimingUpdate       ]     21   0:00:01.3  (   8.0 % )     0:00:01.3 /  0:00:12.6    9.5
[12/01 21:13:54    827s] [ PostCommitDelayUpdate  ]     28   0:00:00.8  (   4.9 % )     0:00:01.6 /  0:00:12.9    7.9
[12/01 21:13:54    827s] [ IncrDelayCalc          ]    246   0:00:00.8  (   4.9 % )     0:00:00.8 /  0:00:12.1   14.7
[12/01 21:13:54    827s] [ SetupOptGetWorkingSet  ]     28   0:00:00.6  (   3.7 % )     0:00:00.6 /  0:00:05.4    8.8
[12/01 21:13:54    827s] [ SetupOptGetActiveNode  ]     28   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:03.5   12.1
[12/01 21:13:54    827s] [ SetupOptSlackGraph     ]     28   0:00:01.1  (   6.8 % )     0:00:01.1 /  0:00:06.9    6.1
[12/01 21:13:54    827s] [ MISC                   ]          0:00:00.7  (   4.3 % )     0:00:00.7 /  0:00:01.0    1.4
[12/01 21:13:54    827s] ---------------------------------------------------------------------------------------------
[12/01 21:13:54    827s]  GlobalOpt #1 TOTAL                 0:00:16.7  ( 100.0 % )     0:00:16.7 /  0:01:42.7    6.2
[12/01 21:13:54    827s] ---------------------------------------------------------------------------------------------
[12/01 21:13:54    827s] 
[12/01 21:13:54    827s] End: GigaOpt Global Optimization
[12/01 21:13:54    827s] *** Timing NOT met, worst failing slack is -0.478
[12/01 21:13:54    827s] *** Check timing (0:00:00.1)
[12/01 21:13:54    827s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 21:13:54    827s] Deleting Lib Analyzer.
[12/01 21:13:54    827s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/01 21:13:54    827s] Info: 27 io nets excluded
[12/01 21:13:54    827s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:13:54    827s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:13:54    827s] ### Creating LA Mngr. totSessionCpu=0:13:48 mem=3935.2M
[12/01 21:13:54    827s] ### Creating LA Mngr, finished. totSessionCpu=0:13:48 mem=3935.2M
[12/01 21:13:54    827s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 21:13:54    827s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3935.2M
[12/01 21:13:54    827s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.044, REAL:0.039, MEM:4159.2M
[12/01 21:13:54    827s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:13:54    827s] ### Creating PhyDesignMc. totSessionCpu=0:13:48 mem=4311.0M
[12/01 21:13:54    827s] OPERPROF: Starting DPlace-Init at level 1, MEM:4311.0M
[12/01 21:13:54    827s] z: 2, totalTracks: 1
[12/01 21:13:54    827s] z: 4, totalTracks: 1
[12/01 21:13:54    827s] z: 6, totalTracks: 1
[12/01 21:13:54    827s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:13:54    827s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4311.0M
[12/01 21:13:54    827s] 
[12/01 21:13:54    827s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:13:54    827s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.025, MEM:4567.0M
[12/01 21:13:54    827s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4567.0M
[12/01 21:13:54    827s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4567.0M
[12/01 21:13:54    827s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4567.0MB).
[12/01 21:13:54    827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.086, MEM:4567.0M
[12/01 21:13:55    828s] TotalInstCnt at PhyDesignMc Initialization: 104,160
[12/01 21:13:55    828s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:48 mem=4343.0M
[12/01 21:13:55    828s] Begin: Area Reclaim Optimization
[12/01 21:13:55    828s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:13:48.4/0:07:27.7 (1.9), mem = 4343.0M
[12/01 21:13:55    828s] 
[12/01 21:13:55    828s] Creating Lib Analyzer ...
[12/01 21:13:55    828s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:13:55    828s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:13:55    828s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:13:55    828s] 
[12/01 21:13:55    828s] {RT wc 0 5 5 0}
[12/01 21:13:55    828s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:48 mem=4345.0M
[12/01 21:13:55    828s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:48 mem=4345.0M
[12/01 21:13:55    828s] Creating Lib Analyzer, finished. 
[12/01 21:13:55    828s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.4
[12/01 21:13:55    828s] ### Creating RouteCongInterface, started
[12/01 21:13:55    828s] 
[12/01 21:13:55    828s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[12/01 21:13:55    828s] 
[12/01 21:13:55    828s] #optDebug: {0, 1.000}
[12/01 21:13:55    828s] ### Creating RouteCongInterface, finished
[12/01 21:13:55    828s] ### Creating LA Mngr. totSessionCpu=0:13:49 mem=4345.0M
[12/01 21:13:55    828s] ### Creating LA Mngr, finished. totSessionCpu=0:13:49 mem=4345.0M
[12/01 21:13:55    828s] Usable buffer cells for single buffer setup transform:
[12/01 21:13:55    828s] BUFX1 
[12/01 21:13:55    828s] Number of usable buffer cells above: 1
[12/01 21:13:55    828s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4345.0M
[12/01 21:13:55    828s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.001, MEM:4345.0M
[12/01 21:13:55    829s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:13:55    829s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:55    829s] Reclaim Optimization WNS Slack -0.478  TNS Slack -50.519 Density 75.47
[12/01 21:13:55    829s] +---------+---------+--------+--------+------------+--------+
[12/01 21:13:55    829s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 21:13:55    829s] +---------+---------+--------+--------+------------+--------+
[12/01 21:13:55    829s] |   75.47%|        -|  -0.478| -50.519|   0:00:00.0| 4345.0M|
[12/01 21:13:56    835s] |   75.47%|        0|  -0.478| -50.519|   0:00:01.0| 4650.3M|
[12/01 21:13:56    835s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 21:13:56    835s] |   75.47%|        0|  -0.478| -50.519|   0:00:00.0| 4650.3M|
[12/01 21:13:56    837s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    837s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    838s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    839s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    840s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    840s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    841s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    841s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    843s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:57    843s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:58    844s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:58    844s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:58    845s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:58    846s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:58    848s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:58    850s] |   75.03%|      735|  -0.481| -50.533|   0:00:02.0| 5027.9M|
[12/01 21:13:59    851s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:59    852s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:59    854s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:13:59    857s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:00    860s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:00    861s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:00    864s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:00    864s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:00    867s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:00    867s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:01    869s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:01    870s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:01    872s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:01    872s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:01    873s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:01    874s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:01    876s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:01    877s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    878s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    878s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    879s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    880s] |   74.46%|     1949|  -0.480| -51.910|   0:00:04.0| 5027.9M|
[12/01 21:14:02    881s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    881s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    881s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    881s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    882s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    882s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:02    883s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:03    884s] |   74.45%|       48|  -0.480| -52.014|   0:00:01.0| 5027.9M|
[12/01 21:14:03    885s] |   74.45%|        0|  -0.480| -52.014|   0:00:00.0| 5027.9M|
[12/01 21:14:03    885s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 21:14:03    885s] |   74.45%|        0|  -0.480| -52.014|   0:00:00.0| 5027.9M|
[12/01 21:14:03    885s] +---------+---------+--------+--------+------------+--------+
[12/01 21:14:03    885s] Reclaim Optimization End WNS Slack -0.480  TNS Slack -52.014 Density 74.45
[12/01 21:14:03    885s] 
[12/01 21:14:03    885s] ** Summary: Restruct = 0 Buffer Deletion = 254 Declone = 647 Resize = 1911 **
[12/01 21:14:03    885s] --------------------------------------------------------------
[12/01 21:14:03    885s] |                                   | Total     | Sequential |
[12/01 21:14:03    885s] --------------------------------------------------------------
[12/01 21:14:03    885s] | Num insts resized                 |    1878  |       0    |
[12/01 21:14:03    885s] | Num insts undone                  |      84  |       0    |
[12/01 21:14:03    885s] | Num insts Downsized               |    1878  |       0    |
[12/01 21:14:03    885s] | Num insts Samesized               |       0  |       0    |
[12/01 21:14:03    885s] | Num insts Upsized                 |       0  |       0    |
[12/01 21:14:03    885s] | Num multiple commits+uncommits    |      37  |       -    |
[12/01 21:14:03    885s] --------------------------------------------------------------
[12/01 21:14:03    885s] End: Core Area Reclaim Optimization (cpu = 0:00:57.0) (real = 0:00:08.0) **
[12/01 21:14:03    885s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.4
[12/01 21:14:03    885s] *** AreaOpt #1 [finish] : cpu/real = 0:00:57.0/0:00:08.3 (6.8), totSession cpu/real = 0:14:45.4/0:07:36.0 (1.9), mem = 5027.9M
[12/01 21:14:03    885s] 
[12/01 21:14:03    885s] =============================================================================================
[12/01 21:14:03    885s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/01 21:14:03    885s] =============================================================================================
[12/01 21:14:03    885s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:14:03    885s] ---------------------------------------------------------------------------------------------
[12/01 21:14:03    885s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 21:14:03    885s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 21:14:03    885s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:03    885s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.2
[12/01 21:14:03    885s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:03    885s] [ OptSingleIteration     ]      7   0:00:00.4  (   4.6 % )     0:00:06.5 /  0:00:55.1    8.5
[12/01 21:14:03    885s] [ OptGetWeight           ]    342   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:03    885s] [ OptEval                ]    342   0:00:01.3  (  15.1 % )     0:00:01.3 /  0:00:17.2   13.7
[12/01 21:14:03    885s] [ OptCommit              ]    342   0:00:00.3  (   3.8 % )     0:00:00.3 /  0:00:00.4    1.1
[12/01 21:14:03    885s] [ IncrTimingUpdate       ]     99   0:00:02.4  (  28.3 % )     0:00:02.4 /  0:00:20.0    8.5
[12/01 21:14:03    885s] [ PostCommitDelayUpdate  ]    360   0:00:01.0  (  12.5 % )     0:00:02.2 /  0:00:16.9    7.9
[12/01 21:14:03    885s] [ IncrDelayCalc          ]    561   0:00:01.1  (  13.3 % )     0:00:01.1 /  0:00:15.9   14.4
[12/01 21:14:03    885s] [ MISC                   ]          0:00:01.4  (  16.6 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 21:14:03    885s] ---------------------------------------------------------------------------------------------
[12/01 21:14:03    885s]  AreaOpt #1 TOTAL                   0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:57.0    6.8
[12/01 21:14:03    885s] ---------------------------------------------------------------------------------------------
[12/01 21:14:03    885s] 
[12/01 21:14:03    885s] Executing incremental physical updates
[12/01 21:14:03    885s] Executing incremental physical updates
[12/01 21:14:03    885s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4618.6M
[12/01 21:14:03    885s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.223, REAL:0.041, MEM:3940.1M
[12/01 21:14:03    885s] TotalInstCnt at PhyDesignMc Destruction: 103,266
[12/01 21:14:03    885s] End: Area Reclaim Optimization (cpu=0:00:57, real=0:00:08, mem=3940.06M, totSessionCpu=0:14:46).
[12/01 21:14:04    886s] Deleting Lib Analyzer.
[12/01 21:14:04    886s] Begin: GigaOpt DRV Optimization
[12/01 21:14:04    886s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/01 21:14:04    886s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:14:46.4/0:07:36.6 (1.9), mem = 3940.1M
[12/01 21:14:04    886s] Info: 27 io nets excluded
[12/01 21:14:04    886s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:14:04    886s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:14:04    886s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.5
[12/01 21:14:04    886s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:14:04    886s] ### Creating PhyDesignMc. totSessionCpu=0:14:47 mem=3940.1M
[12/01 21:14:04    886s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:14:04    886s] OPERPROF: Starting DPlace-Init at level 1, MEM:3940.1M
[12/01 21:14:04    886s] z: 2, totalTracks: 1
[12/01 21:14:04    886s] z: 4, totalTracks: 1
[12/01 21:14:04    886s] z: 6, totalTracks: 1
[12/01 21:14:04    886s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:04    886s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3940.1M
[12/01 21:14:04    886s] 
[12/01 21:14:04    886s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:04    886s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.041, MEM:4164.1M
[12/01 21:14:04    886s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4164.1M
[12/01 21:14:04    886s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4164.1M
[12/01 21:14:04    886s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4164.1MB).
[12/01 21:14:04    886s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.106, REAL:0.100, MEM:4164.1M
[12/01 21:14:04    887s] TotalInstCnt at PhyDesignMc Initialization: 103,266
[12/01 21:14:04    887s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:47 mem=3940.1M
[12/01 21:14:04    887s] ### Creating RouteCongInterface, started
[12/01 21:14:04    887s] 
[12/01 21:14:04    887s] Creating Lib Analyzer ...
[12/01 21:14:04    887s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:14:04    887s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:14:04    887s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:14:04    887s] 
[12/01 21:14:04    887s] {RT wc 0 5 5 0}
[12/01 21:14:04    887s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:47 mem=3940.1M
[12/01 21:14:04    887s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:47 mem=3940.1M
[12/01 21:14:04    887s] Creating Lib Analyzer, finished. 
[12/01 21:14:04    887s] 
[12/01 21:14:04    887s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[12/01 21:14:04    887s] 
[12/01 21:14:04    887s] #optDebug: {0, 1.000}
[12/01 21:14:04    887s] ### Creating RouteCongInterface, finished
[12/01 21:14:04    887s] ### Creating LA Mngr. totSessionCpu=0:14:47 mem=3940.1M
[12/01 21:14:04    887s] ### Creating LA Mngr, finished. totSessionCpu=0:14:47 mem=3940.1M
[12/01 21:14:06    891s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4346.4M
[12/01 21:14:06    891s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4346.4M
[12/01 21:14:06    892s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:06    892s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:06    892s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:14:06    892s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 21:14:06    892s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:14:06    892s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 21:14:06    892s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:14:06    892s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:14:06    892s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:14:06    892s] Info: violation cost 0.585953 (cap = 0.574978, tran = 0.010974, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:14:06    892s] |     4|    14|    -0.00|     3|     3|    -0.13|     0|     0|     0|     0|    -0.48|   -52.01|       0|       0|       0| 74.45%|          |         |
[12/01 21:14:06    893s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:14:06    893s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:14:06    893s] Info: violation cost 0.210587 (cap = 0.210587, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:14:06    893s] |     0|     0|     0.00|     3|     3|    -0.05|     0|     0|     0|     0|    -0.48|   -52.01|       5|       0|       0| 74.46%| 0:00:00.0|  5030.9M|
[12/01 21:14:06    893s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:14:06    893s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:14:06    893s] Info: violation cost 0.014114 (cap = 0.014114, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:14:06    893s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -0.48|   -52.01|       1|       0|       0| 74.46%| 0:00:00.0|  5030.9M|
[12/01 21:14:06    893s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:14:06    893s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:14:06    893s] Info: violation cost 0.014114 (cap = 0.014114, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:14:06    893s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0|    -0.48|   -52.01|       0|       0|       0| 74.46%| 0:00:00.0|  5030.9M|
[12/01 21:14:06    893s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:14:06    893s] 
[12/01 21:14:06    893s] ###############################################################################
[12/01 21:14:06    893s] #
[12/01 21:14:06    893s] #  Large fanout net report:  
[12/01 21:14:06    893s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 21:14:06    893s] #     - current density: 74.46
[12/01 21:14:06    893s] #
[12/01 21:14:06    893s] #  List of high fanout nets:
[12/01 21:14:06    893s] #
[12/01 21:14:06    893s] ###############################################################################
[12/01 21:14:06    893s] 
[12/01 21:14:06    893s] 
[12/01 21:14:06    893s] =======================================================================
[12/01 21:14:06    893s]                 Reasons for remaining drv violations
[12/01 21:14:06    893s] =======================================================================
[12/01 21:14:06    893s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[12/01 21:14:06    893s] 
[12/01 21:14:06    893s] MultiBuffering failure reasons
[12/01 21:14:06    893s] ------------------------------------------------
[12/01 21:14:06    893s] *info:     2 net(s): Could not be fixed because the gain is not enough.
[12/01 21:14:06    893s] 
[12/01 21:14:06    893s] 
[12/01 21:14:06    893s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:00.0 mem=5030.9M) ***
[12/01 21:14:06    893s] 
[12/01 21:14:06    893s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5030.9M
[12/01 21:14:06    893s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.217, REAL:0.035, MEM:5030.9M
[12/01 21:14:06    893s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5030.9M
[12/01 21:14:06    893s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5030.9M
[12/01 21:14:06    893s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5030.9M
[12/01 21:14:07    893s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.048, REAL:0.042, MEM:5030.9M
[12/01 21:14:07    893s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5030.9M
[12/01 21:14:07    893s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5254.9M
[12/01 21:14:07    893s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5254.9M
[12/01 21:14:07    893s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:5254.9M
[12/01 21:14:07    893s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.112, REAL:0.106, MEM:5254.9M
[12/01 21:14:07    893s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.113, REAL:0.106, MEM:5254.9M
[12/01 21:14:07    893s] TDRefine: refinePlace mode is spiral
[12/01 21:14:07    893s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.7
[12/01 21:14:07    893s] OPERPROF: Starting RefinePlace at level 1, MEM:5254.9M
[12/01 21:14:07    893s] *** Starting refinePlace (0:14:54 mem=5254.9M) ***
[12/01 21:14:07    893s] Total net bbox length = 3.769e+06 (1.756e+06 2.012e+06) (ext = 5.599e+03)
[12/01 21:14:07    894s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:14:07    894s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5254.9M
[12/01 21:14:07    894s] Starting refinePlace ...
[12/01 21:14:07    894s] One DDP V2 for no tweak run.
[12/01 21:14:07    894s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 21:14:07    894s] ** Cut row section cpu time 0:00:00.0.
[12/01 21:14:07    894s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 21:14:07    898s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.4, real=0:00:00.0, mem=5311.2MB) @(0:14:54 - 0:14:58).
[12/01 21:14:07    898s] Move report: preRPlace moves 13267 insts, mean move: 1.42 um, max move: 15.68 um 
[12/01 21:14:07    898s] 	Max move on inst (MAU_dut/B0/ram_reg[210]): (1450.96, 1449.28) --> (1462.72, 1445.36)
[12/01 21:14:07    898s] 	Length: 25 sites, height: 1 rows, site name: core7T, cell type: DFFQQBX1
[12/01 21:14:07    898s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:14:08    898s] 
[12/01 21:14:08    898s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:14:08    899s] Move report: legalization moves 51 insts, mean move: 4.29 um, max move: 15.12 um spiral
[12/01 21:14:08    899s] 	Max move on inst (MAU_dut/FE_OFC12051_dd_mux_out_409): (305.76, 892.64) --> (309.12, 904.40)
[12/01 21:14:08    899s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=5335.6MB) @(0:14:58 - 0:15:00).
[12/01 21:14:08    899s] Move report: Detail placement moves 13288 insts, mean move: 1.44 um, max move: 15.68 um 
[12/01 21:14:08    899s] 	Max move on inst (MAU_dut/B0/ram_reg[210]): (1450.96, 1449.28) --> (1462.72, 1445.36)
[12/01 21:14:08    899s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:01.0 MEM: 5335.6MB
[12/01 21:14:08    899s] Statistics of distance of Instance movement in refine placement:
[12/01 21:14:08    899s]   maximum (X+Y) =        15.68 um
[12/01 21:14:08    899s]   inst (MAU_dut/B0/ram_reg[210]) with max move: (1450.96, 1449.28) -> (1462.72, 1445.36)
[12/01 21:14:08    899s]   mean    (X+Y) =         1.44 um
[12/01 21:14:08    899s] Total instances flipped for legalization: 4
[12/01 21:14:08    899s] Summary Report:
[12/01 21:14:08    899s] Instances move: 13288 (out of 102650 movable)
[12/01 21:14:08    899s] Instances flipped: 4
[12/01 21:14:08    899s] Mean displacement: 1.44 um
[12/01 21:14:08    899s] Max displacement: 15.68 um (Instance: MAU_dut/B0/ram_reg[210]) (1450.96, 1449.28) -> (1462.72, 1445.36)
[12/01 21:14:08    899s] 	Length: 25 sites, height: 1 rows, site name: core7T, cell type: DFFQQBX1
[12/01 21:14:08    899s] Total instances moved : 13288
[12/01 21:14:08    899s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.820, REAL:1.473, MEM:5335.6M
[12/01 21:14:08    899s] Total net bbox length = 3.778e+06 (1.763e+06 2.015e+06) (ext = 5.588e+03)
[12/01 21:14:08    899s] Runtime: CPU: 0:00:05.9 REAL: 0:00:01.0 MEM: 5335.6MB
[12/01 21:14:08    899s] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:01.0, mem=5335.6MB) @(0:14:54 - 0:15:00).
[12/01 21:14:08    899s] *** Finished refinePlace (0:15:00 mem=5335.6M) ***
[12/01 21:14:08    899s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.7
[12/01 21:14:08    899s] OPERPROF: Finished RefinePlace at level 1, CPU:5.947, REAL:1.599, MEM:5335.6M
[12/01 21:14:08    900s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5335.6M
[12/01 21:14:09    900s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.229, REAL:0.048, MEM:5030.6M
[12/01 21:14:09    900s] *** maximum move = 15.68 um ***
[12/01 21:14:09    900s] *** Finished re-routing un-routed nets (5030.6M) ***
[12/01 21:14:09    900s] TotalInstCnt at stopUpdate before init: 103,272
[12/01 21:14:09    900s] OPERPROF: Starting DPlace-Init at level 1, MEM:5030.6M
[12/01 21:14:09    900s] z: 2, totalTracks: 1
[12/01 21:14:09    900s] z: 4, totalTracks: 1
[12/01 21:14:09    900s] z: 6, totalTracks: 1
[12/01 21:14:09    900s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:09    900s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5030.6M
[12/01 21:14:09    900s] 
[12/01 21:14:09    900s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:09    900s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.049, REAL:0.044, MEM:5254.6M
[12/01 21:14:09    900s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5254.6M
[12/01 21:14:09    900s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5254.6M
[12/01 21:14:09    900s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5254.6M
[12/01 21:14:09    900s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:5254.6M
[12/01 21:14:09    900s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5254.6MB).
[12/01 21:14:09    900s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.104, MEM:5254.6M
[12/01 21:14:09    901s] TotalInstCnt at stopUpdate after init: 103,272
[12/01 21:14:09    901s] 
[12/01 21:14:09    901s] *** Finish Physical Update (cpu=0:00:07.7 real=0:00:03.0 mem=5030.6M) ***
[12/01 21:14:09    901s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:09    901s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:09    901s] Total-nets :: 104363, Stn-nets :: 12074, ratio :: 11.5692 %
[12/01 21:14:09    901s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4619.8M
[12/01 21:14:09    901s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.222, REAL:0.040, MEM:3935.2M
[12/01 21:14:09    901s] TotalInstCnt at PhyDesignMc Destruction: 103,272
[12/01 21:14:09    901s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.5
[12/01 21:14:09    901s] *** DrvOpt #3 [finish] : cpu/real = 0:00:15.3/0:00:05.7 (2.7), totSession cpu/real = 0:15:01.8/0:07:42.3 (2.0), mem = 3935.2M
[12/01 21:14:09    901s] 
[12/01 21:14:09    901s] =============================================================================================
[12/01 21:14:09    901s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/01 21:14:09    901s] =============================================================================================
[12/01 21:14:09    901s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:14:09    901s] ---------------------------------------------------------------------------------------------
[12/01 21:14:09    901s] [ RefinePlace            ]      1   0:00:02.6  (  45.4 % )     0:00:02.6 /  0:00:07.7    3.0
[12/01 21:14:09    901s] [ SlackTraversorInit     ]      2   0:00:00.5  (   9.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 21:14:09    901s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 21:14:09    901s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:09    901s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   6.0 % )     0:00:00.3 /  0:00:00.7    2.0
[12/01 21:14:09    901s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 21:14:09    901s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:09    901s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.3    2.6
[12/01 21:14:09    901s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:09    901s] [ OptEval                ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    2.0
[12/01 21:14:09    901s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:09    901s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    4.0
[12/01 21:14:09    901s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:09    901s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:09    901s] [ DrvFindVioNets         ]      4   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.7   11.4
[12/01 21:14:09    901s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.4   10.0
[12/01 21:14:09    901s] [ MISC                   ]          0:00:01.8  (  31.7 % )     0:00:01.8 /  0:00:04.8    2.7
[12/01 21:14:09    901s] ---------------------------------------------------------------------------------------------
[12/01 21:14:09    901s]  DrvOpt #3 TOTAL                    0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:15.3    2.7
[12/01 21:14:09    901s] ---------------------------------------------------------------------------------------------
[12/01 21:14:09    901s] 
[12/01 21:14:09    901s] End: GigaOpt DRV Optimization
[12/01 21:14:09    901s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/01 21:14:09    901s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3935.2M
[12/01 21:14:09    901s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.026, MEM:4159.2M
[12/01 21:14:10    903s] 
------------------------------------------------------------------
     Summary (cpu=0.26min real=0.08min mem=3935.2M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.221  | -0.480  |
|           TNS (ns):| -52.004 | -0.602  | -52.004 |
|    Violating Paths:|   242   |    3    |   242   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:14:10    903s] Density: 74.458%
Routing Overflow: 0.02% H and 0.13% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:42, real = 0:00:55, mem = 2476.3M, totSessionCpu=0:15:04 **
[12/01 21:14:10    903s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:10    903s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:10    903s] 
[12/01 21:14:10    903s] Active setup views:
[12/01 21:14:10    903s]  wc
[12/01 21:14:10    903s]   Dominating endpoints: 0
[12/01 21:14:10    903s]   Dominating TNS: -0.000
[12/01 21:14:10    903s] 
[12/01 21:14:10    903s] Deleting Lib Analyzer.
[12/01 21:14:10    903s] Begin: GigaOpt Optimization in WNS mode
[12/01 21:14:10    903s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 16 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/01 21:14:10    903s] Info: 27 io nets excluded
[12/01 21:14:10    904s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:14:10    904s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:14:10    904s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:15:04.1/0:07:43.3 (2.0), mem = 3935.2M
[12/01 21:14:10    904s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.6
[12/01 21:14:10    904s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:14:10    904s] ### Creating PhyDesignMc. totSessionCpu=0:15:04 mem=3935.2M
[12/01 21:14:10    904s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:14:10    904s] OPERPROF: Starting DPlace-Init at level 1, MEM:3935.2M
[12/01 21:14:10    904s] z: 2, totalTracks: 1
[12/01 21:14:10    904s] z: 4, totalTracks: 1
[12/01 21:14:10    904s] z: 6, totalTracks: 1
[12/01 21:14:10    904s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:10    904s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3935.2M
[12/01 21:14:10    904s] 
[12/01 21:14:10    904s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:10    904s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.026, MEM:4191.2M
[12/01 21:14:10    904s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4191.2M
[12/01 21:14:10    904s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4191.2M
[12/01 21:14:10    904s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4191.2MB).
[12/01 21:14:10    904s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.085, MEM:4191.2M
[12/01 21:14:11    904s] TotalInstCnt at PhyDesignMc Initialization: 103,272
[12/01 21:14:11    904s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:05 mem=3936.7M
[12/01 21:14:11    904s] ### Creating RouteCongInterface, started
[12/01 21:14:11    904s] 
[12/01 21:14:11    904s] Creating Lib Analyzer ...
[12/01 21:14:11    904s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:14:11    904s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:14:11    904s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:14:11    904s] 
[12/01 21:14:11    904s] {RT wc 0 5 5 0}
[12/01 21:14:11    904s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:05 mem=3936.7M
[12/01 21:14:11    904s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:05 mem=3936.7M
[12/01 21:14:11    904s] Creating Lib Analyzer, finished. 
[12/01 21:14:11    904s] 
[12/01 21:14:11    904s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.8500} 
[12/01 21:14:11    904s] 
[12/01 21:14:11    904s] #optDebug: {0, 1.000}
[12/01 21:14:11    904s] ### Creating RouteCongInterface, finished
[12/01 21:14:11    904s] ### Creating LA Mngr. totSessionCpu=0:15:05 mem=3936.7M
[12/01 21:14:11    904s] ### Creating LA Mngr, finished. totSessionCpu=0:15:05 mem=3936.7M
[12/01 21:14:12    907s] *info: 27 io nets excluded
[12/01 21:14:12    907s] *info: 624 clock nets excluded
[12/01 21:14:12    907s] *info: 695 no-driver nets excluded.
[12/01 21:14:12    907s] *info: 623 nets with fixed/cover wires excluded.
[12/01 21:14:13    907s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.4019804.1
[12/01 21:14:13    907s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/01 21:14:13    907s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:13    907s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:13    907s] ** GigaOpt Optimizer WNS Slack -0.480 TNS Slack -52.014 Density 74.46
[12/01 21:14:13    907s] Optimizer WNS Pass 0
[12/01 21:14:13    907s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.480|-52.014|
|reg2reg   |-0.221| -0.602|
|HEPG      |-0.221| -0.602|
|All Paths |-0.480|-52.014|
+----------+------+-------+

[12/01 21:14:13    907s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4343.0M
[12/01 21:14:13    907s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:4343.0M
[12/01 21:14:13    908s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 21:14:13    908s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 21:14:13    908s] Active Path Group: reg2reg  
[12/01 21:14:13    908s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:13    908s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 21:14:13    908s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:13    908s] |  -0.221|   -0.480|  -0.602|  -52.014|   74.46%|   0:00:00.0| 4343.0M|        wc|  reg2reg| MAU_dut/B2/ram_reg[455]/D             |
[12/01 21:14:13    908s] |   0.002|   -0.480|   0.000|  -51.233|   74.46%|   0:00:00.0| 5015.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[66]/D              |
[12/01 21:14:13    909s] |   0.022|   -0.480|   0.000|  -51.324|   74.46%|   0:00:00.0| 5050.3M|        wc|  reg2reg| MAU_dut/B3/ram_reg[455]/D             |
[12/01 21:14:13    909s] |   0.053|   -0.480|   0.000|  -51.039|   74.46%|   0:00:00.0| 5053.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[377]/D             |
[12/01 21:14:13    909s] |   0.053|   -0.480|   0.000|  -51.039|   74.46%|   0:00:00.0| 5053.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[377]/D             |
[12/01 21:14:13    909s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:13    909s] 
[12/01 21:14:13    909s] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:00.0 mem=5053.4M) ***
[12/01 21:14:13    909s] Active Path Group: default 
[12/01 21:14:13    909s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:13    909s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 21:14:13    909s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:13    909s] |  -0.480|   -0.480| -51.039|  -51.039|   74.46%|   0:00:00.0| 5053.4M|        wc|  default| MAU_dut/B1/ram_reg[199]/D             |
[12/01 21:14:14    910s] |  -0.450|   -0.450| -50.164|  -50.164|   74.46%|   0:00:01.0| 5228.2M|        wc|  default| MAU_dut/B0/ram_reg[343]/D             |
[12/01 21:14:14    910s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:14    910s] |  -0.426|   -0.426| -49.499|  -49.499|   74.47%|   0:00:00.0| 5228.2M|        wc|  default| MAU_dut/B1/ram_reg[47]/D              |
[12/01 21:14:14    911s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:14    911s] |  -0.405|   -0.405| -44.137|  -44.137|   74.47%|   0:00:00.0| 5228.2M|        wc|  default| MAU_dut/B3/ram_reg[135]/D             |
[12/01 21:14:14    911s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:14    911s] |  -0.379|   -0.379| -43.374|  -43.374|   74.48%|   0:00:00.0| 5266.3M|        wc|  default| MAU_dut/B1/ram_reg[47]/D              |
[12/01 21:14:14    912s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:14    912s] |  -0.354|   -0.354| -39.417|  -39.417|   74.48%|   0:00:00.0| 5266.3M|        wc|  default| MAU_dut/B2/ram_reg[135]/D             |
[12/01 21:14:14    913s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:14    913s] |  -0.333|   -0.333| -38.703|  -38.703|   74.50%|   0:00:00.0| 5266.3M|        wc|  default| MAU_dut/B2/ram_reg[111]/D             |
[12/01 21:14:14    914s] |  -0.311|   -0.311| -35.521|  -35.521|   74.51%|   0:00:00.0| 5358.7M|        wc|  default| MAU_dut/B3/ram_reg[455]/D             |
[12/01 21:14:14    915s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:14    915s] |  -0.296|   -0.296| -34.855|  -34.855|   74.51%|   0:00:00.0| 5358.7M|        wc|  default| MAU_dut/B1/ram_reg[463]/D             |
[12/01 21:14:15    916s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:15    916s] |  -0.275|   -0.275| -31.722|  -31.722|   74.52%|   0:00:01.0| 5358.7M|        wc|  default| MAU_dut/B1/ram_reg[207]/D             |
[12/01 21:14:15    917s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:15    917s] |  -0.273|   -0.273| -27.787|  -27.787|   74.52%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B2/ram_reg[447]/D             |
[12/01 21:14:15    917s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:15    917s] |  -0.252|   -0.252| -26.253|  -26.253|   74.53%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[119]/D             |
[12/01 21:14:15    918s] |  -0.231|   -0.231| -24.919|  -24.919|   74.54%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[367]/D             |
[12/01 21:14:15    919s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:15    919s] |  -0.225|   -0.225| -24.772|  -24.772|   74.55%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[431]/D             |
[12/01 21:14:15    919s] |  -0.204|   -0.204| -24.574|  -24.574|   74.56%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[327]/D             |
[12/01 21:14:15    921s] |  -0.202|   -0.202| -21.703|  -21.703|   74.57%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[455]/D             |
[12/01 21:14:15    921s] |  -0.181|   -0.181| -21.447|  -21.447|   74.58%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B2/ram_reg[303]/D             |
[12/01 21:14:15    923s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:15    923s] |  -0.162|   -0.162| -18.438|  -18.438|   74.61%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[503]/D             |
[12/01 21:14:16    926s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:16    926s] |  -0.145|   -0.145| -15.500|  -15.500|   74.65%|   0:00:01.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[391]/D             |
[12/01 21:14:16    927s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:16    927s] |  -0.136|   -0.136| -12.434|  -12.434|   74.67%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[415]/D             |
[12/01 21:14:16    928s] |  -0.136|   -0.136| -11.823|  -11.823|   74.68%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[415]/D             |
[12/01 21:14:16    928s] |  -0.115|   -0.115| -11.677|  -11.677|   74.69%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B3/ram_reg[183]/D             |
[12/01 21:14:16    930s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:16    930s] |  -0.100|   -0.100|  -7.690|   -7.690|   74.71%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B0/ram_reg[439]/D             |
[12/01 21:14:16    931s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:16    931s] |  -0.093|   -0.093|  -5.432|   -5.432|   74.73%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[87]/D              |
[12/01 21:14:16    932s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:16    932s] |  -0.071|   -0.071|  -4.314|   -4.314|   74.74%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[463]/D             |
[12/01 21:14:17    934s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:17    934s] |  -0.064|   -0.064|  -2.596|   -2.596|   74.75%|   0:00:01.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[55]/D              |
[12/01 21:14:17    935s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:17    935s] |  -0.042|   -0.042|  -1.695|   -1.695|   74.77%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[255]/D             |
[12/01 21:14:17    937s] |  -0.039|   -0.039|  -0.597|   -0.597|   74.82%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B0/ram_reg[143]/D             |
[12/01 21:14:17    938s] |  -0.019|   -0.019|  -0.370|   -0.370|   74.83%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[271]/D             |
[12/01 21:14:17    940s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:17    940s] |  -0.002|   -0.002|  -0.002|   -0.002|   74.85%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B2/ram_reg[447]/D             |
[12/01 21:14:17    941s] |   0.019|    0.019|   0.000|    0.000|   74.88%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[15]/D              |
[12/01 21:14:18    943s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:18    944s] |   0.031|    0.031|   0.000|    0.000|   74.94%|   0:00:01.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[511]/D             |
[12/01 21:14:18    945s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:18    945s] |   0.052|    0.052|   0.000|    0.000|   74.98%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[311]/D             |
[12/01 21:14:18    945s] |   0.052|    0.052|   0.000|    0.000|   74.98%|   0:00:00.0| 5339.7M|        wc|  default| MAU_dut/B1/ram_reg[311]/D             |
[12/01 21:14:18    945s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:18    945s] 
[12/01 21:14:18    945s] *** Finish Core Optimize Step (cpu=0:00:36.2 real=0:00:05.0 mem=5339.7M) ***
[12/01 21:14:18    945s] 
[12/01 21:14:18    945s] *** Finished Optimize Step Cumulative (cpu=0:00:37.8 real=0:00:05.0 mem=5339.7M) ***
[12/01 21:14:18    945s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.052|0.000|
|reg2reg   |0.053|0.000|
|HEPG      |0.053|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[12/01 21:14:18    945s] ** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 74.98
[12/01 21:14:18    945s] Placement Snapshot: Density distribution:
[12/01 21:14:18    945s] [1.00 -  +++]: 2 (0.17%)
[12/01 21:14:18    945s] [0.95 - 1.00]: 1 (0.09%)
[12/01 21:14:18    945s] [0.90 - 0.95]: 2 (0.17%)
[12/01 21:14:18    945s] [0.85 - 0.90]: 3 (0.26%)
[12/01 21:14:18    945s] [0.80 - 0.85]: 3 (0.26%)
[12/01 21:14:18    945s] [0.75 - 0.80]: 1 (0.09%)
[12/01 21:14:18    945s] [0.70 - 0.75]: 2 (0.17%)
[12/01 21:14:18    945s] [0.65 - 0.70]: 1 (0.09%)
[12/01 21:14:18    945s] [0.60 - 0.65]: 7 (0.61%)
[12/01 21:14:18    945s] [0.55 - 0.60]: 5 (0.43%)
[12/01 21:14:18    945s] [0.50 - 0.55]: 13 (1.12%)
[12/01 21:14:18    945s] [0.45 - 0.50]: 15 (1.30%)
[12/01 21:14:18    945s] [0.40 - 0.45]: 36 (3.11%)
[12/01 21:14:18    945s] [0.35 - 0.40]: 81 (7.01%)
[12/01 21:14:18    945s] [0.30 - 0.35]: 329 (28.46%)
[12/01 21:14:18    945s] [0.25 - 0.30]: 379 (32.79%)
[12/01 21:14:18    945s] [0.20 - 0.25]: 198 (17.13%)
[12/01 21:14:18    945s] [0.15 - 0.20]: 61 (5.28%)
[12/01 21:14:18    945s] [0.10 - 0.15]: 13 (1.12%)
[12/01 21:14:18    945s] [0.05 - 0.10]: 4 (0.35%)
[12/01 21:14:18    945s] [0.00 - 0.05]: 0 (0.00%)
[12/01 21:14:18    945s] Begin: Area Reclaim Optimization
[12/01 21:14:18    945s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:15:45.8/0:07:50.9 (2.0), mem = 5339.7M
[12/01 21:14:18    945s] Usable buffer cells for single buffer setup transform:
[12/01 21:14:18    945s] BUFX1 
[12/01 21:14:18    945s] Number of usable buffer cells above: 1
[12/01 21:14:18    945s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5339.7M
[12/01 21:14:18    945s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5339.7M
[12/01 21:14:18    946s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:18    946s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:18    946s] Reclaim Optimization WNS Slack 0.052  TNS Slack 0.000 Density 74.98
[12/01 21:14:18    946s] +---------+---------+--------+--------+------------+--------+
[12/01 21:14:18    946s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 21:14:18    946s] +---------+---------+--------+--------+------------+--------+
[12/01 21:14:18    946s] |   74.98%|        -|   0.052|   0.000|   0:00:00.0| 5339.7M|
[12/01 21:14:18    946s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 21:14:19    947s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:19    948s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:19    948s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:19    949s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:19    949s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:19    950s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:19    952s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:19    953s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:20    955s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:20    958s] |   74.78%|      375|   0.043|   0.000|   0:00:02.0| 5339.7M|
[12/01 21:14:21    960s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    961s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    961s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    962s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    964s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    964s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    965s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    966s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    966s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:21    966s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:22    967s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:22    967s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:22    968s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:22    968s] |   74.64%|      537|   0.041|   0.000|   0:00:02.0| 5339.7M|
[12/01 21:14:22    969s] |   74.64%|       16|   0.041|   0.000|   0:00:00.0| 5339.7M|
[12/01 21:14:22    970s] |   74.64%|        0|   0.041|   0.000|   0:00:00.0| 5339.7M|
[12/01 21:14:22    970s] +---------+---------+--------+--------+------------+--------+
[12/01 21:14:22    970s] Reclaim Optimization End WNS Slack 0.041  TNS Slack 0.000 Density 74.64
[12/01 21:14:22    970s] 
[12/01 21:14:22    970s] ** Summary: Restruct = 0 Buffer Deletion = 158 Declone = 274 Resize = 505 **
[12/01 21:14:22    970s] --------------------------------------------------------------
[12/01 21:14:22    970s] |                                   | Total     | Sequential |
[12/01 21:14:22    970s] --------------------------------------------------------------
[12/01 21:14:22    970s] | Num insts resized                 |     489  |       0    |
[12/01 21:14:22    970s] | Num insts undone                  |      48  |       0    |
[12/01 21:14:22    970s] | Num insts Downsized               |     489  |       0    |
[12/01 21:14:22    970s] | Num insts Samesized               |       0  |       0    |
[12/01 21:14:22    970s] | Num insts Upsized                 |       0  |       0    |
[12/01 21:14:22    970s] | Num multiple commits+uncommits    |      16  |       -    |
[12/01 21:14:22    970s] --------------------------------------------------------------
[12/01 21:14:22    970s] End: Core Area Reclaim Optimization (cpu = 0:00:24.4) (real = 0:00:04.0) **
[12/01 21:14:22    970s] *** AreaOpt #2 [finish] : cpu/real = 0:00:24.4/0:00:04.3 (5.7), totSession cpu/real = 0:16:10.3/0:07:55.2 (2.0), mem = 5339.7M
[12/01 21:14:22    970s] 
[12/01 21:14:22    970s] =============================================================================================
[12/01 21:14:22    970s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/01 21:14:22    970s] =============================================================================================
[12/01 21:14:22    970s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:14:22    970s] ---------------------------------------------------------------------------------------------
[12/01 21:14:22    970s] [ SlackTraversorInit     ]      1   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 21:14:22    970s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:22    970s] [ OptSingleIteration     ]      4   0:00:00.3  (   6.4 % )     0:00:03.3 /  0:00:23.4    7.2
[12/01 21:14:22    970s] [ OptGetWeight           ]    287   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:22    970s] [ OptEval                ]    287   0:00:00.8  (  18.8 % )     0:00:00.8 /  0:00:10.4   12.9
[12/01 21:14:22    970s] [ OptCommit              ]    287   0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.4    1.2
[12/01 21:14:22    970s] [ IncrTimingUpdate       ]     86   0:00:01.4  (  32.6 % )     0:00:01.4 /  0:00:09.1    6.5
[12/01 21:14:22    970s] [ PostCommitDelayUpdate  ]    301   0:00:00.2  (   5.2 % )     0:00:00.5 /  0:00:03.3    6.7
[12/01 21:14:22    970s] [ IncrDelayCalc          ]    442   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:03.0   11.4
[12/01 21:14:22    970s] [ MISC                   ]          0:00:00.8  (  17.7 % )     0:00:00.8 /  0:00:00.7    1.0
[12/01 21:14:22    970s] ---------------------------------------------------------------------------------------------
[12/01 21:14:22    970s]  AreaOpt #2 TOTAL                   0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:24.4    5.7
[12/01 21:14:22    970s] ---------------------------------------------------------------------------------------------
[12/01 21:14:22    970s] 
[12/01 21:14:22    970s] End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:04, mem=5079.70M, totSessionCpu=0:16:10).
[12/01 21:14:22    970s] Placement Snapshot: Density distribution:
[12/01 21:14:22    970s] [1.00 -  +++]: 2 (0.17%)
[12/01 21:14:22    970s] [0.95 - 1.00]: 1 (0.09%)
[12/01 21:14:22    970s] [0.90 - 0.95]: 2 (0.17%)
[12/01 21:14:22    970s] [0.85 - 0.90]: 3 (0.26%)
[12/01 21:14:22    970s] [0.80 - 0.85]: 3 (0.26%)
[12/01 21:14:22    970s] [0.75 - 0.80]: 1 (0.09%)
[12/01 21:14:22    970s] [0.70 - 0.75]: 2 (0.17%)
[12/01 21:14:22    970s] [0.65 - 0.70]: 2 (0.17%)
[12/01 21:14:22    970s] [0.60 - 0.65]: 6 (0.52%)
[12/01 21:14:22    970s] [0.55 - 0.60]: 5 (0.43%)
[12/01 21:14:22    970s] [0.50 - 0.55]: 13 (1.12%)
[12/01 21:14:22    970s] [0.45 - 0.50]: 16 (1.38%)
[12/01 21:14:22    970s] [0.40 - 0.45]: 37 (3.20%)
[12/01 21:14:22    970s] [0.35 - 0.40]: 83 (7.18%)
[12/01 21:14:22    970s] [0.30 - 0.35]: 348 (30.10%)
[12/01 21:14:22    970s] [0.25 - 0.30]: 389 (33.65%)
[12/01 21:14:22    970s] [0.20 - 0.25]: 181 (15.66%)
[12/01 21:14:22    970s] [0.15 - 0.20]: 49 (4.24%)
[12/01 21:14:22    970s] [0.10 - 0.15]: 12 (1.04%)
[12/01 21:14:22    970s] [0.05 - 0.10]: 1 (0.09%)
[12/01 21:14:22    970s] [0.00 - 0.05]: 0 (0.00%)
[12/01 21:14:22    970s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.4019804.1
[12/01 21:14:22    970s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5079.7M
[12/01 21:14:22    970s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.217, REAL:0.036, MEM:5076.7M
[12/01 21:14:22    970s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5076.7M
[12/01 21:14:22    970s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5076.7M
[12/01 21:14:22    970s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5076.7M
[12/01 21:14:22    970s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.048, REAL:0.041, MEM:5076.7M
[12/01 21:14:22    970s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5076.7M
[12/01 21:14:22    970s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5300.7M
[12/01 21:14:22    970s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.111, REAL:0.104, MEM:5300.7M
[12/01 21:14:22    970s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.111, REAL:0.104, MEM:5300.7M
[12/01 21:14:22    970s] TDRefine: refinePlace mode is spiral
[12/01 21:14:22    970s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.8
[12/01 21:14:22    970s] OPERPROF: Starting RefinePlace at level 1, MEM:5300.7M
[12/01 21:14:22    970s] *** Starting refinePlace (0:16:11 mem=5300.7M) ***
[12/01 21:14:22    970s] Total net bbox length = 3.797e+06 (1.772e+06 2.025e+06) (ext = 5.553e+03)
[12/01 21:14:22    970s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:14:22    970s] 
[12/01 21:14:22    970s] Starting Small incrNP...
[12/01 21:14:22    970s] User Input Parameters:
[12/01 21:14:22    970s] - Congestion Driven    : Off
[12/01 21:14:22    970s] - Timing Driven        : Off
[12/01 21:14:22    970s] - Area-Violation Based : Off
[12/01 21:14:22    970s] - Start Rollback Level : -5
[12/01 21:14:22    970s] - Legalized            : On
[12/01 21:14:22    970s] - Window Based         : Off
[12/01 21:14:22    970s] - eDen incr mode       : Off
[12/01 21:14:22    970s] - Small incr mode      : On
[12/01 21:14:22    970s] 
[12/01 21:14:22    970s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5300.7M
[12/01 21:14:22    970s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5300.7M
[12/01 21:14:22    970s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.021, REAL:0.016, MEM:5332.7M
[12/01 21:14:22    970s] default core: bins with density > 0.750 = 52.94 % ( 612 / 1156 )
[12/01 21:14:22    970s] Density distribution unevenness ratio = 3.696%
[12/01 21:14:22    970s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.030, REAL:0.025, MEM:5332.7M
[12/01 21:14:22    970s] cost 0.984173, thresh 1.000000
[12/01 21:14:22    970s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5332.7M)
[12/01 21:14:22    970s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/01 21:14:22    970s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5332.7M
[12/01 21:14:22    970s] Starting refinePlace ...
[12/01 21:14:22    970s] One DDP V2 for no tweak run.
[12/01 21:14:23    970s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 21:14:23    970s] ** Cut row section cpu time 0:00:00.0.
[12/01 21:14:23    970s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 21:14:23    975s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.3, real=0:00:01.0, mem=5483.0MB) @(0:16:11 - 0:16:15).
[12/01 21:14:23    975s] Move report: preRPlace moves 6442 insts, mean move: 1.60 um, max move: 11.20 um 
[12/01 21:14:23    975s] 	Max move on inst (MAU_dut/MULTIPLIER/mult_10_G19/FE_RC_1169_0): (260.96, 1402.24) --> (264.32, 1410.08)
[12/01 21:14:23    975s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 21:14:23    975s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:14:23    975s] 
[12/01 21:14:23    975s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:14:24    976s] Move report: legalization moves 25 insts, mean move: 5.35 um, max move: 12.88 um spiral
[12/01 21:14:24    976s] 	Max move on inst (MAU_dut/SHIFT/U145): (302.96, 657.44) --> (315.84, 657.44)
[12/01 21:14:24    976s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=5483.0MB) @(0:16:15 - 0:16:17).
[12/01 21:14:24    976s] Move report: Detail placement moves 6445 insts, mean move: 1.61 um, max move: 13.44 um 
[12/01 21:14:24    976s] 	Max move on inst (MAU_dut/SHIFT/U145): (302.40, 657.44) --> (315.84, 657.44)
[12/01 21:14:24    976s] 	Runtime: CPU: 0:00:05.7 REAL: 0:00:02.0 MEM: 5483.0MB
[12/01 21:14:24    976s] Statistics of distance of Instance movement in refine placement:
[12/01 21:14:24    976s]   maximum (X+Y) =        13.44 um
[12/01 21:14:24    976s]   inst (MAU_dut/SHIFT/U145) with max move: (302.4, 657.44) -> (315.84, 657.44)
[12/01 21:14:24    976s]   mean    (X+Y) =         1.61 um
[12/01 21:14:24    976s] Total instances flipped for legalization: 2
[12/01 21:14:24    976s] Summary Report:
[12/01 21:14:24    976s] Instances move: 6445 (out of 102899 movable)
[12/01 21:14:24    976s] Instances flipped: 2
[12/01 21:14:24    976s] Mean displacement: 1.61 um
[12/01 21:14:24    976s] Max displacement: 13.44 um (Instance: MAU_dut/SHIFT/U145) (302.4, 657.44) -> (315.84, 657.44)
[12/01 21:14:24    976s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 21:14:24    976s] Total instances moved : 6445
[12/01 21:14:24    976s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.763, REAL:1.478, MEM:5483.0M
[12/01 21:14:24    976s] Total net bbox length = 3.803e+06 (1.776e+06 2.026e+06) (ext = 5.546e+03)
[12/01 21:14:24    976s] Runtime: CPU: 0:00:05.9 REAL: 0:00:02.0 MEM: 5483.0MB
[12/01 21:14:24    976s] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:02.0, mem=5483.0MB) @(0:16:11 - 0:16:17).
[12/01 21:14:24    976s] *** Finished refinePlace (0:16:17 mem=5483.0M) ***
[12/01 21:14:24    976s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.8
[12/01 21:14:24    976s] OPERPROF: Finished RefinePlace at level 1, CPU:5.920, REAL:1.630, MEM:5483.0M
[12/01 21:14:24    976s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5483.0M
[12/01 21:14:24    977s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.221, REAL:0.043, MEM:5165.0M
[12/01 21:14:24    977s] *** maximum move = 13.44 um ***
[12/01 21:14:24    977s] *** Finished re-routing un-routed nets (5165.0M) ***
[12/01 21:14:24    977s] OPERPROF: Starting DPlace-Init at level 1, MEM:5165.0M
[12/01 21:14:25    977s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5165.0M
[12/01 21:14:25    977s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.046, MEM:5389.0M
[12/01 21:14:25    977s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5389.0M
[12/01 21:14:25    977s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5389.0M
[12/01 21:14:25    977s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.105, MEM:5389.0M
[12/01 21:14:25    977s] 
[12/01 21:14:25    977s] *** Finish Physical Update (cpu=0:00:07.7 real=0:00:03.0 mem=5165.0M) ***
[12/01 21:14:25    977s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.4019804.1
[12/01 21:14:25    978s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:25    978s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:25    978s] ** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 74.64
[12/01 21:14:25    978s] Optimizer WNS Pass 1
[12/01 21:14:25    978s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.041|0.000|
|reg2reg   |0.041|0.000|
|HEPG      |0.041|0.000|
|All Paths |0.041|0.000|
+----------+-----+-----+

[12/01 21:14:25    978s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5165.0M
[12/01 21:14:25    978s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5165.0M
[12/01 21:14:25    978s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 21:14:25    978s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 21:14:25    978s] Active Path Group: default 
[12/01 21:14:25    978s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:25    978s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 21:14:25    978s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:25    978s] |   0.041|    0.041|   0.000|    0.000|   74.64%|   0:00:00.0| 5165.0M|        wc|  default| MAU_dut/B3/ram_reg[367]/D             |
[12/01 21:14:26    980s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:26    980s] |   0.061|    0.041|   0.000|    0.000|   74.64%|   0:00:01.0| 5260.4M|        NA|       NA| NA                                    |
[12/01 21:14:26    980s] |   0.061|    0.041|   0.000|    0.000|   74.64%|   0:00:00.0| 5260.4M|        wc|       NA| NA                                    |
[12/01 21:14:26    980s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:26    980s] 
[12/01 21:14:26    980s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=5260.4M) ***
[12/01 21:14:26    980s] 
[12/01 21:14:26    980s] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=5260.4M) ***
[12/01 21:14:26    980s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.062|0.000|
|reg2reg   |0.041|0.000|
|HEPG      |0.041|0.000|
|All Paths |0.041|0.000|
+----------+-----+-----+

[12/01 21:14:26    980s] ** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 74.64
[12/01 21:14:26    980s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.4019804.2
[12/01 21:14:26    980s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5260.4M
[12/01 21:14:26    980s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.221, REAL:0.038, MEM:5163.4M
[12/01 21:14:26    980s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5163.4M
[12/01 21:14:26    980s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5163.4M
[12/01 21:14:26    980s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5163.4M
[12/01 21:14:26    980s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.048, REAL:0.042, MEM:5163.4M
[12/01 21:14:26    980s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5163.4M
[12/01 21:14:26    980s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5387.4M
[12/01 21:14:26    980s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.113, REAL:0.105, MEM:5387.4M
[12/01 21:14:26    980s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.113, REAL:0.105, MEM:5387.4M
[12/01 21:14:26    980s] TDRefine: refinePlace mode is spiral
[12/01 21:14:26    980s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.9
[12/01 21:14:26    980s] OPERPROF: Starting RefinePlace at level 1, MEM:5387.4M
[12/01 21:14:26    980s] *** Starting refinePlace (0:16:20 mem=5387.4M) ***
[12/01 21:14:26    980s] Total net bbox length = 3.803e+06 (1.776e+06 2.027e+06) (ext = 5.546e+03)
[12/01 21:14:26    980s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:14:26    980s] 
[12/01 21:14:26    980s] Starting Small incrNP...
[12/01 21:14:26    980s] User Input Parameters:
[12/01 21:14:26    980s] - Congestion Driven    : Off
[12/01 21:14:26    980s] - Timing Driven        : Off
[12/01 21:14:26    980s] - Area-Violation Based : Off
[12/01 21:14:26    980s] - Start Rollback Level : -5
[12/01 21:14:26    980s] - Legalized            : On
[12/01 21:14:26    980s] - Window Based         : Off
[12/01 21:14:26    980s] - eDen incr mode       : Off
[12/01 21:14:26    980s] - Small incr mode      : On
[12/01 21:14:26    980s] 
[12/01 21:14:26    980s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:5387.4M
[12/01 21:14:26    980s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:5387.4M
[12/01 21:14:26    980s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.020, REAL:0.016, MEM:5419.4M
[12/01 21:14:26    980s] default core: bins with density > 0.750 = 53.29 % ( 616 / 1156 )
[12/01 21:14:26    980s] Density distribution unevenness ratio = 3.688%
[12/01 21:14:26    980s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.029, REAL:0.025, MEM:5419.4M
[12/01 21:14:26    980s] cost 0.961151, thresh 1.000000
[12/01 21:14:26    980s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=5419.4M)
[12/01 21:14:26    980s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/01 21:14:26    980s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5419.4M
[12/01 21:14:26    980s] Starting refinePlace ...
[12/01 21:14:26    980s] One DDP V2 for no tweak run.
[12/01 21:14:26    980s]   Spread Effort: high, standalone mode, useDDP on.
[12/01 21:14:26    980s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=5443.8MB) @(0:16:21 - 0:16:21).
[12/01 21:14:26    980s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:14:26    980s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:14:26    981s] 
[12/01 21:14:26    981s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:14:27    982s] Move report: legalization moves 50 insts, mean move: 3.86 um, max move: 19.60 um spiral
[12/01 21:14:27    982s] 	Max move on inst (MAU_dut/B3/U747): (638.96, 669.20) --> (631.12, 680.96)
[12/01 21:14:27    982s] [CPU] RefinePlace/Legalization (cpu=0:00:01.5, real=0:00:01.0, mem=5462.1MB) @(0:16:21 - 0:16:22).
[12/01 21:14:27    982s] Move report: Detail placement moves 50 insts, mean move: 3.86 um, max move: 19.60 um 
[12/01 21:14:27    982s] 	Max move on inst (MAU_dut/B3/U747): (638.96, 669.20) --> (631.12, 680.96)
[12/01 21:14:27    982s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 5462.1MB
[12/01 21:14:27    982s] Statistics of distance of Instance movement in refine placement:
[12/01 21:14:27    982s]   maximum (X+Y) =        19.60 um
[12/01 21:14:27    982s]   inst (MAU_dut/B3/U747) with max move: (638.96, 669.2) -> (631.12, 680.96)
[12/01 21:14:27    982s]   mean    (X+Y) =         3.86 um
[12/01 21:14:27    982s] Summary Report:
[12/01 21:14:27    982s] Instances move: 50 (out of 102901 movable)
[12/01 21:14:27    982s] Instances flipped: 0
[12/01 21:14:27    982s] Mean displacement: 3.86 um
[12/01 21:14:27    982s] Max displacement: 19.60 um (Instance: MAU_dut/B3/U747) (638.96, 669.2) -> (631.12, 680.96)
[12/01 21:14:27    982s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/01 21:14:27    982s] Total instances moved : 50
[12/01 21:14:27    982s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.742, REAL:1.024, MEM:5462.1M
[12/01 21:14:27    982s] Total net bbox length = 3.803e+06 (1.776e+06 2.027e+06) (ext = 5.546e+03)
[12/01 21:14:27    982s] Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 5462.1MB
[12/01 21:14:27    982s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:01.0, mem=5462.1MB) @(0:16:20 - 0:16:22).
[12/01 21:14:27    982s] *** Finished refinePlace (0:16:22 mem=5462.1M) ***
[12/01 21:14:27    982s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.9
[12/01 21:14:27    982s] OPERPROF: Finished RefinePlace at level 1, CPU:1.899, REAL:1.176, MEM:5462.1M
[12/01 21:14:27    982s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5462.1M
[12/01 21:14:27    982s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.217, REAL:0.035, MEM:5163.1M
[12/01 21:14:27    982s] *** maximum move = 19.60 um ***
[12/01 21:14:27    982s] *** Finished re-routing un-routed nets (5163.1M) ***
[12/01 21:14:27    983s] TotalInstCnt at stopUpdate before init: 103,523
[12/01 21:14:27    983s] OPERPROF: Starting DPlace-Init at level 1, MEM:5163.1M
[12/01 21:14:27    983s] z: 2, totalTracks: 1
[12/01 21:14:27    983s] z: 4, totalTracks: 1
[12/01 21:14:27    983s] z: 6, totalTracks: 1
[12/01 21:14:27    983s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:27    983s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5163.1M
[12/01 21:14:28    983s] 
[12/01 21:14:28    983s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:28    983s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.045, MEM:5387.1M
[12/01 21:14:28    983s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5387.1M
[12/01 21:14:28    983s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5387.1M
[12/01 21:14:28    983s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=5387.1MB).
[12/01 21:14:28    983s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.111, REAL:0.104, MEM:5387.1M
[12/01 21:14:28    983s] TotalInstCnt at stopUpdate after init: 103,523
[12/01 21:14:28    983s] 
[12/01 21:14:28    983s] *** Finish Physical Update (cpu=0:00:03.6 real=0:00:02.0 mem=5163.1M) ***
[12/01 21:14:28    983s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.4019804.2
[12/01 21:14:28    984s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:28    984s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:28    984s] ** GigaOpt Optimizer WNS Slack 0.041 TNS Slack 0.000 Density 74.64
[12/01 21:14:28    984s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.062|0.000|
|reg2reg   |0.041|0.000|
|HEPG      |0.041|0.000|
|All Paths |0.041|0.000|
+----------+-----+-----+

[12/01 21:14:28    984s] 
[12/01 21:14:28    984s] *** Finish post-CTS Setup Fixing (cpu=0:01:16 real=0:00:15.0 mem=5163.1M) ***
[12/01 21:14:28    984s] 
[12/01 21:14:28    984s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.4019804.1
[12/01 21:14:28    984s] Total-nets :: 104614, Stn-nets :: 14444, ratio :: 13.8069 %
[12/01 21:14:28    984s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4755.3M
[12/01 21:14:28    984s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.259, REAL:0.068, MEM:4025.8M
[12/01 21:14:28    984s] TotalInstCnt at PhyDesignMc Destruction: 103,523
[12/01 21:14:28    984s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.6
[12/01 21:14:28    984s] *** WnsOpt #1 [finish] : cpu/real = 0:01:20.2/0:00:17.8 (4.5), totSession cpu/real = 0:16:24.3/0:08:01.1 (2.0), mem = 4025.8M
[12/01 21:14:28    984s] 
[12/01 21:14:28    984s] =============================================================================================
[12/01 21:14:28    984s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/01 21:14:28    984s] =============================================================================================
[12/01 21:14:28    984s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:14:28    984s] ---------------------------------------------------------------------------------------------
[12/01 21:14:28    984s] [ AreaOpt                ]      1   0:00:04.3  (  24.0 % )     0:00:04.3 /  0:00:24.4    5.7
[12/01 21:14:28    984s] [ RefinePlace            ]      2   0:00:04.8  (  26.9 % )     0:00:04.8 /  0:00:11.3    2.4
[12/01 21:14:28    984s] [ SlackTraversorInit     ]      3   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/01 21:14:28    984s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 21:14:28    984s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:28    984s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.7    2.1
[12/01 21:14:28    984s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 21:14:28    984s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:28    984s] [ TransformInit          ]      1   0:00:01.6  (   9.2 % )     0:00:01.6 /  0:00:02.6    1.6
[12/01 21:14:28    984s] [ OptimizationStep       ]      3   0:00:00.6  (   3.2 % )     0:00:05.2 /  0:00:39.5    7.5
[12/01 21:14:28    984s] [ OptSingleIteration     ]     43   0:00:00.1  (   0.4 % )     0:00:04.7 /  0:00:38.5    8.2
[12/01 21:14:28    984s] [ OptGetWeight           ]     43   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 21:14:28    984s] [ OptEval                ]     43   0:00:02.4  (  13.6 % )     0:00:02.4 /  0:00:27.7   11.5
[12/01 21:14:28    984s] [ OptCommit              ]     43   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/01 21:14:28    984s] [ IncrTimingUpdate       ]     53   0:00:01.0  (   5.5 % )     0:00:01.0 /  0:00:06.8    6.9
[12/01 21:14:28    984s] [ PostCommitDelayUpdate  ]     43   0:00:00.1  (   0.6 % )     0:00:00.3 /  0:00:01.7    6.5
[12/01 21:14:28    984s] [ IncrDelayCalc          ]    308   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:01.7   11.0
[12/01 21:14:28    984s] [ SetupOptGetWorkingSet  ]    128   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:01.2    5.1
[12/01 21:14:28    984s] [ SetupOptGetActiveNode  ]    128   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:28    984s] [ SetupOptSlackGraph     ]     43   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.3    8.3
[12/01 21:14:28    984s] [ MISC                   ]          0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.7    1.4
[12/01 21:14:28    984s] ---------------------------------------------------------------------------------------------
[12/01 21:14:28    984s]  WnsOpt #1 TOTAL                    0:00:17.8  ( 100.0 % )     0:00:17.8 /  0:01:20.2    4.5
[12/01 21:14:28    984s] ---------------------------------------------------------------------------------------------
[12/01 21:14:28    984s] 
[12/01 21:14:28    984s] End: GigaOpt Optimization in WNS mode
[12/01 21:14:28    984s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 21:14:28    984s] Deleting Lib Analyzer.
[12/01 21:14:28    984s] **INFO: Flow update: Design timing is met.
[12/01 21:14:28    984s] GigaOpt Checkpoint: Internal reclaim -numThreads 16 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/01 21:14:28    984s] Info: 27 io nets excluded
[12/01 21:14:29    984s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:14:29    984s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:14:29    984s] ### Creating LA Mngr. totSessionCpu=0:16:25 mem=4021.8M
[12/01 21:14:29    984s] ### Creating LA Mngr, finished. totSessionCpu=0:16:25 mem=4021.8M
[12/01 21:14:29    984s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/01 21:14:29    984s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:14:29    984s] ### Creating PhyDesignMc. totSessionCpu=0:16:25 mem=4397.6M
[12/01 21:14:29    984s] OPERPROF: Starting DPlace-Init at level 1, MEM:4397.6M
[12/01 21:14:29    984s] z: 2, totalTracks: 1
[12/01 21:14:29    984s] z: 4, totalTracks: 1
[12/01 21:14:29    984s] z: 6, totalTracks: 1
[12/01 21:14:29    984s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:29    984s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4397.6M
[12/01 21:14:29    984s] 
[12/01 21:14:29    984s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:29    984s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.028, MEM:4653.6M
[12/01 21:14:29    984s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4653.6M
[12/01 21:14:29    984s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4653.6M
[12/01 21:14:29    984s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4653.6MB).
[12/01 21:14:29    984s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.090, MEM:4653.6M
[12/01 21:14:29    985s] TotalInstCnt at PhyDesignMc Initialization: 103,523
[12/01 21:14:29    985s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:25 mem=4429.6M
[12/01 21:14:29    985s] Begin: Area Reclaim Optimization
[12/01 21:14:29    985s] *** AreaOpt #3 [begin] : totSession cpu/real = 0:16:25.4/0:08:01.9 (2.0), mem = 4429.6M
[12/01 21:14:29    985s] 
[12/01 21:14:29    985s] Creating Lib Analyzer ...
[12/01 21:14:29    985s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:14:29    985s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:14:29    985s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:14:29    985s] 
[12/01 21:14:29    985s] {RT wc 0 5 5 0}
[12/01 21:14:29    985s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:25 mem=4433.6M
[12/01 21:14:29    985s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:25 mem=4433.6M
[12/01 21:14:29    985s] Creating Lib Analyzer, finished. 
[12/01 21:14:29    985s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.7
[12/01 21:14:29    985s] ### Creating RouteCongInterface, started
[12/01 21:14:29    985s] 
[12/01 21:14:29    985s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.6840} 
[12/01 21:14:29    985s] 
[12/01 21:14:29    985s] #optDebug: {0, 1.000}
[12/01 21:14:29    985s] ### Creating RouteCongInterface, finished
[12/01 21:14:29    985s] ### Creating LA Mngr. totSessionCpu=0:16:26 mem=4433.6M
[12/01 21:14:29    985s] ### Creating LA Mngr, finished. totSessionCpu=0:16:26 mem=4433.6M
[12/01 21:14:30    987s] Usable buffer cells for single buffer setup transform:
[12/01 21:14:30    987s] BUFX1 
[12/01 21:14:30    987s] Number of usable buffer cells above: 1
[12/01 21:14:30    987s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4433.6M
[12/01 21:14:30    987s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:4433.6M
[12/01 21:14:31    988s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:31    988s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:31    988s] Reclaim Optimization WNS Slack 0.041  TNS Slack 0.000 Density 74.64
[12/01 21:14:31    988s] +---------+---------+--------+--------+------------+--------+
[12/01 21:14:31    988s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/01 21:14:31    988s] +---------+---------+--------+--------+------------+--------+
[12/01 21:14:31    988s] |   74.64%|        -|   0.041|   0.000|   0:00:00.0| 4433.6M|
[12/01 21:14:31    994s] |   74.64%|        0|   0.041|   0.000|   0:00:00.0| 4738.9M|
[12/01 21:14:31    994s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 21:14:32    995s] |   74.64%|        0|   0.041|   0.000|   0:00:01.0| 4738.9M|
[12/01 21:14:33   1002s] |   74.62%|       51|   0.041|   0.000|   0:00:01.0| 5116.5M|
[12/01 21:14:33   1002s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:33   1003s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:33   1003s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:33   1003s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:33   1004s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:33   1007s] |   74.60%|       84|   0.041|   0.000|   0:00:00.0| 5116.5M|
[12/01 21:14:34   1008s] |   74.60%|        1|   0.041|   0.000|   0:00:01.0| 5116.5M|
[12/01 21:14:34   1009s] |   74.60%|        0|   0.041|   0.000|   0:00:00.0| 5116.5M|
[12/01 21:14:34   1009s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/01 21:14:34   1009s] |   74.60%|        0|   0.041|   0.000|   0:00:00.0| 5116.5M|
[12/01 21:14:34   1009s] +---------+---------+--------+--------+------------+--------+
[12/01 21:14:34   1009s] Reclaim Optimization End WNS Slack 0.041  TNS Slack 0.000 Density 74.60
[12/01 21:14:34   1009s] 
[12/01 21:14:34   1009s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 44 Resize = 54 **
[12/01 21:14:34   1009s] --------------------------------------------------------------
[12/01 21:14:34   1009s] |                                   | Total     | Sequential |
[12/01 21:14:34   1009s] --------------------------------------------------------------
[12/01 21:14:34   1009s] | Num insts resized                 |      53  |       0    |
[12/01 21:14:34   1009s] | Num insts undone                  |      31  |       0    |
[12/01 21:14:34   1009s] | Num insts Downsized               |      53  |       0    |
[12/01 21:14:34   1009s] | Num insts Samesized               |       0  |       0    |
[12/01 21:14:34   1009s] | Num insts Upsized                 |       0  |       0    |
[12/01 21:14:34   1009s] | Num multiple commits+uncommits    |       1  |       -    |
[12/01 21:14:34   1009s] --------------------------------------------------------------
[12/01 21:14:34   1009s] End: Core Area Reclaim Optimization (cpu = 0:00:24.3) (real = 0:00:05.0) **
[12/01 21:14:34   1009s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5116.5M
[12/01 21:14:34   1009s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.218, REAL:0.036, MEM:5116.5M
[12/01 21:14:34   1009s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5116.5M
[12/01 21:14:34   1009s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5116.5M
[12/01 21:14:34   1010s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5116.5M
[12/01 21:14:34   1010s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.047, REAL:0.041, MEM:5116.5M
[12/01 21:14:34   1010s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5116.5M
[12/01 21:14:34   1010s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5340.5M
[12/01 21:14:34   1010s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:5340.5M
[12/01 21:14:34   1010s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.001, MEM:5340.5M
[12/01 21:14:34   1010s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.111, REAL:0.104, MEM:5340.5M
[12/01 21:14:34   1010s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.112, REAL:0.104, MEM:5340.5M
[12/01 21:14:34   1010s] TDRefine: refinePlace mode is spiral
[12/01 21:14:34   1010s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.10
[12/01 21:14:34   1010s] OPERPROF: Starting RefinePlace at level 1, MEM:5340.5M
[12/01 21:14:34   1010s] *** Starting refinePlace (0:16:50 mem=5340.5M) ***
[12/01 21:14:34   1010s] Total net bbox length = 3.802e+06 (1.776e+06 2.025e+06) (ext = 5.546e+03)
[12/01 21:14:34   1010s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:14:34   1010s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5340.5M
[12/01 21:14:34   1010s] Starting refinePlace ...
[12/01 21:14:34   1010s] One DDP V2 for no tweak run.
[12/01 21:14:35   1010s] 
[12/01 21:14:35   1010s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:14:35   1011s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 21:14:35   1011s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:01.0, mem=5372.5MB) @(0:16:50 - 0:16:52).
[12/01 21:14:35   1011s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:14:35   1011s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 5372.5MB
[12/01 21:14:35   1011s] Statistics of distance of Instance movement in refine placement:
[12/01 21:14:35   1011s]   maximum (X+Y) =         0.00 um
[12/01 21:14:35   1011s]   mean    (X+Y) =         0.00 um
[12/01 21:14:35   1011s] Summary Report:
[12/01 21:14:35   1011s] Instances move: 0 (out of 102849 movable)
[12/01 21:14:35   1011s] Instances flipped: 0
[12/01 21:14:35   1011s] Mean displacement: 0.00 um
[12/01 21:14:35   1011s] Max displacement: 0.00 um 
[12/01 21:14:35   1011s] Total instances moved : 0
[12/01 21:14:35   1011s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.388, REAL:0.794, MEM:5372.5M
[12/01 21:14:35   1011s] Total net bbox length = 3.802e+06 (1.776e+06 2.025e+06) (ext = 5.546e+03)
[12/01 21:14:35   1011s] Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 5372.5MB
[12/01 21:14:35   1011s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:01.0, mem=5372.5MB) @(0:16:50 - 0:16:52).
[12/01 21:14:35   1011s] *** Finished refinePlace (0:16:52 mem=5372.5M) ***
[12/01 21:14:35   1011s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.10
[12/01 21:14:35   1011s] OPERPROF: Finished RefinePlace at level 1, CPU:1.513, REAL:0.918, MEM:5372.5M
[12/01 21:14:36   1011s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5372.5M
[12/01 21:14:36   1012s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.214, REAL:0.033, MEM:5112.5M
[12/01 21:14:36   1012s] *** maximum move = 0.00 um ***
[12/01 21:14:36   1012s] *** Finished re-routing un-routed nets (5112.5M) ***
[12/01 21:14:36   1012s] TotalInstCnt at stopUpdate before init: 103,471
[12/01 21:14:36   1012s] OPERPROF: Starting DPlace-Init at level 1, MEM:5112.5M
[12/01 21:14:36   1012s] z: 2, totalTracks: 1
[12/01 21:14:36   1012s] z: 4, totalTracks: 1
[12/01 21:14:36   1012s] z: 6, totalTracks: 1
[12/01 21:14:36   1012s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:36   1012s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5112.5M
[12/01 21:14:36   1012s] 
[12/01 21:14:36   1012s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:36   1012s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.044, MEM:5336.5M
[12/01 21:14:36   1012s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5336.5M
[12/01 21:14:36   1012s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5336.5M
[12/01 21:14:36   1012s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:5336.5M
[12/01 21:14:36   1012s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.001, REAL:0.001, MEM:5336.5M
[12/01 21:14:36   1012s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5336.5MB).
[12/01 21:14:36   1012s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.112, REAL:0.106, MEM:5336.5M
[12/01 21:14:36   1012s] TotalInstCnt at stopUpdate after init: 103,471
[12/01 21:14:36   1012s] 
[12/01 21:14:36   1012s] *** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=5112.5M) ***
[12/01 21:14:36   1012s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.7
[12/01 21:14:36   1012s] *** AreaOpt #3 [finish] : cpu/real = 0:00:27.5/0:00:07.1 (3.9), totSession cpu/real = 0:16:52.9/0:08:09.0 (2.1), mem = 5112.5M
[12/01 21:14:36   1012s] 
[12/01 21:14:36   1012s] =============================================================================================
[12/01 21:14:36   1012s]  Step TAT Report for AreaOpt #3                                                 20.15-s105_1
[12/01 21:14:36   1012s] =============================================================================================
[12/01 21:14:36   1012s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:14:36   1012s] ---------------------------------------------------------------------------------------------
[12/01 21:14:36   1012s] [ RefinePlace            ]      1   0:00:01.9  (  26.4 % )     0:00:01.9 /  0:00:03.2    1.7
[12/01 21:14:36   1012s] [ SlackTraversorInit     ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 21:14:36   1012s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/01 21:14:36   1012s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:36   1012s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 21:14:36   1012s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:36   1012s] [ OptSingleIteration     ]      7   0:00:00.3  (   4.4 % )     0:00:02.2 /  0:00:20.4    9.1
[12/01 21:14:36   1012s] [ OptGetWeight           ]    290   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:36   1012s] [ OptEval                ]    290   0:00:01.1  (  15.6 % )     0:00:01.1 /  0:00:15.9   14.4
[12/01 21:14:36   1012s] [ OptCommit              ]    290   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/01 21:14:36   1012s] [ IncrTimingUpdate       ]     51   0:00:00.6  (   8.8 % )     0:00:00.6 /  0:00:03.2    5.2
[12/01 21:14:36   1012s] [ PostCommitDelayUpdate  ]    302   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.8    5.6
[12/01 21:14:36   1012s] [ IncrDelayCalc          ]    242   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.8    8.8
[12/01 21:14:36   1012s] [ MISC                   ]          0:00:02.5  (  35.5 % )     0:00:02.5 /  0:00:03.5    1.4
[12/01 21:14:36   1012s] ---------------------------------------------------------------------------------------------
[12/01 21:14:36   1012s]  AreaOpt #3 TOTAL                   0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:27.5    3.9
[12/01 21:14:36   1012s] ---------------------------------------------------------------------------------------------
[12/01 21:14:36   1012s] 
[12/01 21:14:36   1012s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4699.2M
[12/01 21:14:36   1013s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.216, REAL:0.046, MEM:4021.6M
[12/01 21:14:36   1013s] TotalInstCnt at PhyDesignMc Destruction: 103,471
[12/01 21:14:36   1013s] End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:07, mem=4021.65M, totSessionCpu=0:16:53).
[12/01 21:14:36   1013s] eGR doReRoute: optGuide
[12/01 21:14:36   1013s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:4021.6M
[12/01 21:14:36   1013s] All LLGs are deleted
[12/01 21:14:36   1013s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4021.6M
[12/01 21:14:36   1013s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.003, MEM:4021.6M
[12/01 21:14:36   1013s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.004, MEM:4021.6M
[12/01 21:14:36   1013s] ### Creating LA Mngr. totSessionCpu=0:16:53 mem=4021.6M
[12/01 21:14:36   1013s] ### Creating LA Mngr, finished. totSessionCpu=0:16:53 mem=4021.6M
[12/01 21:14:36   1013s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4021.65 MB )
[12/01 21:14:36   1013s] (I)       Started Import and model ( Curr Mem: 4021.65 MB )
[12/01 21:14:36   1013s] (I)       Started Create place DB ( Curr Mem: 4021.65 MB )
[12/01 21:14:36   1013s] (I)       Started Import place data ( Curr Mem: 4021.65 MB )
[12/01 21:14:36   1013s] (I)       Started Read instances and placement ( Curr Mem: 4021.65 MB )
[12/01 21:14:36   1013s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 4053.52 MB )
[12/01 21:14:36   1013s] (I)       Started Read nets ( Curr Mem: 4053.52 MB )
[12/01 21:14:37   1013s] (I)       Finished Read nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Finished Import place data ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Finished Create place DB ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Create route DB ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       == Non-default Options ==
[12/01 21:14:37   1013s] (I)       Maximum routing layer                              : 5
[12/01 21:14:37   1013s] (I)       Number of threads                                  : 16
[12/01 21:14:37   1013s] (I)       Method to set GCell size                           : row
[12/01 21:14:37   1013s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:14:37   1013s] (I)       Started Import route data (16T) ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       ============== Pin Summary ==============
[12/01 21:14:37   1013s] (I)       +-------+--------+---------+------------+
[12/01 21:14:37   1013s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:14:37   1013s] (I)       +-------+--------+---------+------------+
[12/01 21:14:37   1013s] (I)       |     1 | 307463 |   99.95 |        Pin |
[12/01 21:14:37   1013s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:14:37   1013s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:14:37   1013s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:14:37   1013s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:14:37   1013s] (I)       +-------+--------+---------+------------+
[12/01 21:14:37   1013s] (I)       Use row-based GCell size
[12/01 21:14:37   1013s] (I)       Use row-based GCell align
[12/01 21:14:37   1013s] (I)       GCell unit size   : 7840
[12/01 21:14:37   1013s] (I)       GCell multiplier  : 1
[12/01 21:14:37   1013s] (I)       GCell row height  : 7840
[12/01 21:14:37   1013s] (I)       Actual row height : 7840
[12/01 21:14:37   1013s] (I)       GCell align ref   : 507360 507360
[12/01 21:14:37   1013s] [NR-eGR] Track table information for default rule: 
[12/01 21:14:37   1013s] [NR-eGR] METAL1 has no routable track
[12/01 21:14:37   1013s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:14:37   1013s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:14:37   1013s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:14:37   1013s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:14:37   1013s] (I)       ============== Default via ===============
[12/01 21:14:37   1013s] (I)       +---+------------------+-----------------+
[12/01 21:14:37   1013s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:14:37   1013s] (I)       +---+------------------+-----------------+
[12/01 21:14:37   1013s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:14:37   1013s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:14:37   1013s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:14:37   1013s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:14:37   1013s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 21:14:37   1013s] (I)       +---+------------------+-----------------+
[12/01 21:14:37   1013s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Read routing blockages ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Read instance blockages ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Read PG blockages ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] [NR-eGR] Read 6833 PG shapes
[12/01 21:14:37   1013s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Read boundary cut boxes ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:14:37   1013s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:14:37   1013s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:14:37   1013s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:14:37   1013s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:14:37   1013s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Read blackboxes ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:14:37   1013s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Read prerouted ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] [NR-eGR] Num Prerouted Nets = 623  Num Prerouted Wires = 15279
[12/01 21:14:37   1013s] (I)       Finished Read prerouted ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Read unlegalized nets ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] (I)       Started Read nets ( Curr Mem: 4087.52 MB )
[12/01 21:14:37   1013s] [NR-eGR] Read numTotalNets=104562  numIgnoredNets=623
[12/01 21:14:37   1013s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Started Set up via pillars ( Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       early_global_route_priority property id does not exist.
[12/01 21:14:37   1013s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Model blockages into capacity
[12/01 21:14:37   1013s] (I)       Read Num Blocks=36319  Num Prerouted Wires=15279  Num CS=0
[12/01 21:14:37   1013s] (I)       Started Initialize 3D capacity ( Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 7111
[12/01 21:14:37   1013s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 5284
[12/01 21:14:37   1013s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 2476
[12/01 21:14:37   1013s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 408
[12/01 21:14:37   1013s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       -- layer congestion ratio --
[12/01 21:14:37   1013s] (I)       Layer 1 : 0.100000
[12/01 21:14:37   1013s] (I)       Layer 2 : 0.700000
[12/01 21:14:37   1013s] (I)       Layer 3 : 0.700000
[12/01 21:14:37   1013s] (I)       Layer 4 : 0.700000
[12/01 21:14:37   1013s] (I)       Layer 5 : 0.700000
[12/01 21:14:37   1013s] (I)       ----------------------------
[12/01 21:14:37   1013s] (I)       Number of ignored nets                =    623
[12/01 21:14:37   1013s] (I)       Number of connected nets              =      0
[12/01 21:14:37   1013s] (I)       Number of fixed nets                  =    623.  Ignored: Yes
[12/01 21:14:37   1013s] (I)       Number of clock nets                  =    624.  Ignored: No
[12/01 21:14:37   1013s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:14:37   1013s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:14:37   1013s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:14:37   1013s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:14:37   1013s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:14:37   1013s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:14:37   1013s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:14:37   1013s] (I)       Finished Import route data (16T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Finished Create route DB ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Started Read aux data ( Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Started Others data preparation ( Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Started Create route kernel ( Curr Mem: 4112.11 MB )
[12/01 21:14:37   1013s] (I)       Ndr track 0 does not exist
[12/01 21:14:37   1013s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:14:37   1013s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:14:37   1013s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:14:37   1013s] (I)       Site width          :  1120  (dbu)
[12/01 21:14:37   1013s] (I)       Row height          :  7840  (dbu)
[12/01 21:14:37   1013s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:14:37   1013s] (I)       GCell width         :  7840  (dbu)
[12/01 21:14:37   1013s] (I)       GCell height        :  7840  (dbu)
[12/01 21:14:37   1013s] (I)       Grid                :   468   467     5
[12/01 21:14:37   1013s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:14:37   1013s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:14:37   1013s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:14:37   1013s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:14:37   1013s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:14:37   1013s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:14:37   1013s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:14:37   1013s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:14:37   1013s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:14:37   1013s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:14:37   1013s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:14:37   1013s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:14:37   1013s] (I)       --------------------------------------------------------
[12/01 21:14:37   1013s] 
[12/01 21:14:37   1013s] [NR-eGR] ============ Routing rule table ============
[12/01 21:14:37   1013s] [NR-eGR] Rule id: 0  Nets: 103912 
[12/01 21:14:37   1013s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:14:37   1013s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:14:37   1013s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:14:37   1013s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:14:37   1013s] [NR-eGR] ========================================
[12/01 21:14:37   1013s] [NR-eGR] 
[12/01 21:14:37   1013s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:14:37   1013s] (I)       blocked tracks on layer2 : = 786124 / 1531760 (51.32%)
[12/01 21:14:37   1013s] (I)       blocked tracks on layer3 : = 572964 / 1530828 (37.43%)
[12/01 21:14:37   1013s] (I)       blocked tracks on layer4 : = 703601 / 1531760 (45.93%)
[12/01 21:14:37   1013s] (I)       blocked tracks on layer5 : = 696510 / 1530828 (45.50%)
[12/01 21:14:37   1013s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4120.87 MB )
[12/01 21:14:37   1013s] (I)       Finished Import and model ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 4120.87 MB )
[12/01 21:14:37   1013s] (I)       Reset routing kernel
[12/01 21:14:37   1013s] (I)       Started Global Routing ( Curr Mem: 4120.87 MB )
[12/01 21:14:37   1013s] (I)       Started Initialization ( Curr Mem: 4120.87 MB )
[12/01 21:14:37   1013s] (I)       totalPins=304232  totalGlobalPin=292242 (96.06%)
[12/01 21:14:37   1013s] (I)       Finished Initialization ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 4120.87 MB )
[12/01 21:14:37   1013s] (I)       Started Net group 1 ( Curr Mem: 4120.87 MB )
[12/01 21:14:37   1013s] (I)       Started Generate topology (15T) ( Curr Mem: 4120.87 MB )
[12/01 21:14:37   1013s] (I)       Finished Generate topology (15T) ( CPU: 0.08 sec, Real: 0.02 sec, Curr Mem: 4136.87 MB )
[12/01 21:14:37   1013s] (I)       total 2D Cap : 3411455 = (1804545 H, 1606910 V)
[12/01 21:14:37   1014s] [NR-eGR] Layer group 1: route 103912 net(s) in layer range [2, 5]
[12/01 21:14:37   1014s] (I)       
[12/01 21:14:37   1014s] (I)       ============  Phase 1a Route ============
[12/01 21:14:37   1014s] (I)       Started Phase 1a ( Curr Mem: 4136.87 MB )
[12/01 21:14:37   1014s] (I)       Started Pattern routing (15T) ( Curr Mem: 4136.87 MB )
[12/01 21:14:37   1014s] (I)       Finished Pattern routing (15T) ( CPU: 0.85 sec, Real: 0.16 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1014s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1014s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:14:37   1014s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1014s] (I)       Usage: 1038212 = (489800 H, 548412 V) = (27.14% H, 34.13% V) = (1.920e+06um H, 2.150e+06um V)
[12/01 21:14:37   1014s] (I)       Started Add via demand to 2D ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1014s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1014s] (I)       Finished Phase 1a ( CPU: 0.92 sec, Real: 0.22 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1014s] (I)       
[12/01 21:14:37   1014s] (I)       ============  Phase 1b Route ============
[12/01 21:14:37   1014s] (I)       Started Phase 1b ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1014s] (I)       Started Monotonic routing (16T) ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Finished Monotonic routing (16T) ( CPU: 0.24 sec, Real: 0.08 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Usage: 1038787 = (490110 H, 548677 V) = (27.16% H, 34.14% V) = (1.921e+06um H, 2.151e+06um V)
[12/01 21:14:37   1015s] (I)       Overflow of layer group 1: 0.05% H + 0.49% V. EstWL: 4.072045e+06um
[12/01 21:14:37   1015s] (I)       Congestion metric : 0.05%H 0.49%V, 0.54%HV
[12/01 21:14:37   1015s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:14:37   1015s] (I)       Finished Phase 1b ( CPU: 0.24 sec, Real: 0.08 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       
[12/01 21:14:37   1015s] (I)       ============  Phase 1c Route ============
[12/01 21:14:37   1015s] (I)       Started Phase 1c ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Started Two level routing ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Level2 Grid: 94 x 94
[12/01 21:14:37   1015s] (I)       Started Two Level Routing ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Usage: 1038787 = (490110 H, 548677 V) = (27.16% H, 34.14% V) = (1.921e+06um H, 2.151e+06um V)
[12/01 21:14:37   1015s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       
[12/01 21:14:37   1015s] (I)       ============  Phase 1d Route ============
[12/01 21:14:37   1015s] (I)       Started Phase 1d ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Started Detoured routing ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Usage: 1038952 = (490246 H, 548706 V) = (27.17% H, 34.15% V) = (1.922e+06um H, 2.151e+06um V)
[12/01 21:14:37   1015s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       
[12/01 21:14:37   1015s] (I)       ============  Phase 1e Route ============
[12/01 21:14:37   1015s] (I)       Started Phase 1e ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Started Route legalization ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Usage: 1038952 = (490246 H, 548706 V) = (27.17% H, 34.15% V) = (1.922e+06um H, 2.151e+06um V)
[12/01 21:14:37   1015s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.37% V. EstWL: 4.072692e+06um
[12/01 21:14:37   1015s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       
[12/01 21:14:37   1015s] (I)       ============  Phase 1l Route ============
[12/01 21:14:37   1015s] (I)       Started Phase 1l ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Started Layer assignment (16T) ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1015s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Finished Layer assignment (16T) ( CPU: 1.04 sec, Real: 0.16 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Finished Phase 1l ( CPU: 1.05 sec, Real: 0.16 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Finished Net group 1 ( CPU: 2.44 sec, Real: 0.61 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Started Clean cong LA ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 21:14:37   1016s] (I)       Layer  2:     785442    372100      1335      692020      834596    (45.33%) 
[12/01 21:14:37   1016s] (I)       Layer  3:     971965    329947       478      512316     1014307    (33.56%) 
[12/01 21:14:37   1016s] (I)       Layer  4:     830945    373055       842      675899      850717    (44.27%) 
[12/01 21:14:37   1016s] (I)       Layer  5:     837080    208420        11      682864      843759    (44.73%) 
[12/01 21:14:37   1016s] (I)       Total:       3425432   1283522      2666     2563099     3543379    (41.97%) 
[12/01 21:14:37   1016s] (I)       
[12/01 21:14:37   1016s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:14:37   1016s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 21:14:37   1016s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 21:14:37   1016s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[12/01 21:14:37   1016s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 21:14:37   1016s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:14:37   1016s] [NR-eGR]  METAL2  (2)      1110( 0.93%)        29( 0.02%)         0( 0.00%)   ( 0.96%) 
[12/01 21:14:37   1016s] [NR-eGR]  METAL3  (3)       394( 0.27%)         6( 0.00%)         0( 0.00%)   ( 0.28%) 
[12/01 21:14:37   1016s] [NR-eGR]  METAL4  (4)       753( 0.62%)         3( 0.00%)         0( 0.00%)   ( 0.62%) 
[12/01 21:14:37   1016s] [NR-eGR]  METAL5  (5)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 21:14:37   1016s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 21:14:37   1016s] [NR-eGR] Total             2268( 0.45%)        38( 0.01%)         0( 0.00%)   ( 0.46%) 
[12/01 21:14:37   1016s] [NR-eGR] 
[12/01 21:14:37   1016s] (I)       Finished Global Routing ( CPU: 2.49 sec, Real: 0.64 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Started Export 3D cong map ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       total 2D Cap : 3427881 = (1809574 H, 1618307 V)
[12/01 21:14:37   1016s] (I)       Started Export 2D cong map ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.37% V
[12/01 21:14:37   1016s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.40% V
[12/01 21:14:37   1016s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       ============= Track Assignment ============
[12/01 21:14:37   1016s] (I)       Started Extract Global 3D Wires ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Started Track Assignment (16T) ( Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/01 21:14:37   1016s] (I)       Current Track Assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:37   1016s] (I)       Run Multi-thread track assignment
[12/01 21:14:38   1017s] (I)       Finished Track Assignment (16T) ( CPU: 1.56 sec, Real: 0.14 sec, Curr Mem: 4202.87 MB )
[12/01 21:14:38   1017s] (I)       Started Export ( Curr Mem: 4202.87 MB )
[12/01 21:14:38   1017s] [NR-eGR] Started Export DB wires ( Curr Mem: 4186.87 MB )
[12/01 21:14:38   1017s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 4186.87 MB )
[12/01 21:14:38   1018s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.54 sec, Real: 0.12 sec, Curr Mem: 4186.87 MB )
[12/01 21:14:38   1018s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 4186.87 MB )
[12/01 21:14:38   1018s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.17 sec, Real: 0.02 sec, Curr Mem: 4186.87 MB )
[12/01 21:14:38   1018s] [NR-eGR] Finished Export DB wires ( CPU: 0.74 sec, Real: 0.16 sec, Curr Mem: 4186.87 MB )
[12/01 21:14:38   1018s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:14:38   1018s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 307461
[12/01 21:14:38   1018s] [NR-eGR] METAL2  (2V) length: 9.044569e+05um, number of vias: 393861
[12/01 21:14:38   1018s] [NR-eGR] METAL3  (3H) length: 1.174650e+06um, number of vias: 75485
[12/01 21:14:38   1018s] [NR-eGR] METAL4  (4V) length: 1.420041e+06um, number of vias: 31128
[12/01 21:14:38   1018s] [NR-eGR] METAL5  (5H) length: 8.200437e+05um, number of vias: 0
[12/01 21:14:38   1018s] [NR-eGR] Total length: 4.319191e+06um, number of vias: 807935
[12/01 21:14:38   1018s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:14:38   1018s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/01 21:14:38   1018s] [NR-eGR] --------------------------------------------------------------------------
[12/01 21:14:38   1018s] (I)       Started Update net boxes ( Curr Mem: 4186.87 MB )
[12/01 21:14:38   1018s] (I)       Finished Update net boxes ( CPU: 0.23 sec, Real: 0.03 sec, Curr Mem: 4186.87 MB )
[12/01 21:14:38   1018s] (I)       Started Update timing ( Curr Mem: 4186.87 MB )
[12/01 21:14:38   1019s] (I)       Finished Update timing ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 4176.35 MB )
[12/01 21:14:38   1019s] (I)       Finished Export ( CPU: 1.28 sec, Real: 0.50 sec, Curr Mem: 4176.35 MB )
[12/01 21:14:38   1019s] (I)       Started Postprocess design ( Curr Mem: 4176.35 MB )
[12/01 21:14:38   1019s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4001.35 MB )
[12/01 21:14:38   1019s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.75 sec, Real: 1.71 sec, Curr Mem: 4001.35 MB )
[12/01 21:14:38   1019s] Extraction called for design 'MAU_mapped_pads' of instances=103922 and nets=105261 using extraction engine 'preRoute' .
[12/01 21:14:38   1019s] PreRoute RC Extraction called for design MAU_mapped_pads.
[12/01 21:14:38   1019s] RC Extraction called in multi-corner(2) mode.
[12/01 21:14:38   1019s] RCMode: PreRoute
[12/01 21:14:38   1019s]       RC Corner Indexes            0       1   
[12/01 21:14:38   1019s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 21:14:38   1019s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 21:14:38   1019s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 21:14:38   1019s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 21:14:38   1019s] Shrink Factor                : 1.00000
[12/01 21:14:38   1019s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 21:14:38   1019s] Using capacitance table file ...
[12/01 21:14:38   1019s] 
[12/01 21:14:38   1019s] Trim Metal Layers:
[12/01 21:14:38   1019s] LayerId::1 widthSet size::4
[12/01 21:14:38   1019s] LayerId::2 widthSet size::4
[12/01 21:14:38   1019s] LayerId::3 widthSet size::4
[12/01 21:14:38   1019s] LayerId::4 widthSet size::4
[12/01 21:14:38   1019s] LayerId::5 widthSet size::4
[12/01 21:14:38   1019s] LayerId::6 widthSet size::3
[12/01 21:14:38   1019s] Updating RC grid for preRoute extraction ...
[12/01 21:14:38   1019s] eee: pegSigSF::1.070000
[12/01 21:14:38   1019s] Initializing multi-corner capacitance tables ... 
[12/01 21:14:38   1019s] Initializing multi-corner resistance tables ...
[12/01 21:14:38   1019s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:14:38   1019s] eee: l::2 avDens::0.278077 usedTrk::23069.593512 availTrk::82961.173508 sigTrk::23069.593512
[12/01 21:14:38   1019s] eee: l::3 avDens::0.356806 usedTrk::29966.262758 availTrk::83984.645689 sigTrk::29966.262758
[12/01 21:14:38   1019s] eee: l::4 avDens::0.433358 usedTrk::36535.109475 availTrk::84307.014562 sigTrk::36535.109475
[12/01 21:14:38   1019s] eee: l::5 avDens::0.259839 usedTrk::21058.697147 availTrk::81045.100527 sigTrk::21058.697147
[12/01 21:14:38   1019s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:14:38   1019s] {RT wc 0 5 5 0}
[12/01 21:14:38   1019s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.468650 ; uaWl: 1.000000 ; uaWlH: 0.516334 ; aWlH: 0.000000 ; Pmax: 0.904700 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:14:39   1019s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3933.879M)
[12/01 21:14:40   1021s] Compute RC Scale Done ...
[12/01 21:14:40   1021s] OPERPROF: Starting HotSpotCal at level 1, MEM:3933.9M
[12/01 21:14:40   1021s] [hotspot] +------------+---------------+---------------+
[12/01 21:14:40   1021s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 21:14:40   1021s] [hotspot] +------------+---------------+---------------+
[12/01 21:14:40   1021s] [hotspot] | normalized |          0.00 |          0.00 |
[12/01 21:14:40   1021s] [hotspot] +------------+---------------+---------------+
[12/01 21:14:40   1021s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/01 21:14:40   1021s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/01 21:14:40   1021s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.012, MEM:3933.9M
[12/01 21:14:41   1021s] #################################################################################
[12/01 21:14:41   1021s] # Design Stage: PreRoute
[12/01 21:14:41   1021s] # Design Name: MAU_mapped_pads
[12/01 21:14:41   1021s] # Design Mode: 180nm
[12/01 21:14:41   1021s] # Analysis Mode: MMMC Non-OCV 
[12/01 21:14:41   1021s] # Parasitics Mode: No SPEF/RCDB 
[12/01 21:14:41   1021s] # Signoff Settings: SI Off 
[12/01 21:14:41   1021s] #################################################################################
[12/01 21:14:41   1025s] Topological Sorting (REAL = 0:00:00.0, MEM = 3921.7M, InitMEM = 3907.9M)
[12/01 21:14:41   1025s] Calculate delays in BcWc mode...
[12/01 21:14:41   1025s] Start delay calculation (fullDC) (16 T). (MEM=3921.68)
[12/01 21:14:41   1025s] End AAE Lib Interpolated Model. (MEM=3934.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:14:42   1039s] Total number of fetched objects 104564
[12/01 21:14:42   1039s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:14:42   1039s] End delay calculation. (MEM=4577.47 CPU=0:00:11.6 REAL=0:00:00.0)
[12/01 21:14:42   1039s] End delay calculation (fullDC). (MEM=4577.47 CPU=0:00:14.1 REAL=0:00:01.0)
[12/01 21:14:42   1039s] *** CDM Built up (cpu=0:00:17.5  real=0:00:01.0  mem= 4577.5M) ***
[12/01 21:14:42   1040s] Begin: GigaOpt postEco DRV Optimization
[12/01 21:14:42   1040s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 16 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/01 21:14:42   1040s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:17:20.8/0:08:15.4 (2.1), mem = 3855.5M
[12/01 21:14:43   1040s] Info: 27 io nets excluded
[12/01 21:14:43   1040s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:14:43   1040s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:14:43   1040s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.8
[12/01 21:14:43   1040s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:14:43   1040s] ### Creating PhyDesignMc. totSessionCpu=0:17:21 mem=3855.5M
[12/01 21:14:43   1040s] OPERPROF: Starting DPlace-Init at level 1, MEM:3855.5M
[12/01 21:14:43   1040s] z: 2, totalTracks: 1
[12/01 21:14:43   1040s] z: 4, totalTracks: 1
[12/01 21:14:43   1040s] z: 6, totalTracks: 1
[12/01 21:14:43   1040s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:43   1040s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3855.5M
[12/01 21:14:43   1040s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3855.5M
[12/01 21:14:43   1040s] Core basic site is core7T
[12/01 21:14:43   1040s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3855.5M
[12/01 21:14:43   1041s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.090, REAL:0.013, MEM:4111.5M
[12/01 21:14:43   1041s] Fast DP-INIT is on for default
[12/01 21:14:43   1041s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:14:43   1041s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.116, REAL:0.028, MEM:4111.5M
[12/01 21:14:43   1041s] 
[12/01 21:14:43   1041s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:43   1041s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.132, REAL:0.044, MEM:4111.5M
[12/01 21:14:43   1041s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4111.5M
[12/01 21:14:43   1041s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4111.5M
[12/01 21:14:43   1041s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4111.5MB).
[12/01 21:14:43   1041s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.196, REAL:0.108, MEM:4111.5M
[12/01 21:14:43   1041s] TotalInstCnt at PhyDesignMc Initialization: 103,471
[12/01 21:14:43   1041s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:22 mem=3887.5M
[12/01 21:14:43   1041s] ### Creating RouteCongInterface, started
[12/01 21:14:43   1041s] 
[12/01 21:14:43   1041s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8390} {5, 0.250, 0.5472} 
[12/01 21:14:43   1041s] 
[12/01 21:14:43   1041s] #optDebug: {0, 1.000}
[12/01 21:14:43   1041s] ### Creating RouteCongInterface, finished
[12/01 21:14:43   1041s] ### Creating LA Mngr. totSessionCpu=0:17:22 mem=3887.5M
[12/01 21:14:43   1041s] ### Creating LA Mngr, finished. totSessionCpu=0:17:22 mem=3887.5M
[12/01 21:14:45   1047s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4293.8M
[12/01 21:14:45   1047s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4293.8M
[12/01 21:14:45   1047s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:45   1047s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:45   1047s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:14:45   1047s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/01 21:14:45   1047s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:14:45   1047s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 21:14:45   1047s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:14:45   1047s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:14:45   1048s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:14:45   1048s] Info: violation cost 19.955732 (cap = 2.413860, tran = 17.541878, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:14:45   1048s] |   111|   761|    -0.13|    88|    88|    -0.02|     0|     0|     0|     0|    -0.58|   -73.38|       0|       0|       0| 74.60%|          |         |
[12/01 21:14:46   1054s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:46   1054s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:14:46   1054s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:14:46   1054s] Info: violation cost 0.129593 (cap = 0.129593, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:14:46   1054s] |     0|     0|     0.00|     3|     3|    -0.02|     0|     0|     0|     0|    -1.08|  -235.09|     206|      75|      34| 74.76%| 0:00:01.0|  5231.6M|
[12/01 21:14:46   1054s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:14:46   1054s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:14:46   1054s] Info: violation cost 0.003648 (cap = 0.003648, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:14:46   1055s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -1.08|  -197.80|       2|       0|       1| 74.76%| 0:00:00.0|  5231.6M|
[12/01 21:14:46   1055s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:14:46   1055s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:14:46   1055s] Info: violation cost 0.003648 (cap = 0.003648, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:14:46   1055s] |     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|    -1.08|  -197.80|       0|       0|       0| 74.76%| 0:00:00.0|  5231.6M|
[12/01 21:14:46   1055s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] ###############################################################################
[12/01 21:14:46   1055s] #
[12/01 21:14:46   1055s] #  Large fanout net report:  
[12/01 21:14:46   1055s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 21:14:46   1055s] #     - current density: 74.76
[12/01 21:14:46   1055s] #
[12/01 21:14:46   1055s] #  List of high fanout nets:
[12/01 21:14:46   1055s] #
[12/01 21:14:46   1055s] ###############################################################################
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] =======================================================================
[12/01 21:14:46   1055s]                 Reasons for remaining drv violations
[12/01 21:14:46   1055s] =======================================================================
[12/01 21:14:46   1055s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] MultiBuffering failure reasons
[12/01 21:14:46   1055s] ------------------------------------------------
[12/01 21:14:46   1055s] *info:     1 net(s): Could not be fixed because the gain is not enough.
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] *** Finish DRV Fixing (cpu=0:00:08.2 real=0:00:01.0 mem=5231.6M) ***
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] Total-nets :: 104845, Stn-nets :: 208, ratio :: 0.198388 %
[12/01 21:14:46   1055s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4072.7M
[12/01 21:14:46   1055s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.249, REAL:0.040, MEM:3925.2M
[12/01 21:14:46   1055s] TotalInstCnt at PhyDesignMc Destruction: 103,754
[12/01 21:14:46   1055s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.8
[12/01 21:14:46   1055s] *** DrvOpt #4 [finish] : cpu/real = 0:00:14.7/0:00:03.7 (3.9), totSession cpu/real = 0:17:35.5/0:08:19.2 (2.1), mem = 3925.2M
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] =============================================================================================
[12/01 21:14:46   1055s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/01 21:14:46   1055s] =============================================================================================
[12/01 21:14:46   1055s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:14:46   1055s] ---------------------------------------------------------------------------------------------
[12/01 21:14:46   1055s] [ SlackTraversorInit     ]      1   0:00:00.3  (   7.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 21:14:46   1055s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:46   1055s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   9.2 % )     0:00:00.3 /  0:00:00.8    2.2
[12/01 21:14:46   1055s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 21:14:46   1055s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:46   1055s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.8 /  0:00:06.5    8.3
[12/01 21:14:46   1055s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:46   1055s] [ OptEval                ]      4   0:00:00.4  (  10.3 % )     0:00:00.4 /  0:00:03.8    9.9
[12/01 21:14:46   1055s] [ OptCommit              ]      4   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 21:14:46   1055s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:01.3    9.5
[12/01 21:14:46   1055s] [ PostCommitDelayUpdate  ]      3   0:00:00.1  (   2.3 % )     0:00:00.2 /  0:00:01.3    7.7
[12/01 21:14:46   1055s] [ IncrDelayCalc          ]     26   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:01.3   14.5
[12/01 21:14:46   1055s] [ DrvFindVioNets         ]      4   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.7   11.2
[12/01 21:14:46   1055s] [ DrvComputeSummary      ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.4   10.8
[12/01 21:14:46   1055s] [ MISC                   ]          0:00:02.0  (  53.7 % )     0:00:02.0 /  0:00:05.7    2.9
[12/01 21:14:46   1055s] ---------------------------------------------------------------------------------------------
[12/01 21:14:46   1055s]  DrvOpt #4 TOTAL                    0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:14.7    3.9
[12/01 21:14:46   1055s] ---------------------------------------------------------------------------------------------
[12/01 21:14:46   1055s] 
[12/01 21:14:46   1055s] End: GigaOpt postEco DRV Optimization
[12/01 21:14:47   1056s] GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.996 (bump = 0.996)
[12/01 21:14:47   1056s] Begin: GigaOpt nonLegal postEco optimization
[12/01 21:14:47   1056s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 1.0 -numThreads 16 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[12/01 21:14:47   1056s] Info: 27 io nets excluded
[12/01 21:14:47   1056s] Info: 623 nets with fixed/cover wires excluded.
[12/01 21:14:47   1056s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:14:47   1056s] *** WnsOpt #2 [begin] : totSession cpu/real = 0:17:36.2/0:08:19.9 (2.1), mem = 3925.2M
[12/01 21:14:47   1056s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.9
[12/01 21:14:47   1056s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:14:47   1056s] ### Creating PhyDesignMc. totSessionCpu=0:17:36 mem=3925.2M
[12/01 21:14:47   1056s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:14:47   1056s] OPERPROF: Starting DPlace-Init at level 1, MEM:3925.2M
[12/01 21:14:47   1056s] z: 2, totalTracks: 1
[12/01 21:14:47   1056s] z: 4, totalTracks: 1
[12/01 21:14:47   1056s] z: 6, totalTracks: 1
[12/01 21:14:47   1056s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:47   1056s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3925.2M
[12/01 21:14:47   1056s] 
[12/01 21:14:47   1056s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:47   1056s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.041, MEM:4149.2M
[12/01 21:14:47   1056s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4149.2M
[12/01 21:14:47   1056s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4149.2M
[12/01 21:14:47   1056s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4149.2MB).
[12/01 21:14:47   1056s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.102, MEM:4149.2M
[12/01 21:14:47   1056s] TotalInstCnt at PhyDesignMc Initialization: 103,754
[12/01 21:14:47   1056s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:37 mem=3925.2M
[12/01 21:14:47   1056s] ### Creating RouteCongInterface, started
[12/01 21:14:47   1057s] 
[12/01 21:14:47   1057s] #optDebug:  {2, 1.000, 0.8500} {3, 0.750, 0.8500} {4, 0.500, 0.8500} {5, 0.250, 0.8500} 
[12/01 21:14:47   1057s] 
[12/01 21:14:47   1057s] #optDebug: {0, 1.000}
[12/01 21:14:47   1057s] ### Creating RouteCongInterface, finished
[12/01 21:14:47   1057s] ### Creating LA Mngr. totSessionCpu=0:17:37 mem=3925.2M
[12/01 21:14:47   1057s] ### Creating LA Mngr, finished. totSessionCpu=0:17:37 mem=3925.2M
[12/01 21:14:49   1059s] *info: 27 io nets excluded
[12/01 21:14:49   1059s] *info: 624 clock nets excluded
[12/01 21:14:49   1059s] *info: 695 no-driver nets excluded.
[12/01 21:14:49   1059s] *info: 623 nets with fixed/cover wires excluded.
[12/01 21:14:49   1059s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.4019804.2
[12/01 21:14:49   1059s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 21:14:49   1059s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:49   1059s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:49   1059s] ** GigaOpt Optimizer WNS Slack -1.079 TNS Slack -197.799 Density 74.76
[12/01 21:14:49   1059s] Optimizer WNS Pass 0
[12/01 21:14:49   1059s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.079|-109.428|
|reg2reg   |-0.987| -95.998|
|HEPG      |-0.987| -95.998|
|All Paths |-1.079|-197.799|
+----------+------+--------+

[12/01 21:14:49   1059s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4331.6M
[12/01 21:14:49   1059s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4331.6M
[12/01 21:14:50   1060s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 21:14:50   1060s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 21:14:50   1060s] Active Path Group: reg2reg  
[12/01 21:14:50   1060s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:50   1060s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 21:14:50   1060s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:50   1060s] |  -0.987|   -1.079| -95.998| -197.799|   74.76%|   0:00:00.0| 4331.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[82]/D              |
[12/01 21:14:50   1060s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:50   1060s] |  -0.855|   -1.079| -87.989| -190.221|   74.76%|   0:00:00.0| 5029.0M|        wc|  reg2reg| MAU_dut/B0/ram_reg[82]/D              |
[12/01 21:14:50   1061s] |  -0.810|   -1.079| -75.489| -178.113|   74.76%|   0:00:00.0| 5048.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[21]/D              |
[12/01 21:14:50   1061s] |  -0.673|   -1.079| -72.291| -174.915|   74.76%|   0:00:00.0| 5086.3M|        wc|  reg2reg| MAU_dut/B2/ram_reg[301]/D             |
[12/01 21:14:50   1061s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:50   1061s] |  -0.623|   -1.079| -66.870| -169.951|   74.76%|   0:00:00.0| 5162.6M|        wc|  reg2reg| MAU_dut/B2/ram_reg[456]/D             |
[12/01 21:14:50   1061s] |  -0.582|   -1.079| -64.162| -168.629|   74.76%|   0:00:00.0| 5162.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[259]/D             |
[12/01 21:14:50   1062s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:50   1062s] |  -0.486|   -1.079| -45.350| -150.045|   74.76%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[97]/D              |
[12/01 21:14:50   1062s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:50   1062s] |  -0.431|   -1.079| -43.751| -148.460|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[112]/D             |
[12/01 21:14:50   1062s] |  -0.397|   -1.079| -37.282| -142.411|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[97]/D              |
[12/01 21:14:50   1063s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:50   1063s] |  -0.371|   -1.079| -35.013| -140.516|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[97]/D              |
[12/01 21:14:50   1063s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:50   1063s] |  -0.349|   -1.079| -33.963| -139.465|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[112]/D             |
[12/01 21:14:50   1064s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:50   1064s] |  -0.319|   -1.079| -24.572| -131.734|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[97]/D              |
[12/01 21:14:51   1064s] |  -0.292|   -1.079| -25.961| -132.749|   74.77%|   0:00:01.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[261]/D             |
[12/01 21:14:51   1064s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1064s] |  -0.268|   -1.079| -24.205| -131.137|   74.77%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[81]/D              |
[12/01 21:14:51   1065s] |  -0.240|   -1.079| -20.467| -127.655|   74.78%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[31]/D              |
[12/01 21:14:51   1065s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1065s] |  -0.216|   -1.079| -16.126| -123.356|   74.78%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[113]/D             |
[12/01 21:14:51   1066s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1066s] |  -0.182|   -1.079| -14.004| -121.434|   74.79%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B3/ram_reg[93]/D              |
[12/01 21:14:51   1066s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1066s] |  -0.153|   -1.079|  -8.668| -116.767|   74.80%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[17]/D              |
[12/01 21:14:51   1067s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1067s] |  -0.148|   -1.079|  -6.605| -114.971|   74.80%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[205]/D             |
[12/01 21:14:51   1067s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1067s] |  -0.122|   -1.079|  -4.535| -113.019|   74.81%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[113]/D             |
[12/01 21:14:51   1068s] |  -0.098|   -1.079|  -3.136| -112.147|   74.81%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[21]/D              |
[12/01 21:14:51   1069s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1069s] |  -0.074|   -1.079|  -1.675| -110.762|   74.83%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[318]/D             |
[12/01 21:14:51   1069s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1069s] |  -0.050|   -1.079|  -0.688| -109.972|   74.84%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B1/ram_reg[371]/D             |
[12/01 21:14:51   1070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1070s] |  -0.043|   -1.079|  -0.245| -109.529|   74.84%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[266]/D             |
[12/01 21:14:51   1070s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:51   1070s] |  -0.028|   -1.079|  -0.074| -109.357|   74.84%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[218]/D             |
[12/01 21:14:51   1070s] |  -0.000|   -1.079|  -0.000| -109.312|   74.85%|   0:00:00.0| 5156.6M|        wc|  reg2reg| MAU_dut/B0/ram_reg[62]/D              |
[12/01 21:14:51   1070s] |   0.000|   -1.079|   0.000| -109.311|   74.85%|   0:00:00.0| 5156.6M|        NA|       NA| NA                                    |
[12/01 21:14:51   1070s] |   0.000|   -1.079|   0.000| -109.311|   74.85%|   0:00:00.0| 5156.6M|        wc|       NA| NA                                    |
[12/01 21:14:51   1070s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:51   1070s] 
[12/01 21:14:51   1070s] *** Finish Core Optimize Step (cpu=0:00:10.8 real=0:00:01.0 mem=5156.6M) ***
[12/01 21:14:51   1071s] Active Path Group: default 
[12/01 21:14:52   1071s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:52   1071s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 21:14:52   1071s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:52   1071s] |  -1.079|   -1.079|-109.311| -109.311|   74.85%|   0:00:01.0| 5156.6M|        wc|  default| MAU_dut/B1/ram_reg[463]/D             |
[12/01 21:14:52   1071s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:52   1071s] |  -0.793|   -0.793| -28.153|  -28.153|   74.85%|   0:00:00.0| 5156.6M|        wc|  default| MAU_dut/B0/ram_reg[113]/D             |
[12/01 21:14:52   1071s] |  -0.516|   -0.516| -14.005|  -14.005|   74.85%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[271]/D             |
[12/01 21:14:52   1072s] |  -0.409|   -0.409| -10.802|  -10.802|   74.85%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B0/ram_reg[113]/D             |
[12/01 21:14:52   1072s] |  -0.346|   -0.346|  -9.328|   -9.328|   74.85%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[127]/D             |
[12/01 21:14:52   1072s] |  -0.211|   -0.211|  -7.418|   -7.418|   74.85%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B2/ram_reg[447]/D             |
[12/01 21:14:52   1073s] |  -0.188|   -0.188|  -7.146|   -7.146|   74.86%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[95]/D              |
[12/01 21:14:52   1073s] |  -0.160|   -0.160|  -6.659|   -6.659|   74.86%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B0/ram_reg[252]/D             |
[12/01 21:14:52   1074s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:52   1074s] |  -0.137|   -0.137|  -6.147|   -6.147|   74.86%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[87]/D              |
[12/01 21:14:52   1074s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:52   1074s] |  -0.111|   -0.111|  -5.499|   -5.499|   74.87%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B3/ram_reg[455]/D             |
[12/01 21:14:52   1075s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:52   1075s] |  -0.089|   -0.089|  -3.958|   -3.958|   74.87%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[463]/D             |
[12/01 21:14:53   1077s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:53   1077s] |  -0.073|   -0.073|  -2.730|   -2.730|   74.90%|   0:00:01.0| 5274.1M|        wc|  default| MAU_dut/B3/ram_reg[455]/D             |
[12/01 21:14:53   1079s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:53   1079s] |  -0.049|   -0.049|  -1.887|   -1.887|   74.91%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[327]/D             |
[12/01 21:14:54   1081s] |  -0.028|   -0.028|  -0.519|   -0.519|   74.92%|   0:00:01.0| 5274.1M|        wc|  default| MAU_dut/B0/ram_reg[439]/D             |
[12/01 21:14:54   1082s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:54   1082s] |  -0.028|   -0.028|  -0.119|   -0.119|   74.94%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B0/ram_reg[439]/D             |
[12/01 21:14:54   1082s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:54   1082s] |  -0.007|   -0.007|  -0.059|   -0.059|   74.95%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[327]/D             |
[12/01 21:14:54   1083s] |  -0.002|   -0.002|  -0.002|   -0.002|   74.95%|   0:00:00.0| 5274.1M|        wc|  default| MAU_dut/B1/ram_reg[327]/D             |
[12/01 21:14:54   1083s] |   0.000|    0.000|   0.000|    0.000|   74.95%|   0:00:00.0| 5274.1M|        NA|       NA| NA                                    |
[12/01 21:14:54   1083s] |   0.000|    0.000|   0.000|    0.000|   74.95%|   0:00:00.0| 5274.1M|        wc|       NA| NA                                    |
[12/01 21:14:54   1083s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 21:14:54   1083s] 
[12/01 21:14:54   1083s] *** Finish Core Optimize Step (cpu=0:00:12.8 real=0:00:03.0 mem=5274.1M) ***
[12/01 21:14:54   1083s] 
[12/01 21:14:54   1083s] *** Finished Optimize Step Cumulative (cpu=0:00:23.8 real=0:00:04.0 mem=5274.1M) ***
[12/01 21:14:54   1083s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 21:14:54   1083s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.95
[12/01 21:14:54   1083s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.4019804.3
[12/01 21:14:54   1083s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5274.1M
[12/01 21:14:54   1084s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.251, REAL:0.044, MEM:5068.1M
[12/01 21:14:54   1084s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:5068.1M
[12/01 21:14:54   1084s] OPERPROF:   Starting DPlace-Init at level 2, MEM:5068.1M
[12/01 21:14:54   1084s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:5068.1M
[12/01 21:14:54   1084s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.049, REAL:0.042, MEM:5068.1M
[12/01 21:14:54   1084s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:5068.1M
[12/01 21:14:54   1084s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:5292.1M
[12/01 21:14:54   1084s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.114, REAL:0.107, MEM:5292.1M
[12/01 21:14:54   1084s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.114, REAL:0.107, MEM:5292.1M
[12/01 21:14:54   1084s] TDRefine: refinePlace mode is spiral
[12/01 21:14:54   1084s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.11
[12/01 21:14:54   1084s] OPERPROF: Starting RefinePlace at level 1, MEM:5292.1M
[12/01 21:14:54   1084s] *** Starting refinePlace (0:18:04 mem=5292.1M) ***
[12/01 21:14:54   1084s] Total net bbox length = 3.817e+06 (1.785e+06 2.032e+06) (ext = 5.546e+03)
[12/01 21:14:54   1084s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:14:54   1084s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:5292.1M
[12/01 21:14:54   1084s] Starting refinePlace ...
[12/01 21:14:54   1084s] One DDP V2 for no tweak run.
[12/01 21:14:54   1084s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/01 21:14:54   1084s] ** Cut row section cpu time 0:00:00.0.
[12/01 21:14:54   1084s]    Spread Effort: high, standalone mode, useDDP on.
[12/01 21:14:55   1088s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.4, real=0:00:01.0, mem=5486.9MB) @(0:18:04 - 0:18:09).
[12/01 21:14:55   1088s] Move report: preRPlace moves 3703 insts, mean move: 1.28 um, max move: 9.52 um 
[12/01 21:14:55   1088s] 	Max move on inst (MAU_dut/AA_MUX/FE_OCPC14694_FE_DBTN11_n1): (1430.24, 1453.20) --> (1431.92, 1445.36)
[12/01 21:14:55   1088s] 	Length: 12 sites, height: 1 rows, site name: core7T, cell type: INVX16
[12/01 21:14:55   1088s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:14:55   1089s] 
[12/01 21:14:55   1089s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:14:56   1090s] Move report: legalization moves 7 insts, mean move: 3.84 um, max move: 7.28 um spiral
[12/01 21:14:56   1090s] 	Max move on inst (MAU_dut/FE_OCPC14773_FE_OFN23413_dd_mux_out_147): (305.20, 1390.48) --> (297.92, 1390.48)
[12/01 21:14:56   1090s] [CPU] RefinePlace/Legalization (cpu=0:00:01.4, real=0:00:01.0, mem=5486.9MB) @(0:18:09 - 0:18:10).
[12/01 21:14:56   1090s] Move report: Detail placement moves 3704 insts, mean move: 1.28 um, max move: 9.52 um 
[12/01 21:14:56   1090s] 	Max move on inst (MAU_dut/AA_MUX/FE_OCPC14694_FE_DBTN11_n1): (1430.24, 1453.20) --> (1431.92, 1445.36)
[12/01 21:14:56   1090s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:02.0 MEM: 5486.9MB
[12/01 21:14:56   1090s] Statistics of distance of Instance movement in refine placement:
[12/01 21:14:56   1090s]   maximum (X+Y) =         9.52 um
[12/01 21:14:56   1090s]   inst (MAU_dut/AA_MUX/FE_OCPC14694_FE_DBTN11_n1) with max move: (1430.24, 1453.2) -> (1431.92, 1445.36)
[12/01 21:14:56   1090s]   mean    (X+Y) =         1.28 um
[12/01 21:14:56   1090s] Summary Report:
[12/01 21:14:56   1090s] Instances move: 3704 (out of 103368 movable)
[12/01 21:14:56   1090s] Instances flipped: 0
[12/01 21:14:56   1090s] Mean displacement: 1.28 um
[12/01 21:14:56   1090s] Max displacement: 9.52 um (Instance: MAU_dut/AA_MUX/FE_OCPC14694_FE_DBTN11_n1) (1430.24, 1453.2) -> (1431.92, 1445.36)
[12/01 21:14:56   1090s] 	Length: 12 sites, height: 1 rows, site name: core7T, cell type: INVX16
[12/01 21:14:56   1090s] Total instances moved : 3704
[12/01 21:14:56   1090s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.826, REAL:1.456, MEM:5486.9M
[12/01 21:14:56   1090s] Total net bbox length = 3.819e+06 (1.787e+06 2.032e+06) (ext = 5.544e+03)
[12/01 21:14:56   1090s] Runtime: CPU: 0:00:05.9 REAL: 0:00:02.0 MEM: 5486.9MB
[12/01 21:14:56   1090s] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:02.0, mem=5486.9MB) @(0:18:04 - 0:18:10).
[12/01 21:14:56   1090s] *** Finished refinePlace (0:18:10 mem=5486.9M) ***
[12/01 21:14:56   1090s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.11
[12/01 21:14:56   1090s] OPERPROF: Finished RefinePlace at level 1, CPU:5.952, REAL:1.582, MEM:5486.9M
[12/01 21:14:56   1090s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5486.9M
[12/01 21:14:56   1090s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.251, REAL:0.046, MEM:5166.9M
[12/01 21:14:56   1090s] *** maximum move = 9.52 um ***
[12/01 21:14:56   1090s] *** Finished re-routing un-routed nets (5166.9M) ***
[12/01 21:14:56   1090s] TotalInstCnt at stopUpdate before init: 103,990
[12/01 21:14:56   1090s] OPERPROF: Starting DPlace-Init at level 1, MEM:5166.9M
[12/01 21:14:56   1090s] z: 2, totalTracks: 1
[12/01 21:14:56   1090s] z: 4, totalTracks: 1
[12/01 21:14:56   1090s] z: 6, totalTracks: 1
[12/01 21:14:56   1090s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:14:56   1090s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5166.9M
[12/01 21:14:56   1091s] 
[12/01 21:14:56   1091s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:14:56   1091s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.049, MEM:5390.9M
[12/01 21:14:56   1091s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5390.9M
[12/01 21:14:56   1091s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5390.9M
[12/01 21:14:56   1091s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5390.9MB).
[12/01 21:14:56   1091s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.113, REAL:0.115, MEM:5390.9M
[12/01 21:14:57   1091s] TotalInstCnt at stopUpdate after init: 103,990
[12/01 21:14:57   1091s] 
[12/01 21:14:57   1091s] *** Finish Physical Update (cpu=0:00:07.7 real=0:00:03.0 mem=5166.9M) ***
[12/01 21:14:57   1091s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.4019804.3
[12/01 21:14:57   1091s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:57   1091s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:57   1091s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 74.95
[12/01 21:14:57   1091s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 21:14:57   1091s] 
[12/01 21:14:57   1091s] *** Finish post-CTS Setup Fixing (cpu=0:00:32.3 real=0:00:08.0 mem=5166.9M) ***
[12/01 21:14:57   1091s] 
[12/01 21:14:57   1091s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.4019804.2
[12/01 21:14:57   1091s] Total-nets :: 105081, Stn-nets :: 732, ratio :: 0.696605 %
[12/01 21:14:57   1091s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4756.1M
[12/01 21:14:57   1092s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.275, REAL:0.059, MEM:4024.6M
[12/01 21:14:57   1092s] TotalInstCnt at PhyDesignMc Destruction: 103,990
[12/01 21:14:57   1092s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.9
[12/01 21:14:57   1092s] *** WnsOpt #2 [finish] : cpu/real = 0:00:36.0/0:00:10.0 (3.6), totSession cpu/real = 0:18:12.2/0:08:29.9 (2.1), mem = 4024.6M
[12/01 21:14:57   1092s] 
[12/01 21:14:57   1092s] =============================================================================================
[12/01 21:14:57   1092s]  Step TAT Report for WnsOpt #2                                                  20.15-s105_1
[12/01 21:14:57   1092s] =============================================================================================
[12/01 21:14:57   1092s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:14:57   1092s] ---------------------------------------------------------------------------------------------
[12/01 21:14:57   1092s] [ RefinePlace            ]      1   0:00:02.6  (  26.3 % )     0:00:02.6 /  0:00:07.7    3.0
[12/01 21:14:57   1092s] [ SlackTraversorInit     ]      2   0:00:00.5  (   5.3 % )     0:00:00.5 /  0:00:00.6    1.1
[12/01 21:14:57   1092s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:57   1092s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.7    2.0
[12/01 21:14:57   1092s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 21:14:57   1092s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:57   1092s] [ TransformInit          ]      1   0:00:01.7  (  17.3 % )     0:00:01.7 /  0:00:02.6    1.5
[12/01 21:14:57   1092s] [ OptimizationStep       ]      2   0:00:00.4  (   3.9 % )     0:00:04.2 /  0:00:23.7    5.6
[12/01 21:14:57   1092s] [ OptSingleIteration     ]     43   0:00:00.1  (   0.6 % )     0:00:03.9 /  0:00:23.1    6.0
[12/01 21:14:57   1092s] [ OptGetWeight           ]     43   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    0.9
[12/01 21:14:57   1092s] [ OptEval                ]     43   0:00:02.2  (  21.8 % )     0:00:02.2 /  0:00:13.2    6.1
[12/01 21:14:57   1092s] [ OptCommit              ]     43   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 21:14:57   1092s] [ IncrTimingUpdate       ]     49   0:00:01.0  (   9.8 % )     0:00:01.0 /  0:00:07.7    7.9
[12/01 21:14:57   1092s] [ PostCommitDelayUpdate  ]     43   0:00:00.1  (   0.7 % )     0:00:00.2 /  0:00:01.1    6.2
[12/01 21:14:57   1092s] [ IncrDelayCalc          ]    270   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:01.1    9.4
[12/01 21:14:57   1092s] [ SetupOptGetWorkingSet  ]    113   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.7    5.1
[12/01 21:14:57   1092s] [ SetupOptGetActiveNode  ]    113   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:14:57   1092s] [ SetupOptSlackGraph     ]     43   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    6.6
[12/01 21:14:57   1092s] [ MISC                   ]          0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.5    1.7
[12/01 21:14:57   1092s] ---------------------------------------------------------------------------------------------
[12/01 21:14:57   1092s]  WnsOpt #2 TOTAL                    0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:36.0    3.6
[12/01 21:14:57   1092s] ---------------------------------------------------------------------------------------------
[12/01 21:14:57   1092s] 
[12/01 21:14:57   1092s] End: GigaOpt nonLegal postEco optimization
[12/01 21:14:57   1092s] #optDebug: fT-D <X 1 0 0 0>
[12/01 21:14:57   1092s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:14:57   1092s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:14:58   1092s] 
[12/01 21:14:58   1092s] Active setup views:
[12/01 21:14:58   1092s]  wc
[12/01 21:14:58   1092s]   Dominating endpoints: 0
[12/01 21:14:58   1092s]   Dominating TNS: -0.000
[12/01 21:14:58   1092s] 
[12/01 21:14:58   1093s] Extraction called for design 'MAU_mapped_pads' of instances=104441 and nets=105780 using extraction engine 'preRoute' .
[12/01 21:14:58   1093s] PreRoute RC Extraction called for design MAU_mapped_pads.
[12/01 21:14:58   1093s] RC Extraction called in multi-corner(2) mode.
[12/01 21:14:58   1093s] RCMode: PreRoute
[12/01 21:14:58   1093s]       RC Corner Indexes            0       1   
[12/01 21:14:58   1093s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 21:14:58   1093s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 21:14:58   1093s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 21:14:58   1093s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 21:14:58   1093s] Shrink Factor                : 1.00000
[12/01 21:14:58   1093s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/01 21:14:58   1093s] Using capacitance table file ...
[12/01 21:14:58   1093s] RC Grid backup saved.
[12/01 21:14:58   1093s] 
[12/01 21:14:58   1093s] Trim Metal Layers:
[12/01 21:14:58   1093s] LayerId::1 widthSet size::4
[12/01 21:14:58   1093s] LayerId::2 widthSet size::4
[12/01 21:14:58   1093s] LayerId::3 widthSet size::4
[12/01 21:14:58   1093s] LayerId::4 widthSet size::4
[12/01 21:14:58   1093s] LayerId::5 widthSet size::4
[12/01 21:14:58   1093s] LayerId::6 widthSet size::3
[12/01 21:14:58   1093s] Skipped RC grid update for preRoute extraction.
[12/01 21:14:58   1093s] eee: pegSigSF::1.070000
[12/01 21:14:58   1093s] Initializing multi-corner capacitance tables ... 
[12/01 21:14:58   1093s] Initializing multi-corner resistance tables ...
[12/01 21:14:58   1093s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:14:58   1093s] eee: l::2 avDens::0.278077 usedTrk::23069.593512 availTrk::82961.173508 sigTrk::23069.593512
[12/01 21:14:58   1093s] eee: l::3 avDens::0.356806 usedTrk::29966.262758 availTrk::83984.645689 sigTrk::29966.262758
[12/01 21:14:58   1093s] eee: l::4 avDens::0.433358 usedTrk::36535.109475 availTrk::84307.014562 sigTrk::36535.109475
[12/01 21:14:58   1093s] eee: l::5 avDens::0.259839 usedTrk::21058.697147 availTrk::81045.100527 sigTrk::21058.697147
[12/01 21:14:58   1093s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:14:58   1093s] {RT wc 0 5 5 0}
[12/01 21:14:58   1093s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.468650 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.904700 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:14:58   1093s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3969.582M)
[12/01 21:14:58   1093s] Starting delay calculation for Setup views
[12/01 21:14:59   1093s] #################################################################################
[12/01 21:14:59   1093s] # Design Stage: PreRoute
[12/01 21:14:59   1093s] # Design Name: MAU_mapped_pads
[12/01 21:14:59   1093s] # Design Mode: 180nm
[12/01 21:14:59   1093s] # Analysis Mode: MMMC Non-OCV 
[12/01 21:14:59   1093s] # Parasitics Mode: No SPEF/RCDB 
[12/01 21:14:59   1093s] # Signoff Settings: SI Off 
[12/01 21:14:59   1093s] #################################################################################
[12/01 21:14:59   1097s] Topological Sorting (REAL = 0:00:00.0, MEM = 3977.4M, InitMEM = 3963.6M)
[12/01 21:14:59   1097s] Calculate delays in BcWc mode...
[12/01 21:14:59   1097s] Start delay calculation (fullDC) (16 T). (MEM=3977.39)
[12/01 21:14:59   1097s] End AAE Lib Interpolated Model. (MEM=3989.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:15:00   1111s] Total number of fetched objects 105083
[12/01 21:15:00   1111s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:15:00   1111s] End delay calculation. (MEM=4631.66 CPU=0:00:11.6 REAL=0:00:01.0)
[12/01 21:15:00   1111s] End delay calculation (fullDC). (MEM=4631.66 CPU=0:00:14.0 REAL=0:00:01.0)
[12/01 21:15:00   1111s] *** CDM Built up (cpu=0:00:17.5  real=0:00:01.0  mem= 4631.7M) ***
[12/01 21:15:00   1112s] *** Done Building Timing Graph (cpu=0:00:19.0 real=0:00:02.0 totSessionCpu=0:18:33 mem=4631.7M)
[12/01 21:15:00   1112s] [PSP]    Started Early Global Route kernel ( Curr Mem: 4631.66 MB )
[12/01 21:15:00   1112s] (I)       Started Import and model ( Curr Mem: 4631.66 MB )
[12/01 21:15:00   1112s] (I)       Started Create place DB ( Curr Mem: 4631.66 MB )
[12/01 21:15:00   1112s] (I)       Started Import place data ( Curr Mem: 4631.66 MB )
[12/01 21:15:00   1112s] (I)       Started Read instances and placement ( Curr Mem: 4631.66 MB )
[12/01 21:15:00   1112s] (I)       Finished Read instances and placement ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:00   1112s] (I)       Started Read nets ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Read nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Import place data ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Create place DB ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Create route DB ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       == Non-default Options ==
[12/01 21:15:01   1113s] (I)       Build term to term wires                           : false
[12/01 21:15:01   1113s] (I)       Maximum routing layer                              : 5
[12/01 21:15:01   1113s] (I)       Number of threads                                  : 16
[12/01 21:15:01   1113s] (I)       Method to set GCell size                           : row
[12/01 21:15:01   1113s] (I)       Counted 5120 PG shapes. We will not process PG shapes layer by layer.
[12/01 21:15:01   1113s] (I)       Started Import route data (16T) ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       ============== Pin Summary ==============
[12/01 21:15:01   1113s] (I)       +-------+--------+---------+------------+
[12/01 21:15:01   1113s] (I)       | Layer | # pins | % total |      Group |
[12/01 21:15:01   1113s] (I)       +-------+--------+---------+------------+
[12/01 21:15:01   1113s] (I)       |     1 | 308508 |   99.95 |        Pin |
[12/01 21:15:01   1113s] (I)       |     2 |     99 |    0.03 | Pin access |
[12/01 21:15:01   1113s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/01 21:15:01   1113s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/01 21:15:01   1113s] (I)       |     5 |     54 |    0.02 |      Upper |
[12/01 21:15:01   1113s] (I)       +-------+--------+---------+------------+
[12/01 21:15:01   1113s] (I)       Use row-based GCell size
[12/01 21:15:01   1113s] (I)       Use row-based GCell align
[12/01 21:15:01   1113s] (I)       GCell unit size   : 7840
[12/01 21:15:01   1113s] (I)       GCell multiplier  : 1
[12/01 21:15:01   1113s] (I)       GCell row height  : 7840
[12/01 21:15:01   1113s] (I)       Actual row height : 7840
[12/01 21:15:01   1113s] (I)       GCell align ref   : 507360 507360
[12/01 21:15:01   1113s] [NR-eGR] Track table information for default rule: 
[12/01 21:15:01   1113s] [NR-eGR] METAL1 has no routable track
[12/01 21:15:01   1113s] [NR-eGR] METAL2 has single uniform track structure
[12/01 21:15:01   1113s] [NR-eGR] METAL3 has single uniform track structure
[12/01 21:15:01   1113s] [NR-eGR] METAL4 has single uniform track structure
[12/01 21:15:01   1113s] [NR-eGR] METAL5 has single uniform track structure
[12/01 21:15:01   1113s] (I)       ============== Default via ===============
[12/01 21:15:01   1113s] (I)       +---+------------------+-----------------+
[12/01 21:15:01   1113s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/01 21:15:01   1113s] (I)       +---+------------------+-----------------+
[12/01 21:15:01   1113s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/01 21:15:01   1113s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/01 21:15:01   1113s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/01 21:15:01   1113s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/01 21:15:01   1113s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/01 21:15:01   1113s] (I)       +---+------------------+-----------------+
[12/01 21:15:01   1113s] (I)       Started Read blockages ( Layer 2-5 ) ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read routing blockages ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read instance blockages ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read PG blockages ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] [NR-eGR] Read 6833 PG shapes
[12/01 21:15:01   1113s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read boundary cut boxes ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] [NR-eGR] #Routing Blockages  : 0
[12/01 21:15:01   1113s] [NR-eGR] #Instance Blockages : 29486
[12/01 21:15:01   1113s] [NR-eGR] #PG Blockages       : 6833
[12/01 21:15:01   1113s] [NR-eGR] #Halo Blockages     : 0
[12/01 21:15:01   1113s] [NR-eGR] #Boundary Blockages : 0
[12/01 21:15:01   1113s] (I)       Finished Read blockages ( Layer 2-5 ) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read blackboxes ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/01 21:15:01   1113s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read prerouted ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] [NR-eGR] Num Prerouted Nets = 623  Num Prerouted Wires = 15279
[12/01 21:15:01   1113s] (I)       Finished Read prerouted ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read unlegalized nets ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read nets ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] [NR-eGR] Read numTotalNets=105081  numIgnoredNets=623
[12/01 21:15:01   1113s] (I)       Finished Read nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Set up via pillars ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       early_global_route_priority property id does not exist.
[12/01 21:15:01   1113s] (I)       Started Initialize 3D grid graph ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Model blockages into capacity
[12/01 21:15:01   1113s] (I)       Read Num Blocks=36319  Num Prerouted Wires=15279  Num CS=0
[12/01 21:15:01   1113s] (I)       Started Initialize 3D capacity ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Layer 1 (V) : #blockages 26215 : #preroutes 7111
[12/01 21:15:01   1113s] (I)       Layer 2 (H) : #blockages 8319 : #preroutes 5284
[12/01 21:15:01   1113s] (I)       Layer 3 (V) : #blockages 1571 : #preroutes 2476
[12/01 21:15:01   1113s] (I)       Layer 4 (H) : #blockages 214 : #preroutes 408
[12/01 21:15:01   1113s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       -- layer congestion ratio --
[12/01 21:15:01   1113s] (I)       Layer 1 : 0.100000
[12/01 21:15:01   1113s] (I)       Layer 2 : 0.700000
[12/01 21:15:01   1113s] (I)       Layer 3 : 0.700000
[12/01 21:15:01   1113s] (I)       Layer 4 : 0.700000
[12/01 21:15:01   1113s] (I)       Layer 5 : 0.700000
[12/01 21:15:01   1113s] (I)       ----------------------------
[12/01 21:15:01   1113s] (I)       Number of ignored nets                =    623
[12/01 21:15:01   1113s] (I)       Number of connected nets              =      0
[12/01 21:15:01   1113s] (I)       Number of fixed nets                  =    623.  Ignored: Yes
[12/01 21:15:01   1113s] (I)       Number of clock nets                  =    624.  Ignored: No
[12/01 21:15:01   1113s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/01 21:15:01   1113s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/01 21:15:01   1113s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/01 21:15:01   1113s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/01 21:15:01   1113s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/01 21:15:01   1113s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/01 21:15:01   1113s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/01 21:15:01   1113s] (I)       Finished Import route data (16T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Create route DB ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Read aux data ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Others data preparation ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Create route kernel ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Ndr track 0 does not exist
[12/01 21:15:01   1113s] (I)       ---------------------Grid Graph Info--------------------
[12/01 21:15:01   1113s] (I)       Routing area        : (0, 0) - (3674080, 3664000)
[12/01 21:15:01   1113s] (I)       Core area           : (507360, 507360) - (3167360, 3157280)
[12/01 21:15:01   1113s] (I)       Site width          :  1120  (dbu)
[12/01 21:15:01   1113s] (I)       Row height          :  7840  (dbu)
[12/01 21:15:01   1113s] (I)       GCell row height    :  7840  (dbu)
[12/01 21:15:01   1113s] (I)       GCell width         :  7840  (dbu)
[12/01 21:15:01   1113s] (I)       GCell height        :  7840  (dbu)
[12/01 21:15:01   1113s] (I)       Grid                :   468   467     5
[12/01 21:15:01   1113s] (I)       Layer numbers       :     1     2     3     4     5
[12/01 21:15:01   1113s] (I)       Vertical capacity   :     0  7840     0  7840     0
[12/01 21:15:01   1113s] (I)       Horizontal capacity :     0     0  7840     0  7840
[12/01 21:15:01   1113s] (I)       Default wire width  :   460   560   560   560   560
[12/01 21:15:01   1113s] (I)       Default wire space  :   460   560   560   560   560
[12/01 21:15:01   1113s] (I)       Default wire pitch  :   920  1120  1120  1120  1120
[12/01 21:15:01   1113s] (I)       Default pitch size  :   920  1120  1120  1120  1120
[12/01 21:15:01   1113s] (I)       First track coord   :     0   560   560   560   560
[12/01 21:15:01   1113s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00
[12/01 21:15:01   1113s] (I)       Total num of tracks :     0  3280  3271  3280  3271
[12/01 21:15:01   1113s] (I)       Num of masks        :     1     1     1     1     1
[12/01 21:15:01   1113s] (I)       Num of trim masks   :     0     0     0     0     0
[12/01 21:15:01   1113s] (I)       --------------------------------------------------------
[12/01 21:15:01   1113s] 
[12/01 21:15:01   1113s] [NR-eGR] ============ Routing rule table ============
[12/01 21:15:01   1113s] [NR-eGR] Rule id: 0  Nets: 104431 
[12/01 21:15:01   1113s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/01 21:15:01   1113s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120
[12/01 21:15:01   1113s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:15:01   1113s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1
[12/01 21:15:01   1113s] [NR-eGR] ========================================
[12/01 21:15:01   1113s] [NR-eGR] 
[12/01 21:15:01   1113s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/01 21:15:01   1113s] (I)       blocked tracks on layer2 : = 786149 / 1531760 (51.32%)
[12/01 21:15:01   1113s] (I)       blocked tracks on layer3 : = 572964 / 1530828 (37.43%)
[12/01 21:15:01   1113s] (I)       blocked tracks on layer4 : = 703601 / 1531760 (45.93%)
[12/01 21:15:01   1113s] (I)       blocked tracks on layer5 : = 696510 / 1530828 (45.50%)
[12/01 21:15:01   1113s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Import and model ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Reset routing kernel
[12/01 21:15:01   1113s] (I)       Started Global Routing ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Initialization ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       totalPins=305277  totalGlobalPin=293137 (96.02%)
[12/01 21:15:01   1113s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Net group 1 ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Started Generate topology (16T) ( Curr Mem: 4631.66 MB )
[12/01 21:15:01   1113s] (I)       Finished Generate topology (16T) ( CPU: 0.06 sec, Real: 0.02 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1113s] (I)       total 2D Cap : 3411428 = (1804545 H, 1606883 V)
[12/01 21:15:01   1113s] [NR-eGR] Layer group 1: route 104431 net(s) in layer range [2, 5]
[12/01 21:15:01   1113s] (I)       
[12/01 21:15:01   1113s] (I)       ============  Phase 1a Route ============
[12/01 21:15:01   1113s] (I)       Started Phase 1a ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1113s] (I)       Started Pattern routing (16T) ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Pattern routing (16T) ( CPU: 0.87 sec, Real: 0.16 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/01 21:15:01   1114s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Usage: 1039681 = (490746 H, 548935 V) = (27.19% H, 34.16% V) = (1.924e+06um H, 2.152e+06um V)
[12/01 21:15:01   1114s] (I)       Started Add via demand to 2D ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Add via demand to 2D ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Phase 1a ( CPU: 0.95 sec, Real: 0.23 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       
[12/01 21:15:01   1114s] (I)       ============  Phase 1b Route ============
[12/01 21:15:01   1114s] (I)       Started Phase 1b ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Started Monotonic routing (16T) ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Monotonic routing (16T) ( CPU: 0.23 sec, Real: 0.08 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Usage: 1040249 = (491043 H, 549206 V) = (27.21% H, 34.18% V) = (1.925e+06um H, 2.153e+06um V)
[12/01 21:15:01   1114s] (I)       Overflow of layer group 1: 0.03% H + 0.51% V. EstWL: 4.077776e+06um
[12/01 21:15:01   1114s] (I)       Congestion metric : 0.03%H 0.51%V, 0.54%HV
[12/01 21:15:01   1114s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/01 21:15:01   1114s] (I)       Finished Phase 1b ( CPU: 0.24 sec, Real: 0.08 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       
[12/01 21:15:01   1114s] (I)       ============  Phase 1c Route ============
[12/01 21:15:01   1114s] (I)       Started Phase 1c ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Started Two level routing ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Level2 Grid: 94 x 94
[12/01 21:15:01   1114s] (I)       Started Two Level Routing ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Two Level Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Two level routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Usage: 1040249 = (491043 H, 549206 V) = (27.21% H, 34.18% V) = (1.925e+06um H, 2.153e+06um V)
[12/01 21:15:01   1114s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       
[12/01 21:15:01   1114s] (I)       ============  Phase 1d Route ============
[12/01 21:15:01   1114s] (I)       Started Phase 1d ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Started Detoured routing ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Detoured routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Usage: 1040382 = (491168 H, 549214 V) = (27.22% H, 34.18% V) = (1.925e+06um H, 2.153e+06um V)
[12/01 21:15:01   1114s] (I)       Finished Phase 1d ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       
[12/01 21:15:01   1114s] (I)       ============  Phase 1e Route ============
[12/01 21:15:01   1114s] (I)       Started Phase 1e ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Started Route legalization ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Started Legalize Blockage Violations ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Finished Route legalization ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Usage: 1040382 = (491168 H, 549214 V) = (27.22% H, 34.18% V) = (1.925e+06um H, 2.153e+06um V)
[12/01 21:15:01   1114s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.38% V. EstWL: 4.078297e+06um
[12/01 21:15:01   1114s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       
[12/01 21:15:01   1114s] (I)       ============  Phase 1l Route ============
[12/01 21:15:01   1114s] (I)       Started Phase 1l ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Started Layer assignment (16T) ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1114s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)       Finished Layer assignment (16T) ( CPU: 1.03 sec, Real: 0.16 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)       Finished Phase 1l ( CPU: 1.04 sec, Real: 0.16 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)       Finished Net group 1 ( CPU: 2.41 sec, Real: 0.62 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)       Started Clean cong LA ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/01 21:15:01   1115s] (I)       Layer  2:     785426    373110      1416      692006      834610    (45.33%) 
[12/01 21:15:01   1115s] (I)       Layer  3:     971965    330789       506      512316     1014307    (33.56%) 
[12/01 21:15:01   1115s] (I)       Layer  4:     830945    373782       850      675899      850717    (44.27%) 
[12/01 21:15:01   1115s] (I)       Layer  5:     837080    208848         7      682864      843759    (44.73%) 
[12/01 21:15:01   1115s] (I)       Total:       3425416   1286529      2779     2563085     3543393    (41.97%) 
[12/01 21:15:01   1115s] (I)       
[12/01 21:15:01   1115s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/01 21:15:01   1115s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/01 21:15:01   1115s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/01 21:15:01   1115s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[12/01 21:15:01   1115s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 21:15:01   1115s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/01 21:15:01   1115s] [NR-eGR]  METAL2  (2)      1168( 0.98%)        24( 0.02%)         0( 0.00%)   ( 1.00%) 
[12/01 21:15:01   1115s] [NR-eGR]  METAL3  (3)       411( 0.28%)         6( 0.00%)         0( 0.00%)   ( 0.29%) 
[12/01 21:15:01   1115s] [NR-eGR]  METAL4  (4)       714( 0.59%)        10( 0.01%)         0( 0.00%)   ( 0.60%) 
[12/01 21:15:01   1115s] [NR-eGR]  METAL5  (5)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[12/01 21:15:01   1115s] [NR-eGR] --------------------------------------------------------------------------------
[12/01 21:15:01   1115s] [NR-eGR] Total             2300( 0.45%)        40( 0.01%)         0( 0.00%)   ( 0.46%) 
[12/01 21:15:01   1115s] [NR-eGR] 
[12/01 21:15:01   1115s] (I)       Finished Global Routing ( CPU: 2.44 sec, Real: 0.65 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)       Started Export 3D cong map ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)       total 2D Cap : 3427873 = (1809574 H, 1618299 V)
[12/01 21:15:01   1115s] (I)       Started Export 2D cong map ( Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.37% V
[12/01 21:15:01   1115s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.41% V
[12/01 21:15:01   1115s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.84 sec, Real: 1.06 sec, Curr Mem: 4663.66 MB )
[12/01 21:15:01   1115s] OPERPROF: Starting HotSpotCal at level 1, MEM:4663.7M
[12/01 21:15:01   1115s] [hotspot] +------------+---------------+---------------+
[12/01 21:15:01   1115s] [hotspot] |            |   max hotspot | total hotspot |
[12/01 21:15:01   1115s] [hotspot] +------------+---------------+---------------+
[12/01 21:15:01   1115s] [hotspot] | normalized |          0.26 |          0.26 |
[12/01 21:15:01   1115s] [hotspot] +------------+---------------+---------------+
[12/01 21:15:01   1115s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[12/01 21:15:01   1115s] [hotspot] max/total 0.26/0.26, big hotspot (>10) total 0.00
[12/01 21:15:01   1115s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/01 21:15:01   1115s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:15:01   1115s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 21:15:01   1115s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:15:01   1115s] [hotspot] |  1  |  1131.76   755.44  1194.48   818.16 |        0.26   |
[12/01 21:15:01   1115s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:15:01   1115s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.030, MEM:3974.7M
[12/01 21:15:01   1115s] Reported timing to dir ./timingReports
[12/01 21:15:01   1115s] **optDesign ... cpu = 0:08:14, real = 0:01:46, mem = 2484.6M, totSessionCpu=0:18:36 **
[12/01 21:15:01   1115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3974.7M
[12/01 21:15:01   1115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.032, REAL:0.026, MEM:4198.7M
[12/01 21:15:04   1118s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:15:04   1118s] Density: 74.952%
Routing Overflow: 0.03% H and 0.41% V
------------------------------------------------------------------
**optDesign ... cpu = 0:08:17, real = 0:01:49, mem = 2463.9M, totSessionCpu=0:18:39 **
[12/01 21:15:04   1118s] *** Finished optDesign ***
[12/01 21:15:04   1118s] Info: pop threads available for lower-level modules during optimization.
[12/01 21:15:04   1118s] Deleting Lib Analyzer.
[12/01 21:15:04   1118s] Info: Destroy the CCOpt slew target map.
[12/01 21:15:04   1118s] clean pInstBBox. size 0
[12/01 21:15:04   1118s] All LLGs are deleted
[12/01 21:15:04   1118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3972.6M
[12/01 21:15:04   1118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3972.6M
[12/01 21:15:04   1118s] *** optDesign #1 [finish] : cpu/real = 0:08:16.4/0:01:48.4 (4.6), totSession cpu/real = 0:18:38.8/0:08:36.7 (2.2), mem = 3972.6M
[12/01 21:15:04   1118s] 
[12/01 21:15:04   1118s] =============================================================================================
[12/01 21:15:04   1118s]  Final TAT Report for optDesign #1                                              20.15-s105_1
[12/01 21:15:04   1118s] =============================================================================================
[12/01 21:15:04   1118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:15:04   1118s] ---------------------------------------------------------------------------------------------
[12/01 21:15:04   1118s] [ InitOpt                ]      1   0:00:03.6  (   3.3 % )     0:00:04.2 /  0:00:09.4    2.3
[12/01 21:15:04   1118s] [ WnsOpt                 ]      2   0:00:16.1  (  14.8 % )     0:00:27.8 /  0:01:56.2    4.2
[12/01 21:15:04   1118s] [ GlobalOpt              ]      1   0:00:16.7  (  15.4 % )     0:00:16.7 /  0:01:42.7    6.2
[12/01 21:15:04   1118s] [ DrvOpt                 ]      4   0:00:20.8  (  19.2 % )     0:00:26.0 /  0:02:00.1    4.6
[12/01 21:15:04   1118s] [ AreaOpt                ]      3   0:00:17.8  (  16.5 % )     0:00:19.7 /  0:01:48.9    5.5
[12/01 21:15:04   1118s] [ ViewPruning            ]      8   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.8    1.0
[12/01 21:15:04   1118s] [ RefinePlace            ]      6   0:00:14.5  (  13.4 % )     0:00:14.5 /  0:00:37.6    2.6
[12/01 21:15:04   1118s] [ EarlyGlobalRoute       ]      2   0:00:02.8  (   2.6 % )     0:00:02.8 /  0:00:08.6    3.1
[12/01 21:15:04   1118s] [ ExtractRC              ]      2   0:00:01.4  (   1.3 % )     0:00:01.4 /  0:00:01.4    1.0
[12/01 21:15:04   1118s] [ TimingUpdate           ]      5   0:00:00.1  (   0.1 % )     0:00:01.8 /  0:00:19.0   10.4
[12/01 21:15:04   1118s] [ FullDelayCalc          ]      2   0:00:03.0  (   2.8 % )     0:00:03.0 /  0:00:31.6   10.5
[12/01 21:15:04   1118s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.3 % )     0:00:03.3 /  0:00:06.7    2.0
[12/01 21:15:04   1118s] [ TimingReport           ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.5    2.3
[12/01 21:15:04   1118s] [ DrvReport              ]      3   0:00:02.5  (   2.3 % )     0:00:02.5 /  0:00:05.5    2.2
[12/01 21:15:04   1118s] [ GenerateReports        ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.8
[12/01 21:15:04   1118s] [ SlackTraversorInit     ]      7   0:00:01.8  (   1.7 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 21:15:04   1118s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:15:04   1118s] [ PlacerInterfaceInit    ]      2   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:01.3    2.1
[12/01 21:15:04   1118s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:15:04   1118s] [ ReportCapViolation     ]      2   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:01.0    2.8
[12/01 21:15:04   1118s] [ MISC                   ]          0:00:04.7  (   4.4 % )     0:00:04.7 /  0:00:10.7    2.3
[12/01 21:15:04   1118s] ---------------------------------------------------------------------------------------------
[12/01 21:15:04   1118s]  optDesign #1 TOTAL                 0:01:48.4  ( 100.0 % )     0:01:48.4 /  0:08:16.4    4.6
[12/01 21:15:04   1118s] ---------------------------------------------------------------------------------------------
[12/01 21:15:04   1118s] 
[12/01 21:15:04   1118s] 
[12/01 21:15:04   1118s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:15:04   1118s] 
[12/01 21:15:04   1118s] TimeStamp Deleting Cell Server End ...
[12/01 21:15:27   1120s] <CMD> timeDesign -postCTS -hold
[12/01 21:15:27   1120s] *** timeDesign #2 [begin] : totSession cpu/real = 0:18:40.6/0:08:59.5 (2.1), mem = 3972.6M
[12/01 21:15:27   1120s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3895.1M
[12/01 21:15:27   1120s] All LLGs are deleted
[12/01 21:15:27   1120s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3895.1M
[12/01 21:15:27   1120s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3895.1M
[12/01 21:15:27   1120s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3895.1M
[12/01 21:15:27   1120s] Start to check current routing status for nets...
[12/01 21:15:27   1121s] All nets are already routed correctly.
[12/01 21:15:27   1121s] End to check current routing status for nets (mem=3895.1M)
[12/01 21:15:27   1121s] Effort level <high> specified for reg2reg path_group
[12/01 21:15:27   1124s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3917.2M
[12/01 21:15:27   1124s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3917.2M
[12/01 21:15:27   1124s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3917.2M
[12/01 21:15:27   1124s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.133, REAL:0.012, MEM:4173.2M
[12/01 21:15:27   1124s] Fast DP-INIT is on for default
[12/01 21:15:27   1124s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.161, REAL:0.027, MEM:4173.2M
[12/01 21:15:28   1124s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.176, REAL:0.041, MEM:4173.2M
[12/01 21:15:28   1124s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4173.2M
[12/01 21:15:28   1124s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4173.2M
[12/01 21:15:28   1124s] Starting delay calculation for Hold views
[12/01 21:15:28   1124s] #################################################################################
[12/01 21:15:28   1124s] # Design Stage: PreRoute
[12/01 21:15:28   1124s] # Design Name: MAU_mapped_pads
[12/01 21:15:28   1124s] # Design Mode: 180nm
[12/01 21:15:28   1124s] # Analysis Mode: MMMC Non-OCV 
[12/01 21:15:28   1124s] # Parasitics Mode: No SPEF/RCDB 
[12/01 21:15:28   1124s] # Signoff Settings: SI Off 
[12/01 21:15:28   1124s] #################################################################################
[12/01 21:15:28   1124s] Topological Sorting (REAL = 0:00:00.0, MEM = 3930.4M, InitMEM = 3916.6M)
[12/01 21:15:28   1124s] Calculate delays in BcWc mode...
[12/01 21:15:28   1124s] Start delay calculation (fullDC) (16 T). (MEM=3930.45)
[12/01 21:15:28   1124s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/01 21:15:28   1124s] End AAE Lib Interpolated Model. (MEM=3942.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:15:29   1138s] Total number of fetched objects 105083
[12/01 21:15:29   1138s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:15:29   1138s] End delay calculation. (MEM=4576.73 CPU=0:00:11.7 REAL=0:00:01.0)
[12/01 21:15:29   1138s] End delay calculation (fullDC). (MEM=4576.73 CPU=0:00:14.1 REAL=0:00:01.0)
[12/01 21:15:29   1138s] *** CDM Built up (cpu=0:00:14.4  real=0:00:01.0  mem= 4576.7M) ***
[12/01 21:15:29   1140s] *** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:01.0 totSessionCpu=0:19:00 mem=4576.7M)
[12/01 21:15:29   1140s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.206  |  0.206  |  0.224  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:15:29   1140s] Density: 74.952%
Routing Overflow: 0.03% H and 0.41% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
[12/01 21:15:30   1140s] Total CPU time: 20.19 sec
[12/01 21:15:30   1140s] Total Real time: 3.0 sec
[12/01 21:15:30   1140s] Total Memory Usage: 3897.214844 Mbytes
[12/01 21:15:30   1140s] *** timeDesign #2 [finish] : cpu/real = 0:00:20.2/0:00:03.1 (6.5), totSession cpu/real = 0:19:00.8/0:09:02.6 (2.1), mem = 3897.2M
[12/01 21:15:30   1140s] 
[12/01 21:15:30   1140s] =============================================================================================
[12/01 21:15:30   1140s]  Final TAT Report for timeDesign #2                                             20.15-s105_1
[12/01 21:15:30   1140s] =============================================================================================
[12/01 21:15:30   1140s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:15:30   1140s] ---------------------------------------------------------------------------------------------
[12/01 21:15:30   1140s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:15:30   1140s] [ TimingUpdate           ]      1   0:00:00.1  (   4.0 % )     0:00:01.6 /  0:00:15.9   10.1
[12/01 21:15:30   1140s] [ FullDelayCalc          ]      1   0:00:01.4  (  46.9 % )     0:00:01.4 /  0:00:14.4   10.0
[12/01 21:15:30   1140s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.7 % )     0:00:02.0 /  0:00:16.4    8.4
[12/01 21:15:30   1140s] [ TimingReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.2    2.2
[12/01 21:15:30   1140s] [ GenerateReports        ]      1   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.1    0.7
[12/01 21:15:30   1140s] [ MISC                   ]          0:00:01.1  (  36.5 % )     0:00:01.1 /  0:00:03.8    3.3
[12/01 21:15:30   1140s] ---------------------------------------------------------------------------------------------
[12/01 21:15:30   1140s]  timeDesign #2 TOTAL                0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:20.2    6.5
[12/01 21:15:30   1140s] ---------------------------------------------------------------------------------------------
[12/01 21:15:30   1140s] 
[12/01 21:15:42   1141s] <CMD> setMultiCpuUsage -localCpu 16 -keepLicense true -acquireLicense 16
[12/01 21:15:42   1141s] Setting releaseMultiCpuLicenseMode to false.
[12/01 21:15:42   1141s] <CMD> setDesignMode -topRoutingLayer 5
[12/01 21:15:42   1141s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
[12/01 21:15:42   1141s] <CMD> routeDesign -globalDetail -wireOpt -viaOpt
[12/01 21:15:42   1141s] ### Time Record (routeDesign) is installed.
[12/01 21:15:42   1141s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2265.55 (MB), peak = 3457.89 (MB)
[12/01 21:15:42   1141s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/01 21:15:42   1141s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[12/01 21:15:42   1141s] **INFO: User settings:
[12/01 21:15:42   1141s] setNanoRouteMode -drouteFixAntenna                              true
[12/01 21:15:42   1141s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/01 21:15:42   1141s] setNanoRouteMode -grouteExpTdStdDelay                           40.9
[12/01 21:15:42   1141s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[12/01 21:15:42   1141s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/01 21:15:42   1141s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/01 21:15:42   1141s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[12/01 21:15:42   1141s] setNanoRouteMode -routeTdrEffort                                5
[12/01 21:15:42   1141s] setNanoRouteMode -routeWithSiDriven                             true
[12/01 21:15:42   1141s] setNanoRouteMode -routeWithTimingDriven                         true
[12/01 21:15:42   1141s] setDesignMode -bottomRoutingLayer                               2
[12/01 21:15:42   1141s] setDesignMode -process                                          180
[12/01 21:15:42   1141s] setDesignMode -topRoutingLayer                                  5
[12/01 21:15:42   1141s] setExtractRCMode -coupling_c_th                                 3
[12/01 21:15:42   1141s] setExtractRCMode -engine                                        preRoute
[12/01 21:15:42   1141s] setExtractRCMode -relative_c_th                                 0.03
[12/01 21:15:42   1141s] setExtractRCMode -total_c_th                                    5
[12/01 21:15:42   1141s] setDelayCalMode -enable_high_fanout                             true
[12/01 21:15:42   1141s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/01 21:15:42   1141s] setDelayCalMode -engine                                         aae
[12/01 21:15:42   1141s] setDelayCalMode -ignoreNetLoad                                  false
[12/01 21:15:42   1141s] setDelayCalMode -socv_accuracy_mode                             low
[12/01 21:15:42   1141s] setSIMode -separate_delta_delay_on_data                         true
[12/01 21:15:42   1141s] 
[12/01 21:15:42   1141s] #wc has no qx tech file defined
[12/01 21:15:42   1141s] #No active RC corner or QRC tech file is missing.
[12/01 21:15:42   1141s] #**INFO: setDesignMode -flowEffort standard
[12/01 21:15:42   1141s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/01 21:15:42   1141s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/01 21:15:42   1141s] OPERPROF: Starting checkPlace at level 1, MEM:3897.2M
[12/01 21:15:42   1141s] z: 2, totalTracks: 1
[12/01 21:15:42   1141s] z: 4, totalTracks: 1
[12/01 21:15:42   1141s] z: 6, totalTracks: 1
[12/01 21:15:42   1141s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:15:42   1141s] All LLGs are deleted
[12/01 21:15:42   1141s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3897.2M
[12/01 21:15:42   1141s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3897.2M
[12/01 21:15:42   1141s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3897.2M
[12/01 21:15:42   1141s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3897.2M
[12/01 21:15:42   1141s] Core basic site is core7T
[12/01 21:15:42   1141s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3897.2M
[12/01 21:15:42   1141s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.131, REAL:0.011, MEM:4153.2M
[12/01 21:15:42   1141s] SiteArray: non-trimmed site array dimensions = 338 x 2375
[12/01 21:15:42   1141s] SiteArray: use 3,461,120 bytes
[12/01 21:15:42   1141s] SiteArray: current memory after site array memory allocation 4153.2M
[12/01 21:15:42   1141s] SiteArray: FP blocked sites are writable
[12/01 21:15:42   1141s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.155, REAL:0.023, MEM:4153.2M
[12/01 21:15:42   1141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.163, REAL:0.029, MEM:3921.2M
[12/01 21:15:42   1141s] Begin checking placement ... (start mem=3897.2M, init mem=3921.2M)
[12/01 21:15:42   1141s] Begin checking exclusive groups violation ...
[12/01 21:15:42   1141s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 21:15:42   1141s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 21:15:42   1142s] 
[12/01 21:15:42   1142s] Running CheckPlace using 16 threads!...
[12/01 21:15:42   1142s] 
[12/01 21:15:42   1142s] ...checkPlace MT is done!
[12/01 21:15:42   1142s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3921.2M
[12/01 21:15:42   1142s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.028, REAL:0.029, MEM:3921.2M
[12/01 21:15:42   1142s] *info: Placed = 103990         (Fixed = 622)
[12/01 21:15:42   1142s] *info: Unplaced = 0           
[12/01 21:15:42   1142s] Placement Density:74.95%(1320801/1762197)
[12/01 21:15:42   1142s] Placement Density (including fixed std cells):74.95%(1320801/1762197)
[12/01 21:15:42   1142s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3921.2M
[12/01 21:15:42   1142s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:3921.2M
[12/01 21:15:42   1142s] Finished checkPlace (total: cpu=0:00:01.1, real=0:00:00.0; vio checks: cpu=0:00:00.9, real=0:00:00.0; mem=3921.2M)
[12/01 21:15:42   1142s] OPERPROF: Finished checkPlace at level 1, CPU:1.109, REAL:0.322, MEM:3921.2M
[12/01 21:15:42   1142s] 
[12/01 21:15:42   1142s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/01 21:15:42   1142s] *** Changed status on (623) nets in Clock.
[12/01 21:15:42   1142s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3921.2M) ***
[12/01 21:15:42   1142s] 
[12/01 21:15:42   1142s] globalDetailRoute
[12/01 21:15:42   1142s] 
[12/01 21:15:42   1142s] ### Time Record (globalDetailRoute) is installed.
[12/01 21:15:42   1142s] #Start globalDetailRoute on Thu Dec  1 21:15:42 2022
[12/01 21:15:42   1142s] #
[12/01 21:15:42   1142s] ### Time Record (Pre Callback) is installed.
[12/01 21:15:42   1142s] ### Time Record (Pre Callback) is uninstalled.
[12/01 21:15:42   1142s] ### Time Record (DB Import) is installed.
[12/01 21:15:42   1142s] ### Time Record (Timing Data Generation) is installed.
[12/01 21:15:42   1142s] #Generating timing data, please wait...
[12/01 21:15:42   1142s] #105083 total nets, 105054 already routed, 105054 will ignore in trialRoute
[12/01 21:15:42   1142s] ### run_trial_route starts on Thu Dec  1 21:15:42 2022 with memory = 2270.09 (MB), peak = 3457.89 (MB)
[12/01 21:15:43   1143s] ### run_trial_route cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:3.4 GB --1.41 [16]--
[12/01 21:15:43   1143s] ### dump_timing_file starts on Thu Dec  1 21:15:43 2022 with memory = 2280.94 (MB), peak = 3457.89 (MB)
[12/01 21:15:43   1143s] ### extractRC starts on Thu Dec  1 21:15:43 2022 with memory = 2280.94 (MB), peak = 3457.89 (MB)
[12/01 21:15:43   1143s] {RT wc 0 5 5 0}
[12/01 21:15:43   1144s] ### extractRC cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:3.4 GB --1.00 [16]--
[12/01 21:15:43   1144s] #Dump tif for version 2.1
[12/01 21:15:45   1146s] End AAE Lib Interpolated Model. (MEM=3952.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:15:46   1159s] Total number of fetched objects 105083
[12/01 21:15:46   1159s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:15:46   1159s] End delay calculation. (MEM=4590.45 CPU=0:00:11.6 REAL=0:00:01.0)
[12/01 21:15:51   1166s] #Generating timing data took: cpu time = 00:00:23, elapsed time = 00:00:08, memory = 2288.93 (MB), peak = 3457.89 (MB)
[12/01 21:15:51   1166s] ### dump_timing_file cpu:00:00:23, real:00:00:08, mem:2.2 GB, peak:3.4 GB --2.75 [16]--
[12/01 21:15:51   1167s] #Done generating timing data.
[12/01 21:15:51   1167s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 21:15:51   1167s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:15:52   1167s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/01 21:15:52   1167s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:15:52   1167s] ### Net info: total nets: 105780
[12/01 21:15:52   1167s] ### Net info: dirty nets: 752
[12/01 21:15:52   1167s] ### Net info: marked as disconnected nets: 0
[12/01 21:15:52   1168s] #num needed restored net=0
[12/01 21:15:52   1168s] #need_extraction net=0 (total=105780)
[12/01 21:15:52   1168s] ### Net info: fully routed nets: 623
[12/01 21:15:52   1168s] ### Net info: trivial (< 2 pins) nets: 726
[12/01 21:15:52   1168s] ### Net info: unrouted nets: 104431
[12/01 21:15:52   1168s] ### Net info: re-extraction nets: 0
[12/01 21:15:52   1168s] ### Net info: ignored nets: 0
[12/01 21:15:52   1168s] ### Net info: skip routing nets: 0
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:15:52   1168s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 21:15:52   1168s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:15:52   1168s] #Start reading timing information from file .timing_file_4019804.tif.gz ...
[12/01 21:15:53   1169s] #Read in timing information for 27 ports, 104023 instances from timing file .timing_file_4019804.tif.gz.
[12/01 21:15:53   1169s] ### import design signature (9): route=663276487 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1969299889 dirty_area=863035933 del_dirty_area=0 cell=456003033 placement=1963227046 pin_access=1015626628 inst_pattern=1 halo=0
[12/01 21:15:53   1169s] ### Time Record (DB Import) is uninstalled.
[12/01 21:15:53   1169s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/01 21:15:53   1169s] #RTESIG:78da95d23d6bc3301006e0cef9158792c1852495647d58630259dd12d2ae41ad65c7e0c8
[12/01 21:15:53   1169s] #       20c943ff7d550a8514c7aab5dec3abbbe396abb7c31110c55bc2379e607e26501e29c192
[12/01 21:15:53   1169s] #       8a0dc91979a2f81c4baf7bb458ae9e5f4e540aa875e70d64ef7ddfada1fab4fada7e4065
[12/01 21:15:53   1169s] #       6a3d7401bc09a1b5cde30f67940286acb5c134c6ad61f0c6fd215c1610dcf01b3842548e
[12/01 21:15:53   1169s] #       6f3f1d31b1f7fc2667bab1c8d92c2ec42c2ec91cce840286b70a7f3fc8eaaed7617c4aa6
[12/01 21:15:53   1169s] #       447a155cfe635f427240bbf27428cb1d82cc07178b7768a1005ddae69270324e8d7cd0b6
[12/01 21:15:53   1169s] #       d2ae8ad6d8e17a4f5240b6b76652294152a7114d9e36054b198a09033e7da914f3229d33
[12/01 21:15:53   1169s] #       d9f3c31739eb0ecb
[12/01 21:15:53   1169s] #
[12/01 21:15:53   1169s] ### Time Record (Data Preparation) is installed.
[12/01 21:15:53   1169s] #RTESIG:78da95d24d4bc330180770cf7e8a876c870adb4cd2bc1e27ec5a654caf23dab42b742934
[12/01 21:15:53   1169s] #       e9c16f6f5410265db3e69a1fffe78567b17cdbed0151bc217ced09e64702c59e122ca958
[12/01 21:15:53   1169s] #       939c91478a8ff1ebf509dd2f96cf2f072a0554a6f516b2f7ae6b57507e3a736e3ea0b495
[12/01 21:15:53   1169s] #       19da00de86d0b8fae197334a0143d6b8606bdbaf60f0b6ff47b85410fae12f7084e81c5f
[12/01 21:15:53   1169s] #       161d31b1f7fc2267bab1c8d92c2ec42c2ec91cce840686371a7f3fc8aab633617c4aa645
[12/01 21:15:53   1169s] #       7a155cdeb02f2139a06d71d815c51641e6431f3faf50a5019d9afa9470324e8d7c30ae34
[12/01 21:15:53   1169s] #       7d19ad75c3f99aa4805ce7eca45224e6fd0c9228ac0549dd503479da2896321413067cfa
[12/01 21:15:53   1169s] #       a429e62a9d33d9f3dd1792b11b7a
[12/01 21:15:53   1169s] #
[12/01 21:15:53   1169s] ### Time Record (Data Preparation) is uninstalled.
[12/01 21:15:53   1169s] ### Time Record (Global Routing) is installed.
[12/01 21:15:53   1169s] ### Time Record (Global Routing) is uninstalled.
[12/01 21:15:53   1169s] #Total number of trivial nets (e.g. < 2 pins) = 726 (skipped).
[12/01 21:15:53   1169s] #Total number of routable nets = 105054.
[12/01 21:15:53   1169s] #Total number of nets in the design = 105780.
[12/01 21:15:53   1169s] #104717 routable nets do not have any wires.
[12/01 21:15:53   1169s] #337 routable nets have routed wires.
[12/01 21:15:53   1169s] #104717 nets will be global routed.
[12/01 21:15:53   1169s] #286 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 21:15:53   1169s] #337 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 21:15:53   1169s] #Using multithreading with 16 threads.
[12/01 21:15:53   1169s] ### Time Record (Data Preparation) is installed.
[12/01 21:15:53   1169s] #Start routing data preparation on Thu Dec  1 21:15:53 2022
[12/01 21:15:53   1169s] #
[12/01 21:15:53   1169s] #Minimum voltage of a net in the design = 0.000.
[12/01 21:15:53   1169s] #Maximum voltage of a net in the design = 1.980.
[12/01 21:15:53   1169s] #Voltage range [0.000 - 1.980] has 105778 nets.
[12/01 21:15:53   1169s] #Voltage range [1.620 - 1.980] has 1 net.
[12/01 21:15:53   1169s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 21:15:53   1169s] ### Time Record (Cell Pin Access) is installed.
[12/01 21:15:53   1169s] #Rebuild pin access data for design.
[12/01 21:15:53   1169s] #Initial pin access analysis.
[12/01 21:15:54   1170s] #Detail pin access analysis.
[12/01 21:15:54   1170s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 21:15:54   1171s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/01 21:15:54   1171s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:15:54   1171s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:15:54   1171s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:15:54   1171s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:15:54   1171s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/01 21:15:54   1171s] #Monitoring time of adding inner blkg by smac
[12/01 21:15:54   1171s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2440.46 (MB), peak = 3457.89 (MB)
[12/01 21:15:54   1171s] #Regenerating Ggrids automatically.
[12/01 21:15:54   1171s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/01 21:15:54   1171s] #Using automatically generated G-grids.
[12/01 21:15:54   1171s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/01 21:15:54   1171s] #Done routing data preparation.
[12/01 21:15:54   1171s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2442.51 (MB), peak = 3457.89 (MB)
[12/01 21:15:54   1172s] #
[12/01 21:15:54   1172s] #Finished routing data preparation on Thu Dec  1 21:15:54 2022
[12/01 21:15:54   1172s] #
[12/01 21:15:54   1172s] #Cpu time = 00:00:02
[12/01 21:15:54   1172s] #Elapsed time = 00:00:01
[12/01 21:15:54   1172s] #Increased memory = 14.55 (MB)
[12/01 21:15:54   1172s] #Total memory = 2442.51 (MB)
[12/01 21:15:54   1172s] #Peak memory = 3457.89 (MB)
[12/01 21:15:54   1172s] #
[12/01 21:15:54   1172s] ### Time Record (Data Preparation) is uninstalled.
[12/01 21:15:54   1172s] ### Time Record (Global Routing) is installed.
[12/01 21:15:54   1172s] #
[12/01 21:15:54   1172s] #Start global routing on Thu Dec  1 21:15:54 2022
[12/01 21:15:54   1172s] #
[12/01 21:15:54   1172s] #
[12/01 21:15:54   1172s] #Start global routing initialization on Thu Dec  1 21:15:54 2022
[12/01 21:15:54   1172s] #
[12/01 21:15:54   1172s] #Number of eco nets is 286
[12/01 21:15:54   1172s] #
[12/01 21:15:54   1172s] #Start global routing data preparation on Thu Dec  1 21:15:54 2022
[12/01 21:15:54   1172s] #
[12/01 21:15:55   1172s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  1 21:15:55 2022 with memory = 2444.82 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.99 [16]--
[12/01 21:15:55   1172s] #Start routing resource analysis on Thu Dec  1 21:15:55 2022
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] ### init_is_bin_blocked starts on Thu Dec  1 21:15:55 2022 with memory = 2445.53 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.94 [16]--
[12/01 21:15:55   1172s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  1 21:15:55 2022 with memory = 2448.62 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:2.4 GB, peak:3.4 GB --14.10 [16]--
[12/01 21:15:55   1172s] ### adjust_flow_cap starts on Thu Dec  1 21:15:55 2022 with memory = 2454.90 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.56 [16]--
[12/01 21:15:55   1172s] ### adjust_partial_route_blockage starts on Thu Dec  1 21:15:55 2022 with memory = 2455.76 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.98 [16]--
[12/01 21:15:55   1172s] ### set_via_blocked starts on Thu Dec  1 21:15:55 2022 with memory = 2455.76 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.68 [16]--
[12/01 21:15:55   1172s] ### copy_flow starts on Thu Dec  1 21:15:55 2022 with memory = 2456.36 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --3.32 [16]--
[12/01 21:15:55   1172s] #Routing resource analysis is done on Thu Dec  1 21:15:55 2022
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] ### report_flow_cap starts on Thu Dec  1 21:15:55 2022 with memory = 2451.38 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] #  Resource Analysis:
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/01 21:15:55   1172s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/01 21:15:55   1172s] #  --------------------------------------------------------------
[12/01 21:15:55   1172s] #  METAL1         H         101        3170       47742    94.22%
[12/01 21:15:55   1172s] #  METAL2         V        1633        1647       47742    44.78%
[12/01 21:15:55   1172s] #  METAL3         H        2033        1238       47742    34.54%
[12/01 21:15:55   1172s] #  METAL4         V        1770        1510       47742    44.23%
[12/01 21:15:55   1172s] #  METAL5         H        1776        1495       47742    44.06%
[12/01 21:15:55   1172s] #  --------------------------------------------------------------
[12/01 21:15:55   1172s] #  Total                   7314      55.34%      238710    52.37%
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.07 [16]--
[12/01 21:15:55   1172s] ### analyze_m2_tracks starts on Thu Dec  1 21:15:55 2022 with memory = 2451.51 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.21 [16]--
[12/01 21:15:55   1172s] ### report_initial_resource starts on Thu Dec  1 21:15:55 2022 with memory = 2451.51 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.98 [16]--
[12/01 21:15:55   1172s] ### mark_pg_pins_accessibility starts on Thu Dec  1 21:15:55 2022 with memory = 2451.51 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.02 [16]--
[12/01 21:15:55   1172s] ### set_net_region starts on Thu Dec  1 21:15:55 2022 with memory = 2451.51 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.94 [16]--
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] #Global routing data preparation is done on Thu Dec  1 21:15:55 2022
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2451.39 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] #
[12/01 21:15:55   1172s] ### prepare_level starts on Thu Dec  1 21:15:55 2022 with memory = 2451.39 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### init level 1 starts on Thu Dec  1 21:15:55 2022 with memory = 2451.39 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.88 [16]--
[12/01 21:15:55   1172s] ### Level 1 hgrid = 219 X 218
[12/01 21:15:55   1172s] ### init level 2 starts on Thu Dec  1 21:15:55 2022 with memory = 2451.39 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.68 [16]--
[12/01 21:15:55   1172s] ### Level 2 hgrid = 55 X 55
[12/01 21:15:55   1172s] ### prepare_level_flow starts on Thu Dec  1 21:15:55 2022 with memory = 2452.33 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1172s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.96 [16]--
[12/01 21:15:55   1172s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.37 [16]--
[12/01 21:15:55   1173s] #
[12/01 21:15:55   1173s] #Global routing initialization is done on Thu Dec  1 21:15:55 2022
[12/01 21:15:55   1173s] #
[12/01 21:15:55   1173s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2452.16 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1173s] #
[12/01 21:15:55   1173s] #start global routing iteration 1...
[12/01 21:15:55   1173s] ### init_flow_edge starts on Thu Dec  1 21:15:55 2022 with memory = 2452.16 (MB), peak = 3457.89 (MB)
[12/01 21:15:55   1173s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.67 [16]--
[12/01 21:15:55   1173s] ### Uniform Hboxes (6x6)
[12/01 21:15:55   1173s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 21:15:56   1177s] ### measure_qor starts on Thu Dec  1 21:15:56 2022 with memory = 2577.28 (MB), peak = 3457.89 (MB)
[12/01 21:15:56   1177s] ### measure_congestion starts on Thu Dec  1 21:15:56 2022 with memory = 2577.28 (MB), peak = 3457.89 (MB)
[12/01 21:15:56   1177s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.47 [16]--
[12/01 21:15:56   1177s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --8.70 [16]--
[12/01 21:15:56   1177s] ### Uniform Hboxes (6x6)
[12/01 21:15:56   1177s] ### routing at level 1 iter 1 for 0 hboxes
[12/01 21:15:59   1183s] ### measure_qor starts on Thu Dec  1 21:15:59 2022 with memory = 2577.43 (MB), peak = 3457.89 (MB)
[12/01 21:15:59   1183s] ### measure_congestion starts on Thu Dec  1 21:15:59 2022 with memory = 2577.43 (MB), peak = 3457.89 (MB)
[12/01 21:15:59   1183s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.55 [16]--
[12/01 21:15:59   1183s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --9.06 [16]--
[12/01 21:15:59   1183s] ### Uniform Hboxes (6x6)
[12/01 21:15:59   1183s] ### routing at level 1 iter 2 for 0 hboxes
[12/01 21:16:01   1189s] ### measure_qor starts on Thu Dec  1 21:16:01 2022 with memory = 2577.43 (MB), peak = 3457.89 (MB)
[12/01 21:16:01   1189s] ### measure_congestion starts on Thu Dec  1 21:16:01 2022 with memory = 2577.43 (MB), peak = 3457.89 (MB)
[12/01 21:16:01   1189s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.83 [16]--
[12/01 21:16:01   1189s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --11.05 [16]--
[12/01 21:16:01   1189s] #cpu time = 00:00:16, elapsed time = 00:00:07, memory = 2483.78 (MB), peak = 3457.89 (MB)
[12/01 21:16:01   1189s] #
[12/01 21:16:01   1189s] #start global routing iteration 2...
[12/01 21:16:01   1189s] ### init_flow_edge starts on Thu Dec  1 21:16:01 2022 with memory = 2483.78 (MB), peak = 3457.89 (MB)
[12/01 21:16:01   1189s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.67 [16]--
[12/01 21:16:01   1189s] ### routing at level 2 (topmost level) iter 0
[12/01 21:16:02   1190s] ### measure_qor starts on Thu Dec  1 21:16:02 2022 with memory = 2485.96 (MB), peak = 3457.89 (MB)
[12/01 21:16:02   1190s] ### measure_congestion starts on Thu Dec  1 21:16:02 2022 with memory = 2485.96 (MB), peak = 3457.89 (MB)
[12/01 21:16:02   1190s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.44 [16]--
[12/01 21:16:02   1190s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --10.02 [16]--
[12/01 21:16:02   1190s] ### routing at level 2 (topmost level) iter 1
[12/01 21:16:03   1191s] ### measure_qor starts on Thu Dec  1 21:16:03 2022 with memory = 2490.34 (MB), peak = 3457.89 (MB)
[12/01 21:16:03   1191s] ### measure_congestion starts on Thu Dec  1 21:16:03 2022 with memory = 2490.34 (MB), peak = 3457.89 (MB)
[12/01 21:16:03   1191s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.47 [16]--
[12/01 21:16:03   1191s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --10.30 [16]--
[12/01 21:16:04   1191s] ### routing at level 2 (topmost level) iter 2
[12/01 21:16:05   1192s] ### measure_qor starts on Thu Dec  1 21:16:04 2022 with memory = 2490.60 (MB), peak = 3457.89 (MB)
[12/01 21:16:05   1192s] ### measure_congestion starts on Thu Dec  1 21:16:04 2022 with memory = 2490.60 (MB), peak = 3457.89 (MB)
[12/01 21:16:05   1192s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --0.45 [16]--
[12/01 21:16:05   1192s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --10.41 [16]--
[12/01 21:16:05   1192s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2484.21 (MB), peak = 3457.89 (MB)
[12/01 21:16:05   1192s] #
[12/01 21:16:05   1192s] #start global routing iteration 3...
[12/01 21:16:05   1192s] ### Uniform Hboxes (6x6)
[12/01 21:16:05   1192s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 21:16:07   1196s] ### measure_qor starts on Thu Dec  1 21:16:07 2022 with memory = 2545.78 (MB), peak = 3457.89 (MB)
[12/01 21:16:07   1196s] ### measure_congestion starts on Thu Dec  1 21:16:07 2022 with memory = 2545.78 (MB), peak = 3457.89 (MB)
[12/01 21:16:07   1196s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.58 [16]--
[12/01 21:16:07   1196s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --8.93 [16]--
[12/01 21:16:07   1196s] ### measure_congestion starts on Thu Dec  1 21:16:07 2022 with memory = 2545.78 (MB), peak = 3457.89 (MB)
[12/01 21:16:07   1196s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.53 [16]--
[12/01 21:16:07   1196s] ### Uniform Hboxes (6x6)
[12/01 21:16:07   1196s] ### routing at level 1 iter 1 for 0 hboxes
[12/01 21:16:09   1201s] ### measure_qor starts on Thu Dec  1 21:16:09 2022 with memory = 2550.84 (MB), peak = 3457.89 (MB)
[12/01 21:16:09   1201s] ### measure_congestion starts on Thu Dec  1 21:16:09 2022 with memory = 2550.84 (MB), peak = 3457.89 (MB)
[12/01 21:16:09   1201s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.98 [16]--
[12/01 21:16:09   1201s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --8.90 [16]--
[12/01 21:16:09   1201s] ### measure_congestion starts on Thu Dec  1 21:16:09 2022 with memory = 2550.84 (MB), peak = 3457.89 (MB)
[12/01 21:16:09   1201s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.88 [16]--
[12/01 21:16:09   1201s] ### Uniform Hboxes (6x6)
[12/01 21:16:09   1201s] ### routing at level 1 iter 2 for 0 hboxes
[12/01 21:16:11   1206s] ### measure_qor starts on Thu Dec  1 21:16:11 2022 with memory = 2551.21 (MB), peak = 3457.89 (MB)
[12/01 21:16:11   1206s] ### measure_congestion starts on Thu Dec  1 21:16:11 2022 with memory = 2551.21 (MB), peak = 3457.89 (MB)
[12/01 21:16:11   1206s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.93 [16]--
[12/01 21:16:11   1206s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --9.12 [16]--
[12/01 21:16:11   1206s] ### measure_congestion starts on Thu Dec  1 21:16:11 2022 with memory = 2551.21 (MB), peak = 3457.89 (MB)
[12/01 21:16:11   1206s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.87 [16]--
[12/01 21:16:11   1206s] ### Uniform Hboxes (6x6)
[12/01 21:16:11   1206s] ### routing at level 1 iter 3 for 0 hboxes
[12/01 21:16:16   1218s] ### measure_qor starts on Thu Dec  1 21:16:16 2022 with memory = 2563.03 (MB), peak = 3457.89 (MB)
[12/01 21:16:16   1218s] ### measure_congestion starts on Thu Dec  1 21:16:16 2022 with memory = 2563.03 (MB), peak = 3457.89 (MB)
[12/01 21:16:16   1218s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.80 [16]--
[12/01 21:16:16   1218s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --11.33 [16]--
[12/01 21:16:16   1218s] ### measure_congestion starts on Thu Dec  1 21:16:16 2022 with memory = 2563.03 (MB), peak = 3457.89 (MB)
[12/01 21:16:16   1218s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.46 [16]--
[12/01 21:16:16   1218s] ### Uniform Hboxes (6x6)
[12/01 21:16:16   1218s] ### routing at level 1 iter 4 for 0 hboxes
[12/01 21:16:21   1230s] ### measure_qor starts on Thu Dec  1 21:16:21 2022 with memory = 2564.00 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1230s] ### measure_congestion starts on Thu Dec  1 21:16:21 2022 with memory = 2564.00 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1230s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.81 [16]--
[12/01 21:16:21   1231s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --11.32 [16]--
[12/01 21:16:21   1231s] ### measure_congestion starts on Thu Dec  1 21:16:21 2022 with memory = 2564.00 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1231s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.52 [16]--
[12/01 21:16:21   1231s] ### routing at level 1 iter 5 for 5 hboxes
[12/01 21:16:21   1231s] ### measure_qor starts on Thu Dec  1 21:16:21 2022 with memory = 2564.00 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1231s] ### measure_congestion starts on Thu Dec  1 21:16:21 2022 with memory = 2564.00 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1231s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --0.96 [16]--
[12/01 21:16:21   1231s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:3.4 GB --8.89 [16]--
[12/01 21:16:21   1231s] #cpu time = 00:00:39, elapsed time = 00:00:17, memory = 2494.63 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1231s] #
[12/01 21:16:21   1231s] ### route_end starts on Thu Dec  1 21:16:21 2022 with memory = 2494.63 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1231s] #
[12/01 21:16:21   1231s] #Total number of trivial nets (e.g. < 2 pins) = 726 (skipped).
[12/01 21:16:21   1231s] #Total number of routable nets = 105054.
[12/01 21:16:21   1231s] #Total number of nets in the design = 105780.
[12/01 21:16:21   1231s] #
[12/01 21:16:21   1231s] #105054 routable nets have routed wires.
[12/01 21:16:21   1231s] #286 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 21:16:21   1231s] #337 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 21:16:21   1231s] #
[12/01 21:16:21   1231s] #Routed nets constraints summary:
[12/01 21:16:21   1231s] #------------------------------------------
[12/01 21:16:21   1231s] #        Rules   Pref Layer   Unconstrained  
[12/01 21:16:21   1231s] #------------------------------------------
[12/01 21:16:21   1231s] #      Default          286          104431  
[12/01 21:16:21   1231s] #------------------------------------------
[12/01 21:16:21   1231s] #        Total          286          104431  
[12/01 21:16:21   1231s] #------------------------------------------
[12/01 21:16:21   1231s] #
[12/01 21:16:21   1231s] #Routing constraints summary of the whole design:
[12/01 21:16:21   1231s] #------------------------------------------
[12/01 21:16:21   1231s] #        Rules   Pref Layer   Unconstrained  
[12/01 21:16:21   1231s] #------------------------------------------
[12/01 21:16:21   1231s] #      Default          623          104431  
[12/01 21:16:21   1231s] #------------------------------------------
[12/01 21:16:21   1231s] #        Total          623          104431  
[12/01 21:16:21   1231s] #------------------------------------------
[12/01 21:16:21   1231s] #
[12/01 21:16:21   1231s] ### cal_base_flow starts on Thu Dec  1 21:16:21 2022 with memory = 2494.88 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1231s] ### init_flow_edge starts on Thu Dec  1 21:16:21 2022 with memory = 2494.88 (MB), peak = 3457.89 (MB)
[12/01 21:16:21   1231s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.25 [16]--
[12/01 21:16:21   1231s] ### cal_flow starts on Thu Dec  1 21:16:21 2022 with memory = 2494.88 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1231s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.00 [16]--
[12/01 21:16:22   1231s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.01 [16]--
[12/01 21:16:22   1231s] ### report_overcon starts on Thu Dec  1 21:16:22 2022 with memory = 2494.88 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1231s] #
[12/01 21:16:22   1231s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/01 21:16:22   1231s] #
[12/01 21:16:22   1231s] #                 OverCon       OverCon       OverCon       OverCon          
[12/01 21:16:22   1231s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/01 21:16:22   1231s] #     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon  Flow/Cap
[12/01 21:16:22   1231s] #  ----------------------------------------------------------------------------------------
[12/01 21:16:22   1231s] #  METAL2      812(3.05%)    546(2.05%)     82(0.31%)      6(0.02%)   (5.42%)     0.68  
[12/01 21:16:22   1231s] #  METAL3      153(0.48%)      3(0.01%)      0(0.00%)      0(0.00%)   (0.48%)     0.61  
[12/01 21:16:22   1231s] #  METAL4      145(0.54%)      3(0.01%)      0(0.00%)      0(0.00%)   (0.56%)     0.59  
[12/01 21:16:22   1231s] #  METAL5        6(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)     0.34  
[12/01 21:16:22   1231s] #  ----------------------------------------------------------------------------------------
[12/01 21:16:22   1231s] #     Total   1116(0.99%)    552(0.49%)     82(0.07%)      6(0.01%)   (1.56%)
[12/01 21:16:22   1231s] #
[12/01 21:16:22   1231s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
[12/01 21:16:22   1231s] #  Overflow after GR: 0.14% H + 1.42% V
[12/01 21:16:22   1231s] #
[12/01 21:16:22   1231s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.00 [16]--
[12/01 21:16:22   1231s] ### cal_base_flow starts on Thu Dec  1 21:16:22 2022 with memory = 2494.88 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1231s] ### init_flow_edge starts on Thu Dec  1 21:16:22 2022 with memory = 2494.88 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1231s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.27 [16]--
[12/01 21:16:22   1231s] ### cal_flow starts on Thu Dec  1 21:16:22 2022 with memory = 2494.89 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1231s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.00 [16]--
[12/01 21:16:22   1231s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.00 [16]--
[12/01 21:16:22   1231s] ### export_cong_map starts on Thu Dec  1 21:16:22 2022 with memory = 2494.89 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1231s] ### PDZT_Export::export_cong_map starts on Thu Dec  1 21:16:22 2022 with memory = 2495.52 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1231s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --5.19 [16]--
[12/01 21:16:22   1231s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --2.05 [16]--
[12/01 21:16:22   1231s] ### import_cong_map starts on Thu Dec  1 21:16:22 2022 with memory = 2495.52 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1231s] #Hotspot report including placement blocked areas
[12/01 21:16:22   1231s] OPERPROF: Starting HotSpotCal at level 1, MEM:4033.7M
[12/01 21:16:22   1231s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/01 21:16:22   1231s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/01 21:16:22   1231s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/01 21:16:22   1231s] [hotspot] |   METAL1(H)    |              0.89 |             10.67 |  1395.52  1003.51  1426.88  1034.88 |
[12/01 21:16:22   1231s] [hotspot] |   METAL2(V)    |             14.33 |            198.00 |   815.36  1160.32   909.44  1207.36 |
[12/01 21:16:22   1231s] [hotspot] |   METAL3(H)    |              3.56 |             16.00 |  1066.24   815.36  1097.60   846.72 |
[12/01 21:16:22   1231s] [hotspot] |   METAL4(V)    |             13.89 |             38.78 |   862.39   893.75   925.12   956.48 |
[12/01 21:16:22   1232s] [hotspot] |   METAL5(H)    |              0.44 |              0.89 |   815.36   831.03   846.72   862.39 |
[12/01 21:16:22   1232s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/01 21:16:22   1232s] [hotspot] |      worst     | (METAL2)    14.33 | (METAL2)   198.00 |                                     |
[12/01 21:16:22   1232s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/01 21:16:22   1232s] [hotspot] |   all layers   |              3.56 |             37.78 |                                     |
[12/01 21:16:22   1232s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/01 21:16:22   1232s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 3.56, normalized total congestion hotspot area = 37.78 (area is in unit of 4 std-cell row bins)
[12/01 21:16:22   1232s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 3.56/37.78 (area is in unit of 4 std-cell row bins)
[12/01 21:16:22   1232s] [hotspot] max/total 3.56/37.78, big hotspot (>10) total 0.00
[12/01 21:16:22   1232s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/01 21:16:22   1232s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:16:22   1232s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/01 21:16:22   1232s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:16:22   1232s] [hotspot] |  1  |   925.12   987.84   956.48  1019.20 |        3.11   |
[12/01 21:16:22   1232s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:16:22   1232s] [hotspot] |  2  |   548.79   815.36   580.15   846.72 |        2.67   |
[12/01 21:16:22   1232s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:16:22   1232s] [hotspot] |  3  |  1677.76   595.84  1709.12   627.20 |        0.89   |
[12/01 21:16:22   1232s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:16:22   1232s] [hotspot] |  4  |   501.75   627.20   533.12   658.56 |        0.89   |
[12/01 21:16:22   1232s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:16:22   1232s] [hotspot] |  5  |   784.00   674.24   815.36   705.60 |        0.89   |
[12/01 21:16:22   1232s] [hotspot] +-----+-------------------------------------+---------------+
[12/01 21:16:22   1232s] Top 5 hotspots total area: 8.44
[12/01 21:16:22   1232s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.158, REAL:0.100, MEM:4033.7M
[12/01 21:16:22   1232s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.57 [16]--
[12/01 21:16:22   1232s] ### update starts on Thu Dec  1 21:16:22 2022 with memory = 2495.44 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1232s] #Complete Global Routing.
[12/01 21:16:22   1232s] #Total wire length = 4139503 um.
[12/01 21:16:22   1232s] #Total half perimeter of net bounding box = 4058328 um.
[12/01 21:16:22   1232s] #Total wire length on LAYER METAL1 = 0 um.
[12/01 21:16:22   1232s] #Total wire length on LAYER METAL2 = 589932 um.
[12/01 21:16:22   1232s] #Total wire length on LAYER METAL3 = 1031727 um.
[12/01 21:16:22   1232s] #Total wire length on LAYER METAL4 = 1538757 um.
[12/01 21:16:22   1232s] #Total wire length on LAYER METAL5 = 979087 um.
[12/01 21:16:22   1232s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:16:22   1232s] #Total number of vias = 541564
[12/01 21:16:22   1232s] #Up-Via Summary (total 541564):
[12/01 21:16:22   1232s] #           
[12/01 21:16:22   1232s] #-----------------------
[12/01 21:16:22   1232s] # METAL1         279494
[12/01 21:16:22   1232s] # METAL2         169312
[12/01 21:16:22   1232s] # METAL3          63699
[12/01 21:16:22   1232s] # METAL4          29059
[12/01 21:16:22   1232s] #-----------------------
[12/01 21:16:22   1232s] #                541564 
[12/01 21:16:22   1232s] #
[12/01 21:16:22   1232s] ### update cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --4.50 [16]--
[12/01 21:16:22   1232s] ### report_overcon starts on Thu Dec  1 21:16:22 2022 with memory = 2502.39 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1232s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.00 [16]--
[12/01 21:16:22   1232s] ### report_overcon starts on Thu Dec  1 21:16:22 2022 with memory = 2502.39 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1232s] #Max overcon = 9 tracks.
[12/01 21:16:22   1232s] #Total overcon = 1.56%.
[12/01 21:16:22   1232s] #Worst layer Gcell overcon rate = 0.56%.
[12/01 21:16:22   1232s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.00 [16]--
[12/01 21:16:22   1232s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.4 GB, peak:3.4 GB --1.53 [16]--
[12/01 21:16:22   1232s] ### global_route design signature (12): route=1802383309 net_attr=1213473884
[12/01 21:16:22   1232s] #
[12/01 21:16:22   1232s] #Global routing statistics:
[12/01 21:16:22   1232s] #Cpu time = 00:01:01
[12/01 21:16:22   1232s] #Elapsed time = 00:00:28
[12/01 21:16:22   1232s] #Increased memory = 42.89 (MB)
[12/01 21:16:22   1232s] #Total memory = 2485.40 (MB)
[12/01 21:16:22   1232s] #Peak memory = 3457.89 (MB)
[12/01 21:16:22   1232s] #
[12/01 21:16:22   1232s] #Finished global routing on Thu Dec  1 21:16:22 2022
[12/01 21:16:22   1232s] #
[12/01 21:16:22   1232s] #
[12/01 21:16:22   1232s] ### Time Record (Global Routing) is uninstalled.
[12/01 21:16:22   1232s] ### Time Record (Data Preparation) is installed.
[12/01 21:16:22   1232s] ### Time Record (Data Preparation) is uninstalled.
[12/01 21:16:22   1233s] ### track-assign external-init starts on Thu Dec  1 21:16:22 2022 with memory = 2482.29 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1233s] ### Time Record (Track Assignment) is installed.
[12/01 21:16:22   1233s] ### Time Record (Track Assignment) is uninstalled.
[12/01 21:16:22   1233s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --2.67 [16]--
[12/01 21:16:22   1233s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2482.29 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1233s] ### track-assign engine-init starts on Thu Dec  1 21:16:22 2022 with memory = 2482.29 (MB), peak = 3457.89 (MB)
[12/01 21:16:22   1233s] ### Time Record (Track Assignment) is installed.
[12/01 21:16:23   1233s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:3.4 GB --1.54 [16]--
[12/01 21:16:23   1233s] ### track-assign core-engine starts on Thu Dec  1 21:16:23 2022 with memory = 2482.29 (MB), peak = 3457.89 (MB)
[12/01 21:16:23   1233s] #Start Track Assignment.
[12/01 21:16:25   1239s] #Done with 112621 horizontal wires in 7 hboxes and 101585 vertical wires in 7 hboxes.
[12/01 21:16:28   1246s] #Done with 25089 horizontal wires in 7 hboxes and 17869 vertical wires in 7 hboxes.
[12/01 21:16:29   1248s] #Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
[12/01 21:16:29   1248s] #
[12/01 21:16:29   1248s] #Track assignment summary:
[12/01 21:16:29   1248s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/01 21:16:29   1248s] #------------------------------------------------------------------------
[12/01 21:16:29   1248s] # METAL2    577628.27 	  0.11%  	  0.00% 	  0.06%
[12/01 21:16:29   1248s] # METAL3   1003342.81 	  0.13%  	  0.00% 	  0.01%
[12/01 21:16:29   1248s] # METAL4   1511785.03 	  0.08%  	  0.00% 	  0.01%
[12/01 21:16:29   1248s] # METAL5    963686.41 	  0.06%  	  0.00% 	  0.00%
[12/01 21:16:29   1248s] #------------------------------------------------------------------------
[12/01 21:16:29   1248s] # All     4056442.51  	  0.09% 	  0.00% 	  0.00%
[12/01 21:16:29   1248s] #Complete Track Assignment.
[12/01 21:16:29   1248s] #Total wire length = 4076082 um.
[12/01 21:16:29   1248s] #Total half perimeter of net bounding box = 4058328 um.
[12/01 21:16:29   1248s] #Total wire length on LAYER METAL1 = 0 um.
[12/01 21:16:29   1248s] #Total wire length on LAYER METAL2 = 566367 um.
[12/01 21:16:29   1248s] #Total wire length on LAYER METAL3 = 1003646 um.
[12/01 21:16:29   1248s] #Total wire length on LAYER METAL4 = 1527972 um.
[12/01 21:16:29   1248s] #Total wire length on LAYER METAL5 = 978098 um.
[12/01 21:16:29   1248s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:16:29   1248s] #Total number of vias = 541564
[12/01 21:16:29   1248s] #Up-Via Summary (total 541564):
[12/01 21:16:29   1248s] #           
[12/01 21:16:29   1248s] #-----------------------
[12/01 21:16:29   1248s] # METAL1         279494
[12/01 21:16:29   1248s] # METAL2         169312
[12/01 21:16:29   1248s] # METAL3          63699
[12/01 21:16:29   1248s] # METAL4          29059
[12/01 21:16:29   1248s] #-----------------------
[12/01 21:16:29   1248s] #                541564 
[12/01 21:16:29   1248s] #
[12/01 21:16:29   1248s] ### track_assign design signature (15): route=259609149
[12/01 21:16:29   1248s] ### track-assign core-engine cpu:00:00:15, real:00:00:07, mem:2.5 GB, peak:3.4 GB --2.21 [16]--
[12/01 21:16:29   1248s] ### Time Record (Track Assignment) is uninstalled.
[12/01 21:16:29   1248s] #cpu time = 00:00:15, elapsed time = 00:00:07, memory = 2480.80 (MB), peak = 3457.89 (MB)
[12/01 21:16:29   1248s] #
[12/01 21:16:29   1248s] #number of short segments in preferred routing layers
[12/01 21:16:29   1248s] #	METAL4    METAL5    Total 
[12/01 21:16:29   1248s] #	45        32        77        
[12/01 21:16:29   1248s] #
[12/01 21:16:30   1248s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/01 21:16:30   1248s] #Cpu time = 00:01:19
[12/01 21:16:30   1248s] #Elapsed time = 00:00:37
[12/01 21:16:30   1248s] #Increased memory = 55.34 (MB)
[12/01 21:16:30   1248s] #Total memory = 2483.12 (MB)
[12/01 21:16:30   1248s] #Peak memory = 3457.89 (MB)
[12/01 21:16:30   1248s] #Using multithreading with 16 threads.
[12/01 21:16:30   1249s] ### Time Record (Detail Routing) is installed.
[12/01 21:16:30   1249s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/01 21:16:30   1250s] #
[12/01 21:16:30   1250s] #Start Detail Routing..
[12/01 21:16:30   1250s] #start initial detail routing ...
[12/01 21:16:30   1250s] ### Design has 61 dirty nets, 105546 dirty-areas)
[12/01 21:17:19   1896s] #   number of violations = 225
[12/01 21:17:19   1896s] #
[12/01 21:17:19   1896s] #    By Layer and Type :
[12/01 21:17:19   1896s] #	         MetSpc    NSMet    Short     Loop      Mar   Totals
[12/01 21:17:19   1896s] #	METAL1        0        0        0        0        0        0
[12/01 21:17:19   1896s] #	METAL2       68        4      107       18        5      202
[12/01 21:17:19   1896s] #	METAL3        7        0       13        0        0       20
[12/01 21:17:19   1896s] #	METAL4        2        0        1        0        0        3
[12/01 21:17:19   1896s] #	Totals       77        4      121       18        5      225
[12/01 21:17:19   1896s] #34421 out of 104441 instances (33.0%) need to be verified(marked ipoed), dirty area = 13.9%.
[12/01 21:17:25   1993s] #   number of violations = 228
[12/01 21:17:25   1993s] #
[12/01 21:17:25   1993s] #    By Layer and Type :
[12/01 21:17:25   1993s] #	         MetSpc    NSMet    Short     Loop      Mar   Totals
[12/01 21:17:25   1993s] #	METAL1        0        0        0        0        0        0
[12/01 21:17:25   1993s] #	METAL2       69        4      108       18        5      204
[12/01 21:17:25   1993s] #	METAL3        8        0       13        0        0       21
[12/01 21:17:25   1993s] #	METAL4        2        0        1        0        0        3
[12/01 21:17:25   1993s] #	Totals       79        4      122       18        5      228
[12/01 21:17:25   1993s] #cpu time = 00:12:23, elapsed time = 00:00:55, memory = 2541.27 (MB), peak = 6029.43 (MB)
[12/01 21:17:25   1996s] #start 1st optimization iteration ...
[12/01 21:17:26   2007s] #   number of violations = 5
[12/01 21:17:26   2007s] #
[12/01 21:17:26   2007s] #    By Layer and Type :
[12/01 21:17:26   2007s] #	         MetSpc    Short     Loop      Mar   Totals
[12/01 21:17:26   2007s] #	METAL1        0        0        0        0        0
[12/01 21:17:26   2007s] #	METAL2        0        1        1        1        3
[12/01 21:17:26   2007s] #	METAL3        1        1        0        0        2
[12/01 21:17:26   2007s] #	Totals        1        2        1        1        5
[12/01 21:17:26   2007s] #cpu time = 00:00:11, elapsed time = 00:00:01, memory = 2525.46 (MB), peak = 6029.43 (MB)
[12/01 21:17:26   2007s] #start 2nd optimization iteration ...
[12/01 21:17:26   2008s] #   number of violations = 0
[12/01 21:17:26   2008s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2522.37 (MB), peak = 6029.43 (MB)
[12/01 21:17:26   2009s] #Complete Detail Routing.
[12/01 21:17:26   2009s] #Total wire length = 4334662 um.
[12/01 21:17:26   2009s] #Total half perimeter of net bounding box = 4058328 um.
[12/01 21:17:26   2009s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 21:17:26   2009s] #Total wire length on LAYER METAL2 = 883630 um.
[12/01 21:17:26   2009s] #Total wire length on LAYER METAL3 = 1164058 um.
[12/01 21:17:26   2009s] #Total wire length on LAYER METAL4 = 1478734 um.
[12/01 21:17:26   2009s] #Total wire length on LAYER METAL5 = 808240 um.
[12/01 21:17:26   2009s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:17:26   2009s] #Total number of vias = 633113
[12/01 21:17:26   2009s] #Up-Via Summary (total 633113):
[12/01 21:17:26   2009s] #           
[12/01 21:17:26   2009s] #-----------------------
[12/01 21:17:26   2009s] # METAL1         308902
[12/01 21:17:26   2009s] # METAL2         228616
[12/01 21:17:26   2009s] # METAL3          72491
[12/01 21:17:26   2009s] # METAL4          23104
[12/01 21:17:26   2009s] #-----------------------
[12/01 21:17:26   2009s] #                633113 
[12/01 21:17:26   2009s] #
[12/01 21:17:26   2009s] #Total number of DRC violations = 0
[12/01 21:17:26   2009s] ### Time Record (Detail Routing) is uninstalled.
[12/01 21:17:26   2009s] #Cpu time = 00:12:41
[12/01 21:17:26   2009s] #Elapsed time = 00:00:57
[12/01 21:17:26   2009s] #Increased memory = 34.75 (MB)
[12/01 21:17:26   2009s] #Total memory = 2517.87 (MB)
[12/01 21:17:26   2009s] #Peak memory = 6029.43 (MB)
[12/01 21:17:26   2009s] ### Time Record (Antenna Fixing) is installed.
[12/01 21:17:26   2009s] #
[12/01 21:17:26   2009s] #start routing for process antenna violation fix ...
[12/01 21:17:27   2010s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/01 21:17:27   2011s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2518.57 (MB), peak = 6029.43 (MB)
[12/01 21:17:27   2011s] #
[12/01 21:17:27   2011s] #Total wire length = 4334662 um.
[12/01 21:17:27   2011s] #Total half perimeter of net bounding box = 4058328 um.
[12/01 21:17:27   2011s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 21:17:27   2011s] #Total wire length on LAYER METAL2 = 883630 um.
[12/01 21:17:27   2011s] #Total wire length on LAYER METAL3 = 1164058 um.
[12/01 21:17:27   2011s] #Total wire length on LAYER METAL4 = 1478734 um.
[12/01 21:17:27   2011s] #Total wire length on LAYER METAL5 = 808240 um.
[12/01 21:17:27   2011s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:17:27   2011s] #Total number of vias = 633113
[12/01 21:17:27   2011s] #Up-Via Summary (total 633113):
[12/01 21:17:27   2011s] #           
[12/01 21:17:27   2011s] #-----------------------
[12/01 21:17:27   2011s] # METAL1         308902
[12/01 21:17:27   2011s] # METAL2         228616
[12/01 21:17:27   2011s] # METAL3          72491
[12/01 21:17:27   2011s] # METAL4          23104
[12/01 21:17:27   2011s] #-----------------------
[12/01 21:17:27   2011s] #                633113 
[12/01 21:17:27   2011s] #
[12/01 21:17:27   2011s] #Total number of DRC violations = 0
[12/01 21:17:27   2011s] #Total number of process antenna violations = 0
[12/01 21:17:27   2011s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 21:17:27   2011s] #
[12/01 21:17:27   2011s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/01 21:17:27   2014s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/01 21:17:27   2017s] #
[12/01 21:17:27   2017s] #Total wire length = 4334662 um.
[12/01 21:17:27   2017s] #Total half perimeter of net bounding box = 4058328 um.
[12/01 21:17:27   2017s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 21:17:27   2017s] #Total wire length on LAYER METAL2 = 883630 um.
[12/01 21:17:27   2017s] #Total wire length on LAYER METAL3 = 1164058 um.
[12/01 21:17:27   2017s] #Total wire length on LAYER METAL4 = 1478734 um.
[12/01 21:17:27   2017s] #Total wire length on LAYER METAL5 = 808240 um.
[12/01 21:17:27   2017s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:17:27   2017s] #Total number of vias = 633113
[12/01 21:17:27   2017s] #Up-Via Summary (total 633113):
[12/01 21:17:27   2017s] #           
[12/01 21:17:27   2017s] #-----------------------
[12/01 21:17:27   2017s] # METAL1         308902
[12/01 21:17:27   2017s] # METAL2         228616
[12/01 21:17:27   2017s] # METAL3          72491
[12/01 21:17:27   2017s] # METAL4          23104
[12/01 21:17:27   2017s] #-----------------------
[12/01 21:17:27   2017s] #                633113 
[12/01 21:17:27   2017s] #
[12/01 21:17:27   2017s] #Total number of DRC violations = 0
[12/01 21:17:27   2017s] #Total number of process antenna violations = 0
[12/01 21:17:27   2017s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 21:17:27   2017s] #
[12/01 21:17:27   2017s] ### Time Record (Antenna Fixing) is uninstalled.
[12/01 21:17:27   2017s] #detailRoute Statistics:
[12/01 21:17:27   2017s] #Cpu time = 00:12:49
[12/01 21:17:27   2017s] #Elapsed time = 00:00:58
[12/01 21:17:27   2017s] #Increased memory = 27.89 (MB)
[12/01 21:17:27   2017s] #Total memory = 2511.01 (MB)
[12/01 21:17:27   2017s] #Peak memory = 6029.43 (MB)
[12/01 21:17:27   2017s] ### global_detail_route design signature (30): route=735981628 flt_obj=0 vio=1905142130 shield_wire=1
[12/01 21:17:27   2018s] ### Time Record (DB Export) is installed.
[12/01 21:17:28   2018s] ### export design design signature (31): route=735981628 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1230960542 dirty_area=0 del_dirty_area=0 cell=456003033 placement=1963227046 pin_access=1483214382 inst_pattern=1 halo=1793840981
[12/01 21:17:28   2020s] ### Time Record (DB Export) is uninstalled.
[12/01 21:17:28   2020s] ### Time Record (Post Callback) is installed.
[12/01 21:17:28   2020s] ### Time Record (Post Callback) is uninstalled.
[12/01 21:17:28   2020s] #
[12/01 21:17:28   2020s] #globalDetailRoute statistics:
[12/01 21:17:28   2020s] #Cpu time = 00:14:37
[12/01 21:17:28   2020s] #Elapsed time = 00:01:46
[12/01 21:17:28   2020s] #Increased memory = 28.75 (MB)
[12/01 21:17:28   2020s] #Total memory = 2335.88 (MB)
[12/01 21:17:28   2020s] #Peak memory = 6029.43 (MB)
[12/01 21:17:28   2020s] #Number of warnings = 45
[12/01 21:17:28   2020s] #Total number of warnings = 114
[12/01 21:17:28   2020s] #Number of fails = 0
[12/01 21:17:28   2020s] #Total number of fails = 0
[12/01 21:17:28   2020s] #Complete globalDetailRoute on Thu Dec  1 21:17:28 2022
[12/01 21:17:28   2020s] #
[12/01 21:17:28   2020s] ### Time Record (globalDetailRoute) is uninstalled.
[12/01 21:17:28   2020s] #Default setup view is reset to wc.
[12/01 21:17:28   2020s] 
[12/01 21:17:28   2020s] detailRoute
[12/01 21:17:28   2020s] 
[12/01 21:17:28   2020s] ### Time Record (detailRoute) is installed.
[12/01 21:17:28   2020s] #Start detailRoute on Thu Dec  1 21:17:28 2022
[12/01 21:17:28   2020s] #
[12/01 21:17:28   2020s] ### Time Record (Pre Callback) is installed.
[12/01 21:17:28   2020s] ### Time Record (Pre Callback) is uninstalled.
[12/01 21:17:28   2020s] ### Time Record (DB Import) is installed.
[12/01 21:17:28   2020s] ### Time Record (Timing Data Generation) is installed.
[12/01 21:17:28   2020s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 21:17:28   2020s] 
[12/01 21:17:28   2020s] Trim Metal Layers:
[12/01 21:17:29   2020s] LayerId::1 widthSet size::4
[12/01 21:17:29   2020s] LayerId::2 widthSet size::4
[12/01 21:17:29   2020s] LayerId::3 widthSet size::4
[12/01 21:17:29   2020s] LayerId::4 widthSet size::4
[12/01 21:17:29   2020s] LayerId::5 widthSet size::4
[12/01 21:17:29   2020s] LayerId::6 widthSet size::3
[12/01 21:17:29   2020s] Updating RC grid for preRoute extraction ...
[12/01 21:17:29   2020s] eee: pegSigSF::1.070000
[12/01 21:17:29   2020s] Initializing multi-corner capacitance tables ... 
[12/01 21:17:29   2020s] Initializing multi-corner resistance tables ...
[12/01 21:17:29   2020s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:17:29   2020s] eee: l::2 avDens::0.271893 usedTrk::22541.572304 availTrk::82905.999615 sigTrk::22541.572304
[12/01 21:17:29   2020s] eee: l::3 avDens::0.353869 usedTrk::29696.094383 availTrk::83918.217133 sigTrk::29696.094383
[12/01 21:17:29   2020s] eee: l::4 avDens::0.451740 usedTrk::38032.379558 availTrk::84190.784123 sigTrk::38032.379558
[12/01 21:17:29   2020s] eee: l::5 avDens::0.259470 usedTrk::20757.571298 availTrk::79999.858162 sigTrk::20757.571298
[12/01 21:17:29   2020s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:17:29   2020s] {RT wc 0 5 5 0}
[12/01 21:17:29   2020s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.469220 ; uaWl: 1.000000 ; uaWlH: 0.521057 ; aWlH: 0.000000 ; Pmax: 0.905800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:17:29   2021s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/01 21:17:29   2021s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:17:29   2021s] ### Net info: total nets: 105780
[12/01 21:17:29   2021s] ### Net info: dirty nets: 0
[12/01 21:17:29   2021s] ### Net info: marked as disconnected nets: 0
[12/01 21:17:30   2023s] #num needed restored net=0
[12/01 21:17:30   2023s] #need_extraction net=0 (total=105780)
[12/01 21:17:30   2023s] ### Net info: fully routed nets: 105054
[12/01 21:17:30   2023s] ### Net info: trivial (< 2 pins) nets: 726
[12/01 21:17:30   2023s] ### Net info: unrouted nets: 0
[12/01 21:17:30   2023s] ### Net info: re-extraction nets: 0
[12/01 21:17:30   2023s] ### Net info: ignored nets: 0
[12/01 21:17:30   2023s] ### Net info: skip routing nets: 0
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:17:30   2024s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 21:17:30   2024s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:17:30   2024s] #Start reading timing information from file .timing_file_4019804.tif.gz ...
[12/01 21:17:31   2024s] #Read in timing information for 27 ports, 104023 instances from timing file .timing_file_4019804.tif.gz.
[12/01 21:17:31   2025s] ### import design signature (32): route=551029545 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1888629356 dirty_area=0 del_dirty_area=0 cell=456003033 placement=1963227046 pin_access=1483214382 inst_pattern=1 halo=0
[12/01 21:17:31   2025s] ### Time Record (DB Import) is uninstalled.
[12/01 21:17:31   2025s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/01 21:17:31   2025s] #RTESIG:78da95d23d6bc3301006e0cefd158792c1852495647d58630a59dd12d2ac41ad65c7e0c8
[12/01 21:17:31   2025s] #       20c943ff7d550a8514c78ab5dec3e9dee316cbe36e0f88e20de16b4f303f1128f7946049
[12/01 21:17:31   2025s] #       c59ae48c3c537c8aa5f717f4b858bebe1da81450ebce1bc83efabe5b41f565f5a5fd84ca
[12/01 21:17:31   2025s] #       d47ae8027813426b9ba75fce28050c596b83698c5bc1e08dfb47b82c20b8e1afe1085139
[12/01 21:17:31   2025s] #       befe74c4c4d9f3ab3ed38345ce667121667149e670261430bc51f8e7415677bd0ee32999
[12/01 21:17:31   2025s] #       12e9557079c7be84e480b6e56157965b04990f2e166fd042013ab7cd39e1644c8d7cd0b6
[12/01 21:17:31   2025s] #       d2ae8ad6d8e1724b5240b6b76652294152a7114d9e36054b1bc5eec9483161c0a72f9a62
[12/01 21:17:31   2025s] #       9e3c698a27b33d7c037c3b1b1b
[12/01 21:17:31   2025s] #
[12/01 21:17:31   2025s] #Using multithreading with 16 threads.
[12/01 21:17:31   2025s] ### Time Record (Data Preparation) is installed.
[12/01 21:17:31   2025s] #Start routing data preparation on Thu Dec  1 21:17:31 2022
[12/01 21:17:31   2025s] #
[12/01 21:17:31   2025s] #Minimum voltage of a net in the design = 0.000.
[12/01 21:17:31   2025s] #Maximum voltage of a net in the design = 1.980.
[12/01 21:17:31   2025s] #Voltage range [0.000 - 1.980] has 105778 nets.
[12/01 21:17:31   2025s] #Voltage range [1.620 - 1.980] has 1 net.
[12/01 21:17:31   2025s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 21:17:31   2025s] ### Time Record (Cell Pin Access) is installed.
[12/01 21:17:31   2026s] #Initial pin access analysis.
[12/01 21:17:31   2026s] #Detail pin access analysis.
[12/01 21:17:31   2026s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 21:17:31   2026s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/01 21:17:31   2026s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:17:31   2026s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:17:31   2026s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:17:31   2026s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:17:31   2026s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/01 21:17:31   2026s] #Monitoring time of adding inner blkg by smac
[12/01 21:17:31   2026s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2428.24 (MB), peak = 6029.43 (MB)
[12/01 21:17:32   2027s] #Regenerating Ggrids automatically.
[12/01 21:17:32   2027s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/01 21:17:32   2027s] #Using automatically generated G-grids.
[12/01 21:17:32   2027s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/01 21:17:32   2027s] #Done routing data preparation.
[12/01 21:17:32   2027s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2431.02 (MB), peak = 6029.43 (MB)
[12/01 21:17:32   2027s] ### Time Record (Data Preparation) is uninstalled.
[12/01 21:17:32   2028s] ### Time Record (Detail Routing) is installed.
[12/01 21:17:33   2029s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/01 21:17:33   2029s] #
[12/01 21:17:33   2029s] #Start Detail Routing..
[12/01 21:17:33   2032s] #start 1st optimization iteration ...
[12/01 21:17:33   2032s] #   number of violations = 0
[12/01 21:17:33   2032s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2439.99 (MB), peak = 6029.43 (MB)
[12/01 21:17:33   2033s] #Complete Detail Routing.
[12/01 21:17:33   2033s] #Total wire length = 4334662 um.
[12/01 21:17:33   2033s] #Total half perimeter of net bounding box = 4058328 um.
[12/01 21:17:33   2033s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 21:17:33   2033s] #Total wire length on LAYER METAL2 = 883630 um.
[12/01 21:17:33   2033s] #Total wire length on LAYER METAL3 = 1164058 um.
[12/01 21:17:33   2033s] #Total wire length on LAYER METAL4 = 1478734 um.
[12/01 21:17:33   2033s] #Total wire length on LAYER METAL5 = 808240 um.
[12/01 21:17:33   2033s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:17:33   2033s] #Total number of vias = 633113
[12/01 21:17:33   2033s] #Up-Via Summary (total 633113):
[12/01 21:17:33   2033s] #           
[12/01 21:17:33   2033s] #-----------------------
[12/01 21:17:33   2033s] # METAL1         308902
[12/01 21:17:33   2033s] # METAL2         228616
[12/01 21:17:33   2033s] # METAL3          72491
[12/01 21:17:33   2033s] # METAL4          23104
[12/01 21:17:33   2033s] #-----------------------
[12/01 21:17:33   2033s] #                633113 
[12/01 21:17:33   2033s] #
[12/01 21:17:33   2033s] #Total number of DRC violations = 0
[12/01 21:17:33   2033s] ### Time Record (Detail Routing) is uninstalled.
[12/01 21:17:33   2033s] #Cpu time = 00:00:08
[12/01 21:17:33   2033s] #Elapsed time = 00:00:03
[12/01 21:17:33   2033s] #Increased memory = 15.60 (MB)
[12/01 21:17:33   2033s] #Total memory = 2436.47 (MB)
[12/01 21:17:33   2033s] #Peak memory = 6029.43 (MB)
[12/01 21:17:33   2033s] ### Time Record (Antenna Fixing) is installed.
[12/01 21:17:33   2034s] #
[12/01 21:17:33   2034s] #start routing for process antenna violation fix ...
[12/01 21:17:33   2035s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/01 21:17:34   2035s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2439.07 (MB), peak = 6029.43 (MB)
[12/01 21:17:34   2035s] #
[12/01 21:17:34   2035s] #Total wire length = 4334662 um.
[12/01 21:17:34   2035s] #Total half perimeter of net bounding box = 4058328 um.
[12/01 21:17:34   2035s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 21:17:34   2035s] #Total wire length on LAYER METAL2 = 883630 um.
[12/01 21:17:34   2035s] #Total wire length on LAYER METAL3 = 1164058 um.
[12/01 21:17:34   2035s] #Total wire length on LAYER METAL4 = 1478734 um.
[12/01 21:17:34   2035s] #Total wire length on LAYER METAL5 = 808240 um.
[12/01 21:17:34   2035s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:17:34   2035s] #Total number of vias = 633113
[12/01 21:17:34   2035s] #Up-Via Summary (total 633113):
[12/01 21:17:34   2035s] #           
[12/01 21:17:34   2035s] #-----------------------
[12/01 21:17:34   2035s] # METAL1         308902
[12/01 21:17:34   2035s] # METAL2         228616
[12/01 21:17:34   2035s] # METAL3          72491
[12/01 21:17:34   2035s] # METAL4          23104
[12/01 21:17:34   2035s] #-----------------------
[12/01 21:17:34   2035s] #                633113 
[12/01 21:17:34   2035s] #
[12/01 21:17:34   2035s] #Total number of DRC violations = 0
[12/01 21:17:34   2035s] #Total number of process antenna violations = 0
[12/01 21:17:34   2035s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 21:17:34   2035s] #
[12/01 21:17:34   2036s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/01 21:17:34   2038s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/01 21:17:34   2041s] #
[12/01 21:17:34   2041s] #Total wire length = 4334662 um.
[12/01 21:17:34   2041s] #Total half perimeter of net bounding box = 4058328 um.
[12/01 21:17:34   2041s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 21:17:34   2041s] #Total wire length on LAYER METAL2 = 883630 um.
[12/01 21:17:34   2041s] #Total wire length on LAYER METAL3 = 1164058 um.
[12/01 21:17:34   2041s] #Total wire length on LAYER METAL4 = 1478734 um.
[12/01 21:17:34   2041s] #Total wire length on LAYER METAL5 = 808240 um.
[12/01 21:17:34   2041s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:17:34   2041s] #Total number of vias = 633113
[12/01 21:17:34   2041s] #Up-Via Summary (total 633113):
[12/01 21:17:34   2041s] #           
[12/01 21:17:34   2041s] #-----------------------
[12/01 21:17:34   2041s] # METAL1         308902
[12/01 21:17:34   2041s] # METAL2         228616
[12/01 21:17:34   2041s] # METAL3          72491
[12/01 21:17:34   2041s] # METAL4          23104
[12/01 21:17:34   2041s] #-----------------------
[12/01 21:17:34   2041s] #                633113 
[12/01 21:17:34   2041s] #
[12/01 21:17:34   2041s] #Total number of DRC violations = 0
[12/01 21:17:34   2041s] #Total number of process antenna violations = 0
[12/01 21:17:34   2041s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 21:17:34   2041s] #
[12/01 21:17:34   2041s] ### Time Record (Antenna Fixing) is uninstalled.
[12/01 21:17:34   2041s] ### detail_route design signature (38): route=2020483408 flt_obj=0 vio=1905142130 shield_wire=1
[12/01 21:17:34   2042s] ### Time Record (DB Export) is installed.
[12/01 21:17:34   2042s] ### export design design signature (39): route=2020483408 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1576472409 dirty_area=0 del_dirty_area=0 cell=456003033 placement=1963227046 pin_access=1483214382 inst_pattern=1 halo=1793840981
[12/01 21:17:35   2044s] ### Time Record (DB Export) is uninstalled.
[12/01 21:17:35   2044s] ### Time Record (Post Callback) is installed.
[12/01 21:17:35   2044s] ### Time Record (Post Callback) is uninstalled.
[12/01 21:17:35   2044s] #
[12/01 21:17:35   2044s] #detailRoute statistics:
[12/01 21:17:35   2044s] #Cpu time = 00:00:24
[12/01 21:17:35   2044s] #Elapsed time = 00:00:06
[12/01 21:17:35   2044s] #Increased memory = -18.23 (MB)
[12/01 21:17:35   2044s] #Total memory = 2287.03 (MB)
[12/01 21:17:35   2044s] #Peak memory = 6029.43 (MB)
[12/01 21:17:35   2044s] #Number of warnings = 44
[12/01 21:17:35   2044s] #Total number of warnings = 158
[12/01 21:17:35   2044s] #Number of fails = 0
[12/01 21:17:35   2044s] #Total number of fails = 0
[12/01 21:17:35   2044s] #Complete detailRoute on Thu Dec  1 21:17:35 2022
[12/01 21:17:35   2044s] #
[12/01 21:17:35   2044s] ### Time Record (detailRoute) is uninstalled.
[12/01 21:17:35   2044s] #Default setup view is reset to wc.
[12/01 21:17:35   2044s] #routeDesign: cpu time = 00:15:02, elapsed time = 00:01:53, memory = 2256.61 (MB), peak = 6029.43 (MB)
[12/01 21:17:35   2044s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 21:17:35   2044s] 
[12/01 21:17:35   2044s] ### Time Record (routeDesign) is uninstalled.
[12/01 21:17:35   2044s] ### 
[12/01 21:17:35   2044s] ###   Scalability Statistics
[12/01 21:17:35   2044s] ### 
[12/01 21:17:35   2044s] ### --------------------------------+----------------+----------------+----------------+
[12/01 21:17:35   2044s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/01 21:17:35   2044s] ### --------------------------------+----------------+----------------+----------------+
[12/01 21:17:35   2044s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/01 21:17:35   2044s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/01 21:17:35   2044s] ###   Timing Data Generation        |        00:00:24|        00:00:09|             2.6|
[12/01 21:17:35   2044s] ###   DB Import                     |        00:00:07|        00:00:04|             1.8|
[12/01 21:17:35   2044s] ###   DB Export                     |        00:00:04|        00:00:01|             3.7|
[12/01 21:17:35   2044s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[12/01 21:17:35   2044s] ###   Data Preparation              |        00:00:04|        00:00:02|             1.7|
[12/01 21:17:35   2044s] ###   Global Routing                |        00:01:01|        00:00:28|             2.2|
[12/01 21:17:35   2044s] ###   Track Assignment              |        00:00:15|        00:00:07|             2.2|
[12/01 21:17:35   2044s] ###   Detail Routing                |        00:12:46|        00:00:58|            13.3|
[12/01 21:17:35   2044s] ###   Antenna Fixing                |        00:00:16|        00:00:02|             8.3|
[12/01 21:17:35   2044s] ###   Entire Command                |        00:15:02|        00:01:53|             8.0|
[12/01 21:17:35   2044s] ### --------------------------------+----------------+----------------+----------------+
[12/01 21:17:35   2044s] ### 
[12/01 21:17:36   2045s] All 105083 nets 308661 terms of cell MAU_mapped_pads are properly connected
[12/01 21:17:36   2045s] <CMD> saveDesign DBS/project-routed.enc
[12/01 21:17:36   2045s] #% Begin save design ... (date=12/01 21:17:36, mem=2256.7M)
[12/01 21:17:36   2045s] % Begin Save ccopt configuration ... (date=12/01 21:17:36, mem=2256.7M)
[12/01 21:17:36   2045s] % End Save ccopt configuration ... (date=12/01 21:17:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=2257.3M, current mem=2257.3M)
[12/01 21:17:36   2045s] % Begin Save netlist data ... (date=12/01 21:17:36, mem=2257.3M)
[12/01 21:17:36   2045s] Writing Binary DB to DBS/project-routed.enc.dat/vbin/MAU_mapped_pads.v.bin in multi-threaded mode...
[12/01 21:17:36   2045s] % End Save netlist data ... (date=12/01 21:17:36, total cpu=0:00:00.3, real=0:00:00.0, peak res=2257.3M, current mem=2256.7M)
[12/01 21:17:36   2045s] Saving symbol-table file in separate thread ...
[12/01 21:17:36   2045s] Saving congestion map file in separate thread ...
[12/01 21:17:36   2045s] % Begin Save AAE data ... (date=12/01 21:17:36, mem=2258.2M)
[12/01 21:17:36   2045s] Saving AAE Data ...
[12/01 21:17:36   2045s] Saving congestion map file DBS/project-routed.enc.dat/MAU_mapped_pads.route.congmap.gz ...
[12/01 21:17:37   2046s] AAE DB initialization (MEM=3993.62 CPU=0:00:00.2 REAL=0:00:00.0) 
[12/01 21:17:37   2046s] % End Save AAE data ... (date=12/01 21:17:37, total cpu=0:00:00.2, real=0:00:01.0, peak res=2283.7M, current mem=2283.7M)
[12/01 21:17:37   2046s] Saving preference file DBS/project-routed.enc.dat/gui.pref.tcl ...
[12/01 21:17:37   2046s] Saving mode setting ...
[12/01 21:17:37   2046s] Saving global file ...
[12/01 21:17:37   2046s] Saving Drc markers ...
[12/01 21:17:37   2046s] ... No Drc file written since there is no markers found.
[12/01 21:17:37   2046s] Saving special route data file in separate thread ...
[12/01 21:17:37   2046s] Saving PG file in separate thread ...
[12/01 21:17:37   2046s] Saving placement file in separate thread ...
[12/01 21:17:37   2046s] Saving route file in separate thread ...
[12/01 21:17:37   2046s] Saving property file in separate thread ...
[12/01 21:17:37   2046s] Saving PG file DBS/project-routed.enc.dat/MAU_mapped_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Thu Dec  1 21:17:37 2022)
[12/01 21:17:37   2046s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/01 21:17:37   2046s] Saving property file DBS/project-routed.enc.dat/MAU_mapped_pads.prop
[12/01 21:17:37   2046s] Save Adaptive View Pruning View Names to Binary file
[12/01 21:17:37   2046s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4072.1M) ***
[12/01 21:17:37   2046s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=4072.1M) ***
[12/01 21:17:37   2046s] *** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4072.1M) ***
[12/01 21:17:37   2046s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:17:37   2046s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:17:37   2046s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:17:38   2047s] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=4056.1M) ***
[12/01 21:17:38   2047s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/01 21:17:38   2047s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[12/01 21:17:38   2047s] #Saving pin access data to file DBS/project-routed.enc.dat/MAU_mapped_pads.apa ...
[12/01 21:17:38   2047s] #
[12/01 21:17:39   2047s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/01 21:17:39   2047s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[12/01 21:17:39   2047s] % Begin Save power constraints data ... (date=12/01 21:17:39, mem=2285.4M)
[12/01 21:17:39   2047s] % End Save power constraints data ... (date=12/01 21:17:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2285.4M, current mem=2285.4M)
[12/01 21:17:39   2047s] Generated self-contained design project-routed.enc.dat
[12/01 21:17:40   2047s] #% End save design ... (date=12/01 21:17:40, total cpu=0:00:02.2, real=0:00:04.0, peak res=2285.4M, current mem=2282.1M)
[12/01 21:17:40   2047s] *** Message Summary: 0 warning(s), 0 error(s)
[12/01 21:17:40   2047s] 
[12/01 21:18:38   2052s] <CMD> setAnalysisMode -analysisType onChipVariation
[12/01 21:18:45   2053s] <CMD> timeDesign -postRoute
[12/01 21:18:45   2053s] Switching SI Aware to true by default in postroute mode   
[12/01 21:18:45   2053s] *** timeDesign #3 [begin] : totSession cpu/real = 0:34:13.2/0:12:18.3 (2.8), mem = 3997.1M
[12/01 21:18:45   2053s]  Reset EOS DB
[12/01 21:18:45   2053s] Ignoring AAE DB Resetting ...
[12/01 21:18:45   2053s] Extraction called for design 'MAU_mapped_pads' of instances=104441 and nets=105780 using extraction engine 'postRoute' at effort level 'low' .
[12/01 21:18:45   2053s] PostRoute (effortLevel low) RC Extraction called for design MAU_mapped_pads.
[12/01 21:18:45   2053s] RC Extraction called in multi-corner(2) mode.
[12/01 21:18:45   2053s] Process corner(s) are loaded.
[12/01 21:18:45   2053s]  Corner: wc
[12/01 21:18:45   2053s]  Corner: bc
[12/01 21:18:45   2053s] extractDetailRC Option : -outfile /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d  -extended
[12/01 21:18:45   2053s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/01 21:18:45   2053s]       RC Corner Indexes            0       1   
[12/01 21:18:45   2053s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 21:18:45   2053s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[12/01 21:18:45   2053s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 21:18:45   2053s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 21:18:45   2053s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 21:18:45   2053s] Shrink Factor                : 1.00000
[12/01 21:18:46   2053s] 
[12/01 21:18:46   2053s] Trim Metal Layers:
[12/01 21:18:46   2054s] LayerId::1 widthSet size::4
[12/01 21:18:46   2054s] LayerId::2 widthSet size::4
[12/01 21:18:46   2054s] LayerId::3 widthSet size::4
[12/01 21:18:46   2054s] LayerId::4 widthSet size::4
[12/01 21:18:46   2054s] LayerId::5 widthSet size::4
[12/01 21:18:46   2054s] LayerId::6 widthSet size::3
[12/01 21:18:46   2054s] eee: pegSigSF::1.070000
[12/01 21:18:46   2054s] Initializing multi-corner capacitance tables ... 
[12/01 21:18:46   2054s] Initializing multi-corner resistance tables ...
[12/01 21:18:46   2054s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:18:46   2054s] eee: l::2 avDens::0.271893 usedTrk::22541.572304 availTrk::82905.999615 sigTrk::22541.572304
[12/01 21:18:46   2054s] eee: l::3 avDens::0.353869 usedTrk::29696.094383 availTrk::83918.217133 sigTrk::29696.094383
[12/01 21:18:46   2054s] eee: l::4 avDens::0.451740 usedTrk::38032.379558 availTrk::84190.784123 sigTrk::38032.379558
[12/01 21:18:46   2054s] eee: l::5 avDens::0.259470 usedTrk::20757.571298 availTrk::79999.858162 sigTrk::20757.571298
[12/01 21:18:46   2054s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:18:46   2054s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.469220 ; uaWl: 1.000000 ; uaWlH: 0.521057 ; aWlH: 0.000000 ; Pmax: 0.905800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:18:47   2054s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 3956.1M)
[12/01 21:18:47   2055s] Creating parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for storing RC.
[12/01 21:18:48   2055s] Extracted 10.0002% (CPU Time= 0:00:01.9  MEM= 4009.1M)
[12/01 21:18:48   2056s] Extracted 20.0002% (CPU Time= 0:00:02.4  MEM= 4009.1M)
[12/01 21:18:49   2057s] Extracted 30.0002% (CPU Time= 0:00:03.5  MEM= 4013.1M)
[12/01 21:18:50   2057s] Extracted 40.0002% (CPU Time= 0:00:04.1  MEM= 4013.1M)
[12/01 21:18:50   2058s] Extracted 50.0003% (CPU Time= 0:00:04.6  MEM= 4013.1M)
[12/01 21:18:52   2059s] Extracted 60.0002% (CPU Time= 0:00:05.9  MEM= 4013.1M)
[12/01 21:18:52   2060s] Extracted 70.0002% (CPU Time= 0:00:06.5  MEM= 4013.1M)
[12/01 21:18:53   2060s] Extracted 80.0002% (CPU Time= 0:00:07.0  MEM= 4013.1M)
[12/01 21:18:54   2062s] Extracted 90.0002% (CPU Time= 0:00:08.3  MEM= 4013.1M)
[12/01 21:18:55   2063s] Extracted 100% (CPU Time= 0:00:09.5  MEM= 4013.1M)
[12/01 21:18:55   2063s] Number of Extracted Resistors     : 1465868
[12/01 21:18:55   2063s] Number of Extracted Ground Cap.   : 1494253
[12/01 21:18:55   2063s] Number of Extracted Coupling Cap. : 3452940
[12/01 21:18:55   2063s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 3997.098M)
[12/01 21:18:55   2063s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/01 21:18:55   2063s]  Corner: wc
[12/01 21:18:55   2063s]  Corner: bc
[12/01 21:18:56   2063s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 3997.1M)
[12/01 21:18:56   2063s] Creating parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb_Filter.rcdb.d' for storing RC.
[12/01 21:18:56   2064s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 105081 access done (mem: 4001.098M)
[12/01 21:18:56   2064s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4001.098M)
[12/01 21:18:56   2064s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4001.098M)
[12/01 21:18:56   2064s] processing rcdb (/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d) for hinst (top) of cell (MAU_mapped_pads);
[12/01 21:18:57   2065s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 0 access done (mem: 4001.098M)
[12/01 21:18:57   2065s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=4001.098M)
[12/01 21:18:57   2065s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.8  Real Time: 0:00:12.0  MEM: 4001.098M)
[12/01 21:18:57   2065s] Starting delay calculation for Setup views
[12/01 21:18:57   2065s] AAE DB initialization (MEM=4037.25 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 21:18:57   2065s] AAE_INFO: resetNetProps viewIdx 0 
[12/01 21:18:57   2065s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 21:18:57   2065s] #################################################################################
[12/01 21:18:57   2065s] # Design Stage: PostRoute
[12/01 21:18:57   2065s] # Design Name: MAU_mapped_pads
[12/01 21:18:57   2065s] # Design Mode: 180nm
[12/01 21:18:57   2065s] # Analysis Mode: MMMC OCV 
[12/01 21:18:57   2065s] # Parasitics Mode: SPEF/RCDB 
[12/01 21:18:57   2065s] # Signoff Settings: SI On 
[12/01 21:18:57   2065s] #################################################################################
[12/01 21:18:57   2068s] Topological Sorting (REAL = 0:00:00.0, MEM = 4051.1M, InitMEM = 4037.3M)
[12/01 21:18:57   2068s] Setting infinite Tws ...
[12/01 21:18:57   2068s] First Iteration Infinite Tw... 
[12/01 21:18:57   2068s] Calculate early delays in OCV mode...
[12/01 21:18:57   2068s] Calculate late delays in OCV mode...
[12/01 21:18:57   2068s] Start delay calculation (fullDC) (16 T). (MEM=4060.6)
[12/01 21:18:57   2068s] 
[12/01 21:18:57   2068s] Trim Metal Layers:
[12/01 21:18:57   2068s] LayerId::1 widthSet size::4
[12/01 21:18:57   2068s] LayerId::2 widthSet size::4
[12/01 21:18:57   2068s] LayerId::3 widthSet size::4
[12/01 21:18:57   2068s] LayerId::4 widthSet size::4
[12/01 21:18:57   2068s] LayerId::5 widthSet size::4
[12/01 21:18:57   2068s] LayerId::6 widthSet size::3
[12/01 21:18:57   2068s] eee: pegSigSF::1.070000
[12/01 21:18:57   2068s] Initializing multi-corner capacitance tables ... 
[12/01 21:18:57   2068s] Initializing multi-corner resistance tables ...
[12/01 21:18:58   2068s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:18:58   2068s] eee: l::2 avDens::0.271893 usedTrk::22541.572304 availTrk::82905.999615 sigTrk::22541.572304
[12/01 21:18:58   2068s] eee: l::3 avDens::0.353869 usedTrk::29696.094383 availTrk::83918.217133 sigTrk::29696.094383
[12/01 21:18:58   2068s] eee: l::4 avDens::0.451740 usedTrk::38032.379558 availTrk::84190.784123 sigTrk::38032.379558
[12/01 21:18:58   2068s] eee: l::5 avDens::0.259470 usedTrk::20757.571298 availTrk::79999.858162 sigTrk::20757.571298
[12/01 21:18:58   2068s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:18:58   2068s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.469220 ; uaWl: 1.000000 ; uaWlH: 0.521057 ; aWlH: 0.000000 ; Pmax: 0.905800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:18:58   2069s] Start AAE Lib Loading. (MEM=4073.21)
[12/01 21:18:58   2069s] End AAE Lib Loading. (MEM=4092.29 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 21:18:58   2069s] End AAE Lib Interpolated Model. (MEM=4092.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:18:58   2069s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4092.289M)
[12/01 21:18:58   2069s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4092.3M)
[12/01 21:18:58   2069s] AAE_INFO: 16 threads acquired from CTE.
[12/01 21:19:00   2095s] Total number of fetched objects 105083
[12/01 21:19:00   2095s] AAE_INFO-618: Total number of nets in the design is 105780,  100.0 percent of the nets selected for SI analysis
[12/01 21:19:00   2096s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:19:00   2096s] End delay calculation. (MEM=4998.8 CPU=0:00:25.6 REAL=0:00:02.0)
[12/01 21:19:00   2096s] End delay calculation (fullDC). (MEM=4998.8 CPU=0:00:27.8 REAL=0:00:03.0)
[12/01 21:19:00   2096s] *** CDM Built up (cpu=0:00:30.8  real=0:00:03.0  mem= 4998.8M) ***
[12/01 21:19:01   2099s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4918.8M)
[12/01 21:19:01   2099s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 21:19:01   2099s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 4918.8M)
[12/01 21:19:01   2099s] Starting SI iteration 2
[12/01 21:19:01   2100s] Calculate early delays in OCV mode...
[12/01 21:19:01   2100s] Calculate late delays in OCV mode...
[12/01 21:19:01   2100s] Start delay calculation (fullDC) (16 T). (MEM=4258.95)
[12/01 21:19:01   2100s] End AAE Lib Interpolated Model. (MEM=4258.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:19:01   2102s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 3474. 
[12/01 21:19:01   2102s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 105083. 
[12/01 21:19:01   2102s] Total number of fetched objects 105083
[12/01 21:19:01   2102s] AAE_INFO-618: Total number of nets in the design is 105780,  1.5 percent of the nets selected for SI analysis
[12/01 21:19:01   2102s] End delay calculation. (MEM=4941.83 CPU=0:00:02.2 REAL=0:00:00.0)
[12/01 21:19:01   2102s] End delay calculation (fullDC). (MEM=4941.83 CPU=0:00:02.4 REAL=0:00:00.0)
[12/01 21:19:01   2102s] *** CDM Built up (cpu=0:00:02.4  real=0:00:00.0  mem= 4941.8M) ***
[12/01 21:19:01   2103s] *** Done Building Timing Graph (cpu=0:00:38.8 real=0:00:04.0 totSessionCpu=0:35:04 mem=4939.8M)
[12/01 21:19:01   2103s] Effort level <high> specified for reg2reg path_group
[12/01 21:19:02   2105s] All LLGs are deleted
[12/01 21:19:02   2105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4264.8M
[12/01 21:19:02   2105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4264.8M
[12/01 21:19:02   2105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4264.8M
[12/01 21:19:02   2105s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4264.8M
[12/01 21:19:02   2105s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4264.8M
[12/01 21:19:02   2105s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.127, REAL:0.011, MEM:4520.8M
[12/01 21:19:02   2105s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4520.8M
[12/01 21:19:02   2105s] Process 3055 wires and vias for routing blockage analysis
[12/01 21:19:02   2105s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.115, REAL:0.007, MEM:4520.8M
[12/01 21:19:02   2105s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.272, REAL:0.035, MEM:4520.8M
[12/01 21:19:02   2105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.294, REAL:0.057, MEM:4520.8M
[12/01 21:19:02   2105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4520.8M
[12/01 21:19:02   2105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:4520.8M
[12/01 21:19:04   2110s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.880  |  0.880  |  2.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      9 (18)      |   -0.719   |      9 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:19:04   2110s] Density: 74.952%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
[12/01 21:19:05   2110s] Total CPU time: 57.37 sec
[12/01 21:19:05   2110s] Total Real time: 20.0 sec
[12/01 21:19:05   2110s] Total Memory Usage: 4291.78125 Mbytes
[12/01 21:19:05   2110s] Info: pop threads available for lower-level modules during optimization.
[12/01 21:19:05   2110s] Reset AAE Options
[12/01 21:19:05   2110s] *** timeDesign #3 [finish] : cpu/real = 0:00:57.3/0:00:19.3 (3.0), totSession cpu/real = 0:35:10.5/0:12:37.5 (2.8), mem = 4291.8M
[12/01 21:19:05   2110s] 
[12/01 21:19:05   2110s] =============================================================================================
[12/01 21:19:05   2110s]  Final TAT Report for timeDesign #3                                             20.15-s105_1
[12/01 21:19:05   2110s] =============================================================================================
[12/01 21:19:05   2110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:19:05   2110s] ---------------------------------------------------------------------------------------------
[12/01 21:19:05   2110s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:19:05   2110s] [ ExtractRC              ]      1   0:00:11.3  (  58.5 % )     0:00:11.3 /  0:00:11.8    1.0
[12/01 21:19:05   2110s] [ TimingUpdate           ]      2   0:00:00.3  (   1.4 % )     0:00:04.9 /  0:00:40.3    8.2
[12/01 21:19:05   2110s] [ FullDelayCalc          ]      1   0:00:04.7  (  24.2 % )     0:00:04.7 /  0:00:37.6    8.1
[12/01 21:19:05   2110s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:02.8 /  0:00:05.1    1.8
[12/01 21:19:05   2110s] [ TimingReport           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.3
[12/01 21:19:05   2110s] [ DrvReport              ]      1   0:00:02.2  (  11.4 % )     0:00:02.2 /  0:00:02.9    1.3
[12/01 21:19:05   2110s] [ GenerateReports        ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.2    0.8
[12/01 21:19:05   2110s] [ MISC                   ]          0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:01.6    4.1
[12/01 21:19:05   2110s] ---------------------------------------------------------------------------------------------
[12/01 21:19:05   2110s]  timeDesign #3 TOTAL                0:00:19.3  ( 100.0 % )     0:00:19.3 /  0:00:57.3    3.0
[12/01 21:19:05   2110s] ---------------------------------------------------------------------------------------------
[12/01 21:19:05   2110s] 
[12/01 21:19:55   2114s] <CMD> timeDesign -postRoute -hold
[12/01 21:19:55   2114s] *** timeDesign #4 [begin] : totSession cpu/real = 0:35:14.8/0:13:28.0 (2.6), mem = 4291.8M
[12/01 21:19:55   2114s]  Reset EOS DB
[12/01 21:19:55   2114s] Ignoring AAE DB Resetting ...
[12/01 21:19:55   2114s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 105200 access done (mem: 4291.781M)
[12/01 21:19:55   2114s] Extraction called for design 'MAU_mapped_pads' of instances=104441 and nets=105780 using extraction engine 'postRoute' at effort level 'low' .
[12/01 21:19:55   2114s] PostRoute (effortLevel low) RC Extraction called for design MAU_mapped_pads.
[12/01 21:19:55   2114s] RC Extraction called in multi-corner(2) mode.
[12/01 21:19:55   2114s] Process corner(s) are loaded.
[12/01 21:19:55   2114s]  Corner: wc
[12/01 21:19:55   2114s]  Corner: bc
[12/01 21:19:55   2114s] extractDetailRC Option : -outfile /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d -maxResLength 200  -extended
[12/01 21:19:55   2114s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/01 21:19:55   2114s]       RC Corner Indexes            0       1   
[12/01 21:19:55   2114s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 21:19:55   2114s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[12/01 21:19:55   2114s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 21:19:55   2114s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 21:19:55   2114s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 21:19:55   2114s] Shrink Factor                : 1.00000
[12/01 21:19:56   2115s] 
[12/01 21:19:56   2115s] Trim Metal Layers:
[12/01 21:19:56   2115s] LayerId::1 widthSet size::4
[12/01 21:19:56   2115s] LayerId::2 widthSet size::4
[12/01 21:19:56   2115s] LayerId::3 widthSet size::4
[12/01 21:19:56   2115s] LayerId::4 widthSet size::4
[12/01 21:19:56   2115s] LayerId::5 widthSet size::4
[12/01 21:19:56   2115s] LayerId::6 widthSet size::3
[12/01 21:19:56   2115s] eee: pegSigSF::1.070000
[12/01 21:19:56   2115s] Initializing multi-corner capacitance tables ... 
[12/01 21:19:56   2115s] Initializing multi-corner resistance tables ...
[12/01 21:19:56   2115s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:19:56   2115s] eee: l::2 avDens::0.271893 usedTrk::22541.572304 availTrk::82905.999615 sigTrk::22541.572304
[12/01 21:19:56   2115s] eee: l::3 avDens::0.353869 usedTrk::29696.094383 availTrk::83918.217133 sigTrk::29696.094383
[12/01 21:19:56   2115s] eee: l::4 avDens::0.451740 usedTrk::38032.379558 availTrk::84190.784123 sigTrk::38032.379558
[12/01 21:19:56   2115s] eee: l::5 avDens::0.259470 usedTrk::20757.571298 availTrk::79999.858162 sigTrk::20757.571298
[12/01 21:19:56   2115s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:19:56   2115s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.469220 ; uaWl: 1.000000 ; uaWlH: 0.521057 ; aWlH: 0.000000 ; Pmax: 0.905800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:19:57   2116s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4284.8M)
[12/01 21:19:57   2116s] Creating parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for storing RC.
[12/01 21:19:58   2117s] Extracted 10.0002% (CPU Time= 0:00:02.0  MEM= 4353.8M)
[12/01 21:19:58   2118s] Extracted 20.0002% (CPU Time= 0:00:02.5  MEM= 4353.8M)
[12/01 21:19:59   2119s] Extracted 30.0002% (CPU Time= 0:00:03.6  MEM= 4357.8M)
[12/01 21:20:00   2119s] Extracted 40.0002% (CPU Time= 0:00:04.1  MEM= 4357.8M)
[12/01 21:20:00   2120s] Extracted 50.0003% (CPU Time= 0:00:04.7  MEM= 4357.8M)
[12/01 21:20:02   2121s] Extracted 60.0002% (CPU Time= 0:00:06.0  MEM= 4357.8M)
[12/01 21:20:02   2122s] Extracted 70.0002% (CPU Time= 0:00:06.5  MEM= 4357.8M)
[12/01 21:20:03   2122s] Extracted 80.0002% (CPU Time= 0:00:07.1  MEM= 4357.8M)
[12/01 21:20:04   2123s] Extracted 90.0002% (CPU Time= 0:00:08.3  MEM= 4357.8M)
[12/01 21:20:05   2125s] Extracted 100% (CPU Time= 0:00:09.5  MEM= 4357.8M)
[12/01 21:20:05   2125s] Number of Extracted Resistors     : 1465868
[12/01 21:20:05   2125s] Number of Extracted Ground Cap.   : 1494253
[12/01 21:20:05   2125s] Number of Extracted Coupling Cap. : 3452940
[12/01 21:20:05   2125s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4327.258M)
[12/01 21:20:05   2125s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/01 21:20:05   2125s]  Corner: wc
[12/01 21:20:05   2125s]  Corner: bc
[12/01 21:20:06   2125s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4327.3M)
[12/01 21:20:06   2125s] Creating parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb_Filter.rcdb.d' for storing RC.
[12/01 21:20:06   2126s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 105081 access done (mem: 4331.258M)
[12/01 21:20:06   2126s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4331.258M)
[12/01 21:20:06   2126s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4331.258M)
[12/01 21:20:06   2126s] processing rcdb (/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d) for hinst (top) of cell (MAU_mapped_pads);
[12/01 21:20:06   2126s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 0 access done (mem: 4331.258M)
[12/01 21:20:06   2126s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4331.258M)
[12/01 21:20:06   2126s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.8  Real Time: 0:00:11.0  MEM: 4331.258M)
[12/01 21:20:07   2127s] Effort level <high> specified for reg2reg path_group
[12/01 21:20:07   2129s] All LLGs are deleted
[12/01 21:20:07   2129s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4180.1M
[12/01 21:20:07   2129s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4180.1M
[12/01 21:20:07   2129s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4180.1M
[12/01 21:20:07   2129s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4180.1M
[12/01 21:20:07   2129s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4180.1M
[12/01 21:20:07   2130s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.128, REAL:0.011, MEM:4436.1M
[12/01 21:20:07   2130s] Fast DP-INIT is on for default
[12/01 21:20:07   2130s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.157, REAL:0.027, MEM:4436.1M
[12/01 21:20:07   2130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.172, REAL:0.041, MEM:4436.1M
[12/01 21:20:07   2130s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4436.1M
[12/01 21:20:07   2130s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:4436.1M
[12/01 21:20:07   2130s] Starting delay calculation for Hold views
[12/01 21:20:07   2130s] AAE_INFO: resetNetProps viewIdx 1 
[12/01 21:20:07   2130s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 21:20:07   2130s] #################################################################################
[12/01 21:20:07   2130s] # Design Stage: PostRoute
[12/01 21:20:07   2130s] # Design Name: MAU_mapped_pads
[12/01 21:20:07   2130s] # Design Mode: 180nm
[12/01 21:20:07   2130s] # Analysis Mode: MMMC OCV 
[12/01 21:20:07   2130s] # Parasitics Mode: SPEF/RCDB 
[12/01 21:20:07   2130s] # Signoff Settings: SI On 
[12/01 21:20:07   2130s] #################################################################################
[12/01 21:20:08   2130s] Topological Sorting (REAL = 0:00:01.0, MEM = 4183.9M, InitMEM = 4170.1M)
[12/01 21:20:08   2130s] Setting infinite Tws ...
[12/01 21:20:08   2130s] First Iteration Infinite Tw... 
[12/01 21:20:08   2130s] Calculate late delays in OCV mode...
[12/01 21:20:08   2130s] Calculate early delays in OCV mode...
[12/01 21:20:08   2130s] Start delay calculation (fullDC) (16 T). (MEM=4183.92)
[12/01 21:20:08   2130s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/01 21:20:08   2130s] 
[12/01 21:20:08   2130s] Trim Metal Layers:
[12/01 21:20:08   2130s] LayerId::1 widthSet size::4
[12/01 21:20:08   2130s] LayerId::2 widthSet size::4
[12/01 21:20:08   2130s] LayerId::3 widthSet size::4
[12/01 21:20:08   2130s] LayerId::4 widthSet size::4
[12/01 21:20:08   2130s] LayerId::5 widthSet size::4
[12/01 21:20:08   2130s] LayerId::6 widthSet size::3
[12/01 21:20:08   2130s] eee: pegSigSF::1.070000
[12/01 21:20:08   2130s] Initializing multi-corner capacitance tables ... 
[12/01 21:20:08   2130s] Initializing multi-corner resistance tables ...
[12/01 21:20:08   2130s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:20:08   2130s] eee: l::2 avDens::0.271893 usedTrk::22541.572304 availTrk::82905.999615 sigTrk::22541.572304
[12/01 21:20:08   2130s] eee: l::3 avDens::0.353869 usedTrk::29696.094383 availTrk::83918.217133 sigTrk::29696.094383
[12/01 21:20:08   2130s] eee: l::4 avDens::0.451740 usedTrk::38032.379558 availTrk::84190.784123 sigTrk::38032.379558
[12/01 21:20:08   2130s] eee: l::5 avDens::0.259470 usedTrk::20757.571298 availTrk::79999.858162 sigTrk::20757.571298
[12/01 21:20:08   2130s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:20:08   2130s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.469220 ; uaWl: 1.000000 ; uaWlH: 0.521057 ; aWlH: 0.000000 ; Pmax: 0.905800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:20:09   2131s] End AAE Lib Interpolated Model. (MEM=4196.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:09   2131s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4196.531M)
[12/01 21:20:09   2131s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4196.5M)
[12/01 21:20:09   2131s] AAE_INFO: 16 threads acquired from CTE.
[12/01 21:20:10   2158s] Total number of fetched objects 105083
[12/01 21:20:10   2158s] AAE_INFO-618: Total number of nets in the design is 105780,  100.0 percent of the nets selected for SI analysis
[12/01 21:20:10   2158s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:20:10   2158s] End delay calculation. (MEM=4899.04 CPU=0:00:25.4 REAL=0:00:01.0)
[12/01 21:20:10   2158s] End delay calculation (fullDC). (MEM=4899.04 CPU=0:00:27.7 REAL=0:00:02.0)
[12/01 21:20:10   2158s] *** CDM Built up (cpu=0:00:28.0  real=0:00:03.0  mem= 4899.0M) ***
[12/01 21:20:11   2161s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4899.0M)
[12/01 21:20:11   2161s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 21:20:11   2161s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 4899.0M)
[12/01 21:20:11   2161s] Starting SI iteration 2
[12/01 21:20:11   2162s] Calculate late delays in OCV mode...
[12/01 21:20:11   2162s] Calculate early delays in OCV mode...
[12/01 21:20:11   2162s] Start delay calculation (fullDC) (16 T). (MEM=4252.19)
[12/01 21:20:11   2162s] End AAE Lib Interpolated Model. (MEM=4252.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:12   2181s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 4278. 
[12/01 21:20:12   2181s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 105083. 
[12/01 21:20:12   2181s] Total number of fetched objects 105083
[12/01 21:20:12   2181s] AAE_INFO-618: Total number of nets in the design is 105780,  23.6 percent of the nets selected for SI analysis
[12/01 21:20:12   2181s] End delay calculation. (MEM=4935.06 CPU=0:00:18.6 REAL=0:00:01.0)
[12/01 21:20:12   2181s] End delay calculation (fullDC). (MEM=4935.06 CPU=0:00:18.8 REAL=0:00:01.0)
[12/01 21:20:12   2181s] *** CDM Built up (cpu=0:00:18.9  real=0:00:01.0  mem= 4935.1M) ***
[12/01 21:20:13   2182s] *** Done Building Timing Graph (cpu=0:00:52.4 real=0:00:06.0 totSessionCpu=0:36:23 mem=4933.1M)
[12/01 21:20:13   2182s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.836  | -1.836  | -1.409  |
|           TNS (ns):| -3053.5 | -3031.3 | -1439.5 |
|    Violating Paths:|  2101   |  2083   |  2099   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:20:13   2182s] Density: 74.952%
------------------------------------------------------------------
Reported timing to dir ./timingReports
[12/01 21:20:13   2183s] Total CPU time: 68.47 sec
[12/01 21:20:13   2183s] Total Real time: 18.0 sec
[12/01 21:20:13   2183s] Total Memory Usage: 4129.300781 Mbytes
[12/01 21:20:13   2183s] Reset AAE Options
[12/01 21:20:13   2183s] *** timeDesign #4 [finish] : cpu/real = 0:01:08.4/0:00:18.1 (3.8), totSession cpu/real = 0:36:23.2/0:13:46.1 (2.6), mem = 4129.3M
[12/01 21:20:13   2183s] 
[12/01 21:20:13   2183s] =============================================================================================
[12/01 21:20:13   2183s]  Final TAT Report for timeDesign #4                                             20.15-s105_1
[12/01 21:20:13   2183s] =============================================================================================
[12/01 21:20:13   2183s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:20:13   2183s] ---------------------------------------------------------------------------------------------
[12/01 21:20:13   2183s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:20:13   2183s] [ ExtractRC              ]      1   0:00:11.6  (  63.9 % )     0:00:11.6 /  0:00:12.1    1.0
[12/01 21:20:13   2183s] [ TimingUpdate           ]      1   0:00:00.1  (   0.8 % )     0:00:05.4 /  0:00:52.4    9.7
[12/01 21:20:13   2183s] [ FullDelayCalc          ]      1   0:00:05.3  (  29.1 % )     0:00:05.3 /  0:00:51.1    9.7
[12/01 21:20:13   2183s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.7 % )     0:00:05.8 /  0:00:53.0    9.2
[12/01 21:20:13   2183s] [ TimingReport           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.4
[12/01 21:20:13   2183s] [ GenerateReports        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.1    0.8
[12/01 21:20:13   2183s] [ MISC                   ]          0:00:00.8  (   4.2 % )     0:00:00.8 /  0:00:03.4    4.4
[12/01 21:20:13   2183s] ---------------------------------------------------------------------------------------------
[12/01 21:20:13   2183s]  timeDesign #4 TOTAL                0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:01:08.4    3.8
[12/01 21:20:13   2183s] ---------------------------------------------------------------------------------------------
[12/01 21:20:13   2183s] 
[12/01 21:20:29   2184s] <CMD> optDesign -postRoute -setup -hold
[12/01 21:20:29   2184s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2590.7M, totSessionCpu=0:36:25 **
[12/01 21:20:29   2184s] **INFO: User settings:
[12/01 21:20:29   2184s] setNanoRouteMode -drouteFixAntenna                              true
[12/01 21:20:29   2184s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/01 21:20:29   2184s] setNanoRouteMode -grouteExpTdStdDelay                           40.9
[12/01 21:20:29   2184s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/01 21:20:29   2184s] setNanoRouteMode -routeAntennaCellName                          ANTENNA
[12/01 21:20:29   2184s] setNanoRouteMode -routeInsertAntennaDiode                       true
[12/01 21:20:29   2184s] setNanoRouteMode -routeInsertDiodeForClockNets                  true
[12/01 21:20:29   2184s] setNanoRouteMode -routeTdrEffort                                5
[12/01 21:20:29   2184s] setNanoRouteMode -routeWithSiDriven                             true
[12/01 21:20:29   2184s] setNanoRouteMode -routeWithTimingDriven                         true
[12/01 21:20:29   2184s] setDesignMode -bottomRoutingLayer                               2
[12/01 21:20:29   2184s] setDesignMode -process                                          180
[12/01 21:20:29   2184s] setDesignMode -topRoutingLayer                                  5
[12/01 21:20:29   2184s] setExtractRCMode -coupled                                       true
[12/01 21:20:29   2184s] setExtractRCMode -coupling_c_th                                 3
[12/01 21:20:29   2184s] setExtractRCMode -engine                                        postRoute
[12/01 21:20:29   2184s] setExtractRCMode -relative_c_th                                 0.03
[12/01 21:20:29   2184s] setExtractRCMode -total_c_th                                    5
[12/01 21:20:29   2184s] setUsefulSkewMode -ecoRoute                                     false
[12/01 21:20:29   2184s] setDelayCalMode -enable_high_fanout                             true
[12/01 21:20:29   2184s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[12/01 21:20:29   2184s] setDelayCalMode -engine                                         aae
[12/01 21:20:29   2184s] setDelayCalMode -ignoreNetLoad                                  false
[12/01 21:20:29   2184s] setDelayCalMode -SIAware                                        true
[12/01 21:20:29   2184s] setDelayCalMode -socv_accuracy_mode                             low
[12/01 21:20:29   2184s] setOptMode -activeHoldViews                                     { bc }
[12/01 21:20:29   2184s] setOptMode -activeSetupViews                                    { wc }
[12/01 21:20:29   2184s] setOptMode -autoSetupViews                                      { wc}
[12/01 21:20:29   2184s] setOptMode -autoTDGRSetupViews                                  { wc}
[12/01 21:20:29   2184s] setOptMode -drcMargin                                           0
[12/01 21:20:29   2184s] setOptMode -fixDrc                                              true
[12/01 21:20:29   2184s] setOptMode -preserveAllSequential                               false
[12/01 21:20:29   2184s] setOptMode -setupTargetSlack                                    0
[12/01 21:20:29   2184s] setSIMode -separate_delta_delay_on_data                         true
[12/01 21:20:29   2184s] setPlaceMode -place_global_cong_effort                          auto
[12/01 21:20:29   2184s] setPlaceMode -place_global_place_io_pins                        true
[12/01 21:20:29   2184s] setPlaceMode -timingDriven                                      true
[12/01 21:20:29   2184s] setAnalysisMode -analysisType                                   onChipVariation
[12/01 21:20:29   2184s] setAnalysisMode -checkType                                      setup
[12/01 21:20:29   2184s] setAnalysisMode -clkSrcPath                                     true
[12/01 21:20:29   2184s] setAnalysisMode -clockPropagation                               sdcControl
[12/01 21:20:29   2184s] setAnalysisMode -skew                                           true
[12/01 21:20:29   2184s] setAnalysisMode -virtualIPO                                     false
[12/01 21:20:29   2184s] 
[12/01 21:20:29   2184s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/01 21:20:29   2184s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/01 21:20:30   2185s] 
[12/01 21:20:30   2185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:20:30   2185s] Summary for sequential cells identification: 
[12/01 21:20:30   2185s]   Identified SBFF number: 4
[12/01 21:20:30   2185s]   Identified MBFF number: 0
[12/01 21:20:30   2185s]   Identified SB Latch number: 0
[12/01 21:20:30   2185s]   Identified MB Latch number: 0
[12/01 21:20:30   2185s]   Not identified SBFF number: 0
[12/01 21:20:30   2185s]   Not identified MBFF number: 0
[12/01 21:20:30   2185s]   Not identified SB Latch number: 0
[12/01 21:20:30   2185s]   Not identified MB Latch number: 0
[12/01 21:20:30   2185s]   Number of sequential cells which are not FFs: 0
[12/01 21:20:30   2185s]  Visiting view : wc
[12/01 21:20:30   2185s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:20:30   2185s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:20:30   2185s]  Visiting view : bc
[12/01 21:20:30   2185s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:20:30   2185s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:20:30   2185s] TLC MultiMap info (StdDelay):
[12/01 21:20:30   2185s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:20:30   2185s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:20:30   2185s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:20:30   2185s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:20:30   2185s]  Setting StdDelay to: 40.9ps
[12/01 21:20:30   2185s] 
[12/01 21:20:30   2185s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:20:30   2185s] Need call spDPlaceInit before registerPrioInstLoc.
[12/01 21:20:30   2185s] *** optDesign #2 [begin] : totSession cpu/real = 0:36:25.8/0:14:02.9 (2.6), mem = 4140.8M
[12/01 21:20:30   2185s] *** InitOpt #2 [begin] : totSession cpu/real = 0:36:25.8/0:14:02.9 (2.6), mem = 4140.8M
[12/01 21:20:30   2185s] GigaOpt running with 16 threads.
[12/01 21:20:30   2185s] Info: 16 threads available for lower-level modules during optimization.
[12/01 21:20:30   2185s] OPERPROF: Starting DPlace-Init at level 1, MEM:4140.8M
[12/01 21:20:30   2185s] z: 2, totalTracks: 1
[12/01 21:20:30   2185s] z: 4, totalTracks: 1
[12/01 21:20:30   2185s] z: 6, totalTracks: 1
[12/01 21:20:30   2185s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:20:30   2185s] All LLGs are deleted
[12/01 21:20:30   2185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4140.8M
[12/01 21:20:30   2185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4140.8M
[12/01 21:20:30   2185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4140.8M
[12/01 21:20:30   2185s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4140.8M
[12/01 21:20:30   2185s] Core basic site is core7T
[12/01 21:20:30   2185s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4140.8M
[12/01 21:20:30   2186s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.129, REAL:0.011, MEM:4396.8M
[12/01 21:20:30   2186s] Fast DP-INIT is on for default
[12/01 21:20:30   2186s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/01 21:20:30   2186s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.159, REAL:0.027, MEM:4396.8M
[12/01 21:20:30   2186s] OPERPROF:     Starting CMU at level 3, MEM:4396.8M
[12/01 21:20:30   2186s] OPERPROF:     Finished CMU at level 3, CPU:0.011, REAL:0.007, MEM:4420.8M
[12/01 21:20:30   2186s] 
[12/01 21:20:30   2186s] Bad Lib Cell Checking (CMU) is done! (0)
[12/01 21:20:30   2186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.186, REAL:0.050, MEM:4420.8M
[12/01 21:20:30   2186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4420.8M
[12/01 21:20:30   2186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4420.8M
[12/01 21:20:30   2186s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=4420.8MB).
[12/01 21:20:30   2186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.266, REAL:0.126, MEM:4420.8M
[12/01 21:20:30   2186s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4164.8M
[12/01 21:20:30   2186s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.300, REAL:0.040, MEM:4162.8M
[12/01 21:20:30   2186s] 
[12/01 21:20:30   2186s] Creating Lib Analyzer ...
[12/01 21:20:30   2186s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:20:30   2186s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:20:30   2186s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:20:30   2186s] 
[12/01 21:20:30   2186s] {RT wc 0 5 5 0}
[12/01 21:20:30   2186s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:36:27 mem=4168.8M
[12/01 21:20:30   2186s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:36:27 mem=4168.8M
[12/01 21:20:30   2186s] Creating Lib Analyzer, finished. 
[12/01 21:20:30   2186s] Effort level <high> specified for reg2reg path_group
[12/01 21:20:31   2188s] **optDesign ... cpu = 0:00:04, real = 0:00:02, mem = 2638.4M, totSessionCpu=0:36:28 **
[12/01 21:20:31   2188s] Existing Dirty Nets : 0
[12/01 21:20:31   2188s] New Signature Flow (optDesignCheckOptions) ....
[12/01 21:20:31   2188s] #Taking db snapshot
[12/01 21:20:31   2188s] #Taking db snapshot ... done
[12/01 21:20:31   2188s] OPERPROF: Starting checkPlace at level 1, MEM:4170.8M
[12/01 21:20:31   2188s] z: 2, totalTracks: 1
[12/01 21:20:31   2188s] z: 4, totalTracks: 1
[12/01 21:20:31   2188s] z: 6, totalTracks: 1
[12/01 21:20:31   2188s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:20:31   2188s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4170.8M
[12/01 21:20:31   2188s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.018, MEM:4170.8M
[12/01 21:20:31   2188s] Begin checking placement ... (start mem=4170.8M, init mem=4170.8M)
[12/01 21:20:31   2188s] Begin checking exclusive groups violation ...
[12/01 21:20:31   2188s] There are 0 groups to check, max #box is 0, total #box is 0
[12/01 21:20:31   2188s] Finished checking exclusive groups violations. Found 0 Vio.
[12/01 21:20:31   2188s] 
[12/01 21:20:31   2188s] Running CheckPlace using 16 threads!...
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] ...checkPlace MT is done!
[12/01 21:20:31   2189s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4170.8M
[12/01 21:20:31   2189s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.028, REAL:0.029, MEM:4170.8M
[12/01 21:20:31   2189s] *info: Placed = 103990         (Fixed = 622)
[12/01 21:20:31   2189s] *info: Unplaced = 0           
[12/01 21:20:31   2189s] Placement Density:74.95%(1320801/1762197)
[12/01 21:20:31   2189s] Placement Density (including fixed std cells):74.95%(1320801/1762197)
[12/01 21:20:31   2189s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4170.8M
[12/01 21:20:31   2189s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.015, REAL:0.015, MEM:4170.8M
[12/01 21:20:31   2189s] Finished checkPlace (total: cpu=0:00:01.3, real=0:00:00.0; vio checks: cpu=0:00:01.2, real=0:00:00.0; mem=4170.8M)
[12/01 21:20:31   2189s] OPERPROF: Finished checkPlace at level 1, CPU:1.267, REAL:0.335, MEM:4170.8M
[12/01 21:20:31   2189s]  Initial DC engine is -> aae
[12/01 21:20:31   2189s]  
[12/01 21:20:31   2189s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/01 21:20:31   2189s]  
[12/01 21:20:31   2189s]  
[12/01 21:20:31   2189s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/01 21:20:31   2189s]  
[12/01 21:20:31   2189s] Reset EOS DB
[12/01 21:20:31   2189s] Ignoring AAE DB Resetting ...
[12/01 21:20:31   2189s]  Set Options for AAE Based Opt flow 
[12/01 21:20:31   2189s] *** optDesign -postRoute ***
[12/01 21:20:31   2189s] DRC Margin: user margin 0.0; extra margin 0
[12/01 21:20:31   2189s] Setup Target Slack: user slack 0
[12/01 21:20:31   2189s] Hold Target Slack: user slack 0
[12/01 21:20:31   2189s] All LLGs are deleted
[12/01 21:20:31   2189s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4170.8M
[12/01 21:20:31   2189s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4170.8M
[12/01 21:20:31   2189s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4170.8M
[12/01 21:20:31   2189s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4170.8M
[12/01 21:20:31   2189s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4170.8M
[12/01 21:20:31   2189s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.126, REAL:0.011, MEM:4394.8M
[12/01 21:20:31   2189s] Fast DP-INIT is on for default
[12/01 21:20:31   2189s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.154, REAL:0.026, MEM:4394.8M
[12/01 21:20:31   2189s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.168, REAL:0.040, MEM:4394.8M
[12/01 21:20:31   2189s] Multi-VT timing optimization disabled based on library information.
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:20:31   2189s] Deleting Lib Analyzer.
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] TimeStamp Deleting Cell Server End ...
[12/01 21:20:31   2189s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:20:31   2189s] Summary for sequential cells identification: 
[12/01 21:20:31   2189s]   Identified SBFF number: 4
[12/01 21:20:31   2189s]   Identified MBFF number: 0
[12/01 21:20:31   2189s]   Identified SB Latch number: 0
[12/01 21:20:31   2189s]   Identified MB Latch number: 0
[12/01 21:20:31   2189s]   Not identified SBFF number: 0
[12/01 21:20:31   2189s]   Not identified MBFF number: 0
[12/01 21:20:31   2189s]   Not identified SB Latch number: 0
[12/01 21:20:31   2189s]   Not identified MB Latch number: 0
[12/01 21:20:31   2189s]   Number of sequential cells which are not FFs: 0
[12/01 21:20:31   2189s]  Visiting view : wc
[12/01 21:20:31   2189s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:20:31   2189s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:20:31   2189s]  Visiting view : bc
[12/01 21:20:31   2189s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:20:31   2189s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:20:31   2189s] TLC MultiMap info (StdDelay):
[12/01 21:20:31   2189s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:20:31   2189s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:20:31   2189s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:20:31   2189s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:20:31   2189s]  Setting StdDelay to: 40.9ps
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] TimeStamp Deleting Cell Server End ...
[12/01 21:20:31   2189s] *** InitOpt #2 [finish] : cpu/real = 0:00:04.0/0:00:01.3 (3.1), totSession cpu/real = 0:36:29.8/0:14:04.1 (2.6), mem = 4170.8M
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] =============================================================================================
[12/01 21:20:31   2189s]  Step TAT Report for InitOpt #2                                                 20.15-s105_1
[12/01 21:20:31   2189s] =============================================================================================
[12/01 21:20:31   2189s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:20:31   2189s] ---------------------------------------------------------------------------------------------
[12/01 21:20:31   2189s] [ CheckPlace             ]      1   0:00:00.3  (  25.9 % )     0:00:00.3 /  0:00:01.3    3.8
[12/01 21:20:31   2189s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:20:31   2189s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.1    1.1
[12/01 21:20:31   2189s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:20:31   2189s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:20:31   2189s] [ MISC                   ]          0:00:00.9  (  70.5 % )     0:00:00.9 /  0:00:02.7    2.9
[12/01 21:20:31   2189s] ---------------------------------------------------------------------------------------------
[12/01 21:20:31   2189s]  InitOpt #2 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:04.0    3.1
[12/01 21:20:31   2189s] ---------------------------------------------------------------------------------------------
[12/01 21:20:31   2189s] 
[12/01 21:20:31   2189s] ** INFO : this run is activating 'postRoute' automaton
[12/01 21:20:31   2189s] **INFO: flowCheckPoint #1 InitialSummary
[12/01 21:20:31   2189s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 106449 access done (mem: 4170.848M)
[12/01 21:20:31   2189s] Extraction called for design 'MAU_mapped_pads' of instances=104441 and nets=105780 using extraction engine 'postRoute' at effort level 'low' .
[12/01 21:20:31   2189s] PostRoute (effortLevel low) RC Extraction called for design MAU_mapped_pads.
[12/01 21:20:31   2189s] RC Extraction called in multi-corner(2) mode.
[12/01 21:20:31   2189s] Process corner(s) are loaded.
[12/01 21:20:31   2189s]  Corner: wc
[12/01 21:20:31   2189s]  Corner: bc
[12/01 21:20:31   2189s] extractDetailRC Option : -outfile /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d -maxResLength 200  -extended
[12/01 21:20:31   2189s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/01 21:20:31   2189s]       RC Corner Indexes            0       1   
[12/01 21:20:31   2189s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 21:20:31   2189s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[12/01 21:20:31   2189s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 21:20:31   2189s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 21:20:31   2189s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 21:20:31   2189s] Shrink Factor                : 1.00000
[12/01 21:20:32   2190s] 
[12/01 21:20:32   2190s] Trim Metal Layers:
[12/01 21:20:32   2190s] LayerId::1 widthSet size::4
[12/01 21:20:32   2190s] LayerId::2 widthSet size::4
[12/01 21:20:32   2190s] LayerId::3 widthSet size::4
[12/01 21:20:32   2190s] LayerId::4 widthSet size::4
[12/01 21:20:32   2190s] LayerId::5 widthSet size::4
[12/01 21:20:32   2190s] LayerId::6 widthSet size::3
[12/01 21:20:32   2190s] eee: pegSigSF::1.070000
[12/01 21:20:32   2190s] Initializing multi-corner capacitance tables ... 
[12/01 21:20:32   2190s] Initializing multi-corner resistance tables ...
[12/01 21:20:32   2190s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:20:32   2190s] eee: l::2 avDens::0.271893 usedTrk::22541.572304 availTrk::82905.999615 sigTrk::22541.572304
[12/01 21:20:32   2190s] eee: l::3 avDens::0.353869 usedTrk::29696.094383 availTrk::83918.217133 sigTrk::29696.094383
[12/01 21:20:32   2190s] eee: l::4 avDens::0.451740 usedTrk::38032.379558 availTrk::84190.784123 sigTrk::38032.379558
[12/01 21:20:32   2190s] eee: l::5 avDens::0.259470 usedTrk::20757.571298 availTrk::79999.858162 sigTrk::20757.571298
[12/01 21:20:32   2190s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:20:32   2190s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.469220 ; uaWl: 1.000000 ; uaWlH: 0.521057 ; aWlH: 0.000000 ; Pmax: 0.905800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:20:33   2191s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4158.8M)
[12/01 21:20:33   2191s] Creating parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for storing RC.
[12/01 21:20:34   2192s] Extracted 10.0002% (CPU Time= 0:00:02.0  MEM= 4227.8M)
[12/01 21:20:34   2193s] Extracted 20.0002% (CPU Time= 0:00:02.5  MEM= 4227.8M)
[12/01 21:20:35   2194s] Extracted 30.0002% (CPU Time= 0:00:03.7  MEM= 4231.8M)
[12/01 21:20:36   2194s] Extracted 40.0002% (CPU Time= 0:00:04.2  MEM= 4231.8M)
[12/01 21:20:37   2195s] Extracted 50.0003% (CPU Time= 0:00:04.7  MEM= 4231.8M)
[12/01 21:20:38   2196s] Extracted 60.0002% (CPU Time= 0:00:06.1  MEM= 4231.8M)
[12/01 21:20:38   2197s] Extracted 70.0002% (CPU Time= 0:00:06.6  MEM= 4231.8M)
[12/01 21:20:39   2197s] Extracted 80.0002% (CPU Time= 0:00:07.2  MEM= 4231.8M)
[12/01 21:20:40   2199s] Extracted 90.0002% (CPU Time= 0:00:08.4  MEM= 4231.8M)
[12/01 21:20:42   2200s] Extracted 100% (CPU Time= 0:00:09.7  MEM= 4231.8M)
[12/01 21:20:42   2200s] Number of Extracted Resistors     : 1465868
[12/01 21:20:42   2200s] Number of Extracted Ground Cap.   : 1494253
[12/01 21:20:42   2200s] Number of Extracted Coupling Cap. : 3452940
[12/01 21:20:42   2200s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4199.848M)
[12/01 21:20:42   2200s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/01 21:20:42   2200s]  Corner: wc
[12/01 21:20:42   2200s]  Corner: bc
[12/01 21:20:42   2200s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4199.8M)
[12/01 21:20:42   2200s] Creating parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb_Filter.rcdb.d' for storing RC.
[12/01 21:20:42   2201s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 105081 access done (mem: 4203.848M)
[12/01 21:20:43   2201s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4203.848M)
[12/01 21:20:43   2201s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4203.848M)
[12/01 21:20:43   2201s] processing rcdb (/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d) for hinst (top) of cell (MAU_mapped_pads);
[12/01 21:20:43   2201s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 0 access done (mem: 4203.848M)
[12/01 21:20:43   2201s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4203.848M)
[12/01 21:20:43   2201s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.0  Real Time: 0:00:12.0  MEM: 4203.848M)
[12/01 21:20:43   2201s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4203.848M)
[12/01 21:20:43   2201s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4203.8M)
[12/01 21:20:43   2201s] 
[12/01 21:20:43   2201s] Trim Metal Layers:
[12/01 21:20:43   2202s] LayerId::1 widthSet size::4
[12/01 21:20:43   2202s] LayerId::2 widthSet size::4
[12/01 21:20:43   2202s] LayerId::3 widthSet size::4
[12/01 21:20:43   2202s] LayerId::4 widthSet size::4
[12/01 21:20:43   2202s] LayerId::5 widthSet size::4
[12/01 21:20:43   2202s] LayerId::6 widthSet size::3
[12/01 21:20:43   2202s] eee: pegSigSF::1.070000
[12/01 21:20:43   2202s] Initializing multi-corner capacitance tables ... 
[12/01 21:20:43   2202s] Initializing multi-corner resistance tables ...
[12/01 21:20:43   2202s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 21:20:43   2202s] eee: l::2 avDens::0.271893 usedTrk::22541.572304 availTrk::82905.999615 sigTrk::22541.572304
[12/01 21:20:43   2202s] eee: l::3 avDens::0.353869 usedTrk::29696.094383 availTrk::83918.217133 sigTrk::29696.094383
[12/01 21:20:43   2202s] eee: l::4 avDens::0.451740 usedTrk::38032.379558 availTrk::84190.784123 sigTrk::38032.379558
[12/01 21:20:43   2202s] eee: l::5 avDens::0.259470 usedTrk::20757.571298 availTrk::79999.858162 sigTrk::20757.571298
[12/01 21:20:43   2202s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 21:20:43   2202s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.469220 ; uaWl: 1.000000 ; uaWlH: 0.521057 ; aWlH: 0.000000 ; Pmax: 0.905800 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 21:20:43   2202s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:36:42.6/0:14:16.4 (2.6), mem = 4203.8M
[12/01 21:20:44   2206s] Starting delay calculation for Hold views
[12/01 21:20:44   2206s] AAE DB initialization (MEM=4079.38 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 21:20:44   2206s] #################################################################################
[12/01 21:20:44   2206s] # Design Stage: PostRoute
[12/01 21:20:44   2206s] # Design Name: MAU_mapped_pads
[12/01 21:20:44   2206s] # Design Mode: 180nm
[12/01 21:20:44   2206s] # Analysis Mode: MMMC OCV 
[12/01 21:20:44   2206s] # Parasitics Mode: SPEF/RCDB 
[12/01 21:20:44   2206s] # Signoff Settings: SI Off 
[12/01 21:20:44   2206s] #################################################################################
[12/01 21:20:44   2206s] Topological Sorting (REAL = 0:00:00.0, MEM = 4079.4M, InitMEM = 4079.4M)
[12/01 21:20:45   2206s] Calculate late delays in OCV mode...
[12/01 21:20:45   2206s] Calculate early delays in OCV mode...
[12/01 21:20:45   2206s] Start delay calculation (fullDC) (16 T). (MEM=4079.38)
[12/01 21:20:45   2206s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/01 21:20:45   2206s] Start AAE Lib Loading. (MEM=4100.11)
[12/01 21:20:45   2206s] End AAE Lib Loading. (MEM=4119.19 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 21:20:45   2206s] End AAE Lib Interpolated Model. (MEM=4119.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:45   2207s] First Iteration Infinite Tw... 
[12/01 21:20:46   2220s] Total number of fetched objects 105083
[12/01 21:20:46   2220s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:20:46   2220s] End delay calculation. (MEM=5033.7 CPU=0:00:12.3 REAL=0:00:01.0)
[12/01 21:20:46   2220s] End delay calculation (fullDC). (MEM=5033.7 CPU=0:00:14.0 REAL=0:00:01.0)
[12/01 21:20:46   2220s] *** CDM Built up (cpu=0:00:14.2  real=0:00:02.0  mem= 5033.7M) ***
[12/01 21:20:46   2222s] *** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:02.0 totSessionCpu=0:37:02 mem=4945.7M)
[12/01 21:20:46   2222s] Done building cte hold timing graph (HoldAware) cpu=0:00:19.5 real=0:00:03.0 totSessionCpu=0:37:02 mem=4945.7M ***
[12/01 21:20:48   2227s] Starting delay calculation for Setup views
[12/01 21:20:48   2227s] AAE DB initialization (MEM=4821.95 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/01 21:20:48   2227s] AAE_INFO: resetNetProps viewIdx 0 
[12/01 21:20:48   2227s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 21:20:48   2227s] #################################################################################
[12/01 21:20:48   2227s] # Design Stage: PostRoute
[12/01 21:20:48   2227s] # Design Name: MAU_mapped_pads
[12/01 21:20:48   2227s] # Design Mode: 180nm
[12/01 21:20:48   2227s] # Analysis Mode: MMMC OCV 
[12/01 21:20:48   2227s] # Parasitics Mode: SPEF/RCDB 
[12/01 21:20:48   2227s] # Signoff Settings: SI On 
[12/01 21:20:48   2227s] #################################################################################
[12/01 21:20:48   2229s] Topological Sorting (REAL = 0:00:00.0, MEM = 4821.9M, InitMEM = 4821.9M)
[12/01 21:20:48   2229s] Setting infinite Tws ...
[12/01 21:20:48   2229s] First Iteration Infinite Tw... 
[12/01 21:20:48   2229s] Calculate early delays in OCV mode...
[12/01 21:20:48   2229s] Calculate late delays in OCV mode...
[12/01 21:20:48   2229s] Start delay calculation (fullDC) (16 T). (MEM=4821.95)
[12/01 21:20:48   2229s] *** Calculating scaling factor for wc libraries using the default operating condition of each library.
[12/01 21:20:49   2229s] Start AAE Lib Loading. (MEM=4834.56)
[12/01 21:20:49   2229s] End AAE Lib Loading. (MEM=4853.64 CPU=0:00:00.0 Real=0:00:00.0)
[12/01 21:20:49   2229s] End AAE Lib Interpolated Model. (MEM=4853.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:50   2256s] Total number of fetched objects 105083
[12/01 21:20:50   2256s] AAE_INFO-618: Total number of nets in the design is 105780,  100.0 percent of the nets selected for SI analysis
[12/01 21:20:50   2256s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/01 21:20:50   2256s] End delay calculation. (MEM=5008.05 CPU=0:00:25.7 REAL=0:00:01.0)
[12/01 21:20:51   2256s] End delay calculation (fullDC). (MEM=5008.05 CPU=0:00:27.3 REAL=0:00:03.0)
[12/01 21:20:51   2256s] *** CDM Built up (cpu=0:00:28.8  real=0:00:03.0  mem= 5008.0M) ***
[12/01 21:20:51   2259s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4920.0M)
[12/01 21:20:51   2259s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 21:20:51   2260s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 4920.0M)
[12/01 21:20:51   2260s] 
[12/01 21:20:51   2260s] Executing IPO callback for view pruning ..
[12/01 21:20:51   2260s] Starting SI iteration 2
[12/01 21:20:51   2260s] Calculate early delays in OCV mode...
[12/01 21:20:51   2260s] Calculate late delays in OCV mode...
[12/01 21:20:51   2260s] Start delay calculation (fullDC) (16 T). (MEM=4281.2)
[12/01 21:20:51   2260s] End AAE Lib Interpolated Model. (MEM=4281.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:52   2263s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 3474. 
[12/01 21:20:52   2263s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 105083. 
[12/01 21:20:52   2263s] Total number of fetched objects 105083
[12/01 21:20:52   2263s] AAE_INFO-618: Total number of nets in the design is 105780,  1.5 percent of the nets selected for SI analysis
[12/01 21:20:52   2263s] End delay calculation. (MEM=4983.82 CPU=0:00:02.2 REAL=0:00:01.0)
[12/01 21:20:52   2263s] End delay calculation (fullDC). (MEM=4983.82 CPU=0:00:02.4 REAL=0:00:01.0)
[12/01 21:20:52   2263s] *** CDM Built up (cpu=0:00:02.4  real=0:00:01.0  mem= 4983.8M) ***
[12/01 21:20:52   2266s] *** Done Building Timing Graph (cpu=0:00:38.5 real=0:00:04.0 totSessionCpu=0:37:46 mem=4981.8M)
[12/01 21:20:52   2266s] End AAE Lib Interpolated Model. (MEM=4981.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:52   2266s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4981.8M
[12/01 21:20:52   2266s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.025, MEM:5237.8M
[12/01 21:20:53   2268s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.880  |  0.880  |  2.042  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      9 (18)      |   -0.719   |      9 (18)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.952%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #1 [finish] : cpu/real = 0:01:05.5/0:00:09.3 (7.1), totSession cpu/real = 0:37:48.2/0:14:25.7 (2.6), mem = 5012.3M
[12/01 21:20:53   2268s] 
[12/01 21:20:53   2268s] =============================================================================================
[12/01 21:20:53   2268s]  Step TAT Report for BuildHoldData #1                                           20.15-s105_1
[12/01 21:20:53   2268s] =============================================================================================
[12/01 21:20:53   2268s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:20:53   2268s] ---------------------------------------------------------------------------------------------
[12/01 21:20:53   2268s] [ ViewPruning            ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 21:20:53   2268s] [ TimingUpdate           ]      3   0:00:00.5  (   5.3 % )     0:00:06.2 /  0:00:54.5    8.8
[12/01 21:20:53   2268s] [ FullDelayCalc          ]      2   0:00:05.7  (  61.4 % )     0:00:05.7 /  0:00:50.1    8.7
[12/01 21:20:53   2268s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.1 % )     0:00:00.6 /  0:00:01.9    2.9
[12/01 21:20:53   2268s] [ TimingReport           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    2.3
[12/01 21:20:53   2268s] [ DrvReport              ]      1   0:00:00.5  (   4.9 % )     0:00:00.5 /  0:00:01.6    3.5
[12/01 21:20:53   2268s] [ SlackTraversorInit     ]      1   0:00:00.4  (   4.8 % )     0:00:00.4 /  0:00:01.5    3.3
[12/01 21:20:53   2268s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:20:53   2268s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:20:53   2268s] [ MISC                   ]          0:00:02.0  (  21.2 % )     0:00:02.0 /  0:00:07.7    3.9
[12/01 21:20:53   2268s] ---------------------------------------------------------------------------------------------
[12/01 21:20:53   2268s]  BuildHoldData #1 TOTAL             0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:01:05.5    7.1
[12/01 21:20:53   2268s] ---------------------------------------------------------------------------------------------
[12/01 21:20:53   2268s] 
[12/01 21:20:53   2268s] **optDesign ... cpu = 0:01:24, real = 0:00:24, mem = 3049.2M, totSessionCpu=0:37:48 **
[12/01 21:20:53   2268s] Setting latch borrow mode to budget during optimization.
[12/01 21:20:53   2270s] Info: Done creating the CCOpt slew target map.
[12/01 21:20:53   2270s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/01 21:20:53   2270s] Glitch fixing enabled
[12/01 21:20:53   2270s] *** ClockDrv #1 [begin] : totSession cpu/real = 0:37:51.0/0:14:26.0 (2.6), mem = 4313.4M
[12/01 21:20:53   2270s] Running CCOpt-PRO on entire clock network
[12/01 21:20:53   2271s] Net route status summary:
[12/01 21:20:53   2271s]   Clock:       624 (unrouted=1, trialRouted=0, noStatus=0, routed=623, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:20:53   2271s]   Non-clock: 105156 (unrouted=725, trialRouted=0, noStatus=0, routed=104431, fixed=0, [crossesIlmBoundary=0, tooFewTerms=699, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:20:53   2271s] Clock tree cells fixed by user: 0 out of 623 (0%)
[12/01 21:20:53   2271s] PRO...
[12/01 21:20:53   2271s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/01 21:20:53   2271s] Initializing clock structures...
[12/01 21:20:53   2271s]   Creating own balancer
[12/01 21:20:53   2271s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/01 21:20:53   2271s]   Removing CTS place status from clock tree and sinks.
[12/01 21:20:53   2271s]   Removed CTS place status from 623 clock cells (out of 625 ) and 0 clock sinks (out of 0 ).
[12/01 21:20:53   2271s]   Initializing legalizer
[12/01 21:20:53   2271s]   Using cell based legalization.
[12/01 21:20:53   2271s]   Leaving CCOpt scope - Initializing placement interface...
[12/01 21:20:53   2271s] OPERPROF: Starting DPlace-Init at level 1, MEM:4313.4M
[12/01 21:20:53   2271s] z: 2, totalTracks: 1
[12/01 21:20:53   2271s] z: 4, totalTracks: 1
[12/01 21:20:53   2271s] z: 6, totalTracks: 1
[12/01 21:20:53   2271s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:20:53   2271s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4313.4M
[12/01 21:20:53   2271s] 
[12/01 21:20:53   2271s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:20:53   2271s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.029, MEM:4569.4M
[12/01 21:20:53   2271s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4569.4M
[12/01 21:20:53   2271s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:4569.4M
[12/01 21:20:53   2271s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4569.4MB).
[12/01 21:20:53   2271s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.096, MEM:4569.4M
[12/01 21:20:53   2271s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:20:53   2271s] (I)       Load db... (mem=4345.4M)
[12/01 21:20:53   2271s] (I)       Read data from FE... (mem=4345.4M)
[12/01 21:20:53   2271s] (I)       Started Read instances and placement ( Curr Mem: 4345.36 MB )
[12/01 21:20:53   2271s] (I)       Number of ignored instance 0
[12/01 21:20:53   2271s] (I)       Number of inbound cells 0
[12/01 21:20:53   2271s] (I)       Number of opened ILM blockages 0
[12/01 21:20:53   2271s] (I)       Number of instances temporarily fixed by detailed placement 2083
[12/01 21:20:53   2271s] (I)       numMoveCells=101907, numMacros=451  numPads=27  numMultiRowHeightInsts=0
[12/01 21:20:53   2271s] (I)       cell height: 7840, count: 103990
[12/01 21:20:53   2271s] (I)       Finished Read instances and placement ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 4378.30 MB )
[12/01 21:20:53   2271s] (I)       Read rows... (mem=4378.3M)
[12/01 21:20:53   2271s] (I)       Done Read rows (cpu=0.000s, mem=4378.3M)
[12/01 21:20:53   2271s] (I)       Done Read data from FE (cpu=0.072s, mem=4378.3M)
[12/01 21:20:53   2271s] (I)       Done Load db (cpu=0.073s, mem=4378.3M)
[12/01 21:20:53   2271s] (I)       Constructing placeable region... (mem=4378.3M)
[12/01 21:20:53   2271s] (I)       Constructing bin map
[12/01 21:20:53   2271s] (I)       Initialize bin information with width=78400 height=78400
[12/01 21:20:53   2271s] (I)       Done constructing bin map
[12/01 21:20:53   2271s] (I)       Compute region effective width... (mem=4378.3M)
[12/01 21:20:53   2271s] (I)       Done Compute region effective width (cpu=0.001s, mem=4378.3M)
[12/01 21:20:53   2271s] (I)       Done Constructing placeable region (cpu=0.021s, mem=4378.3M)
[12/01 21:20:53   2271s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'pad_in0'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[12/01 21:20:53   2271s]   Accumulated time to calculate placeable region: 0
[12/01 21:20:53   2271s]   Reconstructing clock tree datastructures, skew aware...
[12/01 21:20:53   2271s]     Validating CTS configuration...
[12/01 21:20:53   2271s]     Checking module port directions...
[12/01 21:20:53   2271s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:20:53   2271s]     Non-default CCOpt properties:
[12/01 21:20:53   2271s]     adjacent_rows_legal: true (default: false)
[12/01 21:20:53   2271s]     allow_non_fterm_identical_swaps: 0 (default: true)
[12/01 21:20:53   2271s]     buffer_cells is set for at least one object
[12/01 21:20:53   2271s]     cannot_merge_reason is set for at least one object
[12/01 21:20:53   2271s]     cell_density is set for at least one object
[12/01 21:20:53   2271s]     cell_halo_rows: 0 (default: 1)
[12/01 21:20:53   2271s]     cell_halo_sites: 0 (default: 4)
[12/01 21:20:53   2271s]     clock_nets_detailed_routed: 1 (default: false)
[12/01 21:20:53   2271s]     force_design_routing_status: 1 (default: auto)
[12/01 21:20:53   2271s]     inverter_cells is set for at least one object
[12/01 21:20:53   2271s]     primary_delay_corner: wc (default: )
[12/01 21:20:53   2271s]     route_type is set for at least one object
[12/01 21:20:53   2271s]     route_type_override_preferred_routing_layer_effort: none (default: medium)
[12/01 21:20:53   2271s]     target_insertion_delay is set for at least one object
[12/01 21:20:53   2271s]     target_skew is set for at least one object
[12/01 21:20:53   2271s]     target_skew_wire is set for at least one object
[12/01 21:20:53   2271s]     Route type trimming info:
[12/01 21:20:53   2271s]       No route type modifications were made.
[12/01 21:20:53   2271s]     Accumulated time to calculate placeable region: 0
[12/01 21:20:53   2271s] (I)       Initializing Steiner engine. 
[12/01 21:20:54   2271s] End AAE Lib Interpolated Model. (MEM=4430.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:54   2271s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/01 21:20:54   2271s]     Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 1 of 6 cells
[12/01 21:20:54   2271s]     Original list had 6 cells:
[12/01 21:20:54   2271s]     INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[12/01 21:20:54   2271s]     New trimmed list has 5 cells:
[12/01 21:20:54   2271s]     INVX32 INVX16 INVX8 INVX4 INVX2 
[12/01 21:20:54   2271s]     Accumulated time to calculate placeable region: 0
[12/01 21:20:54   2271s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[12/01 21:20:54   2271s]     Clock tree balancer configuration for clock_tree clk:
[12/01 21:20:54   2271s]     Non-default CCOpt properties:
[12/01 21:20:54   2271s]       cell_density: 1 (default: 0.75)
[12/01 21:20:54   2271s]       route_type (leaf): clkroute (default: default)
[12/01 21:20:54   2271s]       route_type (trunk): clkroute (default: default)
[12/01 21:20:54   2271s]       route_type (top): default_route_type_nonleaf (default: default)
[12/01 21:20:54   2271s]     For power domain auto-default:
[12/01 21:20:54   2271s]       Buffers:     BUFX1 
[12/01 21:20:54   2271s]       Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
[12/01 21:20:54   2271s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 1762196.800um^2
[12/01 21:20:54   2271s]     Top Routing info:
[12/01 21:20:54   2271s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 21:20:54   2271s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 21:20:54   2271s]     Trunk/Leaf Routing info:
[12/01 21:20:54   2271s]       Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
[12/01 21:20:54   2271s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/01 21:20:54   2271s]     For timing_corner wc:setup, late and power domain auto-default:
[12/01 21:20:54   2271s]       Slew time target (leaf):    0.883ns
[12/01 21:20:54   2271s]       Slew time target (trunk):   0.883ns
[12/01 21:20:54   2271s]       Slew time target (top):     0.884ns (Note: no nets are considered top nets in this clock tree)
[12/01 21:20:54   2271s]       Buffer unit delay: 0.221ns
[12/01 21:20:54   2271s]       Buffer max distance: 157.583um
[12/01 21:20:54   2271s]     Fastest wire driving cells and distances:
[12/01 21:20:54   2271s]       Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=157.583um, saturatedSlew=0.619ns, speed=335.283um per ns, cellArea=69.652um^2 per 1000um}
[12/01 21:20:54   2271s]       Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1040.000um, saturatedSlew=0.180ns, speed=6463.642um per ns, cellArea=46.437um^2 per 1000um}
[12/01 21:20:54   2271s]     
[12/01 21:20:54   2271s]     
[12/01 21:20:54   2271s]     Logic Sizing Table:
[12/01 21:20:54   2271s]     
[12/01 21:20:54   2271s]     -----------------------------------------------------------------
[12/01 21:20:54   2271s]     Cell      Instance count    Source         Eligible library cells
[12/01 21:20:54   2271s]     -----------------------------------------------------------------
[12/01 21:20:54   2271s]     pad_in          1           library set    {pad_in}
[12/01 21:20:54   2271s]     -----------------------------------------------------------------
[12/01 21:20:54   2271s]     
[12/01 21:20:54   2271s]     
[12/01 21:20:54   2271s]     Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:20:54   2272s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
[12/01 21:20:54   2272s]     Clock tree clk has 1 max_capacitance violation.
[12/01 21:20:54   2272s]     Clock tree balancer configuration for skew_group clk/constraint:
[12/01 21:20:54   2272s]       Sources:                     pin clk
[12/01 21:20:54   2272s]       Total number of sinks:       2083
[12/01 21:20:54   2272s]       Delay constrained sinks:     2083
[12/01 21:20:54   2272s]       Non-leaf sinks:              0
[12/01 21:20:54   2272s]       Ignore pins:                 0
[12/01 21:20:54   2272s]      Timing corner wc:setup.late:
[12/01 21:20:54   2272s]       Skew target:                 0.221ns
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Clock Tree Violations Report
[12/01 21:20:54   2272s]     ============================
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[12/01 21:20:54   2272s]     A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[12/01 21:20:54   2272s]     Consider reviewing your design and relaunching CCOpt.
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Max Capacitance Violations
[12/01 21:20:54   2272s]     --------------------------
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (278.200,1790.000), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.019pF.
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Primary reporting skew groups are:
[12/01 21:20:54   2272s]     skew_group clk/constraint with 2083 clock sinks
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Clock DAG stats initial state:
[12/01 21:20:54   2272s]       cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
[12/01 21:20:54   2272s]       misc counts      : r=1, pp=0
[12/01 21:20:54   2272s]       cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
[12/01 21:20:54   2272s]       hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19860.960um, total=42232.160um
[12/01 21:20:54   2272s]     Clock DAG library cell distribution initial state {count}:
[12/01 21:20:54   2272s]        Bufs: BUFX1: 622 
[12/01 21:20:54   2272s]      Logics: pad_in: 1 
[12/01 21:20:54   2272s]     Route-type name: clkroute; Top/bottom preferred layer name: METAL5/METAL4; 
[12/01 21:20:54   2272s]     Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Layer information for route type clkroute:
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     ---------------------------------------------------------------------
[12/01 21:20:54   2272s]     Layer     Preferred    Route    Res.          Cap.          RC
[12/01 21:20:54   2272s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 21:20:54   2272s]     ---------------------------------------------------------------------
[12/01 21:20:54   2272s]     METAL1    N            H          0.339         0.244         0.083
[12/01 21:20:54   2272s]     METAL2    N            V          0.279         0.251         0.070
[12/01 21:20:54   2272s]     METAL3    N            H          0.279         0.252         0.070
[12/01 21:20:54   2272s]     METAL4    Y            V          0.279         0.252         0.070
[12/01 21:20:54   2272s]     METAL5    Y            H          0.279         0.246         0.069
[12/01 21:20:54   2272s]     METAL6    N            V          0.082         0.266         0.022
[12/01 21:20:54   2272s]     ---------------------------------------------------------------------
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[12/01 21:20:54   2272s]     Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Layer information for route type default_route_type_nonleaf:
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     ---------------------------------------------------------------------
[12/01 21:20:54   2272s]     Layer     Preferred    Route    Res.          Cap.          RC
[12/01 21:20:54   2272s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/01 21:20:54   2272s]     ---------------------------------------------------------------------
[12/01 21:20:54   2272s]     METAL1    N            H          0.339         0.244         0.083
[12/01 21:20:54   2272s]     METAL2    N            V          0.279         0.251         0.070
[12/01 21:20:54   2272s]     METAL3    Y            H          0.279         0.252         0.070
[12/01 21:20:54   2272s]     METAL4    Y            V          0.279         0.252         0.070
[12/01 21:20:54   2272s]     METAL5    N            H          0.279         0.246         0.069
[12/01 21:20:54   2272s]     METAL6    N            V          0.082         0.266         0.022
[12/01 21:20:54   2272s]     ---------------------------------------------------------------------
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Via selection for estimated routes (rule default):
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     --------------------------------------------------------------------
[12/01 21:20:54   2272s]     Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[12/01 21:20:54   2272s]     Range                        (Ohm)    (fF)     (fs)     Only
[12/01 21:20:54   2272s]     --------------------------------------------------------------------
[12/01 21:20:54   2272s]     METAL1-METAL2    VIA12_HV    6.400    0.030    0.191    false
[12/01 21:20:54   2272s]     METAL2-METAL3    VIA2        6.400    0.025    0.160    false
[12/01 21:20:54   2272s]     METAL3-METAL4    VIA3        6.400    0.025    0.160    false
[12/01 21:20:54   2272s]     METAL4-METAL5    VIA4        6.400    0.025    0.158    false
[12/01 21:20:54   2272s]     METAL5-METAL6    VIA5        2.540    0.048    0.121    false
[12/01 21:20:54   2272s]     --------------------------------------------------------------------
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Have 16 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/01 21:20:54   2272s]     No ideal or dont_touch nets found in the clock tree
[12/01 21:20:54   2272s]     No dont_touch hnets found in the clock tree
[12/01 21:20:54   2272s]     No dont_touch hpins found in the clock network.
[12/01 21:20:54   2272s]     Checking for illegal sizes of clock logic instances...
[12/01 21:20:54   2272s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Filtering reasons for cell type: inverter
[12/01 21:20:54   2272s]     =========================================
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     ----------------------------------------------------------------
[12/01 21:20:54   2272s]     Clock trees    Power domain    Reason              Library cells
[12/01 21:20:54   2272s]     ----------------------------------------------------------------
[12/01 21:20:54   2272s]     all            auto-default    Library trimming    { INVX1 }
[12/01 21:20:54   2272s]     ----------------------------------------------------------------
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Filtering reasons for cell type: logic cell
[12/01 21:20:54   2272s]     ===========================================
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     -------------------------------------------------------------------
[12/01 21:20:54   2272s]     Clock trees    Power domain    Reason                 Library cells
[12/01 21:20:54   2272s]     -------------------------------------------------------------------
[12/01 21:20:54   2272s]     all            auto-default    Cannot be legalized    { pad_in }
[12/01 21:20:54   2272s]     -------------------------------------------------------------------
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.6)
[12/01 21:20:54   2272s]     CCOpt configuration status: all checks passed.
[12/01 21:20:54   2272s]   Reconstructing clock tree datastructures, skew aware done.
[12/01 21:20:54   2272s] Initializing clock structures done.
[12/01 21:20:54   2272s] PRO...
[12/01 21:20:54   2272s]   PRO active optimizations:
[12/01 21:20:54   2272s]    - DRV fixing with sizing
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/01 21:20:54   2272s]   Detected clock skew data from CTS
[12/01 21:20:54   2272s]   Clock DAG stats PRO initial state:
[12/01 21:20:54   2272s]     cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
[12/01 21:20:54   2272s]     misc counts      : r=1, pp=0
[12/01 21:20:54   2272s]     cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
[12/01 21:20:54   2272s]     cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
[12/01 21:20:54   2272s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:20:54   2272s]     wire capacitance : top=0.000pF, trunk=3.856pF, leaf=4.711pF, total=8.567pF
[12/01 21:20:54   2272s]     wire lengths     : top=0.000um, trunk=23419.460um, leaf=26016.120um, total=49435.580um
[12/01 21:20:54   2272s]     hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19860.960um, total=42232.160um
[12/01 21:20:54   2272s]   Clock DAG net violations PRO initial state:
[12/01 21:20:54   2272s]     Remaining Transition : {count=12, worst=[0.091ns, 0.087ns, 0.077ns, 0.062ns, 0.053ns, 0.049ns, 0.035ns, 0.031ns, 0.031ns, 0.030ns, ...]} avg=0.049ns sd=0.025ns sum=0.588ns
[12/01 21:20:54   2272s]     Capacitance          : {count=1, worst=[1.019pF]} avg=1.019pF sd=0.000pF sum=1.019pF
[12/01 21:20:54   2272s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/01 21:20:54   2272s]     Trunk : target=0.883ns count=260 avg=0.370ns sd=0.212ns min=0.000ns max=0.878ns {190 <= 0.530ns, 55 <= 0.706ns, 10 <= 0.795ns, 3 <= 0.839ns, 2 <= 0.883ns}
[12/01 21:20:54   2272s]     Leaf  : target=0.883ns count=364 avg=0.693ns sd=0.158ns min=0.122ns max=0.974ns {45 <= 0.530ns, 110 <= 0.706ns, 112 <= 0.795ns, 56 <= 0.839ns, 29 <= 0.883ns} {6 <= 0.927ns, 5 <= 0.971ns, 1 <= 1.060ns, 0 <= 1.325ns, 0 > 1.325ns}
[12/01 21:20:54   2272s]   Clock DAG library cell distribution PRO initial state {count}:
[12/01 21:20:54   2272s]      Bufs: BUFX1: 622 
[12/01 21:20:54   2272s]    Logics: pad_in: 1 
[12/01 21:20:54   2272s]   Primary reporting skew groups PRO initial state:
[12/01 21:20:54   2272s]     skew_group default.clk/constraint: unconstrained
[12/01 21:20:54   2272s]         min path sink: MAU_dut/B2/ram_reg[265]/CLK
[12/01 21:20:54   2272s]         max path sink: MAU_dut/B2/ram_reg[250]/CLK
[12/01 21:20:54   2272s]   Skew group summary PRO initial state:
[12/01 21:20:54   2272s]     skew_group clk/constraint: insertion delay [min=2.607, max=3.558, avg=3.118, sd=0.132], skew [0.952 vs 0.221*], 65% {2.969, 3.190} (wid=0.115 ws=0.037) (gid=3.445 gs=0.947)
[12/01 21:20:54   2272s]   Recomputing CTS skew targets...
[12/01 21:20:54   2272s]   Resolving skew group constraints...
[12/01 21:20:54   2272s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/01 21:20:54   2272s]   Resolving skew group constraints done.
[12/01 21:20:54   2272s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:20:54   2272s]   PRO Fixing DRVs...
[12/01 21:20:54   2272s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/01 21:20:54   2272s]     CCOpt-PRO: considered: 624, tested: 624, violation detected: 13, violation ignored (due to small violation): 0, cannot run: 1, attempted: 12, unsuccessful: 0, sized: 0
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     PRO Statistics: Fix DRVs (cell sizing):
[12/01 21:20:54   2272s]     =======================================
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Cell changes by Net Type:
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     -------------------------------------------------------------------------------------------------------------------
[12/01 21:20:54   2272s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/01 21:20:54   2272s]     -------------------------------------------------------------------------------------------------------------------
[12/01 21:20:54   2272s]     top                0                    0           0            0                    0                  0
[12/01 21:20:54   2272s]     trunk              0                    0           0            0                    0                  0
[12/01 21:20:54   2272s]     leaf              12 [100.0%]           0           0            0                    0 (0.0%)          12 (100.0%)
[12/01 21:20:54   2272s]     -------------------------------------------------------------------------------------------------------------------
[12/01 21:20:54   2272s]     Total             12 [100.0%]           0           0            0                    0 (0.0%)          12 (100.0%)
[12/01 21:20:54   2272s]     -------------------------------------------------------------------------------------------------------------------
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 12, Area change: 0.000um^2 (0.000%)
[12/01 21:20:54   2272s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/01 21:20:54   2272s]     
[12/01 21:20:54   2272s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/01 21:20:54   2272s]       cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
[12/01 21:20:54   2272s]       misc counts      : r=1, pp=0
[12/01 21:20:54   2272s]       cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
[12/01 21:20:54   2272s]       cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
[12/01 21:20:54   2272s]       sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:20:54   2272s]       wire capacitance : top=0.000pF, trunk=3.856pF, leaf=4.711pF, total=8.567pF
[12/01 21:20:54   2272s]       wire lengths     : top=0.000um, trunk=23419.460um, leaf=26016.120um, total=49435.580um
[12/01 21:20:54   2272s]       hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19860.960um, total=42232.160um
[12/01 21:20:54   2272s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/01 21:20:54   2272s]       Remaining Transition : {count=12, worst=[0.091ns, 0.087ns, 0.077ns, 0.062ns, 0.053ns, 0.049ns, 0.035ns, 0.031ns, 0.031ns, 0.030ns, ...]} avg=0.049ns sd=0.025ns sum=0.588ns
[12/01 21:20:54   2272s]       Capacitance          : {count=1, worst=[1.019pF]} avg=1.019pF sd=0.000pF sum=1.019pF
[12/01 21:20:54   2272s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/01 21:20:54   2272s]       Trunk : target=0.883ns count=260 avg=0.370ns sd=0.212ns min=0.000ns max=0.878ns {190 <= 0.530ns, 55 <= 0.706ns, 10 <= 0.795ns, 3 <= 0.839ns, 2 <= 0.883ns}
[12/01 21:20:54   2272s]       Leaf  : target=0.883ns count=364 avg=0.693ns sd=0.158ns min=0.122ns max=0.974ns {45 <= 0.530ns, 110 <= 0.706ns, 112 <= 0.795ns, 56 <= 0.839ns, 29 <= 0.883ns} {6 <= 0.927ns, 5 <= 0.971ns, 1 <= 1.060ns, 0 <= 1.325ns, 0 > 1.325ns}
[12/01 21:20:54   2272s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/01 21:20:54   2272s]        Bufs: BUFX1: 622 
[12/01 21:20:54   2272s]      Logics: pad_in: 1 
[12/01 21:20:54   2272s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/01 21:20:54   2272s]       skew_group default.clk/constraint: unconstrained
[12/01 21:20:54   2272s]           min path sink: MAU_dut/B2/ram_reg[265]/CLK
[12/01 21:20:54   2272s]           max path sink: MAU_dut/B2/ram_reg[250]/CLK
[12/01 21:20:54   2272s]     Skew group summary after 'PRO Fixing DRVs':
[12/01 21:20:54   2272s]       skew_group clk/constraint: insertion delay [min=2.607, max=3.558, avg=3.118, sd=0.132], skew [0.952 vs 0.221*], 65% {2.969, 3.190} (wid=0.115 ws=0.037) (gid=3.445 gs=0.947)
[12/01 21:20:54   2272s]     Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/01 21:20:54   2272s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   Slew Diagnostics: After DRV fixing
[12/01 21:20:54   2272s]   ==================================
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   Global Causes:
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   -------------------------------------
[12/01 21:20:54   2272s]   Cause
[12/01 21:20:54   2272s]   -------------------------------------
[12/01 21:20:54   2272s]   DRV fixing with buffering is disabled
[12/01 21:20:54   2272s]   -------------------------------------
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   Top 5 overslews:
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   ---------------------------------------------------------------------------------
[12/01 21:20:54   2272s]   Overslew    Causes                                  Driving Pin
[12/01 21:20:54   2272s]   ---------------------------------------------------------------------------------
[12/01 21:20:54   2272s]   0.091ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01698/Z
[12/01 21:20:54   2272s]   0.087ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01378/Z
[12/01 21:20:54   2272s]   0.077ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01694/Z
[12/01 21:20:54   2272s]   0.062ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01794/Z
[12/01 21:20:54   2272s]   0.053ns     Inst already optimally sized (BUFX1)    MAU_dut/CTS_ccl_a_buf_01546/Z
[12/01 21:20:54   2272s]   ---------------------------------------------------------------------------------
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   Slew diagnostics counts from the 12 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   ------------------------------------------
[12/01 21:20:54   2272s]   Cause                           Occurences
[12/01 21:20:54   2272s]   ------------------------------------------
[12/01 21:20:54   2272s]   Inst already optimally sized        12
[12/01 21:20:54   2272s]   ------------------------------------------
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   Violation diagnostics counts from the 13 nodes that have violations:
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   ------------------------------------------
[12/01 21:20:54   2272s]   Cause                           Occurences
[12/01 21:20:54   2272s]   ------------------------------------------
[12/01 21:20:54   2272s]   Inst already optimally sized        12
[12/01 21:20:54   2272s]   Sizing not permitted                 1
[12/01 21:20:54   2272s]   ------------------------------------------
[12/01 21:20:54   2272s]   
[12/01 21:20:54   2272s]   Reconnecting optimized routes...
[12/01 21:20:54   2272s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/01 21:20:54   2272s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/01 21:20:54   2272s]   Set dirty flag on 0 instances, 0 nets
[12/01 21:20:54   2272s]   Clock tree timing engine global stage delay update for wc:setup.late...
[12/01 21:20:54   2272s] End AAE Lib Interpolated Model. (MEM=5191.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:54   2272s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.3 real=0:00:00.0)
[12/01 21:20:54   2272s]   Clock DAG stats PRO final:
[12/01 21:20:54   2272s]     cell counts      : b=622, i=0, icg=0, nicg=0, l=1, total=623
[12/01 21:20:54   2272s]     misc counts      : r=1, pp=0
[12/01 21:20:54   2272s]     cell areas       : b=6827.072um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=20988.000um^2, total=27815.072um^2
[12/01 21:20:54   2272s]     cell capacitance : b=0.717pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=1.019pF, total=1.737pF
[12/01 21:20:54   2272s]     sink capacitance : count=2083, total=6.750pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[12/01 21:20:54   2272s]     wire capacitance : top=0.000pF, trunk=3.856pF, leaf=4.711pF, total=8.567pF
[12/01 21:20:54   2272s]     wire lengths     : top=0.000um, trunk=23419.460um, leaf=26016.120um, total=49435.580um
[12/01 21:20:54   2272s]     hp wire lengths  : top=0.000um, trunk=22371.200um, leaf=19860.960um, total=42232.160um
[12/01 21:20:54   2272s]   Clock DAG net violations PRO final:
[12/01 21:20:54   2272s]     Remaining Transition : {count=12, worst=[0.091ns, 0.087ns, 0.077ns, 0.062ns, 0.053ns, 0.049ns, 0.035ns, 0.031ns, 0.031ns, 0.030ns, ...]} avg=0.049ns sd=0.025ns sum=0.588ns
[12/01 21:20:54   2272s]     Capacitance          : {count=1, worst=[1.019pF]} avg=1.019pF sd=0.000pF sum=1.019pF
[12/01 21:20:54   2272s]   Clock DAG primary half-corner transition distribution PRO final:
[12/01 21:20:54   2272s]     Trunk : target=0.883ns count=260 avg=0.370ns sd=0.212ns min=0.000ns max=0.878ns {190 <= 0.530ns, 55 <= 0.706ns, 10 <= 0.795ns, 3 <= 0.839ns, 2 <= 0.883ns}
[12/01 21:20:54   2272s]     Leaf  : target=0.883ns count=364 avg=0.693ns sd=0.158ns min=0.122ns max=0.974ns {45 <= 0.530ns, 110 <= 0.706ns, 112 <= 0.795ns, 56 <= 0.839ns, 29 <= 0.883ns} {6 <= 0.927ns, 5 <= 0.971ns, 1 <= 1.060ns, 0 <= 1.325ns, 0 > 1.325ns}
[12/01 21:20:54   2272s]   Clock DAG library cell distribution PRO final {count}:
[12/01 21:20:54   2272s]      Bufs: BUFX1: 622 
[12/01 21:20:54   2272s]    Logics: pad_in: 1 
[12/01 21:20:54   2272s]   Primary reporting skew groups PRO final:
[12/01 21:20:54   2272s]     skew_group default.clk/constraint: unconstrained
[12/01 21:20:54   2272s]         min path sink: MAU_dut/B2/ram_reg[265]/CLK
[12/01 21:20:54   2272s]         max path sink: MAU_dut/B2/ram_reg[250]/CLK
[12/01 21:20:54   2272s]   Skew group summary PRO final:
[12/01 21:20:54   2272s]     skew_group clk/constraint: insertion delay [min=2.607, max=3.558, avg=3.118, sd=0.132], skew [0.952 vs 0.221*], 65% {2.969, 3.190} (wid=0.115 ws=0.037) (gid=3.445 gs=0.947)
[12/01 21:20:54   2272s] PRO done.
[12/01 21:20:54   2272s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/01 21:20:54   2272s] numClockCells = 625, numClockCellsFixed = 0, numClockCellsRestored = 623, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/01 21:20:54   2272s] Net route status summary:
[12/01 21:20:54   2272s]   Clock:       624 (unrouted=0, trialRouted=0, noStatus=0, routed=624, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:20:54   2272s]   Non-clock: 105156 (unrouted=725, trialRouted=0, noStatus=0, routed=104431, fixed=0, [crossesIlmBoundary=0, tooFewTerms=699, (crossesIlmBoundary AND tooFewTerms=0)])
[12/01 21:20:54   2272s] Updating delays...
[12/01 21:20:57   2302s] Updating delays done.
[12/01 21:20:57   2302s] PRO done. (took cpu=0:00:31.2 real=0:00:03.9)
[12/01 21:20:57   2302s] Leaving CCOpt scope - Cleaning up placement interface...
[12/01 21:20:57   2302s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:7716.5M
[12/01 21:20:57   2302s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.301, REAL:0.045, MEM:6384.0M
[12/01 21:20:57   2302s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.0)
[12/01 21:20:57   2302s] *** ClockDrv #1 [finish] : cpu/real = 0:00:31.7/0:00:04.1 (7.8), totSession cpu/real = 0:38:22.6/0:14:30.1 (2.6), mem = 6368.0M
[12/01 21:20:57   2302s] 
[12/01 21:20:57   2302s] =============================================================================================
[12/01 21:20:57   2302s]  Step TAT Report for ClockDrv #1                                                20.15-s105_1
[12/01 21:20:57   2302s] =============================================================================================
[12/01 21:20:57   2302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:20:57   2302s] ---------------------------------------------------------------------------------------------
[12/01 21:20:57   2302s] [ PostCommitDelayUpdate  ]      1   0:00:00.7  (  16.8 % )     0:00:02.5 /  0:00:29.5   11.6
[12/01 21:20:57   2302s] [ IncrDelayCalc          ]     43   0:00:01.9  (  46.0 % )     0:00:01.9 /  0:00:28.7   15.4
[12/01 21:20:57   2302s] [ MISC                   ]          0:00:01.5  (  37.2 % )     0:00:01.5 /  0:00:02.2    1.5
[12/01 21:20:57   2302s] ---------------------------------------------------------------------------------------------
[12/01 21:20:57   2302s]  ClockDrv #1 TOTAL                  0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:31.7    7.8
[12/01 21:20:57   2302s] ---------------------------------------------------------------------------------------------
[12/01 21:20:57   2302s] 
[12/01 21:20:57   2303s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 21:20:57   2303s] **INFO: Start fixing DRV (Mem = 4479.99M) ...
[12/01 21:20:57   2303s] Begin: GigaOpt DRV Optimization
[12/01 21:20:57   2303s] Glitch fixing enabled
[12/01 21:20:57   2303s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 16  -glitch
[12/01 21:20:57   2303s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:38:23.9/0:14:30.3 (2.6), mem = 4480.0M
[12/01 21:20:57   2304s] Info: 27 io nets excluded
[12/01 21:20:58   2304s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:20:58   2304s] End AAE Lib Interpolated Model. (MEM=4482 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:20:58   2304s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.10
[12/01 21:20:58   2304s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:20:58   2304s] ### Creating PhyDesignMc. totSessionCpu=0:38:24 mem=4482.0M
[12/01 21:20:58   2304s] OPERPROF: Starting DPlace-Init at level 1, MEM:4482.0M
[12/01 21:20:58   2304s] z: 2, totalTracks: 1
[12/01 21:20:58   2304s] z: 4, totalTracks: 1
[12/01 21:20:58   2304s] z: 6, totalTracks: 1
[12/01 21:20:58   2304s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:20:58   2304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4482.0M
[12/01 21:20:58   2304s] 
[12/01 21:20:58   2304s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:20:58   2304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.033, REAL:0.027, MEM:4738.0M
[12/01 21:20:58   2304s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4738.0M
[12/01 21:20:58   2304s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:4738.0M
[12/01 21:20:58   2304s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4738.0MB).
[12/01 21:20:58   2304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.088, MEM:4738.0M
[12/01 21:20:58   2304s] TotalInstCnt at PhyDesignMc Initialization: 103,990
[12/01 21:20:58   2304s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:25 mem=4386.0M
[12/01 21:20:58   2304s] #optDebug: Start CG creation (mem=4386.0M)
[12/01 21:20:58   2304s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.440000 
[12/01 21:20:58   2305s] (cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s]  ...processing cgPrt (cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s]  ...processing cgEgp (cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s]  ...processing cgPbk (cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s]  ...processing cgNrb(cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s]  ...processing cgObs (cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s]  ...processing cgCon (cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s]  ...processing cgPdm (cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4478.2M)
[12/01 21:20:58   2305s] ### Creating RouteCongInterface, started
[12/01 21:20:58   2305s] ### Creating LA Mngr. totSessionCpu=0:38:25 mem=4478.2M
[12/01 21:20:58   2305s] 
[12/01 21:20:58   2305s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:20:58   2305s] TLC MultiMap info (StdDelay):
[12/01 21:20:58   2305s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:20:58   2305s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:20:58   2305s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:20:58   2305s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:20:58   2305s]  Setting StdDelay to: 40.9ps
[12/01 21:20:58   2305s] 
[12/01 21:20:58   2305s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:20:58   2305s] {RT wc 0 5 5 0}
[12/01 21:20:58   2305s] ### Creating LA Mngr, finished. totSessionCpu=0:38:25 mem=4478.2M
[12/01 21:20:58   2305s] ### Creating RouteCongInterface, finished
[12/01 21:20:58   2305s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 21:20:58   2305s] 
[12/01 21:20:58   2305s] Creating Lib Analyzer ...
[12/01 21:20:58   2305s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:20:58   2305s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:20:58   2305s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:20:58   2305s] 
[12/01 21:20:58   2305s] {RT wc 0 5 5 0}
[12/01 21:20:58   2305s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:38:25 mem=4478.2M
[12/01 21:20:58   2305s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:38:25 mem=4478.2M
[12/01 21:20:58   2305s] Creating Lib Analyzer, finished. 
[12/01 21:20:59   2306s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/01 21:20:59   2306s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4884.5M
[12/01 21:20:59   2306s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4884.5M
[12/01 21:20:59   2307s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:20:59   2307s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:20:59   2307s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:20:59   2307s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/01 21:20:59   2307s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:20:59   2307s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 21:20:59   2307s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:20:59   2307s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:20:59   2308s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:20:59   2308s] Info: violation cost 4.723472 (cap = 0.000000, tran = 4.723472, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:21:00   2308s] |    11|    22|    -0.75|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       0| 74.95%|          |         |
[12/01 21:21:00   2309s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:21:00   2309s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:21:00   2309s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:21:00   2309s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.21|     0.00|       3|      18|       0| 74.96%| 0:00:00.0|  5672.4M|
[12/01 21:21:00   2309s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 21:21:00   2309s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 21:21:00   2309s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 21:21:00   2309s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.21|     0.00|       0|       0|       0| 74.96%| 0:00:00.0|  5672.4M|
[12/01 21:21:00   2309s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 21:21:00   2309s] 
[12/01 21:21:00   2309s] *** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:01.0 mem=5672.4M) ***
[12/01 21:21:00   2309s] 
[12/01 21:21:00   2309s] Begin: glitch net info
[12/01 21:21:00   2309s] glitch slack range: number of glitch nets
[12/01 21:21:00   2309s] glitch slack < -0.32 : 0
[12/01 21:21:00   2309s] -0.32 < glitch slack < -0.28 : 0
[12/01 21:21:00   2309s] -0.28 < glitch slack < -0.24 : 0
[12/01 21:21:00   2309s] -0.24 < glitch slack < -0.2 : 0
[12/01 21:21:00   2309s] -0.2 < glitch slack < -0.16 : 0
[12/01 21:21:00   2309s] -0.16 < glitch slack < -0.12 : 0
[12/01 21:21:00   2309s] -0.12 < glitch slack < -0.08 : 0
[12/01 21:21:00   2309s] -0.08 < glitch slack < -0.04 : 0
[12/01 21:21:00   2309s] -0.04 < glitch slack : 0
[12/01 21:21:00   2309s] End: glitch net info
[12/01 21:21:00   2309s] Total-nets :: 105102, Stn-nets :: 59, ratio :: 0.0561359 %
[12/01 21:21:00   2309s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5264.6M
[12/01 21:21:01   2309s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.299, REAL:0.042, MEM:4556.1M
[12/01 21:21:01   2309s] TotalInstCnt at PhyDesignMc Destruction: 104,011
[12/01 21:21:01   2309s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.10
[12/01 21:21:01   2309s] *** DrvOpt #5 [finish] : cpu/real = 0:00:05.9/0:00:03.2 (1.8), totSession cpu/real = 0:38:29.8/0:14:33.5 (2.6), mem = 4556.1M
[12/01 21:21:01   2309s] 
[12/01 21:21:01   2309s] =============================================================================================
[12/01 21:21:01   2309s]  Step TAT Report for DrvOpt #5                                                  20.15-s105_1
[12/01 21:21:01   2309s] =============================================================================================
[12/01 21:21:01   2309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:21:01   2309s] ---------------------------------------------------------------------------------------------
[12/01 21:21:01   2309s] [ SlackTraversorInit     ]      1   0:00:00.3  (   8.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 21:21:01   2309s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:21:01   2309s] [ LibAnalyzerInit        ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/01 21:21:01   2309s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:21:01   2309s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  10.0 % )     0:00:00.3 /  0:00:00.6    2.0
[12/01 21:21:01   2309s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.7 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 21:21:01   2309s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 21:21:01   2309s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.2    3.8
[12/01 21:21:01   2309s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:21:01   2309s] [ OptEval                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    7.7
[12/01 21:21:01   2309s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.7
[12/01 21:21:01   2309s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:21:01   2309s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    4.9
[12/01 21:21:01   2309s] [ IncrDelayCalc          ]      9   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    4.7
[12/01 21:21:01   2309s] [ AAESlewUpdate          ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.2    1.3
[12/01 21:21:01   2309s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.9   12.8
[12/01 21:21:01   2309s] [ DrvComputeSummary      ]      3   0:00:00.7  (  21.6 % )     0:00:00.7 /  0:00:00.7    1.0
[12/01 21:21:01   2309s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 21:21:01   2309s] [ MISC                   ]          0:00:01.1  (  33.6 % )     0:00:01.1 /  0:00:02.4    2.2
[12/01 21:21:01   2309s] ---------------------------------------------------------------------------------------------
[12/01 21:21:01   2309s]  DrvOpt #5 TOTAL                    0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:05.9    1.8
[12/01 21:21:01   2309s] ---------------------------------------------------------------------------------------------
[12/01 21:21:01   2309s] 
[12/01 21:21:01   2309s] Running refinePlace -preserveRouting true -hardFence false
[12/01 21:21:01   2309s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4556.1M
[12/01 21:21:01   2309s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4556.1M
[12/01 21:21:01   2309s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4556.1M
[12/01 21:21:01   2309s] z: 2, totalTracks: 1
[12/01 21:21:01   2309s] z: 4, totalTracks: 1
[12/01 21:21:01   2309s] z: 6, totalTracks: 1
[12/01 21:21:01   2309s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:21:01   2309s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4556.1M
[12/01 21:21:01   2309s] 
[12/01 21:21:01   2309s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:21:01   2309s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.049, REAL:0.041, MEM:4556.1M
[12/01 21:21:01   2309s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4556.1M
[12/01 21:21:01   2309s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:4780.1M
[12/01 21:21:01   2309s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4780.1MB).
[12/01 21:21:01   2309s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.114, REAL:0.105, MEM:4780.1M
[12/01 21:21:01   2309s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.114, REAL:0.105, MEM:4780.1M
[12/01 21:21:01   2309s] TDRefine: refinePlace mode is spiral
[12/01 21:21:01   2309s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.12
[12/01 21:21:01   2309s] OPERPROF:   Starting RefinePlace at level 2, MEM:4780.1M
[12/01 21:21:01   2309s] *** Starting refinePlace (0:38:30 mem=4780.1M) ***
[12/01 21:21:01   2309s] Total net bbox length = 3.819e+06 (1.787e+06 2.032e+06) (ext = 5.544e+03)
[12/01 21:21:01   2310s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4780.1M
[12/01 21:21:01   2310s] Starting refinePlace ...
[12/01 21:21:01   2310s] One DDP V2 for no tweak run.
[12/01 21:21:01   2310s]   Spread Effort: high, post-route mode, useDDP on.
[12/01 21:21:01   2310s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4806.1MB) @(0:38:30 - 0:38:30).
[12/01 21:21:01   2310s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:21:01   2310s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:21:01   2310s] 
[12/01 21:21:01   2310s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:21:02   2311s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 21:21:02   2311s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:01.0, mem=4838.1MB) @(0:38:30 - 0:38:32).
[12/01 21:21:02   2311s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:21:02   2311s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4838.1MB
[12/01 21:21:02   2311s] Statistics of distance of Instance movement in refine placement:
[12/01 21:21:02   2311s]   maximum (X+Y) =         0.00 um
[12/01 21:21:02   2311s]   mean    (X+Y) =         0.00 um
[12/01 21:21:02   2311s] Summary Report:
[12/01 21:21:02   2311s] Instances move: 0 (out of 103389 movable)
[12/01 21:21:02   2311s] Instances flipped: 0
[12/01 21:21:02   2311s] Mean displacement: 0.00 um
[12/01 21:21:02   2311s] Max displacement: 0.00 um 
[12/01 21:21:02   2311s] Total instances moved : 0
[12/01 21:21:02   2311s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.840, REAL:1.023, MEM:4838.1M
[12/01 21:21:02   2311s] Total net bbox length = 3.819e+06 (1.787e+06 2.032e+06) (ext = 5.544e+03)
[12/01 21:21:02   2311s] Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 4838.1MB
[12/01 21:21:02   2311s] [CPU] RefinePlace/total (cpu=0:00:01.9, real=0:00:01.0, mem=4838.1MB) @(0:38:30 - 0:38:32).
[12/01 21:21:02   2311s] *** Finished refinePlace (0:38:32 mem=4838.1M) ***
[12/01 21:21:02   2311s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.12
[12/01 21:21:02   2311s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.969, REAL:1.154, MEM:4838.1M
[12/01 21:21:02   2311s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4838.1M
[12/01 21:21:02   2312s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.291, REAL:0.037, MEM:4557.1M
[12/01 21:21:02   2312s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.375, REAL:1.296, MEM:4557.1M
[12/01 21:21:02   2312s] End: GigaOpt DRV Optimization
[12/01 21:21:02   2312s] **optDesign ... cpu = 0:02:08, real = 0:00:33, mem = 3275.8M, totSessionCpu=0:38:32 **
[12/01 21:21:02   2312s] *info:
[12/01 21:21:02   2312s] **INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 4557.11M).
[12/01 21:21:02   2312s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4557.1M
[12/01 21:21:02   2312s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.041, MEM:4781.1M
[12/01 21:21:03   2314s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.14min real=0.08min mem=4557.1M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.206  |  1.206  |  2.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.961%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:00:34, mem = 3260.6M, totSessionCpu=0:38:34 **
[12/01 21:21:03   2315s]   DRV Snapshot: (REF)
[12/01 21:21:03   2315s]          Tran DRV: 0 (0)
[12/01 21:21:03   2315s]           Cap DRV: 0 (0)
[12/01 21:21:03   2315s]        Fanout DRV: 0 (0)
[12/01 21:21:03   2315s]            Glitch: 0 (0)
[12/01 21:21:03   2315s] *** Timing Is met
[12/01 21:21:03   2315s] *** Check timing (0:00:00.0)
[12/01 21:21:03   2315s] *** Setup timing is met (target slack 0ns)
[12/01 21:21:03   2316s]   Timing Snapshot: (REF)
[12/01 21:21:03   2316s]      Weighted WNS: 0.000
[12/01 21:21:03   2316s]       All  PG WNS: 0.000
[12/01 21:21:03   2316s]       High PG WNS: 0.000
[12/01 21:21:03   2316s]       All  PG TNS: 0.000
[12/01 21:21:03   2316s]       High PG TNS: 0.000
[12/01 21:21:03   2316s]       Low  PG TNS: 0.000
[12/01 21:21:03   2316s]    Category Slack: { [L, 1.206] [H, 1.206] }
[12/01 21:21:03   2316s] 
[12/01 21:21:04   2316s] **INFO: flowCheckPoint #3 OptimizationHold
[12/01 21:21:04   2316s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:21:04   2316s] Deleting Lib Analyzer.
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] TimeStamp Deleting Cell Server End ...
[12/01 21:21:04   2316s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:21:04   2316s] Summary for sequential cells identification: 
[12/01 21:21:04   2316s]   Identified SBFF number: 4
[12/01 21:21:04   2316s]   Identified MBFF number: 0
[12/01 21:21:04   2316s]   Identified SB Latch number: 0
[12/01 21:21:04   2316s]   Identified MB Latch number: 0
[12/01 21:21:04   2316s]   Not identified SBFF number: 0
[12/01 21:21:04   2316s]   Not identified MBFF number: 0
[12/01 21:21:04   2316s]   Not identified SB Latch number: 0
[12/01 21:21:04   2316s]   Not identified MB Latch number: 0
[12/01 21:21:04   2316s]   Number of sequential cells which are not FFs: 0
[12/01 21:21:04   2316s]  Visiting view : wc
[12/01 21:21:04   2316s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:21:04   2316s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:21:04   2316s]  Visiting view : bc
[12/01 21:21:04   2316s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:21:04   2316s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:21:04   2316s] TLC MultiMap info (StdDelay):
[12/01 21:21:04   2316s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:21:04   2316s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:21:04   2316s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:21:04   2316s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:21:04   2316s]  Setting StdDelay to: 40.9ps
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] TimeStamp Deleting Cell Server End ...
[12/01 21:21:04   2316s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4547.1M
[12/01 21:21:04   2316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.031, REAL:0.023, MEM:4803.1M
[12/01 21:21:04   2316s] GigaOpt Hold Optimizer is used
[12/01 21:21:04   2316s] End AAE Lib Interpolated Model. (MEM=4548.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] Creating Lib Analyzer ...
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:21:04   2316s] Summary for sequential cells identification: 
[12/01 21:21:04   2316s]   Identified SBFF number: 4
[12/01 21:21:04   2316s]   Identified MBFF number: 0
[12/01 21:21:04   2316s]   Identified SB Latch number: 0
[12/01 21:21:04   2316s]   Identified MB Latch number: 0
[12/01 21:21:04   2316s]   Not identified SBFF number: 0
[12/01 21:21:04   2316s]   Not identified MBFF number: 0
[12/01 21:21:04   2316s]   Not identified SB Latch number: 0
[12/01 21:21:04   2316s]   Not identified MB Latch number: 0
[12/01 21:21:04   2316s]   Number of sequential cells which are not FFs: 0
[12/01 21:21:04   2316s]  Visiting view : wc
[12/01 21:21:04   2316s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:21:04   2316s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:21:04   2316s]  Visiting view : bc
[12/01 21:21:04   2316s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:21:04   2316s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:21:04   2316s] TLC MultiMap info (StdDelay):
[12/01 21:21:04   2316s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:21:04   2316s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:21:04   2316s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:21:04   2316s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:21:04   2316s]  Setting StdDelay to: 40.9ps
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:21:04   2316s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:21:04   2316s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:21:04   2316s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:21:04   2316s] 
[12/01 21:21:04   2316s] {RT wc 0 5 5 0}
[12/01 21:21:04   2316s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:38:36 mem=4548.5M
[12/01 21:21:04   2316s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:38:36 mem=4548.5M
[12/01 21:21:04   2316s] Creating Lib Analyzer, finished. 
[12/01 21:21:04   2316s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:38:36 mem=4548.5M ***
[12/01 21:21:04   2316s] *** BuildHoldData #2 [begin] : totSession cpu/real = 0:38:36.3/0:14:36.7 (2.6), mem = 4548.5M
[12/01 21:21:04   2316s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/opt_timing_graph_Oi4ViT/timingGraph.tgz -dir /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/opt_timing_graph_Oi4ViT -prefix timingGraph'
[12/01 21:21:04   2317s] Done saveTimingGraph
[12/01 21:21:04   2317s] Latch borrow mode reset to max_borrow
[12/01 21:21:04   2318s] 
[12/01 21:21:04   2318s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:21:04   2318s] Deleting Lib Analyzer.
[12/01 21:21:04   2318s] 
[12/01 21:21:04   2318s] TimeStamp Deleting Cell Server End ...
[12/01 21:21:05   2321s] Starting delay calculation for Hold views
[12/01 21:21:05   2321s] AAE_INFO: resetNetProps viewIdx 1 
[12/01 21:21:05   2321s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 21:21:05   2321s] #################################################################################
[12/01 21:21:05   2321s] # Design Stage: PostRoute
[12/01 21:21:05   2321s] # Design Name: MAU_mapped_pads
[12/01 21:21:05   2321s] # Design Mode: 180nm
[12/01 21:21:05   2321s] # Analysis Mode: MMMC OCV 
[12/01 21:21:05   2321s] # Parasitics Mode: SPEF/RCDB 
[12/01 21:21:05   2321s] # Signoff Settings: SI On 
[12/01 21:21:05   2321s] #################################################################################
[12/01 21:21:05   2322s] Topological Sorting (REAL = 0:00:00.0, MEM = 4964.7M, InitMEM = 4964.7M)
[12/01 21:21:05   2322s] Setting infinite Tws ...
[12/01 21:21:05   2322s] First Iteration Infinite Tw... 
[12/01 21:21:05   2322s] Calculate late delays in OCV mode...
[12/01 21:21:05   2323s] Calculate early delays in OCV mode...
[12/01 21:21:05   2323s] Start delay calculation (fullDC) (16 T). (MEM=4964.66)
[12/01 21:21:05   2323s] *** Calculating scaling factor for bc libraries using the default operating condition of each library.
[12/01 21:21:06   2323s] End AAE Lib Interpolated Model. (MEM=4977.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:21:07   2349s] Total number of fetched objects 105104
[12/01 21:21:07   2349s] AAE_INFO-618: Total number of nets in the design is 105801,  100.0 percent of the nets selected for SI analysis
[12/01 21:21:07   2349s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/01 21:21:07   2349s] End delay calculation. (MEM=5116.98 CPU=0:00:25.3 REAL=0:00:01.0)
[12/01 21:21:07   2349s] End delay calculation (fullDC). (MEM=5116.98 CPU=0:00:26.9 REAL=0:00:02.0)
[12/01 21:21:07   2349s] *** CDM Built up (cpu=0:00:28.3  real=0:00:02.0  mem= 5117.0M) ***
[12/01 21:21:08   2352s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5117.0M)
[12/01 21:21:08   2352s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 21:21:08   2353s] Loading CTE timing window is completed (CPU = 0:00:00.6, REAL = 0:00:00.0, MEM = 5117.0M)
[12/01 21:21:08   2353s] 
[12/01 21:21:08   2353s] Executing IPO callback for view pruning ..
[12/01 21:21:08   2353s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:21:08   2353s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:08   2353s] 
[12/01 21:21:08   2353s] Active hold views:
[12/01 21:21:08   2353s]  bc
[12/01 21:21:08   2353s]   Dominating endpoints: 0
[12/01 21:21:08   2353s]   Dominating TNS: -0.000
[12/01 21:21:08   2353s] 
[12/01 21:21:08   2353s] Starting SI iteration 2
[12/01 21:21:08   2354s] Calculate late delays in OCV mode...
[12/01 21:21:08   2354s] Calculate early delays in OCV mode...
[12/01 21:21:08   2354s] Start delay calculation (fullDC) (16 T). (MEM=4496.65)
[12/01 21:21:09   2354s] End AAE Lib Interpolated Model. (MEM=4496.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 21:21:10   2373s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 4276. 
[12/01 21:21:10   2373s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 105104. 
[12/01 21:21:10   2373s] Total number of fetched objects 105104
[12/01 21:21:10   2373s] AAE_INFO-618: Total number of nets in the design is 105801,  23.6 percent of the nets selected for SI analysis
[12/01 21:21:10   2373s] End delay calculation. (MEM=5162.1 CPU=0:00:18.7 REAL=0:00:01.0)
[12/01 21:21:10   2373s] End delay calculation (fullDC). (MEM=5162.1 CPU=0:00:18.9 REAL=0:00:02.0)
[12/01 21:21:10   2373s] *** CDM Built up (cpu=0:00:19.0  real=0:00:02.0  mem= 5162.1M) ***
[12/01 21:21:10   2376s] *** Done Building Timing Graph (cpu=0:00:55.0 real=0:00:05.0 totSessionCpu=0:39:36 mem=5160.1M)
[12/01 21:21:10   2376s] Done building cte hold timing graph (fixHold) cpu=0:01:00.0 real=0:00:06.0 totSessionCpu=0:39:36 mem=5160.1M ***
[12/01 21:21:14   2384s] *WARN* failed to init 1020 edge(s) in building hold timer
[12/01 21:21:14   2384s] Done building hold timer [291340 node(s), 393165 edge(s), 1 view(s)] (fixHold) cpu=0:01:08 real=0:00:10.0 totSessionCpu=0:39:45 mem=5190.6M ***
[12/01 21:21:14   2385s] Running 'restoreTimingGraph -file /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/opt_timing_graph_Oi4ViT/timingGraph.tgz -dir /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/opt_timing_graph_Oi4ViT -prefix timingGraph'
[12/01 21:21:15   2386s] Done restoreTimingGraph
[12/01 21:21:15   2386s] Done building cte setup timing graph (fixHold) cpu=0:01:10 real=0:00:11.0 totSessionCpu=0:39:46 mem=5434.8M ***
[12/01 21:21:15   2386s] *info: category slack lower bound [L 0.0] default
[12/01 21:21:15   2386s] *info: category slack lower bound [H 0.0] reg2reg 
[12/01 21:21:15   2386s] --------------------------------------------------- 
[12/01 21:21:15   2386s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/01 21:21:15   2386s] --------------------------------------------------- 
[12/01 21:21:15   2386s]          WNS    reg2regWNS
[12/01 21:21:15   2386s]     1.206 ns      1.206 ns
[12/01 21:21:15   2386s] --------------------------------------------------- 
[12/01 21:21:16   2387s] Setting latch borrow mode to budget during optimization.
[12/01 21:21:16   2387s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:21:16   2387s] Summary for sequential cells identification: 
[12/01 21:21:16   2387s]   Identified SBFF number: 4
[12/01 21:21:16   2387s]   Identified MBFF number: 0
[12/01 21:21:16   2387s]   Identified SB Latch number: 0
[12/01 21:21:16   2387s]   Identified MB Latch number: 0
[12/01 21:21:16   2387s]   Not identified SBFF number: 0
[12/01 21:21:16   2387s]   Not identified MBFF number: 0
[12/01 21:21:16   2387s]   Not identified SB Latch number: 0
[12/01 21:21:16   2387s]   Not identified MB Latch number: 0
[12/01 21:21:16   2387s]   Number of sequential cells which are not FFs: 0
[12/01 21:21:16   2387s]  Visiting view : wc
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:21:16   2387s]  Visiting view : bc
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:21:16   2387s] TLC MultiMap info (StdDelay):
[12/01 21:21:16   2387s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:21:16   2387s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:21:16   2387s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:21:16   2387s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:21:16   2387s]  Setting StdDelay to: 40.9ps
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] TimeStamp Deleting Cell Server End ...
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] Creating Lib Analyzer ...
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:21:16   2387s] Summary for sequential cells identification: 
[12/01 21:21:16   2387s]   Identified SBFF number: 4
[12/01 21:21:16   2387s]   Identified MBFF number: 0
[12/01 21:21:16   2387s]   Identified SB Latch number: 0
[12/01 21:21:16   2387s]   Identified MB Latch number: 0
[12/01 21:21:16   2387s]   Not identified SBFF number: 0
[12/01 21:21:16   2387s]   Not identified MBFF number: 0
[12/01 21:21:16   2387s]   Not identified SB Latch number: 0
[12/01 21:21:16   2387s]   Not identified MB Latch number: 0
[12/01 21:21:16   2387s]   Number of sequential cells which are not FFs: 0
[12/01 21:21:16   2387s]  Visiting view : wc
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:21:16   2387s]  Visiting view : bc
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:21:16   2387s] TLC MultiMap info (StdDelay):
[12/01 21:21:16   2387s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:21:16   2387s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:21:16   2387s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:21:16   2387s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:21:16   2387s]  Setting StdDelay to: 40.9ps
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:21:16   2387s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:21:16   2387s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:21:16   2387s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] {RT wc 0 5 5 0}
[12/01 21:21:16   2387s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:39:47 mem=5434.8M
[12/01 21:21:16   2387s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:39:47 mem=5434.8M
[12/01 21:21:16   2387s] Creating Lib Analyzer, finished. 
[12/01 21:21:16   2387s] 
[12/01 21:21:16   2387s] *Info: minBufDelay = 113.9 ps, libStdDelay = 40.9 ps, minBufSize = 43904000 (5.0)
[12/01 21:21:16   2387s] *Info: worst delay setup view: wc
[12/01 21:21:16   2387s] Footprint list for hold buffering (delay unit: ps)
[12/01 21:21:16   2387s] =================================================================
[12/01 21:21:16   2387s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[12/01 21:21:16   2387s] ------------------------------------------------------------------
[12/01 21:21:16   2387s] *Info:       49.4       2.31    103.28    5.0 103.27 BUFX1 (A,Z)
[12/01 21:21:16   2387s] =================================================================
[12/01 21:21:16   2387s] Hold Timer stdDelay = 40.9ps
[12/01 21:21:16   2387s]  Visiting view : bc
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:21:16   2387s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:21:16   2387s] Hold Timer stdDelay = 22.2ps (bc)
[12/01 21:21:16   2387s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5434.8M
[12/01 21:21:16   2387s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:5690.8M
[12/01 21:21:17   2389s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 wc
Hold views included:
 bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.206  |  1.206  |  2.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.836  | -1.836  | -1.409  |
|           TNS (ns):| -3053.7 | -3031.5 | -1439.7 |
|    Violating Paths:|  2101   |  2083   |  2099   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.961%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:25, real = 0:00:48, mem = 3272.9M, totSessionCpu=0:39:49 **
[12/01 21:21:17   2389s] *** BuildHoldData #2 [finish] : cpu/real = 0:01:13.0/0:00:13.1 (5.6), totSession cpu/real = 0:39:49.3/0:14:49.8 (2.7), mem = 4479.8M
[12/01 21:21:17   2389s] 
[12/01 21:21:17   2389s] =============================================================================================
[12/01 21:21:17   2389s]  Step TAT Report for BuildHoldData #2                                           20.15-s105_1
[12/01 21:21:17   2389s] =============================================================================================
[12/01 21:21:17   2389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:21:17   2389s] ---------------------------------------------------------------------------------------------
[12/01 21:21:17   2389s] [ ViewPruning            ]     10   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 21:21:17   2389s] [ TimingUpdate           ]      5   0:00:00.4  (   2.9 % )     0:00:05.5 /  0:00:55.0   10.0
[12/01 21:21:17   2389s] [ FullDelayCalc          ]      1   0:00:04.7  (  35.9 % )     0:00:05.1 /  0:00:52.1   10.1
[12/01 21:21:17   2389s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.9 % )     0:00:00.5 /  0:00:01.7    3.1
[12/01 21:21:17   2389s] [ TimingReport           ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.3    2.4
[12/01 21:21:17   2389s] [ DrvReport              ]      1   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:01.5    3.6
[12/01 21:21:17   2389s] [ SlackTraversorInit     ]      2   0:00:00.7  (   5.2 % )     0:00:00.7 /  0:00:01.7    2.5
[12/01 21:21:17   2389s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:21:17   2389s] [ LibAnalyzerInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.1
[12/01 21:21:17   2389s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:21:17   2389s] [ HoldTimerInit          ]      1   0:00:01.4  (  10.3 % )     0:00:01.4 /  0:00:05.0    3.7
[12/01 21:21:17   2389s] [ HoldTimerNodeList      ]      1   0:00:01.8  (  13.4 % )     0:00:01.8 /  0:00:01.8    1.0
[12/01 21:21:17   2389s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/01 21:21:17   2389s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:21:17   2389s] [ MISC                   ]          0:00:03.0  (  22.7 % )     0:00:03.0 /  0:00:07.4    2.5
[12/01 21:21:17   2389s] ---------------------------------------------------------------------------------------------
[12/01 21:21:17   2389s]  BuildHoldData #2 TOTAL             0:00:13.1  ( 100.0 % )     0:00:13.1 /  0:01:13.0    5.6
[12/01 21:21:17   2389s] ---------------------------------------------------------------------------------------------
[12/01 21:21:17   2389s] 
[12/01 21:21:17   2389s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:39:49.3/0:14:49.8 (2.7), mem = 4479.8M
[12/01 21:21:17   2389s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.11
[12/01 21:21:17   2389s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 7840 dbu)
[12/01 21:21:17   2389s] *info: Run optDesign holdfix with 16 threads.
[12/01 21:21:17   2389s] Info: 27 io nets excluded
[12/01 21:21:17   2389s] Info: 624 clock nets excluded from IPO operation.
[12/01 21:21:17   2389s] --------------------------------------------------- 
[12/01 21:21:17   2389s]    Hold Timing Summary  - Initial 
[12/01 21:21:17   2389s] --------------------------------------------------- 
[12/01 21:21:17   2389s]  Target slack:       0.0000 ns
[12/01 21:21:17   2389s]  View: bc 
[12/01 21:21:17   2389s]    WNS:      -1.8361
[12/01 21:21:17   2389s]    TNS:   -3053.7123
[12/01 21:21:17   2389s]    VP :         2101
[12/01 21:21:17   2389s]    Worst hold path end point: MAU_dut/B0/ram_reg[422]/D 
[12/01 21:21:17   2389s] --------------------------------------------------- 
[12/01 21:21:17   2389s] Info: Do not create the CCOpt slew target map as it already exists.
[12/01 21:21:17   2389s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 21:21:17   2389s] ### Creating PhyDesignMc. totSessionCpu=0:39:50 mem=4855.6M
[12/01 21:21:17   2389s] OPERPROF: Starting DPlace-Init at level 1, MEM:4855.6M
[12/01 21:21:17   2389s] z: 2, totalTracks: 1
[12/01 21:21:17   2389s] z: 4, totalTracks: 1
[12/01 21:21:17   2389s] z: 6, totalTracks: 1
[12/01 21:21:17   2389s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 21:21:17   2389s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4855.6M
[12/01 21:21:17   2389s] 
[12/01 21:21:17   2389s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:21:17   2389s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.027, MEM:5111.6M
[12/01 21:21:17   2389s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5111.6M
[12/01 21:21:17   2389s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5111.6M
[12/01 21:21:17   2389s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5111.6MB).
[12/01 21:21:17   2389s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.090, MEM:5111.6M
[12/01 21:21:18   2390s] TotalInstCnt at PhyDesignMc Initialization: 104,011
[12/01 21:21:18   2390s] ### Creating PhyDesignMc, finished. totSessionCpu=0:39:50 mem=4887.6M
[12/01 21:21:18   2390s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4887.6M
[12/01 21:21:18   2390s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:4887.6M
[12/01 21:21:18   2390s] 
[12/01 21:21:18   2390s] *** Starting Core Fixing (fixHold) cpu=0:01:14 real=0:00:14.0 totSessionCpu=0:39:51 mem=4887.6M density=74.961% ***
[12/01 21:21:18   2390s] Optimizer Target Slack 0.000 StdDelay is 0.04090  
[12/01 21:21:18   2390s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 21:21:18   2390s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:19   2391s] ### Creating RouteCongInterface, started
[12/01 21:21:19   2392s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.206  |  1.206  |  2.048  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Density: 74.961%
------------------------------------------------------------------
[12/01 21:21:19   2392s] *info: Hold Batch Commit is enabled
[12/01 21:21:19   2392s] *info: Levelized Batch Commit is enabled
[12/01 21:21:19   2392s] 
[12/01 21:21:19   2392s] Phase I ......
[12/01 21:21:19   2392s] Executing transform: ECO Safe Resize
[12/01 21:21:19   2392s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:21:19   2392s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/01 21:21:19   2392s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:21:19   2393s] Worst hold path end point:
[12/01 21:21:19   2393s]   MAU_dut/B0/ram_reg[422]/D
[12/01 21:21:19   2393s]     net: MAU_dut/B0/n16272 (nrTerm=2)
[12/01 21:21:19   2393s] |   0|  -1.836| -3053.71|    2101|          0|       0(     0)|   74.96%|   0:00:00.0|  4985.7M|
[12/01 21:21:21   2399s] Worst hold path end point:
[12/01 21:21:21   2399s]   MAU_dut/B0/ram_reg[422]/D
[12/01 21:21:21   2399s]     net: MAU_dut/B0/n16272 (nrTerm=2)
[12/01 21:21:21   2399s] |   1|  -1.836| -3053.71|    2101|          0|       0(     0)|   74.96%|   0:00:02.0|  5317.1M|
[12/01 21:21:21   2399s] 
[12/01 21:21:21   2399s] Capturing REF for hold ...
[12/01 21:21:21   2399s]    Hold Timing Snapshot: (REF)
[12/01 21:21:21   2399s]              All PG WNS: -1.836
[12/01 21:21:21   2399s]              All PG TNS: -3053.712
[12/01 21:21:21   2399s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:21:21   2399s] Executing transform: AddBuffer + LegalResize
[12/01 21:21:21   2399s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:21:21   2399s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/01 21:21:21   2399s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:21:21   2400s] Worst hold path end point:
[12/01 21:21:21   2400s]   MAU_dut/B0/ram_reg[422]/D
[12/01 21:21:21   2400s]     net: MAU_dut/B0/n16272 (nrTerm=2)
[12/01 21:21:21   2400s] |   0|  -1.836| -3053.71|    2101|          0|       0(     0)|   74.96%|   0:00:00.0|  5317.1M|
[12/01 21:21:26   2437s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[12/01 21:21:26   2437s] Type 'man IMPESI-3140' for more detail.
[12/01 21:21:26   2438s] Dumping Information for Job ...
[12/01 21:21:26   2438s] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Type 'man IMPESI-3140' for more detail.

[12/01 21:21:27   2443s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:27   2446s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:28   2447s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:28   2451s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:29   2452s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:29   2453s] Worst hold path end point:
[12/01 21:21:29   2453s]   MAU_dut/B0/ram_reg[422]/D
[12/01 21:21:29   2453s]     net: MAU_dut/B0/FE_PHN18147_n16272 (nrTerm=2)
[12/01 21:21:29   2453s] |   1|  -1.792| -2884.53|    2101|       3639|       0(     0)|   77.23%|   0:00:08.0|  5903.1M|
[12/01 21:21:33   2493s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:34   2497s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:35   2501s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:35   2504s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:36   2506s] Worst hold path end point:
[12/01 21:21:36   2506s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:21:36   2506s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:21:36   2506s] |   2|  -1.715| -2592.09|    2101|       3293|       0(     0)|   79.28%|   0:00:07.0|  6136.5M|
[12/01 21:21:41   2555s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:41   2558s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:42   2561s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:42   2561s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:42   2564s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:43   2566s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:43   2568s] Worst hold path end point:
[12/01 21:21:43   2568s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:21:43   2568s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:21:43   2568s] |   3|  -1.715| -2296.43|    2101|       2371|       9(     0)|   80.75%|   0:00:07.0|  6115.5M|
[12/01 21:21:50   2653s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:50   2657s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:51   2658s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:51   2660s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:51   2663s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:52   2664s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:52   2667s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:52   2668s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:21:53   2670s] Worst hold path end point:
[12/01 21:21:53   2670s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:21:53   2670s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:21:53   2670s] |   4|  -1.715| -2177.43|    2101|       1489|     287(     0)|   81.66%|   0:00:10.0|  6037.5M|
[12/01 21:22:00   2762s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:00   2764s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:00   2765s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:01   2768s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:01   2769s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:01   2770s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:01   2771s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:02   2774s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:03   2778s] Worst hold path end point:
[12/01 21:22:03   2778s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:03   2778s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:03   2778s] |   5|  -1.715| -2130.96|    2099|        763|     468(     0)|   82.10%|   0:00:09.0|  6139.0M|
[12/01 21:22:09   2858s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:09   2861s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:09   2862s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:09   2863s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:10   2868s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:10   2868s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:11   2872s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:11   2873s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:11   2874s] Worst hold path end point:
[12/01 21:22:11   2874s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:11   2874s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:11   2874s] |   6|  -1.715| -2114.18|    2098|        369|     565(     0)|   82.30%|   0:00:09.0|  6234.4M|
[12/01 21:22:15   2925s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:16   2928s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:16   2928s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:16   2930s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:16   2932s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:17   2934s] Worst hold path end point:
[12/01 21:22:17   2934s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:17   2934s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:17   2934s] |   7|  -1.715| -2105.28|    2094|        225|     394(     0)|   82.41%|   0:00:06.0|  6209.4M|
[12/01 21:22:19   2964s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:20   2967s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:20   2967s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:21   2970s] Worst hold path end point:
[12/01 21:22:21   2970s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:21   2970s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:21   2970s] |   8|  -1.715| -2100.83|    2092|        110|     260(     0)|   82.47%|   0:00:03.0|  6206.4M|
[12/01 21:22:23   2995s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:23   2997s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:24   2998s] Worst hold path end point:
[12/01 21:22:24   2998s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:24   2998s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:24   2998s] |   9|  -1.715| -2096.71|    2084|         80|     129(     0)|   82.51%|   0:00:03.0|  6189.4M|
[12/01 21:22:25   3007s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:25   3009s] Worst hold path end point:
[12/01 21:22:25   3009s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:25   3009s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:25   3009s] |  10|  -1.715| -2094.15|    2076|         62|      30(     0)|   82.55%|   0:00:02.0|  6265.7M|
[12/01 21:22:26   3018s] Worst hold path end point:
[12/01 21:22:26   3018s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:26   3018s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:26   3018s] |  11|  -1.715| -2092.41|    2076|         47|       8(     0)|   82.58%|   0:00:01.0|  6265.7M|
[12/01 21:22:27   3023s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 21:22:28   3024s] Worst hold path end point:
[12/01 21:22:28   3024s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:28   3024s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:28   3024s] |  12|  -1.715| -2090.81|    2073|         37|      12(     0)|   82.60%|   0:00:01.0|  6265.7M|
[12/01 21:22:29   3028s] Worst hold path end point:
[12/01 21:22:29   3028s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:29   3028s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:29   3028s] |  13|  -1.715| -2089.50|    2070|         27|       4(     0)|   82.61%|   0:00:01.0|  6265.7M|
[12/01 21:22:30   3033s] Worst hold path end point:
[12/01 21:22:30   3033s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:30   3033s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:30   3033s] |  14|  -1.715| -2088.77|    2069|         21|       4(     0)|   82.63%|   0:00:02.0|  6265.7M|
[12/01 21:22:31   3036s] Worst hold path end point:
[12/01 21:22:31   3036s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:31   3036s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:31   3036s] |  15|  -1.715| -2088.25|    2068|         18|       1(     0)|   82.64%|   0:00:00.0|  6265.7M|
[12/01 21:22:31   3039s] Worst hold path end point:
[12/01 21:22:31   3039s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:31   3039s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:31   3039s] |  16|  -1.715| -2087.81|    2068|         15|       0(     0)|   82.65%|   0:00:01.0|  6265.7M|
[12/01 21:22:32   3042s] Worst hold path end point:
[12/01 21:22:32   3042s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:32   3042s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:32   3042s] |  17|  -1.715| -2087.44|    2068|         12|       0(     0)|   82.66%|   0:00:01.0|  6265.7M|
[12/01 21:22:33   3045s] Worst hold path end point:
[12/01 21:22:33   3045s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:33   3045s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:33   3045s] |  18|  -1.715| -2087.21|    2066|         10|       0(     0)|   82.66%|   0:00:01.0|  6265.7M|
[12/01 21:22:34   3048s] Worst hold path end point:
[12/01 21:22:34   3048s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:34   3048s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:34   3048s] |  19|  -1.715| -2087.03|    2066|          8|       0(     0)|   82.67%|   0:00:01.0|  6265.7M|
[12/01 21:22:35   3051s] Worst hold path end point:
[12/01 21:22:35   3051s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:35   3051s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:35   3051s] |  20|  -1.715| -2086.91|    2065|          7|       0(     0)|   82.67%|   0:00:01.0|  6265.7M|
[12/01 21:22:36   3054s] Worst hold path end point:
[12/01 21:22:36   3054s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:36   3054s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:36   3054s] |  21|  -1.715| -2086.84|    2064|          6|       0(     0)|   82.68%|   0:00:01.0|  6265.7M|
[12/01 21:22:37   3058s] Worst hold path end point:
[12/01 21:22:37   3058s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:37   3058s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:37   3058s] |  22|  -1.715| -2086.78|    2064|          5|       0(     0)|   82.68%|   0:00:01.0|  6265.7M|
[12/01 21:22:37   3061s] Worst hold path end point:
[12/01 21:22:37   3061s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:37   3061s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:37   3061s] |  23|  -1.715| -2086.73|    2064|          4|       0(     0)|   82.68%|   0:00:00.0|  6265.7M|
[12/01 21:22:38   3064s] Worst hold path end point:
[12/01 21:22:38   3064s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:38   3064s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:38   3064s] |  24|  -1.715| -2086.67|    2064|          6|       0(     0)|   82.68%|   0:00:01.0|  6265.7M|
[12/01 21:22:39   3067s] Worst hold path end point:
[12/01 21:22:39   3067s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:39   3067s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:39   3067s] |  25|  -1.715| -2086.60|    2064|          3|       0(     0)|   82.69%|   0:00:01.0|  6265.7M|
[12/01 21:22:40   3070s] Worst hold path end point:
[12/01 21:22:40   3070s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:40   3070s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:40   3070s] |  26|  -1.715| -2086.53|    2063|          3|       0(     0)|   82.69%|   0:00:01.0|  6265.7M|
[12/01 21:22:41   3073s] Worst hold path end point:
[12/01 21:22:41   3073s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:41   3073s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:41   3073s] |  27|  -1.715| -2086.53|    2063|          2|       0(     0)|   82.69%|   0:00:01.0|  6265.7M|
[12/01 21:22:42   3076s] Worst hold path end point:
[12/01 21:22:42   3076s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:42   3076s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:42   3076s] |  28|  -1.715| -2086.53|    2063|          0|       0(     0)|   82.69%|   0:00:01.0|  6265.7M|
[12/01 21:22:42   3076s] 
[12/01 21:22:42   3076s] Capturing REF for hold ...
[12/01 21:22:42   3076s]    Hold Timing Snapshot: (REF)
[12/01 21:22:42   3076s]              All PG WNS: -1.715
[12/01 21:22:42   3076s]              All PG TNS: -2086.526
[12/01 21:22:42   3076s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:22:42   3076s] 
[12/01 21:22:42   3076s] *info:    Total 12632 cells added for Phase I
[12/01 21:22:42   3076s] *info:    Total 2171 instances resized for Phase I
[12/01 21:22:42   3076s] *info:        in which 0 FF resizing 
[12/01 21:22:42   3076s] --------------------------------------------------- 
[12/01 21:22:42   3076s]    Hold Timing Summary  - Phase I 
[12/01 21:22:42   3076s] --------------------------------------------------- 
[12/01 21:22:42   3076s]  Target slack:       0.0000 ns
[12/01 21:22:42   3076s]  View: bc 
[12/01 21:22:42   3076s]    WNS:      -1.7151
[12/01 21:22:42   3076s]    TNS:   -2086.5264
[12/01 21:22:42   3076s]    VP :         2063
[12/01 21:22:42   3076s]    Worst hold path end point: MAU_dut/B2/ram_reg[421]/D 
[12/01 21:22:42   3076s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  | -0.009  |
|           TNS (ns):| -0.045  | -0.025  | -0.020  |
|    Violating Paths:|    7    |    3    |    4    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Density: 82.690%
------------------------------------------------------------------
[12/01 21:22:42   3076s] *info: Hold Batch Commit is enabled
[12/01 21:22:42   3076s] *info: Levelized Batch Commit is enabled
[12/01 21:22:42   3076s] 
[12/01 21:22:42   3076s] Phase II ......
[12/01 21:22:42   3076s] Executing transform: AddBuffer
[12/01 21:22:42   3076s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:22:42   3076s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/01 21:22:42   3076s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:22:42   3077s] Worst hold path end point:
[12/01 21:22:42   3077s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:42   3077s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:42   3077s] |   0|  -1.715| -2086.53|    2063|          0|       0(     0)|   82.69%|   0:00:00.0|  6265.7M|
[12/01 21:22:55   3255s] Worst hold path end point:
[12/01 21:22:55   3255s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:55   3255s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:55   3255s] |   1|  -1.715| -2085.07|    2061|         13|       0(     0)|   82.70%|   0:00:13.0|  6257.7M|
[12/01 21:22:57   3280s] Worst hold path end point:
[12/01 21:22:57   3280s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:57   3280s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:57   3280s] |   2|  -1.715| -2084.77|    2061|          6|       0(     0)|   82.70%|   0:00:02.0|  6257.7M|
[12/01 21:22:58   3283s] Worst hold path end point:
[12/01 21:22:58   3283s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:58   3283s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:58   3283s] |   3|  -1.715| -2084.53|    2061|          4|       0(     0)|   82.70%|   0:00:01.0|  6257.7M|
[12/01 21:22:59   3286s] Worst hold path end point:
[12/01 21:22:59   3286s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:59   3286s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:59   3286s] |   4|  -1.715| -2084.29|    2061|          4|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
[12/01 21:22:59   3288s] Worst hold path end point:
[12/01 21:22:59   3288s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:22:59   3288s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:22:59   3288s] |   5|  -1.715| -2084.08|    2060|          4|       0(     0)|   82.71%|   0:00:00.0|  6257.7M|
[12/01 21:23:00   3291s] Worst hold path end point:
[12/01 21:23:00   3291s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:23:00   3291s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:23:00   3291s] |   6|  -1.715| -2083.95|    2060|          3|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
[12/01 21:23:01   3294s] Worst hold path end point:
[12/01 21:23:01   3294s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:23:01   3294s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:23:01   3294s] |   7|  -1.715| -2083.87|    2060|          1|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
[12/01 21:23:02   3297s] Worst hold path end point:
[12/01 21:23:02   3297s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:23:02   3297s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:23:02   3297s] |   8|  -1.715| -2083.79|    2060|          1|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
[12/01 21:23:03   3300s] Worst hold path end point:
[12/01 21:23:03   3300s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:23:03   3300s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:23:03   3300s] |   9|  -1.715| -2083.77|    2060|          1|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
[12/01 21:23:04   3303s] Worst hold path end point:
[12/01 21:23:04   3303s]   MAU_dut/B2/ram_reg[421]/D
[12/01 21:23:04   3303s]     net: MAU_dut/B2/n16548 (nrTerm=2)
[12/01 21:23:04   3303s] |  10|  -1.715| -2083.77|    2060|          0|       0(     0)|   82.71%|   0:00:01.0|  6257.7M|
[12/01 21:23:04   3303s] 
[12/01 21:23:04   3303s] Capturing REF for hold ...
[12/01 21:23:04   3303s]    Hold Timing Snapshot: (REF)
[12/01 21:23:04   3303s]              All PG WNS: -1.715
[12/01 21:23:04   3303s]              All PG TNS: -2083.771
[12/01 21:23:04   3303s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/01 21:23:04   3303s] 
[12/01 21:23:04   3303s] *info:    Total 37 cells added for Phase II
[12/01 21:23:04   3303s] --------------------------------------------------- 
[12/01 21:23:04   3303s]    Hold Timing Summary  - Phase II 
[12/01 21:23:04   3303s] --------------------------------------------------- 
[12/01 21:23:04   3303s]  Target slack:       0.0000 ns
[12/01 21:23:04   3303s]  View: bc 
[12/01 21:23:04   3303s]    WNS:      -1.7151
[12/01 21:23:04   3303s]    TNS:   -2083.7708
[12/01 21:23:04   3303s]    VP :         2060
[12/01 21:23:04   3303s]    Worst hold path end point: MAU_dut/B2/ram_reg[421]/D 
[12/01 21:23:04   3303s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  | -0.009  |
|           TNS (ns):| -0.045  | -0.025  | -0.020  |
|    Violating Paths:|    7    |    3    |    4    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

Density: 82.713%
------------------------------------------------------------------
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] =======================================================================
[12/01 21:23:05   3305s]                 Reasons for remaining hold violations
[12/01 21:23:05   3305s] =======================================================================
[12/01 21:23:05   3305s] *info: Total 54877 net(s) have violated hold timing slacks.
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] Buffering failure reasons
[12/01 21:23:05   3305s] ------------------------------------------------
[12/01 21:23:05   3305s] *info: 52523 net(s): Could not be fixed because of no legal loc.
[12/01 21:23:05   3305s] *info:    41 net(s): Could not be fixed because of DRV degradation.
[12/01 21:23:05   3305s] *info:  1472 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[12/01 21:23:05   3305s] *info:   607 net(s): Could not be fixed because of routing congestion.
[12/01 21:23:05   3305s] *info:    17 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/01 21:23:05   3305s] *info:   217 net(s): Could not be fixed because of internal reason: NoViolation.
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] Resizing failure reasons
[12/01 21:23:05   3305s] ------------------------------------------------
[12/01 21:23:05   3305s] *info:    45 net(s): Could not be fixed because of DRV degradation.
[12/01 21:23:05   3305s] *info:   143 net(s): Could not be fixed because of hold view DRV degradation.
[12/01 21:23:05   3305s] *info:   294 net(s): Could not be fixed because of setup WNS degradation on specific instance.
[12/01 21:23:05   3305s] *info:  1249 net(s): Could not be fixed because of hold slack degradation.
[12/01 21:23:05   3305s] *info: 40875 net(s): Could not be fixed because of no valid cell for resizing.
[12/01 21:23:05   3305s] *info:    17 net(s): Could not be fixed because of internal reason: FTermNode.
[12/01 21:23:05   3305s] *info:    17 net(s): Could not be fixed because instance couldn't be resized.
[12/01 21:23:05   3305s] *info: 10184 net(s): Could not be fixed because of internal reason: TooBigToFixByResize.
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] *** Finished Core Fixing (fixHold) cpu=0:16:29 real=0:02:01 totSessionCpu=0:55:05 mem=6257.7M density=82.713% ***
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] *info:
[12/01 21:23:05   3305s] *info: Added a total of 12669 cells to fix/reduce hold violation
[12/01 21:23:05   3305s] *info:          in which 7364 termBuffering
[12/01 21:23:05   3305s] *info:          in which 0 dummyBuffering
[12/01 21:23:05   3305s] *info:
[12/01 21:23:05   3305s] *info: Summary: 
[12/01 21:23:05   3305s] *info:        12669 cells of type 'BUFX1' (5.0, 	103.267) used
[12/01 21:23:05   3305s] *info:
[12/01 21:23:05   3305s] *info: Total 2171 instances resized
[12/01 21:23:05   3305s] *info:       in which 0 FF resizing
[12/01 21:23:05   3305s] *info:
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] *** Finish Post Route Hold Fixing (cpu=0:16:29 real=0:02:01 totSessionCpu=0:55:05 mem=6257.7M density=82.713%) ***
[12/01 21:23:05   3305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.11
[12/01 21:23:05   3305s] **INFO: total 14985 insts, 0 nets marked don't touch
[12/01 21:23:05   3305s] **INFO: total 14985 insts, 0 nets marked don't touch DB property
[12/01 21:23:05   3305s] **INFO: total 14985 insts, 0 nets unmarked don't touch

[12/01 21:23:05   3305s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4820.9M
[12/01 21:23:05   3305s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.318, REAL:0.049, MEM:4676.4M
[12/01 21:23:05   3305s] TotalInstCnt at PhyDesignMc Destruction: 116,680
[12/01 21:23:05   3305s] *** HoldOpt #1 [finish] : cpu/real = 0:15:16.5/0:01:48.2 (8.5), totSession cpu/real = 0:55:05.8/0:16:38.0 (3.3), mem = 4676.4M
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] =============================================================================================
[12/01 21:23:05   3305s]  Step TAT Report for HoldOpt #1                                                 20.15-s105_1
[12/01 21:23:05   3305s] =============================================================================================
[12/01 21:23:05   3305s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 21:23:05   3305s] ---------------------------------------------------------------------------------------------
[12/01 21:23:05   3305s] [ TimingUpdate           ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 21:23:05   3305s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.7    1.8
[12/01 21:23:05   3305s] [ TimingReport           ]      3   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.5    2.5
[12/01 21:23:05   3305s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 21:23:05   3305s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:23:05   3305s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.7    2.0
[12/01 21:23:05   3305s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.2
[12/01 21:23:05   3305s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 21:23:05   3305s] [ OptimizationStep       ]      3   0:00:00.4  (   0.4 % )     0:01:43.9 /  0:15:10.2    8.8
[12/01 21:23:05   3305s] [ OptSingleIteration     ]     39   0:00:03.3  (   3.0 % )     0:01:39.7 /  0:14:29.9    8.7
[12/01 21:23:05   3305s] [ OptGetWeight           ]     39   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/01 21:23:05   3305s] [ OptEval                ]     39   0:00:42.9  (  39.6 % )     0:00:42.9 /  0:10:50.0   15.1
[12/01 21:23:05   3305s] [ OptCommit              ]     39   0:00:05.0  (   4.6 % )     0:00:26.4 /  0:02:42.0    6.1
[12/01 21:23:05   3305s] [ IncrTimingUpdate       ]    254   0:00:04.7  (   4.3 % )     0:00:04.7 /  0:00:36.9    7.9
[12/01 21:23:05   3305s] [ PostCommitDelayUpdate  ]    215   0:00:01.6  (   1.4 % )     0:00:05.5 /  0:00:51.6    9.4
[12/01 21:23:05   3305s] [ IncrDelayCalc          ]   1224   0:00:03.9  (   3.6 % )     0:00:03.9 /  0:00:50.0   12.7
[12/01 21:23:05   3305s] [ HoldTimerCalcSummary   ]     42   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.3
[12/01 21:23:05   3305s] [ HoldReEval             ]    116   0:00:04.4  (   4.1 % )     0:00:04.4 /  0:00:54.7   12.4
[12/01 21:23:05   3305s] [ HoldDelayCalc          ]    122   0:00:01.5  (   1.4 % )     0:00:01.5 /  0:00:07.1    4.9
[12/01 21:23:05   3305s] [ HoldRefreshTiming      ]     61   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:01.5   11.5
[12/01 21:23:05   3305s] [ HoldValidateSetup      ]     61   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/01 21:23:05   3305s] [ HoldValidateHold       ]     61   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 21:23:05   3305s] [ HoldCollectNode        ]     43   0:00:03.1  (   2.9 % )     0:00:03.1 /  0:00:40.2   12.9
[12/01 21:23:05   3305s] [ HoldSortNodeList       ]     42   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.6    1.0
[12/01 21:23:05   3305s] [ HoldBottleneckCount    ]     40   0:00:12.2  (  11.2 % )     0:00:12.2 /  0:00:12.2    1.0
[12/01 21:23:05   3305s] [ HoldCacheNodeWeight    ]     39   0:00:02.3  (   2.1 % )     0:00:02.3 /  0:00:29.7   13.1
[12/01 21:23:05   3305s] [ HoldBuildSlackGraph    ]     39   0:00:13.5  (  12.4 % )     0:00:13.5 /  0:00:13.4    1.0
[12/01 21:23:05   3305s] [ HoldDBCommit           ]    299   0:00:04.1  (   3.8 % )     0:00:04.1 /  0:00:04.2    1.0
[12/01 21:23:05   3305s] [ MISC                   ]          0:00:02.1  (   2.0 % )     0:00:02.1 /  0:00:02.5    1.2
[12/01 21:23:05   3305s] ---------------------------------------------------------------------------------------------
[12/01 21:23:05   3305s]  HoldOpt #1 TOTAL                   0:01:48.2  ( 100.0 % )     0:01:48.2 /  0:15:16.5    8.5
[12/01 21:23:05   3305s] ---------------------------------------------------------------------------------------------
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] Running refinePlace -preserveRouting true -hardFence false
[12/01 21:23:05   3305s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4676.4M
[12/01 21:23:05   3305s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4676.4M
[12/01 21:23:05   3305s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4676.4M
[12/01 21:23:05   3305s] z: 2, totalTracks: 1
[12/01 21:23:05   3305s] z: 4, totalTracks: 1
[12/01 21:23:05   3305s] z: 6, totalTracks: 1
[12/01 21:23:05   3305s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 21:23:05   3305s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4676.4M
[12/01 21:23:05   3305s] 
[12/01 21:23:05   3305s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 21:23:05   3305s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.056, REAL:0.047, MEM:4676.4M
[12/01 21:23:05   3305s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4676.4M
[12/01 21:23:05   3305s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:4900.4M
[12/01 21:23:05   3305s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4900.4MB).
[12/01 21:23:05   3305s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.129, REAL:0.120, MEM:4900.4M
[12/01 21:23:05   3305s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.129, REAL:0.120, MEM:4900.4M
[12/01 21:23:05   3305s] TDRefine: refinePlace mode is spiral
[12/01 21:23:05   3305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.13
[12/01 21:23:05   3305s] OPERPROF:   Starting RefinePlace at level 2, MEM:4900.4M
[12/01 21:23:05   3305s] *** Starting refinePlace (0:55:06 mem=4900.4M) ***
[12/01 21:23:05   3305s] Total net bbox length = 5.001e+06 (2.280e+06 2.721e+06) (ext = 2.957e+03)
[12/01 21:23:05   3306s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4900.4M
[12/01 21:23:05   3306s] Starting refinePlace ...
[12/01 21:23:05   3306s] One DDP V2 for no tweak run.
[12/01 21:23:05   3306s]   Spread Effort: high, post-route mode, useDDP on.
[12/01 21:23:05   3306s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=4927.8MB) @(0:55:06 - 0:55:06).
[12/01 21:23:05   3306s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:23:06   3306s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 21:23:06   3306s] 
[12/01 21:23:06   3306s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 21:23:06   3308s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 21:23:06   3308s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:00.0, mem=4959.8MB) @(0:55:06 - 0:55:08).
[12/01 21:23:06   3308s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 21:23:06   3308s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:01.0 MEM: 4959.8MB
[12/01 21:23:06   3308s] Statistics of distance of Instance movement in refine placement:
[12/01 21:23:06   3308s]   maximum (X+Y) =         0.00 um
[12/01 21:23:06   3308s]   mean    (X+Y) =         0.00 um
[12/01 21:23:06   3308s] Summary Report:
[12/01 21:23:06   3308s] Instances move: 0 (out of 116058 movable)
[12/01 21:23:06   3308s] Instances flipped: 0
[12/01 21:23:06   3308s] Mean displacement: 0.00 um
[12/01 21:23:06   3308s] Max displacement: 0.00 um 
[12/01 21:23:06   3308s] Total instances moved : 0
[12/01 21:23:06   3308s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.101, REAL:1.132, MEM:4959.8M
[12/01 21:23:06   3308s] Total net bbox length = 5.001e+06 (2.280e+06 2.721e+06) (ext = 2.957e+03)
[12/01 21:23:06   3308s] Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 4959.8MB
[12/01 21:23:06   3308s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:01.0, mem=4959.8MB) @(0:55:06 - 0:55:08).
[12/01 21:23:06   3308s] *** Finished refinePlace (0:55:08 mem=4959.8M) ***
[12/01 21:23:06   3308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.13
[12/01 21:23:06   3308s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.252, REAL:1.283, MEM:4959.8M
[12/01 21:23:06   3308s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4959.8M
[12/01 21:23:06   3308s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.308, REAL:0.039, MEM:4678.8M
[12/01 21:23:06   3308s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.690, REAL:1.443, MEM:4678.8M
[12/01 21:23:07   3308s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4678.8M
[12/01 21:23:07   3308s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.056, REAL:0.048, MEM:4902.8M
[12/01 21:23:07   3308s] 
[12/01 21:23:07   3308s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:23:07   3308s] Deleting Lib Analyzer.
[12/01 21:23:07   3308s] 
[12/01 21:23:07   3308s] TimeStamp Deleting Cell Server End ...
[12/01 21:23:07   3308s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/01 21:23:07   3308s] 
[12/01 21:23:07   3308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:23:07   3308s] Summary for sequential cells identification: 
[12/01 21:23:07   3308s]   Identified SBFF number: 4
[12/01 21:23:07   3308s]   Identified MBFF number: 0
[12/01 21:23:07   3308s]   Identified SB Latch number: 0
[12/01 21:23:07   3308s]   Identified MB Latch number: 0
[12/01 21:23:07   3308s]   Not identified SBFF number: 0
[12/01 21:23:07   3308s]   Not identified MBFF number: 0
[12/01 21:23:07   3308s]   Not identified SB Latch number: 0
[12/01 21:23:07   3308s]   Not identified MB Latch number: 0
[12/01 21:23:07   3308s]   Number of sequential cells which are not FFs: 0
[12/01 21:23:07   3308s]  Visiting view : wc
[12/01 21:23:07   3308s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:23:07   3308s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:23:07   3308s]  Visiting view : bc
[12/01 21:23:07   3308s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:23:07   3308s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:23:07   3308s] TLC MultiMap info (StdDelay):
[12/01 21:23:07   3308s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:23:07   3308s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:23:07   3308s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:23:07   3308s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:23:07   3308s]  Setting StdDelay to: 40.9ps
[12/01 21:23:07   3308s] 
[12/01 21:23:07   3308s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:23:07   3308s] 
[12/01 21:23:07   3308s] TimeStamp Deleting Cell Server Begin ...
[12/01 21:23:07   3308s] 
[12/01 21:23:07   3308s] TimeStamp Deleting Cell Server End ...
[12/01 21:23:07   3308s] **INFO: flowCheckPoint #4 OptimizationPreEco
[12/01 21:23:07   3308s] Running postRoute recovery in preEcoRoute mode
[12/01 21:23:07   3308s] **optDesign ... cpu = 0:18:44, real = 0:02:38, mem = 3321.8M, totSessionCpu=0:55:09 **
[12/01 21:23:07   3310s]   DRV Snapshot: (TGT)
[12/01 21:23:07   3310s]          Tran DRV: 0 (0)
[12/01 21:23:07   3310s]           Cap DRV: 0 (0)
[12/01 21:23:07   3310s]        Fanout DRV: 0 (0)
[12/01 21:23:07   3310s]            Glitch: 0 (0)
[12/01 21:23:07   3310s] 
[12/01 21:23:07   3310s] Creating Lib Analyzer ...
[12/01 21:23:07   3310s] 
[12/01 21:23:07   3310s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/01 21:23:07   3310s] Summary for sequential cells identification: 
[12/01 21:23:07   3310s]   Identified SBFF number: 4
[12/01 21:23:07   3310s]   Identified MBFF number: 0
[12/01 21:23:07   3310s]   Identified SB Latch number: 0
[12/01 21:23:07   3310s]   Identified MB Latch number: 0
[12/01 21:23:07   3310s]   Not identified SBFF number: 0
[12/01 21:23:07   3310s]   Not identified MBFF number: 0
[12/01 21:23:07   3310s]   Not identified SB Latch number: 0
[12/01 21:23:07   3310s]   Not identified MB Latch number: 0
[12/01 21:23:07   3310s]   Number of sequential cells which are not FFs: 0
[12/01 21:23:07   3310s]  Visiting view : wc
[12/01 21:23:07   3310s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/01 21:23:07   3310s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/01 21:23:07   3310s]  Visiting view : bc
[12/01 21:23:07   3310s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/01 21:23:07   3310s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/01 21:23:07   3310s] TLC MultiMap info (StdDelay):
[12/01 21:23:07   3310s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/01 21:23:07   3310s]   : bc + bc + 1 + bc := 22.2ps
[12/01 21:23:07   3310s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/01 21:23:07   3310s]   : wc + wc + 1 + wc := 40.9ps
[12/01 21:23:07   3310s]  Setting StdDelay to: 40.9ps
[12/01 21:23:07   3310s] 
[12/01 21:23:07   3310s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/01 21:23:07   3310s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/01 21:23:07   3310s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/01 21:23:07   3310s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/01 21:23:07   3310s] 
[12/01 21:23:07   3310s] {RT wc 0 5 5 0}
[12/01 21:23:07   3310s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:55:10 mem=4677.4M
[12/01 21:23:07   3310s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:55:10 mem=4677.4M
[12/01 21:23:07   3310s] Creating Lib Analyzer, finished. 
[12/01 21:23:07   3310s] Checking DRV degradation...
[12/01 21:23:07   3310s] 
[12/01 21:23:07   3310s] Recovery Manager:
[12/01 21:23:07   3310s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 21:23:07   3310s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 21:23:07   3310s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 21:23:07   3310s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 21:23:07   3310s] 
[12/01 21:23:07   3310s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/01 21:23:07   3310s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:00, mem=4675.38M, totSessionCpu=0:55:10).
[12/01 21:23:07   3310s] **optDesign ... cpu = 0:18:46, real = 0:02:38, mem = 3324.6M, totSessionCpu=0:55:10 **
[12/01 21:23:07   3310s] 
[12/01 21:23:08   3312s]   DRV Snapshot: (REF)
[12/01 21:23:08   3312s]          Tran DRV: 0 (0)
[12/01 21:23:08   3312s]           Cap DRV: 0 (0)
[12/01 21:23:08   3312s]        Fanout DRV: 0 (0)
[12/01 21:23:08   3312s]            Glitch: 0 (0)
[12/01 21:23:08   3312s] Skipping post route harden opt
[12/01 21:23:08   3312s] ### Creating LA Mngr. totSessionCpu=0:55:12 mem=4675.4M
[12/01 21:23:08   3312s] ### Creating LA Mngr, finished. totSessionCpu=0:55:12 mem=4675.4M
[12/01 21:23:08   3312s] Default Rule : ""
[12/01 21:23:08   3312s] Non Default Rules :
[12/01 21:23:08   3312s] Worst Slack : -0.022 ns
[12/01 21:23:08   3312s] 
[12/01 21:23:08   3312s] Start Layer Assignment ...
[12/01 21:23:08   3312s] WNS(-0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/01 21:23:08   3312s] 
[12/01 21:23:09   3312s] Select 8 cadidates out of 118470.
[12/01 21:23:09   3312s] Total Assign Layers on 0 Nets (cpu 0:00:00.5).
[12/01 21:23:09   3312s] GigaOpt: setting up router preferences
[12/01 21:23:09   3313s] GigaOpt: 160 nets assigned router directives
[12/01 21:23:09   3313s] 
[12/01 21:23:09   3313s] Start Assign Priority Nets ...
[12/01 21:23:09   3313s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/01 21:23:09   3313s] Existing Priority Nets 0 (0.0%)
[12/01 21:23:09   3313s] Total Assign Priority Nets 3535 (3.0%)
[12/01 21:23:09   3313s] ### Creating LA Mngr. totSessionCpu=0:55:13 mem=4713.5M
[12/01 21:23:09   3313s] ### Creating LA Mngr, finished. totSessionCpu=0:55:13 mem=4713.5M
[12/01 21:23:09   3313s] #optDebug: Start CG creation (mem=4713.5M)
[12/01 21:23:09   3313s]  ...initializing CG  maxDriveDist 427.315500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 42.731500 
[12/01 21:23:09   3313s] (cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s]  ...processing cgPrt (cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s]  ...processing cgEgp (cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s]  ...processing cgPbk (cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s]  ...processing cgNrb(cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s]  ...processing cgObs (cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s]  ...processing cgCon (cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s]  ...processing cgPdm (cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4722.9M)
[12/01 21:23:09   3313s] Default Rule : ""
[12/01 21:23:09   3313s] Non Default Rules :
[12/01 21:23:09   3313s] Worst Slack : -0.022 ns
[12/01 21:23:09   3313s] 
[12/01 21:23:09   3313s] Start Layer Assignment ...
[12/01 21:23:09   3313s] WNS(-0.022ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/01 21:23:09   3313s] 
[12/01 21:23:09   3313s] Select 26 cadidates out of 118470.
[12/01 21:23:09   3313s] Total Assign Layers on 0 Nets (cpu 0:00:00.6).
[12/01 21:23:09   3313s] GigaOpt: setting up router preferences
[12/01 21:23:10   3313s] GigaOpt: 90 nets assigned router directives
[12/01 21:23:10   3313s] 
[12/01 21:23:10   3313s] Start Assign Priority Nets ...
[12/01 21:23:10   3313s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/01 21:23:10   3314s] Existing Priority Nets 0 (0.0%)
[12/01 21:23:10   3314s] Total Assign Priority Nets 3535 (3.0%)
[12/01 21:23:10   3314s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4722.9M
[12/01 21:23:10   3314s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.027, MEM:4978.9M
[12/01 21:23:10   3316s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.022  | -0.022  | -0.009  |
|           TNS (ns):| -0.045  | -0.025  | -0.020  |
|    Violating Paths:|    7    |    3    |    4    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.713%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:18:52, real = 0:02:41, mem = 3278.7M, totSessionCpu=0:55:16 **
[12/01 21:23:10   3316s] **INFO: flowCheckPoint #5 GlobalDetailRoute
[12/01 21:23:10   3316s] **INFO: Skipping refine place as design is in placed state
[12/01 21:23:10   3316s] -routeWithEco false                       # bool, default=false
[12/01 21:23:10   3316s] -routeSelectedNetOnly false               # bool, default=false
[12/01 21:23:10   3316s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/01 21:23:10   3316s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/01 21:23:11   3316s] Existing Dirty Nets : 18473
[12/01 21:23:11   3316s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/01 21:23:11   3316s] Reset Dirty Nets : 18473
[12/01 21:23:11   3316s] *** EcoRoute #1 [begin] : totSession cpu/real = 0:55:16.3/0:16:43.6 (3.3), mem = 4633.4M
[12/01 21:23:11   3316s] 
[12/01 21:23:11   3316s] globalDetailRoute
[12/01 21:23:11   3316s] 
[12/01 21:23:11   3316s] ### Time Record (globalDetailRoute) is installed.
[12/01 21:23:11   3316s] #Start globalDetailRoute on Thu Dec  1 21:23:11 2022
[12/01 21:23:11   3316s] #
[12/01 21:23:11   3316s] ### Time Record (Pre Callback) is installed.
[12/01 21:23:11   3316s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 661512 access done (mem: 4633.430M)
[12/01 21:23:11   3316s] ### Time Record (Pre Callback) is uninstalled.
[12/01 21:23:11   3316s] ### Time Record (DB Import) is installed.
[12/01 21:23:11   3316s] ### Time Record (Timing Data Generation) is installed.
[12/01 21:23:11   3316s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 21:23:11   3316s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/01 21:23:11   3316s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:23:11   3317s] ### Net info: total nets: 118470
[12/01 21:23:11   3317s] ### Net info: dirty nets: 0
[12/01 21:23:11   3317s] ### Net info: marked as disconnected nets: 0
[12/01 21:23:11   3318s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1837.04000 1832.00000 ).
[12/01 21:23:11   3318s] #WARNING (NRDB-856)   around ( 278.20050 1790.00000 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
[12/01 21:23:11   3318s] #WARNING (NRDB-856)   around ( 278.20050 1790.00000 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
[12/01 21:23:11   3318s] #num needed restored net=0
[12/01 21:23:11   3318s] #need_extraction net=0 (total=118470)
[12/01 21:23:11   3318s] ### Net info: fully routed nets: 110333
[12/01 21:23:11   3318s] ### Net info: trivial (< 2 pins) nets: 725
[12/01 21:23:11   3318s] ### Net info: unrouted nets: 7412
[12/01 21:23:11   3318s] ### Net info: re-extraction nets: 0
[12/01 21:23:11   3318s] ### Net info: ignored nets: 0
[12/01 21:23:11   3318s] ### Net info: skip routing nets: 0
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 21:23:12   3319s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 21:23:12   3319s] #To increase the message display limit, refer to the product command reference manual.
[12/01 21:23:12   3320s] #Processed 14901/0 dirty instances, 22630/103 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(14861 insts marked dirty, reset pre-exisiting dirty flag on 15006 insts, 0 nets marked need extraction)
[12/01 21:23:12   3320s] ### import design signature (40): route=1926083604 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1202442826 dirty_area=1650042630 del_dirty_area=0 cell=456003033 placement=1506591073 pin_access=1483214382 inst_pattern=1 halo=0
[12/01 21:23:12   3320s] ### Time Record (DB Import) is uninstalled.
[12/01 21:23:12   3320s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/01 21:23:12   3320s] #RTESIG:78da95d24d6bc3300c06e09df72b84db43066b6739fea88f1df49a8dd2ed5abcc52981d4
[12/01 21:23:12   3320s] #       01db39ecdfcf6330e848eb44573dbc968417cbf7dd1e08a36b14ab80541c11aa3d43aa98
[12/01 21:23:12   3320s] #       5c61c9f189d1636abd3d93fbc5f2e5f5c09484c674c142f1d1f7dd23d45fce9cdb4fa86d
[12/01 21:23:12   3320s] #       63862e42b031b6eef4f0cb85da40f4c39f1e82f5ff882ee965e2884983951739b75f4d9c
[12/01 21:23:12   3320s] #       cfe252cee20ae7702e3570bad6f4a7a068badec4f12db996f953086413909a7054a90490
[12/01 21:23:12   3320s] #       6d75d855d5964011a24fcd71aad2ca2444e36ae3eb64ad1bced72403e27a67334ae4fe05
[12/01 21:23:12   3320s] #       6e04cb1b5d668d9638c1647318450e028ad6457bb2fe8ae13a9f23e90d73f70df66a19ba
[12/01 21:23:12   3320s] #
[12/01 21:23:12   3320s] #Skip comparing routing design signature in db-snapshot flow
[12/01 21:23:12   3320s] ### Time Record (Data Preparation) is installed.
[12/01 21:23:12   3320s] #RTESIG:78da95d24d4bc330180770cf7e8a876c870a6ee649f3d21c27ec5a65cc5d47b4e9287429
[12/01 21:23:12   3320s] #       34e9c16f6f541026ddd2e6fafcf83f2f64b13c6c7740185da35879a4e28850ee1852c5e4
[12/01 21:23:12   3320s] #       0a738e4f8c1e63e9ed99dc2f962faf7ba624d4a6f516b2f7ae6b1fa1fa74e6dc7c40656b
[12/01 21:23:12   3320s] #       33b401bc0da171a7875f2e5401a11ffef4e06dff8fe89c5e268e9838587e9173bb6be47c
[12/01 21:23:12   3320s] #       1697721657388773a981d3b5a6df0fb2baed4c18df926b993e85403601a90947954a00d9
[12/01 21:23:12   3320s] #       94fb6d596e08643ef4b1384e555c99f8605c65fa2a5aeb86f335c980b8ced98412a97f81
[12/01 21:23:12   3320s] #       05c69e3f4b24862b044b87e93c69b4c4092699c328721090352ed893edaf18aed33992de
[12/01 21:23:12   3320s] #       30775f0c482669
[12/01 21:23:12   3320s] #
[12/01 21:23:12   3320s] ### Time Record (Data Preparation) is uninstalled.
[12/01 21:23:12   3320s] ### Time Record (Global Routing) is installed.
[12/01 21:23:12   3320s] ### Time Record (Global Routing) is uninstalled.
[12/01 21:23:12   3321s] #Total number of trivial nets (e.g. < 2 pins) = 726 (skipped).
[12/01 21:23:12   3321s] #Total number of routable nets = 117744.
[12/01 21:23:12   3321s] #Total number of nets in the design = 118470.
[12/01 21:23:12   3321s] #19091 routable nets do not have any wires.
[12/01 21:23:12   3321s] #98653 routable nets have routed wires.
[12/01 21:23:12   3321s] #19091 nets will be global routed.
[12/01 21:23:12   3321s] #55 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 21:23:12   3321s] #818 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 21:23:12   3321s] #Using multithreading with 16 threads.
[12/01 21:23:12   3321s] ### Time Record (Data Preparation) is installed.
[12/01 21:23:12   3321s] #Start routing data preparation on Thu Dec  1 21:23:12 2022
[12/01 21:23:12   3321s] #
[12/01 21:23:13   3321s] #Minimum voltage of a net in the design = 0.000.
[12/01 21:23:13   3321s] #Maximum voltage of a net in the design = 1.980.
[12/01 21:23:13   3321s] #Voltage range [0.000 - 1.980] has 118468 nets.
[12/01 21:23:13   3321s] #Voltage range [1.620 - 1.980] has 1 net.
[12/01 21:23:13   3321s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 21:23:13   3321s] ### Time Record (Cell Pin Access) is installed.
[12/01 21:23:13   3321s] #Initial pin access analysis.
[12/01 21:23:13   3321s] #Detail pin access analysis.
[12/01 21:23:13   3321s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 21:23:13   3322s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/01 21:23:13   3322s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:23:13   3322s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:23:13   3322s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:23:13   3322s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 21:23:13   3322s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/01 21:23:13   3322s] #Monitoring time of adding inner blkg by smac
[12/01 21:23:13   3322s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3092.74 (MB), peak = 6029.43 (MB)
[12/01 21:23:14   3323s] #Regenerating Ggrids automatically.
[12/01 21:23:14   3323s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/01 21:23:14   3323s] #Using automatically generated G-grids.
[12/01 21:23:14   3323s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/01 21:23:14   3323s] #Done routing data preparation.
[12/01 21:23:14   3323s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3094.78 (MB), peak = 6029.43 (MB)
[12/01 21:23:14   3323s] #Found 0 nets for post-route si or timing fixing.
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] #Finished routing data preparation on Thu Dec  1 21:23:14 2022
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] #Cpu time = 00:00:03
[12/01 21:23:14   3324s] #Elapsed time = 00:00:02
[12/01 21:23:14   3324s] #Increased memory = 6.56 (MB)
[12/01 21:23:14   3324s] #Total memory = 3094.78 (MB)
[12/01 21:23:14   3324s] #Peak memory = 6029.43 (MB)
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] ### Time Record (Data Preparation) is uninstalled.
[12/01 21:23:14   3324s] ### Time Record (Global Routing) is installed.
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] #Start global routing on Thu Dec  1 21:23:14 2022
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] #Start global routing initialization on Thu Dec  1 21:23:14 2022
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] #Number of eco nets is 11680
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] #Start global routing data preparation on Thu Dec  1 21:23:14 2022
[12/01 21:23:14   3324s] #
[12/01 21:23:14   3324s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  1 21:23:14 2022 with memory = 3097.61 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3324s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.00 [16]--
[12/01 21:23:15   3324s] #Start routing resource analysis on Thu Dec  1 21:23:15 2022
[12/01 21:23:15   3324s] #
[12/01 21:23:15   3324s] ### init_is_bin_blocked starts on Thu Dec  1 21:23:15 2022 with memory = 3098.06 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3324s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.02 [16]--
[12/01 21:23:15   3324s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  1 21:23:15 2022 with memory = 3101.09 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:00, mem:3.0 GB, peak:5.9 GB --11.68 [16]--
[12/01 21:23:15   3326s] ### adjust_flow_cap starts on Thu Dec  1 21:23:15 2022 with memory = 3107.84 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.54 [16]--
[12/01 21:23:15   3326s] ### adjust_partial_route_blockage starts on Thu Dec  1 21:23:15 2022 with memory = 3108.73 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --0.97 [16]--
[12/01 21:23:15   3326s] ### set_via_blocked starts on Thu Dec  1 21:23:15 2022 with memory = 3108.73 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.72 [16]--
[12/01 21:23:15   3326s] ### copy_flow starts on Thu Dec  1 21:23:15 2022 with memory = 3109.34 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --3.56 [16]--
[12/01 21:23:15   3326s] #Routing resource analysis is done on Thu Dec  1 21:23:15 2022
[12/01 21:23:15   3326s] #
[12/01 21:23:15   3326s] ### report_flow_cap starts on Thu Dec  1 21:23:15 2022 with memory = 3104.27 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] #  Resource Analysis:
[12/01 21:23:15   3326s] #
[12/01 21:23:15   3326s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/01 21:23:15   3326s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/01 21:23:15   3326s] #  --------------------------------------------------------------
[12/01 21:23:15   3326s] #  METAL1         H          83        3188       47742    96.19%
[12/01 21:23:15   3326s] #  METAL2         V         291        2989       47742    44.78%
[12/01 21:23:15   3326s] #  METAL3         H        1020        2251       47742    34.54%
[12/01 21:23:15   3326s] #  METAL4         V         956        2324       47742    44.23%
[12/01 21:23:15   3326s] #  METAL5         H        1349        1922       47742    44.06%
[12/01 21:23:15   3326s] #  --------------------------------------------------------------
[12/01 21:23:15   3326s] #  Total                   3699      77.40%      238710    52.76%
[12/01 21:23:15   3326s] #
[12/01 21:23:15   3326s] #  250 nets (0.21%) with 1 preferred extra spacing.
[12/01 21:23:15   3326s] #
[12/01 21:23:15   3326s] #
[12/01 21:23:15   3326s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.06 [16]--
[12/01 21:23:15   3326s] ### analyze_m2_tracks starts on Thu Dec  1 21:23:15 2022 with memory = 3104.42 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --0.21 [16]--
[12/01 21:23:15   3326s] ### report_initial_resource starts on Thu Dec  1 21:23:15 2022 with memory = 3104.42 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --0.98 [16]--
[12/01 21:23:15   3326s] ### mark_pg_pins_accessibility starts on Thu Dec  1 21:23:15 2022 with memory = 3104.42 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.02 [16]--
[12/01 21:23:15   3326s] ### set_net_region starts on Thu Dec  1 21:23:15 2022 with memory = 3104.42 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.03 [16]--
[12/01 21:23:15   3326s] #
[12/01 21:23:15   3326s] #Global routing data preparation is done on Thu Dec  1 21:23:15 2022
[12/01 21:23:15   3326s] #
[12/01 21:23:15   3326s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 3104.29 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] #
[12/01 21:23:15   3326s] ### prepare_level starts on Thu Dec  1 21:23:15 2022 with memory = 3104.29 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### init level 1 starts on Thu Dec  1 21:23:15 2022 with memory = 3104.29 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --0.92 [16]--
[12/01 21:23:15   3326s] ### Level 1 hgrid = 219 X 218
[12/01 21:23:15   3326s] ### init level 2 starts on Thu Dec  1 21:23:15 2022 with memory = 3104.29 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.76 [16]--
[12/01 21:23:15   3326s] ### Level 2 hgrid = 55 X 55
[12/01 21:23:15   3326s] ### prepare_level_flow starts on Thu Dec  1 21:23:15 2022 with memory = 3105.16 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3326s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --0.98 [16]--
[12/01 21:23:15   3326s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.36 [16]--
[12/01 21:23:15   3327s] #
[12/01 21:23:15   3327s] #Global routing initialization is done on Thu Dec  1 21:23:15 2022
[12/01 21:23:15   3327s] #
[12/01 21:23:15   3327s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3105.00 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3327s] #
[12/01 21:23:15   3327s] #start global routing iteration 1...
[12/01 21:23:15   3327s] ### init_flow_edge starts on Thu Dec  1 21:23:15 2022 with memory = 3105.00 (MB), peak = 6029.43 (MB)
[12/01 21:23:15   3327s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:5.9 GB --1.70 [16]--
[12/01 21:23:15   3327s] ### Uniform Hboxes (6x6)
[12/01 21:23:15   3327s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 21:23:16   3329s] ### measure_qor starts on Thu Dec  1 21:23:16 2022 with memory = 3139.08 (MB), peak = 6029.43 (MB)
[12/01 21:23:16   3329s] ### measure_congestion starts on Thu Dec  1 21:23:16 2022 with memory = 3139.08 (MB), peak = 6029.43 (MB)
[12/01 21:23:16   3329s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.95 [16]--
[12/01 21:23:16   3329s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --13.32 [16]--
[12/01 21:23:16   3329s] ### Uniform Hboxes (6x6)
[12/01 21:23:16   3329s] ### routing at level 1 iter 1 for 0 hboxes
[12/01 21:23:17   3331s] ### measure_qor starts on Thu Dec  1 21:23:17 2022 with memory = 3140.51 (MB), peak = 6029.43 (MB)
[12/01 21:23:17   3331s] ### measure_congestion starts on Thu Dec  1 21:23:17 2022 with memory = 3140.51 (MB), peak = 6029.43 (MB)
[12/01 21:23:17   3331s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.91 [16]--
[12/01 21:23:17   3331s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --10.08 [16]--
[12/01 21:23:17   3331s] ### Uniform Hboxes (6x6)
[12/01 21:23:17   3331s] ### routing at level 1 iter 2 for 0 hboxes
[12/01 21:23:18   3333s] ### measure_qor starts on Thu Dec  1 21:23:18 2022 with memory = 3140.55 (MB), peak = 6029.43 (MB)
[12/01 21:23:18   3333s] ### measure_congestion starts on Thu Dec  1 21:23:18 2022 with memory = 3140.55 (MB), peak = 6029.43 (MB)
[12/01 21:23:18   3333s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.77 [16]--
[12/01 21:23:18   3333s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --8.32 [16]--
[12/01 21:23:18   3333s] #cpu time = 00:00:06, elapsed time = 00:00:03, memory = 3128.67 (MB), peak = 6029.43 (MB)
[12/01 21:23:18   3333s] #
[12/01 21:23:18   3333s] #start global routing iteration 2...
[12/01 21:23:18   3333s] ### init_flow_edge starts on Thu Dec  1 21:23:18 2022 with memory = 3128.67 (MB), peak = 6029.43 (MB)
[12/01 21:23:18   3333s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.97 [16]--
[12/01 21:23:18   3333s] ### routing at level 2 (topmost level) iter 0
[12/01 21:23:18   3334s] ### measure_qor starts on Thu Dec  1 21:23:18 2022 with memory = 3137.32 (MB), peak = 6029.43 (MB)
[12/01 21:23:18   3334s] ### measure_congestion starts on Thu Dec  1 21:23:18 2022 with memory = 3137.32 (MB), peak = 6029.43 (MB)
[12/01 21:23:18   3334s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.39 [16]--
[12/01 21:23:18   3334s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --11.40 [16]--
[12/01 21:23:19   3334s] ### routing at level 2 (topmost level) iter 1
[12/01 21:23:19   3334s] ### measure_qor starts on Thu Dec  1 21:23:19 2022 with memory = 3137.32 (MB), peak = 6029.43 (MB)
[12/01 21:23:19   3334s] ### measure_congestion starts on Thu Dec  1 21:23:19 2022 with memory = 3137.32 (MB), peak = 6029.43 (MB)
[12/01 21:23:19   3334s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.41 [16]--
[12/01 21:23:19   3334s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --14.71 [16]--
[12/01 21:23:19   3334s] ### routing at level 2 (topmost level) iter 2
[12/01 21:23:19   3335s] ### measure_qor starts on Thu Dec  1 21:23:19 2022 with memory = 3137.32 (MB), peak = 6029.43 (MB)
[12/01 21:23:19   3335s] ### measure_congestion starts on Thu Dec  1 21:23:19 2022 with memory = 3137.32 (MB), peak = 6029.43 (MB)
[12/01 21:23:19   3335s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.42 [16]--
[12/01 21:23:19   3335s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --14.59 [16]--
[12/01 21:23:19   3335s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3132.26 (MB), peak = 6029.43 (MB)
[12/01 21:23:19   3335s] #
[12/01 21:23:19   3335s] #start global routing iteration 3...
[12/01 21:23:19   3335s] ### Uniform Hboxes (6x6)
[12/01 21:23:19   3335s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 21:23:20   3337s] ### measure_qor starts on Thu Dec  1 21:23:20 2022 with memory = 3174.77 (MB), peak = 6029.43 (MB)
[12/01 21:23:20   3337s] ### measure_congestion starts on Thu Dec  1 21:23:20 2022 with memory = 3174.77 (MB), peak = 6029.43 (MB)
[12/01 21:23:20   3337s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.79 [16]--
[12/01 21:23:20   3337s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --10.24 [16]--
[12/01 21:23:20   3337s] ### measure_congestion starts on Thu Dec  1 21:23:20 2022 with memory = 3174.77 (MB), peak = 6029.43 (MB)
[12/01 21:23:20   3337s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.95 [16]--
[12/01 21:23:21   3337s] ### Uniform Hboxes (6x6)
[12/01 21:23:21   3337s] ### routing at level 1 iter 1 for 0 hboxes
[12/01 21:23:21   3339s] ### measure_qor starts on Thu Dec  1 21:23:21 2022 with memory = 3176.93 (MB), peak = 6029.43 (MB)
[12/01 21:23:21   3339s] ### measure_congestion starts on Thu Dec  1 21:23:21 2022 with memory = 3176.93 (MB), peak = 6029.43 (MB)
[12/01 21:23:21   3339s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.53 [16]--
[12/01 21:23:21   3339s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --10.92 [16]--
[12/01 21:23:21   3339s] ### measure_congestion starts on Thu Dec  1 21:23:21 2022 with memory = 3176.93 (MB), peak = 6029.43 (MB)
[12/01 21:23:21   3339s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.70 [16]--
[12/01 21:23:21   3339s] ### Uniform Hboxes (6x6)
[12/01 21:23:21   3339s] ### routing at level 1 iter 2 for 0 hboxes
[12/01 21:23:22   3340s] ### measure_qor starts on Thu Dec  1 21:23:22 2022 with memory = 3176.96 (MB), peak = 6029.43 (MB)
[12/01 21:23:22   3340s] ### measure_congestion starts on Thu Dec  1 21:23:22 2022 with memory = 3176.96 (MB), peak = 6029.43 (MB)
[12/01 21:23:22   3340s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.85 [16]--
[12/01 21:23:22   3341s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --13.40 [16]--
[12/01 21:23:22   3341s] ### measure_congestion starts on Thu Dec  1 21:23:22 2022 with memory = 3176.96 (MB), peak = 6029.43 (MB)
[12/01 21:23:22   3341s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.56 [16]--
[12/01 21:23:22   3341s] ### Uniform Hboxes (6x6)
[12/01 21:23:22   3341s] ### routing at level 1 iter 3 for 0 hboxes
[12/01 21:23:23   3344s] ### measure_qor starts on Thu Dec  1 21:23:23 2022 with memory = 3177.70 (MB), peak = 6029.43 (MB)
[12/01 21:23:23   3344s] ### measure_congestion starts on Thu Dec  1 21:23:23 2022 with memory = 3177.70 (MB), peak = 6029.43 (MB)
[12/01 21:23:23   3344s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.55 [16]--
[12/01 21:23:23   3344s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --10.60 [16]--
[12/01 21:23:23   3344s] ### measure_congestion starts on Thu Dec  1 21:23:23 2022 with memory = 3177.70 (MB), peak = 6029.43 (MB)
[12/01 21:23:23   3344s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.00 [16]--
[12/01 21:23:24   3345s] ### Uniform Hboxes (6x6)
[12/01 21:23:24   3345s] ### routing at level 1 iter 4 for 0 hboxes
[12/01 21:23:25   3348s] ### measure_qor starts on Thu Dec  1 21:23:25 2022 with memory = 3177.87 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3348s] ### measure_congestion starts on Thu Dec  1 21:23:25 2022 with memory = 3177.87 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3348s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.74 [16]--
[12/01 21:23:25   3348s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --11.07 [16]--
[12/01 21:23:25   3348s] ### measure_congestion starts on Thu Dec  1 21:23:25 2022 with memory = 3177.87 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3348s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.47 [16]--
[12/01 21:23:25   3348s] ### routing at level 1 iter 5 for 4 hboxes
[12/01 21:23:25   3348s] ### measure_qor starts on Thu Dec  1 21:23:25 2022 with memory = 3177.87 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3348s] ### measure_congestion starts on Thu Dec  1 21:23:25 2022 with memory = 3177.87 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.58 [16]--
[12/01 21:23:25   3349s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --10.65 [16]--
[12/01 21:23:25   3349s] #cpu time = 00:00:14, elapsed time = 00:00:06, memory = 3137.28 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] ### route_end starts on Thu Dec  1 21:23:25 2022 with memory = 3137.28 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] #Total number of trivial nets (e.g. < 2 pins) = 726 (skipped).
[12/01 21:23:25   3349s] #Total number of routable nets = 117744.
[12/01 21:23:25   3349s] #Total number of nets in the design = 118470.
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] #117744 routable nets have routed wires.
[12/01 21:23:25   3349s] #55 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 21:23:25   3349s] #818 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] #Routed nets constraints summary:
[12/01 21:23:25   3349s] #------------------------------------------------
[12/01 21:23:25   3349s] #        Rules   Pref Extra Space   Unconstrained  
[12/01 21:23:25   3349s] #------------------------------------------------
[12/01 21:23:25   3349s] #      Default                 55           19036  
[12/01 21:23:25   3349s] #------------------------------------------------
[12/01 21:23:25   3349s] #        Total                 55           19036  
[12/01 21:23:25   3349s] #------------------------------------------------
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] #Routing constraints summary of the whole design:
[12/01 21:23:25   3349s] #----------------------------------------------------------------------------
[12/01 21:23:25   3349s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[12/01 21:23:25   3349s] #----------------------------------------------------------------------------
[12/01 21:23:25   3349s] #      Default                250          623            623          116871  
[12/01 21:23:25   3349s] #----------------------------------------------------------------------------
[12/01 21:23:25   3349s] #        Total                250          623            623          116871  
[12/01 21:23:25   3349s] #----------------------------------------------------------------------------
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] ### cal_base_flow starts on Thu Dec  1 21:23:25 2022 with memory = 3137.28 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### init_flow_edge starts on Thu Dec  1 21:23:25 2022 with memory = 3137.28 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.33 [16]--
[12/01 21:23:25   3349s] ### cal_flow starts on Thu Dec  1 21:23:25 2022 with memory = 3137.40 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.99 [16]--
[12/01 21:23:25   3349s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.03 [16]--
[12/01 21:23:25   3349s] ### report_overcon starts on Thu Dec  1 21:23:25 2022 with memory = 3137.40 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] #                 OverCon       OverCon       OverCon          
[12/01 21:23:25   3349s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/01 21:23:25   3349s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[12/01 21:23:25   3349s] #  --------------------------------------------------------------------------
[12/01 21:23:25   3349s] #  METAL2     5188(19.5%)    301(1.13%)      3(0.01%)   (20.6%)     0.91  
[12/01 21:23:25   3349s] #  METAL3      645(2.00%)     17(0.05%)      0(0.00%)   (2.06%)     0.65  
[12/01 21:23:25   3349s] #  METAL4     1274(4.78%)     30(0.11%)      0(0.00%)   (4.90%)     0.71  
[12/01 21:23:25   3349s] #  METAL5      116(0.43%)      0(0.00%)      0(0.00%)   (0.43%)     0.37  
[12/01 21:23:25   3349s] #  --------------------------------------------------------------------------
[12/01 21:23:25   3349s] #     Total   7223(6.44%)    348(0.31%)      3(0.00%)   (6.75%)
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[12/01 21:23:25   3349s] #  Overflow after GR: 0.69% H + 6.06% V
[12/01 21:23:25   3349s] #
[12/01 21:23:25   3349s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.00 [16]--
[12/01 21:23:25   3349s] ### cal_base_flow starts on Thu Dec  1 21:23:25 2022 with memory = 3137.40 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### init_flow_edge starts on Thu Dec  1 21:23:25 2022 with memory = 3137.40 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.23 [16]--
[12/01 21:23:25   3349s] ### cal_flow starts on Thu Dec  1 21:23:25 2022 with memory = 3137.40 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.99 [16]--
[12/01 21:23:25   3349s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.02 [16]--
[12/01 21:23:25   3349s] ### export_cong_map starts on Thu Dec  1 21:23:25 2022 with memory = 3137.40 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### PDZT_Export::export_cong_map starts on Thu Dec  1 21:23:25 2022 with memory = 3137.54 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --2.44 [16]--
[12/01 21:23:25   3349s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.94 [16]--
[12/01 21:23:25   3349s] ### import_cong_map starts on Thu Dec  1 21:23:25 2022 with memory = 3137.54 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.85 [16]--
[12/01 21:23:25   3349s] ### update starts on Thu Dec  1 21:23:25 2022 with memory = 3137.54 (MB), peak = 6029.43 (MB)
[12/01 21:23:25   3349s] #Complete Global Routing.
[12/01 21:23:25   3349s] #Total number of nets with non-default rule or having extra spacing = 250
[12/01 21:23:25   3349s] #Total wire length = 5660755 um.
[12/01 21:23:25   3349s] #Total half perimeter of net bounding box = 5266099 um.
[12/01 21:23:25   3349s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 21:23:25   3349s] #Total wire length on LAYER METAL2 = 945435 um.
[12/01 21:23:25   3349s] #Total wire length on LAYER METAL3 = 1436036 um.
[12/01 21:23:25   3349s] #Total wire length on LAYER METAL4 = 2119720 um.
[12/01 21:23:25   3349s] #Total wire length on LAYER METAL5 = 1159563 um.
[12/01 21:23:25   3349s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:23:25   3349s] #Total number of vias = 719206
[12/01 21:23:25   3349s] #Up-Via Summary (total 719206):
[12/01 21:23:25   3349s] #           
[12/01 21:23:25   3349s] #-----------------------
[12/01 21:23:25   3349s] # METAL1         333181
[12/01 21:23:25   3349s] # METAL2         254637
[12/01 21:23:25   3349s] # METAL3          96620
[12/01 21:23:25   3349s] # METAL4          34768
[12/01 21:23:25   3349s] #-----------------------
[12/01 21:23:25   3349s] #                719206 
[12/01 21:23:25   3349s] #
[12/01 21:23:26   3350s] ### update cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --3.29 [16]--
[12/01 21:23:26   3350s] ### report_overcon starts on Thu Dec  1 21:23:26 2022 with memory = 3144.49 (MB), peak = 6029.43 (MB)
[12/01 21:23:26   3350s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --0.99 [16]--
[12/01 21:23:26   3350s] ### report_overcon starts on Thu Dec  1 21:23:26 2022 with memory = 3144.49 (MB), peak = 6029.43 (MB)
[12/01 21:23:26   3350s] #Max overcon = 5 tracks.
[12/01 21:23:26   3350s] #Total overcon = 6.79%.
[12/01 21:23:26   3350s] #Worst layer Gcell overcon rate = 4.99%.
[12/01 21:23:26   3350s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.00 [16]--
[12/01 21:23:26   3350s] ### route_end cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:5.9 GB --1.57 [16]--
[12/01 21:23:26   3350s] ### global_route design signature (43): route=1660848412 net_attr=1556316555
[12/01 21:23:26   3350s] #
[12/01 21:23:26   3350s] #Global routing statistics:
[12/01 21:23:26   3350s] #Cpu time = 00:00:27
[12/01 21:23:26   3350s] #Elapsed time = 00:00:12
[12/01 21:23:26   3350s] #Increased memory = 42.05 (MB)
[12/01 21:23:26   3350s] #Total memory = 3136.83 (MB)
[12/01 21:23:26   3350s] #Peak memory = 6029.43 (MB)
[12/01 21:23:26   3350s] #
[12/01 21:23:26   3350s] #Finished global routing on Thu Dec  1 21:23:26 2022
[12/01 21:23:26   3350s] #
[12/01 21:23:26   3350s] #
[12/01 21:23:26   3350s] ### Time Record (Global Routing) is uninstalled.
[12/01 21:23:26   3350s] ### Time Record (Data Preparation) is installed.
[12/01 21:23:26   3351s] ### Time Record (Data Preparation) is uninstalled.
[12/01 21:23:26   3351s] ### track-assign external-init starts on Thu Dec  1 21:23:26 2022 with memory = 3133.72 (MB), peak = 6029.43 (MB)
[12/01 21:23:26   3351s] ### Time Record (Track Assignment) is installed.
[12/01 21:23:26   3352s] ### Time Record (Track Assignment) is uninstalled.
[12/01 21:23:26   3352s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --2.61 [16]--
[12/01 21:23:26   3352s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3133.72 (MB), peak = 6029.43 (MB)
[12/01 21:23:26   3352s] ### track-assign engine-init starts on Thu Dec  1 21:23:26 2022 with memory = 3133.72 (MB), peak = 6029.43 (MB)
[12/01 21:23:26   3352s] ### Time Record (Track Assignment) is installed.
[12/01 21:23:27   3352s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:5.9 GB --1.26 [16]--
[12/01 21:23:27   3352s] ### track-assign core-engine starts on Thu Dec  1 21:23:27 2022 with memory = 3133.72 (MB), peak = 6029.43 (MB)
[12/01 21:23:27   3352s] #Start Track Assignment.
[12/01 21:23:29   3357s] #Done with 21888 horizontal wires in 7 hboxes and 20699 vertical wires in 7 hboxes.
[12/01 21:23:31   3361s] #Done with 3669 horizontal wires in 7 hboxes and 2330 vertical wires in 7 hboxes.
[12/01 21:23:32   3362s] #Complete Track Assignment.
[12/01 21:23:32   3362s] #Total number of nets with non-default rule or having extra spacing = 250
[12/01 21:23:32   3362s] #Total wire length = 5649493 um.
[12/01 21:23:32   3362s] #Total half perimeter of net bounding box = 5266099 um.
[12/01 21:23:32   3362s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 21:23:32   3362s] #Total wire length on LAYER METAL2 = 945601 um.
[12/01 21:23:32   3362s] #Total wire length on LAYER METAL3 = 1432218 um.
[12/01 21:23:32   3362s] #Total wire length on LAYER METAL4 = 2113876 um.
[12/01 21:23:32   3362s] #Total wire length on LAYER METAL5 = 1157798 um.
[12/01 21:23:32   3362s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 21:23:32   3362s] #Total number of vias = 719206
[12/01 21:23:32   3362s] #Up-Via Summary (total 719206):
[12/01 21:23:32   3362s] #           
[12/01 21:23:32   3362s] #-----------------------
[12/01 21:23:32   3362s] # METAL1         333181
[12/01 21:23:32   3362s] # METAL2         254637
[12/01 21:23:32   3362s] # METAL3          96620
[12/01 21:23:32   3362s] # METAL4          34768
[12/01 21:23:32   3362s] #-----------------------
[12/01 21:23:32   3362s] #                719206 
[12/01 21:23:32   3362s] #
[12/01 21:23:32   3362s] ### track_assign design signature (46): route=305891468
[12/01 21:23:32   3362s] ### track-assign core-engine cpu:00:00:10, real:00:00:05, mem:3.4 GB, peak:5.9 GB --2.13 [16]--
[12/01 21:23:32   3362s] ### Time Record (Track Assignment) is uninstalled.
[12/01 21:23:32   3363s] #cpu time = 00:00:11, elapsed time = 00:00:05, memory = 3129.90 (MB), peak = 6029.43 (MB)
[12/01 21:23:32   3363s] #
[12/01 21:23:32   3363s] #number of short segments in preferred routing layers
[12/01 21:23:32   3363s] #	
[12/01 21:23:32   3363s] #	
[12/01 21:23:32   3363s] #
[12/01 21:23:32   3363s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/01 21:23:32   3363s] #Cpu time = 00:00:43
[12/01 21:23:32   3363s] #Elapsed time = 00:00:20
[12/01 21:23:32   3363s] #Increased memory = 44.38 (MB)
[12/01 21:23:32   3363s] #Total memory = 3132.47 (MB)
[12/01 21:23:32   3363s] #Peak memory = 6029.43 (MB)
[12/01 21:23:32   3363s] #Using multithreading with 16 threads.
[12/01 21:23:32   3364s] ### Time Record (Detail Routing) is installed.
[12/01 21:23:33   3364s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/01 21:23:33   3365s] #
[12/01 21:23:33   3365s] #Start Detail Routing..
[12/01 21:23:33   3365s] #start initial detail routing ...
[12/01 21:23:34   3366s] ### Design has 0 dirty nets, 88830 dirty-areas)
[12/01 21:23:53   3660s] # ECO: 0.1% of the total area was rechecked for DRC, and 60.0% required routing.
[12/01 21:23:53   3661s] #   number of violations = 8552
[12/01 21:23:53   3661s] #
[12/01 21:23:53   3661s] #    By Layer and Type :
[12/01 21:23:53   3661s] #	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
[12/01 21:23:53   3661s] #	METAL1        1        0        0        0        0        0        1
[12/01 21:23:53   3661s] #	METAL2     1227        6     4415       12        0      172     5832
[12/01 21:23:53   3661s] #	METAL3      391        0     1731        0        0       15     2137
[12/01 21:23:53   3661s] #	METAL4      117        0      285        0        2       25      429
[12/01 21:23:53   3661s] #	METAL5       24        0      129        0        0        0      153
[12/01 21:23:53   3661s] #	Totals     1760        6     6560       12        2      212     8552
[12/01 21:23:53   3661s] #14861 out of 117131 instances (12.7%) need to be verified(marked ipoed), dirty area = 5.1%.
[12/01 21:23:53   3661s] #0.0% of the total area is being checked for drcs
[12/01 21:23:53   3661s] #0.0% of the total area was checked
[12/01 21:23:53   3661s] #   number of violations = 8552
[12/01 21:23:53   3661s] #
[12/01 21:23:53   3661s] #    By Layer and Type :
[12/01 21:23:53   3661s] #	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
[12/01 21:23:53   3661s] #	METAL1        1        0        0        0        0        0        1
[12/01 21:23:53   3661s] #	METAL2     1227        6     4415       12        0      172     5832
[12/01 21:23:53   3661s] #	METAL3      391        0     1731        0        0       15     2137
[12/01 21:23:53   3661s] #	METAL4      117        0      285        0        2       25      429
[12/01 21:23:53   3661s] #	METAL5       24        0      129        0        0        0      153
[12/01 21:23:53   3661s] #	Totals     1760        6     6560       12        2      212     8552
[12/01 21:23:53   3661s] #cpu time = 00:04:56, elapsed time = 00:00:20, memory = 3178.94 (MB), peak = 6029.43 (MB)
[12/01 21:23:53   3665s] #start 1st optimization iteration ...
[12/01 21:23:55   3695s] #    completing 10% with 7993 violations
[12/01 21:23:55   3695s] #    elapsed time = 00:00:02, memory = 4218.01 (MB)
[12/01 21:24:02   3799s] #    completing 20% with 5917 violations
[12/01 21:24:02   3799s] #    elapsed time = 00:00:09, memory = 5387.25 (MB)
[12/01 21:24:04   3825s] #    completing 30% with 5795 violations
[12/01 21:24:04   3825s] #    elapsed time = 00:00:10, memory = 5384.09 (MB)
[12/01 21:24:11   3902s] #    completing 40% with 4891 violations
[12/01 21:24:11   3902s] #    elapsed time = 00:00:18, memory = 5385.30 (MB)
[12/01 21:24:14   3945s] #    completing 50% with 4564 violations
[12/01 21:24:14   3945s] #    elapsed time = 00:00:21, memory = 5384.82 (MB)
[12/01 21:24:17   3985s] #    completing 60% with 4112 violations
[12/01 21:24:17   3985s] #    elapsed time = 00:00:23, memory = 5385.45 (MB)
[12/01 21:24:22   4066s] #    completing 70% with 3112 violations
[12/01 21:24:22   4066s] #    elapsed time = 00:00:29, memory = 5385.51 (MB)
[12/01 21:24:23   4085s] #    completing 80% with 3131 violations
[12/01 21:24:23   4085s] #    elapsed time = 00:00:30, memory = 5383.50 (MB)
[12/01 21:24:30   4145s] #    completing 90% with 2356 violations
[12/01 21:24:30   4145s] #    elapsed time = 00:00:37, memory = 5384.62 (MB)
[12/01 21:24:33   4175s] #    completing 100% with 2483 violations
[12/01 21:24:33   4175s] #    elapsed time = 00:00:40, memory = 5380.64 (MB)
[12/01 21:24:33   4176s] #   number of violations = 2483
[12/01 21:24:33   4176s] #
[12/01 21:24:33   4176s] #    By Layer and Type :
[12/01 21:24:33   4176s] #	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
[12/01 21:24:33   4176s] #	METAL1        0        0        0        0        0        0        0
[12/01 21:24:33   4176s] #	METAL2       77        2       98        4        0        2      183
[12/01 21:24:33   4176s] #	METAL3      272        0      529        0        0        8      809
[12/01 21:24:33   4176s] #	METAL4      182        0      912        0        3       88     1185
[12/01 21:24:33   4176s] #	METAL5       41        0      265        0        0        0      306
[12/01 21:24:33   4176s] #	Totals      572        2     1804        4        3       98     2483
[12/01 21:24:33   4176s] #cpu time = 00:08:31, elapsed time = 00:00:40, memory = 3183.92 (MB), peak = 6029.43 (MB)
[12/01 21:24:33   4176s] #start 2nd optimization iteration ...
[12/01 21:25:58   4423s] #   number of violations = 1396
[12/01 21:25:58   4423s] #
[12/01 21:25:58   4423s] #    By Layer and Type :
[12/01 21:25:58   4423s] #	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
[12/01 21:25:58   4423s] #	METAL1        0        0        0        0        0        0        0
[12/01 21:25:58   4423s] #	METAL2       26        1       30        3        0        2       62
[12/01 21:25:58   4423s] #	METAL3      146        0      254        0        0        2      402
[12/01 21:25:58   4423s] #	METAL4      118        0      583        0        1       48      750
[12/01 21:25:58   4423s] #	METAL5       29        0      153        0        0        0      182
[12/01 21:25:58   4423s] #	Totals      319        1     1020        3        1       52     1396
[12/01 21:25:58   4424s] #cpu time = 00:04:07, elapsed time = 00:01:24, memory = 3189.69 (MB), peak = 6029.43 (MB)
[12/01 21:25:58   4424s] #start 3rd optimization iteration ...
[12/01 21:26:40   4540s] #   number of violations = 1141
[12/01 21:26:40   4540s] #
[12/01 21:26:40   4540s] #    By Layer and Type :
[12/01 21:26:40   4540s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:26:40   4540s] #	METAL1        0        0        0        0        0
[12/01 21:26:40   4540s] #	METAL2       15       27        0        0       42
[12/01 21:26:40   4540s] #	METAL3       98      208        0        4      310
[12/01 21:26:40   4540s] #	METAL4       88      480        1       55      624
[12/01 21:26:40   4540s] #	METAL5       24      141        0        0      165
[12/01 21:26:40   4540s] #	Totals      225      856        1       59     1141
[12/01 21:26:40   4540s] #cpu time = 00:01:56, elapsed time = 00:00:42, memory = 3183.94 (MB), peak = 6029.43 (MB)
[12/01 21:26:40   4540s] #start 4th optimization iteration ...
[12/01 21:27:16   4657s] #   number of violations = 926
[12/01 21:27:16   4657s] #
[12/01 21:27:16   4657s] #    By Layer and Type :
[12/01 21:27:16   4657s] #	         MetSpc    Short     Loop   CShort      Mar   Totals
[12/01 21:27:16   4657s] #	METAL1        0        0        0        1        0        1
[12/01 21:27:16   4657s] #	METAL2       14       32        1        0        0       47
[12/01 21:27:16   4657s] #	METAL3       58      179        0        0        3      240
[12/01 21:27:16   4657s] #	METAL4       65      382        0        1       34      482
[12/01 21:27:16   4657s] #	METAL5       15      141        0        0        0      156
[12/01 21:27:16   4657s] #	Totals      152      734        1        2       37      926
[12/01 21:27:16   4657s] #cpu time = 00:01:58, elapsed time = 00:00:36, memory = 3182.63 (MB), peak = 6029.43 (MB)
[12/01 21:27:16   4658s] #start 5th optimization iteration ...
[12/01 21:27:59   4784s] #   number of violations = 733
[12/01 21:27:59   4784s] #
[12/01 21:27:59   4784s] #    By Layer and Type :
[12/01 21:27:59   4784s] #	         MetSpc    Short      Mar   Totals
[12/01 21:27:59   4784s] #	METAL1        0        0        0        0
[12/01 21:27:59   4784s] #	METAL2       13       19        0       32
[12/01 21:27:59   4784s] #	METAL3       52      152        0      204
[12/01 21:27:59   4784s] #	METAL4       47      292       28      367
[12/01 21:27:59   4784s] #	METAL5       15      115        0      130
[12/01 21:27:59   4784s] #	Totals      127      578       28      733
[12/01 21:27:59   4784s] #cpu time = 00:02:06, elapsed time = 00:00:43, memory = 3184.21 (MB), peak = 6029.43 (MB)
[12/01 21:27:59   4784s] #start 6th optimization iteration ...
[12/01 21:29:12   4940s] #   number of violations = 745
[12/01 21:29:12   4940s] #
[12/01 21:29:12   4940s] #    By Layer and Type :
[12/01 21:29:12   4940s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:29:12   4940s] #	METAL1        0        0        0        0        0
[12/01 21:29:12   4940s] #	METAL2        7       14        0        0       21
[12/01 21:29:12   4940s] #	METAL3       65      159        0        3      227
[12/01 21:29:12   4940s] #	METAL4       54      304        1       27      386
[12/01 21:29:12   4940s] #	METAL5       19       92        0        0      111
[12/01 21:29:12   4940s] #	Totals      145      569        1       30      745
[12/01 21:29:12   4940s] #cpu time = 00:02:36, elapsed time = 00:01:13, memory = 3186.19 (MB), peak = 6029.43 (MB)
[12/01 21:29:12   4940s] #start 7th optimization iteration ...
[12/01 21:30:36   5104s] #   number of violations = 656
[12/01 21:30:36   5104s] #
[12/01 21:30:36   5104s] #    By Layer and Type :
[12/01 21:30:36   5104s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:30:36   5104s] #	METAL1        0        0        0        0        0
[12/01 21:30:36   5104s] #	METAL2        9        8        0        0       17
[12/01 21:30:36   5104s] #	METAL3       44      117        0        2      163
[12/01 21:30:36   5104s] #	METAL4       66      280        4       31      381
[12/01 21:30:36   5104s] #	METAL5       19       76        0        0       95
[12/01 21:30:36   5104s] #	Totals      138      481        4       33      656
[12/01 21:30:36   5104s] #cpu time = 00:02:44, elapsed time = 00:01:24, memory = 3187.56 (MB), peak = 6029.43 (MB)
[12/01 21:30:36   5104s] #start 8th optimization iteration ...
[12/01 21:31:09   5193s] #   number of violations = 641
[12/01 21:31:09   5193s] #
[12/01 21:31:09   5193s] #    By Layer and Type :
[12/01 21:31:09   5193s] #	         MetSpc    Short      Mar   Totals
[12/01 21:31:09   5193s] #	METAL1        0        0        0        0
[12/01 21:31:09   5193s] #	METAL2        8        8        0       16
[12/01 21:31:09   5193s] #	METAL3       53      108        1      162
[12/01 21:31:09   5193s] #	METAL4       63      285       26      374
[12/01 21:31:09   5193s] #	METAL5       15       74        0       89
[12/01 21:31:09   5193s] #	Totals      139      475       27      641
[12/01 21:31:09   5193s] #cpu time = 00:01:29, elapsed time = 00:00:33, memory = 3180.68 (MB), peak = 6029.43 (MB)
[12/01 21:31:09   5193s] #start 9th optimization iteration ...
[12/01 21:31:44   5275s] #   number of violations = 675
[12/01 21:31:44   5275s] #
[12/01 21:31:44   5275s] #    By Layer and Type :
[12/01 21:31:44   5275s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:31:44   5275s] #	METAL1        0        0        0        0        0
[12/01 21:31:44   5275s] #	METAL2        8       11        0        0       19
[12/01 21:31:44   5275s] #	METAL3       37      100        0        1      138
[12/01 21:31:44   5275s] #	METAL4       65      307        2       26      400
[12/01 21:31:44   5275s] #	METAL5       21       97        0        0      118
[12/01 21:31:44   5275s] #	Totals      131      515        2       27      675
[12/01 21:31:44   5275s] #cpu time = 00:01:22, elapsed time = 00:00:35, memory = 3179.85 (MB), peak = 6029.43 (MB)
[12/01 21:31:44   5275s] #start 10th optimization iteration ...
[12/01 21:32:39   5377s] #   number of violations = 636
[12/01 21:32:39   5377s] #
[12/01 21:32:39   5377s] #    By Layer and Type :
[12/01 21:32:39   5377s] #	         MetSpc    Short     Loop   CShort      Mar   Totals
[12/01 21:32:39   5377s] #	METAL1        0        0        0        0        0        0
[12/01 21:32:39   5377s] #	METAL2        5       12        1        0        1       19
[12/01 21:32:39   5377s] #	METAL3       24       84        0        0        1      109
[12/01 21:32:39   5377s] #	METAL4       50      298        0        2       33      383
[12/01 21:32:39   5377s] #	METAL5       21      104        0        0        0      125
[12/01 21:32:39   5377s] #	Totals      100      498        1        2       35      636
[12/01 21:32:39   5377s] #cpu time = 00:01:42, elapsed time = 00:00:55, memory = 3178.94 (MB), peak = 6029.43 (MB)
[12/01 21:32:39   5377s] #start 11th optimization iteration ...
[12/01 21:34:12   5535s] #   number of violations = 605
[12/01 21:34:12   5535s] #
[12/01 21:34:12   5535s] #    By Layer and Type :
[12/01 21:34:12   5535s] #	         MetSpc    Short     Loop   CShort      Mar   Totals
[12/01 21:34:12   5535s] #	METAL1        0        0        0        1        0        1
[12/01 21:34:12   5535s] #	METAL2       10       11        1        0        0       22
[12/01 21:34:12   5535s] #	METAL3       30       76        0        0        1      107
[12/01 21:34:12   5535s] #	METAL4       51      293        0        1       34      379
[12/01 21:34:12   5535s] #	METAL5       13       83        0        0        0       96
[12/01 21:34:12   5535s] #	Totals      104      463        1        2       35      605
[12/01 21:34:12   5535s] #cpu time = 00:02:38, elapsed time = 00:01:33, memory = 3183.34 (MB), peak = 6029.43 (MB)
[12/01 21:34:12   5535s] #start 12th optimization iteration ...
[12/01 21:35:50   5708s] #   number of violations = 590
[12/01 21:35:50   5708s] #
[12/01 21:35:50   5708s] #    By Layer and Type :
[12/01 21:35:50   5708s] #	         MetSpc    Short      Mar   Totals
[12/01 21:35:50   5708s] #	METAL1        0        0        0        0
[12/01 21:35:50   5708s] #	METAL2        6       12        1       19
[12/01 21:35:50   5708s] #	METAL3       27       80        0      107
[12/01 21:35:50   5708s] #	METAL4       39      293       32      364
[12/01 21:35:50   5708s] #	METAL5       18       82        0      100
[12/01 21:35:50   5708s] #	Totals       90      467       33      590
[12/01 21:35:50   5708s] #cpu time = 00:02:53, elapsed time = 00:01:38, memory = 3184.54 (MB), peak = 6029.43 (MB)
[12/01 21:35:50   5708s] #start 13th optimization iteration ...
[12/01 21:37:55   5934s] #   number of violations = 588
[12/01 21:37:55   5934s] #
[12/01 21:37:55   5934s] #    By Layer and Type :
[12/01 21:37:55   5934s] #	         MetSpc    Short     Loop      Mar   Totals
[12/01 21:37:55   5934s] #	METAL1        0        0        0        0        0
[12/01 21:37:55   5934s] #	METAL2        4        4        2        0       10
[12/01 21:37:55   5934s] #	METAL3       30       76        0        0      106
[12/01 21:37:55   5934s] #	METAL4       52      286        0       28      366
[12/01 21:37:55   5934s] #	METAL5       22       84        0        0      106
[12/01 21:37:55   5934s] #	Totals      108      450        2       28      588
[12/01 21:37:55   5934s] #cpu time = 00:03:46, elapsed time = 00:02:05, memory = 3185.12 (MB), peak = 6029.43 (MB)
[12/01 21:37:55   5934s] #start 14th optimization iteration ...
[12/01 21:39:01   6055s] #   number of violations = 561
[12/01 21:39:01   6055s] #
[12/01 21:39:01   6055s] #    By Layer and Type :
[12/01 21:39:01   6055s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:39:01   6055s] #	METAL1        0        0        0        0        0
[12/01 21:39:01   6055s] #	METAL2        2        5        0        0        7
[12/01 21:39:01   6055s] #	METAL3       19       55        0        0       74
[12/01 21:39:01   6055s] #	METAL4       49      306        2       29      386
[12/01 21:39:01   6055s] #	METAL5       20       74        0        0       94
[12/01 21:39:01   6055s] #	Totals       90      440        2       29      561
[12/01 21:39:02   6056s] #cpu time = 00:02:01, elapsed time = 00:01:06, memory = 3182.24 (MB), peak = 6029.43 (MB)
[12/01 21:39:02   6056s] #start 15th optimization iteration ...
[12/01 21:39:26   6111s] #   number of violations = 524
[12/01 21:39:26   6111s] #
[12/01 21:39:26   6111s] #    By Layer and Type :
[12/01 21:39:26   6111s] #	         MetSpc    Short     Loop   CShort      Mar   Totals
[12/01 21:39:26   6111s] #	METAL1        0        0        0        0        0        0
[12/01 21:39:26   6111s] #	METAL2        8       19        1        0        0       28
[12/01 21:39:26   6111s] #	METAL3       37       74        0        0        0      111
[12/01 21:39:26   6111s] #	METAL4       32      251        0        1       19      303
[12/01 21:39:26   6111s] #	METAL5       12       70        0        0        0       82
[12/01 21:39:26   6111s] #	Totals       89      414        1        1       19      524
[12/01 21:39:26   6111s] #cpu time = 00:00:55, elapsed time = 00:00:24, memory = 3179.65 (MB), peak = 6029.43 (MB)
[12/01 21:39:26   6111s] #start 16th optimization iteration ...
[12/01 21:40:17   6212s] #   number of violations = 453
[12/01 21:40:17   6212s] #
[12/01 21:40:17   6212s] #    By Layer and Type :
[12/01 21:40:17   6212s] #	         MetSpc    Short      Mar   Totals
[12/01 21:40:17   6212s] #	METAL1        0        0        0        0
[12/01 21:40:17   6212s] #	METAL2        6        5        0       11
[12/01 21:40:17   6212s] #	METAL3       20       57        0       77
[12/01 21:40:17   6212s] #	METAL4       29      237       22      288
[12/01 21:40:17   6212s] #	METAL5       15       62        0       77
[12/01 21:40:17   6212s] #	Totals       70      361       22      453
[12/01 21:40:17   6212s] #cpu time = 00:01:41, elapsed time = 00:00:51, memory = 3176.57 (MB), peak = 6029.43 (MB)
[12/01 21:40:17   6212s] #start 17th optimization iteration ...
[12/01 21:41:18   6307s] #   number of violations = 480
[12/01 21:41:18   6307s] #
[12/01 21:41:18   6307s] #    By Layer and Type :
[12/01 21:41:18   6307s] #	         MetSpc    Short      Mar   Totals
[12/01 21:41:18   6307s] #	METAL1        0        0        0        0
[12/01 21:41:18   6307s] #	METAL2        1        9        0       10
[12/01 21:41:18   6307s] #	METAL3       26       66        0       92
[12/01 21:41:18   6307s] #	METAL4       27      239       29      295
[12/01 21:41:18   6307s] #	METAL5       11       72        0       83
[12/01 21:41:18   6307s] #	Totals       65      386       29      480
[12/01 21:41:18   6307s] #cpu time = 00:01:35, elapsed time = 00:01:01, memory = 3179.38 (MB), peak = 6029.43 (MB)
[12/01 21:41:18   6307s] #start 18th optimization iteration ...
[12/01 21:42:13   6412s] #   number of violations = 479
[12/01 21:42:13   6412s] #
[12/01 21:42:13   6412s] #    By Layer and Type :
[12/01 21:42:13   6412s] #	         MetSpc    Short      Mar   Totals
[12/01 21:42:13   6412s] #	METAL1        0        0        0        0
[12/01 21:42:13   6412s] #	METAL2        3       10        0       13
[12/01 21:42:13   6412s] #	METAL3       20       68        3       91
[12/01 21:42:13   6412s] #	METAL4       31      264       15      310
[12/01 21:42:13   6412s] #	METAL5       11       54        0       65
[12/01 21:42:13   6412s] #	Totals       65      396       18      479
[12/01 21:42:13   6412s] #cpu time = 00:01:45, elapsed time = 00:00:55, memory = 3182.26 (MB), peak = 6029.43 (MB)
[12/01 21:42:13   6412s] #start 19th optimization iteration ...
[12/01 21:43:24   6539s] #   number of violations = 425
[12/01 21:43:24   6539s] #
[12/01 21:43:24   6539s] #    By Layer and Type :
[12/01 21:43:24   6539s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:43:24   6539s] #	METAL1        0        0        0        0        0
[12/01 21:43:24   6539s] #	METAL2        3        9        0        0       12
[12/01 21:43:24   6539s] #	METAL3       16       39        0        0       55
[12/01 21:43:24   6539s] #	METAL4       38      220        1       22      281
[12/01 21:43:24   6539s] #	METAL5       11       66        0        0       77
[12/01 21:43:24   6539s] #	Totals       68      334        1       22      425
[12/01 21:43:24   6539s] #cpu time = 00:02:07, elapsed time = 00:01:12, memory = 3181.76 (MB), peak = 6029.43 (MB)
[12/01 21:43:24   6539s] #start 20th optimization iteration ...
[12/01 21:44:13   6623s] #   number of violations = 433
[12/01 21:44:13   6623s] #
[12/01 21:44:13   6623s] #    By Layer and Type :
[12/01 21:44:13   6623s] #	         MetSpc    Short      Mar   Totals
[12/01 21:44:13   6623s] #	METAL1        0        0        0        0
[12/01 21:44:13   6623s] #	METAL2        3        3        0        6
[12/01 21:44:13   6623s] #	METAL3       19       56        0       75
[12/01 21:44:13   6623s] #	METAL4       32      230       25      287
[12/01 21:44:13   6623s] #	METAL5        7       58        0       65
[12/01 21:44:13   6623s] #	Totals       61      347       25      433
[12/01 21:44:13   6623s] #cpu time = 00:01:24, elapsed time = 00:00:49, memory = 3181.98 (MB), peak = 6029.43 (MB)
[12/01 21:44:13   6623s] #start 21th optimization iteration ...
[12/01 21:44:51   6698s] #   number of violations = 374
[12/01 21:44:51   6698s] #
[12/01 21:44:51   6698s] #    By Layer and Type :
[12/01 21:44:51   6698s] #	         MetSpc    Short      Mar   Totals
[12/01 21:44:51   6698s] #	METAL1        0        0        0        0
[12/01 21:44:51   6698s] #	METAL2        3        3        0        6
[12/01 21:44:51   6698s] #	METAL3       18       36        0       54
[12/01 21:44:51   6698s] #	METAL4       21      210       19      250
[12/01 21:44:51   6698s] #	METAL5        9       55        0       64
[12/01 21:44:51   6698s] #	Totals       51      304       19      374
[12/01 21:44:52   6698s] #cpu time = 00:01:15, elapsed time = 00:00:38, memory = 3180.39 (MB), peak = 6029.43 (MB)
[12/01 21:44:52   6698s] #start 22th optimization iteration ...
[12/01 21:45:21   6752s] #   number of violations = 354
[12/01 21:45:21   6752s] #
[12/01 21:45:21   6752s] #    By Layer and Type :
[12/01 21:45:21   6752s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:45:21   6752s] #	METAL1        0        0        0        0        0
[12/01 21:45:21   6752s] #	METAL2        1        3        0        0        4
[12/01 21:45:21   6752s] #	METAL3       10       32        0        1       43
[12/01 21:45:21   6752s] #	METAL4       18      209        2       19      248
[12/01 21:45:21   6752s] #	METAL5       10       49        0        0       59
[12/01 21:45:21   6752s] #	Totals       39      293        2       20      354
[12/01 21:45:21   6752s] #cpu time = 00:00:54, elapsed time = 00:00:29, memory = 3178.95 (MB), peak = 6029.43 (MB)
[12/01 21:45:21   6752s] #start 23th optimization iteration ...
[12/01 21:45:58   6825s] #   number of violations = 355
[12/01 21:45:58   6825s] #
[12/01 21:45:58   6825s] #    By Layer and Type :
[12/01 21:45:58   6825s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:45:58   6825s] #	METAL1        0        0        0        0        0
[12/01 21:45:58   6825s] #	METAL2        3        1        0        0        4
[12/01 21:45:58   6825s] #	METAL3        8       49        0        2       59
[12/01 21:45:58   6825s] #	METAL4       15      195        1       15      226
[12/01 21:45:58   6825s] #	METAL5       12       54        0        0       66
[12/01 21:45:58   6825s] #	Totals       38      299        1       17      355
[12/01 21:45:58   6825s] #cpu time = 00:01:13, elapsed time = 00:00:37, memory = 3178.68 (MB), peak = 6029.43 (MB)
[12/01 21:45:58   6825s] #start 24th optimization iteration ...
[12/01 21:46:35   6895s] #   number of violations = 343
[12/01 21:46:35   6895s] #
[12/01 21:46:35   6895s] #    By Layer and Type :
[12/01 21:46:35   6895s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:46:35   6895s] #	METAL1        0        0        0        0        0
[12/01 21:46:35   6895s] #	METAL2        2        1        0        0        3
[12/01 21:46:35   6895s] #	METAL3       17       25        0        0       42
[12/01 21:46:35   6895s] #	METAL4       26      185        1       16      228
[12/01 21:46:35   6895s] #	METAL5       14       56        0        0       70
[12/01 21:46:35   6895s] #	Totals       59      267        1       16      343
[12/01 21:46:35   6895s] #cpu time = 00:01:10, elapsed time = 00:00:37, memory = 3179.04 (MB), peak = 6029.43 (MB)
[12/01 21:46:35   6895s] #start 25th optimization iteration ...
[12/01 21:47:05   6952s] #   number of violations = 300
[12/01 21:47:05   6952s] #
[12/01 21:47:05   6952s] #    By Layer and Type :
[12/01 21:47:05   6952s] #	         MetSpc    Short      Mar   Totals
[12/01 21:47:05   6952s] #	METAL1        0        0        0        0
[12/01 21:47:05   6952s] #	METAL2        1        1        0        2
[12/01 21:47:05   6952s] #	METAL3       12       25        1       38
[12/01 21:47:05   6952s] #	METAL4       24      159       22      205
[12/01 21:47:05   6952s] #	METAL5        8       47        0       55
[12/01 21:47:05   6952s] #	Totals       45      232       23      300
[12/01 21:47:05   6952s] #cpu time = 00:00:57, elapsed time = 00:00:30, memory = 3180.48 (MB), peak = 6029.43 (MB)
[12/01 21:47:05   6952s] #start 26th optimization iteration ...
[12/01 21:47:36   7005s] #   number of violations = 282
[12/01 21:47:36   7005s] #
[12/01 21:47:36   7005s] #    By Layer and Type :
[12/01 21:47:36   7005s] #	         MetSpc    Short      Mar   Totals
[12/01 21:47:36   7005s] #	METAL1        0        0        0        0
[12/01 21:47:36   7005s] #	METAL2        1        2        0        3
[12/01 21:47:36   7005s] #	METAL3        5       16        0       21
[12/01 21:47:36   7005s] #	METAL4       23      153       21      197
[12/01 21:47:36   7005s] #	METAL5        6       55        0       61
[12/01 21:47:36   7005s] #	Totals       35      226       21      282
[12/01 21:47:36   7005s] #cpu time = 00:00:53, elapsed time = 00:00:31, memory = 3177.35 (MB), peak = 6029.43 (MB)
[12/01 21:47:36   7005s] #start 27th optimization iteration ...
[12/01 21:47:55   7043s] #   number of violations = 294
[12/01 21:47:55   7043s] #
[12/01 21:47:55   7043s] #    By Layer and Type :
[12/01 21:47:55   7043s] #	         MetSpc    Short     Loop      Mar   Totals
[12/01 21:47:55   7043s] #	METAL1        0        0        0        0        0
[12/01 21:47:55   7043s] #	METAL2        5        2        1        0        8
[12/01 21:47:55   7043s] #	METAL3        8       19        0        1       28
[12/01 21:47:55   7043s] #	METAL4       16      167        0       21      204
[12/01 21:47:55   7043s] #	METAL5        6       48        0        0       54
[12/01 21:47:55   7043s] #	Totals       35      236        1       22      294
[12/01 21:47:55   7043s] #cpu time = 00:00:38, elapsed time = 00:00:20, memory = 3178.71 (MB), peak = 6029.43 (MB)
[12/01 21:47:55   7043s] #start 28th optimization iteration ...
[12/01 21:48:19   7089s] #   number of violations = 289
[12/01 21:48:19   7089s] #
[12/01 21:48:19   7089s] #    By Layer and Type :
[12/01 21:48:19   7089s] #	         MetSpc    Short     Loop      Mar   Totals
[12/01 21:48:19   7089s] #	METAL1        0        0        0        0        0
[12/01 21:48:19   7089s] #	METAL2        1        5        1        0        7
[12/01 21:48:19   7089s] #	METAL3        7       19        0        1       27
[12/01 21:48:19   7089s] #	METAL4       18      160        0       15      193
[12/01 21:48:19   7089s] #	METAL5       11       51        0        0       62
[12/01 21:48:19   7089s] #	Totals       37      235        1       16      289
[12/01 21:48:19   7089s] #cpu time = 00:00:46, elapsed time = 00:00:24, memory = 3180.54 (MB), peak = 6029.43 (MB)
[12/01 21:48:19   7089s] #start 29th optimization iteration ...
[12/01 21:48:44   7136s] #   number of violations = 292
[12/01 21:48:44   7136s] #
[12/01 21:48:44   7136s] #    By Layer and Type :
[12/01 21:48:44   7136s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:48:44   7136s] #	METAL1        0        0        0        0        0
[12/01 21:48:44   7136s] #	METAL2        2        3        0        0        5
[12/01 21:48:44   7136s] #	METAL3        6       19        0        0       25
[12/01 21:48:44   7136s] #	METAL4       16      164        1       18      199
[12/01 21:48:44   7136s] #	METAL5        5       58        0        0       63
[12/01 21:48:44   7136s] #	Totals       29      244        1       18      292
[12/01 21:48:44   7136s] #cpu time = 00:00:47, elapsed time = 00:00:24, memory = 3179.46 (MB), peak = 6029.43 (MB)
[12/01 21:48:44   7136s] #start 30th optimization iteration ...
[12/01 21:49:18   7196s] #   number of violations = 303
[12/01 21:49:18   7196s] #
[12/01 21:49:18   7196s] #    By Layer and Type :
[12/01 21:49:18   7196s] #	         MetSpc    Short      Mar   Totals
[12/01 21:49:18   7196s] #	METAL1        0        0        0        0
[12/01 21:49:18   7196s] #	METAL2        0        5        0        5
[12/01 21:49:18   7196s] #	METAL3        9       21        1       31
[12/01 21:49:18   7196s] #	METAL4       19      171       19      209
[12/01 21:49:18   7196s] #	METAL5        9       49        0       58
[12/01 21:49:18   7196s] #	Totals       37      246       20      303
[12/01 21:49:18   7196s] #cpu time = 00:00:59, elapsed time = 00:00:34, memory = 3180.76 (MB), peak = 6029.43 (MB)
[12/01 21:49:18   7196s] #start 31th optimization iteration ...
[12/01 21:50:03   7271s] #   number of violations = 304
[12/01 21:50:03   7271s] #
[12/01 21:50:03   7271s] #    By Layer and Type :
[12/01 21:50:03   7271s] #	         MetSpc    Short      Mar   Totals
[12/01 21:50:03   7271s] #	METAL1        0        0        0        0
[12/01 21:50:03   7271s] #	METAL2        0        3        0        3
[12/01 21:50:03   7271s] #	METAL3        6       28        1       35
[12/01 21:50:03   7271s] #	METAL4       31      165       14      210
[12/01 21:50:03   7271s] #	METAL5       11       45        0       56
[12/01 21:50:03   7271s] #	Totals       48      241       15      304
[12/01 21:50:03   7271s] #cpu time = 00:01:16, elapsed time = 00:00:45, memory = 3178.64 (MB), peak = 6029.43 (MB)
[12/01 21:50:03   7271s] #start 32th optimization iteration ...
[12/01 21:50:31   7331s] #   number of violations = 352
[12/01 21:50:31   7331s] #
[12/01 21:50:31   7331s] #    By Layer and Type :
[12/01 21:50:31   7331s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:50:31   7331s] #	METAL1        0        0        0        0        0
[12/01 21:50:31   7331s] #	METAL2        1        4        0        0        5
[12/01 21:50:31   7331s] #	METAL3       15       34        0        1       50
[12/01 21:50:31   7331s] #	METAL4       36      198        1       12      247
[12/01 21:50:31   7331s] #	METAL5        7       43        0        0       50
[12/01 21:50:31   7331s] #	Totals       59      279        1       13      352
[12/01 21:50:31   7331s] #cpu time = 00:00:59, elapsed time = 00:00:29, memory = 3178.30 (MB), peak = 6029.43 (MB)
[12/01 21:50:31   7331s] #start 33th optimization iteration ...
[12/01 21:51:06   7402s] #   number of violations = 321
[12/01 21:51:06   7402s] #
[12/01 21:51:06   7402s] #    By Layer and Type :
[12/01 21:51:06   7402s] #	         MetSpc    Short      Mar   Totals
[12/01 21:51:06   7402s] #	METAL1        0        0        0        0
[12/01 21:51:06   7402s] #	METAL2        1        2        0        3
[12/01 21:51:06   7402s] #	METAL3       16       24        0       40
[12/01 21:51:06   7402s] #	METAL4       30      178       13      221
[12/01 21:51:06   7402s] #	METAL5       10       47        0       57
[12/01 21:51:06   7402s] #	Totals       57      251       13      321
[12/01 21:51:06   7402s] #cpu time = 00:01:11, elapsed time = 00:00:35, memory = 3179.80 (MB), peak = 6029.43 (MB)
[12/01 21:51:06   7402s] #start 34th optimization iteration ...
[12/01 21:51:36   7463s] #   number of violations = 310
[12/01 21:51:36   7463s] #
[12/01 21:51:36   7463s] #    By Layer and Type :
[12/01 21:51:36   7463s] #	         MetSpc    Short      Mar   Totals
[12/01 21:51:36   7463s] #	METAL1        0        0        0        0
[12/01 21:51:36   7463s] #	METAL2        4        3        0        7
[12/01 21:51:36   7463s] #	METAL3        7       20        0       27
[12/01 21:51:36   7463s] #	METAL4       21      186       20      227
[12/01 21:51:36   7463s] #	METAL5        4       45        0       49
[12/01 21:51:36   7463s] #	Totals       36      254       20      310
[12/01 21:51:36   7463s] #cpu time = 00:01:02, elapsed time = 00:00:29, memory = 3179.52 (MB), peak = 6029.43 (MB)
[12/01 21:51:36   7463s] #start 35th optimization iteration ...
[12/01 21:51:58   7509s] #   number of violations = 313
[12/01 21:51:58   7509s] #
[12/01 21:51:58   7509s] #    By Layer and Type :
[12/01 21:51:58   7509s] #	         MetSpc    Short      Mar   Totals
[12/01 21:51:58   7509s] #	METAL1        0        0        0        0
[12/01 21:51:58   7509s] #	METAL2        3        3        0        6
[12/01 21:51:58   7509s] #	METAL3       11       23        0       34
[12/01 21:51:58   7509s] #	METAL4       31      177       21      229
[12/01 21:51:58   7509s] #	METAL5        5       39        0       44
[12/01 21:51:58   7509s] #	Totals       50      242       21      313
[12/01 21:51:58   7509s] #cpu time = 00:00:46, elapsed time = 00:00:22, memory = 3181.85 (MB), peak = 6029.43 (MB)
[12/01 21:51:58   7509s] #start 36th optimization iteration ...
[12/01 21:52:48   7600s] #   number of violations = 287
[12/01 21:52:48   7600s] #
[12/01 21:52:48   7600s] #    By Layer and Type :
[12/01 21:52:48   7600s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:52:48   7600s] #	METAL1        0        0        0        0        0
[12/01 21:52:48   7600s] #	METAL2        0        2        0        0        2
[12/01 21:52:48   7600s] #	METAL3        8       26        0        0       34
[12/01 21:52:48   7600s] #	METAL4       22      164        3       13      202
[12/01 21:52:48   7600s] #	METAL5        7       42        0        0       49
[12/01 21:52:48   7600s] #	Totals       37      234        3       13      287
[12/01 21:52:48   7600s] #cpu time = 00:01:31, elapsed time = 00:00:50, memory = 3181.40 (MB), peak = 6029.43 (MB)
[12/01 21:52:48   7600s] #start 37th optimization iteration ...
[12/01 21:53:35   7683s] #   number of violations = 302
[12/01 21:53:35   7683s] #
[12/01 21:53:35   7683s] #    By Layer and Type :
[12/01 21:53:35   7683s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:53:35   7683s] #	METAL1        0        0        0        0        0
[12/01 21:53:35   7683s] #	METAL2        1        2        0        0        3
[12/01 21:53:35   7683s] #	METAL3       16       22        0        0       38
[12/01 21:53:35   7683s] #	METAL4       23      170        1       21      215
[12/01 21:53:35   7683s] #	METAL5        8       38        0        0       46
[12/01 21:53:35   7683s] #	Totals       48      232        1       21      302
[12/01 21:53:35   7683s] #cpu time = 00:01:23, elapsed time = 00:00:47, memory = 3180.22 (MB), peak = 6029.43 (MB)
[12/01 21:53:35   7683s] #start 38th optimization iteration ...
[12/01 21:54:28   7771s] #   number of violations = 281
[12/01 21:54:28   7771s] #
[12/01 21:54:28   7771s] #    By Layer and Type :
[12/01 21:54:28   7771s] #	         MetSpc    Short      Mar   Totals
[12/01 21:54:28   7771s] #	METAL1        0        0        0        0
[12/01 21:54:28   7771s] #	METAL2        0        0        0        0
[12/01 21:54:28   7771s] #	METAL3        9       31        0       40
[12/01 21:54:28   7771s] #	METAL4       21      164       11      196
[12/01 21:54:28   7771s] #	METAL5        8       37        0       45
[12/01 21:54:28   7771s] #	Totals       38      232       11      281
[12/01 21:54:28   7771s] #cpu time = 00:01:28, elapsed time = 00:00:53, memory = 3183.90 (MB), peak = 6029.43 (MB)
[12/01 21:54:28   7771s] #start 39th optimization iteration ...
[12/01 21:55:20   7859s] #   number of violations = 285
[12/01 21:55:20   7859s] #
[12/01 21:55:20   7859s] #    By Layer and Type :
[12/01 21:55:20   7859s] #	         MetSpc    Short      Mar   Totals
[12/01 21:55:20   7859s] #	METAL1        0        0        0        0
[12/01 21:55:20   7859s] #	METAL2        0        1        0        1
[12/01 21:55:20   7859s] #	METAL3        6       19        1       26
[12/01 21:55:20   7859s] #	METAL4       18      168       16      202
[12/01 21:55:20   7859s] #	METAL5       10       46        0       56
[12/01 21:55:20   7859s] #	Totals       34      234       17      285
[12/01 21:55:20   7859s] #cpu time = 00:01:28, elapsed time = 00:00:53, memory = 3180.52 (MB), peak = 6029.43 (MB)
[12/01 21:55:20   7859s] #start 40th optimization iteration ...
[12/01 21:56:22   7954s] #   number of violations = 289
[12/01 21:56:22   7954s] #
[12/01 21:56:22   7954s] #    By Layer and Type :
[12/01 21:56:22   7954s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:56:22   7954s] #	METAL1        0        0        0        0        0
[12/01 21:56:22   7954s] #	METAL2        4        8        0        0       12
[12/01 21:56:22   7954s] #	METAL3        4       24        0        0       28
[12/01 21:56:22   7954s] #	METAL4       18      165        1       16      200
[12/01 21:56:22   7954s] #	METAL5       10       39        0        0       49
[12/01 21:56:22   7954s] #	Totals       36      236        1       16      289
[12/01 21:56:22   7954s] #cpu time = 00:01:36, elapsed time = 00:01:02, memory = 3181.31 (MB), peak = 6029.43 (MB)
[12/01 21:56:22   7954s] #start 41th optimization iteration ...
[12/01 21:56:47   8001s] #   number of violations = 252
[12/01 21:56:47   8001s] #
[12/01 21:56:47   8001s] #    By Layer and Type :
[12/01 21:56:47   8001s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:56:47   8001s] #	METAL1        0        0        0        0        0
[12/01 21:56:47   8001s] #	METAL2        0        0        0        0        0
[12/01 21:56:47   8001s] #	METAL3        4       23        0        0       27
[12/01 21:56:47   8001s] #	METAL4       20      140        1       14      175
[12/01 21:56:47   8001s] #	METAL5        9       41        0        0       50
[12/01 21:56:47   8001s] #	Totals       33      204        1       14      252
[12/01 21:56:47   8001s] #cpu time = 00:00:47, elapsed time = 00:00:24, memory = 3177.45 (MB), peak = 6029.43 (MB)
[12/01 21:56:47   8001s] #start 42th optimization iteration ...
[12/01 21:57:17   8053s] #   number of violations = 250
[12/01 21:57:17   8053s] #
[12/01 21:57:17   8053s] #    By Layer and Type :
[12/01 21:57:17   8053s] #	         MetSpc    Short      Mar   Totals
[12/01 21:57:17   8053s] #	METAL1        0        0        0        0
[12/01 21:57:17   8053s] #	METAL2        0        0        0        0
[12/01 21:57:17   8053s] #	METAL3        7       19        0       26
[12/01 21:57:17   8053s] #	METAL4       25      137       15      177
[12/01 21:57:17   8053s] #	METAL5        9       38        0       47
[12/01 21:57:17   8053s] #	Totals       41      194       15      250
[12/01 21:57:18   8053s] #cpu time = 00:00:52, elapsed time = 00:00:31, memory = 3178.36 (MB), peak = 6029.43 (MB)
[12/01 21:57:18   8053s] #start 43th optimization iteration ...
[12/01 21:57:52   8111s] #   number of violations = 238
[12/01 21:57:52   8111s] #
[12/01 21:57:52   8111s] #    By Layer and Type :
[12/01 21:57:52   8111s] #	         MetSpc    Short      Mar   Totals
[12/01 21:57:52   8111s] #	METAL1        0        0        0        0
[12/01 21:57:52   8111s] #	METAL2        0        0        0        0
[12/01 21:57:52   8111s] #	METAL3        5       14        1       20
[12/01 21:57:52   8111s] #	METAL4       19      142       13      174
[12/01 21:57:52   8111s] #	METAL5        7       37        0       44
[12/01 21:57:52   8111s] #	Totals       31      193       14      238
[12/01 21:57:52   8111s] #cpu time = 00:00:57, elapsed time = 00:00:35, memory = 3177.28 (MB), peak = 6029.43 (MB)
[12/01 21:57:52   8111s] #start 44th optimization iteration ...
[12/01 21:58:15   8159s] #   number of violations = 227
[12/01 21:58:15   8159s] #
[12/01 21:58:15   8159s] #    By Layer and Type :
[12/01 21:58:15   8159s] #	         MetSpc    Short      Mar   Totals
[12/01 21:58:15   8159s] #	METAL1        0        0        0        0
[12/01 21:58:15   8159s] #	METAL2        0        2        0        2
[12/01 21:58:15   8159s] #	METAL3        0       17        0       17
[12/01 21:58:15   8159s] #	METAL4       16      135       11      162
[12/01 21:58:15   8159s] #	METAL5        9       37        0       46
[12/01 21:58:15   8159s] #	Totals       25      191       11      227
[12/01 21:58:15   8159s] #cpu time = 00:00:48, elapsed time = 00:00:23, memory = 3176.75 (MB), peak = 6029.43 (MB)
[12/01 21:58:15   8159s] #start 45th optimization iteration ...
[12/01 21:58:38   8218s] #   number of violations = 207
[12/01 21:58:38   8218s] #
[12/01 21:58:38   8218s] #    By Layer and Type :
[12/01 21:58:38   8218s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:58:38   8218s] #	METAL1        0        0        0        0        0
[12/01 21:58:38   8218s] #	METAL2        2        2        0        0        4
[12/01 21:58:38   8218s] #	METAL3        6       14        0        0       20
[12/01 21:58:38   8218s] #	METAL4       12      124        1        6      143
[12/01 21:58:38   8218s] #	METAL5        6       34        0        0       40
[12/01 21:58:38   8218s] #	Totals       26      174        1        6      207
[12/01 21:58:38   8218s] #cpu time = 00:01:00, elapsed time = 00:00:23, memory = 3184.05 (MB), peak = 6029.43 (MB)
[12/01 21:58:38   8218s] #start 46th optimization iteration ...
[12/01 21:59:01   8260s] #   number of violations = 202
[12/01 21:59:01   8260s] #
[12/01 21:59:01   8260s] #    By Layer and Type :
[12/01 21:59:01   8260s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:59:01   8260s] #	METAL1        0        0        0        0        0
[12/01 21:59:01   8260s] #	METAL2        0        2        0        0        2
[12/01 21:59:01   8260s] #	METAL3        5       17        0        0       22
[12/01 21:59:01   8260s] #	METAL4       19      116        1        7      143
[12/01 21:59:01   8260s] #	METAL5        4       31        0        0       35
[12/01 21:59:01   8260s] #	Totals       28      166        1        7      202
[12/01 21:59:01   8260s] #cpu time = 00:00:41, elapsed time = 00:00:22, memory = 3179.09 (MB), peak = 6029.43 (MB)
[12/01 21:59:01   8260s] #start 47th optimization iteration ...
[12/01 21:59:27   8305s] #   number of violations = 214
[12/01 21:59:27   8305s] #
[12/01 21:59:27   8305s] #    By Layer and Type :
[12/01 21:59:27   8305s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:59:27   8305s] #	METAL1        0        0        0        0        0
[12/01 21:59:27   8305s] #	METAL2        1        4        0        0        5
[12/01 21:59:27   8305s] #	METAL3        5       11        0        0       16
[12/01 21:59:27   8305s] #	METAL4       23      117        1       12      153
[12/01 21:59:27   8305s] #	METAL5        6       34        0        0       40
[12/01 21:59:27   8305s] #	Totals       35      166        1       12      214
[12/01 21:59:27   8305s] #cpu time = 00:00:45, elapsed time = 00:00:26, memory = 3179.17 (MB), peak = 6029.43 (MB)
[12/01 21:59:27   8305s] #start 48th optimization iteration ...
[12/01 21:59:53   8355s] #   number of violations = 197
[12/01 21:59:53   8355s] #
[12/01 21:59:53   8355s] #    By Layer and Type :
[12/01 21:59:53   8355s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 21:59:53   8355s] #	METAL1        0        0        0        0        0
[12/01 21:59:53   8355s] #	METAL2        2        2        0        0        4
[12/01 21:59:53   8355s] #	METAL3        4       13        0        0       17
[12/01 21:59:53   8355s] #	METAL4       15      112        1       12      140
[12/01 21:59:53   8355s] #	METAL5        5       31        0        0       36
[12/01 21:59:53   8355s] #	Totals       26      158        1       12      197
[12/01 21:59:53   8355s] #cpu time = 00:00:50, elapsed time = 00:00:26, memory = 3180.94 (MB), peak = 6029.43 (MB)
[12/01 21:59:53   8355s] #start 49th optimization iteration ...
[12/01 22:00:22   8405s] #   number of violations = 197
[12/01 22:00:22   8405s] #
[12/01 22:00:22   8405s] #    By Layer and Type :
[12/01 22:00:22   8405s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:00:22   8405s] #	METAL1        0        0        0        0        0
[12/01 22:00:22   8405s] #	METAL2        1        1        0        0        2
[12/01 22:00:22   8405s] #	METAL3        4       12        0        1       17
[12/01 22:00:22   8405s] #	METAL4       15      112        1        9      137
[12/01 22:00:22   8405s] #	METAL5        6       35        0        0       41
[12/01 22:00:22   8405s] #	Totals       26      160        1       10      197
[12/01 22:00:22   8405s] #cpu time = 00:00:51, elapsed time = 00:00:29, memory = 3178.20 (MB), peak = 6029.43 (MB)
[12/01 22:00:22   8405s] #start 50th optimization iteration ...
[12/01 22:00:45   8447s] #   number of violations = 192
[12/01 22:00:45   8447s] #
[12/01 22:00:45   8447s] #    By Layer and Type :
[12/01 22:00:45   8447s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:00:45   8447s] #	METAL1        0        0        0        0        0
[12/01 22:00:45   8447s] #	METAL2        0        2        0        0        2
[12/01 22:00:45   8447s] #	METAL3        1       10        0        0       11
[12/01 22:00:45   8447s] #	METAL4       15      110        2        9      136
[12/01 22:00:45   8447s] #	METAL5        7       36        0        0       43
[12/01 22:00:45   8447s] #	Totals       23      158        2        9      192
[12/01 22:00:45   8447s] #cpu time = 00:00:42, elapsed time = 00:00:23, memory = 3183.55 (MB), peak = 6029.43 (MB)
[12/01 22:00:45   8447s] #start 51th optimization iteration ...
[12/01 22:01:06   8487s] #   number of violations = 189
[12/01 22:01:06   8487s] #
[12/01 22:01:06   8487s] #    By Layer and Type :
[12/01 22:01:06   8487s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:01:06   8487s] #	METAL1        0        0        0        0        0
[12/01 22:01:06   8487s] #	METAL2        0        2        0        0        2
[12/01 22:01:06   8487s] #	METAL3        4        9        0        0       13
[12/01 22:01:06   8487s] #	METAL4       13      118        1        8      140
[12/01 22:01:06   8487s] #	METAL5        6       28        0        0       34
[12/01 22:01:06   8487s] #	Totals       23      157        1        8      189
[12/01 22:01:06   8487s] #cpu time = 00:00:41, elapsed time = 00:00:21, memory = 3177.86 (MB), peak = 6029.43 (MB)
[12/01 22:01:06   8487s] #start 52th optimization iteration ...
[12/01 22:01:21   8521s] #   number of violations = 192
[12/01 22:01:21   8521s] #
[12/01 22:01:21   8521s] #    By Layer and Type :
[12/01 22:01:21   8521s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:01:21   8521s] #	METAL1        0        0        0        0        0
[12/01 22:01:21   8521s] #	METAL2        0        3        0        0        3
[12/01 22:01:21   8521s] #	METAL3        4       10        0        1       15
[12/01 22:01:21   8521s] #	METAL4        9      110        2       12      133
[12/01 22:01:21   8521s] #	METAL5        7       34        0        0       41
[12/01 22:01:21   8521s] #	Totals       20      157        2       13      192
[12/01 22:01:21   8521s] #cpu time = 00:00:33, elapsed time = 00:00:15, memory = 3178.98 (MB), peak = 6029.43 (MB)
[12/01 22:01:21   8521s] #start 53th optimization iteration ...
[12/01 22:01:41   8563s] #   number of violations = 187
[12/01 22:01:41   8563s] #
[12/01 22:01:41   8563s] #    By Layer and Type :
[12/01 22:01:41   8563s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:01:41   8563s] #	METAL1        0        0        0        0        0
[12/01 22:01:41   8563s] #	METAL2        0        2        0        0        2
[12/01 22:01:41   8563s] #	METAL3        2       12        0        0       14
[12/01 22:01:41   8563s] #	METAL4       14      103        1        9      127
[12/01 22:01:41   8563s] #	METAL5        7       37        0        0       44
[12/01 22:01:41   8563s] #	Totals       23      154        1        9      187
[12/01 22:01:41   8563s] #cpu time = 00:00:42, elapsed time = 00:00:20, memory = 3178.80 (MB), peak = 6029.43 (MB)
[12/01 22:01:41   8563s] #start 54th optimization iteration ...
[12/01 22:02:05   8603s] #   number of violations = 198
[12/01 22:02:05   8603s] #
[12/01 22:02:05   8603s] #    By Layer and Type :
[12/01 22:02:05   8603s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:02:05   8603s] #	METAL1        0        0        0        0        0
[12/01 22:02:05   8603s] #	METAL2        1        2        0        0        3
[12/01 22:02:05   8603s] #	METAL3        3       12        0        0       15
[12/01 22:02:05   8603s] #	METAL4        9      120        1        8      138
[12/01 22:02:05   8603s] #	METAL5        7       35        0        0       42
[12/01 22:02:05   8603s] #	Totals       20      169        1        8      198
[12/01 22:02:05   8603s] #cpu time = 00:00:41, elapsed time = 00:00:24, memory = 3179.70 (MB), peak = 6029.43 (MB)
[12/01 22:02:05   8603s] #start 55th optimization iteration ...
[12/01 22:02:24   8638s] #   number of violations = 189
[12/01 22:02:24   8638s] #
[12/01 22:02:24   8638s] #    By Layer and Type :
[12/01 22:02:24   8638s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:02:24   8638s] #	METAL1        0        0        0        0        0
[12/01 22:02:24   8638s] #	METAL2        1        2        0        0        3
[12/01 22:02:24   8638s] #	METAL3        4       11        0        0       15
[12/01 22:02:24   8638s] #	METAL4       13      112        1        9      135
[12/01 22:02:24   8638s] #	METAL5        4       32        0        0       36
[12/01 22:02:24   8638s] #	Totals       22      157        1        9      189
[12/01 22:02:24   8638s] #cpu time = 00:00:35, elapsed time = 00:00:19, memory = 3182.43 (MB), peak = 6029.43 (MB)
[12/01 22:02:24   8638s] #start 56th optimization iteration ...
[12/01 22:02:51   8681s] #   number of violations = 199
[12/01 22:02:51   8681s] #
[12/01 22:02:51   8681s] #    By Layer and Type :
[12/01 22:02:51   8681s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:02:51   8681s] #	METAL1        0        0        0        0        0
[12/01 22:02:51   8681s] #	METAL2        0        3        0        0        3
[12/01 22:02:51   8681s] #	METAL3        3        9        0        0       12
[12/01 22:02:51   8681s] #	METAL4       12      122        1       10      145
[12/01 22:02:51   8681s] #	METAL5        5       34        0        0       39
[12/01 22:02:51   8681s] #	Totals       20      168        1       10      199
[12/01 22:02:51   8682s] #cpu time = 00:00:44, elapsed time = 00:00:27, memory = 3183.74 (MB), peak = 6029.43 (MB)
[12/01 22:02:51   8682s] #start 57th optimization iteration ...
[12/01 22:03:12   8713s] #   number of violations = 205
[12/01 22:03:12   8713s] #
[12/01 22:03:12   8713s] #    By Layer and Type :
[12/01 22:03:12   8713s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:03:12   8713s] #	METAL1        0        0        0        0        0
[12/01 22:03:12   8713s] #	METAL2        0        2        0        0        2
[12/01 22:03:12   8713s] #	METAL3        3       10        0        0       13
[12/01 22:03:12   8713s] #	METAL4       15      116        2       11      144
[12/01 22:03:12   8713s] #	METAL5        5       41        0        0       46
[12/01 22:03:12   8713s] #	Totals       23      169        2       11      205
[12/01 22:03:12   8714s] #cpu time = 00:00:32, elapsed time = 00:00:21, memory = 3178.11 (MB), peak = 6029.43 (MB)
[12/01 22:03:12   8714s] #start 58th optimization iteration ...
[12/01 22:03:35   8750s] #   number of violations = 191
[12/01 22:03:35   8750s] #
[12/01 22:03:35   8750s] #    By Layer and Type :
[12/01 22:03:35   8750s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:03:35   8750s] #	METAL1        0        0        0        0        0
[12/01 22:03:35   8750s] #	METAL2        0        2        0        0        2
[12/01 22:03:35   8750s] #	METAL3        6       13        0        0       19
[12/01 22:03:35   8750s] #	METAL4       13      106        2        9      130
[12/01 22:03:35   8750s] #	METAL5        6       34        0        0       40
[12/01 22:03:35   8750s] #	Totals       25      155        2        9      191
[12/01 22:03:35   8750s] #cpu time = 00:00:36, elapsed time = 00:00:23, memory = 3182.24 (MB), peak = 6029.43 (MB)
[12/01 22:03:35   8750s] #start 59th optimization iteration ...
[12/01 22:03:51   8779s] #   number of violations = 180
[12/01 22:03:51   8779s] #
[12/01 22:03:51   8779s] #    By Layer and Type :
[12/01 22:03:51   8779s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:03:51   8779s] #	METAL1        0        0        0        0        0
[12/01 22:03:51   8779s] #	METAL2        0        3        0        0        3
[12/01 22:03:51   8779s] #	METAL3        2       10        0        0       12
[12/01 22:03:51   8779s] #	METAL4        9      106        1        9      125
[12/01 22:03:51   8779s] #	METAL5        4       36        0        0       40
[12/01 22:03:51   8779s] #	Totals       15      155        1        9      180
[12/01 22:03:51   8779s] #cpu time = 00:00:30, elapsed time = 00:00:17, memory = 3177.98 (MB), peak = 6029.43 (MB)
[12/01 22:03:51   8779s] #start 60th optimization iteration ...
[12/01 22:04:09   8810s] #   number of violations = 182
[12/01 22:04:09   8810s] #
[12/01 22:04:09   8810s] #    By Layer and Type :
[12/01 22:04:09   8810s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:04:09   8810s] #	METAL1        0        0        0        0        0
[12/01 22:04:09   8810s] #	METAL2        0        3        0        0        3
[12/01 22:04:09   8810s] #	METAL3        2       12        0        0       14
[12/01 22:04:09   8810s] #	METAL4        9      102        1        9      121
[12/01 22:04:09   8810s] #	METAL5        5       39        0        0       44
[12/01 22:04:09   8810s] #	Totals       16      156        1        9      182
[12/01 22:04:09   8810s] #cpu time = 00:00:30, elapsed time = 00:00:18, memory = 3177.93 (MB), peak = 6029.43 (MB)
[12/01 22:04:09   8810s] #start 61th optimization iteration ...
[12/01 22:04:31   8848s] #   number of violations = 168
[12/01 22:04:31   8848s] #
[12/01 22:04:31   8848s] #    By Layer and Type :
[12/01 22:04:31   8848s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:04:31   8848s] #	METAL1        0        0        0        0        0
[12/01 22:04:31   8848s] #	METAL2        0        2        0        0        2
[12/01 22:04:31   8848s] #	METAL3        1       12        0        0       13
[12/01 22:04:31   8848s] #	METAL4       12       97        1       10      120
[12/01 22:04:31   8848s] #	METAL5        3       30        0        0       33
[12/01 22:04:31   8848s] #	Totals       16      141        1       10      168
[12/01 22:04:31   8848s] #cpu time = 00:00:39, elapsed time = 00:00:22, memory = 3177.59 (MB), peak = 6029.43 (MB)
[12/01 22:04:31   8848s] #start 62th optimization iteration ...
[12/01 22:04:47   8873s] #   number of violations = 169
[12/01 22:04:47   8873s] #
[12/01 22:04:47   8873s] #    By Layer and Type :
[12/01 22:04:47   8873s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:04:47   8873s] #	METAL1        0        0        0        0        0
[12/01 22:04:47   8873s] #	METAL2        0        1        0        0        1
[12/01 22:04:47   8873s] #	METAL3        0       11        0        0       11
[12/01 22:04:47   8873s] #	METAL4       10       99        1       11      121
[12/01 22:04:47   8873s] #	METAL5        6       30        0        0       36
[12/01 22:04:47   8873s] #	Totals       16      141        1       11      169
[12/01 22:04:47   8873s] #cpu time = 00:00:25, elapsed time = 00:00:16, memory = 3180.82 (MB), peak = 6029.43 (MB)
[12/01 22:04:47   8873s] #start 63th optimization iteration ...
[12/01 22:05:06   8904s] #   number of violations = 169
[12/01 22:05:06   8904s] #
[12/01 22:05:06   8904s] #    By Layer and Type :
[12/01 22:05:06   8904s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:05:06   8904s] #	METAL1        0        0        0        0        0
[12/01 22:05:06   8904s] #	METAL2        0        1        0        0        1
[12/01 22:05:06   8904s] #	METAL3        0       14        0        0       14
[12/01 22:05:06   8904s] #	METAL4       10       92        2       12      116
[12/01 22:05:06   8904s] #	METAL5        6       32        0        0       38
[12/01 22:05:06   8904s] #	Totals       16      139        2       12      169
[12/01 22:05:06   8904s] #cpu time = 00:00:31, elapsed time = 00:00:18, memory = 3179.91 (MB), peak = 6029.43 (MB)
[12/01 22:05:06   8904s] #start 64th optimization iteration ...
[12/01 22:05:20   8928s] #   number of violations = 172
[12/01 22:05:20   8928s] #
[12/01 22:05:20   8928s] #    By Layer and Type :
[12/01 22:05:20   8928s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:05:20   8928s] #	METAL1        0        0        0        0        0
[12/01 22:05:20   8928s] #	METAL2        0        2        0        0        2
[12/01 22:05:20   8928s] #	METAL3        2       13        0        0       15
[12/01 22:05:20   8928s] #	METAL4       11       97        1       11      120
[12/01 22:05:20   8928s] #	METAL5        5       30        0        0       35
[12/01 22:05:20   8928s] #	Totals       18      142        1       11      172
[12/01 22:05:20   8928s] #cpu time = 00:00:24, elapsed time = 00:00:14, memory = 3176.10 (MB), peak = 6029.43 (MB)
[12/01 22:05:20   8929s] #Complete Detail Routing.
[12/01 22:05:20   8930s] #Total number of nets with non-default rule or having extra spacing = 250
[12/01 22:05:20   8930s] #Total wire length = 5687545 um.
[12/01 22:05:20   8930s] #Total half perimeter of net bounding box = 5266099 um.
[12/01 22:05:20   8930s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 22:05:20   8930s] #Total wire length on LAYER METAL2 = 975355 um.
[12/01 22:05:20   8930s] #Total wire length on LAYER METAL3 = 1439846 um.
[12/01 22:05:20   8930s] #Total wire length on LAYER METAL4 = 2089185 um.
[12/01 22:05:20   8930s] #Total wire length on LAYER METAL5 = 1183157 um.
[12/01 22:05:20   8930s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 22:05:20   8930s] #Total number of vias = 776675
[12/01 22:05:20   8930s] #Up-Via Summary (total 776675):
[12/01 22:05:20   8930s] #           
[12/01 22:05:20   8930s] #-----------------------
[12/01 22:05:20   8930s] # METAL1         334526
[12/01 22:05:20   8930s] # METAL2         283140
[12/01 22:05:20   8930s] # METAL3         112916
[12/01 22:05:20   8930s] # METAL4          46093
[12/01 22:05:20   8930s] #-----------------------
[12/01 22:05:20   8930s] #                776675 
[12/01 22:05:20   8930s] #
[12/01 22:05:20   8930s] #Total number of DRC violations = 172
[12/01 22:05:20   8930s] #Total number of violations on LAYER METAL1 = 0
[12/01 22:05:20   8930s] #Total number of violations on LAYER METAL2 = 2
[12/01 22:05:20   8930s] #Total number of violations on LAYER METAL3 = 15
[12/01 22:05:20   8930s] #Total number of violations on LAYER METAL4 = 120
[12/01 22:05:20   8930s] #Total number of violations on LAYER METAL5 = 35
[12/01 22:05:20   8930s] #Total number of violations on LAYER METAL6 = 0
[12/01 22:05:20   8930s] ### Time Record (Detail Routing) is uninstalled.
[12/01 22:05:20   8930s] #Cpu time = 01:32:47
[12/01 22:05:20   8930s] #Elapsed time = 00:41:48
[12/01 22:05:20   8930s] #Increased memory = 36.25 (MB)
[12/01 22:05:20   8930s] #Total memory = 3168.72 (MB)
[12/01 22:05:20   8930s] #Peak memory = 6029.43 (MB)
[12/01 22:05:20   8930s] ### Time Record (Antenna Fixing) is installed.
[12/01 22:05:20   8930s] #
[12/01 22:05:20   8930s] #start routing for process antenna violation fix ...
[12/01 22:05:20   8931s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/01 22:05:21   8933s] #
[12/01 22:05:21   8933s] #    By Layer and Type :
[12/01 22:05:21   8933s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:05:21   8933s] #	METAL1        0        0        0        0        0
[12/01 22:05:21   8933s] #	METAL2        0        2        0        0        2
[12/01 22:05:21   8933s] #	METAL3        2       13        0        0       15
[12/01 22:05:21   8933s] #	METAL4       11       97        1       11      120
[12/01 22:05:21   8933s] #	METAL5        5       30        0        0       35
[12/01 22:05:21   8933s] #	Totals       18      142        1       11      172
[12/01 22:05:21   8933s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3169.36 (MB), peak = 6029.43 (MB)
[12/01 22:05:21   8933s] #
[12/01 22:05:21   8933s] #Total number of nets with non-default rule or having extra spacing = 250
[12/01 22:05:21   8933s] #Total wire length = 5687545 um.
[12/01 22:05:21   8933s] #Total half perimeter of net bounding box = 5266099 um.
[12/01 22:05:21   8933s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 22:05:21   8933s] #Total wire length on LAYER METAL2 = 975355 um.
[12/01 22:05:21   8933s] #Total wire length on LAYER METAL3 = 1439846 um.
[12/01 22:05:21   8933s] #Total wire length on LAYER METAL4 = 2089185 um.
[12/01 22:05:21   8933s] #Total wire length on LAYER METAL5 = 1183157 um.
[12/01 22:05:21   8933s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 22:05:21   8933s] #Total number of vias = 776675
[12/01 22:05:21   8933s] #Up-Via Summary (total 776675):
[12/01 22:05:21   8933s] #           
[12/01 22:05:21   8933s] #-----------------------
[12/01 22:05:21   8933s] # METAL1         334526
[12/01 22:05:21   8933s] # METAL2         283140
[12/01 22:05:21   8933s] # METAL3         112916
[12/01 22:05:21   8933s] # METAL4          46093
[12/01 22:05:21   8933s] #-----------------------
[12/01 22:05:21   8933s] #                776675 
[12/01 22:05:21   8933s] #
[12/01 22:05:21   8933s] #Total number of DRC violations = 172
[12/01 22:05:21   8933s] #Total number of process antenna violations = 0
[12/01 22:05:21   8933s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 22:05:21   8933s] #Total number of violations on LAYER METAL1 = 0
[12/01 22:05:21   8933s] #Total number of violations on LAYER METAL2 = 2
[12/01 22:05:21   8933s] #Total number of violations on LAYER METAL3 = 15
[12/01 22:05:21   8933s] #Total number of violations on LAYER METAL4 = 120
[12/01 22:05:21   8933s] #Total number of violations on LAYER METAL5 = 35
[12/01 22:05:21   8933s] #Total number of violations on LAYER METAL6 = 0
[12/01 22:05:21   8933s] #
[12/01 22:05:21   8934s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/01 22:05:21   8937s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNA' is not defined. Please change your LEF file.
[12/01 22:05:21   8940s] #
[12/01 22:05:21   8941s] #Total number of nets with non-default rule or having extra spacing = 250
[12/01 22:05:21   8941s] #Total wire length = 5687545 um.
[12/01 22:05:21   8941s] #Total half perimeter of net bounding box = 5266099 um.
[12/01 22:05:21   8941s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 22:05:21   8941s] #Total wire length on LAYER METAL2 = 975355 um.
[12/01 22:05:21   8941s] #Total wire length on LAYER METAL3 = 1439846 um.
[12/01 22:05:21   8941s] #Total wire length on LAYER METAL4 = 2089185 um.
[12/01 22:05:21   8941s] #Total wire length on LAYER METAL5 = 1183157 um.
[12/01 22:05:21   8941s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 22:05:21   8941s] #Total number of vias = 776675
[12/01 22:05:21   8941s] #Up-Via Summary (total 776675):
[12/01 22:05:21   8941s] #           
[12/01 22:05:21   8941s] #-----------------------
[12/01 22:05:21   8941s] # METAL1         334526
[12/01 22:05:21   8941s] # METAL2         283140
[12/01 22:05:21   8941s] # METAL3         112916
[12/01 22:05:21   8941s] # METAL4          46093
[12/01 22:05:21   8941s] #-----------------------
[12/01 22:05:21   8941s] #                776675 
[12/01 22:05:21   8941s] #
[12/01 22:05:21   8941s] #Total number of DRC violations = 172
[12/01 22:05:21   8941s] #Total number of process antenna violations = 0
[12/01 22:05:21   8941s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/01 22:05:21   8941s] #Total number of violations on LAYER METAL1 = 0
[12/01 22:05:21   8941s] #Total number of violations on LAYER METAL2 = 2
[12/01 22:05:21   8941s] #Total number of violations on LAYER METAL3 = 15
[12/01 22:05:21   8941s] #Total number of violations on LAYER METAL4 = 120
[12/01 22:05:21   8941s] #Total number of violations on LAYER METAL5 = 35
[12/01 22:05:21   8941s] #Total number of violations on LAYER METAL6 = 0
[12/01 22:05:21   8941s] #
[12/01 22:05:21   8941s] ### Time Record (Antenna Fixing) is uninstalled.
[12/01 22:05:21   8941s] #detailRoute Statistics:
[12/01 22:05:21   8941s] #Cpu time = 01:32:57
[12/01 22:05:21   8941s] #Elapsed time = 00:41:49
[12/01 22:05:21   8941s] #Increased memory = 29.39 (MB)
[12/01 22:05:21   8941s] #Total memory = 3161.86 (MB)
[12/01 22:05:21   8941s] #Peak memory = 6029.43 (MB)
[12/01 22:05:21   8941s] #Skip updating routing design signature in db-snapshot flow
[12/01 22:05:21   8941s] ### global_detail_route design signature (183): route=1258098971 flt_obj=0 vio=725061215 shield_wire=1
[12/01 22:05:21   8941s] ### Time Record (DB Export) is installed.
[12/01 22:05:21   8941s] ### export design design signature (184): route=1258098971 flt_obj=0 vio=725061215 swire=282492057 shield_wire=1 net_attr=2106409308 dirty_area=0 del_dirty_area=0 cell=456003033 placement=1506591073 pin_access=1483214382 inst_pattern=1 halo=1793840981
[12/01 22:05:22   8944s] ### Time Record (DB Export) is uninstalled.
[12/01 22:05:22   8944s] ### Time Record (Post Callback) is installed.
[12/01 22:05:22   8944s] ### Time Record (Post Callback) is uninstalled.
[12/01 22:05:22   8944s] #
[12/01 22:05:22   8944s] #globalDetailRoute statistics:
[12/01 22:05:22   8944s] #Cpu time = 01:33:48
[12/01 22:05:22   8944s] #Elapsed time = 00:42:12
[12/01 22:05:22   8944s] #Increased memory = -515.41 (MB)
[12/01 22:05:22   8944s] #Total memory = 2763.29 (MB)
[12/01 22:05:22   8944s] #Peak memory = 6029.43 (MB)
[12/01 22:05:22   8944s] #Number of warnings = 47
[12/01 22:05:22   8944s] #Total number of warnings = 205
[12/01 22:05:22   8944s] #Number of fails = 0
[12/01 22:05:22   8944s] #Total number of fails = 0
[12/01 22:05:22   8944s] #Complete globalDetailRoute on Thu Dec  1 22:05:22 2022
[12/01 22:05:22   8944s] #
[12/01 22:05:23   8944s] ### Time Record (globalDetailRoute) is uninstalled.
[12/01 22:05:23   8944s] ### 
[12/01 22:05:23   8944s] ###   Scalability Statistics
[12/01 22:05:23   8944s] ### 
[12/01 22:05:23   8944s] ### --------------------------------+----------------+----------------+----------------+
[12/01 22:05:23   8944s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/01 22:05:23   8944s] ### --------------------------------+----------------+----------------+----------------+
[12/01 22:05:23   8944s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/01 22:05:23   8944s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/01 22:05:23   8944s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/01 22:05:23   8944s] ###   DB Import                     |        00:00:04|        00:00:01|             2.9|
[12/01 22:05:23   8944s] ###   DB Export                     |        00:00:03|        00:00:01|             1.0|
[12/01 22:05:23   8944s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/01 22:05:23   8944s] ###   Data Preparation              |        00:00:03|        00:00:02|             1.8|
[12/01 22:05:23   8944s] ###   Global Routing                |        00:00:27|        00:00:12|             2.3|
[12/01 22:05:23   8944s] ###   Track Assignment              |        00:00:11|        00:00:05|             2.1|
[12/01 22:05:23   8944s] ###   Detail Routing                |        01:32:47|        00:41:48|             2.2|
[12/01 22:05:23   8944s] ###   Antenna Fixing                |        00:00:11|        00:00:01|             8.5|
[12/01 22:05:23   8944s] ###   Entire Command                |        01:33:48|        00:42:12|             2.2|
[12/01 22:05:23   8944s] ### --------------------------------+----------------+----------------+----------------+
[12/01 22:05:23   8944s] ### 
[12/01 22:05:23   8944s] *** EcoRoute #1 [finish] : cpu/real = 1:33:48.4/0:42:11.9 (2.2), totSession cpu/real = 2:29:04.7/0:58:55.5 (2.5), mem = 4902.0M
[12/01 22:05:23   8944s] 
[12/01 22:05:23   8944s] =============================================================================================
[12/01 22:05:23   8944s]  Step TAT Report for EcoRoute #1                                                20.15-s105_1
[12/01 22:05:23   8944s] =============================================================================================
[12/01 22:05:23   8944s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 22:05:23   8944s] ---------------------------------------------------------------------------------------------
[12/01 22:05:23   8944s] [ GlobalRoute            ]      1   0:00:11.6  (   0.5 % )     0:00:11.6 /  0:00:26.9    2.3
[12/01 22:05:23   8944s] [ DetailRoute            ]      1   0:41:47.6  (  99.0 % )     0:41:47.6 /  1:32:46.5    2.2
[12/01 22:05:23   8944s] [ MISC                   ]          0:00:12.7  (   0.5 % )     0:00:12.7 /  0:00:35.0    2.7
[12/01 22:05:23   8944s] ---------------------------------------------------------------------------------------------
[12/01 22:05:23   8944s]  EcoRoute #1 TOTAL                  0:42:11.9  ( 100.0 % )     0:42:11.9 /  1:33:48.4    2.2
[12/01 22:05:23   8944s] ---------------------------------------------------------------------------------------------
[12/01 22:05:23   8944s] 
[12/01 22:05:23   8944s] **optDesign ... cpu = 1:52:40, real = 0:44:54, mem = 2742.8M, totSessionCpu=2:29:05 **
[12/01 22:05:23   8944s] New Signature Flow (restoreNanoRouteOptions) ....
[12/01 22:05:23   8944s] Extraction called for design 'MAU_mapped_pads' of instances=117131 and nets=118470 using extraction engine 'postRoute' at effort level 'low' .
[12/01 22:05:23   8944s] PostRoute (effortLevel low) RC Extraction called for design MAU_mapped_pads.
[12/01 22:05:23   8944s] RC Extraction called in multi-corner(2) mode.
[12/01 22:05:23   8944s] Process corner(s) are loaded.
[12/01 22:05:23   8944s]  Corner: wc
[12/01 22:05:23   8944s]  Corner: bc
[12/01 22:05:23   8944s] extractDetailRC Option : -outfile /tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d -maxResLength 200  -extended
[12/01 22:05:23   8944s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[12/01 22:05:23   8944s]       RC Corner Indexes            0       1   
[12/01 22:05:23   8944s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/01 22:05:23   8944s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[12/01 22:05:23   8944s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/01 22:05:23   8944s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/01 22:05:23   8944s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/01 22:05:23   8944s] Shrink Factor                : 1.00000
[12/01 22:05:24   8945s] 
[12/01 22:05:24   8945s] Trim Metal Layers:
[12/01 22:05:24   8945s] LayerId::1 widthSet size::4
[12/01 22:05:24   8945s] LayerId::2 widthSet size::4
[12/01 22:05:24   8945s] LayerId::3 widthSet size::4
[12/01 22:05:24   8945s] LayerId::4 widthSet size::4
[12/01 22:05:24   8945s] LayerId::5 widthSet size::4
[12/01 22:05:24   8945s] LayerId::6 widthSet size::3
[12/01 22:05:24   8945s] eee: pegSigSF::1.070000
[12/01 22:05:24   8945s] Initializing multi-corner capacitance tables ... 
[12/01 22:05:24   8945s] Initializing multi-corner resistance tables ...
[12/01 22:05:24   8945s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 22:05:24   8945s] eee: l::2 avDens::0.299256 usedTrk::24881.495668 availTrk::83144.415690 sigTrk::24881.495668
[12/01 22:05:24   8945s] eee: l::3 avDens::0.436190 usedTrk::36731.508750 availTrk::84209.845340 sigTrk::36731.508750
[12/01 22:05:24   8945s] eee: l::4 avDens::0.630417 usedTrk::53605.116364 availTrk::85031.144662 sigTrk::53605.116364
[12/01 22:05:24   8945s] eee: l::5 avDens::0.358050 usedTrk::30321.799871 availTrk::84685.999025 sigTrk::30321.799871
[12/01 22:05:24   8945s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 22:05:24   8946s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.570516 ; uaWl: 1.000000 ; uaWlH: 0.569809 ; aWlH: 0.000000 ; Pmax: 0.915600 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 22:05:25   8947s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4902.7M)
[12/01 22:05:25   8947s] Creating parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for storing RC.
[12/01 22:05:26   8948s] Extracted 10.0002% (CPU Time= 0:00:02.5  MEM= 4949.8M)
[12/01 22:05:27   8948s] Extracted 20.0002% (CPU Time= 0:00:03.2  MEM= 4953.8M)
[12/01 22:05:28   8950s] Extracted 30.0001% (CPU Time= 0:00:04.7  MEM= 4953.8M)
[12/01 22:05:29   8951s] Extracted 40.0002% (CPU Time= 0:00:05.4  MEM= 4953.8M)
[12/01 22:05:30   8951s] Extracted 50.0002% (CPU Time= 0:00:06.1  MEM= 4953.8M)
[12/01 22:05:31   8953s] Extracted 60.0002% (CPU Time= 0:00:07.8  MEM= 4953.8M)
[12/01 22:05:32   8954s] Extracted 70.0002% (CPU Time= 0:00:08.5  MEM= 4953.8M)
[12/01 22:05:33   8954s] Extracted 80.0001% (CPU Time= 0:00:09.3  MEM= 4953.8M)
[12/01 22:05:34   8956s] Extracted 90.0002% (CPU Time= 0:00:11.0  MEM= 4953.8M)
[12/01 22:05:36   8958s] Extracted 100% (CPU Time= 0:00:12.5  MEM= 4953.8M)
[12/01 22:05:36   8958s] Number of Extracted Resistors     : 1771605
[12/01 22:05:36   8958s] Number of Extracted Ground Cap.   : 1799299
[12/01 22:05:36   8958s] Number of Extracted Coupling Cap. : 4527448
[12/01 22:05:36   8958s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4930.559M)
[12/01 22:05:36   8958s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/01 22:05:36   8958s]  Corner: wc
[12/01 22:05:36   8958s]  Corner: bc
[12/01 22:05:36   8958s] Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4930.6M)
[12/01 22:05:36   8958s] Creating parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb_Filter.rcdb.d' for storing RC.
[12/01 22:05:37   8959s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 117771 access done (mem: 4934.559M)
[12/01 22:05:37   8959s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4934.559M)
[12/01 22:05:37   8959s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4934.559M)
[12/01 22:05:37   8959s] processing rcdb (/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d) for hinst (top) of cell (MAU_mapped_pads);
[12/01 22:05:37   8960s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 0 access done (mem: 4934.559M)
[12/01 22:05:37   8960s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4934.559M)
[12/01 22:05:37   8960s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:15.4  Real Time: 0:00:14.0  MEM: 4934.559M)
[12/01 22:05:37   8960s] **optDesign ... cpu = 1:52:56, real = 0:45:08, mem = 2745.9M, totSessionCpu=2:29:20 **
[12/01 22:05:37   8960s] Starting delay calculation for Setup views
[12/01 22:05:38   8960s] AAE_INFO: resetNetProps viewIdx 0 
[12/01 22:05:38   8960s] Starting SI iteration 1 using Infinite Timing Windows
[12/01 22:05:38   8960s] #################################################################################
[12/01 22:05:38   8960s] # Design Stage: PostRoute
[12/01 22:05:38   8960s] # Design Name: MAU_mapped_pads
[12/01 22:05:38   8960s] # Design Mode: 180nm
[12/01 22:05:38   8960s] # Analysis Mode: MMMC OCV 
[12/01 22:05:38   8960s] # Parasitics Mode: SPEF/RCDB 
[12/01 22:05:38   8960s] # Signoff Settings: SI On 
[12/01 22:05:38   8960s] #################################################################################
[12/01 22:05:38   8963s] Topological Sorting (REAL = 0:00:00.0, MEM = 4939.7M, InitMEM = 4925.7M)
[12/01 22:05:38   8963s] Setting infinite Tws ...
[12/01 22:05:38   8963s] First Iteration Infinite Tw... 
[12/01 22:05:38   8963s] Calculate early delays in OCV mode...
[12/01 22:05:38   8963s] Calculate late delays in OCV mode...
[12/01 22:05:38   8963s] Start delay calculation (fullDC) (16 T). (MEM=4939.7)
[12/01 22:05:38   8963s] *** Calculating scaling factor for wc libraries using the default operating condition of each library.
[12/01 22:05:38   8963s] 
[12/01 22:05:38   8963s] Trim Metal Layers:
[12/01 22:05:38   8964s] LayerId::1 widthSet size::4
[12/01 22:05:38   8964s] LayerId::2 widthSet size::4
[12/01 22:05:38   8964s] LayerId::3 widthSet size::4
[12/01 22:05:38   8964s] LayerId::4 widthSet size::4
[12/01 22:05:38   8964s] LayerId::5 widthSet size::4
[12/01 22:05:38   8964s] LayerId::6 widthSet size::3
[12/01 22:05:38   8964s] eee: pegSigSF::1.070000
[12/01 22:05:38   8964s] Initializing multi-corner capacitance tables ... 
[12/01 22:05:38   8964s] Initializing multi-corner resistance tables ...
[12/01 22:05:38   8964s] eee: l::1 avDens::0.139264 usedTrk::11711.325885 availTrk::84094.676850 sigTrk::11711.325885
[12/01 22:05:38   8964s] eee: l::2 avDens::0.299256 usedTrk::24881.495668 availTrk::83144.415690 sigTrk::24881.495668
[12/01 22:05:38   8964s] eee: l::3 avDens::0.436190 usedTrk::36731.508750 availTrk::84209.845340 sigTrk::36731.508750
[12/01 22:05:38   8964s] eee: l::4 avDens::0.630417 usedTrk::53605.116364 availTrk::85031.144662 sigTrk::53605.116364
[12/01 22:05:38   8964s] eee: l::5 avDens::0.358050 usedTrk::30321.799871 availTrk::84685.999025 sigTrk::30321.799871
[12/01 22:05:38   8964s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/01 22:05:39   8964s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.570516 ; uaWl: 1.000000 ; uaWlH: 0.569809 ; aWlH: 0.000000 ; Pmax: 0.915600 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 78 ; 
[12/01 22:05:39   8965s] End AAE Lib Interpolated Model. (MEM=4952.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 22:05:39   8965s] Opening parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d' for reading (mem: 4952.312M)
[12/01 22:05:39   8965s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4952.3M)
[12/01 22:05:39   8965s] AAE_INFO: 16 threads acquired from CTE.
[12/01 22:05:42   8997s] Total number of fetched objects 117773
[12/01 22:05:42   8997s] AAE_INFO-618: Total number of nets in the design is 118470,  100.0 percent of the nets selected for SI analysis
[12/01 22:05:42   8997s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/01 22:05:42   8997s] End delay calculation. (MEM=5635.74 CPU=0:00:31.4 REAL=0:00:02.0)
[12/01 22:05:42   8997s] End delay calculation (fullDC). (MEM=5635.74 CPU=0:00:34.0 REAL=0:00:04.0)
[12/01 22:05:42   8997s] *** CDM Built up (cpu=0:00:37.5  real=0:00:04.0  mem= 5635.7M) ***
[12/01 22:05:42   9001s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5635.7M)
[12/01 22:05:42   9001s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/01 22:05:42   9001s] Loading CTE timing window is completed (CPU = 0:00:00.7, REAL = 0:00:00.0, MEM = 5635.7M)
[12/01 22:05:42   9001s] Starting SI iteration 2
[12/01 22:05:42   9002s] Calculate early delays in OCV mode...
[12/01 22:05:42   9002s] Calculate late delays in OCV mode...
[12/01 22:05:42   9002s] Start delay calculation (fullDC) (16 T). (MEM=5026.89)
[12/01 22:05:43   9002s] End AAE Lib Interpolated Model. (MEM=5026.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 22:05:45   9039s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 4426. 
[12/01 22:05:45   9039s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 117773. 
[12/01 22:05:45   9039s] Total number of fetched objects 117773
[12/01 22:05:45   9039s] AAE_INFO-618: Total number of nets in the design is 118470,  29.4 percent of the nets selected for SI analysis
[12/01 22:05:45   9039s] End delay calculation. (MEM=5709.77 CPU=0:00:36.4 REAL=0:00:02.0)
[12/01 22:05:45   9039s] End delay calculation (fullDC). (MEM=5709.77 CPU=0:00:36.7 REAL=0:00:03.0)
[12/01 22:05:45   9039s] *** CDM Built up (cpu=0:00:36.7  real=0:00:03.0  mem= 5709.8M) ***
[12/01 22:05:46   9043s] *** Done Building Timing Graph (cpu=0:01:23 real=0:00:09.0 totSessionCpu=2:30:44 mem=5707.8M)
[12/01 22:05:46   9043s] End AAE Lib Interpolated Model. (MEM=5707.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 22:05:46   9043s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5707.8M
[12/01 22:05:46   9043s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.034, REAL:0.028, MEM:5963.8M
[12/01 22:05:47   9045s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -5.898  | -5.898  | -5.356  |
|           TNS (ns):| -3277.3 | -3226.5 | -1834.3 |
|    Violating Paths:|  1964   |  1955   |  1576   |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |    235 (1001)    |   -1.500   |    235 (1001)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.713%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 1:54:21, real = 0:45:18, mem = 3209.6M, totSessionCpu=2:30:46 **
[12/01 22:05:47   9045s] Executing marking Critical Nets1
[12/01 22:05:47   9045s] **INFO: flowCheckPoint #6 OptimizationRecovery
[12/01 22:05:47   9046s] Running postRoute recovery in postEcoRoute mode
[12/01 22:05:47   9046s] **optDesign ... cpu = 1:54:21, real = 0:45:18, mem = 3209.6M, totSessionCpu=2:30:46 **
[12/01 22:05:48   9048s]   Timing/DRV Snapshot: (TGT)
[12/01 22:05:48   9048s]      Weighted WNS: -5.898
[12/01 22:05:48   9048s]       All  PG WNS: -5.898
[12/01 22:05:48   9048s]       High PG WNS: -5.898
[12/01 22:05:48   9048s]       All  PG TNS: -3277.284
[12/01 22:05:48   9048s]       High PG TNS: -3226.468
[12/01 22:05:48   9048s]       Low  PG TNS: -1834.283
[12/01 22:05:48   9048s]          Tran DRV: 235 (235)
[12/01 22:05:48   9048s]           Cap DRV: 1 (1)
[12/01 22:05:48   9048s]        Fanout DRV: 0 (0)
[12/01 22:05:48   9048s]            Glitch: 0 (0)
[12/01 22:05:48   9048s]    Category Slack: { [L, -5.898] [H, -5.898] }
[12/01 22:05:48   9048s] 
[12/01 22:05:48   9048s] Checking setup slack degradation ...
[12/01 22:05:48   9048s] 
[12/01 22:05:48   9048s] Recovery Manager:
[12/01 22:05:48   9048s]   Low  Effort WNS Jump: 5.898 (REF: 0.000, TGT: -5.898, Threshold: 0.150) - Trigger
[12/01 22:05:48   9048s]   High Effort WNS Jump: 5.898 (REF: 0.000, TGT: -5.898, Threshold: 0.075) - Trigger
[12/01 22:05:48   9048s]   Low  Effort TNS Jump: 3277.284 (REF: 0.000, TGT: -3277.284, Threshold: 10.000) - Trigger
[12/01 22:05:48   9048s]   High Effort TNS Jump: 3226.468 (REF: 0.000, TGT: -3226.468, Threshold: 5.000) - Trigger
[12/01 22:05:48   9048s] 
[12/01 22:05:48   9048s] Checking DRV degradation...
[12/01 22:05:48   9048s] 
[12/01 22:05:48   9048s] Recovery Manager:
[12/01 22:05:48   9048s]     Tran DRV degradation : 235 (0 -> 235, Margin 10) - Trigger
[12/01 22:05:48   9048s]      Cap DRV degradation : 1 (0 -> 1, Margin 10) - Skip
[12/01 22:05:48   9048s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 22:05:48   9048s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 22:05:48   9048s] 
[12/01 22:05:48   9048s] **INFO: Triggering Lef-safe DRV recovery as drv degraded beyond margin
[12/01 22:05:48   9048s] Begin: GigaOpt DRV Optimization
[12/01 22:05:48   9048s] Glitch fixing enabled
[12/01 22:05:48   9048s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -postEcoLefSafe -isRecovery -maxLocalDensity 1.0 -numThreads 16  -glitch -useAllActiveSetupViews -noTimingDegradeAllowed
[12/01 22:05:48   9048s] *** DrvOpt #6 [begin] : totSession cpu/real = 2:30:48.1/0:59:20.6 (2.5), mem = 5060.3M
[12/01 22:05:48   9048s] Info: 27 io nets excluded
[12/01 22:05:48   9048s] Info: 624 clock nets excluded from IPO operation.
[12/01 22:05:48   9048s] End AAE Lib Interpolated Model. (MEM=5060.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 22:05:48   9048s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.12
[12/01 22:05:48   9048s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 22:05:48   9048s] ### Creating PhyDesignMc. totSessionCpu=2:30:48 mem=5060.3M
[12/01 22:05:48   9048s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 22:05:48   9048s] OPERPROF: Starting DPlace-Init at level 1, MEM:5060.3M
[12/01 22:05:48   9048s] z: 2, totalTracks: 1
[12/01 22:05:48   9048s] z: 4, totalTracks: 1
[12/01 22:05:48   9048s] z: 6, totalTracks: 1
[12/01 22:05:48   9048s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 22:05:48   9048s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5060.3M
[12/01 22:05:48   9048s] 
[12/01 22:05:48   9048s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 22:05:48   9048s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.034, REAL:0.029, MEM:5316.3M
[12/01 22:05:48   9048s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5316.3M
[12/01 22:05:48   9048s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5316.3M
[12/01 22:05:48   9048s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5316.3MB).
[12/01 22:05:48   9048s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.108, REAL:0.102, MEM:5316.3M
[12/01 22:05:48   9049s] TotalInstCnt at PhyDesignMc Initialization: 116,680
[12/01 22:05:48   9049s] ### Creating PhyDesignMc, finished. totSessionCpu=2:30:49 mem=5061.8M
[12/01 22:05:48   9049s] #optDebug: Start CG creation (mem=5061.8M)
[12/01 22:05:48   9049s]  ...initializing CG  maxDriveDist 427.315500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 42.731500 
[12/01 22:05:48   9049s] (cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s]  ...processing cgPrt (cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s]  ...processing cgEgp (cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s]  ...processing cgPbk (cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s]  ...processing cgNrb(cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s]  ...processing cgObs (cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s]  ...processing cgCon (cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s]  ...processing cgPdm (cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5146.1M)
[12/01 22:05:48   9049s] ### Creating RouteCongInterface, started
[12/01 22:05:49   9049s] ### Creating RouteCongInterface, finished
[12/01 22:05:49   9050s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 0.00%
[12/01 22:05:49   9050s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5552.5M
[12/01 22:05:49   9050s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5552.5M
[12/01 22:05:50   9050s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 22:05:50   9050s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:05:50   9050s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 22:05:50   9050s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/01 22:05:50   9050s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 22:05:50   9050s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 22:05:50   9050s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 22:05:50   9050s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 22:05:50   9051s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 22:05:50   9051s] Info: violation cost 184.498810 (cap = 0.009387, tran = 184.489441, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 22:05:50   9052s] |   235|  1001|    -1.50|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.90| -3277.28|       0|       0|       0| 82.71%|          |         |
[12/01 22:05:50   9052s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 22:05:50   9052s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 22:05:50   9052s] Info: violation cost 184.498810 (cap = 0.009387, tran = 184.489441, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 22:05:51   9052s] |   235|  1001|    -1.50|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.90| -3277.54|       0|       0|       0| 82.71%| 0:00:00.0|  6207.7M|
[12/01 22:05:51   9052s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 22:05:51   9052s] 
[12/01 22:05:51   9052s] ###############################################################################
[12/01 22:05:51   9052s] #
[12/01 22:05:51   9052s] #  Large fanout net report:  
[12/01 22:05:51   9052s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 22:05:51   9052s] #     - current density: 82.71
[12/01 22:05:51   9052s] #
[12/01 22:05:51   9052s] #  List of high fanout nets:
[12/01 22:05:51   9052s] #
[12/01 22:05:51   9052s] ###############################################################################
[12/01 22:05:51   9052s] 
[12/01 22:05:51   9052s] 
[12/01 22:05:51   9052s] =======================================================================
[12/01 22:05:51   9052s]                 Reasons for remaining drv violations
[12/01 22:05:51   9052s] =======================================================================
[12/01 22:05:51   9052s] *info: Total 236 net(s) have violations which can't be fixed by DRV optimization.
[12/01 22:05:51   9052s] 
[12/01 22:05:51   9052s] 
[12/01 22:05:51   9052s] *** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:02.0 mem=6207.7M) ***
[12/01 22:05:51   9052s] 
[12/01 22:05:51   9052s] Begin: glitch net info
[12/01 22:05:51   9052s] glitch slack range: number of glitch nets
[12/01 22:05:51   9052s] glitch slack < -0.32 : 0
[12/01 22:05:51   9052s] -0.32 < glitch slack < -0.28 : 0
[12/01 22:05:51   9052s] -0.28 < glitch slack < -0.24 : 0
[12/01 22:05:51   9052s] -0.24 < glitch slack < -0.2 : 0
[12/01 22:05:51   9052s] -0.2 < glitch slack < -0.16 : 0
[12/01 22:05:51   9052s] -0.16 < glitch slack < -0.12 : 0
[12/01 22:05:51   9052s] -0.12 < glitch slack < -0.08 : 0
[12/01 22:05:51   9052s] -0.08 < glitch slack < -0.04 : 0
[12/01 22:05:51   9052s] -0.04 < glitch slack : 0
[12/01 22:05:51   9052s] End: glitch net info
[12/01 22:05:51   9053s] Total-nets :: 117771, Stn-nets :: 27, ratio :: 0.0229258 %
[12/01 22:05:51   9053s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5790.4M
[12/01 22:05:51   9053s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.375, REAL:0.056, MEM:5096.8M
[12/01 22:05:51   9053s] TotalInstCnt at PhyDesignMc Destruction: 116,680
[12/01 22:05:51   9053s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.12
[12/01 22:05:51   9053s] *** DrvOpt #6 [finish] : cpu/real = 0:00:05.3/0:00:03.3 (1.6), totSession cpu/real = 2:30:53.4/0:59:23.9 (2.5), mem = 5096.8M
[12/01 22:05:51   9053s] 
[12/01 22:05:51   9053s] =============================================================================================
[12/01 22:05:51   9053s]  Step TAT Report for DrvOpt #6                                                  20.15-s105_1
[12/01 22:05:51   9053s] =============================================================================================
[12/01 22:05:51   9053s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 22:05:51   9053s] ---------------------------------------------------------------------------------------------
[12/01 22:05:51   9053s] [ SlackTraversorInit     ]      1   0:00:00.3  (   8.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 22:05:51   9053s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:05:51   9053s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  11.8 % )     0:00:00.4 /  0:00:00.8    2.0
[12/01 22:05:51   9053s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.3    1.1
[12/01 22:05:51   9053s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/01 22:05:51   9053s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:05:51   9053s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:05:51   9053s] [ OptEval                ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:05:51   9053s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:05:51   9053s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    5.7
[12/01 22:05:51   9053s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.2    8.6
[12/01 22:05:51   9053s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.2   10.0
[12/01 22:05:51   9053s] [ AAESlewUpdate          ]      1   0:00:00.1  (   4.5 % )     0:00:00.2 /  0:00:00.5    2.4
[12/01 22:05:51   9053s] [ DrvFindVioNets         ]      2   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:01.1   13.2
[12/01 22:05:51   9053s] [ DrvComputeSummary      ]      2   0:00:00.7  (  22.2 % )     0:00:00.7 /  0:00:00.7    1.0
[12/01 22:05:51   9053s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 22:05:51   9053s] [ MISC                   ]          0:00:01.1  (  32.4 % )     0:00:01.1 /  0:00:01.4    1.3
[12/01 22:05:51   9053s] ---------------------------------------------------------------------------------------------
[12/01 22:05:51   9053s]  DrvOpt #6 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:05.3    1.6
[12/01 22:05:51   9053s] ---------------------------------------------------------------------------------------------
[12/01 22:05:51   9053s] 
[12/01 22:05:51   9053s] drv optimizer changes nothing and skips refinePlace
[12/01 22:05:51   9053s] End: GigaOpt DRV Optimization
[12/01 22:05:51   9053s] **optDesign ... cpu = 1:54:29, real = 0:45:22, mem = 3291.0M, totSessionCpu=2:30:53 **
[12/01 22:05:52   9055s]   Timing/DRV Snapshot: (TGT)
[12/01 22:05:52   9055s]      Weighted WNS: -5.898
[12/01 22:05:52   9055s]       All  PG WNS: -5.898
[12/01 22:05:52   9055s]       High PG WNS: -5.898
[12/01 22:05:52   9055s]       All  PG TNS: -3277.545
[12/01 22:05:52   9055s]       High PG TNS: -3226.787
[12/01 22:05:52   9055s]       Low  PG TNS: -1834.479
[12/01 22:05:52   9055s]          Tran DRV: 235 (235)
[12/01 22:05:52   9055s]           Cap DRV: 1 (1)
[12/01 22:05:52   9055s]        Fanout DRV: 0 (0)
[12/01 22:05:52   9055s]            Glitch: 0 (0)
[12/01 22:05:52   9055s]    Category Slack: { [L, -5.898] [H, -5.898] }
[12/01 22:05:52   9055s] 
[12/01 22:05:52   9055s] Checking setup slack degradation ...
[12/01 22:05:52   9055s] 
[12/01 22:05:52   9055s] Recovery Manager:
[12/01 22:05:52   9055s]   Low  Effort WNS Jump: 5.898 (REF: 0.000, TGT: -5.898, Threshold: 0.150) - Trigger
[12/01 22:05:52   9055s]   High Effort WNS Jump: 5.898 (REF: 0.000, TGT: -5.898, Threshold: 0.075) - Trigger
[12/01 22:05:52   9055s]   Low  Effort TNS Jump: 3277.545 (REF: 0.000, TGT: -3277.545, Threshold: 10.000) - Trigger
[12/01 22:05:52   9055s]   High Effort TNS Jump: 3226.787 (REF: 0.000, TGT: -3226.787, Threshold: 5.000) - Trigger
[12/01 22:05:52   9055s] 
[12/01 22:05:52   9055s] Checking DRV degradation...
[12/01 22:05:52   9055s] 
[12/01 22:05:52   9055s] Recovery Manager:
[12/01 22:05:52   9055s]     Tran DRV degradation : 235 (0 -> 235, Margin 10) - Trigger
[12/01 22:05:52   9055s]      Cap DRV degradation : 1 (0 -> 1, Margin 10) - Skip
[12/01 22:05:52   9055s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 22:05:52   9055s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/01 22:05:52   9055s] 
[12/01 22:05:52   9055s] **INFO: Triggering DRV recovery as drv degraded beyond margin
[12/01 22:05:52   9055s] New Signature Flow (doPostRouteRecovery) ....
[12/01 22:05:52   9055s] Begin: GigaOpt DRV Optimization
[12/01 22:05:52   9055s] Glitch fixing enabled
[12/01 22:05:52   9055s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -legalOnly -isRecovery -maxLocalDensity 1.0 -numThreads 16  -glitch -useAllActiveSetupViews -noTimingDegradeAllowed
[12/01 22:05:52   9055s] *** DrvOpt #7 [begin] : totSession cpu/real = 2:30:55.5/0:59:24.8 (2.5), mem = 5095.4M
[12/01 22:05:52   9055s] Info: 27 io nets excluded
[12/01 22:05:52   9055s] Info: 624 clock nets excluded from IPO operation.
[12/01 22:05:52   9055s] End AAE Lib Interpolated Model. (MEM=5095.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 22:05:52   9055s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.13
[12/01 22:05:52   9055s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 22:05:52   9055s] ### Creating PhyDesignMc. totSessionCpu=2:30:56 mem=5095.4M
[12/01 22:05:52   9055s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 22:05:52   9055s] OPERPROF: Starting DPlace-Init at level 1, MEM:5095.4M
[12/01 22:05:52   9055s] z: 2, totalTracks: 1
[12/01 22:05:52   9055s] z: 4, totalTracks: 1
[12/01 22:05:52   9055s] z: 6, totalTracks: 1
[12/01 22:05:52   9055s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/01 22:05:52   9055s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5095.4M
[12/01 22:05:52   9055s] 
[12/01 22:05:52   9055s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 22:05:52   9055s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.053, REAL:0.047, MEM:5351.4M
[12/01 22:05:52   9055s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5351.4M
[12/01 22:05:52   9055s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5351.4M
[12/01 22:05:52   9055s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5351.4MB).
[12/01 22:05:52   9055s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.124, REAL:0.118, MEM:5351.4M
[12/01 22:05:53   9056s] TotalInstCnt at PhyDesignMc Initialization: 116,680
[12/01 22:05:53   9056s] ### Creating PhyDesignMc, finished. totSessionCpu=2:30:57 mem=5096.8M
[12/01 22:05:53   9056s] ### Creating RouteCongInterface, started
[12/01 22:05:53   9056s] ### Creating RouteCongInterface, finished
[12/01 22:05:53   9057s] DRV pessimism of 0.00% is used for tran, 0.00% for cap, 0.00% for fanout, on top of margin 0.00%
[12/01 22:05:53   9057s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5503.2M
[12/01 22:05:53   9057s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5503.2M
[12/01 22:05:54   9057s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 22:05:54   9057s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:05:54   9057s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 22:05:54   9057s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/01 22:05:54   9057s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 22:05:54   9057s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/01 22:05:54   9057s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 22:05:54   9057s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 22:05:54   9058s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 22:05:54   9058s] Info: violation cost 184.498810 (cap = 0.009387, tran = 184.489441, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 22:05:54   9059s] |   235|  1001|    -1.50|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.90| -3277.54|       0|       0|       0| 82.71%|          |         |
[12/01 22:05:55   9066s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:05:55   9066s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:05:56   9071s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:05:56   9071s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 22:05:56   9071s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 22:05:56   9071s] Info: violation cost 30.963495 (cap = 0.009387, tran = 30.954107, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 22:05:56   9071s] |    51|   189|    -1.21|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.50| -3077.65|       0|     400|       2| 82.87%| 0:00:02.0|  6293.7M|
[12/01 22:05:56   9072s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 22:05:56   9072s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 22:05:56   9072s] Info: violation cost 29.066359 (cap = 0.009387, tran = 29.056971, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 22:05:56   9072s] |    45|   168|    -1.21|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.50| -3070.27|       0|      12|       0| 82.88%| 0:00:00.0|  6293.7M|
[12/01 22:05:57   9073s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 16 threads.
[12/01 22:05:57   9073s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/01 22:05:57   9073s] Info: violation cost 29.066359 (cap = 0.009387, tran = 29.056971, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/01 22:05:57   9073s] |    45|   168|    -1.21|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -5.50| -3070.27|       0|       0|       0| 82.88%| 0:00:01.0|  6293.7M|
[12/01 22:05:57   9073s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/01 22:05:57   9073s] 
[12/01 22:05:57   9073s] ###############################################################################
[12/01 22:05:57   9073s] #
[12/01 22:05:57   9073s] #  Large fanout net report:  
[12/01 22:05:57   9073s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/01 22:05:57   9073s] #     - current density: 82.88
[12/01 22:05:57   9073s] #
[12/01 22:05:57   9073s] #  List of high fanout nets:
[12/01 22:05:57   9073s] #
[12/01 22:05:57   9073s] ###############################################################################
[12/01 22:05:57   9073s] 
[12/01 22:05:57   9073s] 
[12/01 22:05:57   9073s] =======================================================================
[12/01 22:05:57   9073s]                 Reasons for remaining drv violations
[12/01 22:05:57   9073s] =======================================================================
[12/01 22:05:57   9073s] *info: Total 46 net(s) have violations which can't be fixed by DRV optimization.
[12/01 22:05:57   9073s] 
[12/01 22:05:57   9073s] MultiBuffering failure reasons
[12/01 22:05:57   9073s] ------------------------------------------------
[12/01 22:05:57   9073s] *info:    40 net(s): Could not be fixed because the gain is not enough.
[12/01 22:05:57   9073s] *info:     6 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
[12/01 22:05:57   9073s] 
[12/01 22:05:57   9073s] 
[12/01 22:05:57   9073s] *** Finish DRV Fixing (cpu=0:00:16.6 real=0:00:04.0 mem=6293.7M) ***
[12/01 22:05:57   9073s] 
[12/01 22:05:57   9073s] Begin: glitch net info
[12/01 22:05:57   9073s] glitch slack range: number of glitch nets
[12/01 22:05:57   9073s] glitch slack < -0.32 : 0
[12/01 22:05:57   9073s] -0.32 < glitch slack < -0.28 : 0
[12/01 22:05:57   9073s] -0.28 < glitch slack < -0.24 : 0
[12/01 22:05:57   9073s] -0.24 < glitch slack < -0.2 : 0
[12/01 22:05:57   9073s] -0.2 < glitch slack < -0.16 : 0
[12/01 22:05:57   9073s] -0.16 < glitch slack < -0.12 : 0
[12/01 22:05:57   9073s] -0.12 < glitch slack < -0.08 : 0
[12/01 22:05:57   9073s] -0.08 < glitch slack < -0.04 : 0
[12/01 22:05:57   9073s] -0.04 < glitch slack : 0
[12/01 22:05:57   9073s] End: glitch net info
[12/01 22:05:57   9074s] Total-nets :: 118183, Stn-nets :: 629, ratio :: 0.532225 %
[12/01 22:05:57   9074s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5876.3M
[12/01 22:05:57   9074s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.377, REAL:0.062, MEM:5145.8M
[12/01 22:05:57   9074s] TotalInstCnt at PhyDesignMc Destruction: 117,092
[12/01 22:05:57   9074s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.13
[12/01 22:05:57   9074s] *** DrvOpt #7 [finish] : cpu/real = 0:00:19.0/0:00:05.2 (3.6), totSession cpu/real = 2:31:14.5/0:59:30.0 (2.5), mem = 5145.8M
[12/01 22:05:57   9074s] 
[12/01 22:05:57   9074s] =============================================================================================
[12/01 22:05:57   9074s]  Step TAT Report for DrvOpt #7                                                  20.15-s105_1
[12/01 22:05:57   9074s] =============================================================================================
[12/01 22:05:57   9074s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 22:05:57   9074s] ---------------------------------------------------------------------------------------------
[12/01 22:05:57   9074s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 22:05:57   9074s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:05:57   9074s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   7.6 % )     0:00:00.4 /  0:00:00.8    2.0
[12/01 22:05:57   9074s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 22:05:57   9074s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:05:57   9074s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:09.0    8.2
[12/01 22:05:57   9074s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:05:57   9074s] [ OptEval                ]      7   0:00:00.4  (   7.0 % )     0:00:00.4 /  0:00:04.3   11.8
[12/01 22:05:57   9074s] [ OptCommit              ]      7   0:00:00.3  (   5.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 22:05:57   9074s] [ IncrTimingUpdate       ]      6   0:00:00.2  (   4.3 % )     0:00:00.2 /  0:00:02.1    9.5
[12/01 22:05:57   9074s] [ PostCommitDelayUpdate  ]      6   0:00:00.1  (   2.3 % )     0:00:00.6 /  0:00:06.5   11.0
[12/01 22:05:57   9074s] [ IncrDelayCalc          ]     62   0:00:00.5  (   9.0 % )     0:00:00.5 /  0:00:06.3   13.5
[12/01 22:05:57   9074s] [ AAESlewUpdate          ]      3   0:00:00.4  (   8.6 % )     0:00:00.8 /  0:00:04.6    5.6
[12/01 22:05:57   9074s] [ DrvFindVioNets         ]      4   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:01.4   12.3
[12/01 22:05:57   9074s] [ DrvComputeSummary      ]      4   0:00:01.1  (  20.2 % )     0:00:01.1 /  0:00:01.0    1.0
[12/01 22:05:57   9074s] [ ReportGlitchViolation  ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/01 22:05:57   9074s] [ MISC                   ]          0:00:01.1  (  20.7 % )     0:00:01.1 /  0:00:01.4    1.3
[12/01 22:05:57   9074s] ---------------------------------------------------------------------------------------------
[12/01 22:05:57   9074s]  DrvOpt #7 TOTAL                    0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:19.0    3.6
[12/01 22:05:57   9074s] ---------------------------------------------------------------------------------------------
[12/01 22:05:57   9074s] 
[12/01 22:05:57   9074s] Running refinePlace -preserveRouting true -hardFence false
[12/01 22:05:57   9074s] OPERPROF: Starting RefinePlace2 at level 1, MEM:5145.8M
[12/01 22:05:57   9074s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:5145.8M
[12/01 22:05:57   9074s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5145.8M
[12/01 22:05:57   9074s] z: 2, totalTracks: 1
[12/01 22:05:57   9074s] z: 4, totalTracks: 1
[12/01 22:05:57   9074s] z: 6, totalTracks: 1
[12/01 22:05:57   9074s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 22:05:57   9074s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:5145.8M
[12/01 22:05:57   9074s] 
[12/01 22:05:57   9074s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 22:05:57   9074s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.058, REAL:0.050, MEM:5145.8M
[12/01 22:05:57   9074s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:5145.8M
[12/01 22:05:57   9074s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:5369.8M
[12/01 22:05:57   9074s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5369.8MB).
[12/01 22:05:57   9074s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.134, REAL:0.125, MEM:5369.8M
[12/01 22:05:57   9074s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.134, REAL:0.125, MEM:5369.8M
[12/01 22:05:57   9074s] TDRefine: refinePlace mode is spiral
[12/01 22:05:57   9074s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.14
[12/01 22:05:57   9074s] OPERPROF:   Starting RefinePlace at level 2, MEM:5369.8M
[12/01 22:05:57   9074s] *** Starting refinePlace (2:31:15 mem=5369.8M) ***
[12/01 22:05:57   9074s] Total net bbox length = 5.016e+06 (2.294e+06 2.722e+06) (ext = 2.957e+03)
[12/01 22:05:57   9074s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:5369.8M
[12/01 22:05:57   9074s] Starting refinePlace ...
[12/01 22:05:57   9074s] One DDP V2 for no tweak run.
[12/01 22:05:58   9074s]   Spread Effort: high, post-route mode, useDDP on.
[12/01 22:05:58   9074s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=5397.3MB) @(2:31:15 - 2:31:15).
[12/01 22:05:58   9074s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 22:05:58   9074s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 22:05:58   9075s] 
[12/01 22:05:58   9075s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 22:05:58   9076s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 22:05:58   9076s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:00.0, mem=5429.3MB) @(2:31:15 - 2:31:17).
[12/01 22:05:58   9076s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 22:05:58   9076s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 5429.3MB
[12/01 22:05:58   9076s] Statistics of distance of Instance movement in refine placement:
[12/01 22:05:58   9076s]   maximum (X+Y) =         0.00 um
[12/01 22:05:58   9076s]   mean    (X+Y) =         0.00 um
[12/01 22:05:58   9076s] Summary Report:
[12/01 22:05:58   9076s] Instances move: 0 (out of 116470 movable)
[12/01 22:05:58   9076s] Instances flipped: 0
[12/01 22:05:58   9076s] Mean displacement: 0.00 um
[12/01 22:05:58   9076s] Max displacement: 0.00 um 
[12/01 22:05:58   9076s] Total instances moved : 0
[12/01 22:05:58   9076s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.855, REAL:1.163, MEM:5429.3M
[12/01 22:05:58   9076s] Total net bbox length = 5.016e+06 (2.294e+06 2.722e+06) (ext = 2.957e+03)
[12/01 22:05:58   9076s] Runtime: CPU: 0:00:02.0 REAL: 0:00:01.0 MEM: 5429.3MB
[12/01 22:05:58   9076s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:01.0, mem=5429.3MB) @(2:31:15 - 2:31:17).
[12/01 22:05:58   9076s] *** Finished refinePlace (2:31:17 mem=5429.3M) ***
[12/01 22:05:58   9076s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.14
[12/01 22:05:58   9076s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.008, REAL:1.317, MEM:5429.3M
[12/01 22:05:58   9076s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:5429.3M
[12/01 22:05:59   9076s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.361, REAL:0.047, MEM:5145.3M
[12/01 22:05:59   9076s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.505, REAL:1.490, MEM:5145.3M
[12/01 22:05:59   9076s] End: GigaOpt DRV Optimization
[12/01 22:05:59   9076s] **optDesign ... cpu = 1:54:52, real = 0:45:30, mem = 3361.8M, totSessionCpu=2:31:17 **
[12/01 22:06:00   9079s]   Timing/DRV Snapshot: (TGT)
[12/01 22:06:00   9079s]      Weighted WNS: -5.503
[12/01 22:06:00   9079s]       All  PG WNS: -5.503
[12/01 22:06:00   9079s]       High PG WNS: -5.503
[12/01 22:06:00   9079s]       All  PG TNS: -3070.271
[12/01 22:06:00   9079s]       High PG TNS: -3012.737
[12/01 22:06:00   9079s]       Low  PG TNS: -1734.650
[12/01 22:06:00   9079s]          Tran DRV: 45 (45)
[12/01 22:06:00   9079s]           Cap DRV: 1 (1)
[12/01 22:06:00   9079s]        Fanout DRV: 0 (0)
[12/01 22:06:00   9079s]            Glitch: 0 (0)
[12/01 22:06:00   9079s]    Category Slack: { [L, -5.503] [H, -5.503] }
[12/01 22:06:00   9079s] 
[12/01 22:06:00   9079s] Checking setup slack degradation ...
[12/01 22:06:00   9079s] 
[12/01 22:06:00   9079s] Recovery Manager:
[12/01 22:06:00   9079s]   Low  Effort WNS Jump: 5.503 (REF: 0.000, TGT: -5.503, Threshold: 0.150) - Trigger
[12/01 22:06:00   9079s]   High Effort WNS Jump: 5.503 (REF: 0.000, TGT: -5.503, Threshold: 0.075) - Trigger
[12/01 22:06:00   9079s]   Low  Effort TNS Jump: 3070.271 (REF: 0.000, TGT: -3070.271, Threshold: 10.000) - Trigger
[12/01 22:06:00   9079s]   High Effort TNS Jump: 3012.737 (REF: 0.000, TGT: -3012.737, Threshold: 5.000) - Trigger
[12/01 22:06:00   9079s] 
[12/01 22:06:00   9079s] Begin: GigaOpt WNS recovery
[12/01 22:06:00   9079s] Begin: GigaOpt Optimization in WNS mode (Recovery)
[12/01 22:06:00   9079s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 16 -postRoute -postEco -nativePathGroupFlow -categoryTargetSlacks {  0 12061 1 12061 }
[12/01 22:06:00   9079s] Info: 27 io nets excluded
[12/01 22:06:00   9079s] Info: 624 clock nets excluded from IPO operation.
[12/01 22:06:00   9079s] End AAE Lib Interpolated Model. (MEM=5143.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 22:06:00   9079s] *** WnsOpt #3 [begin] : totSession cpu/real = 2:31:19.3/0:59:32.8 (2.5), mem = 5143.9M
[12/01 22:06:00   9079s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.14
[12/01 22:06:00   9079s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 22:06:00   9079s] ### Creating PhyDesignMc. totSessionCpu=2:31:19 mem=5143.9M
[12/01 22:06:00   9079s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 22:06:00   9079s] OPERPROF: Starting DPlace-Init at level 1, MEM:5143.9M
[12/01 22:06:00   9079s] z: 2, totalTracks: 1
[12/01 22:06:00   9079s] z: 4, totalTracks: 1
[12/01 22:06:00   9079s] z: 6, totalTracks: 1
[12/01 22:06:00   9079s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 22:06:00   9079s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5143.9M
[12/01 22:06:00   9079s] 
[12/01 22:06:00   9079s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 22:06:00   9079s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.058, REAL:0.052, MEM:5399.9M
[12/01 22:06:00   9079s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5399.9M
[12/01 22:06:00   9079s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5399.9M
[12/01 22:06:00   9079s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5399.9MB).
[12/01 22:06:00   9079s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.123, MEM:5399.9M
[12/01 22:06:00   9080s] TotalInstCnt at PhyDesignMc Initialization: 117,092
[12/01 22:06:00   9080s] ### Creating PhyDesignMc, finished. totSessionCpu=2:31:20 mem=5145.3M
[12/01 22:06:00   9080s] ### Creating RouteCongInterface, started
[12/01 22:06:00   9080s] ### Creating RouteCongInterface, finished
[12/01 22:06:01   9081s] *info: 27 io nets excluded
[12/01 22:06:01   9081s] *info: 624 clock nets excluded
[12/01 22:06:01   9081s] *info: 695 no-driver nets excluded.
[12/01 22:06:04   9083s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.4019804.3
[12/01 22:06:04   9083s] PathGroup :  reg2reg  TargetSlack : 0 
[12/01 22:06:04   9083s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 22:06:04   9083s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:04   9083s] ** GigaOpt Optimizer WNS Slack -5.503 TNS Slack -3070.271 Density 82.88
[12/01 22:06:04   9083s] Optimizer WNS Pass 0
[12/01 22:06:04   9083s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-4.961|-1734.650|
|reg2reg   |-5.503|-3012.737|
|HEPG      |-5.503|-3012.737|
|All Paths |-5.503|-3070.271|
+----------+------+---------+

[12/01 22:06:04   9083s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5555.3M
[12/01 22:06:04   9083s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.001, MEM:5555.3M
[12/01 22:06:04   9084s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 22:06:04   9084s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 22:06:04   9084s] Active Path Group: reg2reg  
[12/01 22:06:04   9084s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:04   9084s] |  WNS   | All WNS |   TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 22:06:04   9084s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:04   9084s] |  -5.503|   -5.503|-3012.737|-3070.271|   82.88%|   0:00:00.0| 5555.3M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
[12/01 22:06:04   9084s] |  -5.273|   -5.273|-3011.724|-3069.309|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
[12/01 22:06:04   9085s] |  -5.173|   -5.173|-3011.624|-3069.209|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
[12/01 22:06:05   9085s] |  -4.752|   -4.752|-3001.224|-3058.953|   82.88%|   0:00:01.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
[12/01 22:06:05   9085s] |  -4.667|   -4.667|-2998.675|-3056.404|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
[12/01 22:06:05   9085s] |  -4.379|   -4.379|-2996.090|-3053.818|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[297]/D             |
[12/01 22:06:05   9085s] |  -4.352|   -4.352|-2993.016|-3050.744|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
[12/01 22:06:05   9086s] |  -4.317|   -4.317|-2992.181|-3049.989|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[102]/D             |
[12/01 22:06:05   9086s] |  -4.273|   -4.273|-2990.851|-3048.659|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
[12/01 22:06:05   9086s] |  -4.214|   -4.214|-2988.039|-3045.846|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[297]/D             |
[12/01 22:06:05   9087s] |  -4.149|   -4.149|-2970.777|-3028.584|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[413]/D             |
[12/01 22:06:05   9087s] |  -4.089|   -4.089|-2969.034|-3026.842|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[102]/D             |
[12/01 22:06:05   9087s] |  -4.060|   -4.060|-2968.246|-3026.054|   82.88%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[230]/D             |
[12/01 22:06:05   9087s] |  -3.967|   -3.967|-2966.055|-3023.863|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[290]/D             |
[12/01 22:06:05   9088s] |  -3.893|   -3.916|-2955.616|-3014.123|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[142]/D             |
[12/01 22:06:05   9088s] |  -3.862|   -3.916|-2954.914|-3013.421|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[61]/D              |
[12/01 22:06:05   9088s] |  -3.817|   -3.916|-2951.321|-3009.828|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
[12/01 22:06:05   9089s] |  -3.761|   -3.916|-2941.782|-3000.290|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[325]/D             |
[12/01 22:06:06   9089s] |  -3.738|   -3.916|-2939.628|-2998.135|   82.89%|   0:00:01.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[12]/D              |
[12/01 22:06:06   9089s] |  -3.716|   -3.916|-2920.480|-2979.048|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[413]/D             |
[12/01 22:06:06   9091s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:06   9091s] |  -3.595|   -3.916|-2708.746|-2775.823|   82.89%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[100]/D             |
[12/01 22:06:06   9091s] |  -3.551|   -3.916|-2702.526|-2769.604|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[234]/D             |
[12/01 22:06:06   9092s] |  -3.526|   -3.721|-2697.703|-2764.479|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[297]/D             |
[12/01 22:06:06   9092s] |  -3.459|   -3.721|-2672.984|-2739.760|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
[12/01 22:06:07   9092s] |  -3.437|   -3.721|-2664.565|-2731.342|   82.90%|   0:00:01.0| 6287.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[121]/D             |
[12/01 22:06:07   9092s] |  -3.415|   -3.721|-2652.658|-2720.466|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[324]/D             |
[12/01 22:06:07   9093s] |  -3.385|   -3.721|-2651.569|-2719.377|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[142]/D             |
[12/01 22:06:07   9093s] |  -3.356|   -3.721|-2651.440|-2719.248|   82.90%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[235]/D             |
[12/01 22:06:07   9093s] |  -3.335|   -3.335|-2650.054|-2717.863|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[142]/D             |
[12/01 22:06:07   9094s] |  -3.306|   -3.306|-2640.541|-2711.208|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[6]/D               |
[12/01 22:06:07   9094s] |  -3.281|   -3.281|-2621.557|-2694.562|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[135]/D             |
[12/01 22:06:07   9094s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:07   9094s] |  -3.250|   -3.250|-2593.055|-2667.099|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[298]/D             |
[12/01 22:06:07   9095s] |  -3.229|   -3.229|-2589.928|-2663.971|   82.91%|   0:00:00.0| 6287.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[120]/D             |
[12/01 22:06:07   9095s] |  -3.207|   -3.207|-2585.949|-2659.993|   82.92%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[121]/D             |
[12/01 22:06:07   9096s] |  -3.164|   -3.164|-2563.233|-2637.933|   82.92%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[355]/D             |
[12/01 22:06:07   9096s] |  -3.140|   -3.140|-2551.191|-2626.563|   82.92%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[60]/D              |
[12/01 22:06:07   9096s] |  -3.096|   -3.132|-2488.696|-2565.947|   82.92%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[135]/D             |
[12/01 22:06:08   9097s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:08   9097s] |  -3.072|   -3.132|-2442.655|-2524.111|   82.93%|   0:00:01.0| 6306.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[306]/D             |
[12/01 22:06:08   9098s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:08   9098s] |  -3.045|   -3.045|-2424.392|-2506.561|   82.93%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[93]/D              |
[12/01 22:06:08   9098s] |  -3.024|   -3.024|-2413.669|-2498.189|   82.93%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[195]/D             |
[12/01 22:06:08   9098s] |  -2.999|   -2.999|-2409.981|-2494.502|   82.93%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[255]/D             |
[12/01 22:06:08   9099s] |  -2.979|   -2.979|-2401.698|-2486.218|   82.94%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[142]/D             |
[12/01 22:06:08   9099s] |  -2.956|   -2.956|-2400.571|-2485.092|   82.94%|   0:00:00.0| 6306.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[461]/D             |
[12/01 22:06:08   9100s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:08   9100s] |  -2.934|   -2.934|-2379.117|-2464.719|   82.94%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[34]/D              |
[12/01 22:06:08   9100s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:08   9100s] |  -2.917|   -2.917|-2365.990|-2454.363|   82.94%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[193]/D             |
[12/01 22:06:08   9101s] |  -2.894|   -2.894|-2351.927|-2441.402|   82.94%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[497]/D             |
[12/01 22:06:08   9102s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:08   9102s] |  -2.856|   -2.865|-2327.578|-2418.167|   82.94%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[459]/D             |
[12/01 22:06:08   9102s] |  -2.833|   -2.865|-2322.122|-2413.430|   82.95%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[323]/D             |
[12/01 22:06:09   9103s] |  -2.811|   -2.865|-2303.922|-2395.982|   82.95%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[355]/D             |
[12/01 22:06:09   9104s] |  -2.789|   -2.789|-2290.706|-2386.293|   82.95%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[74]/D              |
[12/01 22:06:09   9104s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:09   9104s] |  -2.766|   -2.768|-2282.572|-2379.141|   82.96%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[354]/D             |
[12/01 22:06:09   9106s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:09   9106s] |  -2.747|   -2.779|-2273.532|-2370.640|   82.96%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[290]/D             |
[12/01 22:06:09   9107s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:09   9107s] |  -2.723|   -2.779|-2262.110|-2362.268|   82.96%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[355]/D             |
[12/01 22:06:09   9107s] |  -2.691|   -2.768|-2249.760|-2351.678|   82.97%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[90]/D              |
[12/01 22:06:09   9108s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:09   9108s] |  -2.664|   -2.768|-2235.960|-2338.726|   82.97%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[165]/D             |
[12/01 22:06:09   9108s] |  -2.643|   -2.768|-2223.539|-2328.334|   82.97%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[38]/D              |
[12/01 22:06:10   9110s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:10   9110s] |  -2.658|   -2.768|-2216.243|-2321.718|   82.97%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[355]/D             |
[12/01 22:06:10   9110s] |  -2.623|   -2.768|-2212.839|-2318.314|   82.97%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[100]/D             |
[12/01 22:06:10   9111s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:10   9111s] |  -2.599|   -2.768|-2196.568|-2307.866|   82.98%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[50]/D              |
[12/01 22:06:10   9111s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:10   9111s] |  -2.576|   -2.768|-2169.831|-2284.138|   82.98%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[178]/D             |
[12/01 22:06:10   9112s] |  -2.553|   -2.597|-2153.731|-2267.683|   82.99%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B0/ram_reg[127]/D             |
[12/01 22:06:10   9113s] |  -2.531|   -2.597|-2114.244|-2231.631|   83.00%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B0/ram_reg[230]/D             |
[12/01 22:06:10   9114s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:10   9114s] |  -2.507|   -2.597|-2091.119|-2210.940|   83.01%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[163]/D             |
[12/01 22:06:10   9115s] |  -2.485|   -2.597|-2074.241|-2198.874|   83.01%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[102]/D             |
[12/01 22:06:11   9115s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:11   9115s] |  -2.458|   -2.597|-2067.376|-2191.984|   83.01%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[105]/D             |
[12/01 22:06:11   9117s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:11   9117s] |  -2.419|   -2.597|-1997.450|-2125.290|   83.02%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[350]/D             |
[12/01 22:06:11   9118s] |  -2.398|   -2.597|-1965.843|-2101.015|   83.02%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[52]/D              |
[12/01 22:06:11   9118s] |  -2.367|   -2.597|-1951.654|-2088.104|   83.03%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[196]/D             |
[12/01 22:06:11   9119s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:11   9119s] |  -2.345|   -2.597|-1923.915|-2062.700|   83.03%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[293]/D             |
[12/01 22:06:11   9120s] |  -2.342|   -2.597|-1920.610|-2058.994|   83.03%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[290]/D             |
[12/01 22:06:11   9120s] |  -2.316|   -2.597|-1920.187|-2058.994|   83.03%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[352]/D             |
[12/01 22:06:12   9121s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:12   9121s] |  -2.294|   -2.597|-1894.589|-2035.428|   83.04%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[101]/D             |
[12/01 22:06:12   9121s] |  -2.272|   -2.597|-1883.523|-2024.127|   83.04%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[415]/D             |
[12/01 22:06:12   9122s] |  -2.251|   -2.597|-1860.878|-2005.743|   83.05%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[120]/D             |
[12/01 22:06:12   9123s] |  -2.230|   -2.597|-1849.245|-1997.225|   83.06%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B2/ram_reg[350]/D             |
[12/01 22:06:12   9123s] |  -2.209|   -2.597|-1842.155|-1990.896|   83.06%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[352]/D             |
[12/01 22:06:12   9124s] |  -2.188|   -2.597|-1832.416|-1981.563|   83.07%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[489]/D             |
[12/01 22:06:12   9124s] |  -2.168|   -2.597|-1800.229|-1957.040|   83.07%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[312]/D             |
[12/01 22:06:12   9125s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:12   9125s] |  -2.130|   -2.597|-1770.012|-1930.833|   83.07%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[277]/D             |
[12/01 22:06:12   9126s] |  -2.103|   -2.597|-1761.461|-1922.605|   83.08%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[246]/D             |
[12/01 22:06:13   9127s] |  -2.078|   -2.597|-1745.246|-1907.913|   83.09%|   0:00:01.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[109]/D             |
[12/01 22:06:13   9128s] |  -2.055|   -2.597|-1721.121|-1887.928|   83.09%|   0:00:00.0| 6325.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[354]/D             |
[12/01 22:06:13   9129s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:13   9129s] |  -2.031|   -2.597|-1688.905|-1856.148|   83.10%|   0:00:00.0| 6287.2M|        wc|  reg2reg| MAU_dut/B3/ram_reg[174]/D             |
[12/01 22:06:13   9129s] |  -2.011|   -2.597|-1679.943|-1846.499|   83.10%|   0:00:00.0| 6287.2M|        wc|  reg2reg| MAU_dut/B1/ram_reg[478]/D             |
[12/01 22:06:13   9130s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:13   9130s] |  -1.990|   -2.597|-1657.981|-1825.627|   83.11%|   0:00:00.0| 6306.3M|        wc|  reg2reg| MAU_dut/B2/ram_reg[77]/D              |
[12/01 22:06:13   9131s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:13   9131s] |  -1.968|   -2.597|-1641.263|-1808.443|   83.12%|   0:00:00.0| 6306.3M|        wc|  reg2reg| MAU_dut/B0/ram_reg[288]/D             |
[12/01 22:06:13   9132s] |  -1.946|   -2.597|-1629.052|-1798.242|   83.12%|   0:00:00.0| 6306.3M|        wc|  reg2reg| MAU_dut/B2/ram_reg[74]/D              |
[12/01 22:06:14   9133s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:14   9133s] |  -1.925|   -2.598|-1596.582|-1779.317|   83.13%|   0:00:01.0| 6344.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[264]/D             |
[12/01 22:06:14   9135s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:14   9135s] |  -1.905|   -2.598|-1567.769|-1754.826|   83.14%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[294]/D             |
[12/01 22:06:14   9136s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:14   9136s] |  -1.882|   -2.598|-1559.980|-1748.945|   83.14%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[208]/D             |
[12/01 22:06:14   9136s] |  -1.862|   -2.598|-1545.502|-1736.319|   83.15%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[230]/D             |
[12/01 22:06:14   9137s] |  -1.840|   -2.598|-1523.302|-1721.015|   83.15%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[38]/D              |
[12/01 22:06:15   9138s] |  -1.817|   -2.598|-1500.580|-1697.942|   83.16%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[45]/D              |
[12/01 22:06:15   9139s] |  -1.794|   -2.598|-1482.238|-1684.427|   83.17%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[61]/D              |
[12/01 22:06:15   9140s] |  -1.773|   -2.598|-1461.593|-1668.410|   83.18%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[509]/D             |
[12/01 22:06:15   9141s] |  -1.750|   -2.598|-1444.299|-1654.890|   83.18%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[502]/D             |
[12/01 22:06:15   9141s] |  -1.729|   -2.548|-1435.919|-1645.777|   83.19%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[271]/D             |
[12/01 22:06:15   9143s] |  -1.708|   -2.548|-1419.227|-1630.684|   83.20%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[37]/D              |
[12/01 22:06:16   9144s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:16   9144s] |  -1.687|   -2.552|-1395.557|-1613.324|   83.21%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[354]/D             |
[12/01 22:06:16   9145s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:16   9145s] |  -1.678|   -2.552|-1380.941|-1599.728|   83.22%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[342]/D             |
[12/01 22:06:16   9146s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:16   9146s] |  -1.657|   -2.552|-1371.928|-1591.178|   83.22%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[113]/D             |
[12/01 22:06:16   9147s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:16   9147s] |  -1.635|   -2.552|-1362.127|-1581.793|   83.22%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[372]/D             |
[12/01 22:06:16   9148s] |  -1.613|   -2.552|-1347.300|-1568.274|   83.23%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[190]/D             |
[12/01 22:06:16   9149s] |  -1.604|   -2.552|-1322.382|-1545.656|   83.24%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[11]/D              |
[12/01 22:06:16   9149s] |  -1.584|   -2.552|-1321.958|-1545.231|   83.25%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[69]/D              |
[12/01 22:06:17   9150s] |  -1.563|   -2.552|-1303.033|-1526.954|   83.25%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[393]/D             |
[12/01 22:06:17   9151s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:17   9151s] |  -1.542|   -2.552|-1292.625|-1517.235|   83.26%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[225]/D             |
[12/01 22:06:17   9153s] |  -1.522|   -2.552|-1269.213|-1496.793|   83.28%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[294]/D             |
[12/01 22:06:17   9154s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:17   9154s] |  -1.499|   -2.552|-1252.970|-1482.369|   83.28%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[268]/D             |
[12/01 22:06:17   9155s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:17   9155s] |  -1.478|   -2.552|-1230.465|-1463.444|   83.29%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[279]/D             |
[12/01 22:06:17   9156s] |  -1.457|   -2.552|-1203.886|-1439.681|   83.30%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[161]/D             |
[12/01 22:06:18   9157s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:18   9157s] |  -1.436|   -2.552|-1182.114|-1424.767|   83.31%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[360]/D             |
[12/01 22:06:18   9159s] |  -1.411|   -2.552|-1169.831|-1412.950|   83.33%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[190]/D             |
[12/01 22:06:18   9159s] |  -1.391|   -2.552|-1146.653|-1396.076|   83.34%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[100]/D             |
[12/01 22:06:18   9161s] |  -1.370|   -2.552|-1125.745|-1373.784|   83.35%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[133]/D             |
[12/01 22:06:18   9161s] |  -1.347|   -2.552|-1118.045|-1366.899|   83.36%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[335]/D             |
[12/01 22:06:18   9162s] |  -1.326|   -2.552|-1099.291|-1351.837|   83.36%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[106]/D             |
[12/01 22:06:18   9163s] |  -1.305|   -2.552|-1086.206|-1341.550|   83.37%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[269]/D             |
[12/01 22:06:19   9164s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:19   9164s] |  -1.283|   -2.552|-1067.726|-1327.055|   83.38%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[23]/D              |
[12/01 22:06:19   9166s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:19   9166s] |  -1.267|   -2.552|-1050.068|-1312.607|   83.39%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[366]/D             |
[12/01 22:06:19   9167s] |  -1.246|   -2.552|-1036.961|-1304.099|   83.40%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[109]/D             |
[12/01 22:06:19   9168s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:19   9168s] |  -1.231|   -2.552|-1018.712|-1287.227|   83.42%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[415]/D             |
[12/01 22:06:19   9169s] |  -1.211|   -2.552|-1007.042|-1280.731|   83.42%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[312]/D             |
[12/01 22:06:20   9170s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:20   9170s] |  -1.189|   -2.266| -983.961|-1260.622|   83.44%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[211]/D             |
[12/01 22:06:20   9171s] |  -1.169|   -2.266| -971.772|-1247.784|   83.45%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[5]/D               |
[12/01 22:06:20   9172s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:20   9172s] |  -1.148|   -2.266| -959.577|-1237.443|   83.46%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[502]/D             |
[12/01 22:06:20   9173s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:20   9173s] |  -1.126|   -2.266| -946.973|-1229.772|   83.47%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[495]/D             |
[12/01 22:06:20   9174s] |  -1.105|   -2.266| -923.459|-1211.867|   83.48%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[327]/D             |
[12/01 22:06:21   9176s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:21   9176s] |  -1.084|   -2.266| -894.326|-1186.277|   83.51%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[498]/D             |
[12/01 22:06:21   9177s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:21   9177s] |  -1.063|   -2.266| -871.638|-1172.263|   83.51%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B2/ram_reg[43]/D              |
[12/01 22:06:21   9179s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:21   9179s] |  -1.052|   -2.266| -852.743|-1156.583|   83.52%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[415]/D             |
[12/01 22:06:21   9179s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:21   9179s] |  -1.036|   -2.215| -842.310|-1146.963|   83.52%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[63]/D              |
[12/01 22:06:21   9181s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:21   9181s] |  -1.013|   -2.215| -815.554|-1129.124|   83.53%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B3/ram_reg[357]/D             |
[12/01 22:06:21   9182s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:21   9182s] |  -1.005|   -2.215| -790.150|-1109.764|   83.54%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[294]/D             |
[12/01 22:06:22   9183s] |  -0.984|   -2.215| -785.348|-1104.960|   83.55%|   0:00:01.0| 6458.9M|        wc|  reg2reg| MAU_dut/B0/ram_reg[509]/D             |
[12/01 22:06:22   9184s] |  -0.966|   -2.215| -766.008|-1092.540|   83.56%|   0:00:00.0| 6458.9M|        wc|  reg2reg| MAU_dut/B1/ram_reg[63]/D              |
[12/01 22:06:22   9187s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:22   9187s] |  -0.945|   -2.215| -687.555|-1041.170|   83.60%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[359]/D             |
[12/01 22:06:22   9188s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:22   9188s] |  -0.924|   -2.215| -663.134|-1019.798|   83.63%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[58]/D              |
[12/01 22:06:22   9189s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:22   9189s] |  -0.903|   -2.215| -642.160| -998.989|   83.67%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[70]/D              |
[12/01 22:06:22   9190s] |  -0.882|   -2.215| -621.285| -978.892|   83.69%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[87]/D              |
[12/01 22:06:23   9191s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:23   9191s] |  -0.862|   -2.215| -593.524| -955.354|   83.71%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[334]/D             |
[12/01 22:06:23   9192s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:23   9192s] |  -0.840|   -2.145| -574.758| -940.612|   83.74%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[334]/D             |
[12/01 22:06:23   9194s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:23   9194s] |  -0.819|   -2.145| -550.245| -920.174|   83.76%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[285]/D             |
[12/01 22:06:23   9195s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:23   9195s] |  -0.798|   -2.145| -532.087| -900.762|   83.78%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[495]/D             |
[12/01 22:06:23   9197s] |  -0.776|   -2.086| -508.886| -881.618|   83.80%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[214]/D             |
[12/01 22:06:24   9199s] |  -0.759|   -2.086| -491.462| -865.471|   83.82%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[215]/D             |
[12/01 22:06:24   9200s] |  -0.738|   -2.029| -477.243| -853.706|   83.83%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[260]/D             |
[12/01 22:06:24   9202s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:24   9202s] |  -0.716|   -2.029| -445.671| -831.022|   83.85%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[57]/D              |
[12/01 22:06:25   9204s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:25   9204s] |  -0.694|   -2.029| -429.780| -813.747|   83.88%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[159]/D             |
[12/01 22:06:25   9206s] |  -0.673|   -2.029| -417.641| -806.502|   83.89%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[76]/D              |
[12/01 22:06:25   9208s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:25   9208s] |  -0.652|   -2.029| -393.101| -786.649|   83.93%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[89]/D              |
[12/01 22:06:25   9210s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:25   9210s] |  -0.631|   -1.922| -373.993| -772.122|   83.94%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[175]/D             |
[12/01 22:06:26   9212s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:26   9212s] |  -0.610|   -1.922| -355.895| -755.868|   83.95%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[90]/D              |
[12/01 22:06:26   9213s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:26   9213s] |  -0.589|   -1.922| -344.986| -746.526|   83.97%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[189]/D             |
[12/01 22:06:26   9215s] |  -0.659|   -1.922| -326.366| -731.232|   83.99%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[59]/D              |
[12/01 22:06:26   9215s] |  -0.568|   -1.922| -325.142| -730.007|   83.99%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
[12/01 22:06:26   9217s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:26   9217s] |  -0.546|   -1.853| -305.907| -685.832|   84.01%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[39]/D              |
[12/01 22:06:27   9218s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:27   9218s] |  -0.525|   -1.853| -287.818| -674.745|   84.03%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
[12/01 22:06:27   9220s] |  -0.504|   -1.853| -275.220| -661.009|   84.05%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[282]/D             |
[12/01 22:06:27   9222s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:27   9222s] |  -0.545|   -1.853| -255.752| -644.588|   84.07%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[222]/D             |
[12/01 22:06:27   9222s] |  -0.488|   -1.853| -254.626| -644.588|   84.07%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[17]/D              |
[12/01 22:06:27   9224s] |  -0.467|   -1.853| -237.243| -632.564|   84.09%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[292]/D             |
[12/01 22:06:28   9226s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:28   9226s] |  -0.446|   -1.853| -217.496| -616.598|   84.11%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[384]/D             |
[12/01 22:06:28   9228s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:28   9228s] |  -0.425|   -1.853| -200.837| -604.649|   84.14%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[127]/D             |
[12/01 22:06:28   9230s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:28   9230s] |  -0.422|   -1.853| -187.370| -593.943|   84.15%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[135]/D             |
[12/01 22:06:28   9231s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:28   9231s] |  -0.400|   -1.853| -184.874| -592.193|   84.16%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[179]/D             |
[12/01 22:06:29   9233s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:29   9233s] |  -0.380|   -1.853| -169.534| -581.437|   84.19%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[415]/D             |
[12/01 22:06:29   9234s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:29   9234s] |  -0.371|   -1.853| -153.090| -568.403|   84.22%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[172]/D             |
[12/01 22:06:29   9236s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:29   9236s] |  -0.350|   -1.853| -145.686| -561.274|   84.22%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[443]/D             |
[12/01 22:06:29   9237s] |  -0.329|   -1.853| -133.982| -550.613|   84.24%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[450]/D             |
[12/01 22:06:30   9239s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:30   9239s] |  -0.321|   -1.853| -121.304| -540.777|   84.26%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[79]/D              |
[12/01 22:06:30   9241s] |  -0.300|   -1.853| -113.142| -533.369|   84.28%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[131]/D             |
[12/01 22:06:30   9243s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:30   9243s] |  -0.300|   -1.853| -101.593| -522.946|   84.29%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B1/ram_reg[131]/D             |
[12/01 22:06:30   9244s] |  -0.279|   -1.853| -101.463| -522.772|   84.29%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[478]/D             |
[12/01 22:06:31   9246s] |  -0.272|   -1.853|  -88.679| -510.647|   84.32%|   0:00:01.0| 6348.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[128]/D             |
[12/01 22:06:31   9247s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:31   9247s] |  -0.252|   -1.853|  -85.373| -506.912|   84.33%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[258]/D             |
[12/01 22:06:31   9249s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:31   9249s] |  -0.241|   -1.853|  -71.569| -490.935|   84.36%|   0:00:00.0| 6348.1M|        wc|  reg2reg| MAU_dut/B3/ram_reg[475]/D             |
[12/01 22:06:31   9252s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:31   9252s] |  -0.379|   -1.853|  -65.354| -483.615|   84.38%|   0:00:00.0| 6367.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
[12/01 22:06:31   9252s] |  -0.237|   -1.853|  -64.784| -483.563|   84.38%|   0:00:00.0| 6367.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
[12/01 22:06:32   9253s] |  -0.403|   -1.853|  -64.127| -482.549|   84.39%|   0:00:01.0| 6367.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
[12/01 22:06:32   9253s] |  -0.216|   -1.853|  -63.248| -482.392|   84.39%|   0:00:00.0| 6367.1M|        wc|  reg2reg| MAU_dut/B0/ram_reg[95]/D              |
[12/01 22:06:32   9255s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:32   9255s] |  -0.196|   -1.853|  -52.271| -470.124|   84.41%|   0:00:00.0| 6367.1M|        wc|  reg2reg| MAU_dut/B2/ram_reg[202]/D             |
[12/01 22:06:32   9259s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:32   9259s] |  -0.186|   -1.853|  -43.112| -458.236|   84.45%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[264]/D             |
[12/01 22:06:33   9260s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:33   9260s] |  -0.220|   -1.853|  -37.762| -455.807|   84.46%|   0:00:01.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[103]/D             |
[12/01 22:06:33   9260s] |  -0.177|   -1.853|  -37.146| -455.725|   84.46%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[135]/D             |
[12/01 22:06:33   9262s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:33   9262s] |  -0.156|   -1.853|  -32.749| -451.490|   84.48%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[427]/D             |
[12/01 22:06:33   9264s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:33   9264s] |  -0.162|   -1.853|  -24.197| -445.396|   84.51%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[86]/D              |
[12/01 22:06:33   9264s] |  -0.138|   -1.853|  -23.663| -443.160|   84.51%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
[12/01 22:06:33   9266s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:33   9266s] |  -0.156|   -1.853|  -19.917| -438.099|   84.52%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[222]/D             |
[12/01 22:06:33   9266s] |  -0.117|   -1.853|  -19.436| -438.099|   84.52%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[19]/D              |
[12/01 22:06:34   9268s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:34   9268s] |  -0.101|   -1.853|  -12.683| -429.523|   84.54%|   0:00:01.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[502]/D             |
[12/01 22:06:34   9270s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:34   9270s] |  -0.081|   -1.853|   -8.039| -421.023|   84.56%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[395]/D             |
[12/01 22:06:34   9272s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:34   9272s] |  -0.150|   -1.853|   -5.436| -418.135|   84.58%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[305]/D             |
[12/01 22:06:34   9272s] |  -0.060|   -1.853|   -5.286| -417.986|   84.58%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[392]/D             |
[12/01 22:06:35   9274s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:35   9274s] |  -0.094|   -1.761|   -2.413| -410.500|   84.60%|   0:00:01.0| 6424.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[340]/D             |
[12/01 22:06:35   9275s] |  -0.039|   -1.761|   -2.259| -410.364|   84.60%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[140]/D             |
[12/01 22:06:35   9277s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:35   9277s] |  -0.026|   -1.761|   -0.512| -406.479|   84.62%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[267]/D             |
[12/01 22:06:35   9279s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:35   9279s] |  -0.005|   -1.761|   -0.045| -393.350|   84.63%|   0:00:00.0| 6424.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[335]/D             |
[12/01 22:06:35   9279s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:35   9279s] |   0.000|   -1.761|    0.000| -392.138|   84.63%|   0:00:00.0| 6424.4M|        NA|       NA| NA                                    |
[12/01 22:06:35   9279s] |   0.000|   -1.761|    0.000| -392.138|   84.63%|   0:00:00.0| 6424.4M|        wc|       NA| NA                                    |
[12/01 22:06:35   9279s] +--------+---------+---------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:35   9279s] 
[12/01 22:06:35   9279s] *** Finish Core Optimize Step (cpu=0:03:16 real=0:00:31.0 mem=6424.4M) ***
[12/01 22:06:36   9280s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 22:06:36   9280s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:36   9280s]   Timing Snapshot: (TGT)
[12/01 22:06:36   9280s]      Weighted WNS: -0.176
[12/01 22:06:36   9280s]       All  PG WNS: -1.761
[12/01 22:06:36   9280s]       High PG WNS: 0.000
[12/01 22:06:36   9280s]       All  PG TNS: -392.138
[12/01 22:06:36   9280s]       High PG TNS: 0.000
[12/01 22:06:36   9280s]       Low  PG TNS: -392.138
[12/01 22:06:36   9280s]    Category Slack: { [L, -1.761] [H, 0.000] }
[12/01 22:06:36   9280s] 
[12/01 22:06:36   9280s] Checking setup slack degradation ...
[12/01 22:06:36   9280s] 
[12/01 22:06:36   9280s] Recovery Manager:
[12/01 22:06:36   9280s]   Low  Effort WNS Jump: 1.761 (REF: 0.000, TGT: -1.761, Threshold: 0.150) - Trigger
[12/01 22:06:36   9280s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[12/01 22:06:36   9280s]   Low  Effort TNS Jump: 392.138 (REF: 0.000, TGT: -392.138, Threshold: 10.000) - Trigger
[12/01 22:06:36   9280s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/01 22:06:36   9280s] 
[12/01 22:06:36   9280s] Active Path Group: default 
[12/01 22:06:36   9280s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:36   9280s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 22:06:36   9280s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:36   9280s] |  -1.761|   -1.761|-392.138| -392.138|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[289]/D             |
[12/01 22:06:36   9280s] |  -1.686|   -1.686|-386.442| -386.442|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[256]/D             |
[12/01 22:06:36   9281s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:36   9281s] |  -1.472|   -1.472|-379.748| -379.748|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[256]/D             |
[12/01 22:06:36   9282s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:36   9282s] |  -1.437|   -1.437|-349.365| -349.365|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
[12/01 22:06:37   9283s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:37   9283s] |  -1.261|   -1.261|-270.119| -270.119|   84.63%|   0:00:01.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
[12/01 22:06:37   9283s] |  -1.187|   -1.187|-268.674| -268.674|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[379]/D             |
[12/01 22:06:37   9284s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:37   9284s] |  -1.094|   -1.094|-231.619| -231.619|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[353]/D             |
[12/01 22:06:37   9285s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:37   9285s] |  -1.049|   -1.049|-202.930| -202.930|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
[12/01 22:06:37   9286s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:37   9286s] |  -0.979|   -0.979|-153.262| -153.262|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[379]/D             |
[12/01 22:06:37   9287s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:37   9287s] |  -0.948|   -0.948|-141.332| -141.332|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[393]/D             |
[12/01 22:06:37   9287s] |  -0.899|   -0.899|-139.623| -139.623|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[72]/D              |
[12/01 22:06:37   9287s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:37   9287s] |  -0.846|   -0.846|-132.452| -132.452|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[256]/D             |
[12/01 22:06:37   9288s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:37   9288s] |  -0.831|   -0.831|-120.595| -120.595|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[3]/D               |
[12/01 22:06:37   9289s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:37   9289s] |  -0.810|   -0.810|-115.544| -115.544|   84.63%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[303]/D             |
[12/01 22:06:38   9290s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:38   9290s] |  -0.747|   -0.747| -74.657|  -74.657|   84.64%|   0:00:01.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[412]/D             |
[12/01 22:06:38   9291s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:38   9291s] |  -0.720|   -0.720| -57.584|  -57.584|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[289]/D             |
[12/01 22:06:38   9291s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:38   9291s] |  -0.682|   -0.682| -55.270|  -55.270|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[239]/D             |
[12/01 22:06:38   9292s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:38   9292s] |  -0.652|   -0.652| -53.367|  -53.367|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[410]/D             |
[12/01 22:06:38   9292s] |  -0.621|   -0.621| -51.597|  -51.597|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[146]/D             |
[12/01 22:06:38   9293s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:38   9293s] |  -0.580|   -0.580| -47.281|  -47.281|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[389]/D             |
[12/01 22:06:38   9294s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:38   9294s] |  -0.536|   -0.536| -37.231|  -37.231|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[146]/D             |
[12/01 22:06:38   9294s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:38   9294s] |  -0.510|   -0.510| -31.818|  -31.818|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[393]/D             |
[12/01 22:06:38   9295s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:38   9295s] |  -0.467|   -0.467| -28.563|  -28.563|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[387]/D             |
[12/01 22:06:39   9296s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:39   9296s] |  -0.442|   -0.442| -21.930|  -21.932|   84.64%|   0:00:01.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[147]/D             |
[12/01 22:06:39   9297s] |  -0.416|   -0.416| -21.003|  -21.004|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[327]/D             |
[12/01 22:06:39   9298s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:39   9298s] |  -0.388|   -0.388| -12.285|  -12.287|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[279]/D             |
[12/01 22:06:39   9298s] |  -0.355|   -0.355| -10.966|  -10.968|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[95]/D              |
[12/01 22:06:39   9298s] |  -0.319|   -0.319|  -9.476|   -9.477|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B3/ram_reg[147]/D             |
[12/01 22:06:39   9299s] |  -0.295|   -0.295|  -9.158|   -9.160|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[271]/D             |
[12/01 22:06:39   9299s] |  -0.261|   -0.261|  -6.835|   -6.837|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[389]/D             |
[12/01 22:06:39   9300s] |  -0.236|   -0.236|  -6.292|   -6.294|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[314]/D             |
[12/01 22:06:39   9300s] |  -0.206|   -0.206|  -4.566|   -4.568|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B2/ram_reg[150]/D             |
[12/01 22:06:39   9300s] |  -0.183|   -0.183|  -3.516|   -3.573|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[389]/D             |
[12/01 22:06:39   9301s] |  -0.159|   -0.174|  -3.276|   -3.334|   84.64%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[15]/D              |
[12/01 22:06:39   9301s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:39   9301s] |  -0.136|   -0.174|  -2.471|   -2.528|   84.65%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B1/ram_reg[11]/D              |
[12/01 22:06:40   9302s] |  -0.115|   -0.174|  -2.001|   -2.179|   84.65%|   0:00:01.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[91]/D              |
[12/01 22:06:40   9302s] |  -0.089|   -0.174|  -1.287|   -1.466|   84.65%|   0:00:00.0| 6424.4M|        wc|  default| MAU_dut/B0/ram_reg[15]/D              |
[12/01 22:06:40   9303s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:40   9303s] |  -0.065|   -0.174|  -0.807|   -0.985|   84.65%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B2/ram_reg[263]/D             |
[12/01 22:06:40   9303s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:40   9303s] |  -0.044|   -0.174|  -0.382|   -0.561|   84.65%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B1/ram_reg[135]/D             |
[12/01 22:06:40   9304s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:40   9304s] |  -0.023|   -0.174|  -0.033|   -0.211|   84.65%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B1/ram_reg[389]/D             |
[12/01 22:06:40   9305s] |   0.000|   -0.174|   0.000|   -0.178|   84.65%|   0:00:00.0| 6405.4M|        NA|       NA| NA                                    |
[12/01 22:06:40   9305s] |   0.000|   -0.174|   0.000|   -0.178|   84.65%|   0:00:00.0| 6405.4M|        wc|       NA| NA                                    |
[12/01 22:06:40   9305s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:40   9305s] 
[12/01 22:06:40   9305s] *** Finish Core Optimize Step (cpu=0:00:24.7 real=0:00:04.0 mem=6405.4M) ***
[12/01 22:06:40   9305s] 
[12/01 22:06:40   9305s] *** Finished Optimize Step Cumulative (cpu=0:03:41 real=0:00:36.0 mem=6405.4M) ***
[12/01 22:06:40   9305s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.006| 0.000|
|reg2reg   |-0.174|-0.178|
|HEPG      |-0.174|-0.178|
|All Paths |-0.174|-0.178|
+----------+------+------+

[12/01 22:06:40   9305s] ** GigaOpt Optimizer WNS Slack -0.174 TNS Slack -0.178 Density 84.65
[12/01 22:06:40   9305s] Update Timing Windows (Threshold 0.041) ...
[12/01 22:06:40   9305s] Re Calculate Delays on 2223 Nets
[12/01 22:06:41   9310s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:41   9310s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:6405.4M
[12/01 22:06:41   9310s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.001, REAL:0.002, MEM:6405.4M
[12/01 22:06:41   9310s] Info: Begin MT loop @oiCellDelayCachingJob with 16 threads.
[12/01 22:06:41   9310s] Info: End MT loop @oiCellDelayCachingJob.
[12/01 22:06:41   9310s] Active Path Group: reg2reg  
[12/01 22:06:41   9310s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:41   9310s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 22:06:41   9310s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:41   9310s] |  -0.423|   -0.423| -26.290|  -27.014|   84.65%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[179]/D             |
[12/01 22:06:41   9311s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:41   9311s] |  -0.322|   -0.322| -24.292|  -25.033|   84.65%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[186]/D             |
[12/01 22:06:41   9311s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:41   9311s] |  -0.290|   -0.290| -22.429|  -23.170|   84.66%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[44]/D              |
[12/01 22:06:41   9312s] |  -0.269|   -0.269| -21.023|  -21.764|   84.66%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
[12/01 22:06:41   9312s] |  -0.245|   -0.245| -19.828|  -20.569|   84.66%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[413]/D             |
[12/01 22:06:42   9313s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:42   9313s] |  -0.213|   -0.213| -18.489|  -19.450|   84.66%|   0:00:01.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[157]/D             |
[12/01 22:06:42   9314s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:42   9314s] |  -0.191|   -0.191| -16.590|  -17.550|   84.66%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[166]/D             |
[12/01 22:06:42   9314s] |  -0.168|   -0.175| -14.545|  -15.587|   84.67%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[357]/D             |
[12/01 22:06:42   9315s] |  -0.147|   -0.175| -13.494|  -14.536|   84.67%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[22]/D              |
[12/01 22:06:42   9316s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:42   9316s] |  -0.164|   -0.175| -11.340|  -12.563|   84.68%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B2/ram_reg[287]/D             |
[12/01 22:06:42   9316s] |  -0.125|   -0.175| -11.034|  -12.257|   84.68%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[179]/D             |
[12/01 22:06:42   9317s] |  -0.105|   -0.175|  -7.810|   -9.144|   84.68%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[350]/D             |
[12/01 22:06:42   9319s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:42   9319s] |  -0.094|   -0.175|  -5.654|   -7.057|   84.69%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[294]/D             |
[12/01 22:06:43   9320s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:43   9320s] |  -0.073|   -0.175|  -3.994|   -5.587|   84.69%|   0:00:01.0| 6405.4M|        wc|  reg2reg| MAU_dut/B0/ram_reg[350]/D             |
[12/01 22:06:43   9321s] |  -0.052|   -0.175|  -2.303|   -4.005|   84.70%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B3/ram_reg[206]/D             |
[12/01 22:06:43   9322s] |  -0.031|   -0.175|  -0.744|   -2.471|   84.71%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[86]/D              |
[12/01 22:06:43   9323s] |  -0.010|   -0.175|  -0.105|   -1.859|   84.72%|   0:00:00.0| 6405.4M|        wc|  reg2reg| MAU_dut/B1/ram_reg[431]/D             |
[12/01 22:06:43   9325s] |   0.000|   -0.175|   0.000|   -1.759|   84.72%|   0:00:00.0| 6405.4M|        NA|       NA| NA                                    |
[12/01 22:06:43   9325s] |   0.000|   -0.175|   0.000|   -1.759|   84.72%|   0:00:00.0| 6405.4M|        wc|       NA| NA                                    |
[12/01 22:06:43   9325s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:43   9325s] 
[12/01 22:06:43   9325s] *** Finish Core Optimize Step (cpu=0:00:14.7 real=0:00:02.0 mem=6405.4M) ***
[12/01 22:06:44   9325s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 22:06:44   9325s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:44   9325s]   Timing Snapshot: (TGT)
[12/01 22:06:44   9325s]      Weighted WNS: -0.018
[12/01 22:06:44   9325s]       All  PG WNS: -0.175
[12/01 22:06:44   9325s]       High PG WNS: 0.000
[12/01 22:06:44   9325s]       All  PG TNS: -1.759
[12/01 22:06:44   9325s]       High PG TNS: 0.000
[12/01 22:06:44   9325s]       Low  PG TNS: -1.759
[12/01 22:06:44   9325s]    Category Slack: { [L, -0.175] [H, 0.001] }
[12/01 22:06:44   9325s] 
[12/01 22:06:44   9325s] Checking setup slack degradation ...
[12/01 22:06:44   9325s] 
[12/01 22:06:44   9325s] Recovery Manager:
[12/01 22:06:44   9325s]   Low  Effort WNS Jump: 0.175 (REF: 0.000, TGT: -0.175, Threshold: 0.150) - Trigger
[12/01 22:06:44   9325s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[12/01 22:06:44   9325s]   Low  Effort TNS Jump: 1.759 (REF: 0.000, TGT: -1.759, Threshold: 10.000) - Skip
[12/01 22:06:44   9325s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/01 22:06:44   9325s] 
[12/01 22:06:44   9325s] Active Path Group: default 
[12/01 22:06:44   9325s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:44   9325s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 22:06:44   9325s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:44   9325s] |  -0.175|   -0.175|  -1.759|   -1.759|   84.72%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B0/ram_reg[393]/D             |
[12/01 22:06:44   9326s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:44   9326s] |  -0.096|   -0.096|  -0.642|   -0.642|   84.72%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B2/ram_reg[95]/D              |
[12/01 22:06:44   9326s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:44   9326s] |  -0.066|   -0.066|  -0.220|   -0.220|   84.72%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B3/ram_reg[237]/D             |
[12/01 22:06:44   9327s] |  -0.029|   -0.029|  -0.064|   -0.064|   84.72%|   0:00:00.0| 6405.4M|        wc|  default| MAU_dut/B0/ram_reg[221]/D             |
[12/01 22:06:44   9328s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:44   9328s] |   0.000|    0.000|   0.000|    0.000|   84.72%|   0:00:00.0| 6405.4M|        NA|       NA| NA                                    |
[12/01 22:06:44   9328s] |   0.000|    0.000|   0.000|    0.000|   84.72%|   0:00:00.0| 6405.4M|        wc|       NA| NA                                    |
[12/01 22:06:44   9328s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:44   9328s] 
[12/01 22:06:44   9328s] *** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:00.0 mem=6405.4M) ***
[12/01 22:06:44   9328s] 
[12/01 22:06:44   9328s] *** Finished Optimize Step Cumulative (cpu=0:00:17.9 real=0:00:03.0 mem=6405.4M) ***
[12/01 22:06:44   9328s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.001|0.000|
|HEPG      |0.001|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/01 22:06:44   9328s] 
[12/01 22:06:44   9328s] *** Finish Post Route Setup Fixing (cpu=0:04:05 real=0:00:40.0 mem=6405.4M) ***
[12/01 22:06:44   9328s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.4019804.3
[12/01 22:06:44   9328s] Total-nets :: 121678, Stn-nets :: 8126, ratio :: 6.67828 %
[12/01 22:06:44   9328s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5997.6M
[12/01 22:06:44   9328s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.391, REAL:0.065, MEM:5163.0M
[12/01 22:06:44   9328s] TotalInstCnt at PhyDesignMc Destruction: 120,587
[12/01 22:06:44   9328s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.14
[12/01 22:06:44   9328s] *** WnsOpt #3 [finish] : cpu/real = 0:04:09.4/0:00:44.6 (5.6), totSession cpu/real = 2:35:28.7/1:00:17.4 (2.6), mem = 5163.0M
[12/01 22:06:44   9328s] 
[12/01 22:06:44   9328s] =============================================================================================
[12/01 22:06:44   9328s]  Step TAT Report for WnsOpt #3                                                  20.15-s105_1
[12/01 22:06:44   9328s] =============================================================================================
[12/01 22:06:44   9328s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 22:06:44   9328s] ---------------------------------------------------------------------------------------------
[12/01 22:06:44   9328s] [ SlackTraversorInit     ]      3   0:00:00.9  (   2.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/01 22:06:44   9328s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:06:44   9328s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.8    2.0
[12/01 22:06:44   9328s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 22:06:44   9328s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:06:44   9328s] [ TransformInit          ]      1   0:00:01.1  (   2.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/01 22:06:44   9328s] [ SpefRCNetCheck         ]      1   0:00:02.1  (   4.7 % )     0:00:02.1 /  0:00:02.1    1.0
[12/01 22:06:44   9328s] [ OptimizationStep       ]      4   0:00:01.4  (   3.2 % )     0:00:38.7 /  0:03:58.2    6.2
[12/01 22:06:44   9328s] [ OptSingleIteration     ]    263   0:00:00.4  (   0.9 % )     0:00:37.3 /  0:03:54.2    6.3
[12/01 22:06:44   9328s] [ OptGetWeight           ]    263   0:00:01.9  (   4.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/01 22:06:44   9328s] [ OptEval                ]    263   0:00:17.4  (  39.1 % )     0:00:17.4 /  0:02:11.8    7.6
[12/01 22:06:44   9328s] [ OptCommit              ]    263   0:00:04.3  (   9.7 % )     0:00:04.3 /  0:00:04.4    1.0
[12/01 22:06:44   9328s] [ IncrTimingUpdate       ]    276   0:00:07.1  (  15.9 % )     0:00:07.1 /  0:00:53.9    7.6
[12/01 22:06:44   9328s] [ PostCommitDelayUpdate  ]    264   0:00:00.7  (   1.6 % )     0:00:05.1 /  0:00:39.3    7.7
[12/01 22:06:44   9328s] [ IncrDelayCalc          ]   2250   0:00:04.4  (   9.8 % )     0:00:04.4 /  0:00:38.5    8.8
[12/01 22:06:44   9328s] [ AAESlewUpdate          ]      1   0:00:00.3  (   0.6 % )     0:00:00.6 /  0:00:05.1    8.1
[12/01 22:06:44   9328s] [ SetupOptGetWorkingSet  ]    561   0:00:01.2  (   2.7 % )     0:00:01.2 /  0:00:05.8    4.7
[12/01 22:06:44   9328s] [ SetupOptGetActiveNode  ]    561   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[12/01 22:06:44   9328s] [ SetupOptSlackGraph     ]    263   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:01.6    7.3
[12/01 22:06:44   9328s] [ MISC                   ]          0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.9    1.6
[12/01 22:06:44   9328s] ---------------------------------------------------------------------------------------------
[12/01 22:06:44   9328s]  WnsOpt #3 TOTAL                    0:00:44.6  ( 100.0 % )     0:00:44.6 /  0:04:09.4    5.6
[12/01 22:06:44   9328s] ---------------------------------------------------------------------------------------------
[12/01 22:06:44   9328s] 
[12/01 22:06:44   9328s] Running refinePlace -preserveRouting true -hardFence false
[12/01 22:06:44   9328s] OPERPROF: Starting RefinePlace2 at level 1, MEM:5163.0M
[12/01 22:06:44   9328s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:5163.0M
[12/01 22:06:44   9328s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5163.0M
[12/01 22:06:44   9328s] z: 2, totalTracks: 1
[12/01 22:06:44   9328s] z: 4, totalTracks: 1
[12/01 22:06:44   9328s] z: 6, totalTracks: 1
[12/01 22:06:44   9328s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 22:06:44   9328s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:5163.0M
[12/01 22:06:45   9328s] 
[12/01 22:06:45   9328s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 22:06:45   9328s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.058, REAL:0.051, MEM:5163.0M
[12/01 22:06:45   9328s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:5163.0M
[12/01 22:06:45   9328s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:5387.0M
[12/01 22:06:45   9328s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=5387.0MB).
[12/01 22:06:45   9328s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.138, REAL:0.130, MEM:5387.0M
[12/01 22:06:45   9328s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.138, REAL:0.130, MEM:5387.0M
[12/01 22:06:45   9328s] TDRefine: refinePlace mode is spiral
[12/01 22:06:45   9328s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.15
[12/01 22:06:45   9328s] OPERPROF:   Starting RefinePlace at level 2, MEM:5387.0M
[12/01 22:06:45   9328s] *** Starting refinePlace (2:35:29 mem=5387.0M) ***
[12/01 22:06:45   9328s] Total net bbox length = 5.026e+06 (2.322e+06 2.704e+06) (ext = 3.011e+03)
[12/01 22:06:45   9328s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:5387.0M
[12/01 22:06:45   9328s] Starting refinePlace ...
[12/01 22:06:45   9328s] One DDP V2 for no tweak run.
[12/01 22:06:45   9329s] ** Cut row section cpu time 0:00:00.0.
[12/01 22:06:45   9329s]    Spread Effort: high, post-route mode, useDDP on.
[12/01 22:06:45   9334s] [CPU] RefinePlace/preRPlace (cpu=0:00:05.2, real=0:00:00.0, mem=5473.4MB) @(2:35:29 - 2:35:34).
[12/01 22:06:45   9334s] Move report: preRPlace moves 8159 insts, mean move: 1.48 um, max move: 12.32 um 
[12/01 22:06:45   9334s] 	Max move on inst (MAU_dut/AA_MUX/U164): (1314.88, 1437.52) --> (1306.48, 1441.44)
[12/01 22:06:45   9334s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 22:06:46   9334s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 22:06:46   9334s] 
[12/01 22:06:46   9334s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 22:06:46   9335s] Move report: legalization moves 16 insts, mean move: 6.09 um, max move: 14.00 um spiral
[12/01 22:06:46   9335s] 	Max move on inst (MAU_dut/SHIFT/U470): (308.00, 943.60) --> (314.16, 951.44)
[12/01 22:06:46   9335s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:00.0, mem=5473.4MB) @(2:35:34 - 2:35:36).
[12/01 22:06:46   9335s] Move report: Detail placement moves 8163 insts, mean move: 1.49 um, max move: 12.32 um 
[12/01 22:06:46   9335s] 	Max move on inst (MAU_dut/AA_MUX/U164): (1314.88, 1437.52) --> (1306.48, 1441.44)
[12/01 22:06:46   9335s] 	Runtime: CPU: 0:00:06.9 REAL: 0:00:01.0 MEM: 5473.4MB
[12/01 22:06:46   9335s] Statistics of distance of Instance movement in refine placement:
[12/01 22:06:46   9335s]   maximum (X+Y) =        12.32 um
[12/01 22:06:46   9335s]   inst (MAU_dut/AA_MUX/U164) with max move: (1314.88, 1437.52) -> (1306.48, 1441.44)
[12/01 22:06:46   9335s]   mean    (X+Y) =         1.49 um
[12/01 22:06:46   9335s] Total instances flipped for legalization: 1
[12/01 22:06:46   9335s] Summary Report:
[12/01 22:06:46   9335s] Instances move: 8163 (out of 119965 movable)
[12/01 22:06:46   9335s] Instances flipped: 1
[12/01 22:06:46   9335s] Mean displacement: 1.49 um
[12/01 22:06:46   9335s] Max displacement: 12.32 um (Instance: MAU_dut/AA_MUX/U164) (1314.88, 1437.52) -> (1306.48, 1441.44)
[12/01 22:06:46   9335s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/01 22:06:46   9335s] Total instances moved : 8163
[12/01 22:06:46   9335s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.881, REAL:1.749, MEM:5473.4M
[12/01 22:06:46   9335s] Total net bbox length = 5.030e+06 (2.325e+06 2.706e+06) (ext = 3.009e+03)
[12/01 22:06:46   9335s] Runtime: CPU: 0:00:07.0 REAL: 0:00:01.0 MEM: 5473.4MB
[12/01 22:06:46   9335s] [CPU] RefinePlace/total (cpu=0:00:07.0, real=0:00:01.0, mem=5473.4MB) @(2:35:29 - 2:35:36).
[12/01 22:06:46   9335s] *** Finished refinePlace (2:35:36 mem=5473.4M) ***
[12/01 22:06:46   9335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.15
[12/01 22:06:46   9335s] OPERPROF:   Finished RefinePlace at level 2, CPU:7.039, REAL:1.907, MEM:5473.4M
[12/01 22:06:46   9335s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:5473.4M
[12/01 22:06:47   9336s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.389, REAL:0.067, MEM:5169.4M
[12/01 22:06:47   9336s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.566, REAL:2.104, MEM:5169.4M
[12/01 22:06:47   9336s] End: GigaOpt Optimization in WNS mode
[12/01 22:06:47   9336s] End: GigaOpt WNS recovery
[12/01 22:06:47   9336s] Running post route harden opt
[12/01 22:06:47   9336s] Begin: GigaOpt harden opt (Recovery)
[12/01 22:06:47   9336s] GigaOpt Checkpoint: Internal hardenOpt -maxLocalDensity 1.0 -numThreads 16 -postRoute -nativePathGroupFlow -skipLowEffortCategoryOptimization
[12/01 22:06:47   9336s] Info: 27 io nets excluded
[12/01 22:06:47   9336s] Info: 624 clock nets excluded from IPO operation.
[12/01 22:06:47   9336s] End AAE Lib Interpolated Model. (MEM=5169.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/01 22:06:47   9336s] *** HardenOpt #1 [begin] : totSession cpu/real = 2:35:36.6/1:00:19.8 (2.6), mem = 5169.4M
[12/01 22:06:47   9336s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.4019804.15
[12/01 22:06:47   9336s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/01 22:06:47   9336s] ### Creating PhyDesignMc. totSessionCpu=2:35:37 mem=5169.4M
[12/01 22:06:47   9336s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 22:06:47   9336s] OPERPROF: Starting DPlace-Init at level 1, MEM:5169.4M
[12/01 22:06:47   9336s] z: 2, totalTracks: 1
[12/01 22:06:47   9336s] z: 4, totalTracks: 1
[12/01 22:06:47   9336s] z: 6, totalTracks: 1
[12/01 22:06:47   9336s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 22:06:47   9336s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:5169.4M
[12/01 22:06:47   9336s] 
[12/01 22:06:47   9336s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 22:06:47   9336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.061, REAL:0.055, MEM:5393.4M
[12/01 22:06:47   9336s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:5393.4M
[12/01 22:06:47   9336s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.000, MEM:5393.4M
[12/01 22:06:47   9336s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5393.4MB).
[12/01 22:06:47   9336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.136, REAL:0.130, MEM:5393.4M
[12/01 22:06:47   9337s] TotalInstCnt at PhyDesignMc Initialization: 120,587
[12/01 22:06:47   9337s] ### Creating PhyDesignMc, finished. totSessionCpu=2:35:37 mem=5169.4M
[12/01 22:06:47   9337s] ### Creating RouteCongInterface, started
[12/01 22:06:48   9337s] ### Creating RouteCongInterface, finished
[12/01 22:06:48   9338s] *info: 27 io nets excluded
[12/01 22:06:48   9338s] *info: 624 clock nets excluded
[12/01 22:06:48   9338s] *info: 696 no-driver nets excluded.
[12/01 22:06:49   9338s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:5577.8M
[12/01 22:06:49   9338s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.002, REAL:0.002, MEM:5577.8M
[12/01 22:06:49   9339s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 22:06:49   9339s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:49   9339s] Active Path Group: reg2reg  
[12/01 22:06:50   9339s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 16 threads.
[12/01 22:06:50   9339s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:50   9339s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:50   9339s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|               End Point               |
[12/01 22:06:50   9339s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:50   9339s] |   0.001|    0.000|   0.000|    0.000|   84.72%|   0:00:00.0| 5577.8M|        wc|  reg2reg| MAU_dut/B0/ram_reg[469]/D             |
[12/01 22:06:50   9349s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:50   9349s] |   0.001|    0.001|   0.000|    0.000|   84.78%|   0:00:00.0| 6312.6M|        wc|  reg2reg| MAU_dut/B2/ram_reg[367]/D             |
[12/01 22:06:52   9358s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[12/01 22:06:52   9359s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+---------------------------------------+
[12/01 22:06:52   9359s] 
[12/01 22:06:52   9359s] *** Finish post-Route Optimize Step (cpu=0:00:19.6 real=0:00:02.0 mem=6315.8M) ***
[12/01 22:06:52   9359s] 
[12/01 22:06:52   9359s] *** Finish post-Route Setup Fixing (cpu=0:00:20.4 real=0:00:03.0 mem=6315.8M) ***
[12/01 22:06:52   9359s] Total-nets :: 121817, Stn-nets :: 8382, ratio :: 6.88081 %
[12/01 22:06:52   9359s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:5908.0M
[12/01 22:06:52   9359s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.382, REAL:0.067, MEM:5173.5M
[12/01 22:06:52   9359s] TotalInstCnt at PhyDesignMc Destruction: 120,726
[12/01 22:06:52   9359s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.4019804.15
[12/01 22:06:52   9359s] *** HardenOpt #1 [finish] : cpu/real = 0:00:23.2/0:00:05.3 (4.4), totSession cpu/real = 2:35:59.8/1:00:25.1 (2.6), mem = 5173.5M
[12/01 22:06:52   9359s] 
[12/01 22:06:52   9359s] =============================================================================================
[12/01 22:06:52   9359s]  Step TAT Report for HardenOpt #1                                               20.15-s105_1
[12/01 22:06:52   9359s] =============================================================================================
[12/01 22:06:52   9359s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/01 22:06:52   9359s] ---------------------------------------------------------------------------------------------
[12/01 22:06:52   9359s] [ SlackTraversorInit     ]      2   0:00:00.6  (  11.1 % )     0:00:00.6 /  0:00:00.6    1.0
[12/01 22:06:52   9359s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:06:52   9359s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   8.2 % )     0:00:00.4 /  0:00:00.8    2.0
[12/01 22:06:52   9359s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.1
[12/01 22:06:52   9359s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:06:52   9359s] [ TransformInit          ]      1   0:00:01.2  (  22.6 % )     0:00:01.2 /  0:00:01.2    1.0
[12/01 22:06:52   9359s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.4 % )     0:00:02.3 /  0:00:19.5    8.4
[12/01 22:06:52   9359s] [ OptGetWeight           ]      6   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/01 22:06:52   9359s] [ OptEval                ]      6   0:00:00.8  (  15.5 % )     0:00:00.8 /  0:00:11.5   14.1
[12/01 22:06:52   9359s] [ OptCommit              ]      6   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/01 22:06:52   9359s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:02.0    9.4
[12/01 22:06:52   9359s] [ PostCommitDelayUpdate  ]      6   0:00:00.1  (   1.8 % )     0:00:00.5 /  0:00:05.0   11.0
[12/01 22:06:52   9359s] [ IncrDelayCalc          ]     45   0:00:00.4  (   6.8 % )     0:00:00.4 /  0:00:04.9   13.7
[12/01 22:06:52   9359s] [ SetupOptGetWorkingSet  ]      6   0:00:00.3  (   5.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 22:06:52   9359s] [ SetupOptGetActiveNode  ]      6   0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/01 22:06:52   9359s] [ SetupOptSlackGraph     ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.3    6.7
[12/01 22:06:52   9359s] [ MISC                   ]          0:00:00.5  (   9.3 % )     0:00:00.5 /  0:00:00.8    1.6
[12/01 22:06:52   9359s] ---------------------------------------------------------------------------------------------
[12/01 22:06:52   9359s]  HardenOpt #1 TOTAL                 0:00:05.3  ( 100.0 % )     0:00:05.3 /  0:00:23.2    4.4
[12/01 22:06:52   9359s] ---------------------------------------------------------------------------------------------
[12/01 22:06:52   9359s] 
[12/01 22:06:52   9359s] Running refinePlace -preserveRouting true -hardFence false
[12/01 22:06:52   9359s] OPERPROF: Starting RefinePlace2 at level 1, MEM:5173.5M
[12/01 22:06:52   9359s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:5173.5M
[12/01 22:06:52   9359s] OPERPROF:     Starting DPlace-Init at level 3, MEM:5173.5M
[12/01 22:06:52   9359s] z: 2, totalTracks: 1
[12/01 22:06:52   9359s] z: 4, totalTracks: 1
[12/01 22:06:52   9359s] z: 6, totalTracks: 1
[12/01 22:06:52   9359s] #spOpts: N=180 hrOri=1 hrSnap=1 
[12/01 22:06:52   9359s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:5173.5M
[12/01 22:06:52   9359s] 
[12/01 22:06:52   9359s] Skipping Bad Lib Cell Checking (CMU) !
[12/01 22:06:52   9359s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.058, REAL:0.050, MEM:5173.5M
[12/01 22:06:52   9359s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:5173.5M
[12/01 22:06:52   9359s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.003, MEM:5397.5M
[12/01 22:06:52   9359s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=5397.5MB).
[12/01 22:06:52   9359s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.136, REAL:0.128, MEM:5397.5M
[12/01 22:06:52   9359s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.136, REAL:0.128, MEM:5397.5M
[12/01 22:06:52   9359s] TDRefine: refinePlace mode is spiral
[12/01 22:06:52   9359s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.4019804.16
[12/01 22:06:52   9359s] OPERPROF:   Starting RefinePlace at level 2, MEM:5397.5M
[12/01 22:06:52   9359s] *** Starting refinePlace (2:36:00 mem=5397.5M) ***
[12/01 22:06:52   9359s] Total net bbox length = 5.033e+06 (2.326e+06 2.707e+06) (ext = 3.009e+03)
[12/01 22:06:52   9360s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:5397.5M
[12/01 22:06:52   9360s] Starting refinePlace ...
[12/01 22:06:52   9360s] One DDP V2 for no tweak run.
[12/01 22:06:53   9360s]   Spread Effort: high, post-route mode, useDDP on.
[12/01 22:06:53   9360s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=5425.9MB) @(2:36:00 - 2:36:00).
[12/01 22:06:53   9360s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 22:06:53   9360s] wireLenOptFixPriorityInst 2083 inst fixed
[12/01 22:06:53   9360s] 
[12/01 22:06:53   9360s] Running Spiral MT with 16 threads  fetchWidth=256 
[12/01 22:06:54   9361s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/01 22:06:54   9361s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:00.0, mem=5457.9MB) @(2:36:00 - 2:36:02).
[12/01 22:06:54   9361s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/01 22:06:54   9361s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 5457.9MB
[12/01 22:06:54   9361s] Statistics of distance of Instance movement in refine placement:
[12/01 22:06:54   9361s]   maximum (X+Y) =         0.00 um
[12/01 22:06:54   9361s]   mean    (X+Y) =         0.00 um
[12/01 22:06:54   9361s] Summary Report:
[12/01 22:06:54   9361s] Instances move: 0 (out of 120104 movable)
[12/01 22:06:54   9361s] Instances flipped: 0
[12/01 22:06:54   9361s] Mean displacement: 0.00 um
[12/01 22:06:54   9361s] Max displacement: 0.00 um 
[12/01 22:06:54   9361s] Total instances moved : 0
[12/01 22:06:54   9361s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.892, REAL:1.191, MEM:5457.9M
[12/01 22:06:54   9361s] Total net bbox length = 5.033e+06 (2.326e+06 2.707e+06) (ext = 3.009e+03)
[12/01 22:06:54   9361s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 5457.9MB
[12/01 22:06:54   9361s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=5457.9MB) @(2:36:00 - 2:36:02).
[12/01 22:06:54   9361s] *** Finished refinePlace (2:36:02 mem=5457.9M) ***
[12/01 22:06:54   9361s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.4019804.16
[12/01 22:06:54   9361s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.050, REAL:1.351, MEM:5457.9M
[12/01 22:06:54   9361s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:5457.9M
[12/01 22:06:54   9362s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.370, REAL:0.049, MEM:5173.9M
[12/01 22:06:54   9362s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.558, REAL:1.527, MEM:5173.9M
[12/01 22:06:54   9362s] End: GigaOpt harden opt
[12/01 22:06:54   9362s] GigaOpt: Skipping TNS recovery
[12/01 22:06:54   9362s] ### Creating LA Mngr. totSessionCpu=2:36:02 mem=5173.9M
[12/01 22:06:54   9362s] ### Creating LA Mngr, finished. totSessionCpu=2:36:02 mem=5173.9M
[12/01 22:06:54   9362s] Default Rule : ""
[12/01 22:06:54   9362s] Non Default Rules :
[12/01 22:06:54   9362s] Worst Slack : 0.001 ns
[12/01 22:06:54   9362s] 
[12/01 22:06:54   9362s] Start Assign Priority Nets ...
[12/01 22:06:54   9362s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/01 22:06:54   9362s] Existing Priority Nets 0 (0.0%)
[12/01 22:06:54   9362s] Total Assign Priority Nets 3050 (2.5%)
[12/01 22:06:54   9362s] ### Creating LA Mngr. totSessionCpu=2:36:03 mem=5173.9M
[12/01 22:06:54   9362s] ### Creating LA Mngr, finished. totSessionCpu=2:36:03 mem=5173.9M
[12/01 22:06:54   9362s] #optDebug: Start CG creation (mem=5173.9M)
[12/01 22:06:54   9362s]  ...initializing CG  maxDriveDist 427.315500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 42.731500 
[12/01 22:06:54   9363s] (cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:54   9363s]  ...processing cgPrt (cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:54   9363s]  ...processing cgEgp (cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:54   9363s]  ...processing cgPbk (cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:54   9363s]  ...processing cgNrb(cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:54   9363s]  ...processing cgObs (cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:54   9363s]  ...processing cgCon (cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:54   9363s]  ...processing cgPdm (cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:54   9363s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=5220.8M)
[12/01 22:06:55   9363s] Default Rule : ""
[12/01 22:06:55   9363s] Non Default Rules :
[12/01 22:06:55   9363s] Worst Slack : 0.001 ns
[12/01 22:06:55   9363s] 
[12/01 22:06:55   9363s] Start Assign Priority Nets ...
[12/01 22:06:55   9363s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/01 22:06:55   9363s] Existing Priority Nets 0 (0.0%)
[12/01 22:06:55   9363s] Total Assign Priority Nets 3339 (2.7%)
[12/01 22:06:55   9363s] OPERPROF: Starting spInitSiteArr at level 1, MEM:5220.8M
[12/01 22:06:55   9363s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.058, REAL:0.052, MEM:5444.8M
[12/01 22:06:56   9365s] 
------------------------------------------------------------------
     Pre-ecoRoute Summary (Recovery)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.023  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2101   |  2083   |  2099   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |     10 (65)      |   -0.253   |     10 (65)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/01 22:06:56   9365s] Density: 84.842%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 1:59:41, real = 0:46:27, mem = 3536.8M, totSessionCpu=2:36:06 **
[12/01 22:06:56   9365s] **INFO: flowCheckPoint #7 GlobalDetailRoute
[12/01 22:06:56   9365s] **INFO: Skipping refine place as design is in placed state
[12/01 22:06:56   9365s] -routeWithEco false                       # bool, default=false
[12/01 22:06:56   9365s] -routeSelectedNetOnly false               # bool, default=false
[12/01 22:06:56   9365s] -routeWithTimingDriven true               # bool, default=false, user setting
[12/01 22:06:56   9365s] -routeWithSiDriven true                   # bool, default=false, user setting
[12/01 22:06:56   9365s] Existing Dirty Nets : 8355
[12/01 22:06:56   9365s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/01 22:06:56   9365s] Reset Dirty Nets : 8355
[12/01 22:06:56   9365s] *** EcoRoute #2 [begin] : totSession cpu/real = 2:36:05.9/1:00:28.8 (2.6), mem = 5137.8M
[12/01 22:06:56   9365s] 
[12/01 22:06:56   9365s] globalDetailRoute
[12/01 22:06:56   9365s] 
[12/01 22:06:56   9365s] ### Time Record (globalDetailRoute) is installed.
[12/01 22:06:56   9365s] #Start globalDetailRoute on Thu Dec  1 22:06:56 2022
[12/01 22:06:56   9365s] #
[12/01 22:06:56   9365s] ### Time Record (Pre Callback) is installed.
[12/01 22:06:56   9366s] Closing parasitic data file '/tmp/innovus_temp_4019804_lab1-15.eng.utah.edu_u1081888_zsrEsZ/MAU_mapped_pads_4019804_2bqOsb.rcdb.d': 479910 access done (mem: 5137.836M)
[12/01 22:06:56   9366s] ### Time Record (Pre Callback) is uninstalled.
[12/01 22:06:56   9366s] ### Time Record (DB Import) is installed.
[12/01 22:06:56   9366s] ### Time Record (Timing Data Generation) is installed.
[12/01 22:06:56   9366s] ### Time Record (Timing Data Generation) is uninstalled.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h0 of net h0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h1 of net h1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h2 of net h2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h3 of net h3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h4 of net h4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h5 of net h5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h6 of net h6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/h7 of net h7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d0 of net d0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d1 of net d1 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d2 of net d2 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d3 of net d3 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d4 of net d4 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d5 of net d5 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d6 of net d6 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/d7 of net d7 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/bf of net bf because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/do0 of net do0 because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[12/01 22:06:56   9366s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[12/01 22:06:56   9366s] #To increase the message display limit, refer to the product command reference manual.
[12/01 22:06:56   9366s] ### Net info: total nets: 122517
[12/01 22:06:56   9366s] ### Net info: dirty nets: 1
[12/01 22:06:56   9366s] ### Net info: marked as disconnected nets: 0
[12/01 22:06:57   9368s] #num needed restored net=0
[12/01 22:06:57   9368s] #need_extraction net=0 (total=122517)
[12/01 22:06:57   9369s] ### Net info: fully routed nets: 121163
[12/01 22:06:57   9369s] ### Net info: trivial (< 2 pins) nets: 727
[12/01 22:06:57   9369s] ### Net info: unrouted nets: 627
[12/01 22:06:57   9369s] ### Net info: re-extraction nets: 0
[12/01 22:06:57   9369s] ### Net info: ignored nets: 0
[12/01 22:06:57   9369s] ### Net info: skip routing nets: 0
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN bf in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN clk in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN d0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN d1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN d2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN d3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN d4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN d5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN d6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN d7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN do0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN do1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN do2 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN do3 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN do4 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN do5 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN do6 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN do7 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN h0 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (NRDB-733) PIN h1 in CELL_VIEW MAU_mapped_pads does not have physical port.
[12/01 22:06:57   9369s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/01 22:06:57   9369s] #To increase the message display limit, refer to the product command reference manual.
[12/01 22:06:57   9370s] #Processed 21181/0 dirty instances, 9380/45 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(12790 insts marked dirty, reset pre-exisiting dirty flag on 12999 insts, 0 nets marked need extraction)
[12/01 22:06:57   9370s] ### import design signature (185): route=131004793 flt_obj=0 vio=1838723639 swire=282492057 shield_wire=1 net_attr=1378871465 dirty_area=165986408 del_dirty_area=0 cell=456003033 placement=1577755135 pin_access=1483214382 inst_pattern=1 halo=0
[12/01 22:06:57   9370s] ### Time Record (DB Import) is uninstalled.
[12/01 22:06:57   9370s] #NanoRoute Version 20.15-s105_1 NR210726-1341/20_15-UB
[12/01 22:06:57   9370s] #RTESIG:78da95d24d6bc3300c06e09df72b84db43066b6739fea88f1df49a8dd2ed5abcc52981d4
[12/01 22:06:57   9370s] #       01db39ecdfcf6330e848eb44573dbc968417cbf7dd1e08a36b14ab80541c11aa3d43aa98
[12/01 22:06:57   9370s] #       5c61c9f189d1636abd3d93fbc5f2e5f5c09484c674c142f1d1f7dd23d45fce9cdb4fa86d
[12/01 22:06:57   9370s] #       63862e42b031b6eef4f0cb85da40f4c39f1e82f5ff882ee965e2884983951739b75f4d9c
[12/01 22:06:57   9370s] #       cfe252cee20ae7702e3570bad6f4a7a068badec4f12db996f953086413909a7054a90490
[12/01 22:06:57   9370s] #       6d75d855d5964011a24fcd71aad2ca2444e36ae3eb64ad1bced72403e27a67334ae4fe05
[12/01 22:06:57   9370s] #       6e04cb1b5d668d9638c1647318450e028ad6457bb2fe8ae13a9f23e90d73f70df66a19ba
[12/01 22:06:57   9370s] #
[12/01 22:06:57   9370s] #Skip comparing routing design signature in db-snapshot flow
[12/01 22:06:58   9370s] ### Time Record (Data Preparation) is installed.
[12/01 22:06:58   9370s] #RTESIG:78da95d24d4bc330180770cf7e8a876c870a6ee649f3d21c27ec5a65cc5d47b4e9287429
[12/01 22:06:58   9370s] #       34e9c16f6f541026ddd2e6fafcf83f2f64b13c6c7740185da35879a4e28850ee1852c5e4
[12/01 22:06:58   9370s] #       0a738e4f8c1e63e9ed99dc2f962faf7ba624d4a6f516b2f7ae6b1fa1fa74e6dc7c40656b
[12/01 22:06:58   9370s] #       33b401bc0da171a7875f2e5401a11ffef4e06dff8fe89c5e268e9838587e9173bb6be47c
[12/01 22:06:58   9370s] #       1697721657388773a981d3b5a6df0fb2baed4c18df926b993e85403601a90947954a00d9
[12/01 22:06:58   9370s] #       94fb6d596e08643ef4b1384e555c99f8605c65fa2a5aeb86f335c980b8ced98412a97f81
[12/01 22:06:58   9370s] #       05c69e3f4b24862b044b87e93c69b4c4092699c328721090352ed893edaf18aed33992de
[12/01 22:06:58   9370s] #       30775f0c482669
[12/01 22:06:58   9370s] #
[12/01 22:06:58   9370s] ### Time Record (Data Preparation) is uninstalled.
[12/01 22:06:58   9370s] ### Time Record (Global Routing) is installed.
[12/01 22:06:58   9370s] ### Time Record (Global Routing) is uninstalled.
[12/01 22:06:58   9371s] #Total number of trivial nets (e.g. < 2 pins) = 727 (skipped).
[12/01 22:06:58   9371s] #Total number of routable nets = 121790.
[12/01 22:06:58   9371s] #Total number of nets in the design = 122517.
[12/01 22:06:58   9371s] #21517 routable nets do not have any wires.
[12/01 22:06:58   9371s] #100273 routable nets have routed wires.
[12/01 22:06:58   9371s] #21517 nets will be global routed.
[12/01 22:06:58   9371s] #300 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 22:06:58   9371s] #574 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 22:06:58   9371s] #Using multithreading with 16 threads.
[12/01 22:06:58   9371s] ### Time Record (Data Preparation) is installed.
[12/01 22:06:58   9371s] #Start routing data preparation on Thu Dec  1 22:06:58 2022
[12/01 22:06:58   9371s] #
[12/01 22:06:58   9371s] #Minimum voltage of a net in the design = 0.000.
[12/01 22:06:58   9371s] #Maximum voltage of a net in the design = 1.980.
[12/01 22:06:58   9371s] #Voltage range [0.000 - 1.980] has 122515 nets.
[12/01 22:06:58   9371s] #Voltage range [1.620 - 1.980] has 1 net.
[12/01 22:06:58   9371s] #Voltage range [0.000 - 0.000] has 1 net.
[12/01 22:06:58   9371s] ### Time Record (Cell Pin Access) is installed.
[12/01 22:06:58   9371s] #Initial pin access analysis.
[12/01 22:06:58   9372s] #Detail pin access analysis.
[12/01 22:06:58   9372s] ### Time Record (Cell Pin Access) is uninstalled.
[12/01 22:06:58   9372s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/01 22:06:58   9372s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 22:06:58   9372s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 22:06:58   9372s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 22:06:58   9372s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/01 22:06:58   9372s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[12/01 22:06:58   9372s] #Monitoring time of adding inner blkg by smac
[12/01 22:06:58   9372s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3300.55 (MB), peak = 6029.43 (MB)
[12/01 22:06:59   9373s] #Regenerating Ggrids automatically.
[12/01 22:06:59   9373s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.56000.
[12/01 22:06:59   9373s] #Using automatically generated G-grids.
[12/01 22:06:59   9373s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/01 22:07:00   9374s] #Done routing data preparation.
[12/01 22:07:00   9374s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3302.61 (MB), peak = 6029.43 (MB)
[12/01 22:07:00   9374s] #Found 0 nets for post-route si or timing fixing.
[12/01 22:07:00   9374s] #
[12/01 22:07:00   9374s] #Finished routing data preparation on Thu Dec  1 22:07:00 2022
[12/01 22:07:00   9374s] #
[12/01 22:07:00   9374s] #Cpu time = 00:00:04
[12/01 22:07:00   9374s] #Elapsed time = 00:00:02
[12/01 22:07:00   9374s] #Increased memory = 6.73 (MB)
[12/01 22:07:00   9374s] #Total memory = 3302.61 (MB)
[12/01 22:07:00   9374s] #Peak memory = 6029.43 (MB)
[12/01 22:07:00   9374s] #
[12/01 22:07:00   9374s] ### Time Record (Data Preparation) is uninstalled.
[12/01 22:07:00   9374s] ### Time Record (Global Routing) is installed.
[12/01 22:07:00   9374s] #
[12/01 22:07:00   9374s] #Start global routing on Thu Dec  1 22:07:00 2022
[12/01 22:07:00   9374s] #
[12/01 22:07:00   9374s] #
[12/01 22:07:00   9374s] #Start global routing initialization on Thu Dec  1 22:07:00 2022
[12/01 22:07:00   9374s] #
[12/01 22:07:00   9374s] #Number of eco nets is 20890
[12/01 22:07:00   9375s] #
[12/01 22:07:00   9375s] #Start global routing data preparation on Thu Dec  1 22:07:00 2022
[12/01 22:07:00   9375s] #
[12/01 22:07:00   9375s] ### build_merged_routing_blockage_rect_list starts on Thu Dec  1 22:07:00 2022 with memory = 3305.44 (MB), peak = 6029.43 (MB)
[12/01 22:07:00   9375s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --0.99 [16]--
[12/01 22:07:00   9375s] #Start routing resource analysis on Thu Dec  1 22:07:00 2022
[12/01 22:07:00   9375s] #
[12/01 22:07:00   9375s] ### init_is_bin_blocked starts on Thu Dec  1 22:07:00 2022 with memory = 3306.14 (MB), peak = 6029.43 (MB)
[12/01 22:07:00   9375s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.03 [16]--
[12/01 22:07:00   9375s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Dec  1 22:07:00 2022 with memory = 3309.17 (MB), peak = 6029.43 (MB)
[12/01 22:07:00   9377s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:03, real:00:00:00, mem:3.2 GB, peak:5.9 GB --12.35 [16]--
[12/01 22:07:00   9377s] ### adjust_flow_cap starts on Thu Dec  1 22:07:00 2022 with memory = 3315.63 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9377s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.67 [16]--
[12/01 22:07:01   9377s] ### adjust_partial_route_blockage starts on Thu Dec  1 22:07:00 2022 with memory = 3316.51 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9377s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --0.97 [16]--
[12/01 22:07:01   9377s] ### set_via_blocked starts on Thu Dec  1 22:07:00 2022 with memory = 3316.51 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9377s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.78 [16]--
[12/01 22:07:01   9377s] ### copy_flow starts on Thu Dec  1 22:07:01 2022 with memory = 3317.11 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9377s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --2.96 [16]--
[12/01 22:07:01   9377s] #Routing resource analysis is done on Thu Dec  1 22:07:01 2022
[12/01 22:07:01   9377s] #
[12/01 22:07:01   9377s] ### report_flow_cap starts on Thu Dec  1 22:07:01 2022 with memory = 3312.02 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9377s] #  Resource Analysis:
[12/01 22:07:01   9377s] #
[12/01 22:07:01   9377s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/01 22:07:01   9377s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/01 22:07:01   9377s] #  --------------------------------------------------------------
[12/01 22:07:01   9377s] #  METAL1         H          83        3188       47742    96.19%
[12/01 22:07:01   9377s] #  METAL2         V         351        2929       47742    44.77%
[12/01 22:07:01   9377s] #  METAL3         H        1042        2229       47742    34.54%
[12/01 22:07:01   9377s] #  METAL4         V         903        2377       47742    44.23%
[12/01 22:07:01   9377s] #  METAL5         H        1336        1935       47742    44.06%
[12/01 22:07:01   9377s] #  --------------------------------------------------------------
[12/01 22:07:01   9377s] #  Total                   3716      77.30%      238710    52.76%
[12/01 22:07:01   9377s] #
[12/01 22:07:01   9377s] #  251 nets (0.20%) with 1 preferred extra spacing.
[12/01 22:07:01   9377s] #
[12/01 22:07:01   9377s] #
[12/01 22:07:01   9377s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.05 [16]--
[12/01 22:07:01   9377s] ### analyze_m2_tracks starts on Thu Dec  1 22:07:01 2022 with memory = 3312.15 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9377s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --0.35 [16]--
[12/01 22:07:01   9377s] ### report_initial_resource starts on Thu Dec  1 22:07:01 2022 with memory = 3312.15 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9377s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --0.99 [16]--
[12/01 22:07:01   9377s] ### mark_pg_pins_accessibility starts on Thu Dec  1 22:07:01 2022 with memory = 3312.15 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9377s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.00 [16]--
[12/01 22:07:01   9378s] ### set_net_region starts on Thu Dec  1 22:07:01 2022 with memory = 3312.15 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9378s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.03 [16]--
[12/01 22:07:01   9378s] #
[12/01 22:07:01   9378s] #Global routing data preparation is done on Thu Dec  1 22:07:01 2022
[12/01 22:07:01   9378s] #
[12/01 22:07:01   9378s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3312.02 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9378s] #
[12/01 22:07:01   9378s] ### prepare_level starts on Thu Dec  1 22:07:01 2022 with memory = 3312.02 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9378s] ### init level 1 starts on Thu Dec  1 22:07:01 2022 with memory = 3312.02 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9378s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --0.90 [16]--
[12/01 22:07:01   9378s] ### Level 1 hgrid = 219 X 218
[12/01 22:07:01   9378s] ### init level 2 starts on Thu Dec  1 22:07:01 2022 with memory = 3312.02 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9378s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.71 [16]--
[12/01 22:07:01   9378s] ### Level 2 hgrid = 55 X 55
[12/01 22:07:01   9378s] ### prepare_level_flow starts on Thu Dec  1 22:07:01 2022 with memory = 3312.89 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9378s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --0.96 [16]--
[12/01 22:07:01   9378s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.30 [16]--
[12/01 22:07:01   9378s] #
[12/01 22:07:01   9378s] #Global routing initialization is done on Thu Dec  1 22:07:01 2022
[12/01 22:07:01   9378s] #
[12/01 22:07:01   9378s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 3312.73 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9378s] #
[12/01 22:07:01   9378s] #start global routing iteration 1...
[12/01 22:07:01   9378s] ### init_flow_edge starts on Thu Dec  1 22:07:01 2022 with memory = 3312.73 (MB), peak = 6029.43 (MB)
[12/01 22:07:01   9378s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:5.9 GB --1.84 [16]--
[12/01 22:07:01   9378s] ### Uniform Hboxes (6x6)
[12/01 22:07:01   9378s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 22:07:02   9379s] ### measure_qor starts on Thu Dec  1 22:07:02 2022 with memory = 3353.26 (MB), peak = 6029.43 (MB)
[12/01 22:07:02   9379s] ### measure_congestion starts on Thu Dec  1 22:07:02 2022 with memory = 3353.26 (MB), peak = 6029.43 (MB)
[12/01 22:07:02   9379s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.57 [16]--
[12/01 22:07:02   9380s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --9.76 [16]--
[12/01 22:07:02   9380s] ### Uniform Hboxes (6x6)
[12/01 22:07:02   9380s] ### routing at level 1 iter 1 for 0 hboxes
[12/01 22:07:02   9380s] ### measure_qor starts on Thu Dec  1 22:07:02 2022 with memory = 3353.45 (MB), peak = 6029.43 (MB)
[12/01 22:07:02   9380s] ### measure_congestion starts on Thu Dec  1 22:07:02 2022 with memory = 3353.45 (MB), peak = 6029.43 (MB)
[12/01 22:07:02   9380s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.50 [16]--
[12/01 22:07:02   9380s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --11.47 [16]--
[12/01 22:07:02   9380s] ### Uniform Hboxes (6x6)
[12/01 22:07:02   9380s] ### routing at level 1 iter 2 for 0 hboxes
[12/01 22:07:02   9381s] ### measure_qor starts on Thu Dec  1 22:07:02 2022 with memory = 3353.46 (MB), peak = 6029.43 (MB)
[12/01 22:07:02   9381s] ### measure_congestion starts on Thu Dec  1 22:07:02 2022 with memory = 3353.46 (MB), peak = 6029.43 (MB)
[12/01 22:07:02   9381s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.75 [16]--
[12/01 22:07:02   9381s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --13.89 [16]--
[12/01 22:07:02   9381s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3328.04 (MB), peak = 6029.43 (MB)
[12/01 22:07:02   9381s] #
[12/01 22:07:02   9381s] #start global routing iteration 2...
[12/01 22:07:03   9381s] ### init_flow_edge starts on Thu Dec  1 22:07:03 2022 with memory = 3328.04 (MB), peak = 6029.43 (MB)
[12/01 22:07:03   9381s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --2.04 [16]--
[12/01 22:07:03   9381s] ### routing at level 2 (topmost level) iter 0
[12/01 22:07:03   9382s] ### measure_qor starts on Thu Dec  1 22:07:03 2022 with memory = 3369.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:03   9382s] ### measure_congestion starts on Thu Dec  1 22:07:03 2022 with memory = 3369.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:03   9382s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.38 [16]--
[12/01 22:07:03   9382s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --10.12 [16]--
[12/01 22:07:03   9382s] ### routing at level 2 (topmost level) iter 1
[12/01 22:07:03   9382s] ### measure_qor starts on Thu Dec  1 22:07:03 2022 with memory = 3369.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:03   9382s] ### measure_congestion starts on Thu Dec  1 22:07:03 2022 with memory = 3369.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:03   9382s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.41 [16]--
[12/01 22:07:03   9382s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --15.08 [16]--
[12/01 22:07:04   9383s] ### routing at level 2 (topmost level) iter 2
[12/01 22:07:04   9383s] ### measure_qor starts on Thu Dec  1 22:07:04 2022 with memory = 3369.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:04   9383s] ### measure_congestion starts on Thu Dec  1 22:07:04 2022 with memory = 3369.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:04   9383s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.52 [16]--
[12/01 22:07:04   9383s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --10.06 [16]--
[12/01 22:07:04   9383s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3343.70 (MB), peak = 6029.43 (MB)
[12/01 22:07:04   9383s] #
[12/01 22:07:04   9383s] #start global routing iteration 3...
[12/01 22:07:04   9383s] ### Uniform Hboxes (6x6)
[12/01 22:07:04   9383s] ### routing at level 1 iter 0 for 0 hboxes
[12/01 22:07:04   9384s] ### measure_qor starts on Thu Dec  1 22:07:04 2022 with memory = 3415.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:04   9384s] ### measure_congestion starts on Thu Dec  1 22:07:04 2022 with memory = 3415.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:04   9384s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.47 [16]--
[12/01 22:07:04   9384s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --13.01 [16]--
[12/01 22:07:04   9384s] ### measure_congestion starts on Thu Dec  1 22:07:04 2022 with memory = 3415.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:04   9384s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.73 [16]--
[12/01 22:07:05   9385s] ### Uniform Hboxes (6x6)
[12/01 22:07:05   9385s] ### routing at level 1 iter 1 for 0 hboxes
[12/01 22:07:05   9385s] ### measure_qor starts on Thu Dec  1 22:07:05 2022 with memory = 3415.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9385s] ### measure_congestion starts on Thu Dec  1 22:07:05 2022 with memory = 3415.66 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9385s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.93 [16]--
[12/01 22:07:05   9385s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --8.24 [16]--
[12/01 22:07:05   9385s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3345.37 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9385s] #
[12/01 22:07:05   9385s] ### route_end starts on Thu Dec  1 22:07:05 2022 with memory = 3345.37 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] #Total number of trivial nets (e.g. < 2 pins) = 727 (skipped).
[12/01 22:07:05   9386s] #Total number of routable nets = 121790.
[12/01 22:07:05   9386s] #Total number of nets in the design = 122517.
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] #121790 routable nets have routed wires.
[12/01 22:07:05   9386s] #300 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 22:07:05   9386s] #574 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] #Routed nets constraints summary:
[12/01 22:07:05   9386s] #----------------------------------------------------------------------------
[12/01 22:07:05   9386s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[12/01 22:07:05   9386s] #----------------------------------------------------------------------------
[12/01 22:07:05   9386s] #      Default                166          134            134           21217  
[12/01 22:07:05   9386s] #----------------------------------------------------------------------------
[12/01 22:07:05   9386s] #        Total                166          134            134           21217  
[12/01 22:07:05   9386s] #----------------------------------------------------------------------------
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] #Routing constraints summary of the whole design:
[12/01 22:07:05   9386s] #----------------------------------------------------------------------------
[12/01 22:07:05   9386s] #        Rules   Pref Extra Space   Pref Layer   Avoid Detour   Unconstrained  
[12/01 22:07:05   9386s] #----------------------------------------------------------------------------
[12/01 22:07:05   9386s] #      Default                251          623            623          120916  
[12/01 22:07:05   9386s] #----------------------------------------------------------------------------
[12/01 22:07:05   9386s] #        Total                251          623            623          120916  
[12/01 22:07:05   9386s] #----------------------------------------------------------------------------
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] ### cal_base_flow starts on Thu Dec  1 22:07:05 2022 with memory = 3345.37 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### init_flow_edge starts on Thu Dec  1 22:07:05 2022 with memory = 3345.37 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.39 [16]--
[12/01 22:07:05   9386s] ### cal_flow starts on Thu Dec  1 22:07:05 2022 with memory = 3345.62 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.99 [16]--
[12/01 22:07:05   9386s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.02 [16]--
[12/01 22:07:05   9386s] ### report_overcon starts on Thu Dec  1 22:07:05 2022 with memory = 3345.62 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] #                 OverCon       OverCon       OverCon          
[12/01 22:07:05   9386s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/01 22:07:05   9386s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[12/01 22:07:05   9386s] #  --------------------------------------------------------------------------
[12/01 22:07:05   9386s] #  METAL2     1386(5.20%)     36(0.14%)      1(0.00%)   (5.34%)     0.83  
[12/01 22:07:05   9386s] #  METAL3       49(0.15%)      0(0.00%)      0(0.00%)   (0.15%)     0.54  
[12/01 22:07:05   9386s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.51  
[12/01 22:07:05   9386s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[12/01 22:07:05   9386s] #  --------------------------------------------------------------------------
[12/01 22:07:05   9386s] #     Total   1435(1.28%)     36(0.03%)      1(0.00%)   (1.31%)
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[12/01 22:07:05   9386s] #  Overflow after GR: 0.04% H + 1.27% V
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.00 [16]--
[12/01 22:07:05   9386s] ### cal_base_flow starts on Thu Dec  1 22:07:05 2022 with memory = 3345.62 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### init_flow_edge starts on Thu Dec  1 22:07:05 2022 with memory = 3345.62 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.37 [16]--
[12/01 22:07:05   9386s] ### cal_flow starts on Thu Dec  1 22:07:05 2022 with memory = 3345.61 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.98 [16]--
[12/01 22:07:05   9386s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.01 [16]--
[12/01 22:07:05   9386s] ### export_cong_map starts on Thu Dec  1 22:07:05 2022 with memory = 3345.61 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### PDZT_Export::export_cong_map starts on Thu Dec  1 22:07:05 2022 with memory = 3345.77 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.35 [16]--
[12/01 22:07:05   9386s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.94 [16]--
[12/01 22:07:05   9386s] ### import_cong_map starts on Thu Dec  1 22:07:05 2022 with memory = 3345.77 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --0.97 [16]--
[12/01 22:07:05   9386s] ### update starts on Thu Dec  1 22:07:05 2022 with memory = 3345.77 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] #Complete Global Routing.
[12/01 22:07:05   9386s] #Total number of nets with non-default rule or having extra spacing = 251
[12/01 22:07:05   9386s] #Total wire length = 5717797 um.
[12/01 22:07:05   9386s] #Total half perimeter of net bounding box = 5305684 um.
[12/01 22:07:05   9386s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 22:07:05   9386s] #Total wire length on LAYER METAL2 = 982449 um.
[12/01 22:07:05   9386s] #Total wire length on LAYER METAL3 = 1471089 um.
[12/01 22:07:05   9386s] #Total wire length on LAYER METAL4 = 2090755 um.
[12/01 22:07:05   9386s] #Total wire length on LAYER METAL5 = 1173503 um.
[12/01 22:07:05   9386s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 22:07:05   9386s] #Total number of vias = 785303
[12/01 22:07:05   9386s] #Up-Via Summary (total 785303):
[12/01 22:07:05   9386s] #           
[12/01 22:07:05   9386s] #-----------------------
[12/01 22:07:05   9386s] # METAL1         337701
[12/01 22:07:05   9386s] # METAL2         286746
[12/01 22:07:05   9386s] # METAL3         115285
[12/01 22:07:05   9386s] # METAL4          45571
[12/01 22:07:05   9386s] #-----------------------
[12/01 22:07:05   9386s] #                785303 
[12/01 22:07:05   9386s] #
[12/01 22:07:05   9386s] #Total number of involved priority nets 134
[12/01 22:07:05   9386s] #Maximum src to sink distance for priority net 96.2
[12/01 22:07:05   9386s] #Average of max src_to_sink distance for priority net 50.9
[12/01 22:07:05   9386s] #Average of ave src_to_sink distance for priority net 31.2
[12/01 22:07:05   9386s] ### update cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --4.19 [16]--
[12/01 22:07:05   9386s] ### report_overcon starts on Thu Dec  1 22:07:05 2022 with memory = 3352.72 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.00 [16]--
[12/01 22:07:05   9386s] ### report_overcon starts on Thu Dec  1 22:07:05 2022 with memory = 3352.72 (MB), peak = 6029.43 (MB)
[12/01 22:07:05   9386s] #Max overcon = 5 tracks.
[12/01 22:07:05   9386s] #Total overcon = 1.32%.
[12/01 22:07:05   9386s] #Worst layer Gcell overcon rate = 0.16%.
[12/01 22:07:05   9386s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.00 [16]--
[12/01 22:07:05   9386s] ### route_end cpu:00:00:01, real:00:00:01, mem:3.3 GB, peak:5.9 GB --1.58 [16]--
[12/01 22:07:05   9387s] ### global_route design signature (188): route=335401654 net_attr=1623946714
[12/01 22:07:06   9387s] #
[12/01 22:07:06   9387s] #Global routing statistics:
[12/01 22:07:06   9387s] #Cpu time = 00:00:13
[12/01 22:07:06   9387s] #Elapsed time = 00:00:06
[12/01 22:07:06   9387s] #Increased memory = 37.63 (MB)
[12/01 22:07:06   9387s] #Total memory = 3340.23 (MB)
[12/01 22:07:06   9387s] #Peak memory = 6029.43 (MB)
[12/01 22:07:06   9387s] #
[12/01 22:07:06   9387s] #Finished global routing on Thu Dec  1 22:07:06 2022
[12/01 22:07:06   9387s] #
[12/01 22:07:06   9387s] #
[12/01 22:07:06   9387s] ### Time Record (Global Routing) is uninstalled.
[12/01 22:07:06   9387s] ### Time Record (Data Preparation) is installed.
[12/01 22:07:06   9388s] ### Time Record (Data Preparation) is uninstalled.
[12/01 22:07:06   9388s] ### track-assign external-init starts on Thu Dec  1 22:07:06 2022 with memory = 3337.12 (MB), peak = 6029.43 (MB)
[12/01 22:07:06   9388s] ### Time Record (Track Assignment) is installed.
[12/01 22:07:06   9389s] ### Time Record (Track Assignment) is uninstalled.
[12/01 22:07:06   9389s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --2.40 [16]--
[12/01 22:07:06   9389s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3337.12 (MB), peak = 6029.43 (MB)
[12/01 22:07:06   9389s] ### track-assign engine-init starts on Thu Dec  1 22:07:06 2022 with memory = 3337.12 (MB), peak = 6029.43 (MB)
[12/01 22:07:06   9389s] ### Time Record (Track Assignment) is installed.
[12/01 22:07:07   9389s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:5.9 GB --1.21 [16]--
[12/01 22:07:07   9389s] ### track-assign core-engine starts on Thu Dec  1 22:07:07 2022 with memory = 3337.12 (MB), peak = 6029.43 (MB)
[12/01 22:07:07   9389s] #Start Track Assignment.
[12/01 22:07:09   9393s] #Done with 5208 horizontal wires in 7 hboxes and 4643 vertical wires in 7 hboxes.
[12/01 22:07:10   9396s] #Done with 493 horizontal wires in 7 hboxes and 506 vertical wires in 7 hboxes.
[12/01 22:07:11   9397s] #Complete Track Assignment.
[12/01 22:07:11   9397s] #Total number of nets with non-default rule or having extra spacing = 251
[12/01 22:07:11   9397s] #Total wire length = 5720461 um.
[12/01 22:07:11   9397s] #Total half perimeter of net bounding box = 5305684 um.
[12/01 22:07:11   9397s] #Total wire length on LAYER METAL1 = 1 um.
[12/01 22:07:11   9397s] #Total wire length on LAYER METAL2 = 983515 um.
[12/01 22:07:11   9397s] #Total wire length on LAYER METAL3 = 1471376 um.
[12/01 22:07:11   9397s] #Total wire length on LAYER METAL4 = 2092080 um.
[12/01 22:07:11   9397s] #Total wire length on LAYER METAL5 = 1173489 um.
[12/01 22:07:11   9397s] #Total wire length on LAYER METAL6 = 0 um.
[12/01 22:07:11   9397s] #Total number of vias = 785303
[12/01 22:07:11   9397s] #Up-Via Summary (total 785303):
[12/01 22:07:11   9397s] #           
[12/01 22:07:11   9397s] #-----------------------
[12/01 22:07:11   9397s] # METAL1         337701
[12/01 22:07:11   9397s] # METAL2         286746
[12/01 22:07:11   9397s] # METAL3         115285
[12/01 22:07:11   9397s] # METAL4          45571
[12/01 22:07:11   9397s] #-----------------------
[12/01 22:07:11   9397s] #                785303 
[12/01 22:07:11   9397s] #
[12/01 22:07:11   9397s] ### track_assign design signature (191): route=266385471
[12/01 22:07:11   9397s] ### track-assign core-engine cpu:00:00:08, real:00:00:04, mem:3.8 GB, peak:5.9 GB --2.04 [16]--
[12/01 22:07:11   9397s] ### Time Record (Track Assignment) is uninstalled.
[12/01 22:07:11   9398s] #cpu time = 00:00:10, elapsed time = 00:00:05, memory = 3337.35 (MB), peak = 6029.43 (MB)
[12/01 22:07:11   9398s] #
[12/01 22:07:11   9398s] #number of short segments in preferred routing layers
[12/01 22:07:11   9398s] #	METAL4    METAL5    Total 
[12/01 22:07:11   9398s] #	10        7         17        
[12/01 22:07:11   9398s] #
[12/01 22:07:12   9399s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/01 22:07:12   9399s] #Cpu time = 00:00:28
[12/01 22:07:12   9399s] #Elapsed time = 00:00:14
[12/01 22:07:12   9399s] #Increased memory = 44.04 (MB)
[12/01 22:07:12   9399s] #Total memory = 3339.92 (MB)
[12/01 22:07:12   9399s] #Peak memory = 6029.43 (MB)
[12/01 22:07:12   9399s] #Using multithreading with 16 threads.
[12/01 22:07:12   9399s] ### Time Record (Detail Routing) is installed.
[12/01 22:07:12   9400s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 5 top_pin_layer = 5
[12/01 22:07:12   9401s] #
[12/01 22:07:12   9401s] #Start Detail Routing..
[12/01 22:07:12   9401s] #start initial detail routing ...
[12/01 22:07:13   9401s] ### Design has 0 dirty nets, 90395 dirty-areas)
[12/01 22:07:29   9656s] # ECO: 0.5% of the total area was rechecked for DRC, and 58.3% required routing.
[12/01 22:07:29   9657s] #   number of violations = 8155
[12/01 22:07:29   9657s] #
[12/01 22:07:29   9657s] #    By Layer and Type :
[12/01 22:07:29   9657s] #	         MetSpc    NSMet    Short     Loop   CutSpc   CShort      Mar   Totals
[12/01 22:07:29   9657s] #	METAL1        0        0        0        0        0        1        0        1
[12/01 22:07:29   9657s] #	METAL2     1486        3     3969       11        1        1      167     5638
[12/01 22:07:29   9657s] #	METAL3      465        0     1450        0        0        0       12     1927
[12/01 22:07:29   9657s] #	METAL4       89        0      358        0        0        4       31      482
[12/01 22:07:29   9657s] #	METAL5       15        0       92        0        0        0        0      107
[12/01 22:07:29   9657s] #	Totals     2055        3     5869       11        1        6      210     8155
[12/01 22:07:29   9657s] #12790 out of 121177 instances (10.6%) need to be verified(marked ipoed), dirty area = 4.9%.
[12/01 22:07:29   9657s] #0.0% of the total area is being checked for drcs
[12/01 22:07:29   9657s] #0.0% of the total area was checked
[12/01 22:07:29   9658s] #   number of violations = 8155
[12/01 22:07:29   9658s] #
[12/01 22:07:29   9658s] #    By Layer and Type :
[12/01 22:07:29   9658s] #	         MetSpc    NSMet    Short     Loop   CutSpc   CShort      Mar   Totals
[12/01 22:07:29   9658s] #	METAL1        0        0        0        0        0        1        0        1
[12/01 22:07:29   9658s] #	METAL2     1486        3     3969       11        1        1      167     5638
[12/01 22:07:29   9658s] #	METAL3      465        0     1450        0        0        0       12     1927
[12/01 22:07:29   9658s] #	METAL4       89        0      358        0        0        4       31      482
[12/01 22:07:29   9658s] #	METAL5       15        0       92        0        0        0        0      107
[12/01 22:07:29   9658s] #	Totals     2055        3     5869       11        1        6      210     8155
[12/01 22:07:29   9658s] #cpu time = 00:04:17, elapsed time = 00:00:17, memory = 3356.19 (MB), peak = 6029.43 (MB)
[12/01 22:07:30   9661s] #start 1st optimization iteration ...
[12/01 22:07:32   9689s] #    completing 10% with 7605 violations
[12/01 22:07:32   9689s] #    elapsed time = 00:00:02, memory = 4423.91 (MB)
[12/01 22:07:38   9794s] #    completing 20% with 5686 violations
[12/01 22:07:38   9794s] #    elapsed time = 00:00:09, memory = 5772.28 (MB)
[12/01 22:07:39   9813s] #    completing 30% with 5532 violations
[12/01 22:07:39   9813s] #    elapsed time = 00:00:10, memory = 5778.93 (MB)
[12/01 22:07:49   9887s] #    completing 40% with 4896 violations
[12/01 22:07:49   9887s] #    elapsed time = 00:00:20, memory = 5783.04 (MB)
[12/01 22:07:51   9920s] #    completing 50% with 4422 violations
[12/01 22:07:51   9920s] #    elapsed time = 00:00:22, memory = 5780.76 (MB)
[12/01 22:07:53   9948s] #    completing 60% with 3974 violations
[12/01 22:07:53   9948s] #    elapsed time = 00:00:23, memory = 5783.62 (MB)
[12/01 22:07:59  10036s] #    completing 70% with 2713 violations
[12/01 22:07:59  10036s] #    elapsed time = 00:00:29, memory = 5782.44 (MB)
[12/01 22:07:59  10047s] #    completing 80% with 2717 violations
[12/01 22:07:59  10047s] #    elapsed time = 00:00:30, memory = 5783.13 (MB)
[12/01 22:08:04  10102s] #    completing 90% with 1826 violations
[12/01 22:08:04  10102s] #    elapsed time = 00:00:34, memory = 5783.81 (MB)
[12/01 22:08:07  10136s] #    completing 100% with 1966 violations
[12/01 22:08:07  10136s] #    elapsed time = 00:00:37, memory = 5779.17 (MB)
[12/01 22:08:07  10137s] #   number of violations = 1966
[12/01 22:08:07  10137s] #
[12/01 22:08:07  10137s] #    By Layer and Type :
[12/01 22:08:07  10137s] #	         MetSpc    Short     Loop   CShort      Mar   Totals
[12/01 22:08:07  10137s] #	METAL1        0        0        0        1        0        1
[12/01 22:08:07  10137s] #	METAL2       74       55        6        0        0      135
[12/01 22:08:07  10137s] #	METAL3      208      301        1        1        9      520
[12/01 22:08:07  10137s] #	METAL4      159      813        0        1       62     1035
[12/01 22:08:07  10137s] #	METAL5       40      235        0        0        0      275
[12/01 22:08:07  10137s] #	Totals      481     1404        7        3       71     1966
[12/01 22:08:07  10137s] #cpu time = 00:07:56, elapsed time = 00:00:37, memory = 3362.00 (MB), peak = 6029.43 (MB)
[12/01 22:08:07  10137s] #start 2nd optimization iteration ...
[12/01 22:08:38  10323s] #   number of violations = 994
[12/01 22:08:38  10323s] #
[12/01 22:08:38  10323s] #    By Layer and Type :
[12/01 22:08:38  10323s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:08:38  10323s] #	METAL1        0        0        0        0        0
[12/01 22:08:38  10323s] #	METAL2       19       24        0        0       43
[12/01 22:08:38  10323s] #	METAL3       72      183        0        2      257
[12/01 22:08:38  10323s] #	METAL4       67      435        1       32      535
[12/01 22:08:38  10323s] #	METAL5       20      139        0        0      159
[12/01 22:08:38  10323s] #	Totals      178      781        1       34      994
[12/01 22:08:38  10324s] #cpu time = 00:03:07, elapsed time = 00:00:31, memory = 3357.12 (MB), peak = 6029.43 (MB)
[12/01 22:08:38  10324s] #start 3rd optimization iteration ...
[12/01 22:09:00  10420s] #   number of violations = 872
[12/01 22:09:00  10420s] #
[12/01 22:09:00  10420s] #    By Layer and Type :
[12/01 22:09:00  10420s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:09:00  10420s] #	METAL1        0        0        0        0        0
[12/01 22:09:00  10420s] #	METAL2       16        9        0        0       25
[12/01 22:09:00  10420s] #	METAL3       71      182        0        0      253
[12/01 22:09:00  10420s] #	METAL4       59      369        3       32      463
[12/01 22:09:00  10420s] #	METAL5       18      113        0        0      131
[12/01 22:09:00  10420s] #	Totals      164      673        3       32      872
[12/01 22:09:00  10420s] #cpu time = 00:01:36, elapsed time = 00:00:22, memory = 3356.83 (MB), peak = 6029.43 (MB)
[12/01 22:09:00  10420s] #start 4th optimization iteration ...
[12/01 22:09:13  10527s] #   number of violations = 724
[12/01 22:09:13  10527s] #
[12/01 22:09:13  10527s] #    By Layer and Type :
[12/01 22:09:13  10527s] #	         MetSpc    NSMet    Short     Loop   CShort      Mar   Totals
[12/01 22:09:13  10527s] #	METAL1        0        0        0        0        0        0        0
[12/01 22:09:13  10527s] #	METAL2       11        1       16        1        0        0       29
[12/01 22:09:13  10527s] #	METAL3       34        0      130        0        0        1      165
[12/01 22:09:13  10527s] #	METAL4       55        0      318        0        1       32      406
[12/01 22:09:13  10527s] #	METAL5       16        0      108        0        0        0      124
[12/01 22:09:13  10527s] #	Totals      116        1      572        1        1       33      724
[12/01 22:09:13  10527s] #cpu time = 00:01:47, elapsed time = 00:00:13, memory = 3352.05 (MB), peak = 6029.43 (MB)
[12/01 22:09:13  10527s] #start 5th optimization iteration ...
[12/01 22:09:29  10636s] #   number of violations = 556
[12/01 22:09:29  10636s] #
[12/01 22:09:29  10636s] #    By Layer and Type :
[12/01 22:09:29  10636s] #	         MetSpc    Short      Mar   Totals
[12/01 22:09:29  10636s] #	METAL1        0        0        0        0
[12/01 22:09:29  10636s] #	METAL2        8       11        0       19
[12/01 22:09:29  10636s] #	METAL3       23       95        0      118
[12/01 22:09:29  10636s] #	METAL4       47      256       27      330
[12/01 22:09:29  10636s] #	METAL5       14       75        0       89
[12/01 22:09:29  10636s] #	Totals       92      437       27      556
[12/01 22:09:29  10636s] #cpu time = 00:01:49, elapsed time = 00:00:16, memory = 3350.73 (MB), peak = 6029.43 (MB)
[12/01 22:09:29  10636s] #start 6th optimization iteration ...
[12/01 22:09:57  10742s] #   number of violations = 510
[12/01 22:09:57  10742s] #
[12/01 22:09:57  10742s] #    By Layer and Type :
[12/01 22:09:57  10742s] #	         MetSpc    Short   CShort      Mar   Totals
[12/01 22:09:57  10742s] #	METAL1        0        0        0        0        0
[12/01 22:09:57  10742s] #	METAL2        3        8        0        0       11
[12/01 22:09:57  10742s] #	METAL3       27       70        0        0       97
[12/01 22:09:57  10742s] #	METAL4       37      248        1       26      312
[12/01 22:09:57  10742s] #	METAL5       17       73        0        0       90
[12/01 22:09:57  10742s] #	Totals       84      399        1       26      510
[12/01 22:09:57  10742s] #cpu time = 00:01:46, elapsed time = 00:00:28, memory = 3354.54 (MB), peak = 6029.43 (MB)
[12/01 22:09:57  10742s] #start 7th optimization iteration ...
