virtual architectur noc base reconfigur system chun hsian kwuan wei chih cheng fang pao ann comput scienc engin nation taitung univers taiwan comput scienc engin nation chung cheng univers taiwan email huangch introduct enhanc capac parallel process network chip noc gradual adopt system chip soc design convent bus archi tectur support partial reconfigur technolog partial reconfigur region prrs fpga devic configur core general purpos processor gpp hardwar acceler result process element pes dynami calli reconfigur demand noc base reconfigur system partial reconfigur technolog enhanc system flexibl meet applic requir resourc util hardwar logic restrict limit noc base infrastructur softwar applic task map block applic task previous applic finish fact access applic time lead wast comput resourc solv issu propos virtual architectur noc base reconfigur system tivat work develop servic orient archi tectur includ partial reconfigur region ser vice prraa process element servic peaa softwar applic requir softwar applic pes creat jun ieee sie chip network channel virtual share supervis oct journal vlsi integr chip network switch packet overhead area low infrastructur herm mar chip network reconfigur environ applic adapt base learn refer manag intellig provid mechan manag adapt integr will method learn machin task softwar support virtual level extend will phase applic develop focus programm softwar manag global manag applic softwar abstract process adapt hardwar enhanc perform system resourc system util design propos applic softwar peaa prraa support design virtual base noc propos work work futur conclus design noc convent requir time process acceler vnoc experiment time applic map task applic map task applic noc convent task applic interleav task applic block longer mechan virtual support improv perform increas task applic number observ figur task applic number support virtual function rsa gcd function rsa function gcd vnoc design propos noc herm appli task applic number improv perform evalu accept small 