set ::env(PROJECT_NAME) ethmac
set ::env(DESIGN_TOP) eth_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/ethmac/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/ethmac/rtl/eth_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
