<div class="table-wrap"><table data-table-width="786" data-layout="center" data-local-id="cdc9453c-9b58-4939-a314-502e55bbc6f8" class="confluenceTable"><colgroup><col style="width: 109.0px;"/><col style="width: 103.0px;"/><col style="width: 162.0px;"/><col style="width: 107.0px;"/><col style="width: 305.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Synthesis flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest, #F4F5F7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/tenstorrent/tens_Ncore_3.7.0_rtl121324_6nm/block_metrics.html" rel="nofollow">12-13-2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_tens.tcl</p></td><td class="confluenceTd"><p>RTLA (6nm)</p></td><td class="confluenceTd"><p>12/16/2024:  First run with 1.8G clock speed in 6nm node. Violations are high as expected. </p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/tenstorrent/tens_Ncore_3.7.0_rtl121324/top_metrics.html" rel="nofollow">12-13-2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_tens.tcl</p></td><td class="confluenceTd"><p>RTLA (5nm)</p></td><td class="confluenceTd"><p>12/30/2024: Run with 1.5G in 5nm node. Blocks results with <strong>0% ULVT</strong> and No MBit cells. Significant improvement compared to last 3.6 rel run.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/tenstorrent/tens_Ncore_3.7.0_RC6_rtl030125/top_metrics.html" rel="nofollow">03-01-2025</a></p></td><td class="confluenceTd"><p>3.7.0 RC6</p></td><td class="confluenceTd"><p>hw_config_tens.tcl</p></td><td class="confluenceTd"><p>RTLA (5nm)</p></td><td class="confluenceTd"><p>03/07/2025: Blocks results with 1.5 G freq, <strong>0% ULVT</strong> and No MBit cells. IOAIU degraded further compared to last run.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="http://webfile.arteris.com/reports/tenstorrent/tens_Ncore_3.7.0_rtl121324_5nm_typ/top_metrics.html" rel="nofollow">12-13-2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_tens.tcl</p></td><td class="confluenceTd"><p>RTLA (5nm Typ Corner)</p></td><td class="confluenceTd"><p>03/13/2025:  Experimental run with 1.8G in 5nm with Typical corner. Blocks results with <strong>0% ULVT</strong> and No MBit cells. Timing is clean in Typ corner without ULVTs.</p></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p>Summary</p><p>12/16/2024</p><ul><li><p>This run is with 6nm tech node. Motivation is that customer is using 6nm and claimed that it meets 2.0G in 6nm Typical PVT. </p></li><li><p>In this run, timing is pretty bad as expected since 6nm libraries that we have is much slower than 5nm. Not sure what kind of libraries customer has.</p></li></ul><p>12/30/2024</p><ul><li><p>This run is with 5nm tech node with 1.5G clock speed. </p></li></ul><p>03/13/2025</p><ul><li><p>Experimental run to check timing in Typical corner. Run is done in 5nm Typical (0.85v 85c) using 1.8G. </p></li><li><p>I think customer can meet 2.0G in Typical corner with ULVT. </p></li><li><p>Customer is using “func_typ_tt_0p95v_85c_typical” corner. </p></li><li><p>It is observed that timing scaling from corner “<strong>ssgnp_0p675v_m40c_cworst_CCworst_T</strong>” to “<strong>ttt_0p85v_85c_typical.typical</strong>” is ~600Mhz increased performance. </p></li></ul>