Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Tue Mar 16 23:32:09 2021
| Host         : andrew-debian running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file MNIST_Solver_control_sets_placed.rpt
| Design       : MNIST_Solver
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   136 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      5 |           10 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             260 |           97 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             432 |          109 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+---------------------------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal           |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------+------------------------------------+---------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                    |                                       |                4 |              4 |
|  clock_IBUF_BUFG | DUT/move_window_counter[3]_i_1_n_0 | DUT/conv_channels_gen[0].kernel/SR[0] |                1 |              4 |
|  clock_IBUF_BUFG | DUT/read_enable                    | DUT/cell_col_offset[4]_i_1_n_0        |                2 |              5 |
|  clock_IBUF_BUFG | MP/out_row[4]_i_1_n_0              | MP/out_col[4]_i_1_n_0                 |                2 |              5 |
|  clock_IBUF_BUFG | MP/out_col[4]_i_2_n_0              | MP/out_col[4]_i_1_n_0                 |                1 |              5 |
|  clock_IBUF_BUFG | MP/in_row_offset                   | MP/in_col_offset                      |                1 |              5 |
|  clock_IBUF_BUFG | MP/in_row_major                    | MP/in_col_major                       |                1 |              5 |
|  clock_IBUF_BUFG | MP/in_col_offset[4]_i_2_n_0        | MP/in_col_offset                      |                2 |              5 |
|  clock_IBUF_BUFG | MP/in_col_major[4]_i_2_n_0         | MP/in_col_major                       |                2 |              5 |
|  clock_IBUF_BUFG | DUT/sel                            | DUT/clear                             |                2 |              5 |
|  clock_IBUF_BUFG | DUT/c1_obuf_w_en                   | DUT/clear                             |                2 |              5 |
|  clock_IBUF_BUFG | DUT/cell_row_offset[4]_i_1_n_0     | DUT/cell_col_offset[4]_i_1_n_0        |                1 |              5 |
|  clock_IBUF_BUFG | DUT/kernel_in[2][0][17]_i_2_n_0    | DUT/kernel_in[2][0][17]_i_1_n_0       |                3 |             18 |
|  clock_IBUF_BUFG | MP/max[4][17]_i_1_n_0              | MP/max[5][17]_i_1_n_0                 |                6 |             18 |
|  clock_IBUF_BUFG | MP/max[3][17]_i_1_n_0              | MP/max[5][17]_i_1_n_0                 |                3 |             18 |
|  clock_IBUF_BUFG | MP/max[2][17]_i_1_n_0              | MP/max[5][17]_i_1_n_0                 |                4 |             18 |
|  clock_IBUF_BUFG | MP/max[1][17]_i_1_n_0              | MP/max[5][17]_i_1_n_0                 |                4 |             18 |
|  clock_IBUF_BUFG | MP/max[0][17]_i_1_n_0              | MP/max[5][17]_i_1_n_0                 |                4 |             18 |
|  clock_IBUF_BUFG | MP/max                             | MP/max[5][17]_i_1_n_0                 |                4 |             18 |
|  clock_IBUF_BUFG | DUT/kernel_in0_in                  | DUT/kernel_in                         |                5 |             18 |
|  clock_IBUF_BUFG | DUT/kernel_in[0][0][17]_i_2_n_0    | DUT/kernel_in[0][0][17]_i_1_n_0       |                4 |             18 |
|  clock_IBUF_BUFG | DUT/kernel_in[0][1][17]_i_2_n_0    | DUT/kernel_in[0][1][17]_i_1_n_0       |                6 |             18 |
|  clock_IBUF_BUFG | DUT/kernel_in[0][2][17]_i_2_n_0    | DUT/kernel_in[0][2][17]_i_1_n_0       |                5 |             18 |
|  clock_IBUF_BUFG | DUT/kernel_in[1][0][17]_i_2_n_0    | DUT/kernel_in[1][0][17]_i_1_n_0       |                6 |             18 |
|  clock_IBUF_BUFG | DUT/kernel_in[1][1][17]_i_2_n_0    | DUT/kernel_in[1][1][17]_i_1_n_0       |                5 |             18 |
|  clock_IBUF_BUFG | DUT/kernel_in[2][1][17]_i_2_n_0    | DUT/kernel_in[2][1][17]_i_1_n_0       |                3 |             18 |
|  clock_IBUF_BUFG | DUT/kernel_in[1][2][17]_i_2_n_0    | DUT/kernel_in[1][2][17]_i_1_n_0       |                3 |             18 |
|  clock_IBUF_BUFG | MP/out_data                        | MP/out_data[5][17]_i_1_n_0            |               27 |            108 |
|  clock_IBUF_BUFG |                                    | DUT/conv_channels_gen[0].kernel/SR[0] |               97 |            260 |
+------------------+------------------------------------+---------------------------------------+------------------+----------------+


