# FPGA Trading Systems Portfolio - Technical Summary

**Engineer:**  Adilson Dias
**Repository:** [fpga-trading-systems](https://github.com/adilsondias-engineer/fpga-trading-systems)
**Hardware:** Xilinx Arty A7-100T (Artix-7 FPGA)

---

## Executive Summary

**Complete full-stack FPGA trading system** from hardware acceleration to multi-platform applications. Implements wire-to-application processing with sub-5Î¼s FPGA latency + multi-protocol distribution (TCP/MQTT/Kafka) to desktop, mobile, and IoT clients.

**Unique Value Proposition:** 20+ years C++ systems engineering + 5 years active futures trading (S&P 500, Nasdaq) + FPGA hardware acceleration + full-stack application development (C++, Java, .NET, IoT).

**Development Achievement:** 14 complete projects, 300+ hours of development, demonstrating end-to-end trading infrastructure with ongoing performance optimization and testing.

---

## Core Achievements

### 1. Complete Market Data Pipeline (Projects 6-8)

**End-to-End Latency:** < 5 Î¼s (Ethernet PHY â†’ Best Bid/Offer output)

```
Ethernet â†’ UDP/IP Parser â†’ ITCH 5.0 Decoder â†’ Order Book â†’ BBO Tracker â†’ Output
 25 MHz      100 MHz          100 MHz          100 MHz       100 MHz     115200 baud
         â””â”€â”€ Gray Code CDC â”€â”€â”˜
```

**Components:**
- **UDP/IP Network Stack:** MII physical layer, MAC/IP/UDP parsing, 100% reliability (1000+ packet stress test)
- **ITCH 5.0 Protocol Parser:** 9 message types, symbol filtering, big-endian field extraction
- **Hardware Order Book:** 1024 orders, 256 price levels, sub-microsecond BBO tracking

### 2. Performance Metrics

| Component | Latency | Validation |
|-----------|---------|------------|
| UDP/IP Parser | < 2 Î¼s | 1000+ packet stress test |
| ITCH Decoder | < 1 Î¼s | Multi-symbol filtering |
| Order Processing | 120-170 ns | Full lifecycle (A/E/X/D/U) |
| BBO Update | 2.6 Î¼s | Real-time price level scan |
| **Total Pipeline** | **< 5 Î¼s** | **Hardware-verified** |

**Comparison:**
- Software (OS network stack): 10-100+ Î¼s, non-deterministic
- This FPGA implementation: < 5 Î¼s, deterministic

### 3. Test Data & Validation

**Real-World Market Data:**
- **Source:** `12302019.NASDAQ_ITCH50` (December 30, 2019 trading day)
- **Total Dataset:** ~250 million ITCH 5.0 messages (8 GB binary file)
- **MySQL Database:** 50 million records imported (first 3 hours of trading)
- **Test Dataset:** 80,000 messages (10,000 per symbol)
- **Symbols:** AAPL, TSLA, SPY, QQQ, GOOGL, MSFT, AMZN, NVDA
- **Message Mix:** 98.2% Add Orders (A), 1.8% Trades (P)
- **Test Rate:** 600+ messages/second sustained

**Validation Results:**
- Order book construction and maintenance accuracy verified
- BBO calculation correctness confirmed against reference data
- Multi-symbol tracking (8 symbols simultaneously) validated
- Symbol filtering and price level aggregation tested
- All performance metrics based on real trading day workload

**Detailed Information:** See [database.md](database.md) for extraction process, message distribution, historical context, and data quality validation.

### 4. Production Techniques Demonstrated

**Clock Domain Crossing:**
- Gray code FIFO synchronization (25 MHz â†’ 100 MHz)
- 2-FF synchronizer chains for single-bit signals
- Valid-gated multi-bit bus capture
- XDC constraints (ASYNC_REG, set_false_path)

**Memory Architecture:**
- BRAM inference using Xilinx templates (Simple Dual-Port, Read-First Single-Port)
- 1024 Ã— 130-bit order storage (4 BRAM36 blocks)
- 256 Ã— 82-bit price level table (1 BRAM36 block)
- Read-modify-write pipeline handling (2-cycle latency)

**State Machine Design:**
- Multi-stage FSMs with deterministic latency
- Pipeline balancing for timing closure
- Error recovery and edge case handling

**Debug Methodology:**
- Strategic UART instrumentation (state visibility, performance counters)
- Systematic root cause analysis
- Architectural refactoring based on performance data (event-driven â†’ real-time rewrite resolved 99% failure rate)

---

## Technical Skills Matrix

### HDL & FPGA Architecture
- âœ… VHDL design (complex state machines, memory systems, protocol parsers)
- âœ… BRAM inference and optimization
- âœ… Multi-stage FSM pipelines
- âœ… Timing closure and critical path optimization

### Network & Protocol Processing
- âœ… Ethernet/MII physical layer
- âœ… UDP/IP stack implementation
- âœ… NASDAQ ITCH 5.0 protocol (9 message types)
- âœ… Binary protocol parsing (big-endian, checksums)

### Clock Domain Crossing & Timing
- âœ… Gray code FIFO synchronizers
- âœ… Metastability protection
- âœ… XDC constraint management
- âœ… Multi-clock domain systems (25 MHz PHY, 100 MHz processing)

### Verification & Debug
- âœ… Self-checking VHDL testbenches
- âœ… Python/Scapy automated testing (1000+ packet stress tests)
- âœ… Hardware validation on real FPGA
- âœ… Systematic troubleshooting methodology

### Trading Domain Knowledge
- âœ… Order book mechanics (bid/ask levels, price-time priority)
- âœ… Market data formats (ITCH 5.0 order lifecycle)
- âœ… Latency requirements (HFT microsecond sensitivity)
- âœ… Symbol filtering and message routing

### Systems & Application Development
- âœ… C++ multi-threaded architecture (Boost.Asio async I/O)
- âœ… Protocol integration (TCP, MQTT, Kafka)
- âœ… Mobile development (.NET MAUI, MVVM pattern)
- âœ… Desktop applications (Java, JavaFX)
- âœ… IoT/Embedded (ESP32, Arduino)
- âœ… Cross-platform development challenges

### Protocol Expertise
- âœ… TCP socket programming (JSON streaming, newline delimiters)
- âœ… MQTT (QoS levels, v3.1.1 vs v5.0, broker architecture)
- âœ… Kafka (producers, topics, partitions - reserved for analytics)
- âœ… Protocol selection trade-offs (latency, reliability, power consumption)

---

## Project Highlights

### Project 06: UDP/IP Network Stack
**Problem Solved:** Reliable Ethernet packet parsing at wire speed
**Key Innovation:** Real-time byte-by-byte architecture eliminated CDC race conditions (1% â†’ 100% success rate)
**Validation:** 1000+ packet stress test, comprehensive timing constraints

### Project 07: NASDAQ ITCH 5.0 Parser
**Problem Solved:** Hardware market data decoder with symbol filtering
**Architecture:** Async FIFO with gray code CDC, 9 message types
**Performance:** Deterministic parsing, configurable symbol filtering (AAPL, TSLA, SPY, QQQ, etc.)

### Project 08: Hardware Order Book
**Problem Solved:** Sub-microsecond order book with real-time BBO tracking
**Architecture:** BRAM-based storage (1024 orders, 256 levels), FSM scanner
**Achievement:** 120-170 ns order processing, 2.6 Î¼s BBO update, production-grade BRAM inference
**Debug Case Study:** Systematic BRAM inference troubleshooting (LUTRAM â†’ BRAM template refactoring)

### Project 13: UDP BBO Transmitter (MII TX)
**Problem Solved:** Real-time BBO distribution via UDP (low-latency alternative to UART)
**Architecture:** BBO UDP formatter + SystemVerilog/VHDL mixed-language integration
**Achievement:** Sub-microsecond UDP transmission, frees UART for debug, production trading system pattern
**Key Innovation:** eth_udp_send_wrapper.sv flattens SystemVerilog interfaces for VHDL instantiation
**Technologies:** VHDL + SystemVerilog, XDC timing constraints for generated clocks, pipelined state machine
**Performance:** < 5 Î¼s wire-to-UDP latency, 256-byte binary packets, big-endian fixed-point format

### Project 09: C++ Order Gateway (UART-based Multi-Protocol Distribution)
**Problem Solved:** Bridge FPGA to diverse application types (desktop, mobile, IoT, analytics)
**Architecture:** Multi-threaded gateway with UART reader, BBO parser (hexâ†’decimal), three protocol publishers
**Key Innovation:** Single gateway publishes simultaneously to TCP, MQTT, and Kafkaâ€”matching protocol to client requirements
**Technologies:** C++17, Boost.Asio, libmosquitto (MQTT), librdkafka, nlohmann/json
**Performance:** 10.67 Î¼s avg parse latency, 6.32 Î¼s P50 (UART â†’ protocol)
**Status:** Functional, performance testing in progress

### Project 10: ESP32 IoT Live Ticker (Physical Display)
**Problem Solved:** Trading floor ticker display with real-time BBO updates
**Hardware:** ESP32-WROOM + 1.8" TFT LCD (ST7735), WiFi-enabled
**Protocol:** MQTT v3.1.1 (lightweight, low power, handles unreliable WiFi)
**Design Decision:** Arduino IDE chosen over ESP-IDF (simpler for demonstration, focuses on MQTT protocol usage)
**Achievement:** Real-time 8-symbol ticker with color-coded bid/ask/spread display

### Project 11: .NET MAUI Mobile App (Cross-Platform)
**Problem Solved:** Mobile BBO terminal for Android/iOS/Windows
**Architecture:** MVVM pattern with CommunityToolkit.Mvvm, MQTT client
**Protocol Choice:** MQTT (not Kafka) due to Android compatibility, network resilience, battery efficiency
**Key Challenge:** MQTTnet 5.x breaking changes (.NET 8 â†’ .NET 10 upgrade), MQTT v3.1.1 compatibility with ESP32
**Technologies:** .NET 10 MAUI, MQTTnet 5.x, System.Text.Json

### Project 12: Java Desktop Trading Terminal
**Problem Solved:** High-performance desktop application for live BBO monitoring with charts
**Architecture:** JavaFX GUI, TCP client (localhost), real-time charting
**Protocol Choice:** TCP (not MQTT/Kafka) for lowest latency on localhost (< 10ms)
**Technologies:** Java 21, JavaFX, Gson, Maven
**Features:** Live BBO table, spread charts, multi-symbol tracking

### Project 14: C++ Order Gateway (UDP-based High-Performance)
**Problem Solved:** Replace UART bottleneck with UDP for sub-microsecond FPGA-to-gateway latency
**Architecture:** UDP listener (Boost.Asio), binary BBO parser, multi-protocol publisher (TCP/MQTT/Kafka)
**Key Innovation:** Real-time scheduling (SCHED_FIFO) + CPU isolation experiments reveal CFS scheduler superiority
**Performance:** 2.09 Î¼s avg parse latency, 1.04 Î¼s P50 (5.1x faster than UART Project 09)
**RT Optimization Results:**
  - **Optimal:** Multi-core isolation (taskset -c 2-5): 0.51 Î¼s avg, 0.16 Î¼s P50
  - **RT Scheduling:** SCHED_FIFO with CPU pinning: 0.64-0.93 Î¼s avg (variable performance)
  - **Finding:** CFS with 4 isolated cores outperforms rigid RT pinning at ~400 msg/sec workload
**Technologies:** C++17, Boost.Asio, pthread (RT scheduling), libmosquitto, librdkafka
**CPU Isolation:** GRUB parameters (isolcpus, nohz_full, rcu_nocbs) for cores 2-5 on AMD Ryzen AI 9 365
**Status:** Functional, performance optimization in progress

---

## Complete System Architecture

![System Architecture](images/system_architecture.png)

**Protocol Selection Strategy:**

| Use Case | Protocol | Why |
|----------|----------|-----|
| Java Desktop | TCP | Lowest latency (< 10ms localhost), simple, no broker overhead |
| ESP32 IoT | MQTT | Lightweight, low power, WiFi resilience, native ESP32 support |
| Mobile App | MQTT | Cross-platform, handles network switching, no native dependencies |
| Future Analytics | Kafka | Data persistence, historical replay, analytics pipelines |

**Gateway Evolution:**
- **Project 09 (UART):** Initial implementation, 10.67 Î¼s avg latency, hex parsing overhead
- **Project 14 (UDP):** High-performance evolution, 2.09 Î¼s avg latency (5.1x faster), binary protocol

**Key Architectural Lesson:** Match protocol to client requirementsâ€”don't force one protocol for everything. Gateway pattern enables protocol diversity without coupling FPGA to applications. UDP vs UART demonstrates importance of interface choice for low-latency systems.

---

## Design Decisions & Trade-offs

### BRAM Template Compliance
**Challenge:** Initial design inferred LUTRAM (distributed RAM) instead of Block RAM
**Solution:** Refactored to exact Xilinx templates (Simple Dual-Port, Read-First Single-Port)
**Result:** Proper BRAM inference, resource savings, timing improvement
**Lesson:** Synthesis tools pattern-match; template compliance is mandatory

### Event-Driven vs Real-Time Architecture
**Challenge:** Event-driven UDP parser had 99% failure rate due to CDC races
**Decision:** Complete rewrite to position-based (byte_index) real-time architecture
**Result:** 1% â†’ 100% success rate, deterministic latency
**Lesson:** Architectural decisions matter more than incremental fixes

### Debug Infrastructure Investment
**Trade-off:** ~500 LUTs for UART debug formatter
**Benefit:** 10x faster debug cycles, systematic root cause identification
**ROI:** BRAM issue diagnosed in 2 build cycles (vs 10+ without visibility)

---

## Resource Utilization (Artix-7 XC7A100T)

| Resource | Used | Available | Utilization |
|----------|------|-----------|-------------|
| Slice LUTs | ~10,000 | 63,400 | ~16% |
| Slice Registers | ~8,000 | 126,800 | ~6% |
| BRAM Tiles | 6-8 | 135 | ~5% |
| DSP Slices | 0 | 240 | 0% |

**BRAM Breakdown:**
- Order storage: 4 BRAM36 blocks
- Price level table: 1 BRAM36 block
- Async FIFO (CDC): 1-2 BRAM36 blocks

**Timing:** All designs meet timing (WNS > 0 ns) at 100 MHz processing clock

---

## Development Process

**Workflow:**
- Vivado synthesis/implementation/bitstream generation
- XDC constraint management (timing, pin assignments)
- VHDL testbench simulation
- Hardware validation on Arty A7-100T
- Python/Scapy automated testing
- Git version control with build tracking

**Testing Methodology:**
- Self-checking testbenches with assertions
- 1000+ packet stress tests
- Real-world Ethernet traffic validation
- Performance characterization (latency, throughput)

**Debug Approach:**
- Strategic UART instrumentation
- Waveform analysis (Vivado simulator)
- Systematic root cause analysis
- Performance-driven architectural decisions

---

## Why This Portfolio for Trading Roles?

**Complete Trading System (Not Just FPGA):**
- End-to-end pipeline: FPGA hardware â†’ C++ gateway â†’ Multi-platform applications
- Comprehensive: All 14 projects complete, documented, tested, and integrated
- Real-world architecture: Multi-protocol distribution (TCP/MQTT/Kafka) matching protocol to use case
- Performance evolution: UART gateway â†’ UDP gateway (5.1x latency improvement)

**Technical Depth:**
- **FPGA:** Production patterns (CDC, BRAM inference, timing closure), systematic debug methodology
- **Systems Programming:** C++ multi-threaded gateway (Boost.Asio, async I/O)
- **Mobile Development:** Cross-platform .NET MAUI with MQTT
- **Desktop Applications:** JavaFX real-time terminal
- **IoT/Embedded:** ESP32 physical ticker display
- Performance metrics: actual latency numbers, stress test validation

**Domain Expertise:**
- Active trader background (5 years S&P 500, Nasdaq futures)
- Understands order books, market data, latency requirements, protocol selection trade-offs
- Speaks hardware, software, trading, and infrastructure languages

**Problem-Solving Demonstrated:**
- **FPGA:** CDC races (99% failure â†’ 100% success), BRAM inference, timing violations
- **Application:** MQTT v3.1.1 vs v5.0 compatibility, MQTTnet 5.x breaking changes, thread confinement
- **Architecture:** Gateway pattern for protocol diversity, documented trade-offs
- Systematic debugging methodology applied across all layers

**Full-Stack Capability:**
- Complete vertical integration: Ethernet PHY â†’ FPGA â†’ Gateway â†’ Desktop/Mobile/IoT
- Multiple languages: VHDL, C++17, Java 21, C# (.NET 10), Arduino (C++)
- Multiple platforms: FPGA, Windows, Linux, Android, iOS, ESP32
- Ready for any trading technology role (FPGA, systems, infrastructure, application)

---

## Repository Structure

```
fpga-trading-systems/
â”œâ”€â”€ README.md                          # Portfolio overview
â”œâ”€â”€ PORTFOLIO_SUMMARY.md               # This document
â”œâ”€â”€ SYSTEM_ARCHITECTURE.md             # Complete system architecture documentation
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ system_architecture.png        # Visual architecture diagram
â”‚   â”œâ”€â”€ lessons-learned.md             # Technical lessons from all 12 projects
â”‚   â””â”€â”€ *.png                          # Screenshots (ESP32, mobile, desktop apps)
â”œâ”€â”€ 01-rotary-encoder/                 # Foundation: Quadrature decoding
â”œâ”€â”€ 02-button-debouncer/               # Foundation: Metastability protection
â”œâ”€â”€ 03-fifo/                           # Foundation: Flow control, buffering
â”œâ”€â”€ 04-rotary-encoder-buzzer/          # Foundation: Timing control
â”œâ”€â”€ 05-uart-transceiver/               # Foundation: Serial protocols
â”œâ”€â”€ 06-mii-ethernet-udp/               # Core: Network stack (MII/MAC/IP/UDP)
â”œâ”€â”€ 07-itch-parser/                    # Core: NASDAQ ITCH 5.0 decoder
â”œâ”€â”€ 08-order-book/                     # Core: Hardware order book + BBO
â”œâ”€â”€ 13-udp-trasmitter-mii/             # Core: UDP BBO transmitter (MII TX)
â”œâ”€â”€ 09-order-gateway-cpp/              # Application: C++ multi-protocol gateway
â”œâ”€â”€ 10-esp32-ticker/                   # Application: ESP32 IoT display (Arduino)
â”œâ”€â”€ 11-mobile-app/                     # Application: .NET MAUI (Android/iOS)
â”œâ”€â”€ 12-java-desktop-trading-terminal/  # Application: Java desktop terminal
â””â”€â”€ build.cmd                          # Universal build automation (Windows)
```

**Key Documentation:**
- Each project: Complete README with architecture, performance, testing
- Main README: Portfolio overview, skills matrix, project summaries
- Source code: Production-style VHDL with comments explaining decisions

---

## Contact & Links

**GitHub:** [https://github.com/adilsondias-engineer/fpga-trading-systems](https://github.com/adilsondias-engineer/fpga-trading-systems)
**LinkedIn:** [https://www.linkedin.com/in/adilsondias](https://www.linkedin.com/in/adilsondias/)

**Portfolio Highlights to Review:**

**FPGA Hardware Layer:**
1. UDP/IP Stack: [06-udp-parser-mii-v5/README.md](../06-udp-parser-mii-v5/README.md) - Production CDC, 100% reliability
2. ITCH Parser: [07-itch-parser/README.md](../07-itch-parser/README.md) - Async FIFO, gray code synchronization
3. Order Book: [08-order-book/README.md](../08-order-book/README.md) - BRAM inference, sub-Î¼s latency
4. UDP TX: [13-udp-trasmitter-mii/README.md](../13-udp-trasmitter-mii/README.md) - SystemVerilog/VHDL integration, timing closure

**Application Layer:**
5. C++ Gateway (UART): [09-order-gateway-cpp/README.md](../09-order-gateway-cpp/README.md) - Multi-protocol distribution (10.67 Î¼s)
6. C++ Gateway (UDP): [14-order-gateway-cpp/README.md](../14-order-gateway-cpp/README.md) - High-performance evolution (2.09 Î¼s)
7. ESP32 IoT: [10-esp32-ticker/README.md](../10-esp32-ticker/README.md) - Arduino + MQTT physical display
8. Mobile App: [11-mobile-app/README.md](../11-mobile-app/README.md) - .NET MAUI cross-platform
9. Java Desktop: [12-java-desktop-trading-terminal/README.md](../12-java-desktop-trading-terminal/README.md) - JavaFX terminal

**Architecture & Lessons:**
10. System Architecture: [SYSTEM_ARCHITECTURE.md](SYSTEM_ARCHITECTURE.md) - Complete system design
11. Lessons Learned: [lessons-learned.md](lessons-learned.md) - Technical insights from all 14 projects
12. Visual Diagram: [images/system_architecture.png](images/system_architecture.png) - End-to-end architecture

---

**Project Status:** ðŸ”§ **FUNCTIONAL** - All 14 projects implemented and tested, performance optimization ongoing (November 2025)
**Development Time:** 300+ hours
**System Status:** Fully integrated and operational with "live" NASDAQ ITCH feed (Historic data file simulating live feed)

---

**Last Updated:** November 2025
**Status:** Production-ready, hardware-verified on Xilinx Arty A7-100T
