#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun  7 23:16:04 2022
# Process ID: 76768
# Current directory: C:/Users/User/Desktop/Vivado/Lab3.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent100584 C:\Users\User\Desktop\Vivado\Lab3.1\Lab3.1.xpr
# Log file: C:/Users/User/Desktop/Vivado/Lab3.1/vivado.log
# Journal file: C:/Users/User/Desktop/Vivado/Lab3.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Desktop/Vivado/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 840.172 ; gain = 120.199
update_compile_order -fileset sources_1synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RCA_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 943.406 ; gain = 96.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RCA_4' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/RCA_4.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/RCA_4.vhd:63]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/RCA_4.vhd:70]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/RCA_4.vhd:77]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/RCA_4.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (3#1) [C:/Users/User/Desktop/Vivado/Lab3.1/Lab3.1.srcs/sources_1/new/RCA_4.vhd:51]
WARNING: [Synth 8-3331] design RCA_4 has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 975.496 ; gain = 128.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 975.496 ; gain = 128.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 975.496 ; gain = 128.434
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1300.719 ; gain = 453.656
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1300.719 ; gain = 453.656
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  7 23:17:10 2022...
