
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ifstat_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402038 <.init>:
  402038:	stp	x29, x30, [sp, #-16]!
  40203c:	mov	x29, sp
  402040:	bl	402760 <ferror@plt+0x60>
  402044:	ldp	x29, x30, [sp], #16
  402048:	ret

Disassembly of section .plt:

0000000000402050 <memcpy@plt-0x20>:
  402050:	stp	x16, x30, [sp, #-16]!
  402054:	adrp	x16, 41f000 <ferror@plt+0x1c900>
  402058:	ldr	x17, [x16, #4088]
  40205c:	add	x16, x16, #0xff8
  402060:	br	x17
  402064:	nop
  402068:	nop
  40206c:	nop

0000000000402070 <memcpy@plt>:
  402070:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402074:	ldr	x17, [x16]
  402078:	add	x16, x16, #0x0
  40207c:	br	x17

0000000000402080 <recvmsg@plt>:
  402080:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402084:	ldr	x17, [x16, #8]
  402088:	add	x16, x16, #0x8
  40208c:	br	x17

0000000000402090 <strtoul@plt>:
  402090:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402094:	ldr	x17, [x16, #16]
  402098:	add	x16, x16, #0x10
  40209c:	br	x17

00000000004020a0 <strlen@plt>:
  4020a0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4020a4:	ldr	x17, [x16, #24]
  4020a8:	add	x16, x16, #0x18
  4020ac:	br	x17

00000000004020b0 <exit@plt>:
  4020b0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4020b4:	ldr	x17, [x16, #32]
  4020b8:	add	x16, x16, #0x20
  4020bc:	br	x17

00000000004020c0 <perror@plt>:
  4020c0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4020c4:	ldr	x17, [x16, #40]
  4020c8:	add	x16, x16, #0x28
  4020cc:	br	x17

00000000004020d0 <listen@plt>:
  4020d0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4020d4:	ldr	x17, [x16, #48]
  4020d8:	add	x16, x16, #0x30
  4020dc:	br	x17

00000000004020e0 <strtoll@plt>:
  4020e0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4020e4:	ldr	x17, [x16, #56]
  4020e8:	add	x16, x16, #0x38
  4020ec:	br	x17

00000000004020f0 <daemon@plt>:
  4020f0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4020f4:	ldr	x17, [x16, #64]
  4020f8:	add	x16, x16, #0x40
  4020fc:	br	x17

0000000000402100 <strtod@plt>:
  402100:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402104:	ldr	x17, [x16, #72]
  402108:	add	x16, x16, #0x48
  40210c:	br	x17

0000000000402110 <geteuid@plt>:
  402110:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402114:	ldr	x17, [x16, #80]
  402118:	add	x16, x16, #0x50
  40211c:	br	x17

0000000000402120 <sethostent@plt>:
  402120:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402124:	ldr	x17, [x16, #88]
  402128:	add	x16, x16, #0x58
  40212c:	br	x17

0000000000402130 <bind@plt>:
  402130:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402134:	ldr	x17, [x16, #96]
  402138:	add	x16, x16, #0x60
  40213c:	br	x17

0000000000402140 <ftell@plt>:
  402140:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402144:	ldr	x17, [x16, #104]
  402148:	add	x16, x16, #0x68
  40214c:	br	x17

0000000000402150 <sprintf@plt>:
  402150:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402154:	ldr	x17, [x16, #112]
  402158:	add	x16, x16, #0x70
  40215c:	br	x17

0000000000402160 <getuid@plt>:
  402160:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402164:	ldr	x17, [x16, #120]
  402168:	add	x16, x16, #0x78
  40216c:	br	x17

0000000000402170 <putc@plt>:
  402170:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402174:	ldr	x17, [x16, #128]
  402178:	add	x16, x16, #0x80
  40217c:	br	x17

0000000000402180 <strftime@plt>:
  402180:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402184:	ldr	x17, [x16, #136]
  402188:	add	x16, x16, #0x88
  40218c:	br	x17

0000000000402190 <fputc@plt>:
  402190:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402194:	ldr	x17, [x16, #144]
  402198:	add	x16, x16, #0x90
  40219c:	br	x17

00000000004021a0 <fork@plt>:
  4021a0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4021a4:	ldr	x17, [x16, #152]
  4021a8:	add	x16, x16, #0x98
  4021ac:	br	x17

00000000004021b0 <snprintf@plt>:
  4021b0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4021b4:	ldr	x17, [x16, #160]
  4021b8:	add	x16, x16, #0xa0
  4021bc:	br	x17

00000000004021c0 <fileno@plt>:
  4021c0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4021c4:	ldr	x17, [x16, #168]
  4021c8:	add	x16, x16, #0xa8
  4021cc:	br	x17

00000000004021d0 <localtime@plt>:
  4021d0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4021d4:	ldr	x17, [x16, #176]
  4021d8:	add	x16, x16, #0xb0
  4021dc:	br	x17

00000000004021e0 <signal@plt>:
  4021e0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4021e4:	ldr	x17, [x16, #184]
  4021e8:	add	x16, x16, #0xb8
  4021ec:	br	x17

00000000004021f0 <ftruncate64@plt>:
  4021f0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4021f4:	ldr	x17, [x16, #192]
  4021f8:	add	x16, x16, #0xc0
  4021fc:	br	x17

0000000000402200 <fclose@plt>:
  402200:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402204:	ldr	x17, [x16, #200]
  402208:	add	x16, x16, #0xc8
  40220c:	br	x17

0000000000402210 <getpid@plt>:
  402210:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402214:	ldr	x17, [x16, #208]
  402218:	add	x16, x16, #0xd0
  40221c:	br	x17

0000000000402220 <time@plt>:
  402220:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402224:	ldr	x17, [x16, #216]
  402228:	add	x16, x16, #0xd8
  40222c:	br	x17

0000000000402230 <malloc@plt>:
  402230:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402234:	ldr	x17, [x16, #224]
  402238:	add	x16, x16, #0xe0
  40223c:	br	x17

0000000000402240 <setsockopt@plt>:
  402240:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402244:	ldr	x17, [x16, #232]
  402248:	add	x16, x16, #0xe8
  40224c:	br	x17

0000000000402250 <poll@plt>:
  402250:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402254:	ldr	x17, [x16, #240]
  402258:	add	x16, x16, #0xf0
  40225c:	br	x17

0000000000402260 <__isoc99_fscanf@plt>:
  402260:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402264:	ldr	x17, [x16, #248]
  402268:	add	x16, x16, #0xf8
  40226c:	br	x17

0000000000402270 <strncmp@plt>:
  402270:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402274:	ldr	x17, [x16, #256]
  402278:	add	x16, x16, #0x100
  40227c:	br	x17

0000000000402280 <__libc_start_main@plt>:
  402280:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402284:	ldr	x17, [x16, #264]
  402288:	add	x16, x16, #0x108
  40228c:	br	x17

0000000000402290 <strcat@plt>:
  402290:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402294:	ldr	x17, [x16, #272]
  402298:	add	x16, x16, #0x110
  40229c:	br	x17

00000000004022a0 <flock@plt>:
  4022a0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4022a4:	ldr	x17, [x16, #280]
  4022a8:	add	x16, x16, #0x118
  4022ac:	br	x17

00000000004022b0 <if_indextoname@plt>:
  4022b0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4022b4:	ldr	x17, [x16, #288]
  4022b8:	add	x16, x16, #0x120
  4022bc:	br	x17

00000000004022c0 <memset@plt>:
  4022c0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4022c4:	ldr	x17, [x16, #296]
  4022c8:	add	x16, x16, #0x128
  4022cc:	br	x17

00000000004022d0 <fdopen@plt>:
  4022d0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4022d4:	ldr	x17, [x16, #304]
  4022d8:	add	x16, x16, #0x130
  4022dc:	br	x17

00000000004022e0 <gettimeofday@plt>:
  4022e0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4022e4:	ldr	x17, [x16, #312]
  4022e8:	add	x16, x16, #0x138
  4022ec:	br	x17

00000000004022f0 <accept@plt>:
  4022f0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4022f4:	ldr	x17, [x16, #320]
  4022f8:	add	x16, x16, #0x140
  4022fc:	br	x17

0000000000402300 <random@plt>:
  402300:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402304:	ldr	x17, [x16, #328]
  402308:	add	x16, x16, #0x148
  40230c:	br	x17

0000000000402310 <sendmsg@plt>:
  402310:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402314:	ldr	x17, [x16, #336]
  402318:	add	x16, x16, #0x150
  40231c:	br	x17

0000000000402320 <cap_get_flag@plt>:
  402320:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402324:	ldr	x17, [x16, #344]
  402328:	add	x16, x16, #0x158
  40232c:	br	x17

0000000000402330 <bcmp@plt>:
  402330:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402334:	ldr	x17, [x16, #352]
  402338:	add	x16, x16, #0x160
  40233c:	br	x17

0000000000402340 <strcasecmp@plt>:
  402340:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402344:	ldr	x17, [x16, #360]
  402348:	add	x16, x16, #0x168
  40234c:	br	x17

0000000000402350 <realloc@plt>:
  402350:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402354:	ldr	x17, [x16, #368]
  402358:	add	x16, x16, #0x170
  40235c:	br	x17

0000000000402360 <rewind@plt>:
  402360:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402364:	ldr	x17, [x16, #376]
  402368:	add	x16, x16, #0x178
  40236c:	br	x17

0000000000402370 <cap_set_proc@plt>:
  402370:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402374:	ldr	x17, [x16, #384]
  402378:	add	x16, x16, #0x180
  40237c:	br	x17

0000000000402380 <strdup@plt>:
  402380:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402384:	ldr	x17, [x16, #392]
  402388:	add	x16, x16, #0x188
  40238c:	br	x17

0000000000402390 <strerror@plt>:
  402390:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402394:	ldr	x17, [x16, #400]
  402398:	add	x16, x16, #0x190
  40239c:	br	x17

00000000004023a0 <close@plt>:
  4023a0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4023a4:	ldr	x17, [x16, #408]
  4023a8:	add	x16, x16, #0x198
  4023ac:	br	x17

00000000004023b0 <strrchr@plt>:
  4023b0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4023b4:	ldr	x17, [x16, #416]
  4023b8:	add	x16, x16, #0x1a0
  4023bc:	br	x17

00000000004023c0 <recv@plt>:
  4023c0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4023c4:	ldr	x17, [x16, #424]
  4023c8:	add	x16, x16, #0x1a8
  4023cc:	br	x17

00000000004023d0 <__gmon_start__@plt>:
  4023d0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4023d4:	ldr	x17, [x16, #432]
  4023d8:	add	x16, x16, #0x1b0
  4023dc:	br	x17

00000000004023e0 <abort@plt>:
  4023e0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4023e4:	ldr	x17, [x16, #440]
  4023e8:	add	x16, x16, #0x1b8
  4023ec:	br	x17

00000000004023f0 <feof@plt>:
  4023f0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4023f4:	ldr	x17, [x16, #448]
  4023f8:	add	x16, x16, #0x1c0
  4023fc:	br	x17

0000000000402400 <getopt_long@plt>:
  402400:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402404:	ldr	x17, [x16, #456]
  402408:	add	x16, x16, #0x1c8
  40240c:	br	x17

0000000000402410 <strcmp@plt>:
  402410:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402414:	ldr	x17, [x16, #464]
  402418:	add	x16, x16, #0x1d0
  40241c:	br	x17

0000000000402420 <__ctype_b_loc@plt>:
  402420:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402424:	ldr	x17, [x16, #472]
  402428:	add	x16, x16, #0x1d8
  40242c:	br	x17

0000000000402430 <strtol@plt>:
  402430:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402434:	ldr	x17, [x16, #480]
  402438:	add	x16, x16, #0x1e0
  40243c:	br	x17

0000000000402440 <cap_get_proc@plt>:
  402440:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402444:	ldr	x17, [x16, #488]
  402448:	add	x16, x16, #0x1e8
  40244c:	br	x17

0000000000402450 <fread@plt>:
  402450:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402454:	ldr	x17, [x16, #496]
  402458:	add	x16, x16, #0x1f0
  40245c:	br	x17

0000000000402460 <gethostbyaddr@plt>:
  402460:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402464:	ldr	x17, [x16, #504]
  402468:	add	x16, x16, #0x1f8
  40246c:	br	x17

0000000000402470 <free@plt>:
  402470:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402474:	ldr	x17, [x16, #512]
  402478:	add	x16, x16, #0x200
  40247c:	br	x17

0000000000402480 <inet_pton@plt>:
  402480:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402484:	ldr	x17, [x16, #520]
  402488:	add	x16, x16, #0x208
  40248c:	br	x17

0000000000402490 <__fxstat64@plt>:
  402490:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402494:	ldr	x17, [x16, #528]
  402498:	add	x16, x16, #0x210
  40249c:	br	x17

00000000004024a0 <send@plt>:
  4024a0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4024a4:	ldr	x17, [x16, #536]
  4024a8:	add	x16, x16, #0x218
  4024ac:	br	x17

00000000004024b0 <connect@plt>:
  4024b0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4024b4:	ldr	x17, [x16, #544]
  4024b8:	add	x16, x16, #0x220
  4024bc:	br	x17

00000000004024c0 <strspn@plt>:
  4024c0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4024c4:	ldr	x17, [x16, #552]
  4024c8:	add	x16, x16, #0x228
  4024cc:	br	x17

00000000004024d0 <strchr@plt>:
  4024d0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4024d4:	ldr	x17, [x16, #560]
  4024d8:	add	x16, x16, #0x230
  4024dc:	br	x17

00000000004024e0 <strtoull@plt>:
  4024e0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4024e4:	ldr	x17, [x16, #568]
  4024e8:	add	x16, x16, #0x238
  4024ec:	br	x17

00000000004024f0 <fwrite@plt>:
  4024f0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4024f4:	ldr	x17, [x16, #576]
  4024f8:	add	x16, x16, #0x240
  4024fc:	br	x17

0000000000402500 <fnmatch@plt>:
  402500:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402504:	ldr	x17, [x16, #584]
  402508:	add	x16, x16, #0x248
  40250c:	br	x17

0000000000402510 <socket@plt>:
  402510:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402514:	ldr	x17, [x16, #592]
  402518:	add	x16, x16, #0x250
  40251c:	br	x17

0000000000402520 <fflush@plt>:
  402520:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402524:	ldr	x17, [x16, #600]
  402528:	add	x16, x16, #0x258
  40252c:	br	x17

0000000000402530 <strcpy@plt>:
  402530:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402534:	ldr	x17, [x16, #608]
  402538:	add	x16, x16, #0x260
  40253c:	br	x17

0000000000402540 <fopen64@plt>:
  402540:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402544:	ldr	x17, [x16, #616]
  402548:	add	x16, x16, #0x268
  40254c:	br	x17

0000000000402550 <getsockopt@plt>:
  402550:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402554:	ldr	x17, [x16, #624]
  402558:	add	x16, x16, #0x270
  40255c:	br	x17

0000000000402560 <cap_clear@plt>:
  402560:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402564:	ldr	x17, [x16, #632]
  402568:	add	x16, x16, #0x278
  40256c:	br	x17

0000000000402570 <isatty@plt>:
  402570:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402574:	ldr	x17, [x16, #640]
  402578:	add	x16, x16, #0x280
  40257c:	br	x17

0000000000402580 <sysconf@plt>:
  402580:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402584:	ldr	x17, [x16, #648]
  402588:	add	x16, x16, #0x288
  40258c:	br	x17

0000000000402590 <open64@plt>:
  402590:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402594:	ldr	x17, [x16, #656]
  402598:	add	x16, x16, #0x290
  40259c:	br	x17

00000000004025a0 <asctime@plt>:
  4025a0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4025a4:	ldr	x17, [x16, #664]
  4025a8:	add	x16, x16, #0x298
  4025ac:	br	x17

00000000004025b0 <cap_free@plt>:
  4025b0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4025b4:	ldr	x17, [x16, #672]
  4025b8:	add	x16, x16, #0x2a0
  4025bc:	br	x17

00000000004025c0 <if_nametoindex@plt>:
  4025c0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4025c4:	ldr	x17, [x16, #680]
  4025c8:	add	x16, x16, #0x2a8
  4025cc:	br	x17

00000000004025d0 <strchrnul@plt>:
  4025d0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4025d4:	ldr	x17, [x16, #688]
  4025d8:	add	x16, x16, #0x2b0
  4025dc:	br	x17

00000000004025e0 <strstr@plt>:
  4025e0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4025e4:	ldr	x17, [x16, #696]
  4025e8:	add	x16, x16, #0x2b8
  4025ec:	br	x17

00000000004025f0 <__isoc99_sscanf@plt>:
  4025f0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4025f4:	ldr	x17, [x16, #704]
  4025f8:	add	x16, x16, #0x2c0
  4025fc:	br	x17

0000000000402600 <strncpy@plt>:
  402600:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402604:	ldr	x17, [x16, #712]
  402608:	add	x16, x16, #0x2c8
  40260c:	br	x17

0000000000402610 <strcspn@plt>:
  402610:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402614:	ldr	x17, [x16, #720]
  402618:	add	x16, x16, #0x2d0
  40261c:	br	x17

0000000000402620 <vfprintf@plt>:
  402620:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402624:	ldr	x17, [x16, #728]
  402628:	add	x16, x16, #0x2d8
  40262c:	br	x17

0000000000402630 <printf@plt>:
  402630:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402634:	ldr	x17, [x16, #736]
  402638:	add	x16, x16, #0x2e0
  40263c:	br	x17

0000000000402640 <__assert_fail@plt>:
  402640:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402644:	ldr	x17, [x16, #744]
  402648:	add	x16, x16, #0x2e8
  40264c:	br	x17

0000000000402650 <__errno_location@plt>:
  402650:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402654:	ldr	x17, [x16, #752]
  402658:	add	x16, x16, #0x2f0
  40265c:	br	x17

0000000000402660 <getenv@plt>:
  402660:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402664:	ldr	x17, [x16, #760]
  402668:	add	x16, x16, #0x2f8
  40266c:	br	x17

0000000000402670 <putchar@plt>:
  402670:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402674:	ldr	x17, [x16, #768]
  402678:	add	x16, x16, #0x300
  40267c:	br	x17

0000000000402680 <__getdelim@plt>:
  402680:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402684:	ldr	x17, [x16, #776]
  402688:	add	x16, x16, #0x308
  40268c:	br	x17

0000000000402690 <getsockname@plt>:
  402690:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402694:	ldr	x17, [x16, #784]
  402698:	add	x16, x16, #0x310
  40269c:	br	x17

00000000004026a0 <waitpid@plt>:
  4026a0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4026a4:	ldr	x17, [x16, #792]
  4026a8:	add	x16, x16, #0x318
  4026ac:	br	x17

00000000004026b0 <unlink@plt>:
  4026b0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4026b4:	ldr	x17, [x16, #800]
  4026b8:	add	x16, x16, #0x320
  4026bc:	br	x17

00000000004026c0 <fprintf@plt>:
  4026c0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4026c4:	ldr	x17, [x16, #808]
  4026c8:	add	x16, x16, #0x328
  4026cc:	br	x17

00000000004026d0 <fgets@plt>:
  4026d0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4026d4:	ldr	x17, [x16, #816]
  4026d8:	add	x16, x16, #0x330
  4026dc:	br	x17

00000000004026e0 <exp@plt>:
  4026e0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4026e4:	ldr	x17, [x16, #824]
  4026e8:	add	x16, x16, #0x338
  4026ec:	br	x17

00000000004026f0 <inet_ntop@plt>:
  4026f0:	adrp	x16, 420000 <ferror@plt+0x1d900>
  4026f4:	ldr	x17, [x16, #832]
  4026f8:	add	x16, x16, #0x340
  4026fc:	br	x17

0000000000402700 <ferror@plt>:
  402700:	adrp	x16, 420000 <ferror@plt+0x1d900>
  402704:	ldr	x17, [x16, #840]
  402708:	add	x16, x16, #0x348
  40270c:	br	x17

Disassembly of section .text:

0000000000402710 <.text>:
  402710:	mov	x29, #0x0                   	// #0
  402714:	mov	x30, #0x0                   	// #0
  402718:	mov	x5, x0
  40271c:	ldr	x1, [sp]
  402720:	add	x2, sp, #0x8
  402724:	mov	x6, sp
  402728:	movz	x0, #0x0, lsl #48
  40272c:	movk	x0, #0x0, lsl #32
  402730:	movk	x0, #0x40, lsl #16
  402734:	movk	x0, #0x281c
  402738:	movz	x3, #0x0, lsl #48
  40273c:	movk	x3, #0x0, lsl #32
  402740:	movk	x3, #0x40, lsl #16
  402744:	movk	x3, #0xd8c8
  402748:	movz	x4, #0x0, lsl #48
  40274c:	movk	x4, #0x0, lsl #32
  402750:	movk	x4, #0x40, lsl #16
  402754:	movk	x4, #0xd948
  402758:	bl	402280 <__libc_start_main@plt>
  40275c:	bl	4023e0 <abort@plt>
  402760:	adrp	x0, 41f000 <ferror@plt+0x1c900>
  402764:	ldr	x0, [x0, #4040]
  402768:	cbz	x0, 402770 <ferror@plt+0x70>
  40276c:	b	4023d0 <__gmon_start__@plt>
  402770:	ret
  402774:	nop
  402778:	adrp	x0, 420000 <ferror@plt+0x1d900>
  40277c:	add	x0, x0, #0x370
  402780:	adrp	x1, 420000 <ferror@plt+0x1d900>
  402784:	add	x1, x1, #0x370
  402788:	cmp	x1, x0
  40278c:	b.eq	4027a4 <ferror@plt+0xa4>  // b.none
  402790:	adrp	x1, 40d000 <ferror@plt+0xa900>
  402794:	ldr	x1, [x1, #2408]
  402798:	cbz	x1, 4027a4 <ferror@plt+0xa4>
  40279c:	mov	x16, x1
  4027a0:	br	x16
  4027a4:	ret
  4027a8:	adrp	x0, 420000 <ferror@plt+0x1d900>
  4027ac:	add	x0, x0, #0x370
  4027b0:	adrp	x1, 420000 <ferror@plt+0x1d900>
  4027b4:	add	x1, x1, #0x370
  4027b8:	sub	x1, x1, x0
  4027bc:	lsr	x2, x1, #63
  4027c0:	add	x1, x2, x1, asr #3
  4027c4:	cmp	xzr, x1, asr #1
  4027c8:	asr	x1, x1, #1
  4027cc:	b.eq	4027e4 <ferror@plt+0xe4>  // b.none
  4027d0:	adrp	x2, 40d000 <ferror@plt+0xa900>
  4027d4:	ldr	x2, [x2, #2416]
  4027d8:	cbz	x2, 4027e4 <ferror@plt+0xe4>
  4027dc:	mov	x16, x2
  4027e0:	br	x16
  4027e4:	ret
  4027e8:	stp	x29, x30, [sp, #-32]!
  4027ec:	mov	x29, sp
  4027f0:	str	x19, [sp, #16]
  4027f4:	adrp	x19, 420000 <ferror@plt+0x1d900>
  4027f8:	ldrb	w0, [x19, #912]
  4027fc:	cbnz	w0, 40280c <ferror@plt+0x10c>
  402800:	bl	402778 <ferror@plt+0x78>
  402804:	mov	w0, #0x1                   	// #1
  402808:	strb	w0, [x19, #912]
  40280c:	ldr	x19, [sp, #16]
  402810:	ldp	x29, x30, [sp], #32
  402814:	ret
  402818:	b	4027a8 <ferror@plt+0xa8>
  40281c:	stp	x29, x30, [sp, #-96]!
  402820:	stp	x28, x27, [sp, #16]
  402824:	stp	x26, x25, [sp, #32]
  402828:	stp	x24, x23, [sp, #48]
  40282c:	stp	x22, x21, [sp, #64]
  402830:	stp	x20, x19, [sp, #80]
  402834:	mov	x29, sp
  402838:	sub	sp, sp, #0x1c0
  40283c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402840:	adrp	x22, 40d000 <ferror@plt+0xa900>
  402844:	adrp	x23, 40d000 <ferror@plt+0xa900>
  402848:	adrp	x24, 40d000 <ferror@plt+0xa900>
  40284c:	mov	x19, x1
  402850:	mov	w21, w0
  402854:	mov	x20, xzr
  402858:	add	x22, x22, #0xc88
  40285c:	add	x23, x23, #0xa00
  402860:	add	x24, x24, #0x980
  402864:	mov	w25, #0x1                   	// #1
  402868:	adrp	x26, 420000 <ferror@plt+0x1d900>
  40286c:	mov	x27, x8
  402870:	adrp	x28, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402874:	strb	wzr, [x8, #3608]
  402878:	b	402880 <ferror@plt+0x180>
  40287c:	str	w25, [x28, #3556]
  402880:	mov	w0, w21
  402884:	mov	x1, x19
  402888:	mov	x2, x22
  40288c:	mov	x3, x23
  402890:	mov	x4, xzr
  402894:	bl	402400 <getopt_long@plt>
  402898:	add	w8, w0, #0x1
  40289c:	cmp	w8, #0x7b
  4028a0:	b.hi	402964 <ferror@plt+0x264>  // b.pmore
  4028a4:	adr	x9, 40287c <ferror@plt+0x17c>
  4028a8:	ldrb	w10, [x24, x8]
  4028ac:	add	x9, x9, x10, lsl #2
  4028b0:	br	x9
  4028b4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4028b8:	str	w25, [x8, #3768]
  4028bc:	b	402880 <ferror@plt+0x180>
  4028c0:	ldr	x0, [x26, #888]
  4028c4:	mov	w2, #0xa                   	// #10
  4028c8:	mov	x1, xzr
  4028cc:	bl	402430 <strtol@plt>
  4028d0:	cmp	w0, #0x0
  4028d4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4028d8:	str	w0, [x8, #3612]
  4028dc:	b.gt	402880 <ferror@plt+0x180>
  4028e0:	b	402dd0 <ferror@plt+0x6d0>
  4028e4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4028e8:	str	w25, [x8, #3584]
  4028ec:	b	402880 <ferror@plt+0x180>
  4028f0:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4028f4:	str	w25, [x8, #3580]
  4028f8:	b	402880 <ferror@plt+0x180>
  4028fc:	ldr	x0, [x26, #888]
  402900:	mov	w2, #0xa                   	// #10
  402904:	mov	x1, xzr
  402908:	bl	402430 <strtol@plt>
  40290c:	mov	w8, #0x3e8                 	// #1000
  402910:	mul	w8, w0, w8
  402914:	cmp	w0, #0x0
  402918:	adrp	x9, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40291c:	str	w8, [x9, #3772]
  402920:	b.gt	402880 <ferror@plt+0x180>
  402924:	b	402df4 <ferror@plt+0x6f4>
  402928:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40292c:	str	w25, [x8, #3788]
  402930:	b	402880 <ferror@plt+0x180>
  402934:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402938:	str	w25, [x8, #3596]
  40293c:	b	402880 <ferror@plt+0x180>
  402940:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402944:	str	w25, [x8, #3592]
  402948:	b	402880 <ferror@plt+0x180>
  40294c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402950:	str	w25, [x8, #3560]
  402954:	b	402880 <ferror@plt+0x180>
  402958:	ldr	x20, [x26, #888]
  40295c:	strb	w25, [x27, #3608]
  402960:	b	402880 <ferror@plt+0x180>
  402964:	bl	4034f8 <ferror@plt+0xdf8>
  402968:	adrp	x0, 40d000 <ferror@plt+0xa900>
  40296c:	adrp	x1, 40d000 <ferror@plt+0xa900>
  402970:	add	x0, x0, #0xce0
  402974:	add	x1, x1, #0xbc0
  402978:	bl	402630 <printf@plt>
  40297c:	mov	w0, wzr
  402980:	bl	4020b0 <exit@plt>
  402984:	adrp	x8, 420000 <ferror@plt+0x1d900>
  402988:	ldrsw	x23, [x8, #896]
  40298c:	cbnz	x20, 402998 <ferror@plt+0x298>
  402990:	mov	x22, xzr
  402994:	b	4029d8 <ferror@plt+0x2d8>
  402998:	mov	x0, x20
  40299c:	bl	4020a0 <strlen@plt>
  4029a0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4029a4:	sxtw	x2, w0
  4029a8:	add	x1, x1, #0x1bf
  4029ac:	mov	x0, x20
  4029b0:	bl	402270 <strncmp@plt>
  4029b4:	cbnz	w0, 402af0 <ferror@plt+0x3f0>
  4029b8:	adrp	x22, 40e000 <ferror@plt+0xb900>
  4029bc:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4029c0:	mov	w9, #0x4                   	// #4
  4029c4:	adrp	x10, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4029c8:	mov	w11, #0x1                   	// #1
  4029cc:	add	x22, x22, #0x1bf
  4029d0:	str	w9, [x8, #3576]
  4029d4:	str	w11, [x10, #3552]
  4029d8:	mov	w8, #0x1                   	// #1
  4029dc:	mov	x9, sp
  4029e0:	strb	wzr, [sp, #2]
  4029e4:	strh	w8, [sp]
  4029e8:	orr	x20, x9, #0x3
  4029ec:	bl	402160 <getuid@plt>
  4029f0:	adrp	x1, 40d000 <ferror@plt+0xa900>
  4029f4:	mov	w2, w0
  4029f8:	add	x1, x1, #0xcff
  4029fc:	mov	x0, x20
  402a00:	bl	402150 <sprintf@plt>
  402a04:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402a08:	ldr	w8, [x8, #3772]
  402a0c:	cmp	w8, #0x1
  402a10:	b.lt	402a8c <ferror@plt+0x38c>  // b.tstop
  402a14:	adrp	x12, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402a18:	ldr	w9, [x12, #3612]
  402a1c:	cbnz	w9, 402a28 <ferror@plt+0x328>
  402a20:	mov	w9, #0x3c                  	// #60
  402a24:	str	w9, [x12, #3612]
  402a28:	adrp	x11, 40d000 <ferror@plt+0xa900>
  402a2c:	ldr	d0, [x11, #2424]
  402a30:	mov	w10, #0x3e8                 	// #1000
  402a34:	scvtf	d1, w8
  402a38:	mul	w8, w9, w10
  402a3c:	fmul	d0, d1, d0
  402a40:	scvtf	d1, w8
  402a44:	fdiv	d0, d0, d1
  402a48:	str	w8, [x12, #3612]
  402a4c:	bl	4026e0 <exp@plt>
  402a50:	fmov	d1, #1.000000000000000000e+00
  402a54:	fdiv	d0, d1, d0
  402a58:	fsub	d0, d1, d0
  402a5c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402a60:	mov	w0, #0x1                   	// #1
  402a64:	mov	w1, #0x1                   	// #1
  402a68:	mov	w2, wzr
  402a6c:	str	d0, [x8, #3752]
  402a70:	bl	402510 <socket@plt>
  402a74:	tbz	w0, #31, 402b28 <ferror@plt+0x428>
  402a78:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402a7c:	add	x0, x0, #0xd08
  402a80:	bl	4020c0 <perror@plt>
  402a84:	mov	w0, #0xffffffff            	// #-1
  402a88:	bl	4020b0 <exit@plt>
  402a8c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402a90:	sub	w8, w21, w23
  402a94:	add	x9, x19, x23, lsl #3
  402a98:	adrp	x28, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402a9c:	adrp	x23, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402aa0:	add	x0, x0, #0xd42
  402aa4:	str	x9, [x28, #3760]
  402aa8:	str	w8, [x23, #3616]
  402aac:	bl	402660 <getenv@plt>
  402ab0:	cbnz	x0, 402b5c <ferror@plt+0x45c>
  402ab4:	bl	402160 <getuid@plt>
  402ab8:	mov	w5, w0
  402abc:	cbnz	x22, 402d58 <ferror@plt+0x658>
  402ac0:	adrp	x2, 40d000 <ferror@plt+0xa900>
  402ac4:	adrp	x3, 40d000 <ferror@plt+0xa900>
  402ac8:	add	x2, x2, #0xd51
  402acc:	add	x3, x3, #0xd60
  402ad0:	add	x0, sp, #0x70
  402ad4:	mov	w1, #0x80                  	// #128
  402ad8:	mov	w4, w5
  402adc:	bl	4021b0 <snprintf@plt>
  402ae0:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402ae4:	ldr	w8, [x8, #3592]
  402ae8:	cbnz	w8, 402b80 <ferror@plt+0x480>
  402aec:	b	402b88 <ferror@plt+0x488>
  402af0:	adrp	x19, 420000 <ferror@plt+0x1d900>
  402af4:	ldr	x0, [x19, #880]
  402af8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  402afc:	add	x1, x1, #0x1a2
  402b00:	mov	x2, x20
  402b04:	bl	4026c0 <fprintf@plt>
  402b08:	ldr	x3, [x19, #880]
  402b0c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  402b10:	add	x0, x0, #0x1c8
  402b14:	mov	w1, #0x61                  	// #97
  402b18:	mov	w2, #0x1                   	// #1
  402b1c:	bl	4024f0 <fwrite@plt>
  402b20:	mov	w0, #0xffffffff            	// #-1
  402b24:	bl	4020b0 <exit@plt>
  402b28:	mov	w19, w0
  402b2c:	mov	x0, x20
  402b30:	bl	4020a0 <strlen@plt>
  402b34:	add	w2, w0, #0x3
  402b38:	mov	x1, sp
  402b3c:	mov	w0, w19
  402b40:	bl	402130 <bind@plt>
  402b44:	tbz	w0, #31, 402d88 <ferror@plt+0x688>
  402b48:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402b4c:	add	x0, x0, #0xd17
  402b50:	bl	4020c0 <perror@plt>
  402b54:	mov	w0, #0xffffffff            	// #-1
  402b58:	bl	4020b0 <exit@plt>
  402b5c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  402b60:	mov	x3, x0
  402b64:	add	x2, x2, #0x63f
  402b68:	add	x0, sp, #0x70
  402b6c:	mov	w1, #0x80                  	// #128
  402b70:	bl	4021b0 <snprintf@plt>
  402b74:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402b78:	ldr	w8, [x8, #3592]
  402b7c:	cbz	w8, 402b88 <ferror@plt+0x488>
  402b80:	add	x0, sp, #0x70
  402b84:	bl	4026b0 <unlink@plt>
  402b88:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402b8c:	ldr	w8, [x8, #3768]
  402b90:	cbz	w8, 402d30 <ferror@plt+0x630>
  402b94:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402b98:	ldr	w8, [x8, #3560]
  402b9c:	cbz	w8, 402d30 <ferror@plt+0x630>
  402ba0:	mov	x19, xzr
  402ba4:	mov	w0, #0x1                   	// #1
  402ba8:	mov	w1, #0x1                   	// #1
  402bac:	mov	w2, wzr
  402bb0:	bl	402510 <socket@plt>
  402bb4:	tbnz	w0, #31, 402c58 <ferror@plt+0x558>
  402bb8:	mov	w21, w0
  402bbc:	mov	x0, x20
  402bc0:	bl	4020a0 <strlen@plt>
  402bc4:	add	w2, w0, #0x3
  402bc8:	mov	x1, sp
  402bcc:	mov	w0, w21
  402bd0:	bl	4024b0 <connect@plt>
  402bd4:	cbz	w0, 402c08 <ferror@plt+0x508>
  402bd8:	mov	x8, #0x6669                	// #26217
  402bdc:	movk	x8, #0x7473, lsl #16
  402be0:	movk	x8, #0x7461, lsl #32
  402be4:	movk	x8, #0x30, lsl #48
  402be8:	mov	x0, x20
  402bec:	stur	x8, [sp, #3]
  402bf0:	bl	4020a0 <strlen@plt>
  402bf4:	add	w2, w0, #0x3
  402bf8:	mov	x1, sp
  402bfc:	mov	w0, w21
  402c00:	bl	4024b0 <connect@plt>
  402c04:	cbnz	w0, 402c50 <ferror@plt+0x550>
  402c08:	mov	w8, #0xc                   	// #12
  402c0c:	sub	x3, x29, #0xd0
  402c10:	sub	x4, x29, #0x10
  402c14:	mov	w1, #0x1                   	// #1
  402c18:	mov	w2, #0x11                  	// #17
  402c1c:	mov	w0, w21
  402c20:	stur	w8, [x29, #-16]
  402c24:	bl	402550 <getsockopt@plt>
  402c28:	cbnz	w0, 402c50 <ferror@plt+0x550>
  402c2c:	ldur	w8, [x29, #-16]
  402c30:	cmp	w8, #0xb
  402c34:	b.ls	402c50 <ferror@plt+0x550>  // b.plast
  402c38:	ldur	w20, [x29, #-204]
  402c3c:	bl	402160 <getuid@plt>
  402c40:	cmp	w20, w0
  402c44:	b.eq	402ff0 <ferror@plt+0x8f0>  // b.none
  402c48:	ldur	w8, [x29, #-204]
  402c4c:	cbz	w8, 402ff0 <ferror@plt+0x8f0>
  402c50:	mov	w0, w21
  402c54:	bl	4023a0 <close@plt>
  402c58:	adrp	x21, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402c5c:	ldr	x8, [x21, #3600]
  402c60:	adrp	x20, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402c64:	cbz	x8, 402cc4 <ferror@plt+0x5c4>
  402c68:	ldrb	w8, [x20, #3620]
  402c6c:	cbz	w8, 402cc4 <ferror@plt+0x5c4>
  402c70:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402c74:	add	x8, x8, #0xe24
  402c78:	ldr	w9, [x8]
  402c7c:	ldur	w8, [x8, #3]
  402c80:	mov	w10, #0x656b                	// #25963
  402c84:	mov	w11, #0x656e                	// #25966
  402c88:	movk	w10, #0x6e72, lsl #16
  402c8c:	movk	w11, #0x6c, lsl #16
  402c90:	eor	w9, w9, w10
  402c94:	eor	w8, w8, w11
  402c98:	orr	w8, w9, w8
  402c9c:	cbz	w8, 402cc4 <ferror@plt+0x5c4>
  402ca0:	adrp	x8, 420000 <ferror@plt+0x1d900>
  402ca4:	ldr	x3, [x8, #880]
  402ca8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402cac:	add	x0, x0, #0xe9c
  402cb0:	mov	w1, #0x27                  	// #39
  402cb4:	mov	w2, #0x1                   	// #1
  402cb8:	bl	4024f0 <fwrite@plt>
  402cbc:	str	xzr, [x21, #3600]
  402cc0:	strb	wzr, [x20, #3620]
  402cc4:	bl	403f94 <ferror@plt+0x1894>
  402cc8:	ldrb	w8, [x20, #3620]
  402ccc:	cbnz	w8, 402cf0 <ferror@plt+0x5f0>
  402cd0:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402cd4:	mov	w9, #0x656e                	// #25966
  402cd8:	mov	w10, #0x656b                	// #25963
  402cdc:	add	x8, x8, #0xe24
  402ce0:	movk	w9, #0x6c, lsl #16
  402ce4:	movk	w10, #0x6e72, lsl #16
  402ce8:	stur	w9, [x8, #3]
  402cec:	str	w10, [x8]
  402cf0:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402cf4:	ldr	w8, [x8, #3580]
  402cf8:	cbnz	w8, 40341c <ferror@plt+0xd1c>
  402cfc:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402d00:	adrp	x9, 420000 <ferror@plt+0x1d900>
  402d04:	ldr	w8, [x8, #3768]
  402d08:	ldr	x20, [x9, #904]
  402d0c:	cbnz	w8, 402e18 <ferror@plt+0x718>
  402d10:	adrp	x21, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402d14:	ldr	x24, [x21, #3600]
  402d18:	cbz	x24, 402e18 <ferror@plt+0x718>
  402d1c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402d20:	ldr	w8, [x8, #3596]
  402d24:	cbnz	w8, 402f84 <ferror@plt+0x884>
  402d28:	stur	xzr, [x29, #-16]
  402d2c:	b	402f98 <ferror@plt+0x898>
  402d30:	add	x0, sp, #0x70
  402d34:	mov	w1, #0x8042                	// #32834
  402d38:	mov	w2, #0x180                 	// #384
  402d3c:	bl	402590 <open64@plt>
  402d40:	tbz	w0, #31, 402dac <ferror@plt+0x6ac>
  402d44:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402d48:	add	x0, x0, #0xd77
  402d4c:	bl	4020c0 <perror@plt>
  402d50:	mov	w0, #0xffffffff            	// #-1
  402d54:	bl	4020b0 <exit@plt>
  402d58:	adrp	x2, 40d000 <ferror@plt+0xa900>
  402d5c:	adrp	x3, 40d000 <ferror@plt+0xa900>
  402d60:	add	x2, x2, #0xd65
  402d64:	add	x3, x3, #0xd60
  402d68:	add	x0, sp, #0x70
  402d6c:	mov	w1, #0x80                  	// #128
  402d70:	mov	x4, x22
  402d74:	bl	4021b0 <snprintf@plt>
  402d78:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402d7c:	ldr	w8, [x8, #3592]
  402d80:	cbnz	w8, 402b80 <ferror@plt+0x480>
  402d84:	b	402b88 <ferror@plt+0x488>
  402d88:	mov	w1, #0x5                   	// #5
  402d8c:	mov	w0, w19
  402d90:	bl	4020d0 <listen@plt>
  402d94:	tbz	w0, #31, 402e2c <ferror@plt+0x72c>
  402d98:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402d9c:	add	x0, x0, #0xd24
  402da0:	bl	4020c0 <perror@plt>
  402da4:	mov	w0, #0xffffffff            	// #-1
  402da8:	bl	4020b0 <exit@plt>
  402dac:	adrp	x1, 40d000 <ferror@plt+0xa900>
  402db0:	add	x1, x1, #0xd91
  402db4:	bl	4022d0 <fdopen@plt>
  402db8:	cbnz	x0, 402e60 <ferror@plt+0x760>
  402dbc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402dc0:	add	x0, x0, #0xd94
  402dc4:	bl	4020c0 <perror@plt>
  402dc8:	mov	w0, #0xffffffff            	// #-1
  402dcc:	bl	4020b0 <exit@plt>
  402dd0:	adrp	x8, 420000 <ferror@plt+0x1d900>
  402dd4:	ldr	x3, [x8, #880]
  402dd8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402ddc:	add	x0, x0, #0xcb9
  402de0:	mov	w1, #0x26                  	// #38
  402de4:	mov	w2, #0x1                   	// #1
  402de8:	bl	4024f0 <fwrite@plt>
  402dec:	mov	w0, #0xffffffff            	// #-1
  402df0:	bl	4020b0 <exit@plt>
  402df4:	adrp	x8, 420000 <ferror@plt+0x1d900>
  402df8:	ldr	x3, [x8, #880]
  402dfc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402e00:	add	x0, x0, #0xc9a
  402e04:	mov	w1, #0x1e                  	// #30
  402e08:	mov	w2, #0x1                   	// #1
  402e0c:	bl	4024f0 <fwrite@plt>
  402e10:	mov	w0, #0xffffffff            	// #-1
  402e14:	bl	4020b0 <exit@plt>
  402e18:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402e1c:	ldr	w8, [x8, #3596]
  402e20:	cbnz	w8, 402fa8 <ferror@plt+0x8a8>
  402e24:	stur	xzr, [x29, #-208]
  402e28:	b	402fb8 <ferror@plt+0x8b8>
  402e2c:	mov	w0, wzr
  402e30:	mov	w1, wzr
  402e34:	bl	4020f0 <daemon@plt>
  402e38:	cbnz	w0, 402fc8 <ferror@plt+0x8c8>
  402e3c:	mov	w0, #0xd                   	// #13
  402e40:	mov	w1, #0x1                   	// #1
  402e44:	bl	4021e0 <signal@plt>
  402e48:	adrp	x1, 403000 <ferror@plt+0x900>
  402e4c:	add	x1, x1, #0x524
  402e50:	mov	w0, #0x11                  	// #17
  402e54:	bl	4021e0 <signal@plt>
  402e58:	mov	w0, w19
  402e5c:	bl	403528 <ferror@plt+0xe28>
  402e60:	mov	x19, x0
  402e64:	bl	4021c0 <fileno@plt>
  402e68:	mov	w1, #0x2                   	// #2
  402e6c:	bl	4022a0 <flock@plt>
  402e70:	cbnz	w0, 402fdc <ferror@plt+0x8dc>
  402e74:	mov	x0, x19
  402e78:	bl	4021c0 <fileno@plt>
  402e7c:	mov	w1, w0
  402e80:	sub	x2, x29, #0xd0
  402e84:	mov	w0, wzr
  402e88:	bl	402490 <__fxstat64@plt>
  402e8c:	cbnz	w0, 403474 <ferror@plt+0xd74>
  402e90:	ldur	w8, [x29, #-188]
  402e94:	cmp	w8, #0x1
  402e98:	b.ne	4034d4 <ferror@plt+0xdd4>  // b.any
  402e9c:	ldur	w21, [x29, #-184]
  402ea0:	bl	402160 <getuid@plt>
  402ea4:	cmp	w21, w0
  402ea8:	b.ne	4034d4 <ferror@plt+0xdd4>  // b.any
  402eac:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402eb0:	ldr	w8, [x8, #3768]
  402eb4:	cbnz	w8, 402f64 <ferror@plt+0x864>
  402eb8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402ebc:	adrp	x1, 40e000 <ferror@plt+0xb900>
  402ec0:	mov	x8, #0xffffffffffffffff    	// #-1
  402ec4:	add	x0, x0, #0xe36
  402ec8:	add	x1, x1, #0xace
  402ecc:	stur	x8, [x29, #-16]
  402ed0:	bl	402540 <fopen64@plt>
  402ed4:	cbz	x0, 402f04 <ferror@plt+0x804>
  402ed8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  402edc:	add	x1, x1, #0xe43
  402ee0:	sub	x2, x29, #0x10
  402ee4:	mov	x21, x0
  402ee8:	bl	402260 <__isoc99_fscanf@plt>
  402eec:	cmp	w0, #0x1
  402ef0:	b.eq	402efc <ferror@plt+0x7fc>  // b.none
  402ef4:	mov	x8, #0xffffffffffffffff    	// #-1
  402ef8:	stur	x8, [x29, #-16]
  402efc:	mov	x0, x21
  402f00:	bl	402200 <fclose@plt>
  402f04:	ldur	x8, [x29, #-16]
  402f08:	tbnz	x8, #63, 402f64 <ferror@plt+0x864>
  402f0c:	mov	x0, xzr
  402f10:	bl	402220 <time@plt>
  402f14:	ldur	x8, [x29, #-120]
  402f18:	ldur	x9, [x29, #-16]
  402f1c:	add	x8, x9, x8
  402f20:	cmp	x0, x8
  402f24:	b.lt	402f64 <ferror@plt+0x864>  // b.tstop
  402f28:	adrp	x8, 420000 <ferror@plt+0x1d900>
  402f2c:	ldr	x3, [x8, #880]
  402f30:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402f34:	add	x0, x0, #0xe47
  402f38:	mov	w1, #0x27                  	// #39
  402f3c:	mov	w2, #0x1                   	// #1
  402f40:	bl	4024f0 <fwrite@plt>
  402f44:	mov	x0, x19
  402f48:	bl	4021c0 <fileno@plt>
  402f4c:	mov	x1, xzr
  402f50:	bl	4021f0 <ftruncate64@plt>
  402f54:	cbz	w0, 402f64 <ferror@plt+0x864>
  402f58:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402f5c:	add	x0, x0, #0xe6f
  402f60:	bl	4020c0 <perror@plt>
  402f64:	mov	x0, x19
  402f68:	bl	403d74 <ferror@plt+0x1674>
  402f6c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402f70:	ldr	x9, [x8, #3568]
  402f74:	adrp	x10, 424000 <stdout@@GLIBC_2.17+0x3c78>
  402f78:	str	xzr, [x8, #3568]
  402f7c:	str	x9, [x10, #3600]
  402f80:	b	402ba4 <ferror@plt+0x4a4>
  402f84:	mov	x0, x20
  402f88:	bl	4097b4 <ferror@plt+0x70b4>
  402f8c:	ldr	x24, [x21, #3600]
  402f90:	stur	x0, [x29, #-16]
  402f94:	cbnz	x0, 403038 <ferror@plt+0x938>
  402f98:	mov	x0, x20
  402f9c:	bl	404ed0 <ferror@plt+0x27d0>
  402fa0:	mov	x22, xzr
  402fa4:	b	403070 <ferror@plt+0x970>
  402fa8:	mov	x0, x20
  402fac:	bl	4097b4 <ferror@plt+0x70b4>
  402fb0:	stur	x0, [x29, #-208]
  402fb4:	cbnz	x0, 403290 <ferror@plt+0xb90>
  402fb8:	mov	x0, x20
  402fbc:	bl	404ed0 <ferror@plt+0x27d0>
  402fc0:	mov	x21, xzr
  402fc4:	b	4032c8 <ferror@plt+0xbc8>
  402fc8:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402fcc:	add	x0, x0, #0xd33
  402fd0:	bl	4020c0 <perror@plt>
  402fd4:	mov	w0, #0xffffffff            	// #-1
  402fd8:	bl	4020b0 <exit@plt>
  402fdc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  402fe0:	add	x0, x0, #0xdb0
  402fe4:	bl	4020c0 <perror@plt>
  402fe8:	mov	w0, #0xffffffff            	// #-1
  402fec:	bl	4020b0 <exit@plt>
  402ff0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  402ff4:	add	x1, x1, #0xace
  402ff8:	mov	w0, w21
  402ffc:	bl	4022d0 <fdopen@plt>
  403000:	cbnz	x0, 403488 <ferror@plt+0xd88>
  403004:	adrp	x8, 420000 <ferror@plt+0x1d900>
  403008:	ldr	x20, [x8, #880]
  40300c:	bl	402650 <__errno_location@plt>
  403010:	ldr	w0, [x0]
  403014:	bl	402390 <strerror@plt>
  403018:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40301c:	mov	x2, x0
  403020:	add	x1, x1, #0xe81
  403024:	mov	x0, x20
  403028:	bl	4026c0 <fprintf@plt>
  40302c:	mov	w0, w21
  403030:	bl	4023a0 <close@plt>
  403034:	b	402cf0 <ferror@plt+0x5f0>
  403038:	mov	x22, x0
  40303c:	bl	409b78 <ferror@plt+0x7478>
  403040:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403044:	ldr	w8, [x8, #3788]
  403048:	mov	x0, x22
  40304c:	cmp	w8, #0x0
  403050:	cset	w1, ne  // ne = any
  403054:	bl	409850 <ferror@plt+0x7150>
  403058:	adrp	x1, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40305c:	add	x1, x1, #0xe24
  403060:	mov	x0, x22
  403064:	bl	40985c <ferror@plt+0x715c>
  403068:	mov	x0, x22
  40306c:	bl	409b78 <ferror@plt+0x7478>
  403070:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403074:	ldr	x21, [x8, #3568]
  403078:	cbz	x21, 403274 <ferror@plt+0xb74>
  40307c:	adrp	x28, 40d000 <ferror@plt+0xa900>
  403080:	add	x28, x28, #0xbc8
  403084:	ldur	q0, [x21, #72]
  403088:	ldur	q1, [x21, #56]
  40308c:	ldur	q2, [x21, #40]
  403090:	ldur	q3, [x21, #24]
  403094:	stp	q1, q0, [x29, #-176]
  403098:	stp	q3, q2, [x29, #-208]
  40309c:	ldur	q0, [x21, #136]
  4030a0:	ldur	q1, [x21, #120]
  4030a4:	ldur	q2, [x21, #104]
  4030a8:	ldur	q3, [x21, #88]
  4030ac:	stp	q1, q0, [x29, #-112]
  4030b0:	stp	q3, q2, [x29, #-144]
  4030b4:	ldur	q0, [x21, #200]
  4030b8:	ldur	q1, [x21, #184]
  4030bc:	ldur	q2, [x21, #168]
  4030c0:	ldur	q3, [x21, #152]
  4030c4:	stp	q1, q0, [x29, #-48]
  4030c8:	stp	q3, q2, [x29, #-80]
  4030cc:	cbz	x24, 40319c <ferror@plt+0xa9c>
  4030d0:	ldr	w9, [x21, #16]
  4030d4:	mov	x8, x24
  4030d8:	ldr	w10, [x8, #16]
  4030dc:	cmp	w10, w9
  4030e0:	b.eq	4030f0 <ferror@plt+0x9f0>  // b.none
  4030e4:	ldr	x8, [x8]
  4030e8:	cbnz	x8, 4030d8 <ferror@plt+0x9d8>
  4030ec:	b	40319c <ferror@plt+0xa9c>
  4030f0:	ldur	q0, [x8, #24]
  4030f4:	ldp	q1, q2, [x29, #-208]
  4030f8:	sub	v0.2d, v1.2d, v0.2d
  4030fc:	stur	q0, [x29, #-208]
  403100:	ldur	q0, [x8, #40]
  403104:	sub	v0.2d, v2.2d, v0.2d
  403108:	stur	q0, [x29, #-192]
  40310c:	ldur	q0, [x8, #56]
  403110:	ldp	q1, q2, [x29, #-176]
  403114:	sub	v0.2d, v1.2d, v0.2d
  403118:	stur	q0, [x29, #-176]
  40311c:	ldur	q0, [x8, #72]
  403120:	sub	v0.2d, v2.2d, v0.2d
  403124:	stur	q0, [x29, #-160]
  403128:	ldur	q0, [x8, #88]
  40312c:	ldp	q1, q2, [x29, #-144]
  403130:	sub	v0.2d, v1.2d, v0.2d
  403134:	stur	q0, [x29, #-144]
  403138:	ldur	q0, [x8, #104]
  40313c:	sub	v0.2d, v2.2d, v0.2d
  403140:	stur	q0, [x29, #-128]
  403144:	ldur	q0, [x8, #120]
  403148:	ldp	q1, q2, [x29, #-112]
  40314c:	sub	v0.2d, v1.2d, v0.2d
  403150:	stur	q0, [x29, #-112]
  403154:	ldur	q0, [x8, #136]
  403158:	sub	v0.2d, v2.2d, v0.2d
  40315c:	stur	q0, [x29, #-96]
  403160:	ldur	q0, [x8, #152]
  403164:	ldp	q1, q2, [x29, #-80]
  403168:	sub	v0.2d, v1.2d, v0.2d
  40316c:	stur	q0, [x29, #-80]
  403170:	ldur	q0, [x8, #168]
  403174:	sub	v0.2d, v2.2d, v0.2d
  403178:	stur	q0, [x29, #-64]
  40317c:	ldur	q0, [x8, #184]
  403180:	ldp	q1, q2, [x29, #-48]
  403184:	sub	v0.2d, v1.2d, v0.2d
  403188:	stur	q0, [x29, #-48]
  40318c:	ldur	q0, [x8, #200]
  403190:	sub	v0.2d, v2.2d, v0.2d
  403194:	stur	q0, [x29, #-32]
  403198:	ldr	x24, [x8]
  40319c:	ldr	w8, [x23, #3616]
  4031a0:	cbnz	w8, 4031c0 <ferror@plt+0xac0>
  4031a4:	ldur	x22, [x29, #-16]
  4031a8:	cbnz	x22, 403200 <ferror@plt+0xb00>
  4031ac:	sub	x2, x29, #0xd0
  4031b0:	mov	x0, x20
  4031b4:	mov	x1, x21
  4031b8:	bl	4051ec <ferror@plt+0x2aec>
  4031bc:	b	403268 <ferror@plt+0xb68>
  4031c0:	cmp	w8, #0x1
  4031c4:	b.lt	403268 <ferror@plt+0xb68>  // b.tstop
  4031c8:	ldr	x22, [x21, #8]
  4031cc:	mov	x25, xzr
  4031d0:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4031d4:	ldr	x8, [x8, #3760]
  4031d8:	mov	x1, x22
  4031dc:	mov	w2, wzr
  4031e0:	ldr	x0, [x8, x25, lsl #3]
  4031e4:	bl	402500 <fnmatch@plt>
  4031e8:	cbz	w0, 4031a4 <ferror@plt+0xaa4>
  4031ec:	ldrsw	x8, [x23, #3616]
  4031f0:	add	x25, x25, #0x1
  4031f4:	cmp	x25, x8
  4031f8:	b.ge	403268 <ferror@plt+0xb68>  // b.tcont
  4031fc:	b	4031d0 <ferror@plt+0xad0>
  403200:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403204:	ldr	w8, [x8, #3584]
  403208:	ldr	x1, [x21, #8]
  40320c:	mov	w9, #0xa                   	// #10
  403210:	mov	x0, x22
  403214:	cmp	w8, #0x0
  403218:	mov	w8, #0x14                  	// #20
  40321c:	csel	x26, x9, x8, eq  // eq = none
  403220:	bl	40985c <ferror@plt+0x715c>
  403224:	mov	x0, x22
  403228:	bl	409b78 <ferror@plt+0x7478>
  40322c:	mov	x27, xzr
  403230:	add	x25, x21, #0x18
  403234:	lsl	x8, x27, #3
  403238:	ldr	x1, [x28, x8]
  40323c:	ldr	w2, [x25, x8]
  403240:	mov	x0, x22
  403244:	bl	409f14 <ferror@plt+0x7814>
  403248:	add	x8, x27, #0x1
  40324c:	cmp	x8, x26
  403250:	b.cs	403260 <ferror@plt+0xb60>  // b.hs, b.nlast
  403254:	cmp	x27, #0x16
  403258:	mov	x27, x8
  40325c:	b.ne	403234 <ferror@plt+0xb34>  // b.any
  403260:	mov	x0, x22
  403264:	bl	409bc8 <ferror@plt+0x74c8>
  403268:	ldr	x21, [x21]
  40326c:	cbnz	x21, 403084 <ferror@plt+0x984>
  403270:	ldur	x22, [x29, #-16]
  403274:	cbz	x22, 40341c <ferror@plt+0xd1c>
  403278:	mov	x0, x22
  40327c:	bl	409bc8 <ferror@plt+0x74c8>
  403280:	mov	x0, x22
  403284:	bl	409bc8 <ferror@plt+0x74c8>
  403288:	sub	x0, x29, #0x10
  40328c:	b	403418 <ferror@plt+0xd18>
  403290:	mov	x21, x0
  403294:	bl	409b78 <ferror@plt+0x7478>
  403298:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40329c:	ldr	w8, [x8, #3788]
  4032a0:	mov	x0, x21
  4032a4:	cmp	w8, #0x0
  4032a8:	cset	w1, ne  // ne = any
  4032ac:	bl	409850 <ferror@plt+0x7150>
  4032b0:	adrp	x1, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4032b4:	add	x1, x1, #0xe24
  4032b8:	mov	x0, x21
  4032bc:	bl	40985c <ferror@plt+0x715c>
  4032c0:	mov	x0, x21
  4032c4:	bl	409b78 <ferror@plt+0x7478>
  4032c8:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4032cc:	ldr	x22, [x8, #3568]
  4032d0:	cbz	x22, 403400 <ferror@plt+0xd00>
  4032d4:	cbnz	x21, 403338 <ferror@plt+0xc38>
  4032d8:	ldr	w8, [x23, #3616]
  4032dc:	cbnz	w8, 4032f4 <ferror@plt+0xbf4>
  4032e0:	add	x2, x22, #0x18
  4032e4:	mov	x0, x20
  4032e8:	mov	x1, x22
  4032ec:	bl	4051ec <ferror@plt+0x2aec>
  4032f0:	b	40332c <ferror@plt+0xc2c>
  4032f4:	cmp	w8, #0x1
  4032f8:	b.lt	40332c <ferror@plt+0xc2c>  // b.tstop
  4032fc:	ldr	x26, [x22, #8]
  403300:	mov	x24, xzr
  403304:	ldr	x8, [x28, #3760]
  403308:	mov	x1, x26
  40330c:	mov	w2, wzr
  403310:	ldr	x0, [x8, x24, lsl #3]
  403314:	bl	402500 <fnmatch@plt>
  403318:	cbz	w0, 4032e0 <ferror@plt+0xbe0>
  40331c:	ldrsw	x8, [x23, #3616]
  403320:	add	x24, x24, #0x1
  403324:	cmp	x24, x8
  403328:	b.lt	403304 <ferror@plt+0xc04>  // b.tstop
  40332c:	ldr	x22, [x22]
  403330:	cbnz	x22, 4032d8 <ferror@plt+0xbd8>
  403334:	b	403400 <ferror@plt+0xd00>
  403338:	adrp	x26, 40d000 <ferror@plt+0xa900>
  40333c:	mov	w25, #0xa                   	// #10
  403340:	add	x26, x26, #0xbc8
  403344:	ldr	w8, [x23, #3616]
  403348:	ldr	x20, [x22, #8]
  40334c:	cbz	w8, 40338c <ferror@plt+0xc8c>
  403350:	cmp	w8, #0x1
  403354:	b.lt	4033f8 <ferror@plt+0xcf8>  // b.tstop
  403358:	mov	x27, xzr
  40335c:	ldr	x8, [x28, #3760]
  403360:	mov	x1, x20
  403364:	mov	w2, wzr
  403368:	ldr	x0, [x8, x27, lsl #3]
  40336c:	bl	402500 <fnmatch@plt>
  403370:	cbz	w0, 403388 <ferror@plt+0xc88>
  403374:	ldrsw	x8, [x23, #3616]
  403378:	add	x27, x27, #0x1
  40337c:	cmp	x27, x8
  403380:	b.ge	4033f8 <ferror@plt+0xcf8>  // b.tcont
  403384:	b	40335c <ferror@plt+0xc5c>
  403388:	ldr	x20, [x22, #8]
  40338c:	mov	x24, x28
  403390:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403394:	ldr	w8, [x8, #3584]
  403398:	mov	x0, x21
  40339c:	mov	x1, x20
  4033a0:	cmp	w8, #0x0
  4033a4:	mov	w8, #0x14                  	// #20
  4033a8:	csel	x27, x25, x8, eq  // eq = none
  4033ac:	bl	40985c <ferror@plt+0x715c>
  4033b0:	mov	x0, x21
  4033b4:	bl	409b78 <ferror@plt+0x7478>
  4033b8:	mov	x28, xzr
  4033bc:	add	x20, x22, #0x18
  4033c0:	lsl	x8, x28, #3
  4033c4:	ldr	x1, [x26, x8]
  4033c8:	ldr	w2, [x20, x8]
  4033cc:	mov	x0, x21
  4033d0:	bl	409f14 <ferror@plt+0x7814>
  4033d4:	add	x8, x28, #0x1
  4033d8:	cmp	x8, x27
  4033dc:	b.cs	4033ec <ferror@plt+0xcec>  // b.hs, b.nlast
  4033e0:	cmp	x28, #0x16
  4033e4:	mov	x28, x8
  4033e8:	b.ne	4033c0 <ferror@plt+0xcc0>  // b.any
  4033ec:	mov	x0, x21
  4033f0:	bl	409bc8 <ferror@plt+0x74c8>
  4033f4:	mov	x28, x24
  4033f8:	ldr	x22, [x22]
  4033fc:	cbnz	x22, 403344 <ferror@plt+0xc44>
  403400:	cbz	x21, 40341c <ferror@plt+0xd1c>
  403404:	mov	x0, x21
  403408:	bl	409bc8 <ferror@plt+0x74c8>
  40340c:	mov	x0, x21
  403410:	bl	409bc8 <ferror@plt+0x74c8>
  403414:	sub	x0, x29, #0xd0
  403418:	bl	4097e8 <ferror@plt+0x70e8>
  40341c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403420:	ldr	w8, [x8, #3560]
  403424:	cbnz	w8, 40346c <ferror@plt+0xd6c>
  403428:	mov	x0, x19
  40342c:	bl	4021c0 <fileno@plt>
  403430:	mov	x1, xzr
  403434:	bl	4021f0 <ftruncate64@plt>
  403438:	cbz	w0, 403448 <ferror@plt+0xd48>
  40343c:	adrp	x0, 40d000 <ferror@plt+0xa900>
  403440:	add	x0, x0, #0xe6f
  403444:	bl	4020c0 <perror@plt>
  403448:	mov	x0, x19
  40344c:	bl	402360 <rewind@plt>
  403450:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403454:	mov	w1, #0x1                   	// #1
  403458:	mov	x0, x19
  40345c:	str	wzr, [x8, #3596]
  403460:	bl	4040a0 <ferror@plt+0x19a0>
  403464:	mov	x0, x19
  403468:	bl	402200 <fclose@plt>
  40346c:	mov	w0, wzr
  403470:	bl	4020b0 <exit@plt>
  403474:	adrp	x0, 40d000 <ferror@plt+0xa900>
  403478:	add	x0, x0, #0xdcb
  40347c:	bl	4020c0 <perror@plt>
  403480:	mov	w0, #0xffffffff            	// #-1
  403484:	bl	4020b0 <exit@plt>
  403488:	mov	x20, x0
  40348c:	bl	403d74 <ferror@plt+0x1674>
  403490:	adrp	x21, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403494:	ldr	x8, [x21, #3600]
  403498:	cbz	x8, 4034c8 <ferror@plt+0xdc8>
  40349c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4034a0:	ldr	w8, [x8, #3588]
  4034a4:	cbz	w8, 4034c8 <ferror@plt+0xdc8>
  4034a8:	adrp	x8, 420000 <ferror@plt+0x1d900>
  4034ac:	ldr	x3, [x8, #880]
  4034b0:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4034b4:	add	x0, x0, #0xe9c
  4034b8:	mov	w1, #0x27                  	// #39
  4034bc:	mov	w2, #0x1                   	// #1
  4034c0:	bl	4024f0 <fwrite@plt>
  4034c4:	str	xzr, [x21, #3600]
  4034c8:	mov	x0, x20
  4034cc:	bl	402200 <fclose@plt>
  4034d0:	b	402cf0 <ferror@plt+0x5f0>
  4034d4:	adrp	x8, 420000 <ferror@plt+0x1d900>
  4034d8:	ldr	x3, [x8, #880]
  4034dc:	adrp	x0, 40d000 <ferror@plt+0xa900>
  4034e0:	add	x0, x0, #0xde6
  4034e4:	mov	w1, #0x4f                  	// #79
  4034e8:	mov	w2, #0x1                   	// #1
  4034ec:	bl	4024f0 <fwrite@plt>
  4034f0:	mov	w0, #0xffffffff            	// #-1
  4034f4:	bl	4020b0 <exit@plt>
  4034f8:	stp	x29, x30, [sp, #-16]!
  4034fc:	adrp	x8, 420000 <ferror@plt+0x1d900>
  403500:	ldr	x3, [x8, #880]
  403504:	adrp	x0, 40d000 <ferror@plt+0xa900>
  403508:	add	x0, x0, #0xf20
  40350c:	mov	w1, #0x281                 	// #641
  403510:	mov	w2, #0x1                   	// #1
  403514:	mov	x29, sp
  403518:	bl	4024f0 <fwrite@plt>
  40351c:	mov	w0, #0xffffffff            	// #-1
  403520:	bl	4020b0 <exit@plt>
  403524:	ret
  403528:	sub	sp, sp, #0xb0
  40352c:	stp	x29, x30, [sp, #80]
  403530:	add	x29, sp, #0x50
  403534:	mov	w8, #0x10001               	// #65537
  403538:	stp	x28, x27, [sp, #96]
  40353c:	stp	x26, x25, [sp, #112]
  403540:	stp	x24, x23, [sp, #128]
  403544:	stp	x22, x21, [sp, #144]
  403548:	stp	x20, x19, [sp, #160]
  40354c:	str	w0, [sp, #28]
  403550:	stp	w0, w8, [x29, #-8]
  403554:	bl	402210 <getpid@plt>
  403558:	mov	w20, w0
  40355c:	bl	402300 <random@plt>
  403560:	adrp	x26, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403564:	adrp	x9, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403568:	ldrsw	x8, [x26, #3772]
  40356c:	ldrsw	x9, [x9, #3612]
  403570:	mov	w10, #0x4dd3                	// #19923
  403574:	movk	w10, #0x1062, lsl #16
  403578:	mul	x8, x8, x10
  40357c:	mul	x9, x9, x10
  403580:	mov	x3, x0
  403584:	lsr	x10, x8, #63
  403588:	asr	x8, x8, #38
  40358c:	lsr	x11, x9, #63
  403590:	asr	x9, x9, #38
  403594:	adrp	x0, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403598:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40359c:	add	w4, w8, w10
  4035a0:	add	w5, w9, w11
  4035a4:	add	x0, x0, #0xe24
  4035a8:	add	x1, x1, #0x22a
  4035ac:	mov	w2, w20
  4035b0:	bl	402150 <sprintf@plt>
  4035b4:	bl	403f94 <ferror@plt+0x1894>
  4035b8:	mov	x24, #0xf7cf                	// #63439
  4035bc:	movk	x24, #0xe353, lsl #16
  4035c0:	movk	x24, #0x9ba5, lsl #32
  4035c4:	mov	x21, xzr
  4035c8:	mov	x25, xzr
  4035cc:	mov	w22, #0x3e8                 	// #1000
  4035d0:	movk	x24, #0x20c4, lsl #48
  4035d4:	adrp	x27, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4035d8:	sub	x0, x29, #0x20
  4035dc:	mov	x1, xzr
  4035e0:	bl	4022e0 <gettimeofday@plt>
  4035e4:	ldp	x23, x19, [x29, #-32]
  4035e8:	sub	x8, x19, x21
  4035ec:	smulh	x10, x8, x24
  4035f0:	ldrsw	x8, [x26, #3772]
  4035f4:	asr	x11, x10, #7
  4035f8:	sub	x9, x23, x25
  4035fc:	add	x10, x11, x10, lsr #63
  403600:	madd	x28, x9, x22, x10
  403604:	cmp	x28, x8
  403608:	b.lt	403ca4 <ferror@plt+0x15a4>  // b.tstop
  40360c:	ldr	x25, [x27, #3568]
  403610:	str	xzr, [x27, #3568]
  403614:	bl	403f94 <ferror@plt+0x1894>
  403618:	ldr	x24, [x27, #3568]
  40361c:	str	x25, [x27, #3568]
  403620:	cbz	x25, 403c84 <ferror@plt+0x1584>
  403624:	scvtf	d4, w28
  403628:	dup	v0.2d, v4.d[0]
  40362c:	str	q0, [sp]
  403630:	cbz	x24, 403654 <ferror@plt+0xf54>
  403634:	ldr	w9, [x25, #16]
  403638:	add	x8, x25, #0x108
  40363c:	mov	x21, x24
  403640:	ldr	w10, [x21, #16]
  403644:	cmp	w10, w9
  403648:	b.eq	403660 <ferror@plt+0xf60>  // b.none
  40364c:	ldr	x21, [x21]
  403650:	cbnz	x21, 403640 <ferror@plt+0xf40>
  403654:	ldr	x25, [x25]
  403658:	cbnz	x25, 403630 <ferror@plt+0xf30>
  40365c:	b	403c84 <ferror@plt+0x1584>
  403660:	adrp	x9, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403664:	ldrb	w9, [x9, #3608]
  403668:	cbnz	w9, 40372c <ferror@plt+0x102c>
  40366c:	cmp	w28, #0x3e7
  403670:	b.le	4037bc <ferror@plt+0x10bc>
  403674:	mov	x8, xzr
  403678:	add	x9, x21, #0x198
  40367c:	lsl	x11, x8, #2
  403680:	ldr	w12, [x9, x11]
  403684:	add	x11, x25, x11
  403688:	add	x10, x25, x8, lsl #3
  40368c:	ldr	w13, [x11, #408]
  403690:	ldr	x14, [x10, #24]
  403694:	sub	w13, w12, w13
  403698:	add	x14, x14, x13
  40369c:	str	x14, [x10, #24]
  4036a0:	str	w12, [x11, #408]
  4036a4:	ldr	w11, [x26, #3772]
  4036a8:	umull	x12, w13, w22
  4036ac:	ucvtf	d0, x12
  4036b0:	fdiv	d0, d0, d4
  4036b4:	cmp	w11, w28
  4036b8:	b.le	4036f8 <ferror@plt+0xff8>
  4036bc:	adrp	x10, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4036c0:	ldr	w10, [x10, #3612]
  4036c4:	cmp	w10, w28
  4036c8:	b.le	403714 <ferror@plt+0x1014>
  4036cc:	adrp	x10, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4036d0:	ldr	d1, [x10, #3752]
  4036d4:	add	x10, x25, x8, lsl #3
  4036d8:	ldr	d2, [x10, #216]
  4036dc:	scvtf	d3, w11
  4036e0:	fmul	d1, d1, d4
  4036e4:	fdiv	d1, d1, d3
  4036e8:	fsub	d0, d0, d2
  4036ec:	fmul	d0, d1, d0
  4036f0:	fadd	d0, d2, d0
  4036f4:	b	403718 <ferror@plt+0x1018>
  4036f8:	ldr	d1, [x10, #216]
  4036fc:	adrp	x11, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403700:	ldr	d2, [x11, #3752]
  403704:	fsub	d0, d0, d1
  403708:	fmul	d0, d2, d0
  40370c:	fadd	d0, d1, d0
  403710:	b	403718 <ferror@plt+0x1018>
  403714:	add	x10, x25, x8, lsl #3
  403718:	add	x8, x8, #0x1
  40371c:	cmp	x8, #0x18
  403720:	str	d0, [x10, #216]
  403724:	b.ne	40367c <ferror@plt+0xf7c>  // b.any
  403728:	b	403c40 <ferror@plt+0x1540>
  40372c:	ldr	w10, [x26, #3772]
  403730:	cmp	w10, w28
  403734:	b.le	403830 <ferror@plt+0x1130>
  403738:	adrp	x9, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40373c:	ldr	w9, [x9, #3612]
  403740:	mov	x8, xzr
  403744:	scvtf	d0, w10
  403748:	add	x10, x21, #0x18
  40374c:	add	x13, x25, x8
  403750:	ldr	x11, [x10, x8]
  403754:	ldr	x12, [x13, #24]
  403758:	cmp	w28, #0x3e8
  40375c:	str	x11, [x13, #24]
  403760:	b.lt	4037ac <ferror@plt+0x10ac>  // b.tstop
  403764:	sub	x11, x11, x12
  403768:	mul	x11, x11, x22
  40376c:	ucvtf	d1, x11
  403770:	cmp	w9, w28
  403774:	fdiv	d1, d1, d4
  403778:	b.le	4037a4 <ferror@plt+0x10a4>
  40377c:	adrp	x11, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403780:	ldr	d2, [x11, #3752]
  403784:	add	x11, x25, x8
  403788:	ldr	d3, [x11, #216]
  40378c:	fmul	d2, d2, d4
  403790:	fdiv	d2, d2, d0
  403794:	fsub	d1, d1, d3
  403798:	fmul	d1, d2, d1
  40379c:	fadd	d1, d3, d1
  4037a0:	b	4037a8 <ferror@plt+0x10a8>
  4037a4:	add	x11, x25, x8
  4037a8:	str	d1, [x11, #216]
  4037ac:	add	x8, x8, #0x8
  4037b0:	cmp	x8, #0xc0
  4037b4:	b.ne	40374c <ferror@plt+0x104c>  // b.any
  4037b8:	b	403c40 <ferror@plt+0x1540>
  4037bc:	mov	x8, xzr
  4037c0:	add	x9, x21, #0x198
  4037c4:	lsl	x11, x8, #2
  4037c8:	add	x13, x25, x11
  4037cc:	add	x10, x25, x8, lsl #3
  4037d0:	ldr	w12, [x9, x11]
  4037d4:	ldr	w11, [x13, #408]
  4037d8:	ldr	x14, [x10, #24]
  4037dc:	sub	w11, w12, w11
  4037e0:	add	x14, x14, x11
  4037e4:	str	x14, [x10, #24]
  4037e8:	str	w12, [x13, #408]
  4037ec:	ldr	w12, [x26, #3772]
  4037f0:	cmp	w12, w28
  4037f4:	b.gt	403820 <ferror@plt+0x1120>
  4037f8:	ldr	d0, [x10, #216]
  4037fc:	adrp	x12, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403800:	mul	x11, x11, x22
  403804:	ldr	d1, [x12, #3752]
  403808:	ucvtf	d2, x11
  40380c:	fdiv	d2, d2, d4
  403810:	fsub	d2, d2, d0
  403814:	fmul	d1, d1, d2
  403818:	fadd	d0, d0, d1
  40381c:	str	d0, [x10, #216]
  403820:	add	x8, x8, #0x1
  403824:	cmp	x8, #0x18
  403828:	b.ne	4037c4 <ferror@plt+0x10c4>  // b.any
  40382c:	b	403c40 <ferror@plt+0x1540>
  403830:	add	x10, x25, #0x18
  403834:	add	x12, x21, #0xd8
  403838:	adrp	x15, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40383c:	add	x11, x25, #0xd8
  403840:	add	x9, x21, #0x18
  403844:	add	x15, x15, #0xea8
  403848:	cmp	x10, x12
  40384c:	add	x14, x15, #0x1
  403850:	cset	w10, cc  // cc = lo, ul, last
  403854:	cmp	x9, x11
  403858:	add	x13, x25, #0x198
  40385c:	cset	w12, cc  // cc = lo, ul, last
  403860:	cmp	x11, x14
  403864:	and	w12, w10, w12
  403868:	cset	w10, cc  // cc = lo, ul, last
  40386c:	cmp	x13, x15
  403870:	cset	w11, hi  // hi = pmore
  403874:	tbnz	w12, #0, 403bf4 <ferror@plt+0x14f4>
  403878:	and	w10, w10, w11
  40387c:	cbnz	w10, 403bf4 <ferror@plt+0x14f4>
  403880:	ldur	q0, [x21, #24]
  403884:	ldur	q1, [x25, #24]
  403888:	mov	w11, #0x3e8                 	// #1000
  40388c:	ldr	q3, [sp]
  403890:	ldur	q2, [x25, #216]
  403894:	sub	v1.2d, v0.2d, v1.2d
  403898:	fmov	x10, d1
  40389c:	mov	x9, v1.d[1]
  4038a0:	mul	x10, x10, x11
  4038a4:	stur	q0, [x25, #24]
  4038a8:	adrp	x12, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4038ac:	mul	x9, x9, x11
  4038b0:	fmov	d1, x10
  4038b4:	ldr	d0, [x12, #3752]
  4038b8:	mov	v1.d[1], x9
  4038bc:	ucvtf	v1.2d, v1.2d
  4038c0:	fdiv	v1.2d, v1.2d, v3.2d
  4038c4:	fsub	v1.2d, v1.2d, v2.2d
  4038c8:	fmul	v0.2d, v1.2d, v0.d[0]
  4038cc:	fadd	v0.2d, v2.2d, v0.2d
  4038d0:	stur	q0, [x25, #216]
  4038d4:	ldur	q1, [x25, #40]
  4038d8:	ldur	q0, [x21, #40]
  4038dc:	ldur	q2, [x25, #232]
  4038e0:	mov	w22, #0x3e8                 	// #1000
  4038e4:	sub	v1.2d, v0.2d, v1.2d
  4038e8:	fmov	x10, d1
  4038ec:	mov	x9, v1.d[1]
  4038f0:	mul	x10, x10, x11
  4038f4:	stur	q0, [x25, #40]
  4038f8:	mul	x9, x9, x11
  4038fc:	fmov	d1, x10
  403900:	ldr	d0, [x12, #3752]
  403904:	mov	v1.d[1], x9
  403908:	ucvtf	v1.2d, v1.2d
  40390c:	fdiv	v1.2d, v1.2d, v3.2d
  403910:	fsub	v1.2d, v1.2d, v2.2d
  403914:	fmul	v0.2d, v1.2d, v0.d[0]
  403918:	fadd	v0.2d, v2.2d, v0.2d
  40391c:	stur	q0, [x25, #232]
  403920:	ldur	q1, [x25, #56]
  403924:	ldur	q0, [x21, #56]
  403928:	ldur	q2, [x25, #248]
  40392c:	sub	v1.2d, v0.2d, v1.2d
  403930:	fmov	x10, d1
  403934:	mov	x9, v1.d[1]
  403938:	mul	x10, x10, x11
  40393c:	stur	q0, [x25, #56]
  403940:	mul	x9, x9, x11
  403944:	fmov	d1, x10
  403948:	ldr	d0, [x12, #3752]
  40394c:	mov	v1.d[1], x9
  403950:	ucvtf	v1.2d, v1.2d
  403954:	fdiv	v1.2d, v1.2d, v3.2d
  403958:	fsub	v1.2d, v1.2d, v2.2d
  40395c:	fmul	v0.2d, v1.2d, v0.d[0]
  403960:	fadd	v0.2d, v2.2d, v0.2d
  403964:	stur	q0, [x25, #248]
  403968:	ldur	q1, [x25, #72]
  40396c:	ldur	q0, [x21, #72]
  403970:	sub	v1.2d, v0.2d, v1.2d
  403974:	fmov	x10, d1
  403978:	stur	q0, [x25, #72]
  40397c:	mov	x9, v1.d[1]
  403980:	mul	x10, x10, x11
  403984:	ldr	q1, [x8]
  403988:	mul	x9, x9, x11
  40398c:	fmov	d2, x10
  403990:	ldr	d0, [x12, #3752]
  403994:	mov	v2.d[1], x9
  403998:	ucvtf	v2.2d, v2.2d
  40399c:	fdiv	v2.2d, v2.2d, v3.2d
  4039a0:	fsub	v2.2d, v2.2d, v1.2d
  4039a4:	fmul	v0.2d, v2.2d, v0.d[0]
  4039a8:	fadd	v0.2d, v1.2d, v0.2d
  4039ac:	str	q0, [x8]
  4039b0:	ldur	q0, [x21, #88]
  4039b4:	ldur	q1, [x25, #88]
  4039b8:	stur	q0, [x25, #88]
  4039bc:	sub	v1.2d, v0.2d, v1.2d
  4039c0:	fmov	x10, d1
  4039c4:	mov	x9, v1.d[1]
  4039c8:	mul	x10, x10, x11
  4039cc:	ldr	q1, [x8, #16]
  4039d0:	mul	x9, x9, x11
  4039d4:	fmov	d2, x10
  4039d8:	ldr	d0, [x12, #3752]
  4039dc:	mov	v2.d[1], x9
  4039e0:	ucvtf	v2.2d, v2.2d
  4039e4:	fdiv	v2.2d, v2.2d, v3.2d
  4039e8:	fsub	v2.2d, v2.2d, v1.2d
  4039ec:	fmul	v0.2d, v2.2d, v0.d[0]
  4039f0:	fadd	v0.2d, v1.2d, v0.2d
  4039f4:	str	q0, [x8, #16]
  4039f8:	ldur	q0, [x21, #104]
  4039fc:	ldur	q1, [x25, #104]
  403a00:	stur	q0, [x25, #104]
  403a04:	sub	v1.2d, v0.2d, v1.2d
  403a08:	fmov	x10, d1
  403a0c:	mov	x9, v1.d[1]
  403a10:	mul	x10, x10, x11
  403a14:	ldr	q1, [x8, #32]
  403a18:	mul	x9, x9, x11
  403a1c:	fmov	d2, x10
  403a20:	ldr	d0, [x12, #3752]
  403a24:	mov	v2.d[1], x9
  403a28:	ucvtf	v2.2d, v2.2d
  403a2c:	fdiv	v2.2d, v2.2d, v3.2d
  403a30:	fsub	v2.2d, v2.2d, v1.2d
  403a34:	fmul	v0.2d, v2.2d, v0.d[0]
  403a38:	fadd	v0.2d, v1.2d, v0.2d
  403a3c:	str	q0, [x8, #32]
  403a40:	ldur	q0, [x21, #120]
  403a44:	ldur	q1, [x25, #120]
  403a48:	stur	q0, [x25, #120]
  403a4c:	sub	v1.2d, v0.2d, v1.2d
  403a50:	fmov	x10, d1
  403a54:	mov	x9, v1.d[1]
  403a58:	mul	x10, x10, x11
  403a5c:	ldr	q1, [x8, #48]
  403a60:	mul	x9, x9, x11
  403a64:	fmov	d2, x10
  403a68:	ldr	d0, [x12, #3752]
  403a6c:	mov	v2.d[1], x9
  403a70:	ucvtf	v2.2d, v2.2d
  403a74:	fdiv	v2.2d, v2.2d, v3.2d
  403a78:	fsub	v2.2d, v2.2d, v1.2d
  403a7c:	fmul	v0.2d, v2.2d, v0.d[0]
  403a80:	fadd	v0.2d, v1.2d, v0.2d
  403a84:	str	q0, [x8, #48]
  403a88:	ldur	q0, [x21, #136]
  403a8c:	ldur	q1, [x25, #136]
  403a90:	stur	q0, [x25, #136]
  403a94:	sub	v1.2d, v0.2d, v1.2d
  403a98:	fmov	x10, d1
  403a9c:	mov	x9, v1.d[1]
  403aa0:	mul	x10, x10, x11
  403aa4:	ldr	q1, [x8, #64]
  403aa8:	mul	x9, x9, x11
  403aac:	fmov	d2, x10
  403ab0:	ldr	d0, [x12, #3752]
  403ab4:	mov	v2.d[1], x9
  403ab8:	ucvtf	v2.2d, v2.2d
  403abc:	fdiv	v2.2d, v2.2d, v3.2d
  403ac0:	fsub	v2.2d, v2.2d, v1.2d
  403ac4:	fmul	v0.2d, v2.2d, v0.d[0]
  403ac8:	fadd	v0.2d, v1.2d, v0.2d
  403acc:	str	q0, [x8, #64]
  403ad0:	ldur	q0, [x21, #152]
  403ad4:	ldur	q1, [x25, #152]
  403ad8:	stur	q0, [x25, #152]
  403adc:	sub	v1.2d, v0.2d, v1.2d
  403ae0:	fmov	x10, d1
  403ae4:	mov	x9, v1.d[1]
  403ae8:	mul	x10, x10, x11
  403aec:	ldr	q1, [x8, #80]
  403af0:	mul	x9, x9, x11
  403af4:	fmov	d2, x10
  403af8:	ldr	d0, [x12, #3752]
  403afc:	mov	v2.d[1], x9
  403b00:	ucvtf	v2.2d, v2.2d
  403b04:	fdiv	v2.2d, v2.2d, v3.2d
  403b08:	fsub	v2.2d, v2.2d, v1.2d
  403b0c:	fmul	v0.2d, v2.2d, v0.d[0]
  403b10:	fadd	v0.2d, v1.2d, v0.2d
  403b14:	str	q0, [x8, #80]
  403b18:	ldur	q0, [x21, #168]
  403b1c:	ldur	q1, [x25, #168]
  403b20:	stur	q0, [x25, #168]
  403b24:	sub	v1.2d, v0.2d, v1.2d
  403b28:	fmov	x10, d1
  403b2c:	mov	x9, v1.d[1]
  403b30:	mul	x10, x10, x11
  403b34:	ldr	q1, [x8, #96]
  403b38:	mul	x9, x9, x11
  403b3c:	fmov	d2, x10
  403b40:	ldr	d0, [x12, #3752]
  403b44:	mov	v2.d[1], x9
  403b48:	ucvtf	v2.2d, v2.2d
  403b4c:	fdiv	v2.2d, v2.2d, v3.2d
  403b50:	fsub	v2.2d, v2.2d, v1.2d
  403b54:	fmul	v0.2d, v2.2d, v0.d[0]
  403b58:	fadd	v0.2d, v1.2d, v0.2d
  403b5c:	str	q0, [x8, #96]
  403b60:	ldur	q0, [x21, #184]
  403b64:	ldur	q1, [x25, #184]
  403b68:	stur	q0, [x25, #184]
  403b6c:	sub	v1.2d, v0.2d, v1.2d
  403b70:	fmov	x10, d1
  403b74:	mov	x9, v1.d[1]
  403b78:	mul	x10, x10, x11
  403b7c:	ldr	q1, [x8, #112]
  403b80:	mul	x9, x9, x11
  403b84:	fmov	d2, x10
  403b88:	ldr	d0, [x12, #3752]
  403b8c:	mov	v2.d[1], x9
  403b90:	ucvtf	v2.2d, v2.2d
  403b94:	fdiv	v2.2d, v2.2d, v3.2d
  403b98:	fsub	v2.2d, v2.2d, v1.2d
  403b9c:	fmul	v0.2d, v2.2d, v0.d[0]
  403ba0:	fadd	v0.2d, v1.2d, v0.2d
  403ba4:	str	q0, [x8, #112]
  403ba8:	ldur	q0, [x21, #200]
  403bac:	ldur	q1, [x25, #200]
  403bb0:	stur	q0, [x25, #200]
  403bb4:	sub	v1.2d, v0.2d, v1.2d
  403bb8:	fmov	x10, d1
  403bbc:	mov	x9, v1.d[1]
  403bc0:	mul	x10, x10, x11
  403bc4:	ldr	q0, [x8, #128]
  403bc8:	mul	x9, x9, x11
  403bcc:	fmov	d1, x10
  403bd0:	mov	v1.d[1], x9
  403bd4:	ldr	d2, [x12, #3752]
  403bd8:	ucvtf	v1.2d, v1.2d
  403bdc:	fdiv	v1.2d, v1.2d, v3.2d
  403be0:	fsub	v1.2d, v1.2d, v0.2d
  403be4:	fmul	v1.2d, v1.2d, v2.d[0]
  403be8:	fadd	v0.2d, v0.2d, v1.2d
  403bec:	str	q0, [x8, #128]
  403bf0:	b	403c40 <ferror@plt+0x1540>
  403bf4:	mov	x8, xzr
  403bf8:	add	x11, x25, x8
  403bfc:	ldr	x10, [x9, x8]
  403c00:	ldr	x12, [x11, #24]
  403c04:	ldr	d0, [x11, #216]
  403c08:	add	x8, x8, #0x8
  403c0c:	str	x10, [x11, #24]
  403c10:	sub	x10, x10, x12
  403c14:	adrp	x12, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403c18:	ldr	d1, [x12, #3752]
  403c1c:	mul	x10, x10, x22
  403c20:	ucvtf	d2, x10
  403c24:	fdiv	d2, d2, d4
  403c28:	fsub	d2, d2, d0
  403c2c:	fmul	d1, d1, d2
  403c30:	fadd	d0, d0, d1
  403c34:	cmp	x8, #0xc0
  403c38:	str	d0, [x11, #216]
  403c3c:	b.ne	403bf8 <ferror@plt+0x14f8>  // b.any
  403c40:	cmp	x24, x21
  403c44:	str	q4, [sp, #32]
  403c48:	b.eq	403c68 <ferror@plt+0x1568>  // b.none
  403c4c:	ldp	x20, x0, [x24]
  403c50:	bl	402470 <free@plt>
  403c54:	mov	x0, x24
  403c58:	bl	402470 <free@plt>
  403c5c:	cmp	x20, x21
  403c60:	mov	x24, x20
  403c64:	b.ne	403c4c <ferror@plt+0x154c>  // b.any
  403c68:	ldp	x24, x0, [x21]
  403c6c:	bl	402470 <free@plt>
  403c70:	mov	x0, x21
  403c74:	bl	402470 <free@plt>
  403c78:	ldr	q4, [sp, #32]
  403c7c:	ldr	x25, [x25]
  403c80:	cbnz	x25, 403630 <ferror@plt+0xf30>
  403c84:	ldr	w8, [x26, #3772]
  403c88:	mov	x24, #0xf7cf                	// #63439
  403c8c:	movk	x24, #0xe353, lsl #16
  403c90:	movk	x24, #0x9ba5, lsl #32
  403c94:	mov	x28, xzr
  403c98:	mov	x21, x19
  403c9c:	mov	x25, x23
  403ca0:	movk	x24, #0x20c4, lsl #48
  403ca4:	sub	w2, w8, w28
  403ca8:	sub	x0, x29, #0x8
  403cac:	mov	w1, #0x1                   	// #1
  403cb0:	bl	402250 <poll@plt>
  403cb4:	cmp	w0, #0x1
  403cb8:	b.lt	403d14 <ferror@plt+0x1614>  // b.tstop
  403cbc:	ldurb	w8, [x29, #-2]
  403cc0:	tbz	w8, #0, 403d14 <ferror@plt+0x1614>
  403cc4:	ldr	w0, [sp, #28]
  403cc8:	mov	x1, xzr
  403ccc:	mov	x2, xzr
  403cd0:	bl	4022f0 <accept@plt>
  403cd4:	tbnz	w0, #31, 403d14 <ferror@plt+0x1614>
  403cd8:	adrp	x8, 420000 <ferror@plt+0x1d900>
  403cdc:	ldr	w8, [x8, #916]
  403ce0:	mov	w20, w0
  403ce4:	cmp	w8, #0x5
  403ce8:	b.ge	403d0c <ferror@plt+0x160c>  // b.tcont
  403cec:	bl	4021a0 <fork@plt>
  403cf0:	cbz	w0, 403d50 <ferror@plt+0x1650>
  403cf4:	cmp	w0, #0x1
  403cf8:	b.lt	403d0c <ferror@plt+0x160c>  // b.tstop
  403cfc:	adrp	x9, 420000 <ferror@plt+0x1d900>
  403d00:	ldr	w8, [x9, #916]
  403d04:	add	w8, w8, #0x1
  403d08:	str	w8, [x9, #916]
  403d0c:	mov	w0, w20
  403d10:	bl	4023a0 <close@plt>
  403d14:	adrp	x8, 420000 <ferror@plt+0x1d900>
  403d18:	ldr	w8, [x8, #916]
  403d1c:	cbz	w8, 4035d8 <ferror@plt+0xed8>
  403d20:	sub	x1, x29, #0xc
  403d24:	mov	w0, #0xffffffff            	// #-1
  403d28:	mov	w2, #0x1                   	// #1
  403d2c:	bl	4026a0 <waitpid@plt>
  403d30:	cmp	w0, #0x1
  403d34:	b.lt	4035d8 <ferror@plt+0xed8>  // b.tstop
  403d38:	adrp	x9, 420000 <ferror@plt+0x1d900>
  403d3c:	ldr	w8, [x9, #916]
  403d40:	subs	w8, w8, #0x1
  403d44:	str	w8, [x9, #916]
  403d48:	b.eq	4035d8 <ferror@plt+0xed8>  // b.none
  403d4c:	b	403d20 <ferror@plt+0x1620>
  403d50:	adrp	x1, 40e000 <ferror@plt+0xb900>
  403d54:	add	x1, x1, #0x254
  403d58:	mov	w0, w20
  403d5c:	bl	4022d0 <fdopen@plt>
  403d60:	cbz	x0, 403d6c <ferror@plt+0x166c>
  403d64:	mov	w1, wzr
  403d68:	bl	4040a0 <ferror@plt+0x19a0>
  403d6c:	mov	w0, wzr
  403d70:	bl	4020b0 <exit@plt>
  403d74:	stp	x29, x30, [sp, #-96]!
  403d78:	stp	x28, x27, [sp, #16]
  403d7c:	stp	x26, x25, [sp, #32]
  403d80:	stp	x24, x23, [sp, #48]
  403d84:	stp	x22, x21, [sp, #64]
  403d88:	stp	x20, x19, [sp, #80]
  403d8c:	mov	x29, sp
  403d90:	sub	sp, sp, #0x1, lsl #12
  403d94:	sub	sp, sp, #0x10
  403d98:	mov	x19, x0
  403d9c:	add	x0, sp, #0x8
  403da0:	mov	w1, #0x1000                	// #4096
  403da4:	mov	x2, x19
  403da8:	add	x21, sp, #0x8
  403dac:	bl	4026d0 <fgets@plt>
  403db0:	cbz	x0, 403f6c <ferror@plt+0x186c>
  403db4:	adrp	x23, 40e000 <ferror@plt+0xb900>
  403db8:	adrp	x24, 40e000 <ferror@plt+0xb900>
  403dbc:	mov	x28, xzr
  403dc0:	orr	x20, x21, #0x1
  403dc4:	add	x23, x23, #0x256
  403dc8:	add	x24, x24, #0xb18
  403dcc:	b	403df8 <ferror@plt+0x16f8>
  403dd0:	adrp	x0, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403dd4:	mov	w2, #0x7f                  	// #127
  403dd8:	add	x0, x0, #0xe24
  403ddc:	mov	x1, x20
  403de0:	bl	402600 <strncpy@plt>
  403de4:	add	x0, sp, #0x8
  403de8:	mov	w1, #0x1000                	// #4096
  403dec:	mov	x2, x19
  403df0:	bl	4026d0 <fgets@plt>
  403df4:	cbz	x0, 403f48 <ferror@plt+0x1848>
  403df8:	ldrb	w8, [sp, #8]
  403dfc:	cmp	w8, #0x23
  403e00:	b.ne	403e44 <ferror@plt+0x1744>  // b.any
  403e04:	add	x0, sp, #0x8
  403e08:	bl	4020a0 <strlen@plt>
  403e0c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403e10:	ldrb	w8, [x8, #3620]
  403e14:	add	x9, x0, x21
  403e18:	sturb	wzr, [x9, #-1]
  403e1c:	cbz	w8, 403dd0 <ferror@plt+0x16d0>
  403e20:	adrp	x0, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403e24:	add	x0, x0, #0xe24
  403e28:	mov	x1, x20
  403e2c:	bl	402410 <strcmp@plt>
  403e30:	cbz	w0, 403dd0 <ferror@plt+0x16d0>
  403e34:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403e38:	mov	w9, #0x1                   	// #1
  403e3c:	str	w9, [x8, #3588]
  403e40:	b	403dd0 <ferror@plt+0x16d0>
  403e44:	mov	w0, #0x1f8                 	// #504
  403e48:	bl	402230 <malloc@plt>
  403e4c:	cbz	x0, 403f90 <ferror@plt+0x1890>
  403e50:	mov	x25, x0
  403e54:	add	x0, sp, #0x8
  403e58:	mov	w1, #0x20                  	// #32
  403e5c:	bl	4024d0 <strchr@plt>
  403e60:	cbz	x0, 403f90 <ferror@plt+0x1890>
  403e64:	adrp	x1, 40e000 <ferror@plt+0xb900>
  403e68:	mov	x27, x0
  403e6c:	add	x2, x25, #0x10
  403e70:	add	x0, sp, #0x8
  403e74:	add	x1, x1, #0x251
  403e78:	strb	wzr, [x27], #1
  403e7c:	bl	4025f0 <__isoc99_sscanf@plt>
  403e80:	cmp	w0, #0x1
  403e84:	b.ne	403f90 <ferror@plt+0x1890>  // b.any
  403e88:	mov	w1, #0x20                  	// #32
  403e8c:	mov	x0, x27
  403e90:	bl	4024d0 <strchr@plt>
  403e94:	cbz	x0, 403f90 <ferror@plt+0x1890>
  403e98:	mov	x26, x0
  403e9c:	strb	wzr, [x0]
  403ea0:	mov	x0, x27
  403ea4:	bl	402380 <strdup@plt>
  403ea8:	add	x22, x25, #0xd8
  403eac:	mov	w21, #0x198                 	// #408
  403eb0:	str	x0, [x25, #8]
  403eb4:	add	x26, x26, #0x1
  403eb8:	mov	w1, #0x20                  	// #32
  403ebc:	mov	x0, x26
  403ec0:	bl	4024d0 <strchr@plt>
  403ec4:	cbz	x0, 403f90 <ferror@plt+0x1890>
  403ec8:	mov	x27, x0
  403ecc:	sub	x2, x22, #0xc0
  403ed0:	mov	x0, x26
  403ed4:	mov	x1, x23
  403ed8:	strb	wzr, [x27], #1
  403edc:	bl	4025f0 <__isoc99_sscanf@plt>
  403ee0:	cmp	w0, #0x1
  403ee4:	b.ne	403f90 <ferror@plt+0x1890>  // b.any
  403ee8:	ldur	x8, [x22, #-192]
  403eec:	mov	w1, #0x20                  	// #32
  403ef0:	mov	x0, x27
  403ef4:	str	w8, [x25, x21]
  403ef8:	bl	4024d0 <strchr@plt>
  403efc:	cbz	x0, 403f90 <ferror@plt+0x1890>
  403f00:	mov	x26, x0
  403f04:	strb	wzr, [x0]
  403f08:	add	x2, sp, #0x4
  403f0c:	mov	x0, x27
  403f10:	mov	x1, x24
  403f14:	bl	4025f0 <__isoc99_sscanf@plt>
  403f18:	cmp	w0, #0x1
  403f1c:	b.ne	403f90 <ferror@plt+0x1890>  // b.any
  403f20:	ldr	s0, [sp, #4]
  403f24:	add	x21, x21, #0x4
  403f28:	cmp	x21, #0x1f8
  403f2c:	ucvtf	d0, d0
  403f30:	str	d0, [x22], #8
  403f34:	b.ne	403eb4 <ferror@plt+0x17b4>  // b.any
  403f38:	str	x28, [x25]
  403f3c:	mov	x28, x25
  403f40:	add	x21, sp, #0x8
  403f44:	b	403de4 <ferror@plt+0x16e4>
  403f48:	cbz	x28, 403f6c <ferror@plt+0x186c>
  403f4c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403f50:	ldr	x9, [x8, #3568]
  403f54:	ldr	x10, [x28]
  403f58:	str	x9, [x28]
  403f5c:	str	x28, [x8, #3568]
  403f60:	mov	x9, x28
  403f64:	mov	x28, x10
  403f68:	cbnz	x10, 403f54 <ferror@plt+0x1854>
  403f6c:	add	sp, sp, #0x1, lsl #12
  403f70:	add	sp, sp, #0x10
  403f74:	ldp	x20, x19, [sp, #80]
  403f78:	ldp	x22, x21, [sp, #64]
  403f7c:	ldp	x24, x23, [sp, #48]
  403f80:	ldp	x26, x25, [sp, #32]
  403f84:	ldp	x28, x27, [sp, #16]
  403f88:	ldp	x29, x30, [sp], #96
  403f8c:	ret
  403f90:	bl	4023e0 <abort@plt>
  403f94:	sub	sp, sp, #0x50
  403f98:	add	x0, sp, #0x8
  403f9c:	mov	w1, wzr
  403fa0:	stp	x29, x30, [sp, #64]
  403fa4:	add	x29, sp, #0x40
  403fa8:	bl	40b240 <ferror@plt+0x8b40>
  403fac:	tbnz	w0, #31, 404060 <ferror@plt+0x1960>
  403fb0:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403fb4:	ldrb	w8, [x8, #3608]
  403fb8:	cbz	w8, 403ff4 <ferror@plt+0x18f4>
  403fbc:	add	x0, sp, #0x8
  403fc0:	bl	4093bc <ferror@plt+0x6cbc>
  403fc4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  403fc8:	ldr	w8, [x8, #3576]
  403fcc:	mov	w9, #0x1                   	// #1
  403fd0:	add	x0, sp, #0x8
  403fd4:	mov	w1, wzr
  403fd8:	sub	w8, w8, #0x1
  403fdc:	lsl	w2, w9, w8
  403fe0:	bl	40ba40 <ferror@plt+0x9340>
  403fe4:	tbnz	w0, #31, 404068 <ferror@plt+0x1968>
  403fe8:	adrp	x1, 404000 <ferror@plt+0x1900>
  403fec:	add	x1, x1, #0xb58
  403ff0:	b	40400c <ferror@plt+0x190c>
  403ff4:	add	x0, sp, #0x8
  403ff8:	mov	w1, #0x2                   	// #2
  403ffc:	bl	40b758 <ferror@plt+0x9058>
  404000:	tbnz	w0, #31, 404068 <ferror@plt+0x1968>
  404004:	adrp	x1, 404000 <ferror@plt+0x1900>
  404008:	add	x1, x1, #0xd48
  40400c:	add	x0, sp, #0x8
  404010:	mov	x2, xzr
  404014:	mov	w3, wzr
  404018:	bl	40bcd8 <ferror@plt+0x95d8>
  40401c:	tbnz	w0, #31, 40407c <ferror@plt+0x197c>
  404020:	add	x0, sp, #0x8
  404024:	bl	40b070 <ferror@plt+0x8970>
  404028:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40402c:	ldr	x9, [x8, #3568]
  404030:	str	xzr, [x8, #3568]
  404034:	cbz	x9, 404054 <ferror@plt+0x1954>
  404038:	mov	x10, xzr
  40403c:	ldr	x11, [x9]
  404040:	str	x10, [x9]
  404044:	str	x9, [x8, #3568]
  404048:	mov	x10, x9
  40404c:	mov	x9, x11
  404050:	cbnz	x11, 40403c <ferror@plt+0x193c>
  404054:	ldp	x29, x30, [sp, #64]
  404058:	add	sp, sp, #0x50
  40405c:	ret
  404060:	mov	w0, #0x1                   	// #1
  404064:	bl	4020b0 <exit@plt>
  404068:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40406c:	add	x0, x0, #0x25b
  404070:	bl	4020c0 <perror@plt>
  404074:	mov	w0, #0x1                   	// #1
  404078:	bl	4020b0 <exit@plt>
  40407c:	adrp	x8, 420000 <ferror@plt+0x1d900>
  404080:	ldr	x3, [x8, #880]
  404084:	adrp	x0, 40e000 <ferror@plt+0xb900>
  404088:	add	x0, x0, #0x274
  40408c:	mov	w1, #0x10                  	// #16
  404090:	mov	w2, #0x1                   	// #1
  404094:	bl	4024f0 <fwrite@plt>
  404098:	mov	w0, #0x1                   	// #1
  40409c:	bl	4020b0 <exit@plt>
  4040a0:	sub	sp, sp, #0x70
  4040a4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4040a8:	ldr	w8, [x8, #3596]
  4040ac:	stp	x22, x21, [sp, #80]
  4040b0:	stp	x20, x19, [sp, #96]
  4040b4:	mov	w21, w1
  4040b8:	mov	x19, x0
  4040bc:	stp	x29, x30, [sp, #16]
  4040c0:	stp	x28, x27, [sp, #32]
  4040c4:	stp	x26, x25, [sp, #48]
  4040c8:	stp	x24, x23, [sp, #64]
  4040cc:	add	x29, sp, #0x10
  4040d0:	cbz	w8, 404134 <ferror@plt+0x1a34>
  4040d4:	mov	x0, x19
  4040d8:	bl	4097b4 <ferror@plt+0x70b4>
  4040dc:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4040e0:	ldr	x27, [x8, #3600]
  4040e4:	str	x0, [sp, #8]
  4040e8:	cbz	x0, 404140 <ferror@plt+0x1a40>
  4040ec:	mov	x20, x0
  4040f0:	bl	409b78 <ferror@plt+0x7478>
  4040f4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  4040f8:	ldr	w8, [x8, #3788]
  4040fc:	mov	x0, x20
  404100:	cmp	w8, #0x0
  404104:	cset	w1, ne  // ne = any
  404108:	bl	409850 <ferror@plt+0x7150>
  40410c:	adrp	x1, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404110:	add	x1, x1, #0xe24
  404114:	mov	x0, x20
  404118:	bl	40985c <ferror@plt+0x715c>
  40411c:	mov	x0, x20
  404120:	bl	409b78 <ferror@plt+0x7478>
  404124:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404128:	ldr	x26, [x8, #3568]
  40412c:	cbnz	x26, 404168 <ferror@plt+0x1a68>
  404130:	b	404b18 <ferror@plt+0x2418>
  404134:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404138:	ldr	x27, [x8, #3600]
  40413c:	str	xzr, [sp, #8]
  404140:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404144:	adrp	x2, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404148:	add	x1, x1, #0x285
  40414c:	add	x2, x2, #0xe24
  404150:	mov	x0, x19
  404154:	bl	4026c0 <fprintf@plt>
  404158:	mov	x20, xzr
  40415c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404160:	ldr	x26, [x8, #3568]
  404164:	cbz	x26, 404b18 <ferror@plt+0x2418>
  404168:	cbz	w21, 40465c <ferror@plt+0x1f5c>
  40416c:	adrp	x22, 40e000 <ferror@plt+0xb900>
  404170:	adrp	x28, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404174:	add	x22, x22, #0x4b7
  404178:	adrp	x21, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40417c:	b	4043ec <ferror@plt+0x1cec>
  404180:	ldr	w2, [x26, #16]
  404184:	ldr	x3, [x26, #8]
  404188:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40418c:	mov	x0, x19
  404190:	add	x1, x1, #0x4b0
  404194:	bl	4026c0 <fprintf@plt>
  404198:	ldr	d0, [x25, #216]
  40419c:	ldr	x2, [x25, #24]
  4041a0:	mov	x0, x19
  4041a4:	mov	x1, x22
  4041a8:	fcvtzu	w3, d0
  4041ac:	bl	4026c0 <fprintf@plt>
  4041b0:	ldr	d0, [x25, #224]
  4041b4:	ldr	x2, [x23, #8]
  4041b8:	mov	x0, x19
  4041bc:	mov	x1, x22
  4041c0:	fcvtzu	w3, d0
  4041c4:	bl	4026c0 <fprintf@plt>
  4041c8:	ldr	d0, [x25, #232]
  4041cc:	ldr	x2, [x23, #16]
  4041d0:	mov	x0, x19
  4041d4:	mov	x1, x22
  4041d8:	fcvtzu	w3, d0
  4041dc:	bl	4026c0 <fprintf@plt>
  4041e0:	ldr	d0, [x25, #240]
  4041e4:	ldr	x2, [x23, #24]
  4041e8:	mov	x0, x19
  4041ec:	mov	x1, x22
  4041f0:	fcvtzu	w3, d0
  4041f4:	bl	4026c0 <fprintf@plt>
  4041f8:	ldr	d0, [x25, #248]
  4041fc:	ldr	x2, [x23, #32]
  404200:	mov	x0, x19
  404204:	mov	x1, x22
  404208:	fcvtzu	w3, d0
  40420c:	bl	4026c0 <fprintf@plt>
  404210:	ldr	d0, [x25, #256]
  404214:	ldr	x2, [x23, #40]
  404218:	mov	x0, x19
  40421c:	mov	x1, x22
  404220:	fcvtzu	w3, d0
  404224:	bl	4026c0 <fprintf@plt>
  404228:	ldr	d0, [x25, #264]
  40422c:	ldr	x2, [x23, #48]
  404230:	mov	x0, x19
  404234:	mov	x1, x22
  404238:	fcvtzu	w3, d0
  40423c:	bl	4026c0 <fprintf@plt>
  404240:	ldr	d0, [x25, #272]
  404244:	ldr	x2, [x23, #56]
  404248:	mov	x0, x19
  40424c:	mov	x1, x22
  404250:	fcvtzu	w3, d0
  404254:	bl	4026c0 <fprintf@plt>
  404258:	ldr	d0, [x25, #280]
  40425c:	ldr	x2, [x23, #64]
  404260:	mov	x0, x19
  404264:	mov	x1, x22
  404268:	fcvtzu	w3, d0
  40426c:	bl	4026c0 <fprintf@plt>
  404270:	ldr	d0, [x25, #288]
  404274:	ldr	x2, [x23, #72]
  404278:	mov	x0, x19
  40427c:	mov	x1, x22
  404280:	fcvtzu	w3, d0
  404284:	bl	4026c0 <fprintf@plt>
  404288:	ldr	d0, [x25, #296]
  40428c:	ldr	x2, [x23, #80]
  404290:	mov	x0, x19
  404294:	mov	x1, x22
  404298:	fcvtzu	w3, d0
  40429c:	bl	4026c0 <fprintf@plt>
  4042a0:	ldr	d0, [x25, #304]
  4042a4:	ldr	x2, [x23, #88]
  4042a8:	mov	x0, x19
  4042ac:	mov	x1, x22
  4042b0:	fcvtzu	w3, d0
  4042b4:	bl	4026c0 <fprintf@plt>
  4042b8:	ldr	d0, [x25, #312]
  4042bc:	ldr	x2, [x23, #96]
  4042c0:	mov	x0, x19
  4042c4:	mov	x1, x22
  4042c8:	fcvtzu	w3, d0
  4042cc:	bl	4026c0 <fprintf@plt>
  4042d0:	ldr	d0, [x25, #320]
  4042d4:	ldr	x2, [x23, #104]
  4042d8:	mov	x0, x19
  4042dc:	mov	x1, x22
  4042e0:	fcvtzu	w3, d0
  4042e4:	bl	4026c0 <fprintf@plt>
  4042e8:	ldr	d0, [x25, #328]
  4042ec:	ldr	x2, [x23, #112]
  4042f0:	mov	x0, x19
  4042f4:	mov	x1, x22
  4042f8:	fcvtzu	w3, d0
  4042fc:	bl	4026c0 <fprintf@plt>
  404300:	ldr	d0, [x25, #336]
  404304:	ldr	x2, [x23, #120]
  404308:	mov	x0, x19
  40430c:	mov	x1, x22
  404310:	fcvtzu	w3, d0
  404314:	bl	4026c0 <fprintf@plt>
  404318:	ldr	d0, [x25, #344]
  40431c:	ldr	x2, [x23, #128]
  404320:	mov	x0, x19
  404324:	mov	x1, x22
  404328:	fcvtzu	w3, d0
  40432c:	bl	4026c0 <fprintf@plt>
  404330:	ldr	d0, [x25, #352]
  404334:	ldr	x2, [x23, #136]
  404338:	mov	x0, x19
  40433c:	mov	x1, x22
  404340:	fcvtzu	w3, d0
  404344:	bl	4026c0 <fprintf@plt>
  404348:	ldr	d0, [x25, #360]
  40434c:	ldr	x2, [x23, #144]
  404350:	mov	x0, x19
  404354:	mov	x1, x22
  404358:	fcvtzu	w3, d0
  40435c:	bl	4026c0 <fprintf@plt>
  404360:	ldr	d0, [x25, #368]
  404364:	ldr	x2, [x23, #152]
  404368:	mov	x0, x19
  40436c:	mov	x1, x22
  404370:	fcvtzu	w3, d0
  404374:	bl	4026c0 <fprintf@plt>
  404378:	ldr	d0, [x25, #376]
  40437c:	ldr	x2, [x23, #160]
  404380:	mov	x0, x19
  404384:	mov	x1, x22
  404388:	fcvtzu	w3, d0
  40438c:	bl	4026c0 <fprintf@plt>
  404390:	ldr	d0, [x25, #384]
  404394:	ldr	x2, [x23, #168]
  404398:	mov	x0, x19
  40439c:	mov	x1, x22
  4043a0:	fcvtzu	w3, d0
  4043a4:	bl	4026c0 <fprintf@plt>
  4043a8:	ldr	d0, [x25, #392]
  4043ac:	ldr	x2, [x23, #176]
  4043b0:	mov	x0, x19
  4043b4:	mov	x1, x22
  4043b8:	fcvtzu	w3, d0
  4043bc:	bl	4026c0 <fprintf@plt>
  4043c0:	ldr	d0, [x25, #400]
  4043c4:	ldr	x2, [x23, #184]
  4043c8:	mov	x0, x19
  4043cc:	mov	x1, x22
  4043d0:	fcvtzu	w3, d0
  4043d4:	bl	4026c0 <fprintf@plt>
  4043d8:	mov	w0, #0xa                   	// #10
  4043dc:	mov	x1, x19
  4043e0:	bl	402190 <fputc@plt>
  4043e4:	ldr	x26, [x26]
  4043e8:	cbz	x26, 404b18 <ferror@plt+0x2418>
  4043ec:	ldr	w8, [x28, #3616]
  4043f0:	add	x23, x26, #0x18
  4043f4:	cbz	w8, 404450 <ferror@plt+0x1d50>
  4043f8:	cmp	w8, #0x1
  4043fc:	b.lt	404430 <ferror@plt+0x1d30>  // b.tstop
  404400:	ldr	x25, [x26, #8]
  404404:	mov	x24, xzr
  404408:	ldr	x8, [x21, #3760]
  40440c:	mov	x1, x25
  404410:	mov	w2, wzr
  404414:	ldr	x0, [x8, x24, lsl #3]
  404418:	bl	402500 <fnmatch@plt>
  40441c:	cbz	w0, 404450 <ferror@plt+0x1d50>
  404420:	ldrsw	x8, [x28, #3616]
  404424:	add	x24, x24, #0x1
  404428:	cmp	x24, x8
  40442c:	b.lt	404408 <ferror@plt+0x1d08>  // b.tstop
  404430:	cbz	x27, 404450 <ferror@plt+0x1d50>
  404434:	ldr	w8, [x26, #16]
  404438:	mov	x25, x27
  40443c:	ldr	w9, [x25, #16]
  404440:	cmp	w9, w8
  404444:	b.eq	40464c <ferror@plt+0x1f4c>  // b.none
  404448:	ldr	x25, [x25]
  40444c:	cbnz	x25, 40443c <ferror@plt+0x1d3c>
  404450:	mov	x25, x26
  404454:	cbz	x20, 404180 <ferror@plt+0x1a80>
  404458:	ldr	x1, [x26, #8]
  40445c:	mov	x0, x20
  404460:	bl	40985c <ferror@plt+0x715c>
  404464:	mov	x0, x20
  404468:	bl	409b78 <ferror@plt+0x7478>
  40446c:	ldr	w2, [x25, #24]
  404470:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404474:	mov	x0, x20
  404478:	add	x1, x1, #0x352
  40447c:	bl	409f14 <ferror@plt+0x7814>
  404480:	ldr	w2, [x23, #8]
  404484:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404488:	mov	x0, x20
  40448c:	add	x1, x1, #0x35d
  404490:	bl	409f14 <ferror@plt+0x7814>
  404494:	ldr	w2, [x23, #16]
  404498:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40449c:	mov	x0, x20
  4044a0:	add	x1, x1, #0x368
  4044a4:	bl	409f14 <ferror@plt+0x7814>
  4044a8:	ldr	w2, [x23, #24]
  4044ac:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4044b0:	mov	x0, x20
  4044b4:	add	x1, x1, #0x371
  4044b8:	bl	409f14 <ferror@plt+0x7814>
  4044bc:	ldr	w2, [x23, #32]
  4044c0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4044c4:	mov	x0, x20
  4044c8:	add	x1, x1, #0x37a
  4044cc:	bl	409f14 <ferror@plt+0x7814>
  4044d0:	ldr	w2, [x23, #40]
  4044d4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4044d8:	mov	x0, x20
  4044dc:	add	x1, x1, #0x384
  4044e0:	bl	409f14 <ferror@plt+0x7814>
  4044e4:	ldr	w2, [x23, #48]
  4044e8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4044ec:	mov	x0, x20
  4044f0:	add	x1, x1, #0x38e
  4044f4:	bl	409f14 <ferror@plt+0x7814>
  4044f8:	ldr	w2, [x23, #56]
  4044fc:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404500:	mov	x0, x20
  404504:	add	x1, x1, #0x399
  404508:	bl	409f14 <ferror@plt+0x7814>
  40450c:	ldr	w2, [x23, #64]
  404510:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404514:	mov	x0, x20
  404518:	add	x1, x1, #0x3a4
  40451c:	bl	409f14 <ferror@plt+0x7814>
  404520:	ldr	w2, [x23, #72]
  404524:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404528:	mov	x0, x20
  40452c:	add	x1, x1, #0x3ae
  404530:	bl	409f14 <ferror@plt+0x7814>
  404534:	ldr	w2, [x23, #80]
  404538:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40453c:	mov	x0, x20
  404540:	add	x1, x1, #0x3b9
  404544:	bl	409f14 <ferror@plt+0x7814>
  404548:	ldr	w2, [x23, #88]
  40454c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404550:	mov	x0, x20
  404554:	add	x1, x1, #0x3ca
  404558:	bl	409f14 <ferror@plt+0x7814>
  40455c:	ldr	w2, [x23, #96]
  404560:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404564:	mov	x0, x20
  404568:	add	x1, x1, #0x3d9
  40456c:	bl	409f14 <ferror@plt+0x7814>
  404570:	ldr	w2, [x23, #104]
  404574:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404578:	mov	x0, x20
  40457c:	add	x1, x1, #0x3e7
  404580:	bl	409f14 <ferror@plt+0x7814>
  404584:	ldr	w2, [x23, #112]
  404588:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40458c:	mov	x0, x20
  404590:	add	x1, x1, #0x3f7
  404594:	bl	409f14 <ferror@plt+0x7814>
  404598:	ldr	w2, [x23, #120]
  40459c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4045a0:	mov	x0, x20
  4045a4:	add	x1, x1, #0x406
  4045a8:	bl	409f14 <ferror@plt+0x7814>
  4045ac:	ldr	w2, [x23, #128]
  4045b0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4045b4:	mov	x0, x20
  4045b8:	add	x1, x1, #0x417
  4045bc:	bl	409f14 <ferror@plt+0x7814>
  4045c0:	ldr	w2, [x23, #136]
  4045c4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4045c8:	mov	x0, x20
  4045cc:	add	x1, x1, #0x429
  4045d0:	bl	409f14 <ferror@plt+0x7814>
  4045d4:	ldr	w2, [x23, #144]
  4045d8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4045dc:	mov	x0, x20
  4045e0:	add	x1, x1, #0x43b
  4045e4:	bl	409f14 <ferror@plt+0x7814>
  4045e8:	ldr	w2, [x23, #152]
  4045ec:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4045f0:	mov	x0, x20
  4045f4:	add	x1, x1, #0x44a
  4045f8:	bl	409f14 <ferror@plt+0x7814>
  4045fc:	ldr	w2, [x23, #160]
  404600:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404604:	mov	x0, x20
  404608:	add	x1, x1, #0x45e
  40460c:	bl	409f14 <ferror@plt+0x7814>
  404610:	ldr	w2, [x23, #168]
  404614:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404618:	mov	x0, x20
  40461c:	add	x1, x1, #0x46f
  404620:	bl	409f14 <ferror@plt+0x7814>
  404624:	ldr	w2, [x23, #176]
  404628:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40462c:	mov	x0, x20
  404630:	add	x1, x1, #0x47d
  404634:	bl	409f14 <ferror@plt+0x7814>
  404638:	mov	x0, x20
  40463c:	bl	409bc8 <ferror@plt+0x74c8>
  404640:	ldr	x26, [x26]
  404644:	cbnz	x26, 4043ec <ferror@plt+0x1cec>
  404648:	b	404b18 <ferror@plt+0x2418>
  40464c:	mov	x23, x25
  404650:	ldr	x27, [x23], #24
  404654:	cbnz	x20, 404458 <ferror@plt+0x1d58>
  404658:	b	404180 <ferror@plt+0x1a80>
  40465c:	adrp	x22, 40e000 <ferror@plt+0xb900>
  404660:	adrp	x23, 40e000 <ferror@plt+0xb900>
  404664:	adrp	x24, 40e000 <ferror@plt+0xb900>
  404668:	adrp	x27, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40466c:	add	x22, x22, #0x4b7
  404670:	add	x23, x23, #0x46f
  404674:	add	x24, x24, #0x47d
  404678:	adrp	x28, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40467c:	b	4048ec <ferror@plt+0x21ec>
  404680:	ldr	w2, [x26, #16]
  404684:	ldr	x3, [x26, #8]
  404688:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40468c:	mov	x0, x19
  404690:	add	x1, x1, #0x4b0
  404694:	bl	4026c0 <fprintf@plt>
  404698:	ldr	d0, [x26, #216]
  40469c:	ldr	x2, [x26, #24]
  4046a0:	mov	x0, x19
  4046a4:	mov	x1, x22
  4046a8:	fcvtzu	w3, d0
  4046ac:	bl	4026c0 <fprintf@plt>
  4046b0:	ldr	d0, [x26, #224]
  4046b4:	ldr	x2, [x26, #32]
  4046b8:	mov	x0, x19
  4046bc:	mov	x1, x22
  4046c0:	fcvtzu	w3, d0
  4046c4:	bl	4026c0 <fprintf@plt>
  4046c8:	ldr	d0, [x26, #232]
  4046cc:	ldr	x2, [x26, #40]
  4046d0:	mov	x0, x19
  4046d4:	mov	x1, x22
  4046d8:	fcvtzu	w3, d0
  4046dc:	bl	4026c0 <fprintf@plt>
  4046e0:	ldr	d0, [x26, #240]
  4046e4:	ldr	x2, [x26, #48]
  4046e8:	mov	x0, x19
  4046ec:	mov	x1, x22
  4046f0:	fcvtzu	w3, d0
  4046f4:	bl	4026c0 <fprintf@plt>
  4046f8:	ldr	d0, [x26, #248]
  4046fc:	ldr	x2, [x26, #56]
  404700:	mov	x0, x19
  404704:	mov	x1, x22
  404708:	fcvtzu	w3, d0
  40470c:	bl	4026c0 <fprintf@plt>
  404710:	ldr	d0, [x26, #256]
  404714:	ldr	x2, [x26, #64]
  404718:	mov	x0, x19
  40471c:	mov	x1, x22
  404720:	fcvtzu	w3, d0
  404724:	bl	4026c0 <fprintf@plt>
  404728:	ldr	d0, [x26, #264]
  40472c:	ldr	x2, [x26, #72]
  404730:	mov	x0, x19
  404734:	mov	x1, x22
  404738:	fcvtzu	w3, d0
  40473c:	bl	4026c0 <fprintf@plt>
  404740:	ldr	d0, [x26, #272]
  404744:	ldr	x2, [x26, #80]
  404748:	mov	x0, x19
  40474c:	mov	x1, x22
  404750:	fcvtzu	w3, d0
  404754:	bl	4026c0 <fprintf@plt>
  404758:	ldr	d0, [x26, #280]
  40475c:	ldr	x2, [x26, #88]
  404760:	mov	x0, x19
  404764:	mov	x1, x22
  404768:	fcvtzu	w3, d0
  40476c:	bl	4026c0 <fprintf@plt>
  404770:	ldr	d0, [x26, #288]
  404774:	ldr	x2, [x26, #96]
  404778:	mov	x0, x19
  40477c:	mov	x1, x22
  404780:	fcvtzu	w3, d0
  404784:	bl	4026c0 <fprintf@plt>
  404788:	ldr	d0, [x26, #296]
  40478c:	ldr	x2, [x26, #104]
  404790:	mov	x0, x19
  404794:	mov	x1, x22
  404798:	fcvtzu	w3, d0
  40479c:	bl	4026c0 <fprintf@plt>
  4047a0:	ldr	d0, [x26, #304]
  4047a4:	ldr	x2, [x26, #112]
  4047a8:	mov	x0, x19
  4047ac:	mov	x1, x22
  4047b0:	fcvtzu	w3, d0
  4047b4:	bl	4026c0 <fprintf@plt>
  4047b8:	ldr	d0, [x26, #312]
  4047bc:	ldr	x2, [x26, #120]
  4047c0:	mov	x0, x19
  4047c4:	mov	x1, x22
  4047c8:	fcvtzu	w3, d0
  4047cc:	bl	4026c0 <fprintf@plt>
  4047d0:	ldr	d0, [x26, #320]
  4047d4:	ldr	x2, [x26, #128]
  4047d8:	mov	x0, x19
  4047dc:	mov	x1, x22
  4047e0:	fcvtzu	w3, d0
  4047e4:	bl	4026c0 <fprintf@plt>
  4047e8:	ldr	d0, [x26, #328]
  4047ec:	ldr	x2, [x26, #136]
  4047f0:	mov	x0, x19
  4047f4:	mov	x1, x22
  4047f8:	fcvtzu	w3, d0
  4047fc:	bl	4026c0 <fprintf@plt>
  404800:	ldr	d0, [x26, #336]
  404804:	ldr	x2, [x26, #144]
  404808:	mov	x0, x19
  40480c:	mov	x1, x22
  404810:	fcvtzu	w3, d0
  404814:	bl	4026c0 <fprintf@plt>
  404818:	ldr	d0, [x26, #344]
  40481c:	ldr	x2, [x26, #152]
  404820:	mov	x0, x19
  404824:	mov	x1, x22
  404828:	fcvtzu	w3, d0
  40482c:	bl	4026c0 <fprintf@plt>
  404830:	ldr	d0, [x26, #352]
  404834:	ldr	x2, [x26, #160]
  404838:	mov	x0, x19
  40483c:	mov	x1, x22
  404840:	fcvtzu	w3, d0
  404844:	bl	4026c0 <fprintf@plt>
  404848:	ldr	d0, [x26, #360]
  40484c:	ldr	x2, [x26, #168]
  404850:	mov	x0, x19
  404854:	mov	x1, x22
  404858:	fcvtzu	w3, d0
  40485c:	bl	4026c0 <fprintf@plt>
  404860:	ldr	d0, [x26, #368]
  404864:	ldr	x2, [x26, #176]
  404868:	mov	x0, x19
  40486c:	mov	x1, x22
  404870:	fcvtzu	w3, d0
  404874:	bl	4026c0 <fprintf@plt>
  404878:	ldr	d0, [x26, #376]
  40487c:	ldr	x2, [x26, #184]
  404880:	mov	x0, x19
  404884:	mov	x1, x22
  404888:	fcvtzu	w3, d0
  40488c:	bl	4026c0 <fprintf@plt>
  404890:	ldr	d0, [x26, #384]
  404894:	ldr	x2, [x26, #192]
  404898:	mov	x0, x19
  40489c:	mov	x1, x22
  4048a0:	fcvtzu	w3, d0
  4048a4:	bl	4026c0 <fprintf@plt>
  4048a8:	ldr	d0, [x26, #392]
  4048ac:	ldr	x2, [x26, #200]
  4048b0:	mov	x0, x19
  4048b4:	mov	x1, x22
  4048b8:	fcvtzu	w3, d0
  4048bc:	bl	4026c0 <fprintf@plt>
  4048c0:	ldr	d0, [x26, #400]
  4048c4:	ldr	x2, [x26, #208]
  4048c8:	mov	x0, x19
  4048cc:	mov	x1, x22
  4048d0:	fcvtzu	w3, d0
  4048d4:	bl	4026c0 <fprintf@plt>
  4048d8:	mov	w0, #0xa                   	// #10
  4048dc:	mov	x1, x19
  4048e0:	bl	402190 <fputc@plt>
  4048e4:	ldr	x26, [x26]
  4048e8:	cbz	x26, 404b18 <ferror@plt+0x2418>
  4048ec:	ldr	w8, [x27, #3616]
  4048f0:	cbz	w8, 404930 <ferror@plt+0x2230>
  4048f4:	cmp	w8, #0x1
  4048f8:	b.lt	4048e4 <ferror@plt+0x21e4>  // b.tstop
  4048fc:	ldr	x25, [x26, #8]
  404900:	mov	x21, xzr
  404904:	ldr	x8, [x28, #3760]
  404908:	mov	x1, x25
  40490c:	mov	w2, wzr
  404910:	ldr	x0, [x8, x21, lsl #3]
  404914:	bl	402500 <fnmatch@plt>
  404918:	cbz	w0, 404930 <ferror@plt+0x2230>
  40491c:	ldrsw	x8, [x27, #3616]
  404920:	add	x21, x21, #0x1
  404924:	cmp	x21, x8
  404928:	b.lt	404904 <ferror@plt+0x2204>  // b.tstop
  40492c:	b	4048e4 <ferror@plt+0x21e4>
  404930:	cbz	x20, 404680 <ferror@plt+0x1f80>
  404934:	ldr	x1, [x26, #8]
  404938:	mov	x0, x20
  40493c:	bl	40985c <ferror@plt+0x715c>
  404940:	mov	x0, x20
  404944:	bl	409b78 <ferror@plt+0x7478>
  404948:	ldr	w2, [x26, #24]
  40494c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404950:	mov	x0, x20
  404954:	add	x1, x1, #0x352
  404958:	bl	409f14 <ferror@plt+0x7814>
  40495c:	ldr	w2, [x26, #32]
  404960:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404964:	mov	x0, x20
  404968:	add	x1, x1, #0x35d
  40496c:	bl	409f14 <ferror@plt+0x7814>
  404970:	ldr	w2, [x26, #40]
  404974:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404978:	mov	x0, x20
  40497c:	add	x1, x1, #0x368
  404980:	bl	409f14 <ferror@plt+0x7814>
  404984:	ldr	w2, [x26, #48]
  404988:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40498c:	mov	x0, x20
  404990:	add	x1, x1, #0x371
  404994:	bl	409f14 <ferror@plt+0x7814>
  404998:	ldr	w2, [x26, #56]
  40499c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4049a0:	mov	x0, x20
  4049a4:	add	x1, x1, #0x37a
  4049a8:	bl	409f14 <ferror@plt+0x7814>
  4049ac:	ldr	w2, [x26, #64]
  4049b0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4049b4:	mov	x0, x20
  4049b8:	add	x1, x1, #0x384
  4049bc:	bl	409f14 <ferror@plt+0x7814>
  4049c0:	ldr	w2, [x26, #72]
  4049c4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4049c8:	mov	x0, x20
  4049cc:	add	x1, x1, #0x38e
  4049d0:	bl	409f14 <ferror@plt+0x7814>
  4049d4:	ldr	w2, [x26, #80]
  4049d8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4049dc:	mov	x0, x20
  4049e0:	add	x1, x1, #0x399
  4049e4:	bl	409f14 <ferror@plt+0x7814>
  4049e8:	ldr	w2, [x26, #88]
  4049ec:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4049f0:	mov	x0, x20
  4049f4:	add	x1, x1, #0x3a4
  4049f8:	bl	409f14 <ferror@plt+0x7814>
  4049fc:	ldr	w2, [x26, #96]
  404a00:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404a04:	mov	x0, x20
  404a08:	add	x1, x1, #0x3ae
  404a0c:	bl	409f14 <ferror@plt+0x7814>
  404a10:	ldr	w2, [x26, #104]
  404a14:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404a18:	mov	x0, x20
  404a1c:	add	x1, x1, #0x3b9
  404a20:	bl	409f14 <ferror@plt+0x7814>
  404a24:	ldr	w2, [x26, #112]
  404a28:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404a2c:	mov	x0, x20
  404a30:	add	x1, x1, #0x3ca
  404a34:	bl	409f14 <ferror@plt+0x7814>
  404a38:	ldr	w2, [x26, #120]
  404a3c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404a40:	mov	x0, x20
  404a44:	add	x1, x1, #0x3d9
  404a48:	bl	409f14 <ferror@plt+0x7814>
  404a4c:	ldr	w2, [x26, #128]
  404a50:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404a54:	mov	x0, x20
  404a58:	add	x1, x1, #0x3e7
  404a5c:	bl	409f14 <ferror@plt+0x7814>
  404a60:	ldr	w2, [x26, #136]
  404a64:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404a68:	mov	x0, x20
  404a6c:	add	x1, x1, #0x3f7
  404a70:	bl	409f14 <ferror@plt+0x7814>
  404a74:	ldr	w2, [x26, #144]
  404a78:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404a7c:	mov	x0, x20
  404a80:	add	x1, x1, #0x406
  404a84:	bl	409f14 <ferror@plt+0x7814>
  404a88:	ldr	w2, [x26, #152]
  404a8c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404a90:	mov	x0, x20
  404a94:	add	x1, x1, #0x417
  404a98:	bl	409f14 <ferror@plt+0x7814>
  404a9c:	ldr	w2, [x26, #160]
  404aa0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404aa4:	mov	x0, x20
  404aa8:	add	x1, x1, #0x429
  404aac:	bl	409f14 <ferror@plt+0x7814>
  404ab0:	ldr	w2, [x26, #168]
  404ab4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404ab8:	mov	x0, x20
  404abc:	add	x1, x1, #0x43b
  404ac0:	bl	409f14 <ferror@plt+0x7814>
  404ac4:	ldr	w2, [x26, #176]
  404ac8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404acc:	mov	x0, x20
  404ad0:	add	x1, x1, #0x44a
  404ad4:	bl	409f14 <ferror@plt+0x7814>
  404ad8:	ldr	w2, [x26, #184]
  404adc:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404ae0:	mov	x0, x20
  404ae4:	add	x1, x1, #0x45e
  404ae8:	bl	409f14 <ferror@plt+0x7814>
  404aec:	ldr	w2, [x26, #192]
  404af0:	mov	x0, x20
  404af4:	mov	x1, x23
  404af8:	bl	409f14 <ferror@plt+0x7814>
  404afc:	ldr	w2, [x26, #200]
  404b00:	mov	x0, x20
  404b04:	mov	x1, x24
  404b08:	bl	409f14 <ferror@plt+0x7814>
  404b0c:	mov	x0, x20
  404b10:	bl	409bc8 <ferror@plt+0x74c8>
  404b14:	b	4048e4 <ferror@plt+0x21e4>
  404b18:	ldr	x19, [sp, #8]
  404b1c:	cbz	x19, 404b38 <ferror@plt+0x2438>
  404b20:	mov	x0, x19
  404b24:	bl	409bc8 <ferror@plt+0x74c8>
  404b28:	mov	x0, x19
  404b2c:	bl	409bc8 <ferror@plt+0x74c8>
  404b30:	add	x0, sp, #0x8
  404b34:	bl	4097e8 <ferror@plt+0x70e8>
  404b38:	ldp	x20, x19, [sp, #96]
  404b3c:	ldp	x22, x21, [sp, #80]
  404b40:	ldp	x24, x23, [sp, #64]
  404b44:	ldp	x26, x25, [sp, #48]
  404b48:	ldp	x28, x27, [sp, #32]
  404b4c:	ldp	x29, x30, [sp, #16]
  404b50:	add	sp, sp, #0x70
  404b54:	ret
  404b58:	sub	sp, sp, #0x60
  404b5c:	stp	x29, x30, [sp, #48]
  404b60:	stp	x20, x19, [sp, #80]
  404b64:	ldrh	w8, [x0, #4]
  404b68:	str	x21, [sp, #64]
  404b6c:	add	x29, sp, #0x30
  404b70:	cmp	w8, #0x5c
  404b74:	b.ne	404c58 <ferror@plt+0x2558>  // b.any
  404b78:	ldr	w8, [x0]
  404b7c:	mov	x20, x0
  404b80:	subs	w3, w8, #0x1c
  404b84:	b.mi	404c60 <ferror@plt+0x2560>  // b.first
  404b88:	add	x2, x20, #0x1c
  404b8c:	mov	x0, sp
  404b90:	mov	w1, #0x5                   	// #5
  404b94:	mov	x19, sp
  404b98:	bl	40d4d0 <ferror@plt+0xadd0>
  404b9c:	adrp	x21, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404ba0:	ldrsw	x8, [x21, #3576]
  404ba4:	ldr	x8, [x19, x8, lsl #3]
  404ba8:	cbz	x8, 404c58 <ferror@plt+0x2558>
  404bac:	mov	w0, #0x1f8                 	// #504
  404bb0:	bl	402230 <malloc@plt>
  404bb4:	cbz	x0, 404d44 <ferror@plt+0x2644>
  404bb8:	mov	x19, x0
  404bbc:	ldr	w0, [x20, #20]
  404bc0:	str	w0, [x19, #16]
  404bc4:	bl	409018 <ferror@plt+0x6918>
  404bc8:	bl	402380 <strdup@plt>
  404bcc:	adrp	x9, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404bd0:	mov	x8, x0
  404bd4:	ldr	w0, [x9, #3552]
  404bd8:	mov	w9, #0xffff                	// #65535
  404bdc:	str	x8, [x19, #8]
  404be0:	cmp	w0, w9
  404be4:	b.ne	404c68 <ferror@plt+0x2568>  // b.any
  404be8:	ldrsw	x8, [x21, #3576]
  404bec:	mov	x9, sp
  404bf0:	ldr	x8, [x9, x8, lsl #3]
  404bf4:	ldur	q0, [x8, #68]
  404bf8:	ldur	q1, [x8, #116]
  404bfc:	ldur	q2, [x8, #100]
  404c00:	ldur	q3, [x8, #84]
  404c04:	stur	q0, [x19, #88]
  404c08:	stur	q1, [x19, #136]
  404c0c:	stur	q2, [x19, #120]
  404c10:	stur	q3, [x19, #104]
  404c14:	ldur	q0, [x8, #132]
  404c18:	ldur	q1, [x8, #180]
  404c1c:	ldur	q2, [x8, #164]
  404c20:	ldur	q3, [x8, #148]
  404c24:	stur	q0, [x19, #152]
  404c28:	stur	q1, [x19, #200]
  404c2c:	stur	q2, [x19, #184]
  404c30:	stur	q3, [x19, #168]
  404c34:	ldur	q0, [x8, #52]
  404c38:	ldur	q1, [x8, #36]
  404c3c:	ldur	q2, [x8, #20]
  404c40:	ldur	q3, [x8, #4]
  404c44:	stur	q0, [x19, #72]
  404c48:	stur	q1, [x19, #56]
  404c4c:	stur	q2, [x19, #40]
  404c50:	stur	q3, [x19, #24]
  404c54:	b	404ce4 <ferror@plt+0x25e4>
  404c58:	mov	w0, wzr
  404c5c:	b	404d20 <ferror@plt+0x2620>
  404c60:	mov	w0, #0xffffffff            	// #-1
  404c64:	b	404d20 <ferror@plt+0x2620>
  404c68:	ldrsw	x8, [x21, #3576]
  404c6c:	mov	x9, sp
  404c70:	ldr	x1, [x9, x8, lsl #3]
  404c74:	ldrh	w8, [x1], #4
  404c78:	sub	w2, w8, #0x4
  404c7c:	bl	40d65c <ferror@plt+0xaf5c>
  404c80:	cbz	x0, 404d34 <ferror@plt+0x2634>
  404c84:	ldur	q0, [x0, #52]
  404c88:	ldur	q1, [x0, #36]
  404c8c:	ldur	q2, [x0, #20]
  404c90:	ldur	q3, [x0, #4]
  404c94:	stur	q0, [x19, #72]
  404c98:	stur	q1, [x19, #56]
  404c9c:	stur	q2, [x19, #40]
  404ca0:	stur	q3, [x19, #24]
  404ca4:	ldur	q0, [x0, #116]
  404ca8:	ldur	q1, [x0, #100]
  404cac:	ldur	q2, [x0, #84]
  404cb0:	ldur	q3, [x0, #68]
  404cb4:	stur	q0, [x19, #136]
  404cb8:	stur	q1, [x19, #120]
  404cbc:	stur	q2, [x19, #104]
  404cc0:	stur	q3, [x19, #88]
  404cc4:	ldur	q0, [x0, #180]
  404cc8:	ldur	q1, [x0, #164]
  404ccc:	ldur	q2, [x0, #148]
  404cd0:	ldur	q3, [x0, #132]
  404cd4:	stur	q0, [x19, #200]
  404cd8:	stur	q1, [x19, #184]
  404cdc:	stur	q2, [x19, #168]
  404ce0:	stur	q3, [x19, #152]
  404ce4:	adrp	x9, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404ce8:	ldr	x10, [x9, #3568]
  404cec:	movi	v0.2d, #0x0
  404cf0:	mov	x8, x19
  404cf4:	mov	w0, wzr
  404cf8:	str	q0, [x8, #216]!
  404cfc:	stp	q0, q0, [x8, #160]
  404d00:	stp	q0, q0, [x8, #128]
  404d04:	stp	q0, q0, [x8, #96]
  404d08:	stp	q0, q0, [x8, #64]
  404d0c:	str	q0, [x8, #48]
  404d10:	str	x10, [x19]
  404d14:	stur	q0, [x19, #248]
  404d18:	stur	q0, [x19, #232]
  404d1c:	str	x19, [x9, #3568]
  404d20:	ldp	x20, x19, [sp, #80]
  404d24:	ldr	x21, [sp, #64]
  404d28:	ldp	x29, x30, [sp, #48]
  404d2c:	add	sp, sp, #0x60
  404d30:	ret
  404d34:	mov	x0, x19
  404d38:	bl	402470 <free@plt>
  404d3c:	mov	w0, wzr
  404d40:	b	404d20 <ferror@plt+0x2620>
  404d44:	bl	4023e0 <abort@plt>
  404d48:	sub	sp, sp, #0x1e0
  404d4c:	stp	x29, x30, [sp, #432]
  404d50:	stp	x28, x21, [sp, #448]
  404d54:	stp	x20, x19, [sp, #464]
  404d58:	ldrh	w8, [x0, #4]
  404d5c:	add	x29, sp, #0x1b0
  404d60:	cmp	w8, #0x10
  404d64:	b.ne	404eac <ferror@plt+0x27ac>  // b.any
  404d68:	ldr	w8, [x0]
  404d6c:	mov	x20, x0
  404d70:	subs	w3, w8, #0x20
  404d74:	b.mi	404ec4 <ferror@plt+0x27c4>  // b.first
  404d78:	ldrb	w8, [x20, #24]
  404d7c:	tbz	w8, #0, 404eac <ferror@plt+0x27ac>
  404d80:	add	x2, x20, #0x20
  404d84:	mov	x0, sp
  404d88:	mov	w1, #0x35                  	// #53
  404d8c:	bl	40d4d0 <ferror@plt+0xadd0>
  404d90:	ldr	x21, [sp, #24]
  404d94:	cbz	x21, 404eac <ferror@plt+0x27ac>
  404d98:	ldr	x8, [sp, #56]
  404d9c:	cbz	x8, 404eac <ferror@plt+0x27ac>
  404da0:	mov	w0, #0x1f8                 	// #504
  404da4:	bl	402230 <malloc@plt>
  404da8:	cbz	x0, 404ecc <ferror@plt+0x27cc>
  404dac:	ldr	w8, [x20, #20]
  404db0:	mov	x19, x0
  404db4:	add	x20, x0, #0x198
  404db8:	str	w8, [x0, #16]
  404dbc:	add	x0, x21, #0x4
  404dc0:	bl	402380 <strdup@plt>
  404dc4:	ldr	x9, [sp, #56]
  404dc8:	mov	x8, x0
  404dcc:	str	x8, [x19, #8]
  404dd0:	mov	x8, x19
  404dd4:	ldur	q0, [x9, #84]
  404dd8:	ldur	q1, [x9, #68]
  404ddc:	ldur	q2, [x9, #52]
  404de0:	ldur	q3, [x9, #36]
  404de4:	mov	w0, wzr
  404de8:	stp	q1, q0, [x20, #64]
  404dec:	stp	q3, q2, [x20, #32]
  404df0:	ldur	q0, [x9, #20]
  404df4:	ldur	q1, [x9, #4]
  404df8:	movi	v2.2d, #0x0
  404dfc:	stp	q1, q0, [x20]
  404e00:	str	q2, [x8, #216]!
  404e04:	stur	q2, [x19, #232]
  404e08:	stur	q2, [x19, #248]
  404e0c:	stp	q2, q2, [x8, #48]
  404e10:	stp	q2, q2, [x8, #80]
  404e14:	stp	q2, q2, [x8, #112]
  404e18:	stp	q2, q2, [x8, #144]
  404e1c:	str	q2, [x8, #176]
  404e20:	ldr	q0, [x20]
  404e24:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404e28:	ldr	x9, [x8, #3568]
  404e2c:	str	x19, [x8, #3568]
  404e30:	uxtl	v1.2d, v0.2s
  404e34:	uxtl2	v0.2d, v0.4s
  404e38:	stur	q0, [x19, #40]
  404e3c:	stur	q1, [x19, #24]
  404e40:	ldr	q0, [x20, #16]
  404e44:	uxtl	v1.2d, v0.2s
  404e48:	uxtl2	v0.2d, v0.4s
  404e4c:	stur	q0, [x19, #72]
  404e50:	stur	q1, [x19, #56]
  404e54:	ldr	q0, [x20, #32]
  404e58:	uxtl	v1.2d, v0.2s
  404e5c:	uxtl2	v0.2d, v0.4s
  404e60:	stur	q0, [x19, #104]
  404e64:	stur	q1, [x19, #88]
  404e68:	ldr	q0, [x20, #48]
  404e6c:	uxtl	v1.2d, v0.2s
  404e70:	uxtl2	v0.2d, v0.4s
  404e74:	stur	q0, [x19, #136]
  404e78:	stur	q1, [x19, #120]
  404e7c:	ldr	q0, [x20, #64]
  404e80:	uxtl	v1.2d, v0.2s
  404e84:	uxtl2	v0.2d, v0.4s
  404e88:	stur	q0, [x19, #168]
  404e8c:	stur	q1, [x19, #152]
  404e90:	ldr	q0, [x20, #80]
  404e94:	str	x9, [x19]
  404e98:	uxtl	v1.2d, v0.2s
  404e9c:	uxtl2	v0.2d, v0.4s
  404ea0:	stur	q0, [x19, #200]
  404ea4:	stur	q1, [x19, #184]
  404ea8:	b	404eb0 <ferror@plt+0x27b0>
  404eac:	mov	w0, wzr
  404eb0:	ldp	x20, x19, [sp, #464]
  404eb4:	ldp	x28, x21, [sp, #448]
  404eb8:	ldp	x29, x30, [sp, #432]
  404ebc:	add	sp, sp, #0x1e0
  404ec0:	ret
  404ec4:	mov	w0, #0xffffffff            	// #-1
  404ec8:	b	404eb0 <ferror@plt+0x27b0>
  404ecc:	bl	4023e0 <abort@plt>
  404ed0:	stp	x29, x30, [sp, #-64]!
  404ed4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404ed8:	adrp	x2, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404edc:	add	x1, x1, #0x285
  404ee0:	add	x2, x2, #0xe24
  404ee4:	stp	x24, x23, [sp, #16]
  404ee8:	stp	x22, x21, [sp, #32]
  404eec:	stp	x20, x19, [sp, #48]
  404ef0:	mov	x29, sp
  404ef4:	mov	x19, x0
  404ef8:	bl	4026c0 <fprintf@plt>
  404efc:	adrp	x20, 40e000 <ferror@plt+0xb900>
  404f00:	add	x20, x20, #0x28a
  404f04:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404f08:	add	x2, x2, #0x291
  404f0c:	mov	x0, x19
  404f10:	mov	x1, x20
  404f14:	bl	4026c0 <fprintf@plt>
  404f18:	adrp	x21, 40e000 <ferror@plt+0xb900>
  404f1c:	adrp	x22, 40e000 <ferror@plt+0xb900>
  404f20:	add	x21, x21, #0x29b
  404f24:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404f28:	add	x22, x22, #0x2ad
  404f2c:	add	x2, x2, #0x2a5
  404f30:	mov	x0, x19
  404f34:	mov	x1, x21
  404f38:	mov	x3, x22
  404f3c:	bl	4026c0 <fprintf@plt>
  404f40:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404f44:	add	x2, x2, #0x2b2
  404f48:	mov	x0, x19
  404f4c:	mov	x1, x21
  404f50:	mov	x3, x22
  404f54:	bl	4026c0 <fprintf@plt>
  404f58:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404f5c:	add	x2, x2, #0x2ba
  404f60:	mov	x0, x19
  404f64:	mov	x1, x21
  404f68:	mov	x3, x22
  404f6c:	bl	4026c0 <fprintf@plt>
  404f70:	adrp	x1, 40e000 <ferror@plt+0xb900>
  404f74:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404f78:	add	x1, x1, #0x2c2
  404f7c:	add	x2, x2, #0x2cc
  404f80:	mov	x0, x19
  404f84:	mov	x3, x22
  404f88:	bl	4026c0 <fprintf@plt>
  404f8c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  404f90:	ldr	w21, [x8, #3584]
  404f94:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404f98:	add	x2, x2, #0xf8f
  404f9c:	mov	x0, x19
  404fa0:	mov	x1, x20
  404fa4:	bl	4026c0 <fprintf@plt>
  404fa8:	adrp	x20, 40e000 <ferror@plt+0xb900>
  404fac:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404fb0:	add	x20, x20, #0x29b
  404fb4:	add	x2, x2, #0x2d4
  404fb8:	cbz	w21, 405168 <ferror@plt+0x2a68>
  404fbc:	adrp	x21, 40e000 <ferror@plt+0xb900>
  404fc0:	add	x21, x21, #0x2ad
  404fc4:	mov	x0, x19
  404fc8:	mov	x1, x20
  404fcc:	mov	x3, x21
  404fd0:	bl	4026c0 <fprintf@plt>
  404fd4:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404fd8:	add	x2, x2, #0x2f4
  404fdc:	mov	x0, x19
  404fe0:	mov	x1, x20
  404fe4:	mov	x3, x21
  404fe8:	bl	4026c0 <fprintf@plt>
  404fec:	adrp	x2, 40e000 <ferror@plt+0xb900>
  404ff0:	add	x2, x2, #0x2e4
  404ff4:	mov	x0, x19
  404ff8:	mov	x1, x20
  404ffc:	mov	x3, x21
  405000:	bl	4026c0 <fprintf@plt>
  405004:	adrp	x22, 40e000 <ferror@plt+0xb900>
  405008:	add	x22, x22, #0x2c2
  40500c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405010:	add	x2, x2, #0x2fc
  405014:	mov	x0, x19
  405018:	mov	x1, x22
  40501c:	mov	x3, x21
  405020:	bl	4026c0 <fprintf@plt>
  405024:	adrp	x23, 40e000 <ferror@plt+0xb900>
  405028:	adrp	x24, 40e000 <ferror@plt+0xb900>
  40502c:	add	x23, x23, #0x28a
  405030:	add	x24, x24, #0xf8f
  405034:	mov	x0, x19
  405038:	mov	x1, x23
  40503c:	mov	x2, x24
  405040:	bl	4026c0 <fprintf@plt>
  405044:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405048:	add	x2, x2, #0x304
  40504c:	mov	x0, x19
  405050:	mov	x1, x20
  405054:	mov	x3, x21
  405058:	bl	4026c0 <fprintf@plt>
  40505c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405060:	add	x2, x2, #0x30b
  405064:	mov	x0, x19
  405068:	mov	x1, x20
  40506c:	mov	x3, x21
  405070:	bl	4026c0 <fprintf@plt>
  405074:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405078:	add	x2, x2, #0x312
  40507c:	mov	x0, x19
  405080:	mov	x1, x20
  405084:	mov	x3, x21
  405088:	bl	4026c0 <fprintf@plt>
  40508c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405090:	add	x2, x2, #0x31a
  405094:	mov	x0, x19
  405098:	mov	x1, x22
  40509c:	mov	x3, x21
  4050a0:	bl	4026c0 <fprintf@plt>
  4050a4:	mov	x0, x19
  4050a8:	mov	x1, x23
  4050ac:	mov	x2, x24
  4050b0:	bl	4026c0 <fprintf@plt>
  4050b4:	adrp	x2, 40e000 <ferror@plt+0xb900>
  4050b8:	add	x2, x2, #0x2dc
  4050bc:	mov	x0, x19
  4050c0:	mov	x1, x20
  4050c4:	mov	x3, x21
  4050c8:	bl	4026c0 <fprintf@plt>
  4050cc:	adrp	x2, 40e000 <ferror@plt+0xb900>
  4050d0:	add	x2, x2, #0x322
  4050d4:	mov	x0, x19
  4050d8:	mov	x1, x20
  4050dc:	mov	x3, x21
  4050e0:	bl	4026c0 <fprintf@plt>
  4050e4:	adrp	x2, 40e000 <ferror@plt+0xb900>
  4050e8:	add	x2, x2, #0x2ec
  4050ec:	mov	x0, x19
  4050f0:	mov	x1, x20
  4050f4:	mov	x3, x21
  4050f8:	bl	4026c0 <fprintf@plt>
  4050fc:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405100:	add	x2, x2, #0x32a
  405104:	mov	x0, x19
  405108:	mov	x1, x22
  40510c:	mov	x3, x21
  405110:	bl	4026c0 <fprintf@plt>
  405114:	mov	x0, x19
  405118:	mov	x1, x23
  40511c:	mov	x2, x24
  405120:	bl	4026c0 <fprintf@plt>
  405124:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405128:	add	x2, x2, #0x332
  40512c:	mov	x0, x19
  405130:	mov	x1, x20
  405134:	mov	x3, x21
  405138:	bl	4026c0 <fprintf@plt>
  40513c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405140:	add	x2, x2, #0x33a
  405144:	mov	x0, x19
  405148:	mov	x1, x20
  40514c:	mov	x3, x21
  405150:	bl	4026c0 <fprintf@plt>
  405154:	adrp	x20, 40e000 <ferror@plt+0xb900>
  405158:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40515c:	add	x20, x20, #0x34a
  405160:	add	x2, x2, #0x342
  405164:	b	4051a8 <ferror@plt+0x2aa8>
  405168:	adrp	x21, 40e000 <ferror@plt+0xb900>
  40516c:	add	x21, x21, #0x2f7
  405170:	mov	x0, x19
  405174:	mov	x1, x20
  405178:	mov	x3, x21
  40517c:	bl	4026c0 <fprintf@plt>
  405180:	adrp	x2, 40e000 <ferror@plt+0xb900>
  405184:	add	x2, x2, #0x2dc
  405188:	mov	x0, x19
  40518c:	mov	x1, x20
  405190:	mov	x3, x21
  405194:	bl	4026c0 <fprintf@plt>
  405198:	adrp	x20, 40e000 <ferror@plt+0xb900>
  40519c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  4051a0:	add	x20, x20, #0x2ec
  4051a4:	add	x2, x2, #0x2e4
  4051a8:	adrp	x21, 40e000 <ferror@plt+0xb900>
  4051ac:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4051b0:	add	x21, x21, #0x2ad
  4051b4:	add	x1, x1, #0x29b
  4051b8:	mov	x0, x19
  4051bc:	mov	x3, x21
  4051c0:	bl	4026c0 <fprintf@plt>
  4051c4:	mov	x0, x19
  4051c8:	mov	x2, x20
  4051cc:	mov	x3, x21
  4051d0:	ldp	x20, x19, [sp, #48]
  4051d4:	ldp	x22, x21, [sp, #32]
  4051d8:	ldp	x24, x23, [sp, #16]
  4051dc:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4051e0:	add	x1, x1, #0x2c2
  4051e4:	ldp	x29, x30, [sp], #64
  4051e8:	b	4026c0 <fprintf@plt>
  4051ec:	stp	x29, x30, [sp, #-64]!
  4051f0:	stp	x22, x21, [sp, #32]
  4051f4:	stp	x20, x19, [sp, #48]
  4051f8:	mov	x20, x2
  4051fc:	ldr	x2, [x1, #8]
  405200:	adrp	x22, 40e000 <ferror@plt+0xb900>
  405204:	add	x22, x22, #0x28a
  405208:	mov	x21, x1
  40520c:	mov	x1, x22
  405210:	str	x23, [sp, #16]
  405214:	mov	x29, sp
  405218:	mov	x19, x0
  40521c:	bl	4026c0 <fprintf@plt>
  405220:	add	x21, x21, #0xd8
  405224:	mov	x0, x19
  405228:	mov	x1, x20
  40522c:	mov	x2, x21
  405230:	mov	w3, wzr
  405234:	bl	405498 <ferror@plt+0x2d98>
  405238:	mov	w3, #0x1                   	// #1
  40523c:	mov	x0, x19
  405240:	mov	x1, x20
  405244:	mov	x2, x21
  405248:	bl	405498 <ferror@plt+0x2d98>
  40524c:	mov	w3, #0x2                   	// #2
  405250:	mov	x0, x19
  405254:	mov	x1, x20
  405258:	mov	x2, x21
  40525c:	bl	405498 <ferror@plt+0x2d98>
  405260:	mov	w3, #0x3                   	// #3
  405264:	mov	x0, x19
  405268:	mov	x1, x20
  40526c:	mov	x2, x21
  405270:	bl	405498 <ferror@plt+0x2d98>
  405274:	mov	w0, #0xa                   	// #10
  405278:	mov	x1, x19
  40527c:	bl	402190 <fputc@plt>
  405280:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  405284:	ldr	w23, [x8, #3584]
  405288:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40528c:	add	x2, x2, #0xf8f
  405290:	mov	x0, x19
  405294:	mov	x1, x22
  405298:	bl	4026c0 <fprintf@plt>
  40529c:	cbz	w23, 405428 <ferror@plt+0x2d28>
  4052a0:	mov	w3, #0x4                   	// #4
  4052a4:	mov	x0, x19
  4052a8:	mov	x1, x20
  4052ac:	mov	x2, x21
  4052b0:	bl	405498 <ferror@plt+0x2d98>
  4052b4:	mov	w3, #0x6                   	// #6
  4052b8:	mov	x0, x19
  4052bc:	mov	x1, x20
  4052c0:	mov	x2, x21
  4052c4:	bl	405498 <ferror@plt+0x2d98>
  4052c8:	mov	w3, #0xb                   	// #11
  4052cc:	mov	x0, x19
  4052d0:	mov	x1, x20
  4052d4:	mov	x2, x21
  4052d8:	bl	405498 <ferror@plt+0x2d98>
  4052dc:	mov	w3, #0xa                   	// #10
  4052e0:	mov	x0, x19
  4052e4:	mov	x1, x20
  4052e8:	mov	x2, x21
  4052ec:	bl	405498 <ferror@plt+0x2d98>
  4052f0:	mov	w0, #0xa                   	// #10
  4052f4:	mov	x1, x19
  4052f8:	bl	402190 <fputc@plt>
  4052fc:	adrp	x22, 40e000 <ferror@plt+0xb900>
  405300:	adrp	x23, 40e000 <ferror@plt+0xb900>
  405304:	add	x22, x22, #0x28a
  405308:	add	x23, x23, #0xf8f
  40530c:	mov	x0, x19
  405310:	mov	x1, x22
  405314:	mov	x2, x23
  405318:	bl	4026c0 <fprintf@plt>
  40531c:	mov	w3, #0xc                   	// #12
  405320:	mov	x0, x19
  405324:	mov	x1, x20
  405328:	mov	x2, x21
  40532c:	bl	405498 <ferror@plt+0x2d98>
  405330:	mov	w3, #0xd                   	// #13
  405334:	mov	x0, x19
  405338:	mov	x1, x20
  40533c:	mov	x2, x21
  405340:	bl	405498 <ferror@plt+0x2d98>
  405344:	mov	w3, #0xe                   	// #14
  405348:	mov	x0, x19
  40534c:	mov	x1, x20
  405350:	mov	x2, x21
  405354:	bl	405498 <ferror@plt+0x2d98>
  405358:	mov	w3, #0xf                   	// #15
  40535c:	mov	x0, x19
  405360:	mov	x1, x20
  405364:	mov	x2, x21
  405368:	bl	405498 <ferror@plt+0x2d98>
  40536c:	mov	w0, #0xa                   	// #10
  405370:	mov	x1, x19
  405374:	bl	402190 <fputc@plt>
  405378:	mov	x0, x19
  40537c:	mov	x1, x22
  405380:	mov	x2, x23
  405384:	bl	4026c0 <fprintf@plt>
  405388:	mov	w3, #0x5                   	// #5
  40538c:	mov	x0, x19
  405390:	mov	x1, x20
  405394:	mov	x2, x21
  405398:	bl	405498 <ferror@plt+0x2d98>
  40539c:	mov	w3, #0x7                   	// #7
  4053a0:	mov	x0, x19
  4053a4:	mov	x1, x20
  4053a8:	mov	x2, x21
  4053ac:	bl	405498 <ferror@plt+0x2d98>
  4053b0:	mov	w3, #0x9                   	// #9
  4053b4:	mov	x0, x19
  4053b8:	mov	x1, x20
  4053bc:	mov	x2, x21
  4053c0:	bl	405498 <ferror@plt+0x2d98>
  4053c4:	mov	w3, #0x11                  	// #17
  4053c8:	mov	x0, x19
  4053cc:	mov	x1, x20
  4053d0:	mov	x2, x21
  4053d4:	bl	405498 <ferror@plt+0x2d98>
  4053d8:	mov	w0, #0xa                   	// #10
  4053dc:	mov	x1, x19
  4053e0:	bl	402190 <fputc@plt>
  4053e4:	mov	x0, x19
  4053e8:	mov	x1, x22
  4053ec:	mov	x2, x23
  4053f0:	bl	4026c0 <fprintf@plt>
  4053f4:	mov	w3, #0x10                  	// #16
  4053f8:	mov	x0, x19
  4053fc:	mov	x1, x20
  405400:	mov	x2, x21
  405404:	bl	405498 <ferror@plt+0x2d98>
  405408:	mov	w3, #0x12                  	// #18
  40540c:	mov	x0, x19
  405410:	mov	x1, x20
  405414:	mov	x2, x21
  405418:	bl	405498 <ferror@plt+0x2d98>
  40541c:	mov	w22, #0x14                  	// #20
  405420:	mov	w3, #0x13                  	// #19
  405424:	b	405458 <ferror@plt+0x2d58>
  405428:	mov	w2, #0x4                   	// #4
  40542c:	mov	w3, #0x6                   	// #6
  405430:	mov	x0, x19
  405434:	mov	x1, x20
  405438:	bl	4055cc <ferror@plt+0x2ecc>
  40543c:	mov	w2, #0x5                   	// #5
  405440:	mov	w3, #0x7                   	// #7
  405444:	mov	x0, x19
  405448:	mov	x1, x20
  40544c:	bl	4055cc <ferror@plt+0x2ecc>
  405450:	mov	w22, #0x9                   	// #9
  405454:	mov	w3, #0xb                   	// #11
  405458:	mov	x0, x19
  40545c:	mov	x1, x20
  405460:	mov	x2, x21
  405464:	bl	405498 <ferror@plt+0x2d98>
  405468:	mov	x0, x19
  40546c:	mov	x1, x20
  405470:	mov	x2, x21
  405474:	mov	w3, w22
  405478:	bl	405498 <ferror@plt+0x2d98>
  40547c:	mov	x1, x19
  405480:	ldp	x20, x19, [sp, #48]
  405484:	ldp	x22, x21, [sp, #32]
  405488:	ldr	x23, [sp, #16]
  40548c:	mov	w0, #0xa                   	// #10
  405490:	ldp	x29, x30, [sp], #64
  405494:	b	402190 <fputc@plt>
  405498:	sub	sp, sp, #0x70
  40549c:	stp	x29, x30, [sp, #64]
  4054a0:	stp	x20, x19, [sp, #96]
  4054a4:	mov	x20, x2
  4054a8:	ldr	x2, [x1, w3, sxtw #3]
  4054ac:	mov	w9, #0xca01                	// #51713
  4054b0:	mov	w8, #0x4240                	// #16960
  4054b4:	movk	w9, #0x3b9a, lsl #16
  4054b8:	str	x21, [sp, #80]
  4054bc:	mov	x19, x0
  4054c0:	movk	w8, #0xf, lsl #16
  4054c4:	cmp	x2, x9
  4054c8:	sxtw	x21, w3
  4054cc:	add	x29, sp, #0x40
  4054d0:	b.cc	4054e4 <ferror@plt+0x2de4>  // b.lo, b.ul, b.last
  4054d4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4054d8:	udiv	x2, x2, x8
  4054dc:	add	x1, x1, #0x48b
  4054e0:	b	405514 <ferror@plt+0x2e14>
  4054e4:	cmp	x2, x8
  4054e8:	b.ls	40550c <ferror@plt+0x2e0c>  // b.plast
  4054ec:	mov	w9, #0x4dd3                	// #19923
  4054f0:	and	x8, x2, #0xffffffff
  4054f4:	movk	w9, #0x1062, lsl #16
  4054f8:	mul	x8, x8, x9
  4054fc:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405500:	lsr	x2, x8, #38
  405504:	add	x1, x1, #0x493
  405508:	b	405514 <ferror@plt+0x2e14>
  40550c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405510:	add	x1, x1, #0x49b
  405514:	mov	x0, x19
  405518:	bl	4026c0 <fprintf@plt>
  40551c:	ldr	d0, [x20, x21, lsl #3]
  405520:	mov	x8, #0x848000000000        	// #145685290680320
  405524:	movk	x8, #0x412e, lsl #48
  405528:	fmov	d1, x8
  40552c:	fcmp	d0, d1
  405530:	b.le	405554 <ferror@plt+0x2e54>
  405534:	mov	x8, #0x848000000000        	// #145685290680320
  405538:	movk	x8, #0x412e, lsl #48
  40553c:	fmov	d1, x8
  405540:	fdiv	d0, d0, d1
  405544:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405548:	fcvtzu	w2, d0
  40554c:	add	x1, x1, #0x4a2
  405550:	b	405584 <ferror@plt+0x2e84>
  405554:	mov	x8, #0x400000000000        	// #70368744177664
  405558:	movk	x8, #0x408f, lsl #48
  40555c:	fmov	d1, x8
  405560:	fcmp	d0, d1
  405564:	b.le	4055a4 <ferror@plt+0x2ea4>
  405568:	mov	x8, #0x400000000000        	// #70368744177664
  40556c:	movk	x8, #0x408f, lsl #48
  405570:	fmov	d1, x8
  405574:	fdiv	d0, d0, d1
  405578:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40557c:	fcvtzu	w2, d0
  405580:	add	x1, x1, #0x4a6
  405584:	mov	x0, sp
  405588:	bl	402150 <sprintf@plt>
  40558c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405590:	add	x1, x1, #0x29f
  405594:	mov	x2, sp
  405598:	mov	x0, x19
  40559c:	bl	4026c0 <fprintf@plt>
  4055a0:	b	4055b8 <ferror@plt+0x2eb8>
  4055a4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4055a8:	fcvtzu	w2, d0
  4055ac:	add	x1, x1, #0x4aa
  4055b0:	mov	x0, x19
  4055b4:	bl	4026c0 <fprintf@plt>
  4055b8:	ldp	x20, x19, [sp, #96]
  4055bc:	ldr	x21, [sp, #80]
  4055c0:	ldp	x29, x30, [sp, #64]
  4055c4:	add	sp, sp, #0x70
  4055c8:	ret
  4055cc:	sub	sp, sp, #0x80
  4055d0:	stp	x29, x30, [sp, #64]
  4055d4:	stp	x22, x21, [sp, #96]
  4055d8:	stp	x20, x19, [sp, #112]
  4055dc:	ldr	x2, [x1, w2, sxtw #3]
  4055e0:	str	x23, [sp, #80]
  4055e4:	mov	w23, #0xca00                	// #51712
  4055e8:	movk	w23, #0x3b9a, lsl #16
  4055ec:	mov	w22, #0x4240                	// #16960
  4055f0:	mov	w20, w3
  4055f4:	mov	x21, x1
  4055f8:	mov	x19, x0
  4055fc:	cmp	x2, x23
  405600:	movk	w22, #0xf, lsl #16
  405604:	add	x29, sp, #0x40
  405608:	b.ls	40561c <ferror@plt+0x2f1c>  // b.plast
  40560c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405610:	udiv	x2, x2, x22
  405614:	add	x1, x1, #0x48b
  405618:	b	40564c <ferror@plt+0x2f4c>
  40561c:	cmp	x2, x22
  405620:	b.ls	405644 <ferror@plt+0x2f44>  // b.plast
  405624:	mov	w9, #0x4dd3                	// #19923
  405628:	and	x8, x2, #0xffffffff
  40562c:	movk	w9, #0x1062, lsl #16
  405630:	mul	x8, x8, x9
  405634:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405638:	lsr	x2, x8, #38
  40563c:	add	x1, x1, #0x493
  405640:	b	40564c <ferror@plt+0x2f4c>
  405644:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405648:	add	x1, x1, #0x49b
  40564c:	mov	x0, x19
  405650:	bl	4026c0 <fprintf@plt>
  405654:	ldr	x2, [x21, w20, sxtw #3]
  405658:	cmp	x2, x23
  40565c:	b.ls	405670 <ferror@plt+0x2f70>  // b.plast
  405660:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405664:	udiv	x2, x2, x22
  405668:	add	x1, x1, #0x4a2
  40566c:	b	405690 <ferror@plt+0x2f90>
  405670:	cmp	x2, x22
  405674:	b.ls	4056b0 <ferror@plt+0x2fb0>  // b.plast
  405678:	mov	w8, #0x4dd3                	// #19923
  40567c:	movk	w8, #0x1062, lsl #16
  405680:	umull	x8, w2, w8
  405684:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405688:	lsr	x2, x8, #38
  40568c:	add	x1, x1, #0x4a6
  405690:	mov	x0, sp
  405694:	bl	402150 <sprintf@plt>
  405698:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40569c:	add	x1, x1, #0x29f
  4056a0:	mov	x2, sp
  4056a4:	mov	x0, x19
  4056a8:	bl	4026c0 <fprintf@plt>
  4056ac:	b	4056c0 <ferror@plt+0x2fc0>
  4056b0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4056b4:	add	x1, x1, #0x4aa
  4056b8:	mov	x0, x19
  4056bc:	bl	4026c0 <fprintf@plt>
  4056c0:	ldp	x20, x19, [sp, #112]
  4056c4:	ldp	x22, x21, [sp, #96]
  4056c8:	ldr	x23, [sp, #80]
  4056cc:	ldp	x29, x30, [sp, #64]
  4056d0:	add	sp, sp, #0x80
  4056d4:	ret
  4056d8:	sub	sp, sp, #0x110
  4056dc:	stp	x20, x19, [sp, #256]
  4056e0:	mov	x19, x2
  4056e4:	mov	x20, x1
  4056e8:	adrp	x2, 40e000 <ferror@plt+0xb900>
  4056ec:	mov	x3, x0
  4056f0:	add	x2, x2, #0x594
  4056f4:	add	x0, sp, #0x60
  4056f8:	mov	w1, #0x80                  	// #128
  4056fc:	mov	x4, x20
  405700:	stp	x29, x30, [sp, #224]
  405704:	stp	x28, x21, [sp, #240]
  405708:	add	x29, sp, #0xe0
  40570c:	bl	4021b0 <snprintf@plt>
  405710:	cmp	w0, #0x1
  405714:	b.lt	4057c0 <ferror@plt+0x30c0>  // b.tstop
  405718:	cmp	w0, #0x80
  40571c:	b.cs	4057c0 <ferror@plt+0x30c0>  // b.hs, b.nlast
  405720:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405724:	add	x1, x1, #0xace
  405728:	add	x0, sp, #0x60
  40572c:	bl	402540 <fopen64@plt>
  405730:	cbz	x0, 4057e4 <ferror@plt+0x30e4>
  405734:	mov	x21, x0
  405738:	add	x0, sp, #0x10
  40573c:	mov	w1, #0x50                  	// #80
  405740:	mov	x2, x21
  405744:	bl	4026d0 <fgets@plt>
  405748:	cbz	x0, 405818 <ferror@plt+0x3118>
  40574c:	add	x0, sp, #0x10
  405750:	mov	w1, #0xa                   	// #10
  405754:	add	x20, sp, #0x10
  405758:	bl	4024d0 <strchr@plt>
  40575c:	cbz	x0, 405764 <ferror@plt+0x3064>
  405760:	strb	wzr, [x0]
  405764:	mov	x0, x21
  405768:	bl	402200 <fclose@plt>
  40576c:	add	x0, sp, #0x10
  405770:	add	x1, sp, #0x8
  405774:	mov	w2, wzr
  405778:	bl	402430 <strtol@plt>
  40577c:	ldr	x8, [sp, #8]
  405780:	cmp	x20, x8
  405784:	b.eq	405844 <ferror@plt+0x3144>  // b.none
  405788:	ldrb	w8, [x8]
  40578c:	cbnz	w8, 405844 <ferror@plt+0x3144>
  405790:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  405794:	add	x8, x0, x8
  405798:	mov	x20, x0
  40579c:	cmp	x8, #0x1
  4057a0:	b.hi	4057b4 <ferror@plt+0x30b4>  // b.pmore
  4057a4:	bl	402650 <__errno_location@plt>
  4057a8:	ldr	w8, [x0]
  4057ac:	cmp	w8, #0x22
  4057b0:	b.eq	405864 <ferror@plt+0x3164>  // b.none
  4057b4:	mov	w0, wzr
  4057b8:	str	x20, [x19]
  4057bc:	b	4058b0 <ferror@plt+0x31b0>
  4057c0:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  4057c4:	ldr	x8, [x8, #3992]
  4057c8:	adrp	x0, 40e000 <ferror@plt+0xb900>
  4057cc:	add	x0, x0, #0x5a9
  4057d0:	mov	w1, #0x26                  	// #38
  4057d4:	ldr	x3, [x8]
  4057d8:	mov	w2, #0x1                   	// #1
  4057dc:	bl	4024f0 <fwrite@plt>
  4057e0:	b	4058ac <ferror@plt+0x31ac>
  4057e4:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  4057e8:	ldr	x8, [x8, #3992]
  4057ec:	ldr	x19, [x8]
  4057f0:	bl	402650 <__errno_location@plt>
  4057f4:	ldr	w0, [x0]
  4057f8:	bl	402390 <strerror@plt>
  4057fc:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405800:	mov	x3, x0
  405804:	add	x1, x1, #0x5d0
  405808:	add	x2, sp, #0x60
  40580c:	mov	x0, x19
  405810:	bl	4026c0 <fprintf@plt>
  405814:	b	4058ac <ferror@plt+0x31ac>
  405818:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40581c:	ldr	x8, [x8, #3992]
  405820:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405824:	add	x1, x1, #0x5de
  405828:	add	x3, sp, #0x60
  40582c:	ldr	x0, [x8]
  405830:	mov	x2, x20
  405834:	bl	4026c0 <fprintf@plt>
  405838:	mov	x0, x21
  40583c:	bl	402200 <fclose@plt>
  405840:	b	405890 <ferror@plt+0x3190>
  405844:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  405848:	ldr	x8, [x8, #3992]
  40584c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405850:	add	x1, x1, #0x60d
  405854:	add	x2, sp, #0x10
  405858:	ldr	x0, [x8]
  40585c:	add	x3, sp, #0x60
  405860:	b	40588c <ferror@plt+0x318c>
  405864:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  405868:	ldr	x8, [x8, #3992]
  40586c:	mov	w0, #0x22                  	// #34
  405870:	ldr	x19, [x8]
  405874:	bl	402390 <strerror@plt>
  405878:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40587c:	mov	x3, x0
  405880:	add	x1, x1, #0x634
  405884:	add	x2, sp, #0x60
  405888:	mov	x0, x19
  40588c:	bl	4026c0 <fprintf@plt>
  405890:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  405894:	ldr	x8, [x8, #3992]
  405898:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40589c:	add	x1, x1, #0x642
  4058a0:	add	x2, sp, #0x60
  4058a4:	ldr	x0, [x8]
  4058a8:	bl	4026c0 <fprintf@plt>
  4058ac:	mov	w0, #0xffffffff            	// #-1
  4058b0:	ldp	x20, x19, [sp, #256]
  4058b4:	ldp	x28, x21, [sp, #240]
  4058b8:	ldp	x29, x30, [sp, #224]
  4058bc:	add	sp, sp, #0x110
  4058c0:	ret
  4058c4:	sub	w8, w0, #0x41
  4058c8:	and	w8, w8, #0xff
  4058cc:	cmp	w8, #0x6
  4058d0:	and	w8, w0, #0xff
  4058d4:	b.cs	4058e4 <ferror@plt+0x31e4>  // b.hs, b.nlast
  4058d8:	mov	w9, #0xffffffc9            	// #-55
  4058dc:	add	w0, w9, w8
  4058e0:	ret
  4058e4:	sub	w9, w0, #0x61
  4058e8:	and	w9, w9, #0xff
  4058ec:	cmp	w9, #0x6
  4058f0:	b.cs	405900 <ferror@plt+0x3200>  // b.hs, b.nlast
  4058f4:	mov	w9, #0xffffffa9            	// #-87
  4058f8:	add	w0, w9, w8
  4058fc:	ret
  405900:	sub	w9, w0, #0x30
  405904:	and	w9, w9, #0xff
  405908:	sub	w8, w8, #0x30
  40590c:	cmp	w9, #0xa
  405910:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  405914:	ret
  405918:	sub	sp, sp, #0x30
  40591c:	stp	x29, x30, [sp, #16]
  405920:	stp	x20, x19, [sp, #32]
  405924:	add	x29, sp, #0x10
  405928:	cbz	x1, 40597c <ferror@plt+0x327c>
  40592c:	ldrb	w8, [x1]
  405930:	mov	x20, x1
  405934:	cbz	w8, 40597c <ferror@plt+0x327c>
  405938:	mov	x19, x0
  40593c:	add	x1, sp, #0x8
  405940:	mov	x0, x20
  405944:	bl	402430 <strtol@plt>
  405948:	ldr	x9, [sp, #8]
  40594c:	mov	x8, x0
  405950:	mov	w0, #0xffffffff            	// #-1
  405954:	cbz	x9, 40596c <ferror@plt+0x326c>
  405958:	cmp	x9, x20
  40595c:	b.eq	40596c <ferror@plt+0x326c>  // b.none
  405960:	ldrb	w9, [x9]
  405964:	cbz	w9, 405990 <ferror@plt+0x3290>
  405968:	mov	w0, #0xffffffff            	// #-1
  40596c:	ldp	x20, x19, [sp, #32]
  405970:	ldp	x29, x30, [sp, #16]
  405974:	add	sp, sp, #0x30
  405978:	ret
  40597c:	mov	w0, #0xffffffff            	// #-1
  405980:	ldp	x20, x19, [sp, #32]
  405984:	ldp	x29, x30, [sp, #16]
  405988:	add	sp, sp, #0x30
  40598c:	ret
  405990:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  405994:	add	x9, x8, x9
  405998:	cmp	x9, #0x2
  40599c:	mov	w0, #0xffffffff            	// #-1
  4059a0:	b.cc	40596c <ferror@plt+0x326c>  // b.lo, b.ul, b.last
  4059a4:	mov	w9, #0x80000000            	// #-2147483648
  4059a8:	add	x9, x8, x9
  4059ac:	lsr	x9, x9, #32
  4059b0:	cbnz	x9, 40596c <ferror@plt+0x326c>
  4059b4:	mov	w0, wzr
  4059b8:	str	w8, [x19]
  4059bc:	ldp	x20, x19, [sp, #32]
  4059c0:	ldp	x29, x30, [sp, #16]
  4059c4:	add	sp, sp, #0x30
  4059c8:	ret
  4059cc:	rev	w8, w0
  4059d0:	neg	w9, w8
  4059d4:	bics	wzr, w9, w8
  4059d8:	b.eq	4059e4 <ferror@plt+0x32e4>  // b.none
  4059dc:	mov	w0, #0xffffffff            	// #-1
  4059e0:	ret
  4059e4:	cbz	w0, 4059f8 <ferror@plt+0x32f8>
  4059e8:	mov	w0, wzr
  4059ec:	lsl	w8, w8, #1
  4059f0:	add	w0, w0, #0x1
  4059f4:	cbnz	w8, 4059ec <ferror@plt+0x32ec>
  4059f8:	ret
  4059fc:	sub	sp, sp, #0x30
  405a00:	stp	x29, x30, [sp, #16]
  405a04:	stp	x20, x19, [sp, #32]
  405a08:	add	x29, sp, #0x10
  405a0c:	cbz	x1, 405a70 <ferror@plt+0x3370>
  405a10:	ldrb	w8, [x1]
  405a14:	mov	x20, x1
  405a18:	cbz	w8, 405a70 <ferror@plt+0x3370>
  405a1c:	mov	x19, x0
  405a20:	add	x1, sp, #0x8
  405a24:	mov	x0, x20
  405a28:	bl	402090 <strtoul@plt>
  405a2c:	ldr	x9, [sp, #8]
  405a30:	mov	x8, x0
  405a34:	mov	w0, #0xffffffff            	// #-1
  405a38:	cbz	x9, 405a60 <ferror@plt+0x3360>
  405a3c:	cmp	x9, x20
  405a40:	b.eq	405a60 <ferror@plt+0x3360>  // b.none
  405a44:	ldrb	w9, [x9]
  405a48:	mov	w0, #0xffffffff            	// #-1
  405a4c:	cbnz	w9, 405a60 <ferror@plt+0x3360>
  405a50:	lsr	x9, x8, #32
  405a54:	cbnz	x9, 405a60 <ferror@plt+0x3360>
  405a58:	mov	w0, wzr
  405a5c:	str	w8, [x19]
  405a60:	ldp	x20, x19, [sp, #32]
  405a64:	ldp	x29, x30, [sp, #16]
  405a68:	add	sp, sp, #0x30
  405a6c:	ret
  405a70:	mov	w0, #0xffffffff            	// #-1
  405a74:	ldp	x20, x19, [sp, #32]
  405a78:	ldp	x29, x30, [sp, #16]
  405a7c:	add	sp, sp, #0x30
  405a80:	ret
  405a84:	sub	sp, sp, #0x50
  405a88:	stp	x22, x21, [sp, #48]
  405a8c:	mov	x22, x1
  405a90:	stp	x20, x19, [sp, #64]
  405a94:	mov	x19, x0
  405a98:	mov	w1, #0x2e                  	// #46
  405a9c:	mov	x0, x22
  405aa0:	str	d8, [sp, #16]
  405aa4:	stp	x29, x30, [sp, #24]
  405aa8:	str	x23, [sp, #40]
  405aac:	add	x29, sp, #0x10
  405ab0:	mov	x21, x2
  405ab4:	bl	4024d0 <strchr@plt>
  405ab8:	add	x1, sp, #0x8
  405abc:	cbz	x0, 405b1c <ferror@plt+0x341c>
  405ac0:	mov	x0, x22
  405ac4:	bl	402100 <strtod@plt>
  405ac8:	fcmp	d0, #0.0
  405acc:	b.mi	405bf0 <ferror@plt+0x34f0>  // b.first
  405ad0:	ldr	x20, [sp, #8]
  405ad4:	mov	w0, #0xffffffff            	// #-1
  405ad8:	cbz	x20, 405c24 <ferror@plt+0x3524>
  405adc:	cmp	x20, x22
  405ae0:	b.eq	405c24 <ferror@plt+0x3524>  // b.none
  405ae4:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  405ae8:	mov	v8.16b, v0.16b
  405aec:	fmov	d0, x8
  405af0:	fcmp	d8, d0
  405af4:	b.ne	405b10 <ferror@plt+0x3410>  // b.any
  405af8:	bl	402650 <__errno_location@plt>
  405afc:	ldr	w8, [x0]
  405b00:	cmp	w8, #0x22
  405b04:	b.eq	405bf0 <ferror@plt+0x34f0>  // b.none
  405b08:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  405b0c:	fmov	d8, x8
  405b10:	cmp	x20, x22
  405b14:	b.ne	405b64 <ferror@plt+0x3464>  // b.any
  405b18:	b	405bf0 <ferror@plt+0x34f0>
  405b1c:	mov	x0, x22
  405b20:	mov	w2, wzr
  405b24:	bl	402090 <strtoul@plt>
  405b28:	ldr	x20, [sp, #8]
  405b2c:	mov	x23, x0
  405b30:	mov	w0, #0xffffffff            	// #-1
  405b34:	cbz	x20, 405c24 <ferror@plt+0x3524>
  405b38:	cmp	x20, x22
  405b3c:	b.eq	405c24 <ferror@plt+0x3524>  // b.none
  405b40:	cmn	x23, #0x1
  405b44:	b.ne	405b58 <ferror@plt+0x3458>  // b.any
  405b48:	bl	402650 <__errno_location@plt>
  405b4c:	ldr	w8, [x0]
  405b50:	cmp	w8, #0x22
  405b54:	b.eq	405bf0 <ferror@plt+0x34f0>  // b.none
  405b58:	ucvtf	d8, x23
  405b5c:	cmp	x20, x22
  405b60:	b.eq	405bf0 <ferror@plt+0x34f0>  // b.none
  405b64:	mov	w8, #0x1                   	// #1
  405b68:	str	w8, [x21]
  405b6c:	ldrb	w8, [x20]
  405b70:	cbz	w8, 405c08 <ferror@plt+0x3508>
  405b74:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405b78:	add	x1, x1, #0x640
  405b7c:	mov	x0, x20
  405b80:	str	wzr, [x21]
  405b84:	bl	402340 <strcasecmp@plt>
  405b88:	cbz	w0, 405bf8 <ferror@plt+0x34f8>
  405b8c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405b90:	add	x1, x1, #0x657
  405b94:	mov	x0, x20
  405b98:	bl	402340 <strcasecmp@plt>
  405b9c:	cbz	w0, 405bf8 <ferror@plt+0x34f8>
  405ba0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405ba4:	add	x1, x1, #0x65c
  405ba8:	mov	x0, x20
  405bac:	bl	402340 <strcasecmp@plt>
  405bb0:	cbz	w0, 405bf8 <ferror@plt+0x34f8>
  405bb4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405bb8:	add	x1, x1, #0x9e6
  405bbc:	mov	x0, x20
  405bc0:	bl	402340 <strcasecmp@plt>
  405bc4:	cbz	w0, 405c08 <ferror@plt+0x3508>
  405bc8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405bcc:	add	x1, x1, #0x656
  405bd0:	mov	x0, x20
  405bd4:	bl	402340 <strcasecmp@plt>
  405bd8:	cbz	w0, 405c08 <ferror@plt+0x3508>
  405bdc:	adrp	x1, 40e000 <ferror@plt+0xb900>
  405be0:	add	x1, x1, #0x65b
  405be4:	mov	x0, x20
  405be8:	bl	402340 <strcasecmp@plt>
  405bec:	cbz	w0, 405c08 <ferror@plt+0x3508>
  405bf0:	mov	w0, #0xffffffff            	// #-1
  405bf4:	b	405c24 <ferror@plt+0x3524>
  405bf8:	mov	x8, #0x400000000000        	// #70368744177664
  405bfc:	movk	x8, #0x408f, lsl #48
  405c00:	fmov	d0, x8
  405c04:	fmul	d8, d8, d0
  405c08:	fcvtzu	w8, d8
  405c0c:	ucvtf	d0, w8
  405c10:	fcmp	d8, d0
  405c14:	cset	w9, gt
  405c18:	add	w8, w9, w8
  405c1c:	mov	w0, wzr
  405c20:	str	w8, [x19]
  405c24:	ldp	x20, x19, [sp, #64]
  405c28:	ldp	x22, x21, [sp, #48]
  405c2c:	ldr	x23, [sp, #40]
  405c30:	ldp	x29, x30, [sp, #24]
  405c34:	ldr	d8, [sp, #16]
  405c38:	add	sp, sp, #0x50
  405c3c:	ret
  405c40:	stp	x29, x30, [sp, #-48]!
  405c44:	str	x21, [sp, #16]
  405c48:	stp	x20, x19, [sp, #32]
  405c4c:	mov	x29, sp
  405c50:	cbz	x1, 405cbc <ferror@plt+0x35bc>
  405c54:	ldrb	w8, [x1]
  405c58:	mov	x21, x1
  405c5c:	cbz	w8, 405cbc <ferror@plt+0x35bc>
  405c60:	mov	x19, x0
  405c64:	add	x1, x29, #0x18
  405c68:	mov	x0, x21
  405c6c:	bl	4024e0 <strtoull@plt>
  405c70:	ldr	x8, [x29, #24]
  405c74:	mov	x20, x0
  405c78:	mov	w0, #0xffffffff            	// #-1
  405c7c:	cbz	x8, 405c94 <ferror@plt+0x3594>
  405c80:	cmp	x8, x21
  405c84:	b.eq	405c94 <ferror@plt+0x3594>  // b.none
  405c88:	ldrb	w8, [x8]
  405c8c:	cbz	w8, 405ca4 <ferror@plt+0x35a4>
  405c90:	mov	w0, #0xffffffff            	// #-1
  405c94:	ldp	x20, x19, [sp, #32]
  405c98:	ldr	x21, [sp, #16]
  405c9c:	ldp	x29, x30, [sp], #48
  405ca0:	ret
  405ca4:	cmn	x20, #0x1
  405ca8:	b.ne	405cd0 <ferror@plt+0x35d0>  // b.any
  405cac:	bl	402650 <__errno_location@plt>
  405cb0:	ldr	w8, [x0]
  405cb4:	cmp	w8, #0x22
  405cb8:	b.ne	405cd0 <ferror@plt+0x35d0>  // b.any
  405cbc:	mov	w0, #0xffffffff            	// #-1
  405cc0:	ldp	x20, x19, [sp, #32]
  405cc4:	ldr	x21, [sp, #16]
  405cc8:	ldp	x29, x30, [sp], #48
  405ccc:	ret
  405cd0:	mov	w0, wzr
  405cd4:	str	x20, [x19]
  405cd8:	ldp	x20, x19, [sp, #32]
  405cdc:	ldr	x21, [sp, #16]
  405ce0:	ldp	x29, x30, [sp], #48
  405ce4:	ret
  405ce8:	sub	sp, sp, #0x30
  405cec:	stp	x29, x30, [sp, #16]
  405cf0:	stp	x20, x19, [sp, #32]
  405cf4:	add	x29, sp, #0x10
  405cf8:	cbz	x1, 405d5c <ferror@plt+0x365c>
  405cfc:	ldrb	w8, [x1]
  405d00:	mov	x20, x1
  405d04:	cbz	w8, 405d5c <ferror@plt+0x365c>
  405d08:	mov	x19, x0
  405d0c:	add	x1, sp, #0x8
  405d10:	mov	x0, x20
  405d14:	bl	402090 <strtoul@plt>
  405d18:	ldr	x9, [sp, #8]
  405d1c:	mov	x8, x0
  405d20:	mov	w0, #0xffffffff            	// #-1
  405d24:	cbz	x9, 405d4c <ferror@plt+0x364c>
  405d28:	cmp	x9, x20
  405d2c:	b.eq	405d4c <ferror@plt+0x364c>  // b.none
  405d30:	ldrb	w9, [x9]
  405d34:	mov	w0, #0xffffffff            	// #-1
  405d38:	cbnz	w9, 405d4c <ferror@plt+0x364c>
  405d3c:	lsr	x9, x8, #32
  405d40:	cbnz	x9, 405d4c <ferror@plt+0x364c>
  405d44:	mov	w0, wzr
  405d48:	str	w8, [x19]
  405d4c:	ldp	x20, x19, [sp, #32]
  405d50:	ldp	x29, x30, [sp, #16]
  405d54:	add	sp, sp, #0x30
  405d58:	ret
  405d5c:	mov	w0, #0xffffffff            	// #-1
  405d60:	ldp	x20, x19, [sp, #32]
  405d64:	ldp	x29, x30, [sp, #16]
  405d68:	add	sp, sp, #0x30
  405d6c:	ret
  405d70:	sub	sp, sp, #0x30
  405d74:	stp	x29, x30, [sp, #16]
  405d78:	stp	x20, x19, [sp, #32]
  405d7c:	add	x29, sp, #0x10
  405d80:	cbz	x1, 405de4 <ferror@plt+0x36e4>
  405d84:	ldrb	w8, [x1]
  405d88:	mov	x20, x1
  405d8c:	cbz	w8, 405de4 <ferror@plt+0x36e4>
  405d90:	mov	x19, x0
  405d94:	add	x1, sp, #0x8
  405d98:	mov	x0, x20
  405d9c:	bl	402090 <strtoul@plt>
  405da0:	ldr	x9, [sp, #8]
  405da4:	mov	x8, x0
  405da8:	mov	w0, #0xffffffff            	// #-1
  405dac:	cbz	x9, 405dd4 <ferror@plt+0x36d4>
  405db0:	cmp	x9, x20
  405db4:	b.eq	405dd4 <ferror@plt+0x36d4>  // b.none
  405db8:	ldrb	w9, [x9]
  405dbc:	mov	w0, #0xffffffff            	// #-1
  405dc0:	cbnz	w9, 405dd4 <ferror@plt+0x36d4>
  405dc4:	lsr	x9, x8, #16
  405dc8:	cbnz	x9, 405dd4 <ferror@plt+0x36d4>
  405dcc:	mov	w0, wzr
  405dd0:	strh	w8, [x19]
  405dd4:	ldp	x20, x19, [sp, #32]
  405dd8:	ldp	x29, x30, [sp, #16]
  405ddc:	add	sp, sp, #0x30
  405de0:	ret
  405de4:	mov	w0, #0xffffffff            	// #-1
  405de8:	ldp	x20, x19, [sp, #32]
  405dec:	ldp	x29, x30, [sp, #16]
  405df0:	add	sp, sp, #0x30
  405df4:	ret
  405df8:	sub	sp, sp, #0x30
  405dfc:	stp	x29, x30, [sp, #16]
  405e00:	stp	x20, x19, [sp, #32]
  405e04:	add	x29, sp, #0x10
  405e08:	cbz	x1, 405e6c <ferror@plt+0x376c>
  405e0c:	ldrb	w8, [x1]
  405e10:	mov	x20, x1
  405e14:	cbz	w8, 405e6c <ferror@plt+0x376c>
  405e18:	mov	x19, x0
  405e1c:	add	x1, sp, #0x8
  405e20:	mov	x0, x20
  405e24:	bl	402090 <strtoul@plt>
  405e28:	ldr	x9, [sp, #8]
  405e2c:	mov	x8, x0
  405e30:	mov	w0, #0xffffffff            	// #-1
  405e34:	cbz	x9, 405e5c <ferror@plt+0x375c>
  405e38:	cmp	x9, x20
  405e3c:	b.eq	405e5c <ferror@plt+0x375c>  // b.none
  405e40:	ldrb	w9, [x9]
  405e44:	mov	w0, #0xffffffff            	// #-1
  405e48:	cbnz	w9, 405e5c <ferror@plt+0x375c>
  405e4c:	cmp	x8, #0xff
  405e50:	b.hi	405e5c <ferror@plt+0x375c>  // b.pmore
  405e54:	mov	w0, wzr
  405e58:	strb	w8, [x19]
  405e5c:	ldp	x20, x19, [sp, #32]
  405e60:	ldp	x29, x30, [sp, #16]
  405e64:	add	sp, sp, #0x30
  405e68:	ret
  405e6c:	mov	w0, #0xffffffff            	// #-1
  405e70:	ldp	x20, x19, [sp, #32]
  405e74:	ldp	x29, x30, [sp, #16]
  405e78:	add	sp, sp, #0x30
  405e7c:	ret
  405e80:	sub	sp, sp, #0x40
  405e84:	stp	x29, x30, [sp, #16]
  405e88:	stp	x22, x21, [sp, #32]
  405e8c:	stp	x20, x19, [sp, #48]
  405e90:	add	x29, sp, #0x10
  405e94:	mov	w22, w2
  405e98:	mov	x21, x1
  405e9c:	mov	x19, x0
  405ea0:	bl	402650 <__errno_location@plt>
  405ea4:	str	wzr, [x0]
  405ea8:	cbz	x21, 405ee8 <ferror@plt+0x37e8>
  405eac:	ldrb	w8, [x21]
  405eb0:	cbz	w8, 405ee8 <ferror@plt+0x37e8>
  405eb4:	mov	x20, x0
  405eb8:	add	x1, sp, #0x8
  405ebc:	mov	x0, x21
  405ec0:	mov	w2, w22
  405ec4:	bl	4020e0 <strtoll@plt>
  405ec8:	ldr	x9, [sp, #8]
  405ecc:	mov	x8, x0
  405ed0:	mov	w0, #0xffffffff            	// #-1
  405ed4:	cbz	x9, 405eec <ferror@plt+0x37ec>
  405ed8:	cmp	x9, x21
  405edc:	b.eq	405eec <ferror@plt+0x37ec>  // b.none
  405ee0:	ldrb	w9, [x9]
  405ee4:	cbz	w9, 405f00 <ferror@plt+0x3800>
  405ee8:	mov	w0, #0xffffffff            	// #-1
  405eec:	ldp	x20, x19, [sp, #48]
  405ef0:	ldp	x22, x21, [sp, #32]
  405ef4:	ldp	x29, x30, [sp, #16]
  405ef8:	add	sp, sp, #0x40
  405efc:	ret
  405f00:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  405f04:	add	x9, x8, x9
  405f08:	cmp	x9, #0x1
  405f0c:	b.hi	405f1c <ferror@plt+0x381c>  // b.pmore
  405f10:	ldr	w9, [x20]
  405f14:	cmp	w9, #0x22
  405f18:	b.eq	405ee8 <ferror@plt+0x37e8>  // b.none
  405f1c:	mov	w0, wzr
  405f20:	str	x8, [x19]
  405f24:	b	405eec <ferror@plt+0x37ec>
  405f28:	stp	x29, x30, [sp, #-48]!
  405f2c:	str	x21, [sp, #16]
  405f30:	stp	x20, x19, [sp, #32]
  405f34:	mov	x29, sp
  405f38:	mov	w21, w2
  405f3c:	mov	x20, x1
  405f40:	mov	x19, x0
  405f44:	bl	402650 <__errno_location@plt>
  405f48:	str	wzr, [x0]
  405f4c:	cbz	x20, 405f9c <ferror@plt+0x389c>
  405f50:	ldrb	w8, [x20]
  405f54:	cbz	w8, 405f9c <ferror@plt+0x389c>
  405f58:	add	x1, x29, #0x18
  405f5c:	mov	x0, x20
  405f60:	mov	w2, w21
  405f64:	bl	402430 <strtol@plt>
  405f68:	ldr	x9, [x29, #24]
  405f6c:	mov	x8, x0
  405f70:	mov	w0, #0xffffffff            	// #-1
  405f74:	cbz	x9, 405f8c <ferror@plt+0x388c>
  405f78:	cmp	x9, x20
  405f7c:	b.eq	405f8c <ferror@plt+0x388c>  // b.none
  405f80:	ldrb	w9, [x9]
  405f84:	cbz	w9, 405fb0 <ferror@plt+0x38b0>
  405f88:	mov	w0, #0xffffffff            	// #-1
  405f8c:	ldp	x20, x19, [sp, #32]
  405f90:	ldr	x21, [sp, #16]
  405f94:	ldp	x29, x30, [sp], #48
  405f98:	ret
  405f9c:	mov	w0, #0xffffffff            	// #-1
  405fa0:	ldp	x20, x19, [sp, #32]
  405fa4:	ldr	x21, [sp, #16]
  405fa8:	ldp	x29, x30, [sp], #48
  405fac:	ret
  405fb0:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  405fb4:	add	x9, x8, x9
  405fb8:	cmp	x9, #0x2
  405fbc:	mov	w0, #0xffffffff            	// #-1
  405fc0:	b.cc	405f8c <ferror@plt+0x388c>  // b.lo, b.ul, b.last
  405fc4:	mov	w9, #0x80000000            	// #-2147483648
  405fc8:	add	x9, x8, x9
  405fcc:	lsr	x9, x9, #32
  405fd0:	cbnz	x9, 405f8c <ferror@plt+0x388c>
  405fd4:	mov	w0, wzr
  405fd8:	str	w8, [x19]
  405fdc:	ldp	x20, x19, [sp, #32]
  405fe0:	ldr	x21, [sp, #16]
  405fe4:	ldp	x29, x30, [sp], #48
  405fe8:	ret
  405fec:	stp	x29, x30, [sp, #-48]!
  405ff0:	str	x21, [sp, #16]
  405ff4:	stp	x20, x19, [sp, #32]
  405ff8:	mov	x29, sp
  405ffc:	cbz	x1, 406034 <ferror@plt+0x3934>
  406000:	ldrb	w8, [x1]
  406004:	mov	x21, x1
  406008:	cbz	w8, 406034 <ferror@plt+0x3934>
  40600c:	mov	x19, x0
  406010:	add	x1, x29, #0x18
  406014:	mov	x0, x21
  406018:	bl	4024e0 <strtoull@plt>
  40601c:	ldr	x8, [x29, #24]
  406020:	cbz	x8, 406034 <ferror@plt+0x3934>
  406024:	cmp	x8, x21
  406028:	b.eq	406034 <ferror@plt+0x3934>  // b.none
  40602c:	ldrb	w8, [x8]
  406030:	cbz	w8, 406048 <ferror@plt+0x3948>
  406034:	mov	w0, #0xffffffff            	// #-1
  406038:	ldp	x20, x19, [sp, #32]
  40603c:	ldr	x21, [sp, #16]
  406040:	ldp	x29, x30, [sp], #48
  406044:	ret
  406048:	mov	x20, x0
  40604c:	cmn	x0, #0x1
  406050:	b.ne	406064 <ferror@plt+0x3964>  // b.any
  406054:	bl	402650 <__errno_location@plt>
  406058:	ldr	w8, [x0]
  40605c:	cmp	w8, #0x22
  406060:	b.eq	406034 <ferror@plt+0x3934>  // b.none
  406064:	lsr	x9, x20, #32
  406068:	rev	w8, w20
  40606c:	rev	w9, w9
  406070:	mov	w0, wzr
  406074:	bfi	x9, x8, #32, #32
  406078:	str	x9, [x19]
  40607c:	ldp	x20, x19, [sp, #32]
  406080:	ldr	x21, [sp, #16]
  406084:	ldp	x29, x30, [sp], #48
  406088:	ret
  40608c:	sub	sp, sp, #0x30
  406090:	stp	x29, x30, [sp, #16]
  406094:	stp	x20, x19, [sp, #32]
  406098:	add	x29, sp, #0x10
  40609c:	cbz	x1, 4060e8 <ferror@plt+0x39e8>
  4060a0:	ldrb	w8, [x1]
  4060a4:	mov	x20, x1
  4060a8:	cbz	w8, 4060e8 <ferror@plt+0x39e8>
  4060ac:	mov	x19, x0
  4060b0:	add	x1, sp, #0x8
  4060b4:	mov	x0, x20
  4060b8:	bl	402090 <strtoul@plt>
  4060bc:	ldr	x8, [sp, #8]
  4060c0:	cbz	x8, 4060e8 <ferror@plt+0x39e8>
  4060c4:	cmp	x8, x20
  4060c8:	b.eq	4060e8 <ferror@plt+0x39e8>  // b.none
  4060cc:	lsr	x9, x0, #32
  4060d0:	cbnz	x9, 4060e8 <ferror@plt+0x39e8>
  4060d4:	ldrb	w8, [x8]
  4060d8:	cbnz	w8, 4060e8 <ferror@plt+0x39e8>
  4060dc:	rev	w9, w0
  4060e0:	str	w9, [x19]
  4060e4:	b	4060ec <ferror@plt+0x39ec>
  4060e8:	mov	w8, #0xffffffff            	// #-1
  4060ec:	ldp	x20, x19, [sp, #32]
  4060f0:	ldp	x29, x30, [sp, #16]
  4060f4:	mov	w0, w8
  4060f8:	add	sp, sp, #0x30
  4060fc:	ret
  406100:	sub	sp, sp, #0x30
  406104:	stp	x29, x30, [sp, #16]
  406108:	stp	x20, x19, [sp, #32]
  40610c:	add	x29, sp, #0x10
  406110:	cbz	x1, 406160 <ferror@plt+0x3a60>
  406114:	ldrb	w8, [x1]
  406118:	mov	x20, x1
  40611c:	cbz	w8, 406160 <ferror@plt+0x3a60>
  406120:	mov	x19, x0
  406124:	add	x1, sp, #0x8
  406128:	mov	x0, x20
  40612c:	bl	402090 <strtoul@plt>
  406130:	ldr	x8, [sp, #8]
  406134:	cbz	x8, 406160 <ferror@plt+0x3a60>
  406138:	cmp	x8, x20
  40613c:	b.eq	406160 <ferror@plt+0x3a60>  // b.none
  406140:	lsr	x9, x0, #16
  406144:	cbnz	x9, 406160 <ferror@plt+0x3a60>
  406148:	ldrb	w8, [x8]
  40614c:	cbnz	w8, 406160 <ferror@plt+0x3a60>
  406150:	rev	w9, w0
  406154:	lsr	w9, w9, #16
  406158:	strh	w9, [x19]
  40615c:	b	406164 <ferror@plt+0x3a64>
  406160:	mov	w8, #0xffffffff            	// #-1
  406164:	ldp	x20, x19, [sp, #32]
  406168:	ldp	x29, x30, [sp, #16]
  40616c:	mov	w0, w8
  406170:	add	sp, sp, #0x30
  406174:	ret
  406178:	sub	sp, sp, #0x30
  40617c:	stp	x20, x19, [sp, #32]
  406180:	mov	x20, x1
  406184:	mov	x19, x0
  406188:	mov	x1, sp
  40618c:	mov	w2, #0x10                  	// #16
  406190:	mov	x0, x20
  406194:	stp	x29, x30, [sp, #16]
  406198:	add	x29, sp, #0x10
  40619c:	bl	402090 <strtoul@plt>
  4061a0:	lsr	x8, x0, #16
  4061a4:	cbnz	x8, 406294 <ferror@plt+0x3b94>
  4061a8:	ldr	x8, [sp]
  4061ac:	cmp	x8, x20
  4061b0:	b.eq	406294 <ferror@plt+0x3b94>  // b.none
  4061b4:	rev	w9, w0
  4061b8:	lsr	w9, w9, #16
  4061bc:	strh	w9, [sp, #8]
  4061c0:	ldrb	w9, [x8]
  4061c4:	cbz	w9, 4062a8 <ferror@plt+0x3ba8>
  4061c8:	cmp	w9, #0x3a
  4061cc:	b.ne	406294 <ferror@plt+0x3b94>  // b.any
  4061d0:	add	x20, x8, #0x1
  4061d4:	mov	x1, sp
  4061d8:	mov	w2, #0x10                  	// #16
  4061dc:	mov	x0, x20
  4061e0:	bl	402090 <strtoul@plt>
  4061e4:	lsr	x8, x0, #16
  4061e8:	cbnz	x8, 406294 <ferror@plt+0x3b94>
  4061ec:	ldr	x8, [sp]
  4061f0:	cmp	x8, x20
  4061f4:	b.eq	406294 <ferror@plt+0x3b94>  // b.none
  4061f8:	rev	w9, w0
  4061fc:	lsr	w9, w9, #16
  406200:	strh	w9, [sp, #10]
  406204:	ldrb	w9, [x8]
  406208:	cbz	w9, 4062a8 <ferror@plt+0x3ba8>
  40620c:	cmp	w9, #0x3a
  406210:	b.ne	406294 <ferror@plt+0x3b94>  // b.any
  406214:	add	x20, x8, #0x1
  406218:	mov	x1, sp
  40621c:	mov	w2, #0x10                  	// #16
  406220:	mov	x0, x20
  406224:	bl	402090 <strtoul@plt>
  406228:	lsr	x8, x0, #16
  40622c:	cbnz	x8, 406294 <ferror@plt+0x3b94>
  406230:	ldr	x8, [sp]
  406234:	cmp	x8, x20
  406238:	b.eq	406294 <ferror@plt+0x3b94>  // b.none
  40623c:	rev	w9, w0
  406240:	lsr	w9, w9, #16
  406244:	strh	w9, [sp, #12]
  406248:	ldrb	w9, [x8]
  40624c:	cbz	w9, 4062a8 <ferror@plt+0x3ba8>
  406250:	cmp	w9, #0x3a
  406254:	b.ne	406294 <ferror@plt+0x3b94>  // b.any
  406258:	add	x20, x8, #0x1
  40625c:	mov	x1, sp
  406260:	mov	w2, #0x10                  	// #16
  406264:	mov	x0, x20
  406268:	bl	402090 <strtoul@plt>
  40626c:	lsr	x8, x0, #16
  406270:	cbnz	x8, 406294 <ferror@plt+0x3b94>
  406274:	ldr	x8, [sp]
  406278:	cmp	x8, x20
  40627c:	b.eq	406294 <ferror@plt+0x3b94>  // b.none
  406280:	rev	w9, w0
  406284:	lsr	w9, w9, #16
  406288:	strh	w9, [sp, #14]
  40628c:	ldrb	w8, [x8]
  406290:	cbz	w8, 4062a8 <ferror@plt+0x3ba8>
  406294:	mov	w0, #0xffffffff            	// #-1
  406298:	ldp	x20, x19, [sp, #32]
  40629c:	ldp	x29, x30, [sp, #16]
  4062a0:	add	sp, sp, #0x30
  4062a4:	ret
  4062a8:	ldr	x8, [sp, #8]
  4062ac:	mov	w0, #0x1                   	// #1
  4062b0:	str	x8, [x19]
  4062b4:	ldp	x20, x19, [sp, #32]
  4062b8:	ldp	x29, x30, [sp, #16]
  4062bc:	add	sp, sp, #0x30
  4062c0:	ret
  4062c4:	stp	x29, x30, [sp, #-48]!
  4062c8:	stp	x20, x19, [sp, #32]
  4062cc:	mov	x20, x1
  4062d0:	movi	v0.2d, #0x0
  4062d4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4062d8:	str	x21, [sp, #16]
  4062dc:	mov	x19, x0
  4062e0:	str	xzr, [x0, #256]
  4062e4:	stp	q0, q0, [x0, #224]
  4062e8:	stp	q0, q0, [x0, #192]
  4062ec:	stp	q0, q0, [x0, #160]
  4062f0:	stp	q0, q0, [x0, #128]
  4062f4:	stp	q0, q0, [x0, #96]
  4062f8:	stp	q0, q0, [x0, #64]
  4062fc:	stp	q0, q0, [x0, #32]
  406300:	stp	q0, q0, [x0]
  406304:	add	x1, x1, #0x9c2
  406308:	mov	x0, x20
  40630c:	mov	x29, sp
  406310:	mov	w21, w2
  406314:	bl	402410 <strcmp@plt>
  406318:	cbz	w0, 406394 <ferror@plt+0x3c94>
  40631c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406320:	add	x1, x1, #0x9ca
  406324:	mov	x0, x20
  406328:	bl	402410 <strcmp@plt>
  40632c:	cbz	w0, 406378 <ferror@plt+0x3c78>
  406330:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406334:	add	x1, x1, #0x9ce
  406338:	mov	x0, x20
  40633c:	bl	402410 <strcmp@plt>
  406340:	cbz	w0, 406378 <ferror@plt+0x3c78>
  406344:	cmp	w21, #0x11
  406348:	b.ne	4063ec <ferror@plt+0x3cec>  // b.any
  40634c:	add	x0, x19, #0x8
  406350:	mov	w1, #0x100                 	// #256
  406354:	mov	x2, x20
  406358:	bl	40968c <ferror@plt+0x6f8c>
  40635c:	tbnz	w0, #31, 4063a0 <ferror@plt+0x3ca0>
  406360:	mov	w8, #0x11                  	// #17
  406364:	lsl	w9, w0, #3
  406368:	strh	w0, [x19, #2]
  40636c:	strh	w8, [x19, #6]
  406370:	strh	w9, [x19, #4]
  406374:	b	4064b8 <ferror@plt+0x3db8>
  406378:	orr	w8, w21, #0x10
  40637c:	cmp	w8, #0x1c
  406380:	b.eq	4063a0 <ferror@plt+0x3ca0>  // b.none
  406384:	strh	w21, [x19, #6]
  406388:	mov	w8, #0xfffe0000            	// #-131072
  40638c:	stur	w8, [x19, #2]
  406390:	b	4064b8 <ferror@plt+0x3db8>
  406394:	orr	w8, w21, #0x10
  406398:	cmp	w8, #0x1c
  40639c:	b.ne	4063b4 <ferror@plt+0x3cb4>  // b.any
  4063a0:	mov	w0, #0xffffffff            	// #-1
  4063a4:	ldp	x20, x19, [sp, #32]
  4063a8:	ldr	x21, [sp, #16]
  4063ac:	ldp	x29, x30, [sp], #48
  4063b0:	ret
  4063b4:	and	w8, w21, #0xffff
  4063b8:	sub	w8, w8, #0x2
  4063bc:	cmp	w8, #0x1a
  4063c0:	strh	w21, [x19, #6]
  4063c4:	b.hi	406498 <ferror@plt+0x3d98>  // b.pmore
  4063c8:	adrp	x9, 40e000 <ferror@plt+0xb900>
  4063cc:	add	x9, x9, #0x4c0
  4063d0:	adr	x10, 4063e4 <ferror@plt+0x3ce4>
  4063d4:	ldrb	w11, [x9, x8]
  4063d8:	add	x10, x10, x11, lsl #2
  4063dc:	mov	w8, #0x10                  	// #16
  4063e0:	br	x10
  4063e4:	mov	w8, #0x2                   	// #2
  4063e8:	b	4064a4 <ferror@plt+0x3da4>
  4063ec:	mov	w1, #0x3a                  	// #58
  4063f0:	mov	x0, x20
  4063f4:	bl	4024d0 <strchr@plt>
  4063f8:	cbz	x0, 406430 <ferror@plt+0x3d30>
  4063fc:	mov	w8, #0xa                   	// #10
  406400:	cmp	w21, #0xa
  406404:	strh	w8, [x19, #6]
  406408:	b.eq	406410 <ferror@plt+0x3d10>  // b.none
  40640c:	cbnz	w21, 4063a0 <ferror@plt+0x3ca0>
  406410:	add	x2, x19, #0x8
  406414:	mov	w0, #0xa                   	// #10
  406418:	mov	x1, x20
  40641c:	bl	402480 <inet_pton@plt>
  406420:	cmp	w0, #0x1
  406424:	b.lt	4063a0 <ferror@plt+0x3ca0>  // b.tstop
  406428:	mov	w8, #0xffff0010            	// #-65520
  40642c:	b	40638c <ferror@plt+0x3c8c>
  406430:	cmp	w21, #0x1c
  406434:	b.ne	40656c <ferror@plt+0x3e6c>  // b.any
  406438:	add	x21, x19, #0x8
  40643c:	mov	w8, #0x1c                  	// #28
  406440:	mov	w0, #0x1c                  	// #28
  406444:	mov	w3, #0x100                 	// #256
  406448:	mov	x1, x20
  40644c:	mov	x2, x21
  406450:	strh	w8, [x19, #6]
  406454:	bl	40aef4 <ferror@plt+0x87f4>
  406458:	cmp	w0, #0x1
  40645c:	b.lt	4063a0 <ferror@plt+0x3ca0>  // b.tstop
  406460:	mov	w9, #0x4                   	// #4
  406464:	mov	x8, xzr
  406468:	movk	w9, #0x14, lsl #16
  40646c:	stur	w9, [x19, #2]
  406470:	cmp	x8, #0x40
  406474:	b.eq	4064b8 <ferror@plt+0x3db8>  // b.none
  406478:	ldr	w9, [x21, x8, lsl #2]
  40647c:	add	x8, x8, #0x1
  406480:	tbz	w9, #16, 406470 <ferror@plt+0x3d70>
  406484:	lsl	w8, w8, #2
  406488:	strh	w8, [x19, #2]
  40648c:	b	4064b8 <ferror@plt+0x3db8>
  406490:	mov	w8, #0x4                   	// #4
  406494:	b	4064a4 <ferror@plt+0x3da4>
  406498:	mov	w8, wzr
  40649c:	b	4064a4 <ferror@plt+0x3da4>
  4064a0:	mov	w8, #0xa                   	// #10
  4064a4:	strh	w8, [x19, #2]
  4064a8:	mov	w8, #0xfffe                	// #65534
  4064ac:	mov	w9, #0x1                   	// #1
  4064b0:	strh	w8, [x19, #4]
  4064b4:	strh	w9, [x19]
  4064b8:	ldrh	w8, [x19, #6]
  4064bc:	cmp	w8, #0xa
  4064c0:	b.eq	4064e8 <ferror@plt+0x3de8>  // b.none
  4064c4:	cmp	w8, #0x2
  4064c8:	b.ne	406510 <ferror@plt+0x3e10>  // b.any
  4064cc:	ldr	w9, [x19, #8]
  4064d0:	cbz	w9, 40654c <ferror@plt+0x3e4c>
  4064d4:	ldrh	w8, [x19]
  4064d8:	and	w9, w9, #0xf0
  4064dc:	cmp	w9, #0xe0
  4064e0:	b.eq	406500 <ferror@plt+0x3e00>  // b.none
  4064e4:	b	406540 <ferror@plt+0x3e40>
  4064e8:	ldr	w9, [x19, #8]
  4064ec:	cbz	w9, 406524 <ferror@plt+0x3e24>
  4064f0:	ldrh	w8, [x19]
  4064f4:	mvn	w9, w9
  4064f8:	tst	w9, #0xff
  4064fc:	b.ne	406540 <ferror@plt+0x3e40>  // b.any
  406500:	mov	w9, #0xa                   	// #10
  406504:	mov	w0, wzr
  406508:	orr	w8, w8, w9
  40650c:	b	406558 <ferror@plt+0x3e58>
  406510:	mov	w0, wzr
  406514:	ldp	x20, x19, [sp, #32]
  406518:	ldr	x21, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #48
  406520:	ret
  406524:	ldr	w8, [x19, #12]
  406528:	cbnz	w8, 40653c <ferror@plt+0x3e3c>
  40652c:	ldr	w8, [x19, #16]
  406530:	cbnz	w8, 40653c <ferror@plt+0x3e3c>
  406534:	ldr	w8, [x19, #20]
  406538:	cbz	w8, 40654c <ferror@plt+0x3e4c>
  40653c:	ldrh	w8, [x19]
  406540:	mov	w0, wzr
  406544:	orr	w8, w8, #0x2
  406548:	b	406558 <ferror@plt+0x3e58>
  40654c:	ldrh	w8, [x19]
  406550:	mov	w0, wzr
  406554:	orr	w8, w8, #0x6
  406558:	strh	w8, [x19]
  40655c:	ldp	x20, x19, [sp, #32]
  406560:	ldr	x21, [sp, #16]
  406564:	ldp	x29, x30, [sp], #48
  406568:	ret
  40656c:	mov	w8, #0x2                   	// #2
  406570:	tst	w21, #0xfffffffd
  406574:	strh	w8, [x19, #6]
  406578:	b.ne	4063a0 <ferror@plt+0x3ca0>  // b.any
  40657c:	add	x1, x29, #0x18
  406580:	mov	x0, x20
  406584:	mov	w2, wzr
  406588:	bl	402090 <strtoul@plt>
  40658c:	cmp	x0, #0xff
  406590:	b.hi	4063a0 <ferror@plt+0x3ca0>  // b.pmore
  406594:	ldr	x8, [x29, #24]
  406598:	cmp	x8, x20
  40659c:	b.eq	4063a0 <ferror@plt+0x3ca0>  // b.none
  4065a0:	strb	w0, [x19, #8]
  4065a4:	ldrb	w9, [x8]
  4065a8:	cbz	w9, 406660 <ferror@plt+0x3f60>
  4065ac:	cmp	w9, #0x2e
  4065b0:	b.ne	4063a0 <ferror@plt+0x3ca0>  // b.any
  4065b4:	add	x20, x8, #0x1
  4065b8:	add	x1, x29, #0x18
  4065bc:	mov	x0, x20
  4065c0:	mov	w2, wzr
  4065c4:	bl	402090 <strtoul@plt>
  4065c8:	cmp	x0, #0xff
  4065cc:	b.hi	4063a0 <ferror@plt+0x3ca0>  // b.pmore
  4065d0:	ldr	x8, [x29, #24]
  4065d4:	cmp	x8, x20
  4065d8:	b.eq	4063a0 <ferror@plt+0x3ca0>  // b.none
  4065dc:	strb	w0, [x19, #9]
  4065e0:	ldrb	w9, [x8]
  4065e4:	cbz	w9, 406660 <ferror@plt+0x3f60>
  4065e8:	cmp	w9, #0x2e
  4065ec:	b.ne	4063a0 <ferror@plt+0x3ca0>  // b.any
  4065f0:	add	x20, x8, #0x1
  4065f4:	add	x1, x29, #0x18
  4065f8:	mov	x0, x20
  4065fc:	mov	w2, wzr
  406600:	bl	402090 <strtoul@plt>
  406604:	cmp	x0, #0xff
  406608:	b.hi	4063a0 <ferror@plt+0x3ca0>  // b.pmore
  40660c:	ldr	x8, [x29, #24]
  406610:	cmp	x8, x20
  406614:	b.eq	4063a0 <ferror@plt+0x3ca0>  // b.none
  406618:	strb	w0, [x19, #10]
  40661c:	ldrb	w9, [x8]
  406620:	cbz	w9, 406660 <ferror@plt+0x3f60>
  406624:	cmp	w9, #0x2e
  406628:	b.ne	4063a0 <ferror@plt+0x3ca0>  // b.any
  40662c:	add	x20, x8, #0x1
  406630:	add	x1, x29, #0x18
  406634:	mov	x0, x20
  406638:	mov	w2, wzr
  40663c:	bl	402090 <strtoul@plt>
  406640:	cmp	x0, #0xff
  406644:	b.hi	4063a0 <ferror@plt+0x3ca0>  // b.pmore
  406648:	ldr	x8, [x29, #24]
  40664c:	cmp	x8, x20
  406650:	b.eq	4063a0 <ferror@plt+0x3ca0>  // b.none
  406654:	strb	w0, [x19, #11]
  406658:	ldrb	w8, [x8]
  40665c:	cbnz	w8, 4063a0 <ferror@plt+0x3ca0>
  406660:	mov	w8, #0xffff0004            	// #-65532
  406664:	b	40638c <ferror@plt+0x3c8c>
  406668:	sub	w8, w0, #0x2
  40666c:	cmp	w8, #0x1a
  406670:	b.hi	406698 <ferror@plt+0x3f98>  // b.pmore
  406674:	adrp	x9, 40e000 <ferror@plt+0xb900>
  406678:	add	x9, x9, #0x4db
  40667c:	adr	x10, 406690 <ferror@plt+0x3f90>
  406680:	ldrb	w11, [x9, x8]
  406684:	add	x10, x10, x11, lsl #2
  406688:	mov	w0, #0x80                  	// #128
  40668c:	br	x10
  406690:	mov	w0, #0x20                  	// #32
  406694:	ret
  406698:	mov	w0, wzr
  40669c:	ret
  4066a0:	mov	w0, #0x50                  	// #80
  4066a4:	ret
  4066a8:	mov	w0, #0x10                  	// #16
  4066ac:	ret
  4066b0:	mov	w0, #0x14                  	// #20
  4066b4:	ret
  4066b8:	sub	sp, sp, #0x150
  4066bc:	stp	x22, x21, [sp, #304]
  4066c0:	mov	x22, x1
  4066c4:	stp	x20, x19, [sp, #320]
  4066c8:	mov	x19, x0
  4066cc:	mov	w1, #0x2f                  	// #47
  4066d0:	mov	x0, x22
  4066d4:	stp	x29, x30, [sp, #272]
  4066d8:	stp	x28, x23, [sp, #288]
  4066dc:	add	x29, sp, #0x110
  4066e0:	mov	w21, w2
  4066e4:	mov	w23, #0x2f                  	// #47
  4066e8:	bl	4024d0 <strchr@plt>
  4066ec:	mov	x20, x0
  4066f0:	cbz	x0, 406718 <ferror@plt+0x4018>
  4066f4:	mov	x0, x19
  4066f8:	mov	x1, x22
  4066fc:	mov	w2, w21
  406700:	strb	wzr, [x20]
  406704:	bl	4062c4 <ferror@plt+0x3bc4>
  406708:	mov	w8, w0
  40670c:	strb	w23, [x20]
  406710:	cbnz	w8, 406858 <ferror@plt+0x4158>
  406714:	b	406730 <ferror@plt+0x4030>
  406718:	mov	x0, x19
  40671c:	mov	x1, x22
  406720:	mov	w2, w21
  406724:	bl	4062c4 <ferror@plt+0x3bc4>
  406728:	mov	w8, w0
  40672c:	cbnz	w8, 406858 <ferror@plt+0x4158>
  406730:	ldrh	w8, [x19, #6]
  406734:	sub	w8, w8, #0x2
  406738:	cmp	w8, #0x1a
  40673c:	b.hi	40676c <ferror@plt+0x406c>  // b.pmore
  406740:	adrp	x9, 40e000 <ferror@plt+0xb900>
  406744:	add	x9, x9, #0x4f6
  406748:	adr	x10, 40675c <ferror@plt+0x405c>
  40674c:	ldrb	w11, [x9, x8]
  406750:	add	x10, x10, x11, lsl #2
  406754:	mov	w21, #0x80                  	// #128
  406758:	br	x10
  40675c:	mov	w21, #0x20                  	// #32
  406760:	ldrh	w8, [x19, #4]
  406764:	cbnz	x20, 406798 <ferror@plt+0x4098>
  406768:	b	406834 <ferror@plt+0x4134>
  40676c:	mov	w21, wzr
  406770:	ldrh	w8, [x19, #4]
  406774:	cbnz	x20, 406798 <ferror@plt+0x4098>
  406778:	b	406834 <ferror@plt+0x4134>
  40677c:	mov	w21, #0x50                  	// #80
  406780:	ldrh	w8, [x19, #4]
  406784:	cbnz	x20, 406798 <ferror@plt+0x4098>
  406788:	b	406834 <ferror@plt+0x4134>
  40678c:	mov	w21, #0x10                  	// #16
  406790:	ldrh	w8, [x19, #4]
  406794:	cbz	x20, 406834 <ferror@plt+0x4134>
  406798:	mov	w9, #0xfffe                	// #65534
  40679c:	cmp	w8, w9
  4067a0:	b.eq	406820 <ferror@plt+0x4120>  // b.none
  4067a4:	ldrb	w8, [x20, #1]!
  4067a8:	cbz	w8, 4067ec <ferror@plt+0x40ec>
  4067ac:	sub	x1, x29, #0x8
  4067b0:	mov	x0, x20
  4067b4:	mov	w2, wzr
  4067b8:	bl	402090 <strtoul@plt>
  4067bc:	ldur	x8, [x29, #-8]
  4067c0:	cbz	x8, 4067ec <ferror@plt+0x40ec>
  4067c4:	cmp	x8, x20
  4067c8:	b.eq	4067ec <ferror@plt+0x40ec>  // b.none
  4067cc:	lsr	x9, x0, #32
  4067d0:	cbnz	x9, 4067ec <ferror@plt+0x40ec>
  4067d4:	ldrb	w8, [x8]
  4067d8:	cbnz	w8, 4067ec <ferror@plt+0x40ec>
  4067dc:	cmp	w0, w21
  4067e0:	cset	w9, ls  // ls = plast
  4067e4:	b.hi	406820 <ferror@plt+0x4120>  // b.pmore
  4067e8:	b	406844 <ferror@plt+0x4144>
  4067ec:	mov	x0, sp
  4067f0:	mov	w2, #0x2                   	// #2
  4067f4:	mov	x1, x20
  4067f8:	bl	4062c4 <ferror@plt+0x3bc4>
  4067fc:	cbnz	w0, 406820 <ferror@plt+0x4120>
  406800:	ldrh	w8, [sp, #6]
  406804:	cmp	w8, #0x2
  406808:	b.ne	406820 <ferror@plt+0x4120>  // b.any
  40680c:	ldr	w9, [sp, #8]
  406810:	rev	w8, w9
  406814:	neg	w10, w8
  406818:	bics	wzr, w10, w8
  40681c:	b.eq	406874 <ferror@plt+0x4174>  // b.none
  406820:	mov	w8, #0xffffffff            	// #-1
  406824:	b	406858 <ferror@plt+0x4158>
  406828:	mov	w21, #0x14                  	// #20
  40682c:	ldrh	w8, [x19, #4]
  406830:	cbnz	x20, 406798 <ferror@plt+0x4098>
  406834:	mov	w10, #0xfffe                	// #65534
  406838:	cmp	w8, w10
  40683c:	mov	w9, wzr
  406840:	csel	w0, wzr, w21, eq  // eq = none
  406844:	ldrh	w10, [x19]
  406848:	mov	w8, wzr
  40684c:	strh	w0, [x19, #4]
  406850:	orr	w9, w10, w9
  406854:	strh	w9, [x19]
  406858:	ldp	x20, x19, [sp, #320]
  40685c:	ldp	x22, x21, [sp, #304]
  406860:	ldp	x28, x23, [sp, #288]
  406864:	ldp	x29, x30, [sp, #272]
  406868:	mov	w0, w8
  40686c:	add	sp, sp, #0x150
  406870:	ret
  406874:	mov	w0, wzr
  406878:	cbz	w9, 40688c <ferror@plt+0x418c>
  40687c:	lsl	w8, w8, #1
  406880:	add	w0, w0, #0x1
  406884:	cbnz	w8, 40687c <ferror@plt+0x417c>
  406888:	b	4067dc <ferror@plt+0x40dc>
  40688c:	mov	w9, #0x1                   	// #1
  406890:	b	406844 <ferror@plt+0x4144>
  406894:	stp	x29, x30, [sp, #-48]!
  406898:	str	x21, [sp, #16]
  40689c:	stp	x20, x19, [sp, #32]
  4068a0:	mov	x29, sp
  4068a4:	mov	w20, w2
  4068a8:	mov	x19, x1
  4068ac:	bl	4062c4 <ferror@plt+0x3bc4>
  4068b0:	cbnz	w0, 4068c4 <ferror@plt+0x41c4>
  4068b4:	ldp	x20, x19, [sp, #32]
  4068b8:	ldr	x21, [sp, #16]
  4068bc:	ldp	x29, x30, [sp], #48
  4068c0:	ret
  4068c4:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  4068c8:	ldr	x8, [x8, #3992]
  4068cc:	mov	w0, w20
  4068d0:	ldr	x21, [x8]
  4068d4:	bl	4068f8 <ferror@plt+0x41f8>
  4068d8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4068dc:	mov	x2, x0
  4068e0:	add	x1, x1, #0x661
  4068e4:	mov	x0, x21
  4068e8:	mov	x3, x19
  4068ec:	bl	4026c0 <fprintf@plt>
  4068f0:	mov	w0, #0x1                   	// #1
  4068f4:	bl	4020b0 <exit@plt>
  4068f8:	cmp	w0, #0x1c
  4068fc:	b.hi	406930 <ferror@plt+0x4230>  // b.pmore
  406900:	adrp	x9, 40e000 <ferror@plt+0xb900>
  406904:	mov	w8, w0
  406908:	add	x9, x9, #0x511
  40690c:	adr	x10, 406924 <ferror@plt+0x4224>
  406910:	ldrb	w11, [x9, x8]
  406914:	add	x10, x10, x11, lsl #2
  406918:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40691c:	add	x0, x0, #0x9d2
  406920:	br	x10
  406924:	adrp	x0, 40e000 <ferror@plt+0xb900>
  406928:	add	x0, x0, #0x8b5
  40692c:	ret
  406930:	adrp	x0, 40e000 <ferror@plt+0xb900>
  406934:	add	x0, x0, #0x8b1
  406938:	ret
  40693c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  406940:	add	x0, x0, #0x8c0
  406944:	ret
  406948:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40694c:	add	x0, x0, #0x8c9
  406950:	ret
  406954:	adrp	x0, 40e000 <ferror@plt+0xb900>
  406958:	add	x0, x0, #0xf59
  40695c:	ret
  406960:	adrp	x0, 40e000 <ferror@plt+0xb900>
  406964:	add	x0, x0, #0x8c4
  406968:	ret
  40696c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  406970:	add	x0, x0, #0x8ba
  406974:	ret
  406978:	ldrh	w8, [x1], #4
  40697c:	sub	w8, w8, #0x6
  406980:	ror	w9, w8, #1
  406984:	cmp	w9, #0x7
  406988:	mov	w8, #0xffffffff            	// #-1
  40698c:	b.hi	406ac0 <ferror@plt+0x43c0>  // b.pmore
  406990:	adrp	x10, 40e000 <ferror@plt+0xb900>
  406994:	add	x10, x10, #0x52e
  406998:	adr	x11, 4069a8 <ferror@plt+0x42a8>
  40699c:	ldrb	w12, [x10, x9]
  4069a0:	add	x11, x11, x12, lsl #2
  4069a4:	br	x11
  4069a8:	mov	w8, #0xc                   	// #12
  4069ac:	mov	w9, #0x2                   	// #2
  4069b0:	strh	w8, [x0, #6]
  4069b4:	strh	w9, [x0, #2]
  4069b8:	ldrh	w9, [x1]
  4069bc:	strh	w9, [x0, #8]
  4069c0:	cbnz	w2, 406a2c <ferror@plt+0x432c>
  4069c4:	b	406a3c <ferror@plt+0x433c>
  4069c8:	mov	w8, #0x2                   	// #2
  4069cc:	mov	w9, #0x4                   	// #4
  4069d0:	strh	w8, [x0, #6]
  4069d4:	strh	w9, [x0, #2]
  4069d8:	ldr	w9, [x1]
  4069dc:	str	w9, [x0, #8]
  4069e0:	cbnz	w2, 406a2c <ferror@plt+0x432c>
  4069e4:	b	406a3c <ferror@plt+0x433c>
  4069e8:	mov	w8, #0x4                   	// #4
  4069ec:	mov	w9, #0xa                   	// #10
  4069f0:	strh	w8, [x0, #6]
  4069f4:	strh	w9, [x0, #2]
  4069f8:	ldrh	w9, [x1, #8]
  4069fc:	ldr	x10, [x1]
  406a00:	strh	w9, [x0, #16]
  406a04:	str	x10, [x0, #8]
  406a08:	cbnz	w2, 406a2c <ferror@plt+0x432c>
  406a0c:	b	406a3c <ferror@plt+0x433c>
  406a10:	mov	w8, #0xa                   	// #10
  406a14:	mov	w9, #0x10                  	// #16
  406a18:	strh	w8, [x0, #6]
  406a1c:	strh	w9, [x0, #2]
  406a20:	ldr	q0, [x1]
  406a24:	stur	q0, [x0, #8]
  406a28:	cbz	w2, 406a3c <ferror@plt+0x433c>
  406a2c:	cmp	w8, w2
  406a30:	b.eq	406a3c <ferror@plt+0x433c>  // b.none
  406a34:	mov	w0, #0xfffffffe            	// #-2
  406a38:	ret
  406a3c:	mov	w9, #0xffff                	// #65535
  406a40:	cmp	w8, #0xa
  406a44:	strh	w9, [x0, #4]
  406a48:	strh	wzr, [x0]
  406a4c:	b.eq	406a74 <ferror@plt+0x4374>  // b.none
  406a50:	cmp	w8, #0x2
  406a54:	mov	w8, wzr
  406a58:	b.ne	406ac0 <ferror@plt+0x43c0>  // b.any
  406a5c:	ldr	w8, [x0, #8]
  406a60:	cbz	w8, 406ab8 <ferror@plt+0x43b8>
  406a64:	and	w8, w8, #0xf0
  406a68:	cmp	w8, #0xe0
  406a6c:	b.eq	406a88 <ferror@plt+0x4388>  // b.none
  406a70:	b	406aac <ferror@plt+0x43ac>
  406a74:	ldr	w8, [x0, #8]
  406a78:	cbz	w8, 406a94 <ferror@plt+0x4394>
  406a7c:	mvn	w8, w8
  406a80:	tst	w8, #0xff
  406a84:	b.ne	406aac <ferror@plt+0x43ac>  // b.any
  406a88:	mov	w8, wzr
  406a8c:	mov	w9, #0xa                   	// #10
  406a90:	b	406abc <ferror@plt+0x43bc>
  406a94:	ldr	w8, [x0, #12]
  406a98:	cbnz	w8, 406aac <ferror@plt+0x43ac>
  406a9c:	ldr	w8, [x0, #16]
  406aa0:	cbnz	w8, 406aac <ferror@plt+0x43ac>
  406aa4:	ldr	w8, [x0, #20]
  406aa8:	cbz	w8, 406ab8 <ferror@plt+0x43b8>
  406aac:	mov	w8, wzr
  406ab0:	mov	w9, #0x2                   	// #2
  406ab4:	b	406abc <ferror@plt+0x43bc>
  406ab8:	mov	w9, #0x6                   	// #6
  406abc:	strh	w9, [x0]
  406ac0:	mov	w0, w8
  406ac4:	ret
  406ac8:	stp	x29, x30, [sp, #-48]!
  406acc:	stp	x20, x19, [sp, #32]
  406ad0:	mov	x19, x1
  406ad4:	cmp	w2, #0x11
  406ad8:	str	x21, [sp, #16]
  406adc:	mov	x29, sp
  406ae0:	b.eq	406b04 <ferror@plt+0x4404>  // b.none
  406ae4:	mov	x1, x19
  406ae8:	mov	w20, w2
  406aec:	bl	4066b8 <ferror@plt+0x3fb8>
  406af0:	cbnz	w0, 406b28 <ferror@plt+0x4428>
  406af4:	ldp	x20, x19, [sp, #32]
  406af8:	ldr	x21, [sp, #16]
  406afc:	ldp	x29, x30, [sp], #48
  406b00:	ret
  406b04:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406b08:	ldr	x8, [x8, #3992]
  406b0c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406b10:	add	x1, x1, #0x692
  406b14:	mov	x2, x19
  406b18:	ldr	x0, [x8]
  406b1c:	bl	4026c0 <fprintf@plt>
  406b20:	mov	w0, #0x1                   	// #1
  406b24:	bl	4020b0 <exit@plt>
  406b28:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406b2c:	ldr	x8, [x8, #3992]
  406b30:	mov	w0, w20
  406b34:	ldr	x21, [x8]
  406b38:	bl	4068f8 <ferror@plt+0x41f8>
  406b3c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406b40:	mov	x2, x0
  406b44:	add	x1, x1, #0x6da
  406b48:	mov	x0, x21
  406b4c:	mov	x3, x19
  406b50:	bl	4026c0 <fprintf@plt>
  406b54:	mov	w0, #0x1                   	// #1
  406b58:	bl	4020b0 <exit@plt>
  406b5c:	sub	sp, sp, #0x130
  406b60:	stp	x28, x19, [sp, #288]
  406b64:	mov	x19, x0
  406b68:	add	x0, sp, #0x8
  406b6c:	mov	w2, #0x2                   	// #2
  406b70:	mov	x1, x19
  406b74:	stp	x29, x30, [sp, #272]
  406b78:	add	x29, sp, #0x110
  406b7c:	bl	4062c4 <ferror@plt+0x3bc4>
  406b80:	cbnz	w0, 406b98 <ferror@plt+0x4498>
  406b84:	ldr	w0, [sp, #16]
  406b88:	ldp	x28, x19, [sp, #288]
  406b8c:	ldp	x29, x30, [sp, #272]
  406b90:	add	sp, sp, #0x130
  406b94:	ret
  406b98:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406b9c:	ldr	x8, [x8, #3992]
  406ba0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406ba4:	add	x1, x1, #0x70a
  406ba8:	mov	x2, x19
  406bac:	ldr	x0, [x8]
  406bb0:	bl	4026c0 <fprintf@plt>
  406bb4:	mov	w0, #0x1                   	// #1
  406bb8:	bl	4020b0 <exit@plt>
  406bbc:	stp	x29, x30, [sp, #-16]!
  406bc0:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406bc4:	ldr	x8, [x8, #3992]
  406bc8:	adrp	x0, 40e000 <ferror@plt+0xb900>
  406bcc:	add	x0, x0, #0x73d
  406bd0:	mov	w1, #0x30                  	// #48
  406bd4:	ldr	x3, [x8]
  406bd8:	mov	w2, #0x1                   	// #1
  406bdc:	mov	x29, sp
  406be0:	bl	4024f0 <fwrite@plt>
  406be4:	mov	w0, #0xffffffff            	// #-1
  406be8:	bl	4020b0 <exit@plt>
  406bec:	stp	x29, x30, [sp, #-16]!
  406bf0:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406bf4:	ldr	x8, [x8, #3992]
  406bf8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406bfc:	mov	x2, x0
  406c00:	add	x1, x1, #0x76e
  406c04:	ldr	x8, [x8]
  406c08:	mov	x29, sp
  406c0c:	mov	x0, x8
  406c10:	bl	4026c0 <fprintf@plt>
  406c14:	mov	w0, #0xffffffff            	// #-1
  406c18:	bl	4020b0 <exit@plt>
  406c1c:	stp	x29, x30, [sp, #-16]!
  406c20:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406c24:	ldr	x8, [x8, #3992]
  406c28:	mov	x2, x1
  406c2c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406c30:	mov	x3, x0
  406c34:	ldr	x8, [x8]
  406c38:	add	x1, x1, #0x790
  406c3c:	mov	x29, sp
  406c40:	mov	x0, x8
  406c44:	bl	4026c0 <fprintf@plt>
  406c48:	mov	w0, #0xffffffff            	// #-1
  406c4c:	bl	4020b0 <exit@plt>
  406c50:	stp	x29, x30, [sp, #-16]!
  406c54:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406c58:	ldr	x8, [x8, #3992]
  406c5c:	mov	x3, x1
  406c60:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406c64:	mov	x2, x0
  406c68:	ldr	x8, [x8]
  406c6c:	add	x1, x1, #0x7b3
  406c70:	mov	x29, sp
  406c74:	mov	x0, x8
  406c78:	bl	4026c0 <fprintf@plt>
  406c7c:	mov	w0, #0xffffffff            	// #-1
  406c80:	bl	4020b0 <exit@plt>
  406c84:	stp	x29, x30, [sp, #-16]!
  406c88:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406c8c:	ldr	x8, [x8, #3992]
  406c90:	mov	x3, x1
  406c94:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406c98:	mov	x2, x0
  406c9c:	ldr	x8, [x8]
  406ca0:	add	x1, x1, #0x7e5
  406ca4:	mov	x29, sp
  406ca8:	mov	x0, x8
  406cac:	bl	4026c0 <fprintf@plt>
  406cb0:	mov	w0, #0xffffffff            	// #-1
  406cb4:	bl	4020b0 <exit@plt>
  406cb8:	stp	x29, x30, [sp, #-16]!
  406cbc:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406cc0:	ldr	x8, [x8, #3992]
  406cc4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406cc8:	mov	x2, x0
  406ccc:	add	x1, x1, #0x81d
  406cd0:	ldr	x8, [x8]
  406cd4:	mov	x29, sp
  406cd8:	mov	x0, x8
  406cdc:	bl	4026c0 <fprintf@plt>
  406ce0:	mov	w0, #0xffffffff            	// #-1
  406ce4:	ldp	x29, x30, [sp], #16
  406ce8:	ret
  406cec:	stp	x29, x30, [sp, #-32]!
  406cf0:	stp	x20, x19, [sp, #16]
  406cf4:	mov	x29, sp
  406cf8:	mov	x19, x0
  406cfc:	bl	4020a0 <strlen@plt>
  406d00:	cmp	x0, #0xf
  406d04:	b.hi	406d54 <ferror@plt+0x4654>  // b.pmore
  406d08:	ldrb	w20, [x19]
  406d0c:	cbz	w20, 406d54 <ferror@plt+0x4654>
  406d10:	add	x19, x19, #0x1
  406d14:	ands	w8, w20, #0xff
  406d18:	b.eq	406d44 <ferror@plt+0x4644>  // b.none
  406d1c:	cmp	w8, #0x2f
  406d20:	b.eq	406d54 <ferror@plt+0x4654>  // b.none
  406d24:	bl	402420 <__ctype_b_loc@plt>
  406d28:	ldr	x8, [x0]
  406d2c:	and	x9, x20, #0xff
  406d30:	ldrh	w8, [x8, x9, lsl #1]
  406d34:	tbnz	w8, #13, 406d54 <ferror@plt+0x4654>
  406d38:	ldrb	w20, [x19], #1
  406d3c:	ands	w8, w20, #0xff
  406d40:	b.ne	406d1c <ferror@plt+0x461c>  // b.any
  406d44:	mov	w0, wzr
  406d48:	ldp	x20, x19, [sp, #16]
  406d4c:	ldp	x29, x30, [sp], #32
  406d50:	ret
  406d54:	mov	w0, #0xffffffff            	// #-1
  406d58:	ldp	x20, x19, [sp, #16]
  406d5c:	ldp	x29, x30, [sp], #32
  406d60:	ret
  406d64:	stp	x29, x30, [sp, #-32]!
  406d68:	stp	x20, x19, [sp, #16]
  406d6c:	ldrb	w20, [x0]
  406d70:	mov	x29, sp
  406d74:	cbz	w20, 406dbc <ferror@plt+0x46bc>
  406d78:	add	x19, x0, #0x1
  406d7c:	ands	w8, w20, #0xff
  406d80:	b.eq	406dac <ferror@plt+0x46ac>  // b.none
  406d84:	cmp	w8, #0x2f
  406d88:	b.eq	406dbc <ferror@plt+0x46bc>  // b.none
  406d8c:	bl	402420 <__ctype_b_loc@plt>
  406d90:	ldr	x8, [x0]
  406d94:	and	x9, x20, #0xff
  406d98:	ldrh	w8, [x8, x9, lsl #1]
  406d9c:	tbnz	w8, #13, 406dbc <ferror@plt+0x46bc>
  406da0:	ldrb	w20, [x19], #1
  406da4:	ands	w8, w20, #0xff
  406da8:	b.ne	406d84 <ferror@plt+0x4684>  // b.any
  406dac:	mov	w0, wzr
  406db0:	ldp	x20, x19, [sp, #16]
  406db4:	ldp	x29, x30, [sp], #32
  406db8:	ret
  406dbc:	mov	w0, #0xffffffff            	// #-1
  406dc0:	ldp	x20, x19, [sp, #16]
  406dc4:	ldp	x29, x30, [sp], #32
  406dc8:	ret
  406dcc:	stp	x29, x30, [sp, #-48]!
  406dd0:	stp	x20, x19, [sp, #32]
  406dd4:	mov	x20, x0
  406dd8:	mov	x0, x1
  406ddc:	stp	x22, x21, [sp, #16]
  406de0:	mov	x29, sp
  406de4:	mov	x19, x1
  406de8:	bl	4020a0 <strlen@plt>
  406dec:	cmp	x0, #0xf
  406df0:	b.hi	406e58 <ferror@plt+0x4758>  // b.pmore
  406df4:	ldrb	w22, [x19]
  406df8:	cbz	w22, 406e58 <ferror@plt+0x4758>
  406dfc:	mov	w21, #0x1                   	// #1
  406e00:	ands	w8, w22, #0xff
  406e04:	b.eq	406e34 <ferror@plt+0x4734>  // b.none
  406e08:	cmp	w8, #0x2f
  406e0c:	b.eq	406e58 <ferror@plt+0x4758>  // b.none
  406e10:	bl	402420 <__ctype_b_loc@plt>
  406e14:	ldr	x8, [x0]
  406e18:	and	x9, x22, #0xff
  406e1c:	ldrh	w8, [x8, x9, lsl #1]
  406e20:	tbnz	w8, #13, 406e58 <ferror@plt+0x4758>
  406e24:	ldrb	w22, [x19, x21]
  406e28:	add	x21, x21, #0x1
  406e2c:	ands	w8, w22, #0xff
  406e30:	b.ne	406e08 <ferror@plt+0x4708>  // b.any
  406e34:	mov	w2, #0x10                  	// #16
  406e38:	mov	x0, x20
  406e3c:	mov	x1, x19
  406e40:	bl	402600 <strncpy@plt>
  406e44:	mov	w0, wzr
  406e48:	ldp	x20, x19, [sp, #32]
  406e4c:	ldp	x22, x21, [sp, #16]
  406e50:	ldp	x29, x30, [sp], #48
  406e54:	ret
  406e58:	mov	w0, #0xffffffff            	// #-1
  406e5c:	ldp	x20, x19, [sp, #32]
  406e60:	ldp	x22, x21, [sp, #16]
  406e64:	ldp	x29, x30, [sp], #48
  406e68:	ret
  406e6c:	stp	x29, x30, [sp, #-48]!
  406e70:	str	x21, [sp, #16]
  406e74:	stp	x20, x19, [sp, #32]
  406e78:	mov	x29, sp
  406e7c:	cbz	x1, 406ed8 <ferror@plt+0x47d8>
  406e80:	add	x19, x1, #0x4
  406e84:	mov	x0, x19
  406e88:	bl	4020a0 <strlen@plt>
  406e8c:	cmp	x0, #0xf
  406e90:	b.hi	406f14 <ferror@plt+0x4814>  // b.pmore
  406e94:	ldrb	w21, [x19]
  406e98:	cbz	w21, 406f14 <ferror@plt+0x4814>
  406e9c:	mov	w20, #0x1                   	// #1
  406ea0:	ands	w8, w21, #0xff
  406ea4:	b.eq	406f18 <ferror@plt+0x4818>  // b.none
  406ea8:	cmp	w8, #0x2f
  406eac:	b.eq	406f14 <ferror@plt+0x4814>  // b.none
  406eb0:	bl	402420 <__ctype_b_loc@plt>
  406eb4:	ldr	x8, [x0]
  406eb8:	and	x9, x21, #0xff
  406ebc:	ldrh	w8, [x8, x9, lsl #1]
  406ec0:	tbnz	w8, #13, 406f14 <ferror@plt+0x4814>
  406ec4:	ldrb	w21, [x19, x20]
  406ec8:	add	x20, x20, #0x1
  406ecc:	ands	w8, w21, #0xff
  406ed0:	b.ne	406ea8 <ferror@plt+0x47a8>  // b.any
  406ed4:	b	406f18 <ferror@plt+0x4818>
  406ed8:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  406edc:	ldr	x8, [x8, #3992]
  406ee0:	mov	w19, w0
  406ee4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  406ee8:	add	x1, x1, #0x836
  406eec:	ldr	x0, [x8]
  406ef0:	mov	w2, w19
  406ef4:	bl	4026c0 <fprintf@plt>
  406ef8:	mov	w0, w19
  406efc:	bl	408fdc <ferror@plt+0x68dc>
  406f00:	mov	x19, x0
  406f04:	mov	x0, x19
  406f08:	bl	4020a0 <strlen@plt>
  406f0c:	cmp	x0, #0xf
  406f10:	b.ls	406e94 <ferror@plt+0x4794>  // b.plast
  406f14:	mov	x19, xzr
  406f18:	mov	x0, x19
  406f1c:	ldp	x20, x19, [sp, #32]
  406f20:	ldr	x21, [sp, #16]
  406f24:	ldp	x29, x30, [sp], #48
  406f28:	ret
  406f2c:	ldrb	w9, [x0]
  406f30:	cbz	w9, 406f74 <ferror@plt+0x4874>
  406f34:	ldrb	w10, [x1]
  406f38:	mov	x8, x0
  406f3c:	mov	w0, #0x1                   	// #1
  406f40:	cbz	w10, 406f70 <ferror@plt+0x4870>
  406f44:	cmp	w9, w10
  406f48:	b.ne	406f70 <ferror@plt+0x4870>  // b.any
  406f4c:	add	x8, x8, #0x1
  406f50:	add	x9, x1, #0x1
  406f54:	ldrb	w11, [x9], #1
  406f58:	ldrb	w10, [x8], #1
  406f5c:	cbz	w11, 406f68 <ferror@plt+0x4868>
  406f60:	cmp	w10, w11
  406f64:	b.eq	406f54 <ferror@plt+0x4854>  // b.none
  406f68:	cmp	w10, #0x0
  406f6c:	cset	w0, ne  // ne = any
  406f70:	ret
  406f74:	mov	w0, #0x1                   	// #1
  406f78:	ret
  406f7c:	stp	x29, x30, [sp, #-48]!
  406f80:	stp	x22, x21, [sp, #16]
  406f84:	stp	x20, x19, [sp, #32]
  406f88:	mov	w21, w2
  406f8c:	mov	x19, x1
  406f90:	asr	w22, w2, #5
  406f94:	mov	x20, x0
  406f98:	mov	x29, sp
  406f9c:	cbz	w22, 406fcc <ferror@plt+0x48cc>
  406fa0:	lsl	w8, w22, #2
  406fa4:	add	x1, x19, #0x8
  406fa8:	add	x0, x20, #0x8
  406fac:	sxtw	x2, w8
  406fb0:	bl	402330 <bcmp@plt>
  406fb4:	cbz	w0, 406fcc <ferror@plt+0x48cc>
  406fb8:	mov	w0, #0xffffffff            	// #-1
  406fbc:	ldp	x20, x19, [sp, #32]
  406fc0:	ldp	x22, x21, [sp, #16]
  406fc4:	ldp	x29, x30, [sp], #48
  406fc8:	ret
  406fcc:	and	w8, w21, #0x1f
  406fd0:	cbz	w8, 407018 <ferror@plt+0x4918>
  406fd4:	sbfiz	x9, x22, #2, #32
  406fd8:	add	x10, x20, x9
  406fdc:	add	x9, x19, x9
  406fe0:	ldr	w10, [x10, #8]
  406fe4:	ldr	w9, [x9, #8]
  406fe8:	neg	w8, w8
  406fec:	mov	w11, #0xffffffff            	// #-1
  406ff0:	lsl	w8, w11, w8
  406ff4:	rev	w8, w8
  406ff8:	eor	w9, w9, w10
  406ffc:	tst	w9, w8
  407000:	b.eq	407018 <ferror@plt+0x4918>  // b.none
  407004:	mov	w0, #0x1                   	// #1
  407008:	ldp	x20, x19, [sp, #32]
  40700c:	ldp	x22, x21, [sp, #16]
  407010:	ldp	x29, x30, [sp], #48
  407014:	ret
  407018:	mov	w0, wzr
  40701c:	ldp	x20, x19, [sp, #32]
  407020:	ldp	x22, x21, [sp, #16]
  407024:	ldp	x29, x30, [sp], #48
  407028:	ret
  40702c:	sub	sp, sp, #0x140
  407030:	stp	x29, x30, [sp, #272]
  407034:	stp	x28, x21, [sp, #288]
  407038:	stp	x20, x19, [sp, #304]
  40703c:	add	x29, sp, #0x110
  407040:	cbz	x1, 407210 <ferror@plt+0x4b10>
  407044:	ldrh	w8, [x0, #6]
  407048:	mov	x19, x0
  40704c:	cbz	w8, 407210 <ferror@plt+0x4b10>
  407050:	ldrsh	w20, [x19, #4]
  407054:	cmp	w20, #0x1
  407058:	b.lt	407210 <ferror@plt+0x4b10>  // b.tstop
  40705c:	ldrh	w9, [x1], #4
  407060:	mov	w0, #0xffffffff            	// #-1
  407064:	sub	w9, w9, #0x6
  407068:	ror	w9, w9, #1
  40706c:	cmp	w9, #0x7
  407070:	b.hi	407214 <ferror@plt+0x4b14>  // b.pmore
  407074:	adrp	x10, 40e000 <ferror@plt+0xb900>
  407078:	add	x10, x10, #0x536
  40707c:	adr	x11, 40708c <ferror@plt+0x498c>
  407080:	ldrb	w12, [x10, x9]
  407084:	add	x11, x11, x12, lsl #2
  407088:	br	x11
  40708c:	mov	w9, #0xc                   	// #12
  407090:	mov	w10, #0x2                   	// #2
  407094:	strh	w9, [sp, #14]
  407098:	strh	w10, [sp, #10]
  40709c:	ldrh	w10, [x1]
  4070a0:	strh	w10, [sp, #16]
  4070a4:	cmp	w9, w8
  4070a8:	b.ne	4071c0 <ferror@plt+0x4ac0>  // b.any
  4070ac:	b	407120 <ferror@plt+0x4a20>
  4070b0:	mov	w9, #0x2                   	// #2
  4070b4:	mov	w10, #0x4                   	// #4
  4070b8:	strh	w9, [sp, #14]
  4070bc:	strh	w10, [sp, #10]
  4070c0:	ldr	w10, [x1]
  4070c4:	str	w10, [sp, #16]
  4070c8:	cmp	w9, w8
  4070cc:	b.ne	4071c0 <ferror@plt+0x4ac0>  // b.any
  4070d0:	b	407120 <ferror@plt+0x4a20>
  4070d4:	mov	w9, #0x4                   	// #4
  4070d8:	mov	w10, #0xa                   	// #10
  4070dc:	strh	w9, [sp, #14]
  4070e0:	strh	w10, [sp, #10]
  4070e4:	ldrh	w10, [x1, #8]
  4070e8:	ldr	x11, [x1]
  4070ec:	strh	w10, [sp, #24]
  4070f0:	str	x11, [sp, #16]
  4070f4:	cmp	w9, w8
  4070f8:	b.eq	407120 <ferror@plt+0x4a20>  // b.none
  4070fc:	b	4071c0 <ferror@plt+0x4ac0>
  407100:	mov	w9, #0xa                   	// #10
  407104:	mov	w10, #0x10                  	// #16
  407108:	strh	w9, [sp, #14]
  40710c:	strh	w10, [sp, #10]
  407110:	ldr	q0, [x1]
  407114:	stur	q0, [sp, #16]
  407118:	cmp	w9, w8
  40711c:	b.ne	4071c0 <ferror@plt+0x4ac0>  // b.any
  407120:	and	w8, w8, #0xf
  407124:	and	x9, x20, #0xffff
  407128:	mov	w10, #0xffff                	// #65535
  40712c:	cmp	w8, #0xa
  407130:	strh	w10, [sp, #12]
  407134:	strh	wzr, [sp, #8]
  407138:	b.eq	40715c <ferror@plt+0x4a5c>  // b.none
  40713c:	cmp	w8, #0x2
  407140:	b.ne	4071a0 <ferror@plt+0x4aa0>  // b.any
  407144:	ldr	w8, [sp, #16]
  407148:	cbz	w8, 407198 <ferror@plt+0x4a98>
  40714c:	and	w8, w8, #0xf0
  407150:	cmp	w8, #0xe0
  407154:	b.eq	407170 <ferror@plt+0x4a70>  // b.none
  407158:	b	407190 <ferror@plt+0x4a90>
  40715c:	ldr	w8, [sp, #16]
  407160:	cbz	w8, 407178 <ferror@plt+0x4a78>
  407164:	mvn	w8, w8
  407168:	tst	w8, #0xff
  40716c:	b.ne	407190 <ferror@plt+0x4a90>  // b.any
  407170:	mov	w8, #0xa                   	// #10
  407174:	b	40719c <ferror@plt+0x4a9c>
  407178:	ldr	w8, [sp, #20]
  40717c:	cbnz	w8, 407190 <ferror@plt+0x4a90>
  407180:	ldr	w8, [sp, #24]
  407184:	cbnz	w8, 407190 <ferror@plt+0x4a90>
  407188:	ldr	w8, [sp, #28]
  40718c:	cbz	w8, 407198 <ferror@plt+0x4a98>
  407190:	mov	w8, #0x2                   	// #2
  407194:	b	40719c <ferror@plt+0x4a9c>
  407198:	mov	w8, #0x6                   	// #6
  40719c:	strh	w8, [sp, #8]
  4071a0:	lsr	x21, x9, #5
  4071a4:	cbz	w21, 4071c8 <ferror@plt+0x4ac8>
  4071a8:	add	x8, sp, #0x8
  4071ac:	add	x1, x19, #0x8
  4071b0:	add	x0, x8, #0x8
  4071b4:	lsl	x2, x21, #2
  4071b8:	bl	402330 <bcmp@plt>
  4071bc:	cbz	w0, 4071c8 <ferror@plt+0x4ac8>
  4071c0:	mov	w0, #0xffffffff            	// #-1
  4071c4:	b	407214 <ferror@plt+0x4b14>
  4071c8:	and	w8, w20, #0xffff
  4071cc:	and	w8, w8, #0x1f
  4071d0:	cbz	w8, 407210 <ferror@plt+0x4b10>
  4071d4:	lsl	x9, x21, #2
  4071d8:	add	x10, sp, #0x8
  4071dc:	add	x10, x10, x9
  4071e0:	add	x9, x19, x9
  4071e4:	ldr	w10, [x10, #8]
  4071e8:	ldr	w9, [x9, #8]
  4071ec:	neg	w8, w8
  4071f0:	mov	w11, #0xffffffff            	// #-1
  4071f4:	lsl	w8, w11, w8
  4071f8:	rev	w8, w8
  4071fc:	eor	w9, w9, w10
  407200:	tst	w9, w8
  407204:	b.eq	407210 <ferror@plt+0x4b10>  // b.none
  407208:	mov	w0, #0x1                   	// #1
  40720c:	b	407214 <ferror@plt+0x4b14>
  407210:	mov	w0, wzr
  407214:	ldp	x20, x19, [sp, #304]
  407218:	ldp	x28, x21, [sp, #288]
  40721c:	ldp	x29, x30, [sp, #272]
  407220:	add	sp, sp, #0x140
  407224:	ret
  407228:	stp	x29, x30, [sp, #-64]!
  40722c:	str	x28, [sp, #16]
  407230:	stp	x22, x21, [sp, #32]
  407234:	stp	x20, x19, [sp, #48]
  407238:	mov	x29, sp
  40723c:	sub	sp, sp, #0x400
  407240:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407244:	add	x0, x0, #0x862
  407248:	bl	402660 <getenv@plt>
  40724c:	cbz	x0, 40726c <ferror@plt+0x4b6c>
  407250:	mov	w2, #0xa                   	// #10
  407254:	mov	x1, xzr
  407258:	bl	402430 <strtol@plt>
  40725c:	cmp	w0, #0x0
  407260:	mov	w8, #0x64                  	// #100
  407264:	csel	w19, w8, w0, eq  // eq = none
  407268:	b	407310 <ferror@plt+0x4c10>
  40726c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407270:	add	x0, x0, #0x865
  407274:	bl	402660 <getenv@plt>
  407278:	cbz	x0, 40728c <ferror@plt+0x4b8c>
  40727c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407280:	mov	x3, x0
  407284:	add	x2, x2, #0x63f
  407288:	b	4072a8 <ferror@plt+0x4ba8>
  40728c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407290:	add	x0, x0, #0x875
  407294:	bl	402660 <getenv@plt>
  407298:	cbz	x0, 40732c <ferror@plt+0x4c2c>
  40729c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  4072a0:	mov	x3, x0
  4072a4:	add	x2, x2, #0x87f
  4072a8:	mov	x0, sp
  4072ac:	mov	w1, #0x3ff                 	// #1023
  4072b0:	bl	4021b0 <snprintf@plt>
  4072b4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4072b8:	add	x1, x1, #0xace
  4072bc:	mov	x0, sp
  4072c0:	bl	402540 <fopen64@plt>
  4072c4:	cbz	x0, 40730c <ferror@plt+0x4c0c>
  4072c8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4072cc:	add	x1, x1, #0x89e
  4072d0:	add	x2, x29, #0x1c
  4072d4:	add	x3, x29, #0x18
  4072d8:	mov	x20, x0
  4072dc:	bl	402260 <__isoc99_fscanf@plt>
  4072e0:	ldp	w19, w22, [x29, #24]
  4072e4:	mov	w21, w0
  4072e8:	mov	x0, x20
  4072ec:	bl	402200 <fclose@plt>
  4072f0:	cmp	w21, #0x2
  4072f4:	b.ne	40730c <ferror@plt+0x4c0c>  // b.any
  4072f8:	mov	w8, #0x4240                	// #16960
  4072fc:	movk	w8, #0xf, lsl #16
  407300:	cmp	w22, w8
  407304:	b.ne	40730c <ferror@plt+0x4c0c>  // b.any
  407308:	cbnz	w19, 407310 <ferror@plt+0x4c10>
  40730c:	mov	w19, #0x64                  	// #100
  407310:	mov	w0, w19
  407314:	add	sp, sp, #0x400
  407318:	ldp	x20, x19, [sp, #48]
  40731c:	ldp	x22, x21, [sp, #32]
  407320:	ldr	x28, [sp, #16]
  407324:	ldp	x29, x30, [sp], #64
  407328:	ret
  40732c:	adrp	x8, 40e000 <ferror@plt+0xb900>
  407330:	add	x8, x8, #0x88d
  407334:	ldr	q0, [x8]
  407338:	strb	wzr, [sp, #16]
  40733c:	str	q0, [sp]
  407340:	b	4072b4 <ferror@plt+0x4bb4>
  407344:	stp	x29, x30, [sp, #-16]!
  407348:	mov	w0, #0x2                   	// #2
  40734c:	mov	x29, sp
  407350:	bl	402580 <sysconf@plt>
  407354:	ldp	x29, x30, [sp], #16
  407358:	ret
  40735c:	sub	w9, w0, #0x2
  407360:	cmp	w9, #0x1a
  407364:	b.hi	4073bc <ferror@plt+0x4cbc>  // b.pmore
  407368:	adrp	x10, 40e000 <ferror@plt+0xb900>
  40736c:	add	x10, x10, #0x53e
  407370:	adr	x11, 407384 <ferror@plt+0x4c84>
  407374:	ldrb	w12, [x10, x9]
  407378:	add	x11, x11, x12, lsl #2
  40737c:	mov	x8, x2
  407380:	br	x11
  407384:	mov	x1, x8
  407388:	mov	x2, x3
  40738c:	mov	w3, w4
  407390:	b	4026f0 <inet_ntop@plt>
  407394:	ldrh	w9, [x8]
  407398:	cmp	w9, #0xa
  40739c:	b.eq	4073ec <ferror@plt+0x4cec>  // b.none
  4073a0:	cmp	w9, #0x2
  4073a4:	b.ne	4073bc <ferror@plt+0x4cbc>  // b.any
  4073a8:	add	x1, x8, #0x4
  4073ac:	mov	w0, #0x2                   	// #2
  4073b0:	mov	x2, x3
  4073b4:	mov	w3, w4
  4073b8:	b	4026f0 <inet_ntop@plt>
  4073bc:	adrp	x0, 40e000 <ferror@plt+0xb900>
  4073c0:	add	x0, x0, #0x8b1
  4073c4:	ret
  4073c8:	mov	w2, #0xffff                	// #65535
  4073cc:	mov	x0, x8
  4073d0:	b	409568 <ferror@plt+0x6e68>
  4073d4:	sxtw	x9, w4
  4073d8:	mov	w0, #0x1c                  	// #28
  4073dc:	mov	x1, x8
  4073e0:	mov	x2, x3
  4073e4:	mov	x3, x9
  4073e8:	b	40adfc <ferror@plt+0x86fc>
  4073ec:	add	x1, x8, #0x8
  4073f0:	mov	w0, #0xa                   	// #10
  4073f4:	mov	x2, x3
  4073f8:	mov	w3, w4
  4073fc:	b	4026f0 <inet_ntop@plt>
  407400:	adrp	x3, 420000 <ferror@plt+0x1d900>
  407404:	add	x3, x3, #0x398
  407408:	mov	w4, #0x100                 	// #256
  40740c:	b	40735c <ferror@plt+0x4c5c>
  407410:	stp	x29, x30, [sp, #-32]!
  407414:	adrp	x1, 40e000 <ferror@plt+0xb900>
  407418:	add	x1, x1, #0x8b5
  40741c:	str	x19, [sp, #16]
  407420:	mov	x29, sp
  407424:	mov	x19, x0
  407428:	bl	402410 <strcmp@plt>
  40742c:	cbz	w0, 4074a8 <ferror@plt+0x4da8>
  407430:	adrp	x1, 40e000 <ferror@plt+0xb900>
  407434:	add	x1, x1, #0x8ba
  407438:	mov	x0, x19
  40743c:	bl	402410 <strcmp@plt>
  407440:	cbz	w0, 4074b8 <ferror@plt+0x4db8>
  407444:	adrp	x1, 40e000 <ferror@plt+0xb900>
  407448:	add	x1, x1, #0xf59
  40744c:	mov	x0, x19
  407450:	bl	402410 <strcmp@plt>
  407454:	cbz	w0, 4074c8 <ferror@plt+0x4dc8>
  407458:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40745c:	add	x1, x1, #0x8c0
  407460:	mov	x0, x19
  407464:	bl	402410 <strcmp@plt>
  407468:	cbz	w0, 4074d8 <ferror@plt+0x4dd8>
  40746c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  407470:	add	x1, x1, #0x8c4
  407474:	mov	x0, x19
  407478:	bl	402410 <strcmp@plt>
  40747c:	cbz	w0, 4074e8 <ferror@plt+0x4de8>
  407480:	adrp	x1, 40e000 <ferror@plt+0xb900>
  407484:	add	x1, x1, #0x8c9
  407488:	mov	x0, x19
  40748c:	bl	402410 <strcmp@plt>
  407490:	cmp	w0, #0x0
  407494:	mov	w8, #0x7                   	// #7
  407498:	csel	w0, w8, wzr, eq  // eq = none
  40749c:	ldr	x19, [sp, #16]
  4074a0:	ldp	x29, x30, [sp], #32
  4074a4:	ret
  4074a8:	mov	w0, #0x2                   	// #2
  4074ac:	ldr	x19, [sp, #16]
  4074b0:	ldp	x29, x30, [sp], #32
  4074b4:	ret
  4074b8:	mov	w0, #0xa                   	// #10
  4074bc:	ldr	x19, [sp, #16]
  4074c0:	ldp	x29, x30, [sp], #32
  4074c4:	ret
  4074c8:	mov	w0, #0x11                  	// #17
  4074cc:	ldr	x19, [sp, #16]
  4074d0:	ldp	x29, x30, [sp], #32
  4074d4:	ret
  4074d8:	mov	w0, #0x4                   	// #4
  4074dc:	ldr	x19, [sp, #16]
  4074e0:	ldp	x29, x30, [sp], #32
  4074e4:	ret
  4074e8:	mov	w0, #0x1c                  	// #28
  4074ec:	ldr	x19, [sp, #16]
  4074f0:	ldp	x29, x30, [sp], #32
  4074f4:	ret
  4074f8:	sub	w8, w0, #0x2
  4074fc:	cmp	w8, #0x1a
  407500:	b.hi	407530 <ferror@plt+0x4e30>  // b.pmore
  407504:	adrp	x9, 40e000 <ferror@plt+0xb900>
  407508:	add	x9, x9, #0x559
  40750c:	adr	x10, 407524 <ferror@plt+0x4e24>
  407510:	ldrb	w11, [x9, x8]
  407514:	add	x10, x10, x11, lsl #2
  407518:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40751c:	add	x0, x0, #0x8b5
  407520:	br	x10
  407524:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407528:	add	x0, x0, #0x8c0
  40752c:	ret
  407530:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407534:	add	x0, x0, #0x8b1
  407538:	ret
  40753c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407540:	add	x0, x0, #0x8c9
  407544:	ret
  407548:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40754c:	add	x0, x0, #0x8ba
  407550:	ret
  407554:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407558:	add	x0, x0, #0xf59
  40755c:	ret
  407560:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407564:	add	x0, x0, #0x8c4
  407568:	ret
  40756c:	sub	sp, sp, #0x70
  407570:	stp	x29, x30, [sp, #16]
  407574:	stp	x28, x27, [sp, #32]
  407578:	stp	x26, x25, [sp, #48]
  40757c:	stp	x24, x23, [sp, #64]
  407580:	stp	x22, x21, [sp, #80]
  407584:	stp	x20, x19, [sp, #96]
  407588:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40758c:	ldr	x8, [x8, #4064]
  407590:	mov	x21, x2
  407594:	mov	w22, w0
  407598:	add	x29, sp, #0x10
  40759c:	ldr	w8, [x8]
  4075a0:	cbz	w8, 4075d4 <ferror@plt+0x4ed4>
  4075a4:	cmp	w1, #0x0
  4075a8:	b.le	4075dc <ferror@plt+0x4edc>
  4075ac:	cmp	w22, #0xa
  4075b0:	mov	w12, w1
  4075b4:	mov	w8, w1
  4075b8:	mov	w23, w22
  4075bc:	mov	x24, x21
  4075c0:	b.ne	407678 <ferror@plt+0x4f78>  // b.any
  4075c4:	ldr	w8, [x21]
  4075c8:	cbz	w8, 407624 <ferror@plt+0x4f24>
  4075cc:	mov	w23, #0xa                   	// #10
  4075d0:	b	407630 <ferror@plt+0x4f30>
  4075d4:	mov	w2, w1
  4075d8:	b	4077d0 <ferror@plt+0x50d0>
  4075dc:	sub	w8, w22, #0x2
  4075e0:	cmp	w8, #0x1a
  4075e4:	mov	w2, wzr
  4075e8:	b.hi	4077d0 <ferror@plt+0x50d0>  // b.pmore
  4075ec:	adrp	x9, 40e000 <ferror@plt+0xb900>
  4075f0:	add	x9, x9, #0x574
  4075f4:	adr	x10, 4075c4 <ferror@plt+0x4ec4>
  4075f8:	ldrb	w11, [x9, x8]
  4075fc:	add	x10, x10, x11, lsl #2
  407600:	mov	w12, #0x4                   	// #4
  407604:	mov	w1, #0x10                  	// #16
  407608:	mov	w8, #0x4                   	// #4
  40760c:	mov	w23, w22
  407610:	mov	x24, x21
  407614:	br	x10
  407618:	mov	w12, #0x2                   	// #2
  40761c:	mov	w8, #0x2                   	// #2
  407620:	b	407648 <ferror@plt+0x4f48>
  407624:	ldr	w8, [x21, #4]
  407628:	mov	w23, #0xa                   	// #10
  40762c:	cbz	w8, 407654 <ferror@plt+0x4f54>
  407630:	mov	w12, w1
  407634:	mov	w8, w1
  407638:	mov	x24, x21
  40763c:	b	407678 <ferror@plt+0x4f78>
  407640:	mov	w12, #0xa                   	// #10
  407644:	mov	w8, #0xa                   	// #10
  407648:	mov	w23, w22
  40764c:	mov	x24, x21
  407650:	b	407678 <ferror@plt+0x4f78>
  407654:	ldr	w8, [x21, #8]
  407658:	add	x9, x21, #0xc
  40765c:	mov	w10, #0x4                   	// #4
  407660:	mov	w11, #0x2                   	// #2
  407664:	cmn	w8, #0x10, lsl #12
  407668:	csel	w8, w10, w1, eq  // eq = none
  40766c:	csel	w23, w11, w23, eq  // eq = none
  407670:	csel	x24, x9, x21, eq  // eq = none
  407674:	mov	w12, w1
  407678:	mov	w25, w8
  40767c:	add	x8, x24, x25
  407680:	ldur	w8, [x8, #-4]
  407684:	mov	w9, #0xff01                	// #65281
  407688:	movk	w9, #0xff00, lsl #16
  40768c:	adrp	x28, 420000 <ferror@plt+0x1d900>
  407690:	mul	x9, x8, x9
  407694:	lsr	x9, x9, #40
  407698:	add	w9, w9, w9, lsl #8
  40769c:	sub	w19, w8, w9
  4076a0:	add	x28, x28, #0x598
  4076a4:	add	x8, x28, w19, uxtw #3
  4076a8:	ldr	x20, [x8, #8]
  4076ac:	mov	w27, w4
  4076b0:	str	w12, [sp, #4]
  4076b4:	str	x3, [sp, #8]
  4076b8:	cbz	x20, 4076fc <ferror@plt+0x4ffc>
  4076bc:	mov	x26, x20
  4076c0:	b	4076cc <ferror@plt+0x4fcc>
  4076c4:	ldr	x26, [x26]
  4076c8:	cbz	x26, 4076fc <ferror@plt+0x4ffc>
  4076cc:	ldrh	w8, [x26, #22]
  4076d0:	cmp	w23, w8
  4076d4:	b.ne	4076c4 <ferror@plt+0x4fc4>  // b.any
  4076d8:	ldrh	w8, [x26, #18]
  4076dc:	cmp	w25, w8
  4076e0:	b.ne	4076c4 <ferror@plt+0x4fc4>  // b.any
  4076e4:	add	x0, x26, #0x18
  4076e8:	mov	x1, x24
  4076ec:	mov	x2, x25
  4076f0:	bl	402330 <bcmp@plt>
  4076f4:	cbnz	w0, 4076c4 <ferror@plt+0x4fc4>
  4076f8:	b	407790 <ferror@plt+0x5090>
  4076fc:	mov	w0, #0x118                 	// #280
  407700:	bl	402230 <malloc@plt>
  407704:	cbz	x0, 4077c4 <ferror@plt+0x50c4>
  407708:	mov	x26, x0
  40770c:	strh	w23, [x0, #22]
  407710:	strh	w25, [x0, #18]
  407714:	str	xzr, [x0, #8]
  407718:	add	x0, x0, #0x18
  40771c:	mov	x1, x24
  407720:	mov	x2, x25
  407724:	bl	402070 <memcpy@plt>
  407728:	add	x8, x28, x19, lsl #3
  40772c:	str	x26, [x8, #8]
  407730:	ldr	w8, [x28]
  407734:	str	x20, [x26]
  407738:	add	w9, w8, #0x1
  40773c:	str	w9, [x28]
  407740:	cbnz	w8, 40774c <ferror@plt+0x504c>
  407744:	mov	w0, #0x1                   	// #1
  407748:	bl	402120 <sethostent@plt>
  40774c:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  407750:	ldr	x8, [x8, #4016]
  407754:	ldr	x0, [x8]
  407758:	bl	402520 <fflush@plt>
  40775c:	mov	x0, x24
  407760:	mov	w1, w25
  407764:	mov	w2, w23
  407768:	bl	402460 <gethostbyaddr@plt>
  40776c:	cbz	x0, 407790 <ferror@plt+0x5090>
  407770:	ldr	x0, [x0]
  407774:	bl	402380 <strdup@plt>
  407778:	str	x0, [x26, #8]
  40777c:	ldr	x3, [sp, #8]
  407780:	ldr	w2, [sp, #4]
  407784:	mov	w4, w27
  407788:	cbnz	x0, 4077a4 <ferror@plt+0x50a4>
  40778c:	b	4077d0 <ferror@plt+0x50d0>
  407790:	ldr	x0, [x26, #8]
  407794:	ldr	x3, [sp, #8]
  407798:	ldr	w2, [sp, #4]
  40779c:	mov	w4, w27
  4077a0:	cbz	x0, 4077d0 <ferror@plt+0x50d0>
  4077a4:	ldp	x20, x19, [sp, #96]
  4077a8:	ldp	x22, x21, [sp, #80]
  4077ac:	ldp	x24, x23, [sp, #64]
  4077b0:	ldp	x26, x25, [sp, #48]
  4077b4:	ldp	x28, x27, [sp, #32]
  4077b8:	ldp	x29, x30, [sp, #16]
  4077bc:	add	sp, sp, #0x70
  4077c0:	ret
  4077c4:	ldr	w2, [sp, #4]
  4077c8:	ldr	x3, [sp, #8]
  4077cc:	mov	w4, w27
  4077d0:	mov	w0, w22
  4077d4:	mov	w1, w2
  4077d8:	mov	x2, x21
  4077dc:	ldp	x20, x19, [sp, #96]
  4077e0:	ldp	x22, x21, [sp, #80]
  4077e4:	ldp	x24, x23, [sp, #64]
  4077e8:	ldp	x26, x25, [sp, #48]
  4077ec:	ldp	x28, x27, [sp, #32]
  4077f0:	ldp	x29, x30, [sp, #16]
  4077f4:	add	sp, sp, #0x70
  4077f8:	b	40735c <ferror@plt+0x4c5c>
  4077fc:	adrp	x3, 420000 <ferror@plt+0x1d900>
  407800:	add	x3, x3, #0x498
  407804:	mov	w4, #0x100                 	// #256
  407808:	b	40756c <ferror@plt+0x4e6c>
  40780c:	stp	x29, x30, [sp, #-80]!
  407810:	stp	x20, x19, [sp, #64]
  407814:	mov	x19, x2
  407818:	cmp	w3, #0x3
  40781c:	str	x25, [sp, #16]
  407820:	stp	x24, x23, [sp, #32]
  407824:	stp	x22, x21, [sp, #48]
  407828:	mov	x29, sp
  40782c:	b.lt	407880 <ferror@plt+0x5180>  // b.tstop
  407830:	cmp	w1, #0x1
  407834:	b.lt	407880 <ferror@plt+0x5180>  // b.tstop
  407838:	adrp	x22, 40e000 <ferror@plt+0xb900>
  40783c:	mov	w20, w3
  407840:	mov	x21, x0
  407844:	mov	x24, xzr
  407848:	mov	w25, w1
  40784c:	add	x22, x22, #0xa11
  407850:	mov	x23, x19
  407854:	ldrb	w2, [x21, x24]
  407858:	mov	x0, x23
  40785c:	mov	x1, x22
  407860:	bl	402150 <sprintf@plt>
  407864:	cmp	w20, #0x5
  407868:	b.lt	407880 <ferror@plt+0x5180>  // b.tstop
  40786c:	add	x24, x24, #0x1
  407870:	add	x23, x23, #0x2
  407874:	cmp	x24, x25
  407878:	sub	w20, w20, #0x2
  40787c:	b.cc	407854 <ferror@plt+0x5154>  // b.lo, b.ul, b.last
  407880:	mov	x0, x19
  407884:	ldp	x20, x19, [sp, #64]
  407888:	ldp	x22, x21, [sp, #48]
  40788c:	ldp	x24, x23, [sp, #32]
  407890:	ldr	x25, [sp, #16]
  407894:	ldp	x29, x30, [sp], #80
  407898:	ret
  40789c:	sub	sp, sp, #0x50
  4078a0:	stp	x29, x30, [sp, #16]
  4078a4:	stp	x24, x23, [sp, #32]
  4078a8:	stp	x22, x21, [sp, #48]
  4078ac:	stp	x20, x19, [sp, #64]
  4078b0:	add	x29, sp, #0x10
  4078b4:	mov	x20, x3
  4078b8:	mov	w22, w2
  4078bc:	mov	x19, x1
  4078c0:	mov	x21, x0
  4078c4:	bl	4020a0 <strlen@plt>
  4078c8:	tbnz	w0, #0, 407950 <ferror@plt+0x5250>
  4078cc:	cbz	w22, 407958 <ferror@plt+0x5258>
  4078d0:	mov	x23, xzr
  4078d4:	mov	w24, w22
  4078d8:	mov	x0, x21
  4078dc:	bl	4020a0 <strlen@plt>
  4078e0:	cmp	x0, #0x2
  4078e4:	b.cc	40795c <ferror@plt+0x525c>  // b.lo, b.ul, b.last
  4078e8:	add	x0, sp, #0x4
  4078ec:	mov	w2, #0x2                   	// #2
  4078f0:	mov	x1, x21
  4078f4:	bl	402600 <strncpy@plt>
  4078f8:	strb	wzr, [sp, #6]
  4078fc:	bl	402650 <__errno_location@plt>
  407900:	mov	x22, x0
  407904:	str	wzr, [x0]
  407908:	add	x0, sp, #0x4
  40790c:	add	x1, sp, #0x8
  407910:	mov	w2, #0x10                  	// #16
  407914:	bl	402090 <strtoul@plt>
  407918:	ldr	w8, [x22]
  40791c:	cbnz	w8, 407950 <ferror@plt+0x5250>
  407920:	cmp	w0, #0xff
  407924:	b.hi	407950 <ferror@plt+0x5250>  // b.pmore
  407928:	ldr	x8, [sp, #8]
  40792c:	ldrb	w8, [x8]
  407930:	cbnz	w8, 407950 <ferror@plt+0x5250>
  407934:	strb	w0, [x19, x23]
  407938:	add	x23, x23, #0x1
  40793c:	cmp	x24, x23
  407940:	add	x21, x21, #0x2
  407944:	b.ne	4078d8 <ferror@plt+0x51d8>  // b.any
  407948:	mov	w23, w24
  40794c:	b	40795c <ferror@plt+0x525c>
  407950:	mov	x19, xzr
  407954:	b	407964 <ferror@plt+0x5264>
  407958:	mov	w23, wzr
  40795c:	cbz	x20, 407964 <ferror@plt+0x5264>
  407960:	str	w23, [x20]
  407964:	mov	x0, x19
  407968:	ldp	x20, x19, [sp, #64]
  40796c:	ldp	x22, x21, [sp, #48]
  407970:	ldp	x24, x23, [sp, #32]
  407974:	ldp	x29, x30, [sp, #16]
  407978:	add	sp, sp, #0x50
  40797c:	ret
  407980:	cmp	w2, #0x1
  407984:	b.lt	407a24 <ferror@plt+0x5324>  // b.tstop
  407988:	mov	w8, w2
  40798c:	add	x9, x0, #0x1
  407990:	ldurb	w10, [x9, #-1]
  407994:	sub	w11, w10, #0x41
  407998:	cmp	w11, #0x5
  40799c:	b.hi	4079a8 <ferror@plt+0x52a8>  // b.pmore
  4079a0:	sub	w10, w10, #0x37
  4079a4:	b	4079c8 <ferror@plt+0x52c8>
  4079a8:	sub	w11, w10, #0x61
  4079ac:	cmp	w11, #0x5
  4079b0:	b.hi	4079bc <ferror@plt+0x52bc>  // b.pmore
  4079b4:	sub	w10, w10, #0x57
  4079b8:	b	4079c8 <ferror@plt+0x52c8>
  4079bc:	sub	w10, w10, #0x30
  4079c0:	cmp	w10, #0x9
  4079c4:	b.hi	407a2c <ferror@plt+0x532c>  // b.pmore
  4079c8:	tbnz	w10, #31, 407a2c <ferror@plt+0x532c>
  4079cc:	lsl	w10, w10, #4
  4079d0:	strb	w10, [x1]
  4079d4:	ldrb	w11, [x9]
  4079d8:	sub	w12, w11, #0x41
  4079dc:	cmp	w12, #0x5
  4079e0:	b.hi	4079ec <ferror@plt+0x52ec>  // b.pmore
  4079e4:	sub	w11, w11, #0x37
  4079e8:	b	407a0c <ferror@plt+0x530c>
  4079ec:	sub	w12, w11, #0x61
  4079f0:	cmp	w12, #0x5
  4079f4:	b.hi	407a00 <ferror@plt+0x5300>  // b.pmore
  4079f8:	sub	w11, w11, #0x57
  4079fc:	b	407a0c <ferror@plt+0x530c>
  407a00:	sub	w11, w11, #0x30
  407a04:	cmp	w11, #0x9
  407a08:	b.hi	407a2c <ferror@plt+0x532c>  // b.pmore
  407a0c:	tbnz	w11, #31, 407a2c <ferror@plt+0x532c>
  407a10:	orr	w10, w10, w11
  407a14:	subs	x8, x8, #0x1
  407a18:	strb	w10, [x1], #1
  407a1c:	add	x9, x9, #0x2
  407a20:	b.ne	407990 <ferror@plt+0x5290>  // b.any
  407a24:	mov	w0, wzr
  407a28:	ret
  407a2c:	mov	w0, #0xffffffff            	// #-1
  407a30:	ret
  407a34:	stp	x29, x30, [sp, #-48]!
  407a38:	stp	x22, x21, [sp, #16]
  407a3c:	mov	x21, x0
  407a40:	stp	x20, x19, [sp, #32]
  407a44:	mov	x19, x2
  407a48:	rev	w8, w21
  407a4c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407a50:	adrp	x4, 40d000 <ferror@plt+0xa900>
  407a54:	mov	x20, x1
  407a58:	lsr	w3, w8, #16
  407a5c:	add	x2, x2, #0x8d0
  407a60:	add	x4, x4, #0xc98
  407a64:	mov	x0, x1
  407a68:	mov	x1, x19
  407a6c:	mov	x29, sp
  407a70:	bl	4021b0 <snprintf@plt>
  407a74:	tbnz	w0, #31, 407b04 <ferror@plt+0x5404>
  407a78:	ubfx	x8, x21, #16, #16
  407a7c:	mov	w22, w0
  407a80:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407a84:	adrp	x4, 40d000 <ferror@plt+0xa900>
  407a88:	rev16	w3, w8
  407a8c:	add	x0, x20, x22
  407a90:	sub	x1, x19, x22
  407a94:	add	x2, x2, #0x8d0
  407a98:	add	x4, x4, #0xc98
  407a9c:	bl	4021b0 <snprintf@plt>
  407aa0:	tbnz	w0, #31, 407b04 <ferror@plt+0x5404>
  407aa4:	lsr	x8, x21, #32
  407aa8:	add	x22, x22, w0, uxtw
  407aac:	rev	w8, w8
  407ab0:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407ab4:	adrp	x4, 40d000 <ferror@plt+0xa900>
  407ab8:	add	x0, x20, x22
  407abc:	lsr	w3, w8, #16
  407ac0:	sub	x1, x19, x22
  407ac4:	add	x2, x2, #0x8d0
  407ac8:	add	x4, x4, #0xc98
  407acc:	bl	4021b0 <snprintf@plt>
  407ad0:	tbnz	w0, #31, 407b04 <ferror@plt+0x5404>
  407ad4:	lsr	x8, x21, #48
  407ad8:	add	x21, x22, w0, uxtw
  407adc:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407ae0:	adrp	x4, 40e000 <ferror@plt+0xb900>
  407ae4:	rev16	w3, w8
  407ae8:	add	x0, x20, x21
  407aec:	sub	x1, x19, x21
  407af0:	add	x2, x2, #0x8d0
  407af4:	add	x4, x4, #0xf8f
  407af8:	bl	4021b0 <snprintf@plt>
  407afc:	tbnz	w0, #31, 407b04 <ferror@plt+0x5404>
  407b00:	add	w0, w0, w21
  407b04:	ldp	x20, x19, [sp, #32]
  407b08:	ldp	x22, x21, [sp, #16]
  407b0c:	ldp	x29, x30, [sp], #48
  407b10:	ret
  407b14:	stp	x29, x30, [sp, #-64]!
  407b18:	stp	x24, x23, [sp, #16]
  407b1c:	stp	x22, x21, [sp, #32]
  407b20:	stp	x20, x19, [sp, #48]
  407b24:	mov	x29, sp
  407b28:	cbz	x1, 407ba0 <ferror@plt+0x54a0>
  407b2c:	mov	x19, x2
  407b30:	mov	x20, x1
  407b34:	mov	x21, x0
  407b38:	bl	402420 <__ctype_b_loc@plt>
  407b3c:	adrp	x23, 40e000 <ferror@plt+0xb900>
  407b40:	mov	x22, x0
  407b44:	add	x23, x23, #0x8d5
  407b48:	b	407b64 <ferror@plt+0x5464>
  407b4c:	mov	x0, x23
  407b50:	mov	w1, w24
  407b54:	bl	402630 <printf@plt>
  407b58:	subs	x20, x20, #0x1
  407b5c:	add	x21, x21, #0x1
  407b60:	b.eq	407ba0 <ferror@plt+0x54a0>  // b.none
  407b64:	ldrb	w24, [x21]
  407b68:	cmp	x24, #0x5c
  407b6c:	b.eq	407b4c <ferror@plt+0x544c>  // b.none
  407b70:	ldr	x8, [x22]
  407b74:	ldrh	w8, [x8, x24, lsl #1]
  407b78:	tbz	w8, #14, 407b4c <ferror@plt+0x544c>
  407b7c:	mov	x0, x19
  407b80:	mov	w1, w24
  407b84:	bl	4024d0 <strchr@plt>
  407b88:	cbnz	x0, 407b4c <ferror@plt+0x544c>
  407b8c:	mov	w0, w24
  407b90:	bl	402670 <putchar@plt>
  407b94:	subs	x20, x20, #0x1
  407b98:	add	x21, x21, #0x1
  407b9c:	b.ne	407b64 <ferror@plt+0x5464>  // b.any
  407ba0:	ldp	x20, x19, [sp, #48]
  407ba4:	ldp	x22, x21, [sp, #32]
  407ba8:	ldp	x24, x23, [sp, #16]
  407bac:	ldp	x29, x30, [sp], #64
  407bb0:	ret
  407bb4:	sub	sp, sp, #0x60
  407bb8:	stp	x29, x30, [sp, #64]
  407bbc:	add	x29, sp, #0x40
  407bc0:	stp	x20, x19, [sp, #80]
  407bc4:	mov	x19, x0
  407bc8:	sub	x0, x29, #0x10
  407bcc:	mov	x1, xzr
  407bd0:	bl	4022e0 <gettimeofday@plt>
  407bd4:	sub	x0, x29, #0x10
  407bd8:	bl	4021d0 <localtime@plt>
  407bdc:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  407be0:	ldr	x8, [x8, #4032]
  407be4:	mov	x3, x0
  407be8:	ldr	w8, [x8]
  407bec:	cbz	w8, 407c1c <ferror@plt+0x551c>
  407bf0:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407bf4:	add	x2, x2, #0x8db
  407bf8:	add	x0, sp, #0x8
  407bfc:	mov	w1, #0x28                  	// #40
  407c00:	bl	402180 <strftime@plt>
  407c04:	ldur	x3, [x29, #-8]
  407c08:	adrp	x1, 40e000 <ferror@plt+0xb900>
  407c0c:	add	x1, x1, #0x8ed
  407c10:	add	x2, sp, #0x8
  407c14:	mov	x0, x19
  407c18:	b	407c48 <ferror@plt+0x5548>
  407c1c:	mov	x0, x3
  407c20:	bl	4025a0 <asctime@plt>
  407c24:	mov	x20, x0
  407c28:	bl	4020a0 <strlen@plt>
  407c2c:	add	x8, x0, x20
  407c30:	sturb	wzr, [x8, #-1]
  407c34:	ldur	x3, [x29, #-8]
  407c38:	adrp	x1, 40e000 <ferror@plt+0xb900>
  407c3c:	add	x1, x1, #0x8f9
  407c40:	mov	x0, x19
  407c44:	mov	x2, x20
  407c48:	bl	4026c0 <fprintf@plt>
  407c4c:	ldp	x20, x19, [sp, #80]
  407c50:	ldp	x29, x30, [sp, #64]
  407c54:	mov	w0, wzr
  407c58:	add	sp, sp, #0x60
  407c5c:	ret
  407c60:	sub	sp, sp, #0x70
  407c64:	stp	x29, x30, [sp, #64]
  407c68:	stp	x22, x21, [sp, #80]
  407c6c:	stp	x20, x19, [sp, #96]
  407c70:	ldr	x8, [x2, #40]
  407c74:	mov	x20, x1
  407c78:	mov	x19, x0
  407c7c:	add	x29, sp, #0x40
  407c80:	cbz	x8, 407cb8 <ferror@plt+0x55b8>
  407c84:	ldr	w22, [x8, #4]
  407c88:	cbz	w22, 407cc0 <ferror@plt+0x55c0>
  407c8c:	ldr	x8, [x2, #296]
  407c90:	cbz	x8, 407cec <ferror@plt+0x55ec>
  407c94:	bl	40a234 <ferror@plt+0x7b34>
  407c98:	tbz	w0, #0, 407d38 <ferror@plt+0x5638>
  407c9c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407ca0:	add	x2, x2, #0x911
  407ca4:	mov	w0, #0x2                   	// #2
  407ca8:	mov	w1, #0x6                   	// #6
  407cac:	mov	x3, xzr
  407cb0:	mov	w4, w22
  407cb4:	bl	40a35c <ferror@plt+0x7c5c>
  407cb8:	mov	w22, wzr
  407cbc:	b	407d7c <ferror@plt+0x567c>
  407cc0:	bl	40a234 <ferror@plt+0x7b34>
  407cc4:	tbz	w0, #0, 407d50 <ferror@plt+0x5650>
  407cc8:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407ccc:	add	x2, x2, #0xf59
  407cd0:	mov	w0, #0x2                   	// #2
  407cd4:	mov	w1, #0x6                   	// #6
  407cd8:	mov	x3, xzr
  407cdc:	mov	x4, xzr
  407ce0:	bl	40aa50 <ferror@plt+0x8350>
  407ce4:	mov	w22, wzr
  407ce8:	b	407d7c <ferror@plt+0x567c>
  407cec:	mov	w0, w22
  407cf0:	bl	409018 <ferror@plt+0x6918>
  407cf4:	mov	x21, x0
  407cf8:	bl	40a234 <ferror@plt+0x7b34>
  407cfc:	tbz	w0, #0, 407d20 <ferror@plt+0x5620>
  407d00:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407d04:	add	x2, x2, #0xf59
  407d08:	mov	w0, #0x2                   	// #2
  407d0c:	mov	w1, #0x6                   	// #6
  407d10:	mov	x3, xzr
  407d14:	mov	x4, x21
  407d18:	bl	40a7f8 <ferror@plt+0x80f8>
  407d1c:	mov	x21, xzr
  407d20:	mov	w0, w22
  407d24:	bl	40923c <ferror@plt+0x6b3c>
  407d28:	mvn	w8, w0
  407d2c:	and	w22, w8, #0x1
  407d30:	cbnz	x21, 407d5c <ferror@plt+0x565c>
  407d34:	b	407d7c <ferror@plt+0x567c>
  407d38:	mov	w0, w22
  407d3c:	bl	408fdc <ferror@plt+0x68dc>
  407d40:	mov	x21, x0
  407d44:	mov	w22, wzr
  407d48:	cbnz	x21, 407d5c <ferror@plt+0x565c>
  407d4c:	b	407d7c <ferror@plt+0x567c>
  407d50:	adrp	x21, 40e000 <ferror@plt+0xb900>
  407d54:	mov	w22, wzr
  407d58:	add	x21, x21, #0x91c
  407d5c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407d60:	add	x2, x2, #0x921
  407d64:	mov	x0, sp
  407d68:	mov	w1, #0x40                  	// #64
  407d6c:	mov	x3, x20
  407d70:	mov	x4, x21
  407d74:	bl	4021b0 <snprintf@plt>
  407d78:	mov	x20, sp
  407d7c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  407d80:	add	x2, x2, #0x927
  407d84:	mov	w0, #0x4                   	// #4
  407d88:	mov	w1, wzr
  407d8c:	mov	x3, x19
  407d90:	mov	x4, x20
  407d94:	bl	40a7f8 <ferror@plt+0x80f8>
  407d98:	mov	w0, w22
  407d9c:	ldp	x20, x19, [sp, #96]
  407da0:	ldp	x22, x21, [sp, #80]
  407da4:	ldp	x29, x30, [sp, #64]
  407da8:	add	sp, sp, #0x70
  407dac:	ret
  407db0:	sub	sp, sp, #0x70
  407db4:	stp	x22, x21, [sp, #80]
  407db8:	mov	x21, x2
  407dbc:	mov	w2, #0xa                   	// #10
  407dc0:	mov	x3, x21
  407dc4:	stp	x29, x30, [sp, #16]
  407dc8:	stp	x28, x27, [sp, #32]
  407dcc:	stp	x26, x25, [sp, #48]
  407dd0:	stp	x24, x23, [sp, #64]
  407dd4:	stp	x20, x19, [sp, #96]
  407dd8:	add	x29, sp, #0x10
  407ddc:	mov	x19, x1
  407de0:	mov	x22, x0
  407de4:	bl	402680 <__getdelim@plt>
  407de8:	mov	x20, x0
  407dec:	tbnz	x0, #63, 407f40 <ferror@plt+0x5840>
  407df0:	adrp	x28, 41f000 <ferror@plt+0x1c900>
  407df4:	ldr	x28, [x28, #4000]
  407df8:	mov	w1, #0x23                  	// #35
  407dfc:	ldr	w8, [x28]
  407e00:	add	w8, w8, #0x1
  407e04:	str	w8, [x28]
  407e08:	ldr	x23, [x22]
  407e0c:	mov	x0, x23
  407e10:	bl	4024d0 <strchr@plt>
  407e14:	cbz	x0, 407e20 <ferror@plt+0x5720>
  407e18:	strb	wzr, [x0]
  407e1c:	ldr	x23, [x22]
  407e20:	adrp	x1, 40e000 <ferror@plt+0xb900>
  407e24:	add	x1, x1, #0x92e
  407e28:	mov	x0, x23
  407e2c:	bl	4025e0 <strstr@plt>
  407e30:	cbz	x0, 407f40 <ferror@plt+0x5840>
  407e34:	adrp	x23, 40e000 <ferror@plt+0xb900>
  407e38:	mov	x25, x0
  407e3c:	add	x23, x23, #0x92e
  407e40:	add	x0, sp, #0x8
  407e44:	mov	x1, sp
  407e48:	mov	w2, #0xa                   	// #10
  407e4c:	mov	x3, x21
  407e50:	stp	xzr, xzr, [sp]
  407e54:	bl	402680 <__getdelim@plt>
  407e58:	mov	x24, x0
  407e5c:	tbnz	x0, #63, 407ef0 <ferror@plt+0x57f0>
  407e60:	ldr	w8, [x28]
  407e64:	mov	w1, #0x23                  	// #35
  407e68:	add	w8, w8, #0x1
  407e6c:	str	w8, [x28]
  407e70:	strb	wzr, [x25]
  407e74:	ldr	x25, [sp, #8]
  407e78:	mov	x0, x25
  407e7c:	bl	4024d0 <strchr@plt>
  407e80:	cbz	x0, 407e8c <ferror@plt+0x578c>
  407e84:	strb	wzr, [x0]
  407e88:	ldr	x25, [sp, #8]
  407e8c:	ldr	x26, [x22]
  407e90:	mov	x0, x26
  407e94:	bl	4020a0 <strlen@plt>
  407e98:	mov	x27, x0
  407e9c:	mov	x0, x25
  407ea0:	bl	4020a0 <strlen@plt>
  407ea4:	add	x8, x27, x0
  407ea8:	add	x1, x8, #0x1
  407eac:	mov	x0, x26
  407eb0:	str	x1, [x19]
  407eb4:	bl	402350 <realloc@plt>
  407eb8:	str	x0, [x22]
  407ebc:	cbz	x0, 407f18 <ferror@plt+0x5818>
  407ec0:	ldr	x1, [sp, #8]
  407ec4:	add	x8, x20, x24
  407ec8:	sub	x20, x8, #0x2
  407ecc:	bl	402290 <strcat@plt>
  407ed0:	ldr	x0, [sp, #8]
  407ed4:	bl	402470 <free@plt>
  407ed8:	ldr	x0, [x22]
  407edc:	mov	x1, x23
  407ee0:	bl	4025e0 <strstr@plt>
  407ee4:	mov	x25, x0
  407ee8:	cbnz	x0, 407e40 <ferror@plt+0x5740>
  407eec:	b	407f40 <ferror@plt+0x5840>
  407ef0:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  407ef4:	ldr	x8, [x8, #3992]
  407ef8:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407efc:	add	x0, x0, #0x931
  407f00:	mov	w1, #0x1a                  	// #26
  407f04:	ldr	x3, [x8]
  407f08:	mov	w2, #0x1                   	// #1
  407f0c:	bl	4024f0 <fwrite@plt>
  407f10:	mov	x20, x24
  407f14:	b	407f40 <ferror@plt+0x5840>
  407f18:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  407f1c:	ldr	x8, [x8, #3992]
  407f20:	adrp	x0, 40e000 <ferror@plt+0xb900>
  407f24:	add	x0, x0, #0x94c
  407f28:	mov	w1, #0xe                   	// #14
  407f2c:	ldr	x3, [x8]
  407f30:	mov	w2, #0x1                   	// #1
  407f34:	bl	4024f0 <fwrite@plt>
  407f38:	str	xzr, [x19]
  407f3c:	mov	x20, #0xffffffffffffffff    	// #-1
  407f40:	mov	x0, x20
  407f44:	ldp	x20, x19, [sp, #96]
  407f48:	ldp	x22, x21, [sp, #80]
  407f4c:	ldp	x24, x23, [sp, #64]
  407f50:	ldp	x26, x25, [sp, #48]
  407f54:	ldp	x28, x27, [sp, #32]
  407f58:	ldp	x29, x30, [sp, #16]
  407f5c:	add	sp, sp, #0x70
  407f60:	ret
  407f64:	stp	x29, x30, [sp, #-64]!
  407f68:	stp	x24, x23, [sp, #16]
  407f6c:	stp	x22, x21, [sp, #32]
  407f70:	stp	x20, x19, [sp, #48]
  407f74:	ldrb	w8, [x0]
  407f78:	mov	x19, x1
  407f7c:	mov	x29, sp
  407f80:	cbz	w8, 408028 <ferror@plt+0x5928>
  407f84:	adrp	x21, 40e000 <ferror@plt+0xb900>
  407f88:	mov	x22, x0
  407f8c:	mov	w20, wzr
  407f90:	sub	w23, w2, #0x1
  407f94:	add	x21, x21, #0x58f
  407f98:	b	407fd0 <ferror@plt+0x58d0>
  407f9c:	mov	x0, x22
  407fa0:	mov	x1, x21
  407fa4:	add	w24, w20, #0x1
  407fa8:	str	x22, [x19, w20, sxtw #3]
  407fac:	bl	402610 <strcspn@plt>
  407fb0:	add	x0, x22, x0
  407fb4:	ldrb	w8, [x0]
  407fb8:	mov	w20, w24
  407fbc:	cbz	w8, 40802c <ferror@plt+0x592c>
  407fc0:	mov	x22, x0
  407fc4:	ldrb	w8, [x22, #1]!
  407fc8:	strb	wzr, [x0]
  407fcc:	cbz	w8, 40802c <ferror@plt+0x592c>
  407fd0:	mov	x0, x22
  407fd4:	mov	x1, x21
  407fd8:	bl	4024c0 <strspn@plt>
  407fdc:	add	x22, x22, x0
  407fe0:	ldrb	w1, [x22]
  407fe4:	cbz	w1, 40802c <ferror@plt+0x592c>
  407fe8:	cmp	w20, w23
  407fec:	b.ge	408048 <ferror@plt+0x5948>  // b.tcont
  407ff0:	cmp	w1, #0x27
  407ff4:	b.eq	408000 <ferror@plt+0x5900>  // b.none
  407ff8:	cmp	w1, #0x22
  407ffc:	b.ne	407f9c <ferror@plt+0x589c>  // b.any
  408000:	add	x0, x22, #0x1
  408004:	str	x0, [x19, w20, sxtw #3]
  408008:	bl	4024d0 <strchr@plt>
  40800c:	cbz	x0, 408060 <ferror@plt+0x5960>
  408010:	add	w20, w20, #0x1
  408014:	mov	x22, x0
  408018:	ldrb	w8, [x22, #1]!
  40801c:	strb	wzr, [x0]
  408020:	cbnz	w8, 407fd0 <ferror@plt+0x58d0>
  408024:	b	40802c <ferror@plt+0x592c>
  408028:	mov	w20, wzr
  40802c:	str	xzr, [x19, w20, sxtw #3]
  408030:	mov	w0, w20
  408034:	ldp	x20, x19, [sp, #48]
  408038:	ldp	x22, x21, [sp, #32]
  40803c:	ldp	x24, x23, [sp, #16]
  408040:	ldp	x29, x30, [sp], #64
  408044:	ret
  408048:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40804c:	ldr	x8, [x8, #3992]
  408050:	adrp	x0, 40e000 <ferror@plt+0xb900>
  408054:	add	x0, x0, #0x95b
  408058:	mov	w1, #0x1e                  	// #30
  40805c:	b	408074 <ferror@plt+0x5974>
  408060:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  408064:	ldr	x8, [x8, #3992]
  408068:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40806c:	add	x0, x0, #0x97a
  408070:	mov	w1, #0x1b                  	// #27
  408074:	ldr	x3, [x8]
  408078:	mov	w2, #0x1                   	// #1
  40807c:	bl	4024f0 <fwrite@plt>
  408080:	mov	w0, #0x1                   	// #1
  408084:	bl	4020b0 <exit@plt>
  408088:	stp	x29, x30, [sp, #-48]!
  40808c:	str	x21, [sp, #16]
  408090:	stp	x20, x19, [sp, #32]
  408094:	ldp	w8, w19, [x1, #16]
  408098:	mov	x29, sp
  40809c:	mov	x20, x0
  4080a0:	add	x0, x29, #0x18
  4080a4:	str	x8, [x29, #24]
  4080a8:	bl	4021d0 <localtime@plt>
  4080ac:	bl	4025a0 <asctime@plt>
  4080b0:	mov	x21, x0
  4080b4:	bl	4020a0 <strlen@plt>
  4080b8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4080bc:	add	x8, x0, x21
  4080c0:	add	x1, x1, #0x996
  4080c4:	mov	x0, x20
  4080c8:	mov	x2, x21
  4080cc:	mov	x3, x19
  4080d0:	sturb	wzr, [x8, #-1]
  4080d4:	bl	4026c0 <fprintf@plt>
  4080d8:	ldp	x20, x19, [sp, #32]
  4080dc:	ldr	x21, [sp, #16]
  4080e0:	ldp	x29, x30, [sp], #48
  4080e4:	ret
  4080e8:	stp	x29, x30, [sp, #-32]!
  4080ec:	str	x19, [sp, #16]
  4080f0:	mov	x19, x1
  4080f4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4080f8:	mov	w2, w0
  4080fc:	add	x1, x1, #0x251
  408100:	mov	x0, x19
  408104:	mov	x29, sp
  408108:	bl	402150 <sprintf@plt>
  40810c:	mov	x0, x19
  408110:	ldr	x19, [sp, #16]
  408114:	ldp	x29, x30, [sp], #32
  408118:	ret
  40811c:	stp	x29, x30, [sp, #-48]!
  408120:	stp	x20, x19, [sp, #32]
  408124:	mov	x19, x0
  408128:	mov	x0, x1
  40812c:	str	x21, [sp, #16]
  408130:	mov	x29, sp
  408134:	mov	x20, x1
  408138:	bl	4020a0 <strlen@plt>
  40813c:	cmp	x0, #0x17
  408140:	b.ne	408390 <ferror@plt+0x5c90>  // b.any
  408144:	mov	x21, x20
  408148:	ldrb	w8, [x21, #2]!
  40814c:	cmp	w8, #0x3a
  408150:	b.ne	4083a4 <ferror@plt+0x5ca4>  // b.any
  408154:	ldrb	w8, [x20, #5]
  408158:	cmp	w8, #0x3a
  40815c:	b.ne	4083a4 <ferror@plt+0x5ca4>  // b.any
  408160:	ldrb	w8, [x20, #8]
  408164:	cmp	w8, #0x3a
  408168:	b.ne	4083a4 <ferror@plt+0x5ca4>  // b.any
  40816c:	ldrb	w8, [x20, #11]
  408170:	cmp	w8, #0x3a
  408174:	b.ne	4083a4 <ferror@plt+0x5ca4>  // b.any
  408178:	ldrb	w8, [x20, #14]
  40817c:	cmp	w8, #0x3a
  408180:	b.ne	4083a4 <ferror@plt+0x5ca4>  // b.any
  408184:	ldrb	w8, [x20, #17]
  408188:	cmp	w8, #0x3a
  40818c:	b.ne	4083a4 <ferror@plt+0x5ca4>  // b.any
  408190:	ldrb	w8, [x20, #20]
  408194:	cmp	w8, #0x3a
  408198:	b.ne	4083a4 <ferror@plt+0x5ca4>  // b.any
  40819c:	add	x1, x29, #0x18
  4081a0:	mov	w2, #0x10                  	// #16
  4081a4:	mov	x0, x20
  4081a8:	str	xzr, [x19]
  4081ac:	bl	402090 <strtoul@plt>
  4081b0:	mov	x8, x0
  4081b4:	cmp	x0, #0xff
  4081b8:	mov	w0, #0xffffffff            	// #-1
  4081bc:	b.hi	408394 <ferror@plt+0x5c94>  // b.pmore
  4081c0:	ldr	x9, [x29, #24]
  4081c4:	cmp	x9, x21
  4081c8:	b.ne	408394 <ferror@plt+0x5c94>  // b.any
  4081cc:	ldr	x9, [x19]
  4081d0:	add	x0, x20, #0x3
  4081d4:	add	x1, x29, #0x18
  4081d8:	mov	w2, #0x10                  	// #16
  4081dc:	orr	x8, x9, x8, lsl #56
  4081e0:	str	x8, [x19]
  4081e4:	bl	402090 <strtoul@plt>
  4081e8:	mov	x8, x0
  4081ec:	cmp	x0, #0xff
  4081f0:	mov	w0, #0xffffffff            	// #-1
  4081f4:	b.hi	408394 <ferror@plt+0x5c94>  // b.pmore
  4081f8:	ldr	x9, [x29, #24]
  4081fc:	add	x10, x20, #0x5
  408200:	cmp	x9, x10
  408204:	b.ne	408394 <ferror@plt+0x5c94>  // b.any
  408208:	ldr	x9, [x19]
  40820c:	add	x0, x20, #0x6
  408210:	add	x1, x29, #0x18
  408214:	mov	w2, #0x10                  	// #16
  408218:	orr	x8, x9, x8, lsl #48
  40821c:	str	x8, [x19]
  408220:	bl	402090 <strtoul@plt>
  408224:	mov	x8, x0
  408228:	cmp	x0, #0xff
  40822c:	mov	w0, #0xffffffff            	// #-1
  408230:	b.hi	408394 <ferror@plt+0x5c94>  // b.pmore
  408234:	ldr	x9, [x29, #24]
  408238:	add	x10, x20, #0x8
  40823c:	cmp	x9, x10
  408240:	b.ne	408394 <ferror@plt+0x5c94>  // b.any
  408244:	ldr	x9, [x19]
  408248:	add	x0, x20, #0x9
  40824c:	add	x1, x29, #0x18
  408250:	mov	w2, #0x10                  	// #16
  408254:	orr	x8, x9, x8, lsl #40
  408258:	str	x8, [x19]
  40825c:	bl	402090 <strtoul@plt>
  408260:	mov	x8, x0
  408264:	cmp	x0, #0xff
  408268:	mov	w0, #0xffffffff            	// #-1
  40826c:	b.hi	408394 <ferror@plt+0x5c94>  // b.pmore
  408270:	ldr	x9, [x29, #24]
  408274:	add	x10, x20, #0xb
  408278:	cmp	x9, x10
  40827c:	b.ne	408394 <ferror@plt+0x5c94>  // b.any
  408280:	ldr	x9, [x19]
  408284:	add	x0, x20, #0xc
  408288:	add	x1, x29, #0x18
  40828c:	mov	w2, #0x10                  	// #16
  408290:	orr	x8, x9, x8, lsl #32
  408294:	str	x8, [x19]
  408298:	bl	402090 <strtoul@plt>
  40829c:	mov	x8, x0
  4082a0:	cmp	x0, #0xff
  4082a4:	mov	w0, #0xffffffff            	// #-1
  4082a8:	b.hi	408394 <ferror@plt+0x5c94>  // b.pmore
  4082ac:	ldr	x9, [x29, #24]
  4082b0:	add	x10, x20, #0xe
  4082b4:	cmp	x9, x10
  4082b8:	b.ne	408394 <ferror@plt+0x5c94>  // b.any
  4082bc:	ldr	x9, [x19]
  4082c0:	add	x0, x20, #0xf
  4082c4:	add	x1, x29, #0x18
  4082c8:	mov	w2, #0x10                  	// #16
  4082cc:	orr	x8, x9, x8, lsl #24
  4082d0:	str	x8, [x19]
  4082d4:	bl	402090 <strtoul@plt>
  4082d8:	mov	x8, x0
  4082dc:	cmp	x0, #0xff
  4082e0:	mov	w0, #0xffffffff            	// #-1
  4082e4:	b.hi	408394 <ferror@plt+0x5c94>  // b.pmore
  4082e8:	ldr	x9, [x29, #24]
  4082ec:	add	x10, x20, #0x11
  4082f0:	cmp	x9, x10
  4082f4:	b.ne	408394 <ferror@plt+0x5c94>  // b.any
  4082f8:	ldr	x9, [x19]
  4082fc:	add	x0, x20, #0x12
  408300:	add	x1, x29, #0x18
  408304:	mov	w2, #0x10                  	// #16
  408308:	orr	x8, x9, x8, lsl #16
  40830c:	str	x8, [x19]
  408310:	bl	402090 <strtoul@plt>
  408314:	mov	x8, x0
  408318:	cmp	x0, #0xff
  40831c:	mov	w0, #0xffffffff            	// #-1
  408320:	b.hi	408394 <ferror@plt+0x5c94>  // b.pmore
  408324:	ldr	x9, [x29, #24]
  408328:	add	x10, x20, #0x14
  40832c:	cmp	x9, x10
  408330:	b.ne	408394 <ferror@plt+0x5c94>  // b.any
  408334:	ldr	x9, [x19]
  408338:	add	x0, x20, #0x15
  40833c:	add	x1, x29, #0x18
  408340:	mov	w2, #0x10                  	// #16
  408344:	orr	x8, x9, x8, lsl #8
  408348:	str	x8, [x19]
  40834c:	bl	402090 <strtoul@plt>
  408350:	mov	x8, x0
  408354:	cmp	x0, #0xff
  408358:	mov	w0, #0xffffffff            	// #-1
  40835c:	b.hi	408394 <ferror@plt+0x5c94>  // b.pmore
  408360:	ldr	x9, [x29, #24]
  408364:	add	x10, x20, #0x17
  408368:	cmp	x9, x10
  40836c:	b.ne	408394 <ferror@plt+0x5c94>  // b.any
  408370:	ldr	x9, [x19]
  408374:	mov	w0, wzr
  408378:	orr	x8, x9, x8
  40837c:	str	x8, [x19]
  408380:	ldp	x20, x19, [sp, #32]
  408384:	ldr	x21, [sp, #16]
  408388:	ldp	x29, x30, [sp], #48
  40838c:	ret
  408390:	mov	w0, #0xffffffff            	// #-1
  408394:	ldp	x20, x19, [sp, #32]
  408398:	ldr	x21, [sp, #16]
  40839c:	ldp	x29, x30, [sp], #48
  4083a0:	ret
  4083a4:	mov	w0, #0xffffffff            	// #-1
  4083a8:	ldp	x20, x19, [sp, #32]
  4083ac:	ldr	x21, [sp, #16]
  4083b0:	ldp	x29, x30, [sp], #48
  4083b4:	ret
  4083b8:	cmp	w0, #0x5
  4083bc:	mov	w0, w1
  4083c0:	b.ne	4083d8 <ferror@plt+0x5cd8>  // b.any
  4083c4:	cmp	w0, #0x80
  4083c8:	b.eq	4083dc <ferror@plt+0x5cdc>  // b.none
  4083cc:	cmp	w0, #0x81
  4083d0:	b.ne	4083d8 <ferror@plt+0x5cd8>  // b.any
  4083d4:	mov	w0, #0xa                   	// #10
  4083d8:	ret
  4083dc:	mov	w0, #0x2                   	// #2
  4083e0:	ret
  4083e4:	stp	x29, x30, [sp, #-64]!
  4083e8:	stp	x28, x23, [sp, #16]
  4083ec:	stp	x22, x21, [sp, #32]
  4083f0:	stp	x20, x19, [sp, #48]
  4083f4:	mov	x29, sp
  4083f8:	sub	sp, sp, #0x9b0
  4083fc:	ldr	x23, [x1, #184]
  408400:	mov	x19, x0
  408404:	cbz	x23, 408434 <ferror@plt+0x5d34>
  408408:	mov	w20, #0xc0                  	// #192
  40840c:	mov	x21, x19
  408410:	ldrh	w8, [x23]
  408414:	sub	x22, x8, #0x4
  408418:	subs	w8, w20, w22
  40841c:	b.le	408454 <ferror@plt+0x5d54>
  408420:	add	x0, x21, x22
  408424:	sxtw	x2, w8
  408428:	mov	w1, wzr
  40842c:	bl	4022c0 <memset@plt>
  408430:	b	408458 <ferror@plt+0x5d58>
  408434:	ldr	x23, [x1, #56]
  408438:	cbz	x23, 4084f8 <ferror@plt+0x5df8>
  40843c:	sub	x21, x29, #0x60
  408440:	mov	w20, #0x60                  	// #96
  408444:	ldrh	w8, [x23]
  408448:	sub	x22, x8, #0x4
  40844c:	subs	w8, w20, w22
  408450:	b.gt	408420 <ferror@plt+0x5d20>
  408454:	mov	x22, x20
  408458:	add	x1, x23, #0x4
  40845c:	mov	x0, x21
  408460:	mov	x2, x22
  408464:	bl	402070 <memcpy@plt>
  408468:	cmp	x21, x19
  40846c:	b.eq	4084dc <ferror@plt+0x5ddc>  // b.none
  408470:	add	x8, x21, #0x60
  408474:	add	x9, x21, #0x4
  408478:	cmp	x8, x9
  40847c:	csel	x9, x8, x9, hi  // hi = pmore
  408480:	mvn	x10, x21
  408484:	add	x9, x9, x10
  408488:	lsr	x9, x9, #2
  40848c:	cbz	x9, 4084c4 <ferror@plt+0x5dc4>
  408490:	add	x11, x9, #0x1
  408494:	and	x12, x11, #0x7ffffffffffffffe
  408498:	add	x9, x19, x12, lsl #3
  40849c:	add	x10, x21, x12, lsl #2
  4084a0:	mov	x13, x12
  4084a4:	ldr	d0, [x21], #8
  4084a8:	subs	x13, x13, #0x2
  4084ac:	uxtl	v0.2d, v0.2s
  4084b0:	str	q0, [x19], #16
  4084b4:	b.ne	4084a4 <ferror@plt+0x5da4>  // b.any
  4084b8:	cmp	x11, x12
  4084bc:	b.ne	4084cc <ferror@plt+0x5dcc>  // b.any
  4084c0:	b	4084dc <ferror@plt+0x5ddc>
  4084c4:	mov	x9, x19
  4084c8:	mov	x10, x21
  4084cc:	ldr	w11, [x10], #4
  4084d0:	cmp	x10, x8
  4084d4:	str	x11, [x9], #8
  4084d8:	b.cc	4084cc <ferror@plt+0x5dcc>  // b.lo, b.ul, b.last
  4084dc:	mov	w0, w20
  4084e0:	add	sp, sp, #0x9b0
  4084e4:	ldp	x20, x19, [sp, #48]
  4084e8:	ldp	x22, x21, [sp, #32]
  4084ec:	ldp	x28, x23, [sp, #16]
  4084f0:	ldp	x29, x30, [sp], #64
  4084f4:	ret
  4084f8:	ldr	x2, [x1, #96]
  4084fc:	cbz	x2, 408580 <ferror@plt+0x5e80>
  408500:	ldrh	w8, [x2], #4
  408504:	add	x0, sp, #0x8
  408508:	mov	w1, #0x128                 	// #296
  40850c:	sub	w3, w8, #0x4
  408510:	bl	40d4d0 <ferror@plt+0xadd0>
  408514:	ldr	x8, [sp, #32]
  408518:	cbz	x8, 408578 <ferror@plt+0x5e78>
  40851c:	movi	v0.2d, #0x0
  408520:	stp	q0, q0, [x19, #160]
  408524:	stp	q0, q0, [x19, #128]
  408528:	stp	q0, q0, [x19, #96]
  40852c:	stp	q0, q0, [x19, #64]
  408530:	stp	q0, q0, [x19, #32]
  408534:	stp	q0, q0, [x19]
  408538:	ldur	x9, [x8, #12]
  40853c:	str	x9, [x19]
  408540:	ldur	x9, [x8, #20]
  408544:	str	x9, [x19, #16]
  408548:	ldur	x9, [x8, #44]
  40854c:	str	x9, [x19, #8]
  408550:	ldur	x9, [x8, #52]
  408554:	str	x9, [x19, #24]
  408558:	ldur	x9, [x8, #108]
  40855c:	str	x9, [x19, #32]
  408560:	ldur	x9, [x8, #116]
  408564:	str	x9, [x19, #40]
  408568:	ldur	x9, [x8, #188]
  40856c:	str	x9, [x19, #64]
  408570:	ldur	x8, [x8, #252]
  408574:	str	x8, [x19, #104]
  408578:	mov	w20, #0xc0                  	// #192
  40857c:	b	4084dc <ferror@plt+0x5ddc>
  408580:	mov	w20, #0xffffffff            	// #-1
  408584:	b	4084dc <ferror@plt+0x5ddc>
  408588:	stp	x29, x30, [sp, #-48]!
  40858c:	stp	x20, x19, [sp, #32]
  408590:	mov	x19, x0
  408594:	mov	x0, x1
  408598:	stp	x22, x21, [sp, #16]
  40859c:	mov	x29, sp
  4085a0:	mov	x22, x2
  4085a4:	mov	x21, x1
  4085a8:	bl	4020a0 <strlen@plt>
  4085ac:	mov	x20, x0
  4085b0:	cbz	x22, 4085d4 <ferror@plt+0x5ed4>
  4085b4:	sub	x8, x22, #0x1
  4085b8:	cmp	x20, x8
  4085bc:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  4085c0:	mov	x0, x19
  4085c4:	mov	x1, x21
  4085c8:	mov	x2, x22
  4085cc:	bl	402070 <memcpy@plt>
  4085d0:	strb	wzr, [x19, x22]
  4085d4:	mov	x0, x20
  4085d8:	ldp	x20, x19, [sp, #32]
  4085dc:	ldp	x22, x21, [sp, #16]
  4085e0:	ldp	x29, x30, [sp], #48
  4085e4:	ret
  4085e8:	stp	x29, x30, [sp, #-64]!
  4085ec:	str	x23, [sp, #16]
  4085f0:	stp	x22, x21, [sp, #32]
  4085f4:	stp	x20, x19, [sp, #48]
  4085f8:	mov	x29, sp
  4085fc:	mov	x21, x2
  408600:	mov	x20, x1
  408604:	mov	x22, x0
  408608:	bl	4020a0 <strlen@plt>
  40860c:	mov	x19, x0
  408610:	cmp	x0, x21
  408614:	b.cs	408654 <ferror@plt+0x5f54>  // b.hs, b.nlast
  408618:	mov	x0, x20
  40861c:	sub	x23, x21, x19
  408620:	bl	4020a0 <strlen@plt>
  408624:	mov	x21, x0
  408628:	cbz	x23, 408660 <ferror@plt+0x5f60>
  40862c:	sub	x8, x23, #0x1
  408630:	cmp	x21, x8
  408634:	add	x22, x22, x19
  408638:	csel	x23, x21, x8, cc  // cc = lo, ul, last
  40863c:	mov	x0, x22
  408640:	mov	x1, x20
  408644:	mov	x2, x23
  408648:	bl	402070 <memcpy@plt>
  40864c:	strb	wzr, [x22, x23]
  408650:	b	408660 <ferror@plt+0x5f60>
  408654:	mov	x0, x20
  408658:	bl	4020a0 <strlen@plt>
  40865c:	mov	x21, x0
  408660:	add	x0, x21, x19
  408664:	ldp	x20, x19, [sp, #48]
  408668:	ldp	x22, x21, [sp, #32]
  40866c:	ldr	x23, [sp, #16]
  408670:	ldp	x29, x30, [sp], #64
  408674:	ret
  408678:	stp	x29, x30, [sp, #-32]!
  40867c:	str	x19, [sp, #16]
  408680:	mov	x29, sp
  408684:	bl	402160 <getuid@plt>
  408688:	cbz	w0, 4086dc <ferror@plt+0x5fdc>
  40868c:	bl	402110 <geteuid@plt>
  408690:	cbz	w0, 4086dc <ferror@plt+0x5fdc>
  408694:	bl	402440 <cap_get_proc@plt>
  408698:	cbz	x0, 4086e8 <ferror@plt+0x5fe8>
  40869c:	add	x3, x29, #0x1c
  4086a0:	mov	w1, #0xc                   	// #12
  4086a4:	mov	w2, #0x2                   	// #2
  4086a8:	mov	x19, x0
  4086ac:	bl	402320 <cap_get_flag@plt>
  4086b0:	cbnz	w0, 4086e8 <ferror@plt+0x5fe8>
  4086b4:	ldr	w8, [x29, #28]
  4086b8:	cbnz	w8, 4086d4 <ferror@plt+0x5fd4>
  4086bc:	mov	x0, x19
  4086c0:	bl	402560 <cap_clear@plt>
  4086c4:	cbnz	w0, 4086e8 <ferror@plt+0x5fe8>
  4086c8:	mov	x0, x19
  4086cc:	bl	402370 <cap_set_proc@plt>
  4086d0:	cbnz	w0, 4086e8 <ferror@plt+0x5fe8>
  4086d4:	mov	x0, x19
  4086d8:	bl	4025b0 <cap_free@plt>
  4086dc:	ldr	x19, [sp, #16]
  4086e0:	ldp	x29, x30, [sp], #32
  4086e4:	ret
  4086e8:	mov	w0, #0x1                   	// #1
  4086ec:	bl	4020b0 <exit@plt>
  4086f0:	sub	sp, sp, #0x40
  4086f4:	str	x21, [sp, #40]
  4086f8:	mov	x21, x1
  4086fc:	stp	x20, x19, [sp, #48]
  408700:	mov	x19, x0
  408704:	add	x1, sp, #0x8
  408708:	mov	x0, x21
  40870c:	str	d8, [sp, #16]
  408710:	stp	x29, x30, [sp, #24]
  408714:	add	x29, sp, #0x10
  408718:	bl	402100 <strtod@plt>
  40871c:	ldr	x20, [sp, #8]
  408720:	cmp	x20, x21
  408724:	b.eq	4087e8 <ferror@plt+0x60e8>  // b.none
  408728:	ldrb	w8, [x20]
  40872c:	mov	v8.16b, v0.16b
  408730:	cbz	w8, 408800 <ferror@plt+0x6100>
  408734:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408738:	add	x1, x1, #0x640
  40873c:	mov	x0, x20
  408740:	bl	402340 <strcasecmp@plt>
  408744:	cbz	w0, 4087f0 <ferror@plt+0x60f0>
  408748:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40874c:	add	x1, x1, #0x657
  408750:	mov	x0, x20
  408754:	bl	402340 <strcasecmp@plt>
  408758:	cbz	w0, 4087f0 <ferror@plt+0x60f0>
  40875c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408760:	add	x1, x1, #0x65c
  408764:	mov	x0, x20
  408768:	bl	402340 <strcasecmp@plt>
  40876c:	cbz	w0, 4087f0 <ferror@plt+0x60f0>
  408770:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408774:	add	x1, x1, #0x9e6
  408778:	mov	x0, x20
  40877c:	bl	402340 <strcasecmp@plt>
  408780:	cbz	w0, 408824 <ferror@plt+0x6124>
  408784:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408788:	add	x1, x1, #0x656
  40878c:	mov	x0, x20
  408790:	bl	402340 <strcasecmp@plt>
  408794:	cbz	w0, 408824 <ferror@plt+0x6124>
  408798:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40879c:	add	x1, x1, #0x65b
  4087a0:	mov	x0, x20
  4087a4:	bl	402340 <strcasecmp@plt>
  4087a8:	cbz	w0, 408824 <ferror@plt+0x6124>
  4087ac:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4087b0:	add	x1, x1, #0x9ff
  4087b4:	mov	x0, x20
  4087b8:	bl	402340 <strcasecmp@plt>
  4087bc:	cbz	w0, 408800 <ferror@plt+0x6100>
  4087c0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4087c4:	add	x1, x1, #0x9ac
  4087c8:	mov	x0, x20
  4087cc:	bl	402340 <strcasecmp@plt>
  4087d0:	cbz	w0, 408800 <ferror@plt+0x6100>
  4087d4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4087d8:	add	x1, x1, #0x9b1
  4087dc:	mov	x0, x20
  4087e0:	bl	402340 <strcasecmp@plt>
  4087e4:	cbz	w0, 408800 <ferror@plt+0x6100>
  4087e8:	mov	w0, #0xffffffff            	// #-1
  4087ec:	b	40880c <ferror@plt+0x610c>
  4087f0:	mov	x8, #0x848000000000        	// #145685290680320
  4087f4:	movk	x8, #0x412e, lsl #48
  4087f8:	fmov	d0, x8
  4087fc:	fmul	d8, d8, d0
  408800:	fcvtzu	w8, d8
  408804:	mov	w0, wzr
  408808:	str	w8, [x19]
  40880c:	ldp	x20, x19, [sp, #48]
  408810:	ldr	x21, [sp, #40]
  408814:	ldp	x29, x30, [sp, #24]
  408818:	ldr	d8, [sp, #16]
  40881c:	add	sp, sp, #0x40
  408820:	ret
  408824:	mov	x8, #0x400000000000        	// #70368744177664
  408828:	movk	x8, #0x408f, lsl #48
  40882c:	b	4087f8 <ferror@plt+0x60f8>
  408830:	stp	x29, x30, [sp, #-32]!
  408834:	mov	w8, #0x4240                	// #16960
  408838:	movk	w8, #0xf, lsl #16
  40883c:	str	x19, [sp, #16]
  408840:	mov	x19, x1
  408844:	cmp	w0, w8
  408848:	ucvtf	d0, w0
  40884c:	mov	x29, sp
  408850:	b.cc	408870 <ferror@plt+0x6170>  // b.lo, b.ul, b.last
  408854:	mov	x8, #0x848000000000        	// #145685290680320
  408858:	movk	x8, #0x412e, lsl #48
  40885c:	fmov	d1, x8
  408860:	adrp	x2, 40e000 <ferror@plt+0xb900>
  408864:	fdiv	d0, d0, d1
  408868:	add	x2, x2, #0x9dc
  40886c:	b	408894 <ferror@plt+0x6194>
  408870:	mov	w3, w0
  408874:	cmp	w0, #0x3e8
  408878:	b.cc	4088b0 <ferror@plt+0x61b0>  // b.lo, b.ul, b.last
  40887c:	mov	x8, #0x400000000000        	// #70368744177664
  408880:	movk	x8, #0x408f, lsl #48
  408884:	fmov	d1, x8
  408888:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40888c:	fdiv	d0, d0, d1
  408890:	add	x2, x2, #0x9e2
  408894:	mov	w1, #0x3f                  	// #63
  408898:	mov	x0, x19
  40889c:	bl	4021b0 <snprintf@plt>
  4088a0:	mov	x0, x19
  4088a4:	ldr	x19, [sp, #16]
  4088a8:	ldp	x29, x30, [sp], #32
  4088ac:	ret
  4088b0:	adrp	x2, 40e000 <ferror@plt+0xb900>
  4088b4:	add	x2, x2, #0x9e9
  4088b8:	mov	w1, #0x3f                  	// #63
  4088bc:	mov	x0, x19
  4088c0:	bl	4021b0 <snprintf@plt>
  4088c4:	mov	x0, x19
  4088c8:	ldr	x19, [sp, #16]
  4088cc:	ldp	x29, x30, [sp], #32
  4088d0:	ret
  4088d4:	sub	sp, sp, #0x40
  4088d8:	str	x21, [sp, #40]
  4088dc:	mov	x21, x1
  4088e0:	stp	x20, x19, [sp, #48]
  4088e4:	mov	x19, x0
  4088e8:	add	x1, sp, #0x8
  4088ec:	mov	x0, x21
  4088f0:	str	d8, [sp, #16]
  4088f4:	stp	x29, x30, [sp, #24]
  4088f8:	add	x29, sp, #0x10
  4088fc:	bl	402100 <strtod@plt>
  408900:	ldr	x20, [sp, #8]
  408904:	cmp	x20, x21
  408908:	b.eq	408a08 <ferror@plt+0x6308>  // b.none
  40890c:	ldrb	w8, [x20]
  408910:	mov	v8.16b, v0.16b
  408914:	cbz	w8, 408a20 <ferror@plt+0x6320>
  408918:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40891c:	add	x1, x1, #0x640
  408920:	mov	x0, x20
  408924:	bl	402340 <strcasecmp@plt>
  408928:	cbz	w0, 408a10 <ferror@plt+0x6310>
  40892c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408930:	add	x1, x1, #0x657
  408934:	mov	x0, x20
  408938:	bl	402340 <strcasecmp@plt>
  40893c:	cbz	w0, 408a10 <ferror@plt+0x6310>
  408940:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408944:	add	x1, x1, #0x65c
  408948:	mov	x0, x20
  40894c:	bl	402340 <strcasecmp@plt>
  408950:	cbz	w0, 408a10 <ferror@plt+0x6310>
  408954:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408958:	add	x1, x1, #0x9e6
  40895c:	mov	x0, x20
  408960:	bl	402340 <strcasecmp@plt>
  408964:	cbz	w0, 408a44 <ferror@plt+0x6344>
  408968:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40896c:	add	x1, x1, #0x656
  408970:	mov	x0, x20
  408974:	bl	402340 <strcasecmp@plt>
  408978:	cbz	w0, 408a44 <ferror@plt+0x6344>
  40897c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408980:	add	x1, x1, #0x65b
  408984:	mov	x0, x20
  408988:	bl	402340 <strcasecmp@plt>
  40898c:	cbz	w0, 408a44 <ferror@plt+0x6344>
  408990:	adrp	x1, 40e000 <ferror@plt+0xb900>
  408994:	add	x1, x1, #0x9ff
  408998:	mov	x0, x20
  40899c:	bl	402340 <strcasecmp@plt>
  4089a0:	cbz	w0, 408a50 <ferror@plt+0x6350>
  4089a4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4089a8:	add	x1, x1, #0x9ac
  4089ac:	mov	x0, x20
  4089b0:	bl	402340 <strcasecmp@plt>
  4089b4:	cbz	w0, 408a50 <ferror@plt+0x6350>
  4089b8:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4089bc:	add	x1, x1, #0x9b1
  4089c0:	mov	x0, x20
  4089c4:	bl	402340 <strcasecmp@plt>
  4089c8:	cbz	w0, 408a50 <ferror@plt+0x6350>
  4089cc:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4089d0:	add	x1, x1, #0xa06
  4089d4:	mov	x0, x20
  4089d8:	bl	402340 <strcasecmp@plt>
  4089dc:	cbz	w0, 408a20 <ferror@plt+0x6320>
  4089e0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4089e4:	add	x1, x1, #0x9b7
  4089e8:	mov	x0, x20
  4089ec:	bl	402340 <strcasecmp@plt>
  4089f0:	cbz	w0, 408a20 <ferror@plt+0x6320>
  4089f4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  4089f8:	add	x1, x1, #0x9bc
  4089fc:	mov	x0, x20
  408a00:	bl	402340 <strcasecmp@plt>
  408a04:	cbz	w0, 408a20 <ferror@plt+0x6320>
  408a08:	mov	w0, #0xffffffff            	// #-1
  408a0c:	b	408a2c <ferror@plt+0x632c>
  408a10:	mov	x8, #0xcd6500000000        	// #225833675390976
  408a14:	movk	x8, #0x41cd, lsl #48
  408a18:	fmov	d0, x8
  408a1c:	fmul	d8, d8, d0
  408a20:	fcvtzs	x8, d8
  408a24:	mov	w0, wzr
  408a28:	str	x8, [x19]
  408a2c:	ldp	x20, x19, [sp, #48]
  408a30:	ldr	x21, [sp, #40]
  408a34:	ldp	x29, x30, [sp, #24]
  408a38:	ldr	d8, [sp, #16]
  408a3c:	add	sp, sp, #0x40
  408a40:	ret
  408a44:	mov	x8, #0x848000000000        	// #145685290680320
  408a48:	movk	x8, #0x412e, lsl #48
  408a4c:	b	408a18 <ferror@plt+0x6318>
  408a50:	mov	x8, #0x400000000000        	// #70368744177664
  408a54:	movk	x8, #0x408f, lsl #48
  408a58:	b	408a18 <ferror@plt+0x6318>
  408a5c:	stp	x29, x30, [sp, #-32]!
  408a60:	mov	w8, #0xca00                	// #51712
  408a64:	movk	w8, #0x3b9a, lsl #16
  408a68:	str	x19, [sp, #16]
  408a6c:	mov	x19, x1
  408a70:	cmp	x0, x8
  408a74:	scvtf	d0, x0
  408a78:	mov	x29, sp
  408a7c:	b.lt	408a9c <ferror@plt+0x639c>  // b.tstop
  408a80:	mov	x8, #0xcd6500000000        	// #225833675390976
  408a84:	movk	x8, #0x41cd, lsl #48
  408a88:	fmov	d1, x8
  408a8c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  408a90:	fdiv	d0, d0, d1
  408a94:	add	x2, x2, #0x9ee
  408a98:	b	408aec <ferror@plt+0x63ec>
  408a9c:	mov	w8, #0x4240                	// #16960
  408aa0:	movk	w8, #0xf, lsl #16
  408aa4:	mov	x3, x0
  408aa8:	cmp	x0, x8
  408aac:	b.lt	408acc <ferror@plt+0x63cc>  // b.tstop
  408ab0:	mov	x8, #0x848000000000        	// #145685290680320
  408ab4:	movk	x8, #0x412e, lsl #48
  408ab8:	fmov	d1, x8
  408abc:	adrp	x2, 40e000 <ferror@plt+0xb900>
  408ac0:	fdiv	d0, d0, d1
  408ac4:	add	x2, x2, #0x9f4
  408ac8:	b	408aec <ferror@plt+0x63ec>
  408acc:	cmp	x3, #0x3e8
  408ad0:	b.lt	408b08 <ferror@plt+0x6408>  // b.tstop
  408ad4:	mov	x8, #0x400000000000        	// #70368744177664
  408ad8:	movk	x8, #0x408f, lsl #48
  408adc:	fmov	d1, x8
  408ae0:	adrp	x2, 40e000 <ferror@plt+0xb900>
  408ae4:	fdiv	d0, d0, d1
  408ae8:	add	x2, x2, #0x9fb
  408aec:	mov	w1, #0x3f                  	// #63
  408af0:	mov	x0, x19
  408af4:	bl	4021b0 <snprintf@plt>
  408af8:	mov	x0, x19
  408afc:	ldr	x19, [sp, #16]
  408b00:	ldp	x29, x30, [sp], #32
  408b04:	ret
  408b08:	adrp	x2, 40e000 <ferror@plt+0xb900>
  408b0c:	add	x2, x2, #0xa02
  408b10:	mov	w1, #0x3f                  	// #63
  408b14:	mov	x0, x19
  408b18:	bl	4021b0 <snprintf@plt>
  408b1c:	mov	x0, x19
  408b20:	ldr	x19, [sp, #16]
  408b24:	ldp	x29, x30, [sp], #32
  408b28:	ret
  408b2c:	ldrb	w8, [x0]
  408b30:	cbz	w8, 408b50 <ferror@plt+0x6450>
  408b34:	add	x9, x0, #0x1
  408b38:	mov	w0, #0x1505                	// #5381
  408b3c:	add	w10, w0, w0, lsl #5
  408b40:	add	w0, w10, w8, uxtb
  408b44:	ldrb	w8, [x9], #1
  408b48:	cbnz	w8, 408b3c <ferror@plt+0x643c>
  408b4c:	ret
  408b50:	mov	w0, #0x1505                	// #5381
  408b54:	ret
  408b58:	stp	x29, x30, [sp, #-96]!
  408b5c:	stp	x28, x27, [sp, #16]
  408b60:	stp	x26, x25, [sp, #32]
  408b64:	stp	x24, x23, [sp, #48]
  408b68:	stp	x22, x21, [sp, #64]
  408b6c:	stp	x20, x19, [sp, #80]
  408b70:	mov	x29, sp
  408b74:	sub	sp, sp, #0x1b0
  408b78:	ldrh	w8, [x0, #4]
  408b7c:	and	w9, w8, #0xfffe
  408b80:	cmp	w9, #0x10
  408b84:	b.ne	408c10 <ferror@plt+0x6510>  // b.any
  408b88:	ldr	w9, [x0]
  408b8c:	mov	x21, x0
  408b90:	subs	w3, w9, #0x20
  408b94:	b.cs	408ba0 <ferror@plt+0x64a0>  // b.hs, b.nlast
  408b98:	mov	w0, #0xffffffff            	// #-1
  408b9c:	b	408c14 <ferror@plt+0x6514>
  408ba0:	ldr	w9, [x21, #20]
  408ba4:	adrp	x11, 420000 <ferror@plt+0x1d900>
  408ba8:	add	x11, x11, #0xdd0
  408bac:	and	x10, x9, #0x3ff
  408bb0:	ldr	x19, [x11, x10, lsl #3]
  408bb4:	cbz	x19, 408bcc <ferror@plt+0x64cc>
  408bb8:	ldr	w10, [x19, #36]
  408bbc:	cmp	w10, w9
  408bc0:	b.eq	408bcc <ferror@plt+0x64cc>  // b.none
  408bc4:	ldr	x19, [x19]
  408bc8:	cbnz	x19, 408bb8 <ferror@plt+0x64b8>
  408bcc:	cmp	w8, #0x11
  408bd0:	b.ne	408c6c <ferror@plt+0x656c>  // b.any
  408bd4:	cbz	x19, 408c10 <ferror@plt+0x6510>
  408bd8:	ldr	x8, [x19, #48]
  408bdc:	sub	x0, x8, #0x30
  408be0:	cmp	x19, x0
  408be4:	b.ne	408c54 <ferror@plt+0x6554>  // b.any
  408be8:	ldp	x8, x9, [x19, #16]
  408bec:	str	x8, [x9]
  408bf0:	cbz	x8, 408bf8 <ferror@plt+0x64f8>
  408bf4:	str	x9, [x8, #8]
  408bf8:	ldp	x8, x9, [x19]
  408bfc:	str	x8, [x9]
  408c00:	cbz	x8, 408c08 <ferror@plt+0x6508>
  408c04:	str	x9, [x8, #8]
  408c08:	mov	x0, x19
  408c0c:	bl	402470 <free@plt>
  408c10:	mov	w0, wzr
  408c14:	add	sp, sp, #0x1b0
  408c18:	ldp	x20, x19, [sp, #80]
  408c1c:	ldp	x22, x21, [sp, #64]
  408c20:	ldp	x24, x23, [sp, #48]
  408c24:	ldp	x26, x25, [sp, #32]
  408c28:	ldp	x28, x27, [sp, #16]
  408c2c:	ldp	x29, x30, [sp], #96
  408c30:	ret
  408c34:	ldp	x9, x8, [x8]
  408c38:	str	x8, [x9, #8]
  408c3c:	str	x9, [x8]
  408c40:	bl	402470 <free@plt>
  408c44:	sub	x0, x20, #0x30
  408c48:	cmp	x19, x0
  408c4c:	mov	x8, x20
  408c50:	b.eq	408be8 <ferror@plt+0x64e8>  // b.none
  408c54:	ldp	x9, x10, [x8, #-32]
  408c58:	ldr	x20, [x8]
  408c5c:	str	x9, [x10]
  408c60:	cbz	x9, 408c34 <ferror@plt+0x6534>
  408c64:	str	x10, [x9, #8]
  408c68:	b	408c34 <ferror@plt+0x6534>
  408c6c:	add	x2, x21, #0x20
  408c70:	mov	x0, sp
  408c74:	mov	w1, #0x35                  	// #53
  408c78:	mov	w4, #0x8000                	// #32768
  408c7c:	add	x20, x21, #0x10
  408c80:	bl	40d588 <ferror@plt+0xae88>
  408c84:	ldr	x22, [sp, #24]
  408c88:	cbz	x19, 408cec <ferror@plt+0x65ec>
  408c8c:	cbz	x22, 408e44 <ferror@plt+0x6744>
  408c90:	ldr	w8, [x21, #24]
  408c94:	add	x21, x22, #0x4
  408c98:	add	x0, x19, #0x40
  408c9c:	mov	x1, x21
  408ca0:	str	w8, [x19, #32]
  408ca4:	bl	402410 <strcmp@plt>
  408ca8:	cbz	w0, 408e44 <ferror@plt+0x6744>
  408cac:	mov	x8, x19
  408cb0:	ldr	x9, [x8, #16]!
  408cb4:	ldr	x10, [x8, #8]
  408cb8:	str	x9, [x10]
  408cbc:	cbz	x9, 408cc4 <ferror@plt+0x65c4>
  408cc0:	str	x10, [x9, #8]
  408cc4:	ldrb	w9, [x21]
  408cc8:	cbz	w9, 408e1c <ferror@plt+0x671c>
  408ccc:	add	x10, x22, #0x5
  408cd0:	mov	w11, #0x1505                	// #5381
  408cd4:	add	w11, w11, w11, lsl #5
  408cd8:	add	w11, w11, w9, uxtb
  408cdc:	ldrb	w9, [x10], #1
  408ce0:	cbnz	w9, 408cd4 <ferror@plt+0x65d4>
  408ce4:	and	w9, w11, #0x3ff
  408ce8:	b	408e20 <ferror@plt+0x6720>
  408cec:	cbz	x22, 408c10 <ferror@plt+0x6510>
  408cf0:	add	x1, x22, #0x4
  408cf4:	mov	x0, x20
  408cf8:	mov	x2, xzr
  408cfc:	bl	409450 <ferror@plt+0x6d50>
  408d00:	cbz	x0, 408c14 <ferror@plt+0x6514>
  408d04:	ldr	x8, [sp, #416]
  408d08:	cbz	x8, 408c10 <ferror@plt+0x6510>
  408d0c:	ldrh	w9, [x8]
  408d10:	cmp	w9, #0x8
  408d14:	b.cc	408c10 <ferror@plt+0x6510>  // b.lo, b.ul, b.last
  408d18:	adrp	x26, 422000 <stdout@@GLIBC_2.17+0x1c78>
  408d1c:	mov	x19, x0
  408d20:	add	x23, x8, #0x4
  408d24:	sub	w24, w9, #0x4
  408d28:	add	x25, x0, #0x30
  408d2c:	add	x26, x26, #0xdd0
  408d30:	b	408d5c <ferror@plt+0x665c>
  408d34:	str	x9, [x8]
  408d38:	str	x8, [x20, #24]
  408d3c:	ldrh	w8, [x23]
  408d40:	add	w8, w8, #0x3
  408d44:	and	w8, w8, #0x1fffc
  408d48:	sub	w24, w24, w8
  408d4c:	mov	w0, wzr
  408d50:	cmp	w24, #0x3
  408d54:	add	x23, x23, x8
  408d58:	b.le	408c14 <ferror@plt+0x6514>
  408d5c:	ldrh	w8, [x23]
  408d60:	mov	w0, wzr
  408d64:	cmp	w8, #0x4
  408d68:	b.cc	408c14 <ferror@plt+0x6514>  // b.lo, b.ul, b.last
  408d6c:	cmp	w24, w8
  408d70:	b.lt	408c14 <ferror@plt+0x6514>  // b.tstop
  408d74:	ldrh	w9, [x23, #2]
  408d78:	cmp	w9, #0x35
  408d7c:	b.ne	408d40 <ferror@plt+0x6640>  // b.any
  408d80:	add	x22, x23, #0x4
  408d84:	mov	x0, x22
  408d88:	bl	4020a0 <strlen@plt>
  408d8c:	add	x0, x0, #0x41
  408d90:	bl	402230 <malloc@plt>
  408d94:	cbz	x0, 408d3c <ferror@plt+0x663c>
  408d98:	ldr	w8, [x21, #20]
  408d9c:	mov	x20, x0
  408da0:	mov	x1, x22
  408da4:	str	w8, [x0, #36]
  408da8:	add	x0, x0, #0x40
  408dac:	bl	402530 <strcpy@plt>
  408db0:	ldrh	w8, [x21, #18]
  408db4:	add	x9, x20, #0x30
  408db8:	strh	w8, [x20, #40]
  408dbc:	ldr	w8, [x21, #24]
  408dc0:	str	w8, [x20, #32]
  408dc4:	ldr	x8, [x19, #56]
  408dc8:	str	x9, [x19, #56]
  408dcc:	stp	x25, x8, [x20, #48]
  408dd0:	str	x9, [x8]
  408dd4:	ldrb	w8, [x22]
  408dd8:	cbz	w8, 408dfc <ferror@plt+0x66fc>
  408ddc:	add	x9, x23, #0x5
  408de0:	mov	w10, #0x1505                	// #5381
  408de4:	add	w10, w10, w10, lsl #5
  408de8:	add	w10, w10, w8, uxtb
  408dec:	ldrb	w8, [x9], #1
  408df0:	cbnz	w8, 408de4 <ferror@plt+0x66e4>
  408df4:	and	w8, w10, #0x3ff
  408df8:	b	408e00 <ferror@plt+0x6700>
  408dfc:	mov	w8, #0x105                 	// #261
  408e00:	add	x8, x26, x8, lsl #3
  408e04:	ldr	x10, [x8]
  408e08:	mov	x9, x20
  408e0c:	str	x10, [x9, #16]!
  408e10:	cbz	x10, 408d34 <ferror@plt+0x6634>
  408e14:	str	x9, [x10, #8]
  408e18:	b	408d34 <ferror@plt+0x6634>
  408e1c:	mov	w9, #0x105                 	// #261
  408e20:	adrp	x10, 422000 <stdout@@GLIBC_2.17+0x1c78>
  408e24:	add	x10, x10, #0xdd0
  408e28:	add	x9, x10, x9, lsl #3
  408e2c:	ldr	x10, [x9]
  408e30:	str	x10, [x8]
  408e34:	cbz	x10, 408e3c <ferror@plt+0x673c>
  408e38:	str	x8, [x10, #8]
  408e3c:	str	x8, [x9]
  408e40:	str	x9, [x19, #24]
  408e44:	ldr	x23, [sp, #416]
  408e48:	cbz	x23, 408f88 <ferror@plt+0x6888>
  408e4c:	ldrh	w8, [x23]
  408e50:	ldr	x22, [x19, #48]
  408e54:	cmp	w8, #0x8
  408e58:	sub	x21, x22, #0x30
  408e5c:	b.cc	408ec8 <ferror@plt+0x67c8>  // b.lo, b.ul, b.last
  408e60:	add	x24, x23, #0x4
  408e64:	sub	w25, w8, #0x4
  408e68:	mov	x26, x21
  408e6c:	b	408e88 <ferror@plt+0x6788>
  408e70:	add	w8, w27, #0x3
  408e74:	and	x8, x8, #0x1fffc
  408e78:	sub	w25, w25, w8
  408e7c:	cmp	w25, #0x3
  408e80:	add	x24, x24, x8
  408e84:	b.le	408ec8 <ferror@plt+0x67c8>
  408e88:	ldrh	w27, [x24]
  408e8c:	cmp	w27, #0x4
  408e90:	b.cc	408ec8 <ferror@plt+0x67c8>  // b.lo, b.ul, b.last
  408e94:	cmp	w25, w27
  408e98:	b.lt	408ec8 <ferror@plt+0x67c8>  // b.tstop
  408e9c:	ldrh	w8, [x24, #2]
  408ea0:	cmp	w8, #0x35
  408ea4:	b.ne	408e70 <ferror@plt+0x6770>  // b.any
  408ea8:	cbz	x26, 408ec8 <ferror@plt+0x67c8>
  408eac:	add	x0, x24, #0x4
  408eb0:	add	x1, x26, #0x40
  408eb4:	bl	402410 <strcmp@plt>
  408eb8:	cbnz	w0, 408ec8 <ferror@plt+0x67c8>
  408ebc:	ldr	x8, [x26, #48]
  408ec0:	sub	x26, x8, #0x30
  408ec4:	b	408e70 <ferror@plt+0x6770>
  408ec8:	cmp	x19, x21
  408ecc:	b.ne	408ef8 <ferror@plt+0x67f8>  // b.any
  408ed0:	b	408f14 <ferror@plt+0x6814>
  408ed4:	ldp	x8, x9, [x22]
  408ed8:	mov	x0, x21
  408edc:	str	x9, [x8, #8]
  408ee0:	str	x8, [x9]
  408ee4:	bl	402470 <free@plt>
  408ee8:	sub	x21, x23, #0x30
  408eec:	cmp	x19, x21
  408ef0:	mov	x22, x23
  408ef4:	b.eq	408f10 <ferror@plt+0x6810>  // b.none
  408ef8:	ldp	x8, x9, [x22, #-32]
  408efc:	ldr	x23, [x22]
  408f00:	str	x8, [x9]
  408f04:	cbz	x8, 408ed4 <ferror@plt+0x67d4>
  408f08:	str	x9, [x8, #8]
  408f0c:	b	408ed4 <ferror@plt+0x67d4>
  408f10:	ldr	x23, [sp, #416]
  408f14:	cbz	x23, 408c10 <ferror@plt+0x6510>
  408f18:	ldrh	w8, [x23]
  408f1c:	cmp	w8, #0x8
  408f20:	b.cc	408c10 <ferror@plt+0x6510>  // b.lo, b.ul, b.last
  408f24:	add	x21, x23, #0x4
  408f28:	sub	w22, w8, #0x4
  408f2c:	b	408f4c <ferror@plt+0x684c>
  408f30:	add	w8, w8, #0x3
  408f34:	and	w8, w8, #0x1fffc
  408f38:	sub	w22, w22, w8
  408f3c:	mov	w0, wzr
  408f40:	cmp	w22, #0x3
  408f44:	add	x21, x21, x8
  408f48:	b.le	408c14 <ferror@plt+0x6514>
  408f4c:	ldrh	w8, [x21]
  408f50:	mov	w0, wzr
  408f54:	cmp	w8, #0x4
  408f58:	b.cc	408c14 <ferror@plt+0x6514>  // b.lo, b.ul, b.last
  408f5c:	cmp	w22, w8
  408f60:	b.lt	408c14 <ferror@plt+0x6514>  // b.tstop
  408f64:	ldrh	w9, [x21, #2]
  408f68:	cmp	w9, #0x35
  408f6c:	b.ne	408f30 <ferror@plt+0x6830>  // b.any
  408f70:	add	x1, x21, #0x4
  408f74:	mov	x0, x20
  408f78:	mov	x2, x19
  408f7c:	bl	409450 <ferror@plt+0x6d50>
  408f80:	ldrh	w8, [x21]
  408f84:	b	408f30 <ferror@plt+0x6830>
  408f88:	ldr	x9, [x19, #48]
  408f8c:	sub	x8, x9, #0x30
  408f90:	cmp	x19, x8
  408f94:	b.ne	408fc4 <ferror@plt+0x68c4>  // b.any
  408f98:	b	408c10 <ferror@plt+0x6510>
  408f9c:	ldp	x10, x9, [x9]
  408fa0:	mov	x0, x8
  408fa4:	str	x9, [x10, #8]
  408fa8:	str	x10, [x9]
  408fac:	bl	402470 <free@plt>
  408fb0:	sub	x8, x20, #0x30
  408fb4:	mov	w0, wzr
  408fb8:	cmp	x19, x8
  408fbc:	mov	x9, x20
  408fc0:	b.eq	408c14 <ferror@plt+0x6514>  // b.none
  408fc4:	ldp	x10, x11, [x9, #-32]
  408fc8:	ldr	x20, [x9]
  408fcc:	str	x10, [x11]
  408fd0:	cbz	x10, 408f9c <ferror@plt+0x689c>
  408fd4:	str	x11, [x10, #8]
  408fd8:	b	408f9c <ferror@plt+0x689c>
  408fdc:	stp	x29, x30, [sp, #-32]!
  408fe0:	str	x19, [sp, #16]
  408fe4:	adrp	x19, 420000 <ferror@plt+0x1d900>
  408fe8:	add	x19, x19, #0xda8
  408fec:	adrp	x2, 40e000 <ferror@plt+0xb900>
  408ff0:	mov	w3, w0
  408ff4:	add	x2, x2, #0xa09
  408ff8:	mov	w1, #0x10                  	// #16
  408ffc:	mov	x0, x19
  409000:	mov	x29, sp
  409004:	bl	4021b0 <snprintf@plt>
  409008:	mov	x0, x19
  40900c:	ldr	x19, [sp, #16]
  409010:	ldp	x29, x30, [sp], #32
  409014:	ret
  409018:	stp	x29, x30, [sp, #-48]!
  40901c:	str	x21, [sp, #16]
  409020:	stp	x20, x19, [sp, #32]
  409024:	mov	x29, sp
  409028:	cbz	w0, 4090c4 <ferror@plt+0x69c4>
  40902c:	adrp	x21, 420000 <ferror@plt+0x1d900>
  409030:	and	w20, w0, #0x3ff
  409034:	add	x21, x21, #0xdd0
  409038:	ldr	x8, [x21, w20, uxtw #3]
  40903c:	mov	w19, w0
  409040:	cbz	x8, 409058 <ferror@plt+0x6958>
  409044:	ldr	w9, [x8, #36]
  409048:	cmp	w9, w19
  40904c:	b.eq	4090d0 <ferror@plt+0x69d0>  // b.none
  409050:	ldr	x8, [x8]
  409054:	cbnz	x8, 409044 <ferror@plt+0x6944>
  409058:	mov	x0, xzr
  40905c:	mov	w1, w19
  409060:	bl	4090e8 <ferror@plt+0x69e8>
  409064:	cmp	w0, w19
  409068:	b.ne	409088 <ferror@plt+0x6988>  // b.any
  40906c:	ldr	x8, [x21, x20, lsl #3]
  409070:	cbz	x8, 409088 <ferror@plt+0x6988>
  409074:	ldr	w9, [x8, #36]
  409078:	cmp	w9, w19
  40907c:	b.eq	4090d0 <ferror@plt+0x69d0>  // b.none
  409080:	ldr	x8, [x8]
  409084:	cbnz	x8, 409074 <ferror@plt+0x6974>
  409088:	adrp	x20, 420000 <ferror@plt+0x1d900>
  40908c:	add	x20, x20, #0xdb8
  409090:	mov	w0, w19
  409094:	mov	x1, x20
  409098:	bl	4022b0 <if_indextoname@plt>
  40909c:	cbnz	x0, 4090d4 <ferror@plt+0x69d4>
  4090a0:	adrp	x20, 420000 <ferror@plt+0x1d900>
  4090a4:	add	x20, x20, #0xdb8
  4090a8:	adrp	x2, 40e000 <ferror@plt+0xb900>
  4090ac:	add	x2, x2, #0xa09
  4090b0:	mov	w1, #0x10                  	// #16
  4090b4:	mov	x0, x20
  4090b8:	mov	w3, w19
  4090bc:	bl	4021b0 <snprintf@plt>
  4090c0:	b	4090d4 <ferror@plt+0x69d4>
  4090c4:	adrp	x20, 40e000 <ferror@plt+0xb900>
  4090c8:	add	x20, x20, #0xa0e
  4090cc:	b	4090d4 <ferror@plt+0x69d4>
  4090d0:	add	x20, x8, #0x40
  4090d4:	mov	x0, x20
  4090d8:	ldp	x20, x19, [sp, #32]
  4090dc:	ldr	x21, [sp, #16]
  4090e0:	ldp	x29, x30, [sp], #48
  4090e4:	ret
  4090e8:	stp	x29, x30, [sp, #-48]!
  4090ec:	str	x28, [sp, #16]
  4090f0:	stp	x20, x19, [sp, #32]
  4090f4:	mov	x29, sp
  4090f8:	sub	sp, sp, #0x460
  4090fc:	add	x8, sp, #0x40
  409100:	mov	w20, w1
  409104:	mov	x19, x0
  409108:	add	x0, x8, #0x8
  40910c:	mov	w2, #0x418                 	// #1048
  409110:	mov	w1, wzr
  409114:	bl	4022c0 <memset@plt>
  409118:	mov	x8, #0x20                  	// #32
  40911c:	movk	x8, #0x12, lsl #32
  409120:	movk	x8, #0x1, lsl #48
  409124:	movi	v0.2d, #0x0
  409128:	mov	x0, sp
  40912c:	mov	w1, wzr
  409130:	str	w20, [sp, #84]
  409134:	str	xzr, [sp, #48]
  409138:	str	x8, [sp, #64]
  40913c:	stp	q0, q0, [sp, #16]
  409140:	str	q0, [sp]
  409144:	bl	40b240 <ferror@plt+0x8b40>
  409148:	tbnz	w0, #31, 4091d4 <ferror@plt+0x6ad4>
  40914c:	add	x0, sp, #0x40
  409150:	mov	w1, #0x420                 	// #1056
  409154:	mov	w2, #0x1d                  	// #29
  409158:	mov	w3, #0x9                   	// #9
  40915c:	bl	40cd4c <ferror@plt+0xa64c>
  409160:	cbz	x19, 40919c <ferror@plt+0x6a9c>
  409164:	mov	x0, x19
  409168:	bl	406cec <ferror@plt+0x45ec>
  40916c:	cmp	w0, #0x0
  409170:	mov	w8, #0x35                  	// #53
  409174:	mov	w9, #0x3                   	// #3
  409178:	mov	x0, x19
  40917c:	csel	w20, w9, w8, eq  // eq = none
  409180:	bl	4020a0 <strlen@plt>
  409184:	add	w4, w0, #0x1
  409188:	add	x0, sp, #0x40
  40918c:	mov	w1, #0x420                 	// #1056
  409190:	mov	w2, w20
  409194:	mov	x3, x19
  409198:	bl	40cbc4 <ferror@plt+0xa4c4>
  40919c:	mov	x0, sp
  4091a0:	add	x1, sp, #0x40
  4091a4:	add	x2, x29, #0x18
  4091a8:	bl	40c698 <ferror@plt+0x9f98>
  4091ac:	tbnz	w0, #31, 4091dc <ferror@plt+0x6adc>
  4091b0:	ldr	x0, [x29, #24]
  4091b4:	bl	408b58 <ferror@plt+0x6458>
  4091b8:	ldr	x8, [x29, #24]
  4091bc:	mov	w19, w0
  4091c0:	cbnz	w0, 4091c8 <ferror@plt+0x6ac8>
  4091c4:	ldr	w19, [x8, #20]
  4091c8:	mov	x0, x8
  4091cc:	bl	402470 <free@plt>
  4091d0:	b	4091e0 <ferror@plt+0x6ae0>
  4091d4:	mov	w19, wzr
  4091d8:	b	4091e8 <ferror@plt+0x6ae8>
  4091dc:	mov	w19, wzr
  4091e0:	mov	x0, sp
  4091e4:	bl	40b070 <ferror@plt+0x8970>
  4091e8:	mov	w0, w19
  4091ec:	add	sp, sp, #0x460
  4091f0:	ldp	x20, x19, [sp, #32]
  4091f4:	ldr	x28, [sp, #16]
  4091f8:	ldp	x29, x30, [sp], #48
  4091fc:	ret
  409200:	cbz	w0, 40922c <ferror@plt+0x6b2c>
  409204:	adrp	x9, 420000 <ferror@plt+0x1d900>
  409208:	and	w8, w0, #0x3ff
  40920c:	add	x9, x9, #0xdd0
  409210:	ldr	x8, [x9, w8, uxtw #3]
  409214:	cbz	x8, 40922c <ferror@plt+0x6b2c>
  409218:	ldr	w9, [x8, #36]
  40921c:	cmp	w9, w0
  409220:	b.eq	409234 <ferror@plt+0x6b34>  // b.none
  409224:	ldr	x8, [x8]
  409228:	cbnz	x8, 409218 <ferror@plt+0x6b18>
  40922c:	mov	w0, #0xffffffff            	// #-1
  409230:	ret
  409234:	ldrh	w0, [x8, #40]
  409238:	ret
  40923c:	cbz	w0, 409274 <ferror@plt+0x6b74>
  409240:	adrp	x9, 420000 <ferror@plt+0x1d900>
  409244:	and	w8, w0, #0x3ff
  409248:	add	x9, x9, #0xdd0
  40924c:	ldr	x8, [x9, w8, uxtw #3]
  409250:	cbz	x8, 409268 <ferror@plt+0x6b68>
  409254:	ldr	w9, [x8, #36]
  409258:	cmp	w9, w0
  40925c:	b.eq	409270 <ferror@plt+0x6b70>  // b.none
  409260:	ldr	x8, [x8]
  409264:	cbnz	x8, 409254 <ferror@plt+0x6b54>
  409268:	mov	w0, #0xffffffff            	// #-1
  40926c:	ret
  409270:	ldr	w0, [x8, #32]
  409274:	ret
  409278:	sub	sp, sp, #0x30
  40927c:	stp	x29, x30, [sp, #16]
  409280:	stp	x20, x19, [sp, #32]
  409284:	add	x29, sp, #0x10
  409288:	cbz	x0, 4092ec <ferror@plt+0x6bec>
  40928c:	ldrb	w8, [x0]
  409290:	mov	x19, x0
  409294:	cbz	w8, 4092fc <ferror@plt+0x6bfc>
  409298:	add	x9, x19, #0x1
  40929c:	mov	w10, #0x1505                	// #5381
  4092a0:	add	w10, w10, w10, lsl #5
  4092a4:	add	w10, w10, w8, uxtb
  4092a8:	ldrb	w8, [x9], #1
  4092ac:	cbnz	w8, 4092a0 <ferror@plt+0x6ba0>
  4092b0:	and	w8, w10, #0x3ff
  4092b4:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x1c78>
  4092b8:	add	x9, x9, #0xdd0
  4092bc:	ldr	x20, [x9, x8, lsl #3]
  4092c0:	cbz	x20, 4092dc <ferror@plt+0x6bdc>
  4092c4:	add	x0, x20, #0x30
  4092c8:	mov	x1, x19
  4092cc:	bl	402410 <strcmp@plt>
  4092d0:	cbz	w0, 409314 <ferror@plt+0x6c14>
  4092d4:	ldr	x20, [x20]
  4092d8:	cbnz	x20, 4092c4 <ferror@plt+0x6bc4>
  4092dc:	mov	x0, x19
  4092e0:	mov	w1, wzr
  4092e4:	bl	4090e8 <ferror@plt+0x69e8>
  4092e8:	cbz	w0, 409328 <ferror@plt+0x6c28>
  4092ec:	ldp	x20, x19, [sp, #32]
  4092f0:	ldp	x29, x30, [sp, #16]
  4092f4:	add	sp, sp, #0x30
  4092f8:	ret
  4092fc:	mov	w8, #0x105                 	// #261
  409300:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x1c78>
  409304:	add	x9, x9, #0xdd0
  409308:	ldr	x20, [x9, x8, lsl #3]
  40930c:	cbnz	x20, 4092c4 <ferror@plt+0x6bc4>
  409310:	b	4092dc <ferror@plt+0x6bdc>
  409314:	ldr	w0, [x20, #20]
  409318:	ldp	x20, x19, [sp, #32]
  40931c:	ldp	x29, x30, [sp, #16]
  409320:	add	sp, sp, #0x30
  409324:	ret
  409328:	mov	x0, x19
  40932c:	bl	4025c0 <if_nametoindex@plt>
  409330:	cbnz	w0, 4092ec <ferror@plt+0x6bec>
  409334:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409338:	add	x1, x1, #0xa09
  40933c:	sub	x2, x29, #0x4
  409340:	mov	x0, x19
  409344:	bl	4025f0 <__isoc99_sscanf@plt>
  409348:	ldur	w8, [x29, #-4]
  40934c:	cmp	w0, #0x1
  409350:	csel	w0, w8, wzr, eq  // eq = none
  409354:	ldp	x20, x19, [sp, #32]
  409358:	ldp	x29, x30, [sp, #16]
  40935c:	add	sp, sp, #0x30
  409360:	ret
  409364:	adrp	x10, 420000 <ferror@plt+0x1d900>
  409368:	and	w9, w0, #0x3ff
  40936c:	add	x10, x10, #0xdd0
  409370:	mov	w8, w0
  409374:	ldr	x0, [x10, w9, uxtw #3]
  409378:	cbz	x0, 409394 <ferror@plt+0x6c94>
  40937c:	ldr	w10, [x0, #36]
  409380:	ldr	x9, [x0]
  409384:	cmp	w10, w8
  409388:	b.eq	409398 <ferror@plt+0x6c98>  // b.none
  40938c:	mov	x0, x9
  409390:	cbnz	x9, 40937c <ferror@plt+0x6c7c>
  409394:	ret
  409398:	ldr	x8, [x0, #8]
  40939c:	str	x9, [x8]
  4093a0:	cbz	x9, 4093a8 <ferror@plt+0x6ca8>
  4093a4:	str	x8, [x9, #8]
  4093a8:	ldp	x8, x9, [x0, #16]
  4093ac:	str	x8, [x9]
  4093b0:	cbz	x8, 4093b8 <ferror@plt+0x6cb8>
  4093b4:	str	x9, [x8, #8]
  4093b8:	b	402470 <free@plt>
  4093bc:	stp	x29, x30, [sp, #-32]!
  4093c0:	stp	x20, x19, [sp, #16]
  4093c4:	adrp	x20, 420000 <ferror@plt+0x1d900>
  4093c8:	ldrb	w8, [x20, #3528]
  4093cc:	mov	x29, sp
  4093d0:	tbnz	w8, #0, 409408 <ferror@plt+0x6d08>
  4093d4:	mov	w1, wzr
  4093d8:	mov	x19, x0
  4093dc:	bl	40b758 <ferror@plt+0x9058>
  4093e0:	tbnz	w0, #31, 409414 <ferror@plt+0x6d14>
  4093e4:	adrp	x1, 41f000 <ferror@plt+0x1c900>
  4093e8:	ldr	x1, [x1, #4008]
  4093ec:	mov	x0, x19
  4093f0:	mov	x2, xzr
  4093f4:	mov	w3, wzr
  4093f8:	bl	40bcd8 <ferror@plt+0x95d8>
  4093fc:	tbnz	w0, #31, 409428 <ferror@plt+0x6d28>
  409400:	mov	w8, #0x1                   	// #1
  409404:	strb	w8, [x20, #3528]
  409408:	ldp	x20, x19, [sp, #16]
  40940c:	ldp	x29, x30, [sp], #32
  409410:	ret
  409414:	adrp	x0, 40e000 <ferror@plt+0xb900>
  409418:	add	x0, x0, #0x25b
  40941c:	bl	4020c0 <perror@plt>
  409420:	mov	w0, #0x1                   	// #1
  409424:	bl	4020b0 <exit@plt>
  409428:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40942c:	ldr	x8, [x8, #3992]
  409430:	adrp	x0, 40e000 <ferror@plt+0xb900>
  409434:	add	x0, x0, #0x274
  409438:	mov	w1, #0x10                  	// #16
  40943c:	ldr	x3, [x8]
  409440:	mov	w2, #0x1                   	// #1
  409444:	bl	4024f0 <fwrite@plt>
  409448:	mov	w0, #0x1                   	// #1
  40944c:	bl	4020b0 <exit@plt>
  409450:	stp	x29, x30, [sp, #-48]!
  409454:	stp	x22, x21, [sp, #16]
  409458:	mov	x22, x0
  40945c:	mov	x0, x1
  409460:	stp	x20, x19, [sp, #32]
  409464:	mov	x29, sp
  409468:	mov	x21, x2
  40946c:	mov	x20, x1
  409470:	bl	4020a0 <strlen@plt>
  409474:	add	x0, x0, #0x41
  409478:	bl	402230 <malloc@plt>
  40947c:	mov	x19, x0
  409480:	cbz	x0, 409554 <ferror@plt+0x6e54>
  409484:	ldr	w8, [x22, #4]
  409488:	add	x0, x19, #0x40
  40948c:	mov	x1, x20
  409490:	str	w8, [x19, #36]
  409494:	bl	402530 <strcpy@plt>
  409498:	ldrh	w8, [x22, #2]
  40949c:	strh	w8, [x19, #40]
  4094a0:	ldr	w8, [x22, #8]
  4094a4:	str	w8, [x19, #32]
  4094a8:	cbz	x21, 4094ec <ferror@plt+0x6dec>
  4094ac:	ldr	x9, [x21, #56]
  4094b0:	add	x8, x19, #0x30
  4094b4:	add	x10, x21, #0x30
  4094b8:	str	x8, [x21, #56]
  4094bc:	stp	x10, x9, [x19, #48]
  4094c0:	str	x8, [x9]
  4094c4:	ldrb	w8, [x20]
  4094c8:	cbz	w8, 409528 <ferror@plt+0x6e28>
  4094cc:	add	x9, x20, #0x1
  4094d0:	mov	w10, #0x1505                	// #5381
  4094d4:	add	w10, w10, w10, lsl #5
  4094d8:	add	w10, w10, w8, uxtb
  4094dc:	ldrb	w8, [x9], #1
  4094e0:	cbnz	w8, 4094d4 <ferror@plt+0x6dd4>
  4094e4:	and	w8, w10, #0x3ff
  4094e8:	b	40952c <ferror@plt+0x6e2c>
  4094ec:	ldr	w8, [x22, #4]
  4094f0:	adrp	x9, 420000 <ferror@plt+0x1d900>
  4094f4:	add	x9, x9, #0xdd0
  4094f8:	and	x8, x8, #0x3ff
  4094fc:	add	x8, x9, x8, lsl #3
  409500:	ldr	x9, [x8]
  409504:	str	x9, [x19]
  409508:	cbz	x9, 409510 <ferror@plt+0x6e10>
  40950c:	str	x19, [x9, #8]
  409510:	str	x19, [x8]
  409514:	str	x8, [x19, #8]
  409518:	add	x8, x19, #0x30
  40951c:	stp	x8, x8, [x19, #48]
  409520:	ldrb	w8, [x20]
  409524:	cbnz	w8, 4094cc <ferror@plt+0x6dcc>
  409528:	mov	w8, #0x105                 	// #261
  40952c:	adrp	x9, 422000 <stdout@@GLIBC_2.17+0x1c78>
  409530:	add	x9, x9, #0xdd0
  409534:	add	x8, x9, x8, lsl #3
  409538:	ldr	x10, [x8]
  40953c:	mov	x9, x19
  409540:	str	x10, [x9, #16]!
  409544:	cbz	x10, 40954c <ferror@plt+0x6e4c>
  409548:	str	x9, [x10, #8]
  40954c:	str	x9, [x8]
  409550:	str	x8, [x19, #24]
  409554:	mov	x0, x19
  409558:	ldp	x20, x19, [sp, #32]
  40955c:	ldp	x22, x21, [sp, #16]
  409560:	ldp	x29, x30, [sp], #48
  409564:	ret
  409568:	stp	x29, x30, [sp, #-80]!
  40956c:	stp	x22, x21, [sp, #48]
  409570:	stp	x20, x19, [sp, #64]
  409574:	mov	w19, w4
  409578:	mov	x20, x3
  40957c:	mov	w22, w1
  409580:	cmp	w1, #0x10
  409584:	mov	x21, x0
  409588:	stp	x26, x25, [sp, #16]
  40958c:	stp	x24, x23, [sp, #32]
  409590:	mov	x29, sp
  409594:	b.eq	4095c8 <ferror@plt+0x6ec8>  // b.none
  409598:	cmp	w22, #0x4
  40959c:	b.ne	409600 <ferror@plt+0x6f00>  // b.any
  4095a0:	sub	w8, w2, #0x300
  4095a4:	cmp	w8, #0xa
  4095a8:	b.hi	409600 <ferror@plt+0x6f00>  // b.pmore
  4095ac:	mov	w9, #0x1                   	// #1
  4095b0:	lsl	w8, w9, w8
  4095b4:	mov	w9, #0x501                 	// #1281
  4095b8:	tst	w8, w9
  4095bc:	b.eq	409600 <ferror@plt+0x6f00>  // b.none
  4095c0:	mov	w0, #0x2                   	// #2
  4095c4:	b	4095dc <ferror@plt+0x6edc>
  4095c8:	cmp	w2, #0x337
  4095cc:	b.eq	4095d8 <ferror@plt+0x6ed8>  // b.none
  4095d0:	cmp	w2, #0x301
  4095d4:	b.ne	409600 <ferror@plt+0x6f00>  // b.any
  4095d8:	mov	w0, #0xa                   	// #10
  4095dc:	mov	x1, x21
  4095e0:	mov	x2, x20
  4095e4:	mov	w3, w19
  4095e8:	ldp	x20, x19, [sp, #64]
  4095ec:	ldp	x22, x21, [sp, #48]
  4095f0:	ldp	x24, x23, [sp, #32]
  4095f4:	ldp	x26, x25, [sp, #16]
  4095f8:	ldp	x29, x30, [sp], #80
  4095fc:	b	4026f0 <inet_ntop@plt>
  409600:	ldrb	w3, [x21]
  409604:	adrp	x2, 40e000 <ferror@plt+0xb900>
  409608:	sxtw	x1, w19
  40960c:	add	x2, x2, #0xa11
  409610:	mov	x0, x20
  409614:	bl	4021b0 <snprintf@plt>
  409618:	cmp	w22, #0x2
  40961c:	b.lt	409670 <ferror@plt+0x6f70>  // b.tstop
  409620:	cmp	w19, #0x3
  409624:	b.lt	409670 <ferror@plt+0x6f70>  // b.tstop
  409628:	mov	w23, w22
  40962c:	adrp	x22, 40e000 <ferror@plt+0xb900>
  409630:	sub	w24, w19, #0x2
  409634:	mov	w25, #0x2                   	// #2
  409638:	mov	w26, #0x1                   	// #1
  40963c:	add	x22, x22, #0xa10
  409640:	ldrb	w3, [x21, x26]
  409644:	add	x0, x20, x25
  409648:	sxtw	x1, w24
  40964c:	mov	x2, x22
  409650:	bl	4021b0 <snprintf@plt>
  409654:	add	x26, x26, #0x1
  409658:	cmp	x26, x23
  40965c:	b.cs	409670 <ferror@plt+0x6f70>  // b.hs, b.nlast
  409660:	add	x25, x25, #0x3
  409664:	cmp	w25, w19
  409668:	sub	w24, w24, #0x3
  40966c:	b.lt	409640 <ferror@plt+0x6f40>  // b.tstop
  409670:	mov	x0, x20
  409674:	ldp	x20, x19, [sp, #64]
  409678:	ldp	x22, x21, [sp, #48]
  40967c:	ldp	x24, x23, [sp, #32]
  409680:	ldp	x26, x25, [sp, #16]
  409684:	ldp	x29, x30, [sp], #80
  409688:	ret
  40968c:	sub	sp, sp, #0x160
  409690:	stp	x22, x21, [sp, #320]
  409694:	stp	x20, x19, [sp, #336]
  409698:	mov	w21, w1
  40969c:	mov	x20, x0
  4096a0:	mov	w1, #0x2e                  	// #46
  4096a4:	mov	x0, x2
  4096a8:	stp	x29, x30, [sp, #272]
  4096ac:	str	x28, [sp, #288]
  4096b0:	stp	x24, x23, [sp, #304]
  4096b4:	add	x29, sp, #0x110
  4096b8:	mov	x19, x2
  4096bc:	bl	4024d0 <strchr@plt>
  4096c0:	cbz	x0, 4096e8 <ferror@plt+0x6fe8>
  4096c4:	add	x0, sp, #0x8
  4096c8:	mov	w2, #0x2                   	// #2
  4096cc:	mov	x1, x19
  4096d0:	bl	4062c4 <ferror@plt+0x3bc4>
  4096d4:	cbnz	w0, 40976c <ferror@plt+0x706c>
  4096d8:	cmp	w21, #0x4
  4096dc:	b.ge	40975c <ferror@plt+0x705c>  // b.tcont
  4096e0:	mov	w0, #0xffffffff            	// #-1
  4096e4:	b	409798 <ferror@plt+0x7098>
  4096e8:	cmp	w21, #0x1
  4096ec:	b.lt	409790 <ferror@plt+0x7090>  // b.tstop
  4096f0:	mov	w24, w21
  4096f4:	adrp	x21, 40e000 <ferror@plt+0xb900>
  4096f8:	mov	x23, xzr
  4096fc:	add	x21, x21, #0xa2f
  409700:	mov	w1, #0x3a                  	// #58
  409704:	mov	x0, x19
  409708:	bl	4024d0 <strchr@plt>
  40970c:	mov	x22, x0
  409710:	cbz	x0, 409718 <ferror@plt+0x7018>
  409714:	strb	wzr, [x22], #1
  409718:	add	x2, sp, #0x8
  40971c:	mov	x0, x19
  409720:	mov	x1, x21
  409724:	bl	4025f0 <__isoc99_sscanf@plt>
  409728:	cmp	w0, #0x1
  40972c:	b.ne	40976c <ferror@plt+0x706c>  // b.any
  409730:	ldr	w8, [sp, #8]
  409734:	cmp	w8, #0xff
  409738:	b.hi	40976c <ferror@plt+0x706c>  // b.pmore
  40973c:	strb	w8, [x20, x23]
  409740:	cbz	x22, 409794 <ferror@plt+0x7094>
  409744:	add	x23, x23, #0x1
  409748:	cmp	x24, x23
  40974c:	mov	x19, x22
  409750:	b.ne	409700 <ferror@plt+0x7000>  // b.any
  409754:	mov	w23, w24
  409758:	b	409794 <ferror@plt+0x7094>
  40975c:	ldr	w8, [sp, #16]
  409760:	mov	w0, #0x4                   	// #4
  409764:	str	w8, [x20]
  409768:	b	409798 <ferror@plt+0x7098>
  40976c:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  409770:	ldr	x8, [x8, #3992]
  409774:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409778:	add	x1, x1, #0xa16
  40977c:	mov	x2, x19
  409780:	ldr	x0, [x8]
  409784:	bl	4026c0 <fprintf@plt>
  409788:	mov	w0, #0xffffffff            	// #-1
  40978c:	b	409798 <ferror@plt+0x7098>
  409790:	mov	w23, wzr
  409794:	add	w0, w23, #0x1
  409798:	ldp	x20, x19, [sp, #336]
  40979c:	ldp	x22, x21, [sp, #320]
  4097a0:	ldp	x24, x23, [sp, #304]
  4097a4:	ldr	x28, [sp, #288]
  4097a8:	ldp	x29, x30, [sp, #272]
  4097ac:	add	sp, sp, #0x160
  4097b0:	ret
  4097b4:	stp	x29, x30, [sp, #-32]!
  4097b8:	str	x19, [sp, #16]
  4097bc:	mov	x19, x0
  4097c0:	mov	w0, #0x10                  	// #16
  4097c4:	mov	x29, sp
  4097c8:	bl	402230 <malloc@plt>
  4097cc:	cbz	x0, 4097dc <ferror@plt+0x70dc>
  4097d0:	str	x19, [x0]
  4097d4:	str	wzr, [x0, #8]
  4097d8:	strh	wzr, [x0, #12]
  4097dc:	ldr	x19, [sp, #16]
  4097e0:	ldp	x29, x30, [sp], #32
  4097e4:	ret
  4097e8:	stp	x29, x30, [sp, #-32]!
  4097ec:	stp	x20, x19, [sp, #16]
  4097f0:	ldr	x20, [x0]
  4097f4:	mov	x29, sp
  4097f8:	ldr	w8, [x20, #8]
  4097fc:	cbnz	w8, 409830 <ferror@plt+0x7130>
  409800:	ldr	x1, [x20]
  409804:	mov	x19, x0
  409808:	mov	w0, #0xa                   	// #10
  40980c:	bl	402190 <fputc@plt>
  409810:	ldr	x0, [x20]
  409814:	bl	402520 <fflush@plt>
  409818:	mov	x0, x20
  40981c:	bl	402470 <free@plt>
  409820:	str	xzr, [x19]
  409824:	ldp	x20, x19, [sp, #16]
  409828:	ldp	x29, x30, [sp], #32
  40982c:	ret
  409830:	adrp	x0, 40e000 <ferror@plt+0xb900>
  409834:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409838:	adrp	x3, 40e000 <ferror@plt+0xb900>
  40983c:	add	x0, x0, #0xa5a
  409840:	add	x1, x1, #0xa6b
  409844:	add	x3, x3, #0xa79
  409848:	mov	w2, #0x6e                  	// #110
  40984c:	bl	402640 <__assert_fail@plt>
  409850:	and	w8, w1, #0x1
  409854:	strb	w8, [x0, #12]
  409858:	ret
  40985c:	stp	x29, x30, [sp, #-48]!
  409860:	stp	x22, x21, [sp, #16]
  409864:	stp	x20, x19, [sp, #32]
  409868:	mov	x19, x0
  40986c:	ldrb	w0, [x0, #13]
  409870:	mov	x20, x1
  409874:	mov	x29, sp
  409878:	cbz	w0, 409884 <ferror@plt+0x7184>
  40987c:	ldr	x1, [x19]
  409880:	bl	402170 <putc@plt>
  409884:	ldrb	w8, [x19, #12]
  409888:	mov	w9, #0x2c                  	// #44
  40988c:	strb	w9, [x19, #13]
  409890:	cbz	w8, 4098d8 <ferror@plt+0x71d8>
  409894:	ldr	x1, [x19]
  409898:	mov	w0, #0xa                   	// #10
  40989c:	bl	402170 <putc@plt>
  4098a0:	ldr	w8, [x19, #8]
  4098a4:	cbz	w8, 4098d8 <ferror@plt+0x71d8>
  4098a8:	adrp	x21, 40e000 <ferror@plt+0xb900>
  4098ac:	mov	w22, wzr
  4098b0:	add	x21, x21, #0xac2
  4098b4:	ldr	x3, [x19]
  4098b8:	mov	w1, #0x4                   	// #4
  4098bc:	mov	w2, #0x1                   	// #1
  4098c0:	mov	x0, x21
  4098c4:	bl	4024f0 <fwrite@plt>
  4098c8:	ldr	w8, [x19, #8]
  4098cc:	add	w22, w22, #0x1
  4098d0:	cmp	w22, w8
  4098d4:	b.cc	4098b4 <ferror@plt+0x71b4>  // b.lo, b.ul, b.last
  4098d8:	mov	x0, x19
  4098dc:	mov	x1, x20
  4098e0:	strb	wzr, [x19, #13]
  4098e4:	bl	409924 <ferror@plt+0x7224>
  4098e8:	ldr	x1, [x19]
  4098ec:	mov	w0, #0x3a                  	// #58
  4098f0:	bl	402170 <putc@plt>
  4098f4:	ldrb	w8, [x19, #12]
  4098f8:	cbz	w8, 409914 <ferror@plt+0x7214>
  4098fc:	ldr	x1, [x19]
  409900:	ldp	x20, x19, [sp, #32]
  409904:	ldp	x22, x21, [sp, #16]
  409908:	mov	w0, #0x20                  	// #32
  40990c:	ldp	x29, x30, [sp], #48
  409910:	b	402170 <putc@plt>
  409914:	ldp	x20, x19, [sp, #32]
  409918:	ldp	x22, x21, [sp, #16]
  40991c:	ldp	x29, x30, [sp], #48
  409920:	ret
  409924:	stp	x29, x30, [sp, #-96]!
  409928:	stp	x28, x27, [sp, #16]
  40992c:	stp	x26, x25, [sp, #32]
  409930:	stp	x24, x23, [sp, #48]
  409934:	stp	x22, x21, [sp, #64]
  409938:	stp	x20, x19, [sp, #80]
  40993c:	ldr	x8, [x0]
  409940:	mov	x19, x0
  409944:	mov	x20, x1
  409948:	mov	w0, #0x22                  	// #34
  40994c:	mov	x1, x8
  409950:	mov	x29, sp
  409954:	bl	402170 <putc@plt>
  409958:	adrp	x21, 40e000 <ferror@plt+0xb900>
  40995c:	adrp	x22, 40e000 <ferror@plt+0xb900>
  409960:	adrp	x23, 40e000 <ferror@plt+0xb900>
  409964:	adrp	x24, 40e000 <ferror@plt+0xb900>
  409968:	adrp	x25, 40e000 <ferror@plt+0xb900>
  40996c:	adrp	x26, 40e000 <ferror@plt+0xb900>
  409970:	adrp	x27, 40e000 <ferror@plt+0xb900>
  409974:	adrp	x28, 40e000 <ferror@plt+0xb900>
  409978:	add	x21, x21, #0xa32
  40997c:	add	x22, x22, #0xad3
  409980:	add	x23, x23, #0xac7
  409984:	add	x24, x24, #0xaca
  409988:	add	x25, x25, #0xad0
  40998c:	add	x26, x26, #0xacd
  409990:	add	x27, x27, #0xad9
  409994:	add	x28, x28, #0xadc
  409998:	b	4099a8 <ferror@plt+0x72a8>
  40999c:	ldr	x1, [x19]
  4099a0:	bl	402170 <putc@plt>
  4099a4:	add	x20, x20, #0x1
  4099a8:	ldrb	w0, [x20]
  4099ac:	cmp	w0, #0x27
  4099b0:	b.hi	4099e0 <ferror@plt+0x72e0>  // b.pmore
  4099b4:	adr	x8, 40999c <ferror@plt+0x729c>
  4099b8:	ldrb	w9, [x21, x0]
  4099bc:	add	x8, x8, x9, lsl #2
  4099c0:	br	x8
  4099c4:	ldr	x3, [x19]
  4099c8:	mov	w1, #0x2                   	// #2
  4099cc:	mov	w2, #0x1                   	// #1
  4099d0:	mov	x0, x22
  4099d4:	bl	4024f0 <fwrite@plt>
  4099d8:	add	x20, x20, #0x1
  4099dc:	b	4099a8 <ferror@plt+0x72a8>
  4099e0:	cmp	w0, #0x5c
  4099e4:	b.ne	40999c <ferror@plt+0x729c>  // b.any
  4099e8:	ldr	x3, [x19]
  4099ec:	adrp	x0, 40e000 <ferror@plt+0xb900>
  4099f0:	mov	w1, #0x2                   	// #2
  4099f4:	mov	w2, #0x1                   	// #1
  4099f8:	add	x0, x0, #0xad6
  4099fc:	bl	4024f0 <fwrite@plt>
  409a00:	add	x20, x20, #0x1
  409a04:	b	4099a8 <ferror@plt+0x72a8>
  409a08:	ldr	x3, [x19]
  409a0c:	mov	w1, #0x2                   	// #2
  409a10:	mov	w2, #0x1                   	// #1
  409a14:	mov	x0, x23
  409a18:	bl	4024f0 <fwrite@plt>
  409a1c:	add	x20, x20, #0x1
  409a20:	b	4099a8 <ferror@plt+0x72a8>
  409a24:	ldr	x3, [x19]
  409a28:	mov	w1, #0x2                   	// #2
  409a2c:	mov	w2, #0x1                   	// #1
  409a30:	mov	x0, x24
  409a34:	bl	4024f0 <fwrite@plt>
  409a38:	add	x20, x20, #0x1
  409a3c:	b	4099a8 <ferror@plt+0x72a8>
  409a40:	ldr	x3, [x19]
  409a44:	mov	w1, #0x2                   	// #2
  409a48:	mov	w2, #0x1                   	// #1
  409a4c:	mov	x0, x25
  409a50:	bl	4024f0 <fwrite@plt>
  409a54:	add	x20, x20, #0x1
  409a58:	b	4099a8 <ferror@plt+0x72a8>
  409a5c:	ldr	x3, [x19]
  409a60:	mov	w1, #0x2                   	// #2
  409a64:	mov	w2, #0x1                   	// #1
  409a68:	mov	x0, x26
  409a6c:	bl	4024f0 <fwrite@plt>
  409a70:	add	x20, x20, #0x1
  409a74:	b	4099a8 <ferror@plt+0x72a8>
  409a78:	ldr	x3, [x19]
  409a7c:	mov	w1, #0x2                   	// #2
  409a80:	mov	w2, #0x1                   	// #1
  409a84:	mov	x0, x27
  409a88:	bl	4024f0 <fwrite@plt>
  409a8c:	add	x20, x20, #0x1
  409a90:	b	4099a8 <ferror@plt+0x72a8>
  409a94:	ldr	x3, [x19]
  409a98:	mov	w1, #0x2                   	// #2
  409a9c:	mov	w2, #0x1                   	// #1
  409aa0:	mov	x0, x28
  409aa4:	bl	4024f0 <fwrite@plt>
  409aa8:	add	x20, x20, #0x1
  409aac:	b	4099a8 <ferror@plt+0x72a8>
  409ab0:	ldr	x1, [x19]
  409ab4:	ldp	x20, x19, [sp, #80]
  409ab8:	ldp	x22, x21, [sp, #64]
  409abc:	ldp	x24, x23, [sp, #48]
  409ac0:	ldp	x26, x25, [sp, #32]
  409ac4:	ldp	x28, x27, [sp, #16]
  409ac8:	mov	w0, #0x22                  	// #34
  409acc:	ldp	x29, x30, [sp], #96
  409ad0:	b	402170 <putc@plt>
  409ad4:	sub	sp, sp, #0x120
  409ad8:	stp	x29, x30, [sp, #240]
  409adc:	add	x29, sp, #0xf0
  409ae0:	mov	x8, #0xffffffffffffffd0    	// #-48
  409ae4:	mov	x9, sp
  409ae8:	sub	x10, x29, #0x70
  409aec:	movk	x8, #0xff80, lsl #32
  409af0:	add	x11, x29, #0x30
  409af4:	add	x9, x9, #0x80
  409af8:	add	x10, x10, #0x30
  409afc:	stp	x20, x19, [sp, #272]
  409b00:	stp	x2, x3, [x29, #-112]
  409b04:	stp	x4, x5, [x29, #-96]
  409b08:	stp	x6, x7, [x29, #-80]
  409b0c:	stp	q1, q2, [sp, #16]
  409b10:	stp	q3, q4, [sp, #48]
  409b14:	str	q0, [sp]
  409b18:	stp	q5, q6, [sp, #80]
  409b1c:	str	q7, [sp, #112]
  409b20:	stp	x9, x8, [x29, #-16]
  409b24:	stp	x11, x10, [x29, #-32]
  409b28:	mov	x19, x0
  409b2c:	ldrb	w0, [x0, #13]
  409b30:	mov	x20, x1
  409b34:	str	x28, [sp, #256]
  409b38:	cbz	w0, 409b44 <ferror@plt+0x7444>
  409b3c:	ldr	x1, [x19]
  409b40:	bl	402170 <putc@plt>
  409b44:	mov	w8, #0x2c                  	// #44
  409b48:	strb	w8, [x19, #13]
  409b4c:	ldp	q0, q1, [x29, #-32]
  409b50:	ldr	x0, [x19]
  409b54:	sub	x2, x29, #0x40
  409b58:	mov	x1, x20
  409b5c:	stp	q0, q1, [x29, #-64]
  409b60:	bl	402620 <vfprintf@plt>
  409b64:	ldp	x20, x19, [sp, #272]
  409b68:	ldr	x28, [sp, #256]
  409b6c:	ldp	x29, x30, [sp, #240]
  409b70:	add	sp, sp, #0x120
  409b74:	ret
  409b78:	stp	x29, x30, [sp, #-32]!
  409b7c:	str	x19, [sp, #16]
  409b80:	mov	x19, x0
  409b84:	ldrb	w0, [x0, #13]
  409b88:	mov	x29, sp
  409b8c:	cbz	w0, 409b98 <ferror@plt+0x7498>
  409b90:	ldr	x1, [x19]
  409b94:	bl	402170 <putc@plt>
  409b98:	ldr	x1, [x19]
  409b9c:	mov	w8, #0x2c                  	// #44
  409ba0:	mov	w0, #0x7b                  	// #123
  409ba4:	strb	w8, [x19, #13]
  409ba8:	bl	402170 <putc@plt>
  409bac:	ldr	w8, [x19, #8]
  409bb0:	strb	wzr, [x19, #13]
  409bb4:	add	w8, w8, #0x1
  409bb8:	str	w8, [x19, #8]
  409bbc:	ldr	x19, [sp, #16]
  409bc0:	ldp	x29, x30, [sp], #32
  409bc4:	ret
  409bc8:	mov	w1, #0x7d                  	// #125
  409bcc:	b	409bd0 <ferror@plt+0x74d0>
  409bd0:	stp	x29, x30, [sp, #-48]!
  409bd4:	stp	x22, x21, [sp, #16]
  409bd8:	stp	x20, x19, [sp, #32]
  409bdc:	ldr	w8, [x0, #8]
  409be0:	mov	x29, sp
  409be4:	cbz	w8, 409c70 <ferror@plt+0x7570>
  409be8:	ldrb	w9, [x0, #13]
  409bec:	mov	x19, x0
  409bf0:	mov	w20, w1
  409bf4:	sub	w8, w8, #0x1
  409bf8:	str	w8, [x0, #8]
  409bfc:	cbz	w9, 409c4c <ferror@plt+0x754c>
  409c00:	ldrb	w8, [x19, #12]
  409c04:	cbz	w8, 409c4c <ferror@plt+0x754c>
  409c08:	ldr	x1, [x19]
  409c0c:	mov	w0, #0xa                   	// #10
  409c10:	bl	402170 <putc@plt>
  409c14:	ldr	w8, [x19, #8]
  409c18:	cbz	w8, 409c4c <ferror@plt+0x754c>
  409c1c:	adrp	x21, 40e000 <ferror@plt+0xb900>
  409c20:	mov	w22, wzr
  409c24:	add	x21, x21, #0xac2
  409c28:	ldr	x3, [x19]
  409c2c:	mov	w1, #0x4                   	// #4
  409c30:	mov	w2, #0x1                   	// #1
  409c34:	mov	x0, x21
  409c38:	bl	4024f0 <fwrite@plt>
  409c3c:	ldr	w8, [x19, #8]
  409c40:	add	w22, w22, #0x1
  409c44:	cmp	w22, w8
  409c48:	b.cc	409c28 <ferror@plt+0x7528>  // b.lo, b.ul, b.last
  409c4c:	ldr	x1, [x19]
  409c50:	mov	w0, w20
  409c54:	bl	402170 <putc@plt>
  409c58:	mov	w8, #0x2c                  	// #44
  409c5c:	strb	w8, [x19, #13]
  409c60:	ldp	x20, x19, [sp, #32]
  409c64:	ldp	x22, x21, [sp, #16]
  409c68:	ldp	x29, x30, [sp], #48
  409c6c:	ret
  409c70:	adrp	x0, 40e000 <ferror@plt+0xb900>
  409c74:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409c78:	adrp	x3, 40e000 <ferror@plt+0xb900>
  409c7c:	add	x0, x0, #0xadf
  409c80:	add	x1, x1, #0xa6b
  409c84:	add	x3, x3, #0xaef
  409c88:	mov	w2, #0x85                  	// #133
  409c8c:	bl	402640 <__assert_fail@plt>
  409c90:	stp	x29, x30, [sp, #-32]!
  409c94:	str	x19, [sp, #16]
  409c98:	mov	x19, x0
  409c9c:	ldrb	w0, [x0, #13]
  409ca0:	mov	x29, sp
  409ca4:	cbz	w0, 409cb0 <ferror@plt+0x75b0>
  409ca8:	ldr	x1, [x19]
  409cac:	bl	402170 <putc@plt>
  409cb0:	ldr	x1, [x19]
  409cb4:	mov	w8, #0x2c                  	// #44
  409cb8:	mov	w0, #0x5b                  	// #91
  409cbc:	strb	w8, [x19, #13]
  409cc0:	bl	402170 <putc@plt>
  409cc4:	ldr	w8, [x19, #8]
  409cc8:	ldrb	w9, [x19, #12]
  409ccc:	strb	wzr, [x19, #13]
  409cd0:	add	w8, w8, #0x1
  409cd4:	str	w8, [x19, #8]
  409cd8:	cbz	w9, 409cf0 <ferror@plt+0x75f0>
  409cdc:	ldr	x1, [x19]
  409ce0:	ldr	x19, [sp, #16]
  409ce4:	mov	w0, #0x20                  	// #32
  409ce8:	ldp	x29, x30, [sp], #32
  409cec:	b	402170 <putc@plt>
  409cf0:	ldr	x19, [sp, #16]
  409cf4:	ldp	x29, x30, [sp], #32
  409cf8:	ret
  409cfc:	stp	x29, x30, [sp, #-32]!
  409d00:	ldrb	w8, [x0, #12]
  409d04:	str	x19, [sp, #16]
  409d08:	mov	x19, x0
  409d0c:	mov	x29, sp
  409d10:	cbz	w8, 409d28 <ferror@plt+0x7628>
  409d14:	ldrb	w8, [x19, #13]
  409d18:	cbz	w8, 409d28 <ferror@plt+0x7628>
  409d1c:	ldr	x1, [x19]
  409d20:	mov	w0, #0x20                  	// #32
  409d24:	bl	402170 <putc@plt>
  409d28:	strb	wzr, [x19, #13]
  409d2c:	mov	x0, x19
  409d30:	ldr	x19, [sp, #16]
  409d34:	mov	w1, #0x5d                  	// #93
  409d38:	ldp	x29, x30, [sp], #32
  409d3c:	b	409bd0 <ferror@plt+0x74d0>
  409d40:	stp	x29, x30, [sp, #-32]!
  409d44:	stp	x20, x19, [sp, #16]
  409d48:	mov	x19, x0
  409d4c:	ldrb	w0, [x0, #13]
  409d50:	mov	x20, x1
  409d54:	mov	x29, sp
  409d58:	cbz	w0, 409d64 <ferror@plt+0x7664>
  409d5c:	ldr	x1, [x19]
  409d60:	bl	402170 <putc@plt>
  409d64:	mov	w8, #0x2c                  	// #44
  409d68:	strb	w8, [x19, #13]
  409d6c:	mov	x0, x19
  409d70:	mov	x1, x20
  409d74:	ldp	x20, x19, [sp, #16]
  409d78:	ldp	x29, x30, [sp], #32
  409d7c:	b	409924 <ferror@plt+0x7224>
  409d80:	adrp	x8, 40e000 <ferror@plt+0xb900>
  409d84:	adrp	x9, 40e000 <ferror@plt+0xb900>
  409d88:	add	x8, x8, #0xaa3
  409d8c:	add	x9, x9, #0xa9e
  409d90:	tst	w1, #0x1
  409d94:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409d98:	csel	x2, x9, x8, ne  // ne = any
  409d9c:	add	x1, x1, #0x63f
  409da0:	b	409ad4 <ferror@plt+0x73d4>
  409da4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409da8:	add	x1, x1, #0xaa9
  409dac:	b	409ad4 <ferror@plt+0x73d4>
  409db0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409db4:	add	x1, x1, #0xaae
  409db8:	b	409ad4 <ferror@plt+0x73d4>
  409dbc:	and	w2, w1, #0xff
  409dc0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409dc4:	add	x1, x1, #0xab1
  409dc8:	b	409ad4 <ferror@plt+0x73d4>
  409dcc:	and	w2, w1, #0xffff
  409dd0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409dd4:	add	x1, x1, #0xab6
  409dd8:	b	409ad4 <ferror@plt+0x73d4>
  409ddc:	mov	w2, w1
  409de0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409de4:	add	x1, x1, #0xb18
  409de8:	b	409ad4 <ferror@plt+0x73d4>
  409dec:	mov	x2, x1
  409df0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409df4:	add	x1, x1, #0xaba
  409df8:	b	409ad4 <ferror@plt+0x73d4>
  409dfc:	mov	x2, x1
  409e00:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409e04:	add	x1, x1, #0xabe
  409e08:	b	409ad4 <ferror@plt+0x73d4>
  409e0c:	mov	x2, x1
  409e10:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409e14:	add	x1, x1, #0xaba
  409e18:	b	409ad4 <ferror@plt+0x73d4>
  409e1c:	mov	x2, x1
  409e20:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409e24:	add	x1, x1, #0x256
  409e28:	b	409ad4 <ferror@plt+0x73d4>
  409e2c:	mov	w2, w1
  409e30:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409e34:	add	x1, x1, #0x251
  409e38:	b	409ad4 <ferror@plt+0x73d4>
  409e3c:	mov	x2, x1
  409e40:	adrp	x1, 40d000 <ferror@plt+0xa900>
  409e44:	add	x1, x1, #0xe43
  409e48:	b	409ad4 <ferror@plt+0x73d4>
  409e4c:	stp	x29, x30, [sp, #-32]!
  409e50:	stp	x20, x19, [sp, #16]
  409e54:	mov	x29, sp
  409e58:	mov	x19, x2
  409e5c:	mov	x20, x0
  409e60:	bl	40985c <ferror@plt+0x715c>
  409e64:	ldrb	w0, [x20, #13]
  409e68:	cbz	w0, 409e74 <ferror@plt+0x7774>
  409e6c:	ldr	x1, [x20]
  409e70:	bl	402170 <putc@plt>
  409e74:	mov	w8, #0x2c                  	// #44
  409e78:	strb	w8, [x20, #13]
  409e7c:	mov	x0, x20
  409e80:	mov	x1, x19
  409e84:	ldp	x20, x19, [sp, #16]
  409e88:	ldp	x29, x30, [sp], #32
  409e8c:	b	409924 <ferror@plt+0x7224>
  409e90:	stp	x29, x30, [sp, #-32]!
  409e94:	stp	x20, x19, [sp, #16]
  409e98:	mov	x29, sp
  409e9c:	mov	w19, w2
  409ea0:	mov	x20, x0
  409ea4:	bl	40985c <ferror@plt+0x715c>
  409ea8:	tst	w19, #0x1
  409eac:	mov	x0, x20
  409eb0:	ldp	x20, x19, [sp, #16]
  409eb4:	adrp	x8, 40e000 <ferror@plt+0xb900>
  409eb8:	adrp	x9, 40e000 <ferror@plt+0xb900>
  409ebc:	add	x8, x8, #0xaa3
  409ec0:	add	x9, x9, #0xa9e
  409ec4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409ec8:	csel	x2, x9, x8, ne  // ne = any
  409ecc:	add	x1, x1, #0x63f
  409ed0:	ldp	x29, x30, [sp], #32
  409ed4:	b	409ad4 <ferror@plt+0x73d4>
  409ed8:	str	d8, [sp, #-32]!
  409edc:	stp	x29, x30, [sp, #8]
  409ee0:	str	x19, [sp, #24]
  409ee4:	mov	x29, sp
  409ee8:	mov	v8.16b, v0.16b
  409eec:	mov	x19, x0
  409ef0:	bl	40985c <ferror@plt+0x715c>
  409ef4:	mov	x0, x19
  409ef8:	ldr	x19, [sp, #24]
  409efc:	ldp	x29, x30, [sp, #8]
  409f00:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409f04:	add	x1, x1, #0xaae
  409f08:	mov	v0.16b, v8.16b
  409f0c:	ldr	d8, [sp], #32
  409f10:	b	409ad4 <ferror@plt+0x73d4>
  409f14:	stp	x29, x30, [sp, #-32]!
  409f18:	stp	x20, x19, [sp, #16]
  409f1c:	mov	x29, sp
  409f20:	mov	w19, w2
  409f24:	mov	x20, x0
  409f28:	bl	40985c <ferror@plt+0x715c>
  409f2c:	mov	x0, x20
  409f30:	mov	w2, w19
  409f34:	ldp	x20, x19, [sp, #16]
  409f38:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409f3c:	add	x1, x1, #0xb18
  409f40:	ldp	x29, x30, [sp], #32
  409f44:	b	409ad4 <ferror@plt+0x73d4>
  409f48:	stp	x29, x30, [sp, #-32]!
  409f4c:	stp	x20, x19, [sp, #16]
  409f50:	mov	x29, sp
  409f54:	mov	x19, x2
  409f58:	mov	x20, x0
  409f5c:	bl	40985c <ferror@plt+0x715c>
  409f60:	mov	x0, x20
  409f64:	mov	x2, x19
  409f68:	ldp	x20, x19, [sp, #16]
  409f6c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409f70:	add	x1, x1, #0xaba
  409f74:	ldp	x29, x30, [sp], #32
  409f78:	b	409ad4 <ferror@plt+0x73d4>
  409f7c:	stp	x29, x30, [sp, #-32]!
  409f80:	stp	x20, x19, [sp, #16]
  409f84:	mov	x29, sp
  409f88:	mov	x19, x2
  409f8c:	mov	x20, x0
  409f90:	bl	40985c <ferror@plt+0x715c>
  409f94:	mov	x0, x20
  409f98:	mov	x2, x19
  409f9c:	ldp	x20, x19, [sp, #16]
  409fa0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409fa4:	add	x1, x1, #0xabe
  409fa8:	ldp	x29, x30, [sp], #32
  409fac:	b	409ad4 <ferror@plt+0x73d4>
  409fb0:	stp	x29, x30, [sp, #-32]!
  409fb4:	stp	x20, x19, [sp, #16]
  409fb8:	mov	x29, sp
  409fbc:	mov	w19, w2
  409fc0:	mov	x20, x0
  409fc4:	bl	40985c <ferror@plt+0x715c>
  409fc8:	and	w2, w19, #0xff
  409fcc:	mov	x0, x20
  409fd0:	ldp	x20, x19, [sp, #16]
  409fd4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  409fd8:	add	x1, x1, #0xab1
  409fdc:	ldp	x29, x30, [sp], #32
  409fe0:	b	409ad4 <ferror@plt+0x73d4>
  409fe4:	stp	x29, x30, [sp, #-32]!
  409fe8:	stp	x20, x19, [sp, #16]
  409fec:	mov	x29, sp
  409ff0:	mov	w19, w2
  409ff4:	mov	x20, x0
  409ff8:	bl	40985c <ferror@plt+0x715c>
  409ffc:	and	w2, w19, #0xffff
  40a000:	mov	x0, x20
  40a004:	ldp	x20, x19, [sp, #16]
  40a008:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40a00c:	add	x1, x1, #0xab6
  40a010:	ldp	x29, x30, [sp], #32
  40a014:	b	409ad4 <ferror@plt+0x73d4>
  40a018:	stp	x29, x30, [sp, #-32]!
  40a01c:	stp	x20, x19, [sp, #16]
  40a020:	mov	x29, sp
  40a024:	mov	x19, x2
  40a028:	mov	x20, x0
  40a02c:	bl	40985c <ferror@plt+0x715c>
  40a030:	mov	x0, x20
  40a034:	mov	x2, x19
  40a038:	ldp	x20, x19, [sp, #16]
  40a03c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40a040:	add	x1, x1, #0xaba
  40a044:	ldp	x29, x30, [sp], #32
  40a048:	b	409ad4 <ferror@plt+0x73d4>
  40a04c:	stp	x29, x30, [sp, #-32]!
  40a050:	stp	x20, x19, [sp, #16]
  40a054:	mov	x29, sp
  40a058:	mov	x19, x2
  40a05c:	mov	x20, x0
  40a060:	bl	40985c <ferror@plt+0x715c>
  40a064:	mov	x0, x20
  40a068:	mov	x2, x19
  40a06c:	ldp	x20, x19, [sp, #16]
  40a070:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40a074:	add	x1, x1, #0x256
  40a078:	ldp	x29, x30, [sp], #32
  40a07c:	b	409ad4 <ferror@plt+0x73d4>
  40a080:	stp	x29, x30, [sp, #-32]!
  40a084:	stp	x20, x19, [sp, #16]
  40a088:	mov	x29, sp
  40a08c:	mov	w19, w2
  40a090:	mov	x20, x0
  40a094:	bl	40985c <ferror@plt+0x715c>
  40a098:	mov	x0, x20
  40a09c:	mov	w2, w19
  40a0a0:	ldp	x20, x19, [sp, #16]
  40a0a4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40a0a8:	add	x1, x1, #0x251
  40a0ac:	ldp	x29, x30, [sp], #32
  40a0b0:	b	409ad4 <ferror@plt+0x73d4>
  40a0b4:	stp	x29, x30, [sp, #-32]!
  40a0b8:	stp	x20, x19, [sp, #16]
  40a0bc:	mov	x29, sp
  40a0c0:	mov	x19, x2
  40a0c4:	mov	x20, x0
  40a0c8:	bl	40985c <ferror@plt+0x715c>
  40a0cc:	mov	x0, x20
  40a0d0:	mov	x2, x19
  40a0d4:	ldp	x20, x19, [sp, #16]
  40a0d8:	adrp	x1, 40d000 <ferror@plt+0xa900>
  40a0dc:	add	x1, x1, #0xe43
  40a0e0:	ldp	x29, x30, [sp], #32
  40a0e4:	b	409ad4 <ferror@plt+0x73d4>
  40a0e8:	stp	x29, x30, [sp, #-32]!
  40a0ec:	str	x19, [sp, #16]
  40a0f0:	mov	x29, sp
  40a0f4:	mov	x19, x0
  40a0f8:	bl	40985c <ferror@plt+0x715c>
  40a0fc:	mov	x0, x19
  40a100:	ldr	x19, [sp, #16]
  40a104:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40a108:	add	x1, x1, #0xaa9
  40a10c:	ldp	x29, x30, [sp], #32
  40a110:	b	409ad4 <ferror@plt+0x73d4>
  40a114:	stp	x29, x30, [sp, #-32]!
  40a118:	str	x19, [sp, #16]
  40a11c:	mov	x29, sp
  40a120:	cbz	w0, 40a168 <ferror@plt+0x7a68>
  40a124:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a128:	ldr	x8, [x8, #4016]
  40a12c:	ldr	x0, [x8]
  40a130:	bl	4097b4 <ferror@plt+0x70b4>
  40a134:	adrp	x19, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a138:	str	x0, [x19, #3536]
  40a13c:	cbz	x0, 40a174 <ferror@plt+0x7a74>
  40a140:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a144:	ldr	x8, [x8, #4056]
  40a148:	ldr	w8, [x8]
  40a14c:	cbz	w8, 40a15c <ferror@plt+0x7a5c>
  40a150:	mov	w1, #0x1                   	// #1
  40a154:	bl	409850 <ferror@plt+0x7150>
  40a158:	ldr	x0, [x19, #3536]
  40a15c:	ldr	x19, [sp, #16]
  40a160:	ldp	x29, x30, [sp], #32
  40a164:	b	409c90 <ferror@plt+0x7590>
  40a168:	ldr	x19, [sp, #16]
  40a16c:	ldp	x29, x30, [sp], #32
  40a170:	ret
  40a174:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40a178:	add	x0, x0, #0xb28
  40a17c:	bl	4020c0 <perror@plt>
  40a180:	mov	w0, #0x1                   	// #1
  40a184:	bl	4020b0 <exit@plt>
  40a188:	stp	x29, x30, [sp, #-16]!
  40a18c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a190:	ldr	x0, [x8, #3536]
  40a194:	mov	x29, sp
  40a198:	cbz	x0, 40a1b0 <ferror@plt+0x7ab0>
  40a19c:	bl	409cfc <ferror@plt+0x75fc>
  40a1a0:	adrp	x0, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a1a4:	add	x0, x0, #0xdd0
  40a1a8:	ldp	x29, x30, [sp], #16
  40a1ac:	b	4097e8 <ferror@plt+0x70e8>
  40a1b0:	ldp	x29, x30, [sp], #16
  40a1b4:	ret
  40a1b8:	stp	x29, x30, [sp, #-16]!
  40a1bc:	mov	x29, sp
  40a1c0:	cbz	w0, 40a1fc <ferror@plt+0x7afc>
  40a1c4:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a1c8:	ldr	x8, [x8, #4016]
  40a1cc:	ldr	x0, [x8]
  40a1d0:	bl	4097b4 <ferror@plt+0x70b4>
  40a1d4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a1d8:	str	x0, [x8, #3536]
  40a1dc:	cbz	x0, 40a204 <ferror@plt+0x7b04>
  40a1e0:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a1e4:	ldr	x8, [x8, #4056]
  40a1e8:	ldr	w8, [x8]
  40a1ec:	cbz	w8, 40a1fc <ferror@plt+0x7afc>
  40a1f0:	mov	w1, #0x1                   	// #1
  40a1f4:	ldp	x29, x30, [sp], #16
  40a1f8:	b	409850 <ferror@plt+0x7150>
  40a1fc:	ldp	x29, x30, [sp], #16
  40a200:	ret
  40a204:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40a208:	add	x0, x0, #0xb28
  40a20c:	bl	4020c0 <perror@plt>
  40a210:	mov	w0, #0x1                   	// #1
  40a214:	bl	4020b0 <exit@plt>
  40a218:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a21c:	ldr	x8, [x8, #3536]
  40a220:	cbz	x8, 40a230 <ferror@plt+0x7b30>
  40a224:	adrp	x0, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a228:	add	x0, x0, #0xdd0
  40a22c:	b	4097e8 <ferror@plt+0x70e8>
  40a230:	ret
  40a234:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a238:	ldr	x8, [x8, #3536]
  40a23c:	cmp	x8, #0x0
  40a240:	cset	w0, ne  // ne = any
  40a244:	ret
  40a248:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a24c:	ldr	x0, [x8, #3536]
  40a250:	ret
  40a254:	stp	x29, x30, [sp, #-32]!
  40a258:	str	x19, [sp, #16]
  40a25c:	adrp	x19, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a260:	ldr	x8, [x19, #3536]
  40a264:	mov	x29, sp
  40a268:	cbz	x8, 40a290 <ferror@plt+0x7b90>
  40a26c:	mov	x1, x0
  40a270:	cbz	x0, 40a280 <ferror@plt+0x7b80>
  40a274:	mov	x0, x8
  40a278:	bl	40985c <ferror@plt+0x715c>
  40a27c:	ldr	x8, [x19, #3536]
  40a280:	ldr	x19, [sp, #16]
  40a284:	mov	x0, x8
  40a288:	ldp	x29, x30, [sp], #32
  40a28c:	b	409b78 <ferror@plt+0x7478>
  40a290:	ldr	x19, [sp, #16]
  40a294:	ldp	x29, x30, [sp], #32
  40a298:	ret
  40a29c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a2a0:	ldr	x0, [x8, #3536]
  40a2a4:	cbz	x0, 40a2ac <ferror@plt+0x7bac>
  40a2a8:	b	409bc8 <ferror@plt+0x74c8>
  40a2ac:	ret
  40a2b0:	stp	x29, x30, [sp, #-32]!
  40a2b4:	str	x19, [sp, #16]
  40a2b8:	adrp	x19, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a2bc:	ldr	x8, [x19, #3536]
  40a2c0:	tst	w0, #0x6
  40a2c4:	mov	x29, sp
  40a2c8:	b.eq	40a2f0 <ferror@plt+0x7bf0>  // b.none
  40a2cc:	cbz	x8, 40a2f4 <ferror@plt+0x7bf4>
  40a2d0:	cbz	x1, 40a2e0 <ferror@plt+0x7be0>
  40a2d4:	mov	x0, x8
  40a2d8:	bl	40985c <ferror@plt+0x715c>
  40a2dc:	ldr	x8, [x19, #3536]
  40a2e0:	ldr	x19, [sp, #16]
  40a2e4:	mov	x0, x8
  40a2e8:	ldp	x29, x30, [sp], #32
  40a2ec:	b	409c90 <ferror@plt+0x7590>
  40a2f0:	cbnz	x8, 40a314 <ferror@plt+0x7c14>
  40a2f4:	mov	w8, #0x5                   	// #5
  40a2f8:	tst	w0, w8
  40a2fc:	b.eq	40a314 <ferror@plt+0x7c14>  // b.none
  40a300:	ldr	x19, [sp, #16]
  40a304:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40a308:	add	x0, x0, #0x63f
  40a30c:	ldp	x29, x30, [sp], #32
  40a310:	b	402630 <printf@plt>
  40a314:	ldr	x19, [sp, #16]
  40a318:	ldp	x29, x30, [sp], #32
  40a31c:	ret
  40a320:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a324:	ldr	x8, [x8, #3536]
  40a328:	tst	w0, #0x6
  40a32c:	b.eq	40a33c <ferror@plt+0x7c3c>  // b.none
  40a330:	cbz	x8, 40a340 <ferror@plt+0x7c40>
  40a334:	mov	x0, x8
  40a338:	b	409cfc <ferror@plt+0x75fc>
  40a33c:	cbnz	x8, 40a358 <ferror@plt+0x7c58>
  40a340:	mov	w8, #0x5                   	// #5
  40a344:	tst	w0, w8
  40a348:	b.eq	40a358 <ferror@plt+0x7c58>  // b.none
  40a34c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40a350:	add	x0, x0, #0x63f
  40a354:	b	402630 <printf@plt>
  40a358:	ret
  40a35c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a360:	ldr	x8, [x8, #3536]
  40a364:	tst	w0, #0x6
  40a368:	b.eq	40a384 <ferror@plt+0x7c84>  // b.none
  40a36c:	cbz	x8, 40a388 <ferror@plt+0x7c88>
  40a370:	mov	x0, x8
  40a374:	cbz	x2, 40a3b0 <ferror@plt+0x7cb0>
  40a378:	mov	x1, x2
  40a37c:	mov	w2, w4
  40a380:	b	40a080 <ferror@plt+0x7980>
  40a384:	cbnz	x8, 40a3ac <ferror@plt+0x7cac>
  40a388:	mov	w8, #0x5                   	// #5
  40a38c:	tst	w0, w8
  40a390:	b.eq	40a3ac <ferror@plt+0x7cac>  // b.none
  40a394:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a398:	ldr	x8, [x8, #4016]
  40a39c:	mov	x2, x3
  40a3a0:	mov	w3, w4
  40a3a4:	ldr	x0, [x8]
  40a3a8:	b	40ac94 <ferror@plt+0x8594>
  40a3ac:	ret
  40a3b0:	mov	w1, w4
  40a3b4:	b	409e2c <ferror@plt+0x772c>
  40a3b8:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a3bc:	ldr	x8, [x8, #3536]
  40a3c0:	tst	w0, #0x6
  40a3c4:	b.eq	40a3e0 <ferror@plt+0x7ce0>  // b.none
  40a3c8:	cbz	x8, 40a3e4 <ferror@plt+0x7ce4>
  40a3cc:	mov	x0, x8
  40a3d0:	cbz	x2, 40a40c <ferror@plt+0x7d0c>
  40a3d4:	mov	x1, x2
  40a3d8:	mov	x2, x4
  40a3dc:	b	40a0b4 <ferror@plt+0x79b4>
  40a3e0:	cbnz	x8, 40a408 <ferror@plt+0x7d08>
  40a3e4:	mov	w8, #0x5                   	// #5
  40a3e8:	tst	w0, w8
  40a3ec:	b.eq	40a408 <ferror@plt+0x7d08>  // b.none
  40a3f0:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a3f4:	ldr	x8, [x8, #4016]
  40a3f8:	mov	x2, x3
  40a3fc:	mov	x3, x4
  40a400:	ldr	x0, [x8]
  40a404:	b	40ac94 <ferror@plt+0x8594>
  40a408:	ret
  40a40c:	mov	x1, x4
  40a410:	b	409e3c <ferror@plt+0x773c>
  40a414:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a418:	ldr	x8, [x8, #3536]
  40a41c:	tst	w0, #0x6
  40a420:	b.eq	40a43c <ferror@plt+0x7d3c>  // b.none
  40a424:	cbz	x8, 40a440 <ferror@plt+0x7d40>
  40a428:	mov	x0, x8
  40a42c:	cbz	x2, 40a46c <ferror@plt+0x7d6c>
  40a430:	mov	x1, x2
  40a434:	mov	w2, w4
  40a438:	b	409fb0 <ferror@plt+0x78b0>
  40a43c:	cbnz	x8, 40a468 <ferror@plt+0x7d68>
  40a440:	mov	w8, #0x5                   	// #5
  40a444:	tst	w0, w8
  40a448:	b.eq	40a468 <ferror@plt+0x7d68>  // b.none
  40a44c:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a450:	ldr	x8, [x8, #4016]
  40a454:	mov	x2, x3
  40a458:	ldr	x0, [x8]
  40a45c:	and	w8, w4, #0xff
  40a460:	mov	w3, w8
  40a464:	b	40ac94 <ferror@plt+0x8594>
  40a468:	ret
  40a46c:	mov	w1, w4
  40a470:	b	409dbc <ferror@plt+0x76bc>
  40a474:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a478:	ldr	x8, [x8, #3536]
  40a47c:	tst	w0, #0x6
  40a480:	b.eq	40a49c <ferror@plt+0x7d9c>  // b.none
  40a484:	cbz	x8, 40a4a0 <ferror@plt+0x7da0>
  40a488:	mov	x0, x8
  40a48c:	cbz	x2, 40a4cc <ferror@plt+0x7dcc>
  40a490:	mov	x1, x2
  40a494:	mov	w2, w4
  40a498:	b	409fe4 <ferror@plt+0x78e4>
  40a49c:	cbnz	x8, 40a4c8 <ferror@plt+0x7dc8>
  40a4a0:	mov	w8, #0x5                   	// #5
  40a4a4:	tst	w0, w8
  40a4a8:	b.eq	40a4c8 <ferror@plt+0x7dc8>  // b.none
  40a4ac:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a4b0:	ldr	x8, [x8, #4016]
  40a4b4:	mov	x2, x3
  40a4b8:	ldr	x0, [x8]
  40a4bc:	and	w8, w4, #0xffff
  40a4c0:	mov	w3, w8
  40a4c4:	b	40ac94 <ferror@plt+0x8594>
  40a4c8:	ret
  40a4cc:	mov	w1, w4
  40a4d0:	b	409dcc <ferror@plt+0x76cc>
  40a4d4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a4d8:	ldr	x8, [x8, #3536]
  40a4dc:	tst	w0, #0x6
  40a4e0:	b.eq	40a4fc <ferror@plt+0x7dfc>  // b.none
  40a4e4:	cbz	x8, 40a500 <ferror@plt+0x7e00>
  40a4e8:	mov	x0, x8
  40a4ec:	cbz	x2, 40a528 <ferror@plt+0x7e28>
  40a4f0:	mov	x1, x2
  40a4f4:	mov	w2, w4
  40a4f8:	b	409f14 <ferror@plt+0x7814>
  40a4fc:	cbnz	x8, 40a524 <ferror@plt+0x7e24>
  40a500:	mov	w8, #0x5                   	// #5
  40a504:	tst	w0, w8
  40a508:	b.eq	40a524 <ferror@plt+0x7e24>  // b.none
  40a50c:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a510:	ldr	x8, [x8, #4016]
  40a514:	mov	x2, x3
  40a518:	mov	w3, w4
  40a51c:	ldr	x0, [x8]
  40a520:	b	40ac94 <ferror@plt+0x8594>
  40a524:	ret
  40a528:	mov	w1, w4
  40a52c:	b	409ddc <ferror@plt+0x76dc>
  40a530:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a534:	ldr	x8, [x8, #3536]
  40a538:	tst	w0, #0x6
  40a53c:	b.eq	40a558 <ferror@plt+0x7e58>  // b.none
  40a540:	cbz	x8, 40a55c <ferror@plt+0x7e5c>
  40a544:	mov	x0, x8
  40a548:	cbz	x2, 40a584 <ferror@plt+0x7e84>
  40a54c:	mov	x1, x2
  40a550:	mov	x2, x4
  40a554:	b	409f48 <ferror@plt+0x7848>
  40a558:	cbnz	x8, 40a580 <ferror@plt+0x7e80>
  40a55c:	mov	w8, #0x5                   	// #5
  40a560:	tst	w0, w8
  40a564:	b.eq	40a580 <ferror@plt+0x7e80>  // b.none
  40a568:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a56c:	ldr	x8, [x8, #4016]
  40a570:	mov	x2, x3
  40a574:	mov	x3, x4
  40a578:	ldr	x0, [x8]
  40a57c:	b	40ac94 <ferror@plt+0x8594>
  40a580:	ret
  40a584:	mov	x1, x4
  40a588:	b	409dec <ferror@plt+0x76ec>
  40a58c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a590:	ldr	x8, [x8, #3536]
  40a594:	tst	w0, #0x6
  40a598:	b.eq	40a5b4 <ferror@plt+0x7eb4>  // b.none
  40a59c:	cbz	x8, 40a5b8 <ferror@plt+0x7eb8>
  40a5a0:	mov	x0, x8
  40a5a4:	cbz	x2, 40a5e0 <ferror@plt+0x7ee0>
  40a5a8:	mov	x1, x2
  40a5ac:	mov	x2, x4
  40a5b0:	b	40a018 <ferror@plt+0x7918>
  40a5b4:	cbnz	x8, 40a5dc <ferror@plt+0x7edc>
  40a5b8:	mov	w8, #0x5                   	// #5
  40a5bc:	tst	w0, w8
  40a5c0:	b.eq	40a5dc <ferror@plt+0x7edc>  // b.none
  40a5c4:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a5c8:	ldr	x8, [x8, #4016]
  40a5cc:	mov	x2, x3
  40a5d0:	mov	x3, x4
  40a5d4:	ldr	x0, [x8]
  40a5d8:	b	40ac94 <ferror@plt+0x8594>
  40a5dc:	ret
  40a5e0:	mov	x1, x4
  40a5e4:	b	409e0c <ferror@plt+0x770c>
  40a5e8:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a5ec:	ldr	x8, [x8, #3536]
  40a5f0:	tst	w0, #0x6
  40a5f4:	b.eq	40a610 <ferror@plt+0x7f10>  // b.none
  40a5f8:	cbz	x8, 40a614 <ferror@plt+0x7f14>
  40a5fc:	mov	x0, x8
  40a600:	cbz	x2, 40a63c <ferror@plt+0x7f3c>
  40a604:	mov	x1, x2
  40a608:	mov	x2, x4
  40a60c:	b	40a04c <ferror@plt+0x794c>
  40a610:	cbnz	x8, 40a638 <ferror@plt+0x7f38>
  40a614:	mov	w8, #0x5                   	// #5
  40a618:	tst	w0, w8
  40a61c:	b.eq	40a638 <ferror@plt+0x7f38>  // b.none
  40a620:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a624:	ldr	x8, [x8, #4016]
  40a628:	mov	x2, x3
  40a62c:	mov	x3, x4
  40a630:	ldr	x0, [x8]
  40a634:	b	40ac94 <ferror@plt+0x8594>
  40a638:	ret
  40a63c:	mov	x1, x4
  40a640:	b	409e1c <ferror@plt+0x771c>
  40a644:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a648:	ldr	x8, [x8, #3536]
  40a64c:	tst	w0, #0x6
  40a650:	b.eq	40a668 <ferror@plt+0x7f68>  // b.none
  40a654:	cbz	x8, 40a66c <ferror@plt+0x7f6c>
  40a658:	mov	x0, x8
  40a65c:	cbz	x2, 40a690 <ferror@plt+0x7f90>
  40a660:	mov	x1, x2
  40a664:	b	409ed8 <ferror@plt+0x77d8>
  40a668:	cbnz	x8, 40a68c <ferror@plt+0x7f8c>
  40a66c:	mov	w8, #0x5                   	// #5
  40a670:	tst	w0, w8
  40a674:	b.eq	40a68c <ferror@plt+0x7f8c>  // b.none
  40a678:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a67c:	ldr	x8, [x8, #4016]
  40a680:	mov	x2, x3
  40a684:	ldr	x0, [x8]
  40a688:	b	40ac94 <ferror@plt+0x8594>
  40a68c:	ret
  40a690:	b	409db0 <ferror@plt+0x76b0>
  40a694:	sub	sp, sp, #0x60
  40a698:	stp	x20, x19, [sp, #80]
  40a69c:	mov	x20, x0
  40a6a0:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40a6a4:	mov	w19, w1
  40a6a8:	add	x2, x2, #0xb14
  40a6ac:	mov	x0, sp
  40a6b0:	mov	w1, #0x40                  	// #64
  40a6b4:	mov	x3, x20
  40a6b8:	stp	x29, x30, [sp, #64]
  40a6bc:	add	x29, sp, #0x40
  40a6c0:	bl	4021b0 <snprintf@plt>
  40a6c4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a6c8:	ldr	x0, [x8, #3536]
  40a6cc:	cbz	x0, 40a6f0 <ferror@plt+0x7ff0>
  40a6d0:	cbz	x20, 40a71c <ferror@plt+0x801c>
  40a6d4:	mov	x1, x20
  40a6d8:	mov	w2, w19
  40a6dc:	bl	409f14 <ferror@plt+0x7814>
  40a6e0:	ldp	x20, x19, [sp, #80]
  40a6e4:	ldp	x29, x30, [sp, #64]
  40a6e8:	add	sp, sp, #0x60
  40a6ec:	ret
  40a6f0:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a6f4:	ldr	x8, [x8, #4016]
  40a6f8:	mov	x2, sp
  40a6fc:	mov	w1, #0x6                   	// #6
  40a700:	mov	w3, w19
  40a704:	ldr	x0, [x8]
  40a708:	bl	40ac94 <ferror@plt+0x8594>
  40a70c:	ldp	x20, x19, [sp, #80]
  40a710:	ldp	x29, x30, [sp, #64]
  40a714:	add	sp, sp, #0x60
  40a718:	ret
  40a71c:	mov	w1, w19
  40a720:	bl	409ddc <ferror@plt+0x76dc>
  40a724:	ldp	x20, x19, [sp, #80]
  40a728:	ldp	x29, x30, [sp, #64]
  40a72c:	add	sp, sp, #0x60
  40a730:	ret
  40a734:	sub	sp, sp, #0x60
  40a738:	stp	x20, x19, [sp, #80]
  40a73c:	mov	x20, x0
  40a740:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40a744:	mov	x19, x1
  40a748:	add	x2, x2, #0xb1b
  40a74c:	mov	x0, sp
  40a750:	mov	w1, #0x40                  	// #64
  40a754:	mov	x3, x20
  40a758:	stp	x29, x30, [sp, #64]
  40a75c:	add	x29, sp, #0x40
  40a760:	bl	4021b0 <snprintf@plt>
  40a764:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a768:	ldr	x0, [x8, #3536]
  40a76c:	cbz	x0, 40a790 <ferror@plt+0x8090>
  40a770:	cbz	x20, 40a7bc <ferror@plt+0x80bc>
  40a774:	cbnz	x19, 40a7bc <ferror@plt+0x80bc>
  40a778:	mov	x1, x20
  40a77c:	bl	40985c <ferror@plt+0x715c>
  40a780:	ldp	x20, x19, [sp, #80]
  40a784:	ldp	x29, x30, [sp, #64]
  40a788:	add	sp, sp, #0x60
  40a78c:	ret
  40a790:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a794:	ldr	x8, [x8, #4016]
  40a798:	mov	x2, sp
  40a79c:	mov	w1, #0x6                   	// #6
  40a7a0:	mov	x3, x19
  40a7a4:	ldr	x0, [x8]
  40a7a8:	bl	40ac94 <ferror@plt+0x8594>
  40a7ac:	ldp	x20, x19, [sp, #80]
  40a7b0:	ldp	x29, x30, [sp, #64]
  40a7b4:	add	sp, sp, #0x60
  40a7b8:	ret
  40a7bc:	cbnz	x20, 40a7dc <ferror@plt+0x80dc>
  40a7c0:	cbz	x19, 40a7dc <ferror@plt+0x80dc>
  40a7c4:	mov	x1, x19
  40a7c8:	bl	409d40 <ferror@plt+0x7640>
  40a7cc:	ldp	x20, x19, [sp, #80]
  40a7d0:	ldp	x29, x30, [sp, #64]
  40a7d4:	add	sp, sp, #0x60
  40a7d8:	ret
  40a7dc:	mov	x1, x20
  40a7e0:	mov	x2, x19
  40a7e4:	bl	409e4c <ferror@plt+0x774c>
  40a7e8:	ldp	x20, x19, [sp, #80]
  40a7ec:	ldp	x29, x30, [sp, #64]
  40a7f0:	add	sp, sp, #0x60
  40a7f4:	ret
  40a7f8:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a7fc:	ldr	x8, [x8, #3536]
  40a800:	tst	w0, #0x6
  40a804:	b.eq	40a820 <ferror@plt+0x8120>  // b.none
  40a808:	cbz	x8, 40a824 <ferror@plt+0x8124>
  40a80c:	cbz	x2, 40a84c <ferror@plt+0x814c>
  40a810:	cbnz	x4, 40a84c <ferror@plt+0x814c>
  40a814:	mov	x0, x8
  40a818:	mov	x1, x2
  40a81c:	b	40985c <ferror@plt+0x715c>
  40a820:	cbnz	x8, 40a848 <ferror@plt+0x8148>
  40a824:	mov	w8, #0x5                   	// #5
  40a828:	tst	w0, w8
  40a82c:	b.eq	40a848 <ferror@plt+0x8148>  // b.none
  40a830:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a834:	ldr	x8, [x8, #4016]
  40a838:	mov	x2, x3
  40a83c:	mov	x3, x4
  40a840:	ldr	x0, [x8]
  40a844:	b	40ac94 <ferror@plt+0x8594>
  40a848:	ret
  40a84c:	cbnz	x2, 40a860 <ferror@plt+0x8160>
  40a850:	cbz	x4, 40a860 <ferror@plt+0x8160>
  40a854:	mov	x0, x8
  40a858:	mov	x1, x4
  40a85c:	b	409d40 <ferror@plt+0x7640>
  40a860:	mov	x0, x8
  40a864:	mov	x1, x2
  40a868:	mov	x2, x4
  40a86c:	b	409e4c <ferror@plt+0x774c>
  40a870:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a874:	ldr	x8, [x8, #3536]
  40a878:	tst	w0, #0x6
  40a87c:	b.eq	40a89c <ferror@plt+0x819c>  // b.none
  40a880:	cbz	x8, 40a8a0 <ferror@plt+0x81a0>
  40a884:	cbz	x2, 40a8e0 <ferror@plt+0x81e0>
  40a888:	and	w9, w4, #0x1
  40a88c:	mov	x0, x8
  40a890:	mov	x1, x2
  40a894:	mov	w2, w9
  40a898:	b	409e90 <ferror@plt+0x7790>
  40a89c:	cbnz	x8, 40a8dc <ferror@plt+0x81dc>
  40a8a0:	mov	w8, #0x5                   	// #5
  40a8a4:	tst	w0, w8
  40a8a8:	b.eq	40a8dc <ferror@plt+0x81dc>  // b.none
  40a8ac:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a8b0:	ldr	x8, [x8, #4016]
  40a8b4:	adrp	x9, 40e000 <ferror@plt+0xb900>
  40a8b8:	add	x9, x9, #0xa9e
  40a8bc:	tst	w4, #0x1
  40a8c0:	ldr	x0, [x8]
  40a8c4:	adrp	x8, 40e000 <ferror@plt+0xb900>
  40a8c8:	add	x8, x8, #0xaa3
  40a8cc:	csel	x8, x9, x8, ne  // ne = any
  40a8d0:	mov	x2, x3
  40a8d4:	mov	x3, x8
  40a8d8:	b	40ac94 <ferror@plt+0x8594>
  40a8dc:	ret
  40a8e0:	and	w1, w4, #0x1
  40a8e4:	mov	x0, x8
  40a8e8:	b	409d80 <ferror@plt+0x7680>
  40a8ec:	sub	sp, sp, #0x60
  40a8f0:	stp	x29, x30, [sp, #64]
  40a8f4:	stp	x20, x19, [sp, #80]
  40a8f8:	adrp	x20, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a8fc:	ldr	x8, [x20, #3536]
  40a900:	tst	w0, #0x6
  40a904:	add	x29, sp, #0x40
  40a908:	b.eq	40a954 <ferror@plt+0x8254>  // b.none
  40a90c:	cbz	x8, 40a954 <ferror@plt+0x8254>
  40a910:	mov	x19, x2
  40a914:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40a918:	add	x2, x2, #0xb22
  40a91c:	mov	x0, sp
  40a920:	mov	w1, #0x40                  	// #64
  40a924:	mov	x3, x4
  40a928:	bl	4021b0 <snprintf@plt>
  40a92c:	ldr	x0, [x20, #3536]
  40a930:	cbz	x0, 40a944 <ferror@plt+0x8244>
  40a934:	cbz	x19, 40a988 <ferror@plt+0x8288>
  40a938:	mov	x2, sp
  40a93c:	mov	x1, x19
  40a940:	bl	409e4c <ferror@plt+0x774c>
  40a944:	ldp	x20, x19, [sp, #80]
  40a948:	ldp	x29, x30, [sp, #64]
  40a94c:	add	sp, sp, #0x60
  40a950:	ret
  40a954:	mov	w9, #0x5                   	// #5
  40a958:	tst	w0, w9
  40a95c:	b.eq	40a944 <ferror@plt+0x8244>  // b.none
  40a960:	cbnz	x8, 40a944 <ferror@plt+0x8244>
  40a964:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40a968:	ldr	x8, [x8, #4016]
  40a96c:	ldp	x20, x19, [sp, #80]
  40a970:	ldp	x29, x30, [sp, #64]
  40a974:	mov	x2, x3
  40a978:	ldr	x0, [x8]
  40a97c:	mov	x3, x4
  40a980:	add	sp, sp, #0x60
  40a984:	b	40ac94 <ferror@plt+0x8594>
  40a988:	mov	x1, sp
  40a98c:	bl	409d40 <ferror@plt+0x7640>
  40a990:	ldp	x20, x19, [sp, #80]
  40a994:	ldp	x29, x30, [sp, #64]
  40a998:	add	sp, sp, #0x60
  40a99c:	ret
  40a9a0:	sub	sp, sp, #0x60
  40a9a4:	stp	x29, x30, [sp, #64]
  40a9a8:	stp	x20, x19, [sp, #80]
  40a9ac:	adrp	x20, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40a9b0:	ldr	x8, [x20, #3536]
  40a9b4:	tst	w0, #0x6
  40a9b8:	add	x29, sp, #0x40
  40a9bc:	b.eq	40aa04 <ferror@plt+0x8304>  // b.none
  40a9c0:	cbz	x8, 40aa04 <ferror@plt+0x8304>
  40a9c4:	mov	x19, x2
  40a9c8:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40a9cc:	add	x2, x2, #0xa2f
  40a9d0:	mov	x0, sp
  40a9d4:	mov	w1, #0x40                  	// #64
  40a9d8:	mov	w3, w4
  40a9dc:	bl	4021b0 <snprintf@plt>
  40a9e0:	ldr	x0, [x20, #3536]
  40a9e4:	cbz	x19, 40aa38 <ferror@plt+0x8338>
  40a9e8:	mov	x2, sp
  40a9ec:	mov	x1, x19
  40a9f0:	bl	409e4c <ferror@plt+0x774c>
  40a9f4:	ldp	x20, x19, [sp, #80]
  40a9f8:	ldp	x29, x30, [sp, #64]
  40a9fc:	add	sp, sp, #0x60
  40aa00:	ret
  40aa04:	mov	w9, #0x5                   	// #5
  40aa08:	tst	w0, w9
  40aa0c:	b.eq	40a9f4 <ferror@plt+0x82f4>  // b.none
  40aa10:	cbnz	x8, 40a9f4 <ferror@plt+0x82f4>
  40aa14:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40aa18:	ldr	x8, [x8, #4016]
  40aa1c:	ldp	x20, x19, [sp, #80]
  40aa20:	ldp	x29, x30, [sp, #64]
  40aa24:	mov	x2, x3
  40aa28:	ldr	x0, [x8]
  40aa2c:	mov	w3, w4
  40aa30:	add	sp, sp, #0x60
  40aa34:	b	40ac94 <ferror@plt+0x8594>
  40aa38:	mov	x1, sp
  40aa3c:	bl	409d40 <ferror@plt+0x7640>
  40aa40:	ldp	x20, x19, [sp, #80]
  40aa44:	ldp	x29, x30, [sp, #64]
  40aa48:	add	sp, sp, #0x60
  40aa4c:	ret
  40aa50:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40aa54:	ldr	x8, [x8, #3536]
  40aa58:	tst	w0, #0x6
  40aa5c:	b.eq	40aa74 <ferror@plt+0x8374>  // b.none
  40aa60:	cbz	x8, 40aa78 <ferror@plt+0x8378>
  40aa64:	mov	x0, x8
  40aa68:	cbz	x2, 40aaa0 <ferror@plt+0x83a0>
  40aa6c:	mov	x1, x2
  40aa70:	b	40a0e8 <ferror@plt+0x79e8>
  40aa74:	cbnz	x8, 40aa9c <ferror@plt+0x839c>
  40aa78:	mov	w8, #0x5                   	// #5
  40aa7c:	tst	w0, w8
  40aa80:	b.eq	40aa9c <ferror@plt+0x839c>  // b.none
  40aa84:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40aa88:	ldr	x8, [x8, #4016]
  40aa8c:	mov	x2, x3
  40aa90:	mov	x3, x4
  40aa94:	ldr	x0, [x8]
  40aa98:	b	40ac94 <ferror@plt+0x8594>
  40aa9c:	ret
  40aaa0:	b	409da4 <ferror@plt+0x76a4>
  40aaa4:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40aaa8:	ldr	x8, [x8, #3536]
  40aaac:	cbz	x8, 40aab4 <ferror@plt+0x83b4>
  40aab0:	ret
  40aab4:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40aab8:	ldr	x8, [x8, #4048]
  40aabc:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40aac0:	add	x0, x0, #0x63f
  40aac4:	ldr	x1, [x8]
  40aac8:	b	402630 <printf@plt>
  40aacc:	stp	x29, x30, [sp, #-32]!
  40aad0:	str	x19, [sp, #16]
  40aad4:	mov	w19, wzr
  40aad8:	mov	x29, sp
  40aadc:	cbz	w0, 40ab48 <ferror@plt+0x8448>
  40aae0:	cbnz	w1, 40ab48 <ferror@plt+0x8448>
  40aae4:	cmp	w0, #0x2
  40aae8:	b.eq	40ab04 <ferror@plt+0x8404>  // b.none
  40aaec:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40aaf0:	ldr	x8, [x8, #4016]
  40aaf4:	ldr	x0, [x8]
  40aaf8:	bl	4021c0 <fileno@plt>
  40aafc:	bl	402570 <isatty@plt>
  40ab00:	cbz	w0, 40ab58 <ferror@plt+0x8458>
  40ab04:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40ab08:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40ab0c:	mov	w19, #0x1                   	// #1
  40ab10:	add	x0, x0, #0xb4d
  40ab14:	strb	w19, [x8, #3544]
  40ab18:	bl	402660 <getenv@plt>
  40ab1c:	cbz	x0, 40ab48 <ferror@plt+0x8448>
  40ab20:	mov	w1, #0x3b                  	// #59
  40ab24:	bl	4023b0 <strrchr@plt>
  40ab28:	cbz	x0, 40ab8c <ferror@plt+0x848c>
  40ab2c:	ldrb	w8, [x0, #1]
  40ab30:	sub	w9, w8, #0x30
  40ab34:	cmp	w9, #0x7
  40ab38:	b.cs	40ab84 <ferror@plt+0x8484>  // b.hs, b.nlast
  40ab3c:	ldrb	w8, [x0, #2]
  40ab40:	mov	w19, #0x1                   	// #1
  40ab44:	cbz	w8, 40ab6c <ferror@plt+0x846c>
  40ab48:	mov	w0, w19
  40ab4c:	ldr	x19, [sp, #16]
  40ab50:	ldp	x29, x30, [sp], #32
  40ab54:	ret
  40ab58:	mov	w19, wzr
  40ab5c:	mov	w0, w19
  40ab60:	ldr	x19, [sp, #16]
  40ab64:	ldp	x29, x30, [sp], #32
  40ab68:	ret
  40ab6c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40ab70:	strb	w19, [x8, #3548]
  40ab74:	mov	w0, w19
  40ab78:	ldr	x19, [sp, #16]
  40ab7c:	ldp	x29, x30, [sp], #32
  40ab80:	ret
  40ab84:	cmp	w8, #0x38
  40ab88:	b.eq	40ab3c <ferror@plt+0x843c>  // b.none
  40ab8c:	mov	w19, #0x1                   	// #1
  40ab90:	mov	w0, w19
  40ab94:	ldr	x19, [sp, #16]
  40ab98:	ldp	x29, x30, [sp], #32
  40ab9c:	ret
  40aba0:	stp	x29, x30, [sp, #-48]!
  40aba4:	str	x21, [sp, #16]
  40aba8:	stp	x20, x19, [sp, #32]
  40abac:	mov	x29, sp
  40abb0:	cbz	x1, 40ac14 <ferror@plt+0x8514>
  40abb4:	mov	x19, x1
  40abb8:	mov	x20, x0
  40abbc:	bl	4020a0 <strlen@plt>
  40abc0:	add	x9, x0, #0x10
  40abc4:	mov	x8, sp
  40abc8:	and	x9, x9, #0xfffffffffffffff0
  40abcc:	sub	x21, x8, x9
  40abd0:	add	x2, x0, #0x1
  40abd4:	mov	sp, x21
  40abd8:	mov	x0, x21
  40abdc:	mov	x1, x20
  40abe0:	bl	402070 <memcpy@plt>
  40abe4:	mov	w1, #0x3d                  	// #61
  40abe8:	mov	x0, x21
  40abec:	bl	4025d0 <strchrnul@plt>
  40abf0:	ldrb	w8, [x0]
  40abf4:	mov	x20, x0
  40abf8:	cbz	w8, 40ac00 <ferror@plt+0x8500>
  40abfc:	strb	wzr, [x20], #1
  40ac00:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40ac04:	add	x1, x1, #0xb34
  40ac08:	mov	x0, x21
  40ac0c:	bl	406f2c <ferror@plt+0x482c>
  40ac10:	tbz	w0, #0, 40ac1c <ferror@plt+0x851c>
  40ac14:	mov	w0, wzr
  40ac18:	b	40ac74 <ferror@plt+0x8574>
  40ac1c:	ldrb	w8, [x20]
  40ac20:	cbz	w8, 40ac68 <ferror@plt+0x8568>
  40ac24:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40ac28:	add	x1, x1, #0xb3b
  40ac2c:	mov	x0, x20
  40ac30:	bl	402410 <strcmp@plt>
  40ac34:	cbz	w0, 40ac68 <ferror@plt+0x8568>
  40ac38:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40ac3c:	add	x1, x1, #0xb42
  40ac40:	mov	x0, x20
  40ac44:	bl	402410 <strcmp@plt>
  40ac48:	cbz	w0, 40ac88 <ferror@plt+0x8588>
  40ac4c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40ac50:	add	x1, x1, #0xb47
  40ac54:	mov	x0, x20
  40ac58:	bl	402410 <strcmp@plt>
  40ac5c:	cbnz	w0, 40ac14 <ferror@plt+0x8514>
  40ac60:	str	wzr, [x19]
  40ac64:	b	40ac70 <ferror@plt+0x8570>
  40ac68:	mov	w8, #0x2                   	// #2
  40ac6c:	str	w8, [x19]
  40ac70:	mov	w0, #0x1                   	// #1
  40ac74:	mov	sp, x29
  40ac78:	ldp	x20, x19, [sp, #32]
  40ac7c:	ldr	x21, [sp, #16]
  40ac80:	ldp	x29, x30, [sp], #48
  40ac84:	ret
  40ac88:	mov	w0, #0x1                   	// #1
  40ac8c:	str	w0, [x19]
  40ac90:	b	40ac74 <ferror@plt+0x8574>
  40ac94:	sub	sp, sp, #0x130
  40ac98:	stp	x29, x30, [sp, #240]
  40ac9c:	add	x29, sp, #0xf0
  40aca0:	mov	x8, #0xffffffffffffffd8    	// #-40
  40aca4:	mov	x9, sp
  40aca8:	sub	x10, x29, #0x68
  40acac:	stp	x20, x19, [sp, #288]
  40acb0:	mov	x20, x2
  40acb4:	mov	x19, x0
  40acb8:	movk	x8, #0xff80, lsl #32
  40acbc:	add	x11, x29, #0x40
  40acc0:	cmp	w1, #0x6
  40acc4:	add	x9, x9, #0x80
  40acc8:	add	x10, x10, #0x28
  40accc:	str	x28, [sp, #256]
  40acd0:	stp	x22, x21, [sp, #272]
  40acd4:	stp	x3, x4, [x29, #-104]
  40acd8:	stp	x5, x6, [x29, #-88]
  40acdc:	stur	x7, [x29, #-72]
  40ace0:	stp	q1, q2, [sp, #16]
  40ace4:	stp	q3, q4, [sp, #48]
  40ace8:	str	q0, [sp]
  40acec:	stp	q5, q6, [sp, #80]
  40acf0:	str	q7, [sp, #112]
  40acf4:	stp	x9, x8, [x29, #-16]
  40acf8:	stp	x11, x10, [x29, #-32]
  40acfc:	b.eq	40ad8c <ferror@plt+0x868c>  // b.none
  40ad00:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40ad04:	ldrb	w8, [x8, #3544]
  40ad08:	cbz	w8, 40ad8c <ferror@plt+0x868c>
  40ad0c:	adrp	x8, 424000 <stdout@@GLIBC_2.17+0x3c78>
  40ad10:	ldrb	w8, [x8, #3548]
  40ad14:	adrp	x9, 40e000 <ferror@plt+0xb900>
  40ad18:	adrp	x10, 40e000 <ferror@plt+0xb900>
  40ad1c:	add	x9, x9, #0xbdc
  40ad20:	add	x10, x10, #0xbc0
  40ad24:	cmp	w8, #0x0
  40ad28:	csel	x8, x10, x9, ne  // ne = any
  40ad2c:	ldr	w8, [x8, w1, uxtw #2]
  40ad30:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40ad34:	add	x9, x9, #0xd10
  40ad38:	adrp	x21, 40e000 <ferror@plt+0xb900>
  40ad3c:	ldr	x2, [x9, x8, lsl #3]
  40ad40:	add	x21, x21, #0x63f
  40ad44:	mov	x0, x19
  40ad48:	mov	x1, x21
  40ad4c:	bl	4026c0 <fprintf@plt>
  40ad50:	ldp	q0, q1, [x29, #-32]
  40ad54:	mov	w22, w0
  40ad58:	sub	x2, x29, #0x40
  40ad5c:	mov	x0, x19
  40ad60:	mov	x1, x20
  40ad64:	stp	q0, q1, [x29, #-64]
  40ad68:	bl	402620 <vfprintf@plt>
  40ad6c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40ad70:	add	w20, w0, w22
  40ad74:	add	x2, x2, #0xbb9
  40ad78:	mov	x0, x19
  40ad7c:	mov	x1, x21
  40ad80:	bl	4026c0 <fprintf@plt>
  40ad84:	add	w0, w20, w0
  40ad88:	b	40ada4 <ferror@plt+0x86a4>
  40ad8c:	ldp	q0, q1, [x29, #-32]
  40ad90:	sub	x2, x29, #0x40
  40ad94:	mov	x0, x19
  40ad98:	mov	x1, x20
  40ad9c:	stp	q0, q1, [x29, #-64]
  40ada0:	bl	402620 <vfprintf@plt>
  40ada4:	ldp	x20, x19, [sp, #288]
  40ada8:	ldp	x22, x21, [sp, #272]
  40adac:	ldr	x28, [sp, #256]
  40adb0:	ldp	x29, x30, [sp, #240]
  40adb4:	add	sp, sp, #0x130
  40adb8:	ret
  40adbc:	and	w8, w0, #0xff
  40adc0:	mov	w9, #0x6                   	// #6
  40adc4:	mov	w10, #0x3                   	// #3
  40adc8:	cmp	w8, #0xa
  40adcc:	csel	w9, w10, w9, eq  // eq = none
  40add0:	cmp	w8, #0x2
  40add4:	csel	w0, w8, w9, eq  // eq = none
  40add8:	ret
  40addc:	and	w8, w0, #0xff
  40ade0:	mov	w9, #0x5                   	// #5
  40ade4:	cmp	w8, #0x2
  40ade8:	cinc	w9, w9, ne  // ne = any
  40adec:	cmp	w8, #0x6
  40adf0:	mov	w8, #0x4                   	// #4
  40adf4:	csel	w0, w8, w9, eq  // eq = none
  40adf8:	ret
  40adfc:	stp	x29, x30, [sp, #-80]!
  40ae00:	stp	x26, x25, [sp, #16]
  40ae04:	stp	x24, x23, [sp, #32]
  40ae08:	stp	x22, x21, [sp, #48]
  40ae0c:	stp	x20, x19, [sp, #64]
  40ae10:	mov	x29, sp
  40ae14:	mov	x21, x3
  40ae18:	mov	x19, x2
  40ae1c:	mov	x22, x1
  40ae20:	mov	w20, w0
  40ae24:	bl	402650 <__errno_location@plt>
  40ae28:	cmp	w20, #0x1c
  40ae2c:	mov	x20, x0
  40ae30:	b.ne	40aec4 <ferror@plt+0x87c4>  // b.any
  40ae34:	str	wzr, [x20]
  40ae38:	ldr	w8, [x22]
  40ae3c:	adrp	x2, 40e000 <ferror@plt+0xb900>
  40ae40:	add	x2, x2, #0xb18
  40ae44:	mov	x0, x19
  40ae48:	rev	w26, w8
  40ae4c:	lsr	w3, w26, #12
  40ae50:	mov	x1, x21
  40ae54:	bl	4021b0 <snprintf@plt>
  40ae58:	sxtw	x8, w0
  40ae5c:	cmp	x8, x21
  40ae60:	b.cs	40aecc <ferror@plt+0x87cc>  // b.hs, b.nlast
  40ae64:	add	x24, x22, #0x4
  40ae68:	adrp	x22, 40e000 <ferror@plt+0xb900>
  40ae6c:	add	x22, x22, #0xb18
  40ae70:	mov	w25, #0x2f                  	// #47
  40ae74:	mov	x23, x19
  40ae78:	b	40aea8 <ferror@plt+0x87a8>
  40ae7c:	mov	x21, xzr
  40ae80:	ldr	w8, [x24], #4
  40ae84:	mov	x0, x23
  40ae88:	mov	x1, x21
  40ae8c:	mov	x2, x22
  40ae90:	rev	w26, w8
  40ae94:	lsr	w3, w26, #12
  40ae98:	bl	4021b0 <snprintf@plt>
  40ae9c:	sxtw	x8, w0
  40aea0:	cmp	x21, x8
  40aea4:	b.ls	40aecc <ferror@plt+0x87cc>  // b.plast
  40aea8:	tbnz	w26, #8, 40aed8 <ferror@plt+0x87d8>
  40aeac:	subs	x9, x21, x8
  40aeb0:	add	x23, x23, x8
  40aeb4:	b.eq	40ae7c <ferror@plt+0x877c>  // b.none
  40aeb8:	strb	w25, [x23], #1
  40aebc:	sub	x21, x9, #0x1
  40aec0:	b	40ae80 <ferror@plt+0x8780>
  40aec4:	mov	w8, #0x61                  	// #97
  40aec8:	b	40aed0 <ferror@plt+0x87d0>
  40aecc:	mov	w8, #0xfffffff9            	// #-7
  40aed0:	mov	x19, xzr
  40aed4:	str	w8, [x20]
  40aed8:	mov	x0, x19
  40aedc:	ldp	x20, x19, [sp, #64]
  40aee0:	ldp	x22, x21, [sp, #48]
  40aee4:	ldp	x24, x23, [sp, #32]
  40aee8:	ldp	x26, x25, [sp, #16]
  40aeec:	ldp	x29, x30, [sp], #80
  40aef0:	ret
  40aef4:	sub	sp, sp, #0x40
  40aef8:	stp	x29, x30, [sp, #16]
  40aefc:	stp	x22, x21, [sp, #32]
  40af00:	stp	x20, x19, [sp, #48]
  40af04:	add	x29, sp, #0x10
  40af08:	mov	x21, x3
  40af0c:	mov	x19, x2
  40af10:	mov	x20, x1
  40af14:	mov	w22, w0
  40af18:	bl	402650 <__errno_location@plt>
  40af1c:	cmp	w22, #0x1c
  40af20:	b.ne	40afac <ferror@plt+0x88ac>  // b.any
  40af24:	lsr	x21, x21, #2
  40af28:	str	wzr, [x0]
  40af2c:	cbz	w21, 40af84 <ferror@plt+0x8884>
  40af30:	add	x1, sp, #0x8
  40af34:	mov	x0, x20
  40af38:	mov	w2, wzr
  40af3c:	bl	402090 <strtoul@plt>
  40af40:	mov	x8, x0
  40af44:	lsr	x9, x0, #20
  40af48:	mov	w0, wzr
  40af4c:	cbnz	x9, 40afb8 <ferror@plt+0x88b8>
  40af50:	ldr	x9, [sp, #8]
  40af54:	cmp	x9, x20
  40af58:	b.eq	40afb8 <ferror@plt+0x88b8>  // b.none
  40af5c:	lsl	w8, w8, #12
  40af60:	rev	w8, w8
  40af64:	str	w8, [x19]
  40af68:	ldrb	w10, [x9]
  40af6c:	cmp	w10, #0x2f
  40af70:	b.ne	40afcc <ferror@plt+0x88cc>  // b.any
  40af74:	add	x20, x9, #0x1
  40af78:	subs	w21, w21, #0x1
  40af7c:	add	x19, x19, #0x4
  40af80:	b.ne	40af30 <ferror@plt+0x8830>  // b.any
  40af84:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40af88:	ldr	x8, [x8, #3992]
  40af8c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40af90:	add	x0, x0, #0xbf8
  40af94:	mov	w1, #0x18                  	// #24
  40af98:	ldr	x3, [x8]
  40af9c:	mov	w2, #0x1                   	// #1
  40afa0:	bl	4024f0 <fwrite@plt>
  40afa4:	mov	w0, wzr
  40afa8:	b	40afb8 <ferror@plt+0x88b8>
  40afac:	mov	w8, #0x61                  	// #97
  40afb0:	str	w8, [x0]
  40afb4:	mov	w0, #0xffffffff            	// #-1
  40afb8:	ldp	x20, x19, [sp, #48]
  40afbc:	ldp	x22, x21, [sp, #32]
  40afc0:	ldp	x29, x30, [sp, #16]
  40afc4:	add	sp, sp, #0x40
  40afc8:	ret
  40afcc:	cbnz	w10, 40afa4 <ferror@plt+0x88a4>
  40afd0:	orr	w8, w8, #0x10000
  40afd4:	str	w8, [x19]
  40afd8:	mov	w0, #0x1                   	// #1
  40afdc:	b	40afb8 <ferror@plt+0x88b8>
  40afe0:	mov	w0, wzr
  40afe4:	ret
  40afe8:	mov	w0, wzr
  40afec:	ret
  40aff0:	stp	x29, x30, [sp, #-32]!
  40aff4:	mov	x29, sp
  40aff8:	mov	w8, #0x1                   	// #1
  40affc:	str	w8, [x29, #28]
  40b000:	str	x19, [sp, #16]
  40b004:	mov	x19, x0
  40b008:	ldr	w0, [x0]
  40b00c:	add	x3, x29, #0x1c
  40b010:	mov	w1, #0x10e                 	// #270
  40b014:	mov	w2, #0xc                   	// #12
  40b018:	mov	w4, #0x4                   	// #4
  40b01c:	bl	402240 <setsockopt@plt>
  40b020:	tbnz	w0, #31, 40b030 <ferror@plt+0x8930>
  40b024:	ldr	w8, [x19, #48]
  40b028:	orr	w8, w8, #0x4
  40b02c:	str	w8, [x19, #48]
  40b030:	ldr	x19, [sp, #16]
  40b034:	ldp	x29, x30, [sp], #32
  40b038:	ret
  40b03c:	sub	sp, sp, #0x20
  40b040:	stp	x29, x30, [sp, #16]
  40b044:	add	x29, sp, #0x10
  40b048:	stur	w1, [x29, #-4]
  40b04c:	ldr	w0, [x0]
  40b050:	sub	x3, x29, #0x4
  40b054:	mov	w1, #0x10e                 	// #270
  40b058:	mov	w2, #0x1                   	// #1
  40b05c:	mov	w4, #0x4                   	// #4
  40b060:	bl	402240 <setsockopt@plt>
  40b064:	ldp	x29, x30, [sp, #16]
  40b068:	add	sp, sp, #0x20
  40b06c:	ret
  40b070:	stp	x29, x30, [sp, #-32]!
  40b074:	str	x19, [sp, #16]
  40b078:	mov	x19, x0
  40b07c:	ldr	w0, [x0]
  40b080:	mov	x29, sp
  40b084:	tbnz	w0, #31, 40b094 <ferror@plt+0x8994>
  40b088:	bl	4023a0 <close@plt>
  40b08c:	mov	w8, #0xffffffff            	// #-1
  40b090:	str	w8, [x19]
  40b094:	ldr	x19, [sp, #16]
  40b098:	ldp	x29, x30, [sp], #32
  40b09c:	ret
  40b0a0:	sub	sp, sp, #0x40
  40b0a4:	stp	x29, x30, [sp, #16]
  40b0a8:	stp	x20, x19, [sp, #48]
  40b0ac:	add	x29, sp, #0x10
  40b0b0:	mov	w20, w1
  40b0b4:	mov	w8, #0x8000                	// #32768
  40b0b8:	mov	w9, #0x1                   	// #1
  40b0bc:	movi	v0.2d, #0x0
  40b0c0:	mov	w1, #0x3                   	// #3
  40b0c4:	str	x21, [sp, #32]
  40b0c8:	mov	x19, x0
  40b0cc:	str	w8, [x29, #24]
  40b0d0:	stur	w9, [x29, #-4]
  40b0d4:	stp	q0, q0, [x0, #16]
  40b0d8:	str	xzr, [x0, #48]
  40b0dc:	str	q0, [x0]
  40b0e0:	str	w2, [x0, #36]
  40b0e4:	mov	w0, #0x10                  	// #16
  40b0e8:	movk	w1, #0x8, lsl #16
  40b0ec:	bl	402510 <socket@plt>
  40b0f0:	str	w0, [x19]
  40b0f4:	tbnz	w0, #31, 40b1bc <ferror@plt+0x8abc>
  40b0f8:	add	x3, x29, #0x18
  40b0fc:	mov	w1, #0x1                   	// #1
  40b100:	mov	w2, #0x7                   	// #7
  40b104:	mov	w4, #0x4                   	// #4
  40b108:	bl	402240 <setsockopt@plt>
  40b10c:	tbnz	w0, #31, 40b1c8 <ferror@plt+0x8ac8>
  40b110:	adrp	x3, 41f000 <ferror@plt+0x1c900>
  40b114:	ldr	w0, [x19]
  40b118:	ldr	x3, [x3, #4024]
  40b11c:	mov	w1, #0x1                   	// #1
  40b120:	mov	w2, #0x8                   	// #8
  40b124:	mov	w4, #0x4                   	// #4
  40b128:	bl	402240 <setsockopt@plt>
  40b12c:	tbnz	w0, #31, 40b1d4 <ferror@plt+0x8ad4>
  40b130:	ldr	w0, [x19]
  40b134:	sub	x3, x29, #0x4
  40b138:	mov	w1, #0x10e                 	// #270
  40b13c:	mov	w2, #0xb                   	// #11
  40b140:	mov	w4, #0x4                   	// #4
  40b144:	bl	402240 <setsockopt@plt>
  40b148:	mov	x21, x19
  40b14c:	str	xzr, [x21, #4]!
  40b150:	mov	w8, #0x10                  	// #16
  40b154:	strh	w8, [x21]
  40b158:	ldr	w0, [x19]
  40b15c:	mov	w2, #0xc                   	// #12
  40b160:	mov	x1, x21
  40b164:	str	w20, [x19, #12]
  40b168:	mov	w20, #0xc                   	// #12
  40b16c:	bl	402130 <bind@plt>
  40b170:	tbnz	w0, #31, 40b1e0 <ferror@plt+0x8ae0>
  40b174:	str	w20, [x29, #28]
  40b178:	ldr	w0, [x19]
  40b17c:	add	x2, x29, #0x1c
  40b180:	mov	x1, x21
  40b184:	bl	402690 <getsockname@plt>
  40b188:	tbnz	w0, #31, 40b1ec <ferror@plt+0x8aec>
  40b18c:	ldr	w2, [x29, #28]
  40b190:	cmp	w2, #0xc
  40b194:	b.ne	40b1fc <ferror@plt+0x8afc>  // b.any
  40b198:	ldrh	w2, [x21]
  40b19c:	cmp	w2, #0x10
  40b1a0:	b.ne	40b210 <ferror@plt+0x8b10>  // b.any
  40b1a4:	mov	x0, xzr
  40b1a8:	bl	402220 <time@plt>
  40b1ac:	mov	x8, x0
  40b1b0:	mov	w0, wzr
  40b1b4:	str	w8, [x19, #28]
  40b1b8:	b	40b22c <ferror@plt+0x8b2c>
  40b1bc:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40b1c0:	add	x0, x0, #0xc11
  40b1c4:	b	40b1f4 <ferror@plt+0x8af4>
  40b1c8:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40b1cc:	add	x0, x0, #0xc2c
  40b1d0:	b	40b1f4 <ferror@plt+0x8af4>
  40b1d4:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40b1d8:	add	x0, x0, #0xc36
  40b1dc:	b	40b1f4 <ferror@plt+0x8af4>
  40b1e0:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40b1e4:	add	x0, x0, #0xc40
  40b1e8:	b	40b1f4 <ferror@plt+0x8af4>
  40b1ec:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40b1f0:	add	x0, x0, #0xc5b
  40b1f4:	bl	4020c0 <perror@plt>
  40b1f8:	b	40b228 <ferror@plt+0x8b28>
  40b1fc:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40b200:	ldr	x8, [x8, #3992]
  40b204:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40b208:	add	x1, x1, #0xc6e
  40b20c:	b	40b220 <ferror@plt+0x8b20>
  40b210:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40b214:	ldr	x8, [x8, #3992]
  40b218:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40b21c:	add	x1, x1, #0xc87
  40b220:	ldr	x0, [x8]
  40b224:	bl	4026c0 <fprintf@plt>
  40b228:	mov	w0, #0xffffffff            	// #-1
  40b22c:	ldp	x20, x19, [sp, #48]
  40b230:	ldr	x21, [sp, #32]
  40b234:	ldp	x29, x30, [sp, #16]
  40b238:	add	sp, sp, #0x40
  40b23c:	ret
  40b240:	mov	w2, wzr
  40b244:	b	40b0a0 <ferror@plt+0x89a0>
  40b248:	sub	sp, sp, #0xc0
  40b24c:	mov	x8, #0x18                  	// #24
  40b250:	movk	x8, #0x6a, lsl #32
  40b254:	movi	v0.2d, #0x0
  40b258:	movk	x8, #0x301, lsl #48
  40b25c:	stp	x29, x30, [sp, #160]
  40b260:	stur	q0, [sp, #144]
  40b264:	stur	q0, [sp, #132]
  40b268:	stur	q0, [sp, #116]
  40b26c:	stur	q0, [sp, #100]
  40b270:	stur	q0, [sp, #84]
  40b274:	stur	q0, [sp, #68]
  40b278:	stur	q0, [sp, #52]
  40b27c:	stur	q0, [sp, #36]
  40b280:	stur	q0, [sp, #20]
  40b284:	str	x8, [sp, #8]
  40b288:	ldr	w8, [x0, #28]
  40b28c:	str	x19, [sp, #176]
  40b290:	mov	x19, x0
  40b294:	add	x29, sp, #0xa0
  40b298:	add	w8, w8, #0x1
  40b29c:	stp	w8, w8, [x0, #28]
  40b2a0:	str	w8, [sp, #16]
  40b2a4:	strb	w1, [sp, #24]
  40b2a8:	cbz	x2, 40b2cc <ferror@plt+0x8bcc>
  40b2ac:	add	x0, sp, #0x8
  40b2b0:	mov	w1, #0x98                  	// #152
  40b2b4:	blr	x2
  40b2b8:	cbz	w0, 40b2cc <ferror@plt+0x8bcc>
  40b2bc:	ldr	x19, [sp, #176]
  40b2c0:	ldp	x29, x30, [sp, #160]
  40b2c4:	add	sp, sp, #0xc0
  40b2c8:	ret
  40b2cc:	ldr	w0, [x19]
  40b2d0:	add	x1, sp, #0x8
  40b2d4:	mov	w2, #0x98                  	// #152
  40b2d8:	mov	w3, wzr
  40b2dc:	bl	4024a0 <send@plt>
  40b2e0:	ldr	x19, [sp, #176]
  40b2e4:	ldp	x29, x30, [sp, #160]
  40b2e8:	add	sp, sp, #0xc0
  40b2ec:	ret
  40b2f0:	sub	sp, sp, #0xc0
  40b2f4:	mov	x8, #0x18                  	// #24
  40b2f8:	movk	x8, #0x16, lsl #32
  40b2fc:	movi	v0.2d, #0x0
  40b300:	movk	x8, #0x301, lsl #48
  40b304:	stp	x29, x30, [sp, #160]
  40b308:	stur	q0, [sp, #144]
  40b30c:	stur	q0, [sp, #132]
  40b310:	stur	q0, [sp, #116]
  40b314:	stur	q0, [sp, #100]
  40b318:	stur	q0, [sp, #84]
  40b31c:	stur	q0, [sp, #68]
  40b320:	stur	q0, [sp, #52]
  40b324:	stur	q0, [sp, #36]
  40b328:	stur	q0, [sp, #20]
  40b32c:	str	x8, [sp, #8]
  40b330:	ldr	w8, [x0, #28]
  40b334:	str	x19, [sp, #176]
  40b338:	mov	x19, x0
  40b33c:	add	x29, sp, #0xa0
  40b340:	add	w8, w8, #0x1
  40b344:	stp	w8, w8, [x0, #28]
  40b348:	str	w8, [sp, #16]
  40b34c:	strb	w1, [sp, #24]
  40b350:	cbz	x2, 40b374 <ferror@plt+0x8c74>
  40b354:	add	x0, sp, #0x8
  40b358:	mov	w1, #0x98                  	// #152
  40b35c:	blr	x2
  40b360:	cbz	w0, 40b374 <ferror@plt+0x8c74>
  40b364:	ldr	x19, [sp, #176]
  40b368:	ldp	x29, x30, [sp, #160]
  40b36c:	add	sp, sp, #0xc0
  40b370:	ret
  40b374:	ldr	w0, [x19]
  40b378:	add	x1, sp, #0x8
  40b37c:	mov	w2, #0x98                  	// #152
  40b380:	mov	w3, wzr
  40b384:	bl	4024a0 <send@plt>
  40b388:	ldr	x19, [sp, #176]
  40b38c:	ldp	x29, x30, [sp, #160]
  40b390:	add	sp, sp, #0xc0
  40b394:	ret
  40b398:	sub	sp, sp, #0x30
  40b39c:	mov	x8, #0x1c                  	// #28
  40b3a0:	movk	x8, #0x4a, lsl #32
  40b3a4:	movk	x8, #0x301, lsl #48
  40b3a8:	stp	x29, x30, [sp, #32]
  40b3ac:	str	x8, [sp]
  40b3b0:	ldr	w8, [x0, #28]
  40b3b4:	mov	w2, #0x1c                  	// #28
  40b3b8:	mov	w3, wzr
  40b3bc:	add	x29, sp, #0x20
  40b3c0:	add	w8, w8, #0x1
  40b3c4:	stp	w8, w8, [x0, #28]
  40b3c8:	stp	w8, wzr, [sp, #8]
  40b3cc:	strb	w1, [sp, #16]
  40b3d0:	stur	xzr, [sp, #17]
  40b3d4:	str	wzr, [sp, #24]
  40b3d8:	ldr	w0, [x0]
  40b3dc:	mov	x1, sp
  40b3e0:	bl	4024a0 <send@plt>
  40b3e4:	ldp	x29, x30, [sp, #32]
  40b3e8:	add	sp, sp, #0x30
  40b3ec:	ret
  40b3f0:	sub	sp, sp, #0xc0
  40b3f4:	mov	x8, #0x1c                  	// #28
  40b3f8:	movk	x8, #0x1a, lsl #32
  40b3fc:	movi	v0.2d, #0x0
  40b400:	movk	x8, #0x301, lsl #48
  40b404:	stp	x29, x30, [sp, #160]
  40b408:	stur	q0, [sp, #140]
  40b40c:	stur	q0, [sp, #124]
  40b410:	stur	q0, [sp, #108]
  40b414:	stur	q0, [sp, #92]
  40b418:	stur	q0, [sp, #76]
  40b41c:	stur	q0, [sp, #60]
  40b420:	stur	q0, [sp, #44]
  40b424:	stur	q0, [sp, #28]
  40b428:	stur	q0, [sp, #12]
  40b42c:	str	x8, [sp]
  40b430:	ldr	w8, [x0, #28]
  40b434:	str	x19, [sp, #176]
  40b438:	mov	x19, x0
  40b43c:	add	x29, sp, #0xa0
  40b440:	add	w8, w8, #0x1
  40b444:	stp	w8, w8, [x0, #28]
  40b448:	str	w8, [sp, #8]
  40b44c:	strb	w1, [sp, #16]
  40b450:	cbz	x2, 40b474 <ferror@plt+0x8d74>
  40b454:	mov	x0, sp
  40b458:	mov	w1, #0x9c                  	// #156
  40b45c:	blr	x2
  40b460:	cbz	w0, 40b474 <ferror@plt+0x8d74>
  40b464:	ldr	x19, [sp, #176]
  40b468:	ldp	x29, x30, [sp, #160]
  40b46c:	add	sp, sp, #0xc0
  40b470:	ret
  40b474:	ldr	w0, [x19]
  40b478:	mov	x1, sp
  40b47c:	mov	w2, #0x9c                  	// #156
  40b480:	mov	w3, wzr
  40b484:	bl	4024a0 <send@plt>
  40b488:	ldr	x19, [sp, #176]
  40b48c:	ldp	x29, x30, [sp, #160]
  40b490:	add	sp, sp, #0xc0
  40b494:	ret
  40b498:	sub	sp, sp, #0x30
  40b49c:	mov	x8, #0x1c                  	// #28
  40b4a0:	movk	x8, #0x22, lsl #32
  40b4a4:	movk	x8, #0x301, lsl #48
  40b4a8:	stp	x29, x30, [sp, #32]
  40b4ac:	str	x8, [sp]
  40b4b0:	ldr	w8, [x0, #28]
  40b4b4:	mov	w2, #0x1c                  	// #28
  40b4b8:	mov	w3, wzr
  40b4bc:	add	x29, sp, #0x20
  40b4c0:	add	w8, w8, #0x1
  40b4c4:	stp	w8, w8, [x0, #28]
  40b4c8:	stp	w8, wzr, [sp, #8]
  40b4cc:	strb	w1, [sp, #16]
  40b4d0:	stur	xzr, [sp, #17]
  40b4d4:	str	wzr, [sp, #24]
  40b4d8:	ldr	w0, [x0]
  40b4dc:	mov	x1, sp
  40b4e0:	bl	4024a0 <send@plt>
  40b4e4:	ldp	x29, x30, [sp, #32]
  40b4e8:	add	sp, sp, #0x30
  40b4ec:	ret
  40b4f0:	sub	sp, sp, #0x140
  40b4f4:	mov	x9, #0x1c                  	// #28
  40b4f8:	mov	x8, sp
  40b4fc:	movi	v0.2d, #0x0
  40b500:	movk	x9, #0x1e, lsl #32
  40b504:	movk	x9, #0x301, lsl #48
  40b508:	stur	q0, [x8, #252]
  40b50c:	stur	q0, [x8, #236]
  40b510:	stur	q0, [x8, #220]
  40b514:	stur	q0, [x8, #204]
  40b518:	stur	q0, [x8, #188]
  40b51c:	stur	q0, [x8, #172]
  40b520:	stur	q0, [x8, #156]
  40b524:	stur	q0, [x8, #140]
  40b528:	add	x8, x8, #0xc
  40b52c:	stp	x29, x30, [sp, #288]
  40b530:	stp	x28, x19, [sp, #304]
  40b534:	stur	q0, [sp, #124]
  40b538:	stur	q0, [sp, #108]
  40b53c:	stur	q0, [sp, #92]
  40b540:	stur	q0, [sp, #76]
  40b544:	stur	q0, [sp, #60]
  40b548:	stur	q0, [sp, #44]
  40b54c:	stur	q0, [sp, #28]
  40b550:	stur	q0, [sp, #12]
  40b554:	str	q0, [x8, #256]
  40b558:	str	x9, [sp]
  40b55c:	ldr	w8, [x0, #28]
  40b560:	mov	x19, x0
  40b564:	add	x29, sp, #0x120
  40b568:	add	w8, w8, #0x1
  40b56c:	stp	w8, w8, [x0, #28]
  40b570:	str	w8, [sp, #8]
  40b574:	strb	w1, [sp, #16]
  40b578:	cbz	x2, 40b59c <ferror@plt+0x8e9c>
  40b57c:	mov	x0, sp
  40b580:	mov	w1, #0x11c                 	// #284
  40b584:	blr	x2
  40b588:	cbz	w0, 40b59c <ferror@plt+0x8e9c>
  40b58c:	ldp	x28, x19, [sp, #304]
  40b590:	ldp	x29, x30, [sp, #288]
  40b594:	add	sp, sp, #0x140
  40b598:	ret
  40b59c:	ldr	w0, [x19]
  40b5a0:	mov	x1, sp
  40b5a4:	mov	w2, #0x11c                 	// #284
  40b5a8:	mov	w3, wzr
  40b5ac:	bl	4024a0 <send@plt>
  40b5b0:	ldp	x28, x19, [sp, #304]
  40b5b4:	ldp	x29, x30, [sp, #288]
  40b5b8:	add	sp, sp, #0x140
  40b5bc:	ret
  40b5c0:	sub	sp, sp, #0x30
  40b5c4:	mov	x8, #0x14                  	// #20
  40b5c8:	movk	x8, #0x42, lsl #32
  40b5cc:	movk	x8, #0x301, lsl #48
  40b5d0:	stp	x29, x30, [sp, #32]
  40b5d4:	str	x8, [sp, #8]
  40b5d8:	ldr	w8, [x0, #28]
  40b5dc:	mov	w2, #0x14                  	// #20
  40b5e0:	mov	w3, wzr
  40b5e4:	add	x29, sp, #0x20
  40b5e8:	add	w8, w8, #0x1
  40b5ec:	stp	w8, w8, [x0, #28]
  40b5f0:	stp	w8, wzr, [sp, #16]
  40b5f4:	strb	w1, [sp, #24]
  40b5f8:	strb	wzr, [sp, #25]
  40b5fc:	strh	wzr, [sp, #26]
  40b600:	ldr	w0, [x0]
  40b604:	add	x1, sp, #0x8
  40b608:	bl	4024a0 <send@plt>
  40b60c:	ldp	x29, x30, [sp, #32]
  40b610:	add	sp, sp, #0x30
  40b614:	ret
  40b618:	sub	sp, sp, #0x30
  40b61c:	mov	x8, #0x18                  	// #24
  40b620:	movk	x8, #0x56, lsl #32
  40b624:	movk	x8, #0x301, lsl #48
  40b628:	stp	x29, x30, [sp, #32]
  40b62c:	str	x8, [sp, #8]
  40b630:	ldr	w8, [x0, #28]
  40b634:	mov	w2, #0x18                  	// #24
  40b638:	mov	w3, wzr
  40b63c:	add	x29, sp, #0x20
  40b640:	add	w8, w8, #0x1
  40b644:	stp	w8, w8, [x0, #28]
  40b648:	stp	w8, wzr, [sp, #16]
  40b64c:	strb	w1, [sp, #24]
  40b650:	str	wzr, [sp, #28]
  40b654:	ldr	w0, [x0]
  40b658:	add	x1, sp, #0x8
  40b65c:	bl	4024a0 <send@plt>
  40b660:	ldp	x29, x30, [sp, #32]
  40b664:	add	sp, sp, #0x30
  40b668:	ret
  40b66c:	sub	sp, sp, #0x30
  40b670:	mov	x8, #0x14                  	// #20
  40b674:	movk	x8, #0x52, lsl #32
  40b678:	movk	x8, #0x301, lsl #48
  40b67c:	stp	x29, x30, [sp, #32]
  40b680:	str	x8, [sp, #8]
  40b684:	ldr	w8, [x0, #28]
  40b688:	mov	w2, #0x14                  	// #20
  40b68c:	mov	w3, wzr
  40b690:	add	x29, sp, #0x20
  40b694:	add	w8, w8, #0x1
  40b698:	stp	w8, w8, [x0, #28]
  40b69c:	stp	w8, wzr, [sp, #16]
  40b6a0:	strb	w1, [sp, #24]
  40b6a4:	ldr	w0, [x0]
  40b6a8:	add	x1, sp, #0x8
  40b6ac:	bl	4024a0 <send@plt>
  40b6b0:	ldp	x29, x30, [sp, #32]
  40b6b4:	add	sp, sp, #0x30
  40b6b8:	ret
  40b6bc:	stp	x29, x30, [sp, #-48]!
  40b6c0:	stp	x28, x21, [sp, #16]
  40b6c4:	stp	x20, x19, [sp, #32]
  40b6c8:	mov	x29, sp
  40b6cc:	sub	sp, sp, #0x420
  40b6d0:	add	x8, sp, #0x8
  40b6d4:	mov	x20, x2
  40b6d8:	mov	w21, w1
  40b6dc:	mov	x19, x0
  40b6e0:	add	x0, x8, #0xc
  40b6e4:	mov	w2, #0x408                 	// #1032
  40b6e8:	mov	w1, wzr
  40b6ec:	bl	4022c0 <memset@plt>
  40b6f0:	mov	x8, #0x14                  	// #20
  40b6f4:	movk	x8, #0x5a, lsl #32
  40b6f8:	movk	x8, #0x301, lsl #48
  40b6fc:	str	x8, [sp, #8]
  40b700:	ldr	w8, [x19, #28]
  40b704:	add	w8, w8, #0x1
  40b708:	stp	w8, w8, [x19, #28]
  40b70c:	str	w8, [sp, #16]
  40b710:	strb	w21, [sp, #24]
  40b714:	cbz	x20, 40b740 <ferror@plt+0x9040>
  40b718:	add	x0, sp, #0x8
  40b71c:	mov	w1, #0x414                 	// #1044
  40b720:	blr	x20
  40b724:	cbnz	w0, 40b744 <ferror@plt+0x9044>
  40b728:	ldr	w0, [x19]
  40b72c:	ldr	w2, [sp, #8]
  40b730:	add	x1, sp, #0x8
  40b734:	mov	w3, wzr
  40b738:	bl	4024a0 <send@plt>
  40b73c:	b	40b744 <ferror@plt+0x9044>
  40b740:	mov	w0, #0xffffffea            	// #-22
  40b744:	add	sp, sp, #0x420
  40b748:	ldp	x20, x19, [sp, #32]
  40b74c:	ldp	x28, x21, [sp, #16]
  40b750:	ldp	x29, x30, [sp], #48
  40b754:	ret
  40b758:	sub	sp, sp, #0x40
  40b75c:	stp	x29, x30, [sp, #48]
  40b760:	add	x29, sp, #0x30
  40b764:	cbz	w1, 40b7a4 <ferror@plt+0x90a4>
  40b768:	mov	x8, #0x20                  	// #32
  40b76c:	movk	x8, #0x12, lsl #32
  40b770:	movk	x8, #0x301, lsl #48
  40b774:	str	x8, [sp, #8]
  40b778:	ldr	w8, [x0, #28]
  40b77c:	mov	w2, #0x20                  	// #32
  40b780:	add	w8, w8, #0x1
  40b784:	stp	w8, w8, [x0, #28]
  40b788:	stp	w8, wzr, [sp, #16]
  40b78c:	strb	w1, [sp, #24]
  40b790:	stur	xzr, [sp, #25]
  40b794:	str	xzr, [sp, #32]
  40b798:	ldr	w0, [x0]
  40b79c:	add	x1, sp, #0x8
  40b7a0:	b	40b7ec <ferror@plt+0x90ec>
  40b7a4:	mov	x8, #0x28                  	// #40
  40b7a8:	movk	x8, #0x12, lsl #32
  40b7ac:	movk	x8, #0x301, lsl #48
  40b7b0:	str	x8, [sp, #8]
  40b7b4:	ldr	w8, [x0, #28]
  40b7b8:	mov	x9, #0x8                   	// #8
  40b7bc:	movk	x9, #0x1d, lsl #16
  40b7c0:	movk	x9, #0x1, lsl #32
  40b7c4:	add	w8, w8, #0x1
  40b7c8:	stp	w8, w8, [x0, #28]
  40b7cc:	str	w8, [sp, #16]
  40b7d0:	stur	xzr, [sp, #28]
  40b7d4:	stur	xzr, [sp, #20]
  40b7d8:	str	wzr, [sp, #36]
  40b7dc:	str	x9, [sp, #40]
  40b7e0:	ldr	w0, [x0]
  40b7e4:	add	x1, sp, #0x8
  40b7e8:	mov	w2, #0x28                  	// #40
  40b7ec:	mov	w3, wzr
  40b7f0:	bl	4024a0 <send@plt>
  40b7f4:	ldp	x29, x30, [sp, #48]
  40b7f8:	add	sp, sp, #0x40
  40b7fc:	ret
  40b800:	sub	sp, sp, #0x40
  40b804:	cmp	w1, #0x7
  40b808:	stp	x29, x30, [sp, #48]
  40b80c:	add	x29, sp, #0x30
  40b810:	b.eq	40b818 <ferror@plt+0x9118>  // b.none
  40b814:	cbnz	w1, 40b860 <ferror@plt+0x9160>
  40b818:	mov	x8, #0x28                  	// #40
  40b81c:	movk	x8, #0x12, lsl #32
  40b820:	movk	x8, #0x301, lsl #48
  40b824:	str	x8, [sp, #8]
  40b828:	ldr	w8, [x0, #28]
  40b82c:	mov	w9, #0x8                   	// #8
  40b830:	movk	w9, #0x1d, lsl #16
  40b834:	add	w8, w8, #0x1
  40b838:	stp	w8, w8, [x0, #28]
  40b83c:	stp	w8, wzr, [sp, #16]
  40b840:	strb	w1, [sp, #24]
  40b844:	stur	xzr, [sp, #25]
  40b848:	str	xzr, [sp, #32]
  40b84c:	stp	w9, w2, [sp, #40]
  40b850:	ldr	w0, [x0]
  40b854:	add	x1, sp, #0x8
  40b858:	mov	w2, #0x28                  	// #40
  40b85c:	b	40b898 <ferror@plt+0x9198>
  40b860:	mov	x8, #0x20                  	// #32
  40b864:	movk	x8, #0x12, lsl #32
  40b868:	movk	x8, #0x301, lsl #48
  40b86c:	str	x8, [sp, #8]
  40b870:	ldr	w8, [x0, #28]
  40b874:	mov	w2, #0x20                  	// #32
  40b878:	add	w8, w8, #0x1
  40b87c:	stp	w8, w8, [x0, #28]
  40b880:	stp	w8, wzr, [sp, #16]
  40b884:	strb	w1, [sp, #24]
  40b888:	stur	xzr, [sp, #25]
  40b88c:	str	xzr, [sp, #32]
  40b890:	ldr	w0, [x0]
  40b894:	add	x1, sp, #0x8
  40b898:	mov	w3, wzr
  40b89c:	bl	4024a0 <send@plt>
  40b8a0:	ldp	x29, x30, [sp, #48]
  40b8a4:	add	sp, sp, #0x40
  40b8a8:	ret
  40b8ac:	stp	x29, x30, [sp, #-48]!
  40b8b0:	stp	x28, x21, [sp, #16]
  40b8b4:	stp	x20, x19, [sp, #32]
  40b8b8:	mov	x29, sp
  40b8bc:	sub	sp, sp, #0x420
  40b8c0:	mov	x21, x2
  40b8c4:	mov	w20, w1
  40b8c8:	cmp	w1, #0x11
  40b8cc:	mov	x19, x0
  40b8d0:	b.eq	40b8d8 <ferror@plt+0x91d8>  // b.none
  40b8d4:	cbnz	w20, 40b934 <ferror@plt+0x9234>
  40b8d8:	mov	x8, sp
  40b8dc:	add	x0, x8, #0xc
  40b8e0:	mov	w2, #0x414                 	// #1044
  40b8e4:	mov	w1, wzr
  40b8e8:	bl	4022c0 <memset@plt>
  40b8ec:	mov	x8, #0x20                  	// #32
  40b8f0:	movk	x8, #0x12, lsl #32
  40b8f4:	movk	x8, #0x301, lsl #48
  40b8f8:	str	x8, [sp]
  40b8fc:	ldr	w8, [x19, #28]
  40b900:	add	w8, w8, #0x1
  40b904:	stp	w8, w8, [x19, #28]
  40b908:	str	w8, [sp, #8]
  40b90c:	strb	w20, [sp, #16]
  40b910:	cbz	x21, 40b978 <ferror@plt+0x9278>
  40b914:	mov	x0, sp
  40b918:	mov	w1, #0x420                 	// #1056
  40b91c:	blr	x21
  40b920:	cbnz	w0, 40b97c <ferror@plt+0x927c>
  40b924:	ldr	w0, [x19]
  40b928:	ldr	w2, [sp]
  40b92c:	mov	x1, sp
  40b930:	b	40b96c <ferror@plt+0x926c>
  40b934:	mov	x8, #0x20                  	// #32
  40b938:	movk	x8, #0x12, lsl #32
  40b93c:	movk	x8, #0x301, lsl #48
  40b940:	str	x8, [sp]
  40b944:	ldr	w8, [x19, #28]
  40b948:	mov	x1, sp
  40b94c:	mov	w2, #0x20                  	// #32
  40b950:	add	w8, w8, #0x1
  40b954:	stp	w8, w8, [x19, #28]
  40b958:	stp	w8, wzr, [sp, #8]
  40b95c:	strb	w20, [sp, #16]
  40b960:	stur	xzr, [sp, #17]
  40b964:	str	xzr, [sp, #24]
  40b968:	ldr	w0, [x19]
  40b96c:	mov	w3, wzr
  40b970:	bl	4024a0 <send@plt>
  40b974:	b	40b97c <ferror@plt+0x927c>
  40b978:	mov	w0, #0xffffffea            	// #-22
  40b97c:	add	sp, sp, #0x420
  40b980:	ldp	x20, x19, [sp, #32]
  40b984:	ldp	x28, x21, [sp, #16]
  40b988:	ldp	x29, x30, [sp], #48
  40b98c:	ret
  40b990:	sub	sp, sp, #0xc0
  40b994:	mov	x9, #0x20                  	// #32
  40b998:	movk	x9, #0x1e, lsl #32
  40b99c:	movi	v0.2d, #0x0
  40b9a0:	movk	x9, #0x301, lsl #48
  40b9a4:	stp	x29, x30, [sp, #160]
  40b9a8:	str	wzr, [sp, #156]
  40b9ac:	stur	q0, [sp, #140]
  40b9b0:	stur	q0, [sp, #124]
  40b9b4:	stur	q0, [sp, #108]
  40b9b8:	stur	q0, [sp, #92]
  40b9bc:	stur	q0, [sp, #76]
  40b9c0:	stur	q0, [sp, #60]
  40b9c4:	stur	q0, [sp, #44]
  40b9c8:	stur	q0, [sp, #28]
  40b9cc:	stur	q0, [sp, #12]
  40b9d0:	str	x9, [sp]
  40b9d4:	ldr	w9, [x0, #28]
  40b9d8:	str	x19, [sp, #176]
  40b9dc:	mov	x8, x1
  40b9e0:	mov	x19, x0
  40b9e4:	add	w9, w9, #0x1
  40b9e8:	stp	w9, w9, [x0, #28]
  40b9ec:	str	w9, [sp, #8]
  40b9f0:	mov	w9, #0x7                   	// #7
  40b9f4:	mov	x0, sp
  40b9f8:	mov	w1, #0xa0                  	// #160
  40b9fc:	add	x29, sp, #0xa0
  40ba00:	strb	w9, [sp, #16]
  40ba04:	blr	x8
  40ba08:	cbz	w0, 40ba1c <ferror@plt+0x931c>
  40ba0c:	ldr	x19, [sp, #176]
  40ba10:	ldp	x29, x30, [sp, #160]
  40ba14:	add	sp, sp, #0xc0
  40ba18:	ret
  40ba1c:	ldr	w0, [x19]
  40ba20:	mov	x1, sp
  40ba24:	mov	w2, #0xa0                  	// #160
  40ba28:	mov	w3, wzr
  40ba2c:	bl	4024a0 <send@plt>
  40ba30:	ldr	x19, [sp, #176]
  40ba34:	ldp	x29, x30, [sp, #160]
  40ba38:	add	sp, sp, #0xc0
  40ba3c:	ret
  40ba40:	sub	sp, sp, #0x30
  40ba44:	mov	x8, #0x1c                  	// #28
  40ba48:	movk	x8, #0x5e, lsl #32
  40ba4c:	movk	x8, #0x301, lsl #48
  40ba50:	stp	x29, x30, [sp, #32]
  40ba54:	stp	xzr, xzr, [sp, #8]
  40ba58:	str	x8, [sp]
  40ba5c:	ldr	w8, [x0, #28]
  40ba60:	mov	w3, wzr
  40ba64:	add	x29, sp, #0x20
  40ba68:	add	w8, w8, #0x1
  40ba6c:	stp	w8, w8, [x0, #28]
  40ba70:	stp	w8, wzr, [sp, #8]
  40ba74:	strb	w1, [sp, #16]
  40ba78:	str	w2, [sp, #24]
  40ba7c:	ldr	w0, [x0]
  40ba80:	mov	x1, sp
  40ba84:	mov	w2, #0x1c                  	// #28
  40ba88:	bl	4024a0 <send@plt>
  40ba8c:	ldp	x29, x30, [sp, #32]
  40ba90:	add	sp, sp, #0x30
  40ba94:	ret
  40ba98:	stp	x29, x30, [sp, #-16]!
  40ba9c:	ldr	w0, [x0]
  40baa0:	mov	w3, wzr
  40baa4:	sxtw	x2, w2
  40baa8:	mov	x29, sp
  40baac:	bl	4024a0 <send@plt>
  40bab0:	ldp	x29, x30, [sp], #16
  40bab4:	ret
  40bab8:	stp	x29, x30, [sp, #-32]!
  40babc:	stp	x28, x19, [sp, #16]
  40bac0:	mov	x29, sp
  40bac4:	sub	sp, sp, #0x400
  40bac8:	mov	x19, x0
  40bacc:	ldr	w0, [x0]
  40bad0:	mov	w3, wzr
  40bad4:	sxtw	x2, w2
  40bad8:	bl	4024a0 <send@plt>
  40badc:	mov	x8, x0
  40bae0:	tbnz	w8, #31, 40bb7c <ferror@plt+0x947c>
  40bae4:	ldr	w0, [x19]
  40bae8:	mov	x1, sp
  40baec:	mov	w2, #0x400                 	// #1024
  40baf0:	mov	w3, #0x42                  	// #66
  40baf4:	bl	4023c0 <recv@plt>
  40baf8:	tbnz	w0, #31, 40bb4c <ferror@plt+0x944c>
  40bafc:	cmp	w0, #0x10
  40bb00:	b.lt	40bb44 <ferror@plt+0x9444>  // b.tstop
  40bb04:	mov	x9, sp
  40bb08:	ldr	w10, [x9]
  40bb0c:	mov	w8, wzr
  40bb10:	cmp	w10, #0x10
  40bb14:	b.cc	40bb7c <ferror@plt+0x947c>  // b.lo, b.ul, b.last
  40bb18:	cmp	w10, w0
  40bb1c:	b.hi	40bb7c <ferror@plt+0x947c>  // b.pmore
  40bb20:	ldrh	w8, [x9, #4]
  40bb24:	cmp	w8, #0x2
  40bb28:	b.eq	40bb60 <ferror@plt+0x9460>  // b.none
  40bb2c:	add	w8, w10, #0x3
  40bb30:	and	w8, w8, #0xfffffffc
  40bb34:	sub	w0, w0, w8
  40bb38:	cmp	w0, #0xf
  40bb3c:	add	x9, x9, x8
  40bb40:	b.gt	40bb08 <ferror@plt+0x9408>
  40bb44:	mov	w8, wzr
  40bb48:	b	40bb7c <ferror@plt+0x947c>
  40bb4c:	bl	402650 <__errno_location@plt>
  40bb50:	ldr	w8, [x0]
  40bb54:	cmp	w8, #0xb
  40bb58:	csetm	w8, ne  // ne = any
  40bb5c:	b	40bb7c <ferror@plt+0x947c>
  40bb60:	cmp	w10, #0x23
  40bb64:	b.ls	40bb90 <ferror@plt+0x9490>  // b.plast
  40bb68:	ldr	w8, [x9, #16]
  40bb6c:	neg	w19, w8
  40bb70:	bl	402650 <__errno_location@plt>
  40bb74:	str	w19, [x0]
  40bb78:	mov	w8, #0xffffffff            	// #-1
  40bb7c:	mov	w0, w8
  40bb80:	add	sp, sp, #0x400
  40bb84:	ldp	x28, x19, [sp, #16]
  40bb88:	ldp	x29, x30, [sp], #32
  40bb8c:	ret
  40bb90:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40bb94:	ldr	x8, [x8, #3992]
  40bb98:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40bb9c:	add	x0, x0, #0xca0
  40bba0:	mov	w1, #0x10                  	// #16
  40bba4:	ldr	x3, [x8]
  40bba8:	mov	w2, #0x1                   	// #1
  40bbac:	bl	4024f0 <fwrite@plt>
  40bbb0:	b	40bb78 <ferror@plt+0x9478>
  40bbb4:	sub	sp, sp, #0x90
  40bbb8:	stp	x29, x30, [sp, #128]
  40bbbc:	add	x29, sp, #0x80
  40bbc0:	add	w8, w3, #0x10
  40bbc4:	mov	w9, #0x301                 	// #769
  40bbc8:	sturh	w1, [x29, #-12]
  40bbcc:	adrp	x10, 40e000 <ferror@plt+0xb900>
  40bbd0:	stur	w8, [x29, #-16]
  40bbd4:	sturh	w9, [x29, #-10]
  40bbd8:	add	x10, x10, #0xfa8
  40bbdc:	ldr	w8, [x0, #28]
  40bbe0:	ldr	x13, [x10]
  40bbe4:	ldr	w10, [x10, #8]
  40bbe8:	sub	x11, x29, #0x10
  40bbec:	mov	w12, #0x10                  	// #16
  40bbf0:	sxtw	x9, w3
  40bbf4:	add	w8, w8, #0x1
  40bbf8:	stp	w8, w8, [x0, #28]
  40bbfc:	stur	x13, [x29, #-32]
  40bc00:	sub	x13, x29, #0x20
  40bc04:	stur	w10, [x29, #-24]
  40bc08:	mov	w10, #0xc                   	// #12
  40bc0c:	stp	x11, x12, [sp, #64]
  40bc10:	add	x11, sp, #0x40
  40bc14:	stp	x2, x9, [sp, #80]
  40bc18:	mov	w9, #0x2                   	// #2
  40bc1c:	stp	w8, wzr, [x29, #-8]
  40bc20:	str	x13, [sp, #8]
  40bc24:	str	w10, [sp, #16]
  40bc28:	stp	x11, x9, [sp, #24]
  40bc2c:	stp	xzr, xzr, [sp, #40]
  40bc30:	str	wzr, [sp, #56]
  40bc34:	ldr	w0, [x0]
  40bc38:	add	x1, sp, #0x8
  40bc3c:	mov	w2, wzr
  40bc40:	bl	402310 <sendmsg@plt>
  40bc44:	ldp	x29, x30, [sp, #128]
  40bc48:	add	sp, sp, #0x90
  40bc4c:	ret
  40bc50:	sub	sp, sp, #0x70
  40bc54:	adrp	x8, 40e000 <ferror@plt+0xb900>
  40bc58:	add	x8, x8, #0xfa8
  40bc5c:	ldr	x9, [x8]
  40bc60:	ldr	w8, [x8, #8]
  40bc64:	stp	x29, x30, [sp, #96]
  40bc68:	add	x29, sp, #0x60
  40bc6c:	stur	x9, [x29, #-16]
  40bc70:	stur	w8, [x29, #-8]
  40bc74:	ldr	w8, [x1]
  40bc78:	sub	x10, x29, #0x10
  40bc7c:	mov	w9, #0xc                   	// #12
  40bc80:	str	x10, [sp, #8]
  40bc84:	sub	x10, x29, #0x20
  40bc88:	str	w9, [sp, #16]
  40bc8c:	mov	w9, #0x1                   	// #1
  40bc90:	stp	x10, x9, [sp, #24]
  40bc94:	mov	w9, #0x301                 	// #769
  40bc98:	stp	xzr, xzr, [sp, #40]
  40bc9c:	str	wzr, [sp, #56]
  40bca0:	stp	x1, x8, [x29, #-32]
  40bca4:	strh	w9, [x1, #6]
  40bca8:	str	wzr, [x1, #12]
  40bcac:	ldr	w8, [x0, #28]
  40bcb0:	mov	w2, wzr
  40bcb4:	add	w8, w8, #0x1
  40bcb8:	stp	w8, w8, [x0, #28]
  40bcbc:	str	w8, [x1, #8]
  40bcc0:	ldr	w0, [x0]
  40bcc4:	add	x1, sp, #0x8
  40bcc8:	bl	402310 <sendmsg@plt>
  40bccc:	ldp	x29, x30, [sp, #96]
  40bcd0:	add	sp, sp, #0x70
  40bcd4:	ret
  40bcd8:	sub	sp, sp, #0xf0
  40bcdc:	stp	x29, x30, [sp, #144]
  40bce0:	add	x29, sp, #0x90
  40bce4:	sub	x8, x29, #0x10
  40bce8:	mov	w9, #0xc                   	// #12
  40bcec:	str	x8, [sp, #56]
  40bcf0:	sub	x8, x29, #0x20
  40bcf4:	str	w9, [sp, #64]
  40bcf8:	mov	w9, #0x1                   	// #1
  40bcfc:	stp	x28, x27, [sp, #160]
  40bd00:	stp	x26, x25, [sp, #176]
  40bd04:	stp	x24, x23, [sp, #192]
  40bd08:	stp	x22, x21, [sp, #208]
  40bd0c:	stp	x20, x19, [sp, #224]
  40bd10:	stp	x1, x2, [sp, #8]
  40bd14:	strh	w3, [sp, #24]
  40bd18:	stp	xzr, xzr, [sp, #40]
  40bd1c:	str	xzr, [sp, #32]
  40bd20:	stp	xzr, xzr, [sp, #88]
  40bd24:	stp	x8, x9, [sp, #72]
  40bd28:	str	wzr, [sp, #104]
  40bd2c:	ldr	w24, [x0]
  40bd30:	mov	x20, x1
  40bd34:	mov	x19, x0
  40bd38:	add	x1, sp, #0x38
  40bd3c:	mov	w2, #0x22                  	// #34
  40bd40:	mov	w0, w24
  40bd44:	stp	xzr, xzr, [x29, #-32]
  40bd48:	bl	40d7e4 <ferror@plt+0xb0e4>
  40bd4c:	mov	w23, w0
  40bd50:	tbnz	w0, #31, 40bfc4 <ferror@plt+0x98c4>
  40bd54:	add	x8, sp, #0x8
  40bd58:	mov	w28, wzr
  40bd5c:	sub	x22, x29, #0x20
  40bd60:	mov	w25, #0x8000                	// #32768
  40bd64:	add	x26, x8, #0x18
  40bd68:	str	x26, [sp]
  40bd6c:	cmp	w23, #0x8, lsl #12
  40bd70:	csel	w23, w23, w25, gt
  40bd74:	mov	x0, x23
  40bd78:	bl	402230 <malloc@plt>
  40bd7c:	cbz	x0, 40bf94 <ferror@plt+0x9894>
  40bd80:	mov	x21, x0
  40bd84:	stp	x0, x23, [x22]
  40bd88:	add	x1, sp, #0x38
  40bd8c:	mov	w0, w24
  40bd90:	mov	w2, wzr
  40bd94:	bl	40d7e4 <ferror@plt+0xb0e4>
  40bd98:	mov	w23, w0
  40bd9c:	tbnz	w0, #31, 40bfbc <ferror@plt+0x98bc>
  40bda0:	ldr	x3, [x19, #40]
  40bda4:	cbz	x3, 40bdbc <ferror@plt+0x96bc>
  40bda8:	add	w8, w23, #0x3
  40bdac:	and	w2, w8, #0xfffffffc
  40bdb0:	mov	w1, #0x1                   	// #1
  40bdb4:	mov	x0, x21
  40bdb8:	bl	4024f0 <fwrite@plt>
  40bdbc:	cbz	x20, 40bea0 <ferror@plt+0x97a0>
  40bdc0:	cmp	w23, #0xf
  40bdc4:	b.le	40bea8 <ferror@plt+0x97a8>
  40bdc8:	mov	w22, wzr
  40bdcc:	add	x27, sp, #0x8
  40bdd0:	b	40bddc <ferror@plt+0x96dc>
  40bdd4:	ldr	x8, [x27, #24]!
  40bdd8:	cbz	x8, 40bef4 <ferror@plt+0x97f4>
  40bddc:	mov	x25, x21
  40bde0:	mov	w24, w23
  40bde4:	b	40be04 <ferror@plt+0x9704>
  40bde8:	ldr	w8, [x25]
  40bdec:	add	w8, w8, #0x3
  40bdf0:	and	w8, w8, #0xfffffffc
  40bdf4:	sub	w24, w24, w8
  40bdf8:	cmp	w24, #0xf
  40bdfc:	add	x25, x25, x8
  40be00:	b.le	40bdd4 <ferror@plt+0x96d4>
  40be04:	ldr	w8, [x25]
  40be08:	cmp	w8, #0x10
  40be0c:	b.cc	40bdd4 <ferror@plt+0x96d4>  // b.lo, b.ul, b.last
  40be10:	cmp	w8, w24
  40be14:	b.hi	40bdd4 <ferror@plt+0x96d4>  // b.pmore
  40be18:	ldrh	w9, [x27, #16]
  40be1c:	ldrh	w10, [x25, #6]
  40be20:	ldur	w11, [x29, #-12]
  40be24:	bic	w9, w10, w9
  40be28:	strh	w9, [x25, #6]
  40be2c:	cbnz	w11, 40bdec <ferror@plt+0x96ec>
  40be30:	ldr	w10, [x25, #12]
  40be34:	ldr	w11, [x19, #8]
  40be38:	cmp	w10, w11
  40be3c:	b.ne	40bdec <ferror@plt+0x96ec>  // b.any
  40be40:	ldr	w10, [x25, #8]
  40be44:	ldr	w11, [x19, #32]
  40be48:	cmp	w10, w11
  40be4c:	b.ne	40bdec <ferror@plt+0x96ec>  // b.any
  40be50:	ldrh	w10, [x25, #4]
  40be54:	tst	w9, #0x10
  40be58:	csinc	w28, w28, wzr, eq  // eq = none
  40be5c:	cmp	w10, #0x2
  40be60:	b.eq	40bf34 <ferror@plt+0x9834>  // b.none
  40be64:	cmp	w10, #0x3
  40be68:	b.eq	40be88 <ferror@plt+0x9788>  // b.none
  40be6c:	ldr	x9, [x19, #40]
  40be70:	cbnz	x9, 40bdec <ferror@plt+0x96ec>
  40be74:	ldp	x8, x1, [x27]
  40be78:	mov	x0, x25
  40be7c:	blr	x8
  40be80:	tbz	w0, #31, 40bde8 <ferror@plt+0x96e8>
  40be84:	b	40bf80 <ferror@plt+0x9880>
  40be88:	cmp	w8, #0x14
  40be8c:	b.cc	40bfe8 <ferror@plt+0x98e8>  // b.lo, b.ul, b.last
  40be90:	ldr	w22, [x25, #16]
  40be94:	tbnz	w22, #31, 40c030 <ferror@plt+0x9930>
  40be98:	mov	w22, #0x1                   	// #1
  40be9c:	b	40bdd4 <ferror@plt+0x96d4>
  40bea0:	mov	w23, wzr
  40bea4:	b	40beb4 <ferror@plt+0x97b4>
  40bea8:	mov	x8, x26
  40beac:	ldr	x9, [x8], #24
  40beb0:	cbnz	x9, 40beac <ferror@plt+0x97ac>
  40beb4:	mov	x0, x21
  40beb8:	bl	402470 <free@plt>
  40bebc:	mov	w24, w23
  40bec0:	ldrb	w8, [sp, #104]
  40bec4:	tbnz	w8, #5, 40bf10 <ferror@plt+0x9810>
  40bec8:	cbnz	w24, 40c0a4 <ferror@plt+0x99a4>
  40becc:	ldr	w24, [x19]
  40bed0:	ldr	x22, [sp, #72]
  40bed4:	add	x1, sp, #0x38
  40bed8:	mov	w2, #0x22                  	// #34
  40bedc:	mov	w0, w24
  40bee0:	stp	xzr, xzr, [x22]
  40bee4:	bl	40d7e4 <ferror@plt+0xb0e4>
  40bee8:	mov	w23, w0
  40beec:	tbz	w0, #31, 40bd6c <ferror@plt+0x966c>
  40bef0:	b	40bfc4 <ferror@plt+0x98c4>
  40bef4:	mov	x0, x21
  40bef8:	bl	402470 <free@plt>
  40befc:	cbnz	w22, 40c024 <ferror@plt+0x9924>
  40bf00:	ldr	x26, [sp]
  40bf04:	mov	w25, #0x8000                	// #32768
  40bf08:	ldrb	w8, [sp, #104]
  40bf0c:	tbz	w8, #5, 40bec8 <ferror@plt+0x97c8>
  40bf10:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40bf14:	ldr	x8, [x8, #3992]
  40bf18:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40bf1c:	mov	w1, #0x12                  	// #18
  40bf20:	mov	w2, #0x1                   	// #1
  40bf24:	ldr	x3, [x8]
  40bf28:	add	x0, x0, #0xd46
  40bf2c:	bl	4024f0 <fwrite@plt>
  40bf30:	b	40becc <ferror@plt+0x97cc>
  40bf34:	cmp	w8, #0x23
  40bf38:	b.ls	40c000 <ferror@plt+0x9900>  // b.plast
  40bf3c:	ldr	w8, [x25, #16]
  40bf40:	neg	w20, w8
  40bf44:	bl	402650 <__errno_location@plt>
  40bf48:	str	w20, [x0]
  40bf4c:	ldr	w8, [x19, #36]
  40bf50:	cmp	w8, #0x4
  40bf54:	b.ne	40bf68 <ferror@plt+0x9868>  // b.any
  40bf58:	cmp	w20, #0x2
  40bf5c:	b.eq	40bf70 <ferror@plt+0x9870>  // b.none
  40bf60:	cmp	w20, #0x5f
  40bf64:	b.eq	40bf70 <ferror@plt+0x9870>  // b.none
  40bf68:	ldrb	w8, [x19, #48]
  40bf6c:	tbz	w8, #1, 40c06c <ferror@plt+0x996c>
  40bf70:	mov	x0, x21
  40bf74:	bl	402470 <free@plt>
  40bf78:	mov	w23, #0xffffffff            	// #-1
  40bf7c:	b	40bfc4 <ferror@plt+0x98c4>
  40bf80:	mov	w26, w0
  40bf84:	mov	x0, x21
  40bf88:	bl	402470 <free@plt>
  40bf8c:	mov	w23, w26
  40bf90:	b	40bfc4 <ferror@plt+0x98c4>
  40bf94:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40bf98:	ldr	x8, [x8, #3992]
  40bf9c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40bfa0:	add	x0, x0, #0xedd
  40bfa4:	mov	w1, #0x20                  	// #32
  40bfa8:	ldr	x3, [x8]
  40bfac:	mov	w2, #0x1                   	// #1
  40bfb0:	bl	4024f0 <fwrite@plt>
  40bfb4:	mov	w23, #0xfffffff4            	// #-12
  40bfb8:	b	40bfc4 <ferror@plt+0x98c4>
  40bfbc:	mov	x0, x21
  40bfc0:	bl	402470 <free@plt>
  40bfc4:	mov	w0, w23
  40bfc8:	ldp	x20, x19, [sp, #224]
  40bfcc:	ldp	x22, x21, [sp, #208]
  40bfd0:	ldp	x24, x23, [sp, #192]
  40bfd4:	ldp	x26, x25, [sp, #176]
  40bfd8:	ldp	x28, x27, [sp, #160]
  40bfdc:	ldp	x29, x30, [sp, #144]
  40bfe0:	add	sp, sp, #0xf0
  40bfe4:	ret
  40bfe8:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40bfec:	ldr	x8, [x8, #3992]
  40bff0:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40bff4:	add	x0, x0, #0xefe
  40bff8:	mov	w1, #0xf                   	// #15
  40bffc:	b	40c014 <ferror@plt+0x9914>
  40c000:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c004:	ldr	x8, [x8, #3992]
  40c008:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c00c:	add	x0, x0, #0xca0
  40c010:	mov	w1, #0x10                  	// #16
  40c014:	ldr	x3, [x8]
  40c018:	mov	w2, #0x1                   	// #1
  40c01c:	bl	4024f0 <fwrite@plt>
  40c020:	b	40bf70 <ferror@plt+0x9870>
  40c024:	cbnz	w28, 40c07c <ferror@plt+0x997c>
  40c028:	mov	w23, wzr
  40c02c:	b	40bfc4 <ferror@plt+0x98c4>
  40c030:	neg	w19, w22
  40c034:	bl	402650 <__errno_location@plt>
  40c038:	cmn	w22, #0x2
  40c03c:	str	w19, [x0]
  40c040:	b.eq	40bf70 <ferror@plt+0x9870>  // b.none
  40c044:	cmp	w19, #0x5f
  40c048:	b.eq	40bf70 <ferror@plt+0x9870>  // b.none
  40c04c:	cmp	w19, #0x5a
  40c050:	b.ne	40c06c <ferror@plt+0x996c>  // b.any
  40c054:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c058:	ldr	x8, [x8, #3992]
  40c05c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c060:	add	x0, x0, #0xf0e
  40c064:	mov	w1, #0x24                  	// #36
  40c068:	b	40c014 <ferror@plt+0x9914>
  40c06c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c070:	add	x0, x0, #0xf33
  40c074:	bl	4020c0 <perror@plt>
  40c078:	b	40bf70 <ferror@plt+0x9870>
  40c07c:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c080:	ldr	x8, [x8, #3992]
  40c084:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c088:	add	x0, x0, #0xeae
  40c08c:	mov	w1, #0x2e                  	// #46
  40c090:	ldr	x3, [x8]
  40c094:	mov	w2, #0x1                   	// #1
  40c098:	bl	4024f0 <fwrite@plt>
  40c09c:	mov	w23, wzr
  40c0a0:	b	40bfc4 <ferror@plt+0x98c4>
  40c0a4:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c0a8:	ldr	x8, [x8, #3992]
  40c0ac:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c0b0:	add	x1, x1, #0xd59
  40c0b4:	mov	w2, w24
  40c0b8:	ldr	x0, [x8]
  40c0bc:	bl	4026c0 <fprintf@plt>
  40c0c0:	mov	w0, #0x1                   	// #1
  40c0c4:	bl	4020b0 <exit@plt>
  40c0c8:	sub	sp, sp, #0x20
  40c0cc:	stp	x29, x30, [sp, #16]
  40c0d0:	ldr	w8, [x1]
  40c0d4:	mov	x3, x2
  40c0d8:	mov	w2, #0x1                   	// #1
  40c0dc:	mov	w4, #0x1                   	// #1
  40c0e0:	stp	x1, x8, [sp]
  40c0e4:	mov	x1, sp
  40c0e8:	add	x29, sp, #0x10
  40c0ec:	bl	40c104 <ferror@plt+0x9a04>
  40c0f0:	ldp	x29, x30, [sp, #16]
  40c0f4:	add	sp, sp, #0x20
  40c0f8:	ret
  40c0fc:	mov	w4, #0x1                   	// #1
  40c100:	b	40c104 <ferror@plt+0x9a04>
  40c104:	sub	sp, sp, #0xd0
  40c108:	stp	x29, x30, [sp, #112]
  40c10c:	add	x29, sp, #0x70
  40c110:	adrp	x8, 40e000 <ferror@plt+0xb900>
  40c114:	sub	x9, x29, #0x10
  40c118:	add	x8, x8, #0xfa8
  40c11c:	str	x9, [sp, #24]
  40c120:	mov	w9, #0xc                   	// #12
  40c124:	str	w9, [sp, #32]
  40c128:	ldr	x9, [x8]
  40c12c:	ldr	w8, [x8, #8]
  40c130:	stp	x22, x21, [sp, #176]
  40c134:	stp	x20, x19, [sp, #192]
  40c138:	mov	w22, w4
  40c13c:	mov	x19, x3
  40c140:	mov	x20, x2
  40c144:	mov	x21, x0
  40c148:	stp	x28, x27, [sp, #128]
  40c14c:	stp	x26, x25, [sp, #144]
  40c150:	stp	x24, x23, [sp, #160]
  40c154:	stp	x1, x2, [sp, #40]
  40c158:	stp	xzr, xzr, [sp, #56]
  40c15c:	stur	x9, [x29, #-16]
  40c160:	stur	w8, [x29, #-8]
  40c164:	str	wzr, [sp, #72]
  40c168:	cbz	x2, 40c188 <ferror@plt+0x9a88>
  40c16c:	ldr	w10, [x21, #28]
  40c170:	cbz	x19, 40c190 <ferror@plt+0x9a90>
  40c174:	cmp	x20, #0x1
  40c178:	b.hi	40c1bc <ferror@plt+0x9abc>  // b.pmore
  40c17c:	mov	x8, xzr
  40c180:	mov	w28, w10
  40c184:	b	40c1f8 <ferror@plt+0x9af8>
  40c188:	mov	w28, wzr
  40c18c:	b	40c218 <ferror@plt+0x9b18>
  40c190:	mov	x8, x20
  40c194:	mov	w28, w10
  40c198:	ldr	x9, [x1], #16
  40c19c:	add	w28, w28, #0x1
  40c1a0:	subs	x8, x8, #0x1
  40c1a4:	ldrh	w10, [x9, #6]
  40c1a8:	str	w28, [x9, #8]
  40c1ac:	orr	w10, w10, #0x4
  40c1b0:	strh	w10, [x9, #6]
  40c1b4:	b.ne	40c198 <ferror@plt+0x9a98>  // b.any
  40c1b8:	b	40c214 <ferror@plt+0x9b14>
  40c1bc:	and	x8, x20, #0xfffffffffffffffe
  40c1c0:	add	x9, x1, #0x10
  40c1c4:	add	w28, w10, w8
  40c1c8:	add	w10, w10, #0x2
  40c1cc:	mov	x11, x8
  40c1d0:	ldur	x12, [x9, #-16]
  40c1d4:	ldr	x13, [x9], #32
  40c1d8:	sub	w14, w10, #0x1
  40c1dc:	subs	x11, x11, #0x2
  40c1e0:	str	w14, [x12, #8]
  40c1e4:	str	w10, [x13, #8]
  40c1e8:	add	w10, w10, #0x2
  40c1ec:	b.ne	40c1d0 <ferror@plt+0x9ad0>  // b.any
  40c1f0:	cmp	x8, x20
  40c1f4:	b.eq	40c214 <ferror@plt+0x9b14>  // b.none
  40c1f8:	add	x9, x1, x8, lsl #4
  40c1fc:	sub	x8, x20, x8
  40c200:	ldr	x10, [x9], #16
  40c204:	add	w28, w28, #0x1
  40c208:	subs	x8, x8, #0x1
  40c20c:	str	w28, [x10, #8]
  40c210:	b.ne	40c200 <ferror@plt+0x9b00>  // b.any
  40c214:	str	w28, [x21, #28]
  40c218:	ldr	w0, [x21]
  40c21c:	add	x1, sp, #0x18
  40c220:	mov	w2, wzr
  40c224:	bl	402310 <sendmsg@plt>
  40c228:	tbnz	w0, #31, 40c5f8 <ferror@plt+0x9ef8>
  40c22c:	sub	x8, x29, #0x20
  40c230:	mov	w9, #0x1                   	// #1
  40c234:	stp	x8, x9, [sp, #40]
  40c238:	ldr	w27, [x21]
  40c23c:	add	x1, sp, #0x18
  40c240:	mov	w2, #0x22                  	// #34
  40c244:	stp	xzr, xzr, [x29, #-32]
  40c248:	mov	w0, w27
  40c24c:	bl	40d7e4 <ferror@plt+0xb0e4>
  40c250:	mov	w26, w0
  40c254:	tbnz	w0, #31, 40c5ac <ferror@plt+0x9eac>
  40c258:	mov	w8, w28
  40c25c:	eor	w9, w22, #0x1
  40c260:	mov	x23, xzr
  40c264:	str	w9, [sp, #12]
  40c268:	sub	x25, x29, #0x20
  40c26c:	mov	w9, #0x8000                	// #32768
  40c270:	sub	x8, x8, x20
  40c274:	str	x8, [sp, #16]
  40c278:	sxtw	x23, w23
  40c27c:	cmp	w26, #0x8, lsl #12
  40c280:	csel	w26, w26, w9, gt
  40c284:	mov	x0, x26
  40c288:	mov	x24, x23
  40c28c:	bl	402230 <malloc@plt>
  40c290:	cbz	x0, 40c5d0 <ferror@plt+0x9ed0>
  40c294:	mov	x22, x0
  40c298:	stp	x0, x26, [x25]
  40c29c:	add	x1, sp, #0x18
  40c2a0:	mov	w0, w27
  40c2a4:	mov	w2, wzr
  40c2a8:	bl	40d7e4 <ferror@plt+0xb0e4>
  40c2ac:	mov	w26, w0
  40c2b0:	tbnz	w0, #31, 40c608 <ferror@plt+0x9f08>
  40c2b4:	ldr	w2, [sp, #32]
  40c2b8:	cmp	w2, #0xc
  40c2bc:	b.ne	40c648 <ferror@plt+0x9f48>  // b.any
  40c2c0:	cmp	w26, #0x10
  40c2c4:	add	x23, x24, #0x1
  40c2c8:	b.cc	40c514 <ferror@plt+0x9e14>  // b.lo, b.ul, b.last
  40c2cc:	cbz	x19, 40c38c <ferror@plt+0x9c8c>
  40c2d0:	ldur	w8, [x29, #-12]
  40c2d4:	mov	x25, x22
  40c2d8:	b	40c2f4 <ferror@plt+0x9bf4>
  40c2dc:	add	w9, w27, #0x3
  40c2e0:	and	x9, x9, #0xfffffffc
  40c2e4:	sub	w26, w26, w9
  40c2e8:	cmp	w26, #0xf
  40c2ec:	add	x25, x25, x9
  40c2f0:	b.ls	40c514 <ferror@plt+0x9e14>  // b.plast
  40c2f4:	ldr	w27, [x25]
  40c2f8:	cmp	w27, w26
  40c2fc:	b.gt	40c578 <ferror@plt+0x9e78>
  40c300:	sub	w9, w27, #0x10
  40c304:	tbnz	w9, #31, 40c578 <ferror@plt+0x9e78>
  40c308:	cbnz	w8, 40c2dc <ferror@plt+0x9bdc>
  40c30c:	ldr	w10, [x25, #12]
  40c310:	ldr	w11, [x21, #8]
  40c314:	cmp	w10, w11
  40c318:	b.ne	40c2dc <ferror@plt+0x9bdc>  // b.any
  40c31c:	ldr	w10, [x25, #8]
  40c320:	cmp	w10, w28
  40c324:	b.hi	40c2dc <ferror@plt+0x9bdc>  // b.pmore
  40c328:	ldr	x11, [sp, #16]
  40c32c:	cmp	x11, x10
  40c330:	b.hi	40c2dc <ferror@plt+0x9bdc>  // b.pmore
  40c334:	ldrh	w8, [x25, #4]
  40c338:	cmp	w8, #0x2
  40c33c:	b.ne	40c63c <ferror@plt+0x9f3c>  // b.any
  40c340:	cmp	w9, #0x13
  40c344:	b.ls	40c614 <ferror@plt+0x9f14>  // b.plast
  40c348:	ldr	w8, [x25, #16]
  40c34c:	cmp	w8, #0x0
  40c350:	cset	w27, ne  // ne = any
  40c354:	cbz	w8, 40c37c <ferror@plt+0x9c7c>
  40c358:	neg	w26, w8
  40c35c:	bl	402650 <__errno_location@plt>
  40c360:	str	w26, [x0]
  40c364:	ldr	w8, [x21, #36]
  40c368:	ldr	w9, [sp, #12]
  40c36c:	cmp	w8, #0x4
  40c370:	cset	w8, eq  // eq = none
  40c374:	orr	w8, w8, w9
  40c378:	tbz	w8, #0, 40c4d8 <ferror@plt+0x9dd8>
  40c37c:	cmp	x23, x20
  40c380:	str	x22, [x19]
  40c384:	b.cc	40c46c <ferror@plt+0x9d6c>  // b.lo, b.ul, b.last
  40c388:	b	40c630 <ferror@plt+0x9f30>
  40c38c:	mov	x25, x22
  40c390:	b	40c3ac <ferror@plt+0x9cac>
  40c394:	add	w8, w27, #0x3
  40c398:	and	x8, x8, #0xfffffffc
  40c39c:	sub	w26, w26, w8
  40c3a0:	cmp	w26, #0xf
  40c3a4:	add	x25, x25, x8
  40c3a8:	b.ls	40c514 <ferror@plt+0x9e14>  // b.plast
  40c3ac:	ldr	w27, [x25]
  40c3b0:	cmp	w27, w26
  40c3b4:	b.gt	40c578 <ferror@plt+0x9e78>
  40c3b8:	sub	w8, w27, #0x10
  40c3bc:	tbnz	w8, #31, 40c578 <ferror@plt+0x9e78>
  40c3c0:	ldur	w9, [x29, #-12]
  40c3c4:	cbnz	w9, 40c394 <ferror@plt+0x9c94>
  40c3c8:	ldr	w9, [x25, #12]
  40c3cc:	ldr	w10, [x21, #8]
  40c3d0:	cmp	w9, w10
  40c3d4:	b.ne	40c394 <ferror@plt+0x9c94>  // b.any
  40c3d8:	ldr	w9, [x25, #8]
  40c3dc:	cmp	w9, w28
  40c3e0:	b.hi	40c394 <ferror@plt+0x9c94>  // b.pmore
  40c3e4:	ldr	x10, [sp, #16]
  40c3e8:	cmp	x10, x9
  40c3ec:	b.hi	40c394 <ferror@plt+0x9c94>  // b.pmore
  40c3f0:	ldrh	w9, [x25, #4]
  40c3f4:	cmp	w9, #0x2
  40c3f8:	b.eq	40c420 <ferror@plt+0x9d20>  // b.none
  40c3fc:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c400:	ldr	x8, [x8, #3992]
  40c404:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c408:	mov	w1, #0x14                  	// #20
  40c40c:	mov	w2, #0x1                   	// #1
  40c410:	ldr	x3, [x8]
  40c414:	add	x0, x0, #0xf7b
  40c418:	bl	4024f0 <fwrite@plt>
  40c41c:	b	40c394 <ferror@plt+0x9c94>
  40c420:	cmp	w8, #0x14
  40c424:	b.cc	40c614 <ferror@plt+0x9f14>  // b.lo, b.ul, b.last
  40c428:	ldr	w8, [x25, #16]
  40c42c:	cmp	w8, #0x0
  40c430:	cset	w27, ne  // ne = any
  40c434:	cbz	w8, 40c45c <ferror@plt+0x9d5c>
  40c438:	neg	w26, w8
  40c43c:	bl	402650 <__errno_location@plt>
  40c440:	str	w26, [x0]
  40c444:	ldr	w8, [x21, #36]
  40c448:	ldr	w9, [sp, #12]
  40c44c:	cmp	w8, #0x4
  40c450:	cset	w8, eq  // eq = none
  40c454:	orr	w8, w8, w9
  40c458:	tbz	w8, #0, 40c498 <ferror@plt+0x9d98>
  40c45c:	mov	x0, x22
  40c460:	bl	402470 <free@plt>
  40c464:	cmp	x23, x20
  40c468:	b.cs	40c630 <ferror@plt+0x9f30>  // b.hs, b.nlast
  40c46c:	ldr	w27, [x21]
  40c470:	ldr	x25, [sp, #40]
  40c474:	add	x1, sp, #0x18
  40c478:	mov	w2, #0x22                  	// #34
  40c47c:	mov	w0, w27
  40c480:	stp	xzr, xzr, [x25]
  40c484:	bl	40d7e4 <ferror@plt+0xb0e4>
  40c488:	mov	w26, w0
  40c48c:	mov	w9, #0x8000                	// #32768
  40c490:	tbz	w0, #31, 40c27c <ferror@plt+0x9b7c>
  40c494:	b	40c5ac <ferror@plt+0x9eac>
  40c498:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40c49c:	ldr	w8, [x25, #16]
  40c4a0:	ldr	x9, [x9, #3992]
  40c4a4:	neg	w0, w8
  40c4a8:	ldr	x26, [x9]
  40c4ac:	bl	402390 <strerror@plt>
  40c4b0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c4b4:	mov	x2, x0
  40c4b8:	mov	x0, x26
  40c4bc:	add	x1, x1, #0xf90
  40c4c0:	bl	4026c0 <fprintf@plt>
  40c4c4:	mov	x0, x22
  40c4c8:	bl	402470 <free@plt>
  40c4cc:	cmp	x23, x20
  40c4d0:	b.cc	40c46c <ferror@plt+0x9d6c>  // b.lo, b.ul, b.last
  40c4d4:	b	40c630 <ferror@plt+0x9f30>
  40c4d8:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40c4dc:	ldr	w8, [x25, #16]
  40c4e0:	ldr	x9, [x9, #3992]
  40c4e4:	neg	w0, w8
  40c4e8:	ldr	x26, [x9]
  40c4ec:	bl	402390 <strerror@plt>
  40c4f0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c4f4:	mov	x2, x0
  40c4f8:	mov	x0, x26
  40c4fc:	add	x1, x1, #0xf90
  40c500:	bl	4026c0 <fprintf@plt>
  40c504:	cmp	x23, x20
  40c508:	str	x22, [x19]
  40c50c:	b.cc	40c46c <ferror@plt+0x9d6c>  // b.lo, b.ul, b.last
  40c510:	b	40c630 <ferror@plt+0x9f30>
  40c514:	mov	x0, x22
  40c518:	bl	402470 <free@plt>
  40c51c:	ldrb	w8, [sp, #72]
  40c520:	tbnz	w8, #5, 40c554 <ferror@plt+0x9e54>
  40c524:	cbnz	w26, 40c660 <ferror@plt+0x9f60>
  40c528:	ldr	w27, [x21]
  40c52c:	ldr	x25, [sp, #40]
  40c530:	add	x1, sp, #0x18
  40c534:	mov	w2, #0x22                  	// #34
  40c538:	mov	w0, w27
  40c53c:	stp	xzr, xzr, [x25]
  40c540:	bl	40d7e4 <ferror@plt+0xb0e4>
  40c544:	mov	w26, w0
  40c548:	mov	w9, #0x8000                	// #32768
  40c54c:	tbz	w0, #31, 40c278 <ferror@plt+0x9b78>
  40c550:	b	40c5ac <ferror@plt+0x9eac>
  40c554:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c558:	ldr	x8, [x8, #3992]
  40c55c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c560:	mov	w1, #0x12                  	// #18
  40c564:	mov	w2, #0x1                   	// #1
  40c568:	ldr	x3, [x8]
  40c56c:	add	x0, x0, #0xd46
  40c570:	bl	4024f0 <fwrite@plt>
  40c574:	b	40c528 <ferror@plt+0x9e28>
  40c578:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40c57c:	ldrb	w8, [sp, #72]
  40c580:	ldr	x9, [x9, #3992]
  40c584:	ldr	x3, [x9]
  40c588:	tbz	w8, #5, 40c67c <ferror@plt+0x9f7c>
  40c58c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c590:	add	x0, x0, #0xd15
  40c594:	mov	w1, #0x12                  	// #18
  40c598:	mov	w2, #0x1                   	// #1
  40c59c:	bl	4024f0 <fwrite@plt>
  40c5a0:	mov	x0, x22
  40c5a4:	bl	402470 <free@plt>
  40c5a8:	mov	w26, #0xffffffff            	// #-1
  40c5ac:	mov	w0, w26
  40c5b0:	ldp	x20, x19, [sp, #192]
  40c5b4:	ldp	x22, x21, [sp, #176]
  40c5b8:	ldp	x24, x23, [sp, #160]
  40c5bc:	ldp	x26, x25, [sp, #144]
  40c5c0:	ldp	x28, x27, [sp, #128]
  40c5c4:	ldp	x29, x30, [sp, #112]
  40c5c8:	add	sp, sp, #0xd0
  40c5cc:	ret
  40c5d0:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c5d4:	ldr	x8, [x8, #3992]
  40c5d8:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c5dc:	add	x0, x0, #0xedd
  40c5e0:	mov	w1, #0x20                  	// #32
  40c5e4:	ldr	x3, [x8]
  40c5e8:	mov	w2, #0x1                   	// #1
  40c5ec:	bl	4024f0 <fwrite@plt>
  40c5f0:	mov	w26, #0xfffffff4            	// #-12
  40c5f4:	b	40c5ac <ferror@plt+0x9eac>
  40c5f8:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c5fc:	add	x0, x0, #0xf45
  40c600:	bl	4020c0 <perror@plt>
  40c604:	b	40c5a8 <ferror@plt+0x9ea8>
  40c608:	mov	x0, x22
  40c60c:	bl	402470 <free@plt>
  40c610:	b	40c5ac <ferror@plt+0x9eac>
  40c614:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c618:	ldr	x8, [x8, #3992]
  40c61c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c620:	add	x0, x0, #0xca0
  40c624:	mov	w1, #0x10                  	// #16
  40c628:	ldr	x3, [x8]
  40c62c:	b	40c598 <ferror@plt+0x9e98>
  40c630:	cmp	w27, #0x0
  40c634:	csinv	w26, wzr, w24, eq  // eq = none
  40c638:	b	40c5ac <ferror@plt+0x9eac>
  40c63c:	mov	w26, wzr
  40c640:	str	x22, [x19]
  40c644:	b	40c5ac <ferror@plt+0x9eac>
  40c648:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c64c:	ldr	x8, [x8, #3992]
  40c650:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c654:	add	x1, x1, #0xf5e
  40c658:	ldr	x0, [x8]
  40c65c:	b	40c68c <ferror@plt+0x9f8c>
  40c660:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40c664:	ldr	x8, [x8, #3992]
  40c668:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c66c:	add	x1, x1, #0xd59
  40c670:	mov	w2, w26
  40c674:	ldr	x0, [x8]
  40c678:	b	40c68c <ferror@plt+0x9f8c>
  40c67c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c680:	add	x1, x1, #0xd28
  40c684:	mov	x0, x3
  40c688:	mov	w2, w27
  40c68c:	bl	4026c0 <fprintf@plt>
  40c690:	mov	w0, #0x1                   	// #1
  40c694:	bl	4020b0 <exit@plt>
  40c698:	sub	sp, sp, #0x20
  40c69c:	stp	x29, x30, [sp, #16]
  40c6a0:	ldr	w8, [x1]
  40c6a4:	mov	x3, x2
  40c6a8:	mov	w2, #0x1                   	// #1
  40c6ac:	mov	w4, wzr
  40c6b0:	stp	x1, x8, [sp]
  40c6b4:	mov	x1, sp
  40c6b8:	add	x29, sp, #0x10
  40c6bc:	bl	40c104 <ferror@plt+0x9a04>
  40c6c0:	ldp	x29, x30, [sp, #16]
  40c6c4:	add	sp, sp, #0x20
  40c6c8:	ret
  40c6cc:	stp	x29, x30, [sp, #-32]!
  40c6d0:	mov	x29, sp
  40c6d4:	mov	w8, #0x1                   	// #1
  40c6d8:	str	w8, [x29, #28]
  40c6dc:	str	x19, [sp, #16]
  40c6e0:	mov	x19, x0
  40c6e4:	ldr	w0, [x0]
  40c6e8:	add	x3, x29, #0x1c
  40c6ec:	mov	w1, #0x10e                 	// #270
  40c6f0:	mov	w2, #0x8                   	// #8
  40c6f4:	mov	w4, #0x4                   	// #4
  40c6f8:	bl	402240 <setsockopt@plt>
  40c6fc:	tbnz	w0, #31, 40c71c <ferror@plt+0xa01c>
  40c700:	ldr	w8, [x19, #48]
  40c704:	mov	w0, wzr
  40c708:	orr	w8, w8, #0x1
  40c70c:	str	w8, [x19, #48]
  40c710:	ldr	x19, [sp, #16]
  40c714:	ldp	x29, x30, [sp], #32
  40c718:	ret
  40c71c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c720:	add	x0, x0, #0xcb1
  40c724:	bl	4020c0 <perror@plt>
  40c728:	mov	w0, #0xffffffff            	// #-1
  40c72c:	ldr	x19, [sp, #16]
  40c730:	ldp	x29, x30, [sp], #32
  40c734:	ret
  40c738:	stp	x29, x30, [sp, #-96]!
  40c73c:	stp	x28, x27, [sp, #16]
  40c740:	stp	x26, x25, [sp, #32]
  40c744:	stp	x24, x23, [sp, #48]
  40c748:	stp	x22, x21, [sp, #64]
  40c74c:	stp	x20, x19, [sp, #80]
  40c750:	mov	x29, sp
  40c754:	sub	sp, sp, #0x6, lsl #12
  40c758:	sub	sp, sp, #0x70
  40c75c:	sub	x27, x29, #0x60
  40c760:	adrp	x8, 40e000 <ferror@plt+0xb900>
  40c764:	sub	x9, x29, #0x18
  40c768:	mov	w10, #0xc                   	// #12
  40c76c:	add	x8, x8, #0xfa8
  40c770:	stur	x9, [x29, #-96]
  40c774:	sub	x9, x29, #0x28
  40c778:	str	w10, [x27, #8]
  40c77c:	mov	w10, #0x1                   	// #1
  40c780:	stp	x9, x10, [x29, #-80]
  40c784:	ldr	x9, [x8]
  40c788:	ldr	w8, [x8, #8]
  40c78c:	stp	xzr, xzr, [x29, #-64]
  40c790:	str	wzr, [x27, #48]
  40c794:	stur	x9, [x29, #-24]
  40c798:	str	w8, [x27, #80]
  40c79c:	ldrb	w8, [x0, #48]
  40c7a0:	mov	x19, x2
  40c7a4:	mov	x20, x0
  40c7a8:	mov	x21, x1
  40c7ac:	tbz	w8, #0, 40c7bc <ferror@plt+0xa0bc>
  40c7b0:	add	x8, sp, #0x10
  40c7b4:	mov	w9, #0x2000                	// #8192
  40c7b8:	stp	x8, x9, [x29, #-64]
  40c7bc:	adrp	x28, 41f000 <ferror@plt+0x1c900>
  40c7c0:	ldr	x28, [x28, #3992]
  40c7c4:	add	x8, sp, #0x2, lsl #12
  40c7c8:	add	x8, x8, #0x10
  40c7cc:	mov	w22, #0x4000                	// #16384
  40c7d0:	mov	w23, #0xffffffff            	// #-1
  40c7d4:	stur	x8, [x29, #-40]
  40c7d8:	stur	x22, [x29, #-32]
  40c7dc:	ldr	w0, [x20]
  40c7e0:	sub	x1, x29, #0x60
  40c7e4:	mov	w2, wzr
  40c7e8:	bl	402080 <recvmsg@plt>
  40c7ec:	mov	x24, x0
  40c7f0:	tbnz	w24, #31, 40c86c <ferror@plt+0xa16c>
  40c7f4:	cbz	w24, 40c9ac <ferror@plt+0xa2ac>
  40c7f8:	ldr	w2, [x27, #8]
  40c7fc:	cmp	w2, #0xc
  40c800:	b.ne	40c9c0 <ferror@plt+0xa2c0>  // b.any
  40c804:	ldrb	w8, [x20, #48]
  40c808:	tbnz	w8, #0, 40c8b8 <ferror@plt+0xa1b8>
  40c80c:	cmp	w24, #0x10
  40c810:	b.cc	40c85c <ferror@plt+0xa15c>  // b.lo, b.ul, b.last
  40c814:	add	x25, sp, #0x2, lsl #12
  40c818:	add	x25, x25, #0x10
  40c81c:	ldr	w26, [x25]
  40c820:	cmp	w26, w24
  40c824:	b.gt	40c964 <ferror@plt+0xa264>
  40c828:	sub	w8, w26, #0x10
  40c82c:	tbnz	w8, #31, 40c964 <ferror@plt+0xa264>
  40c830:	add	x0, sp, #0x8
  40c834:	mov	x1, x25
  40c838:	mov	x2, x19
  40c83c:	blr	x21
  40c840:	tbnz	w0, #31, 40c988 <ferror@plt+0xa288>
  40c844:	add	w8, w26, #0x3
  40c848:	and	x8, x8, #0xfffffffc
  40c84c:	sub	w24, w24, w8
  40c850:	cmp	w24, #0xf
  40c854:	add	x25, x25, x8
  40c858:	b.hi	40c81c <ferror@plt+0xa11c>  // b.pmore
  40c85c:	ldrb	w8, [x27, #48]
  40c860:	tbnz	w8, #5, 40c948 <ferror@plt+0xa248>
  40c864:	cbz	w24, 40c7d8 <ferror@plt+0xa0d8>
  40c868:	b	40c9d0 <ferror@plt+0xa2d0>
  40c86c:	bl	402650 <__errno_location@plt>
  40c870:	mov	x24, x0
  40c874:	ldr	w0, [x0]
  40c878:	cmp	w0, #0x4
  40c87c:	b.eq	40c7d8 <ferror@plt+0xa0d8>  // b.none
  40c880:	cmp	w0, #0xb
  40c884:	b.eq	40c7d8 <ferror@plt+0xa0d8>  // b.none
  40c888:	ldr	x25, [x28]
  40c88c:	bl	402390 <strerror@plt>
  40c890:	ldr	w3, [x24]
  40c894:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c898:	mov	x2, x0
  40c89c:	mov	x0, x25
  40c8a0:	add	x1, x1, #0xcc9
  40c8a4:	bl	4026c0 <fprintf@plt>
  40c8a8:	ldr	w8, [x24]
  40c8ac:	cmp	w8, #0x69
  40c8b0:	b.eq	40c7d8 <ferror@plt+0xa0d8>  // b.none
  40c8b4:	b	40c984 <ferror@plt+0xa284>
  40c8b8:	ldur	x10, [x29, #-64]
  40c8bc:	str	w23, [sp, #8]
  40c8c0:	cbz	x10, 40c80c <ferror@plt+0xa10c>
  40c8c4:	ldur	x8, [x29, #-56]
  40c8c8:	cmp	x8, #0x10
  40c8cc:	b.cc	40c80c <ferror@plt+0xa10c>  // b.lo, b.ul, b.last
  40c8d0:	add	x8, x10, x8
  40c8d4:	mov	x9, x10
  40c8d8:	ldr	w10, [x10, #8]
  40c8dc:	cmp	w10, #0x10e
  40c8e0:	b.ne	40c904 <ferror@plt+0xa204>  // b.any
  40c8e4:	ldr	w10, [x9, #12]
  40c8e8:	cmp	w10, #0x8
  40c8ec:	b.ne	40c904 <ferror@plt+0xa204>  // b.any
  40c8f0:	ldr	x10, [x9]
  40c8f4:	cmp	x10, #0x14
  40c8f8:	b.ne	40c904 <ferror@plt+0xa204>  // b.any
  40c8fc:	ldr	w10, [x9, #16]
  40c900:	str	w10, [sp, #8]
  40c904:	ldr	x10, [x9]
  40c908:	cmp	x10, #0x10
  40c90c:	b.cc	40c80c <ferror@plt+0xa10c>  // b.lo, b.ul, b.last
  40c910:	add	x10, x10, #0x7
  40c914:	and	x10, x10, #0xfffffffffffffff8
  40c918:	add	x10, x9, x10
  40c91c:	add	x11, x10, #0x10
  40c920:	cmp	x11, x8
  40c924:	b.hi	40c80c <ferror@plt+0xa10c>  // b.pmore
  40c928:	ldr	x11, [x10]
  40c92c:	add	x11, x11, #0x7
  40c930:	and	x11, x11, #0xfffffffffffffff8
  40c934:	add	x11, x10, x11
  40c938:	cmp	x11, x8
  40c93c:	b.hi	40c80c <ferror@plt+0xa10c>  // b.pmore
  40c940:	cbnz	x9, 40c8d4 <ferror@plt+0xa1d4>
  40c944:	b	40c80c <ferror@plt+0xa10c>
  40c948:	ldr	x3, [x28]
  40c94c:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c950:	mov	w1, #0x12                  	// #18
  40c954:	mov	w2, #0x1                   	// #1
  40c958:	add	x0, x0, #0xd46
  40c95c:	bl	4024f0 <fwrite@plt>
  40c960:	b	40c7d8 <ferror@plt+0xa0d8>
  40c964:	ldrb	w8, [x27, #48]
  40c968:	ldr	x3, [x28]
  40c96c:	tbz	w8, #5, 40c9e4 <ferror@plt+0xa2e4>
  40c970:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c974:	add	x0, x0, #0xd15
  40c978:	mov	w1, #0x12                  	// #18
  40c97c:	mov	w2, #0x1                   	// #1
  40c980:	bl	4024f0 <fwrite@plt>
  40c984:	mov	w0, #0xffffffff            	// #-1
  40c988:	add	sp, sp, #0x6, lsl #12
  40c98c:	add	sp, sp, #0x70
  40c990:	ldp	x20, x19, [sp, #80]
  40c994:	ldp	x22, x21, [sp, #64]
  40c998:	ldp	x24, x23, [sp, #48]
  40c99c:	ldp	x26, x25, [sp, #32]
  40c9a0:	ldp	x28, x27, [sp, #16]
  40c9a4:	ldp	x29, x30, [sp], #96
  40c9a8:	ret
  40c9ac:	ldr	x3, [x28]
  40c9b0:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40c9b4:	add	x0, x0, #0xce8
  40c9b8:	mov	w1, #0xf                   	// #15
  40c9bc:	b	40c97c <ferror@plt+0xa27c>
  40c9c0:	ldr	x0, [x28]
  40c9c4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c9c8:	add	x1, x1, #0xcf8
  40c9cc:	b	40c9f4 <ferror@plt+0xa2f4>
  40c9d0:	ldr	x0, [x28]
  40c9d4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c9d8:	add	x1, x1, #0xd59
  40c9dc:	mov	w2, w24
  40c9e0:	b	40c9f4 <ferror@plt+0xa2f4>
  40c9e4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40c9e8:	add	x1, x1, #0xd28
  40c9ec:	mov	x0, x3
  40c9f0:	mov	w2, w26
  40c9f4:	bl	4026c0 <fprintf@plt>
  40c9f8:	mov	w0, #0x1                   	// #1
  40c9fc:	bl	4020b0 <exit@plt>
  40ca00:	stp	x29, x30, [sp, #-64]!
  40ca04:	stp	x28, x23, [sp, #16]
  40ca08:	stp	x22, x21, [sp, #32]
  40ca0c:	stp	x20, x19, [sp, #48]
  40ca10:	mov	x29, sp
  40ca14:	sub	sp, sp, #0x4, lsl #12
  40ca18:	mov	x8, sp
  40ca1c:	mov	x20, x2
  40ca20:	mov	x21, x1
  40ca24:	mov	x19, x0
  40ca28:	add	x22, x8, #0x10
  40ca2c:	mov	x0, sp
  40ca30:	mov	w1, #0x1                   	// #1
  40ca34:	mov	w2, #0x10                  	// #16
  40ca38:	mov	x3, x19
  40ca3c:	bl	402450 <fread@plt>
  40ca40:	cmp	x0, #0x10
  40ca44:	b.ne	40cac8 <ferror@plt+0xa3c8>  // b.any
  40ca48:	ldr	w23, [sp]
  40ca4c:	cmp	w23, #0x4, lsl #12
  40ca50:	b.hi	40ca98 <ferror@plt+0xa398>  // b.pmore
  40ca54:	sub	w8, w23, #0x10
  40ca58:	tbnz	w8, #31, 40ca98 <ferror@plt+0xa398>
  40ca5c:	sub	w8, w23, #0xd
  40ca60:	and	w23, w8, #0xfffffffc
  40ca64:	mov	w1, #0x1                   	// #1
  40ca68:	mov	x0, x22
  40ca6c:	mov	x2, x23
  40ca70:	mov	x3, x19
  40ca74:	bl	402450 <fread@plt>
  40ca78:	cmp	x0, x23
  40ca7c:	b.ne	40cae0 <ferror@plt+0xa3e0>  // b.any
  40ca80:	mov	x1, sp
  40ca84:	mov	x0, xzr
  40ca88:	mov	x2, x20
  40ca8c:	blr	x21
  40ca90:	tbz	w0, #31, 40ca2c <ferror@plt+0xa32c>
  40ca94:	b	40cafc <ferror@plt+0xa3fc>
  40ca98:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40ca9c:	ldr	x8, [x8, #3992]
  40caa0:	mov	x0, x19
  40caa4:	ldr	x20, [x8]
  40caa8:	bl	402140 <ftell@plt>
  40caac:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40cab0:	mov	x3, x0
  40cab4:	add	x1, x1, #0xda9
  40cab8:	mov	x0, x20
  40cabc:	mov	w2, w23
  40cac0:	bl	4026c0 <fprintf@plt>
  40cac4:	b	40caf8 <ferror@plt+0xa3f8>
  40cac8:	cbnz	x0, 40cae0 <ferror@plt+0xa3e0>
  40cacc:	mov	x0, x19
  40cad0:	bl	4023f0 <feof@plt>
  40cad4:	cbz	w0, 40cae0 <ferror@plt+0xa3e0>
  40cad8:	mov	w0, wzr
  40cadc:	b	40cafc <ferror@plt+0xa3fc>
  40cae0:	mov	x0, x19
  40cae4:	bl	402700 <ferror@plt>
  40cae8:	cbnz	w0, 40cb14 <ferror@plt+0xa414>
  40caec:	mov	x0, x19
  40caf0:	bl	4023f0 <feof@plt>
  40caf4:	cbnz	w0, 40cb2c <ferror@plt+0xa42c>
  40caf8:	mov	w0, #0xffffffff            	// #-1
  40cafc:	add	sp, sp, #0x4, lsl #12
  40cb00:	ldp	x20, x19, [sp, #48]
  40cb04:	ldp	x22, x21, [sp, #32]
  40cb08:	ldp	x28, x23, [sp, #16]
  40cb0c:	ldp	x29, x30, [sp], #64
  40cb10:	ret
  40cb14:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40cb18:	add	x0, x0, #0xd70
  40cb1c:	bl	4020c0 <perror@plt>
  40cb20:	mov	x0, x19
  40cb24:	bl	4023f0 <feof@plt>
  40cb28:	cbz	w0, 40caf8 <ferror@plt+0xa3f8>
  40cb2c:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40cb30:	ldr	x8, [x8, #3992]
  40cb34:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40cb38:	add	x0, x0, #0xd86
  40cb3c:	mov	w1, #0x22                  	// #34
  40cb40:	ldr	x3, [x8]
  40cb44:	mov	w2, #0x1                   	// #1
  40cb48:	bl	4024f0 <fwrite@plt>
  40cb4c:	b	40caf8 <ferror@plt+0xa3f8>
  40cb50:	stp	x29, x30, [sp, #-16]!
  40cb54:	ldr	w9, [x0]
  40cb58:	mov	x29, sp
  40cb5c:	add	w9, w9, #0x3
  40cb60:	and	x10, x9, #0xfffffffc
  40cb64:	add	w9, w10, #0x4
  40cb68:	cmp	w9, w1
  40cb6c:	b.hi	40cb94 <ferror@plt+0xa494>  // b.pmore
  40cb70:	mov	w8, wzr
  40cb74:	add	x10, x0, x10
  40cb78:	mov	w11, #0x4                   	// #4
  40cb7c:	strh	w2, [x10, #2]
  40cb80:	strh	w11, [x10]
  40cb84:	str	w9, [x0]
  40cb88:	mov	w0, w8
  40cb8c:	ldp	x29, x30, [sp], #16
  40cb90:	ret
  40cb94:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40cb98:	ldr	x9, [x9, #3992]
  40cb9c:	mov	w8, w1
  40cba0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40cba4:	add	x1, x1, #0xdcc
  40cba8:	ldr	x0, [x9]
  40cbac:	mov	w2, w8
  40cbb0:	bl	4026c0 <fprintf@plt>
  40cbb4:	mov	w8, #0xffffffff            	// #-1
  40cbb8:	mov	w0, w8
  40cbbc:	ldp	x29, x30, [sp], #16
  40cbc0:	ret
  40cbc4:	stp	x29, x30, [sp, #-32]!
  40cbc8:	stp	x20, x19, [sp, #16]
  40cbcc:	ldr	w9, [x0]
  40cbd0:	add	w10, w4, #0x7
  40cbd4:	and	w10, w10, #0xfffffffc
  40cbd8:	mov	x29, sp
  40cbdc:	add	w9, w9, #0x3
  40cbe0:	and	x9, x9, #0xfffffffc
  40cbe4:	add	w20, w9, w10
  40cbe8:	cmp	w20, w1
  40cbec:	b.hi	40cc2c <ferror@plt+0xa52c>  // b.pmore
  40cbf0:	mov	x19, x0
  40cbf4:	add	x8, x0, x9
  40cbf8:	add	w9, w4, #0x4
  40cbfc:	strh	w2, [x8, #2]
  40cc00:	strh	w9, [x8]
  40cc04:	cbz	w4, 40cc18 <ferror@plt+0xa518>
  40cc08:	sxtw	x2, w4
  40cc0c:	add	x0, x8, #0x4
  40cc10:	mov	x1, x3
  40cc14:	bl	402070 <memcpy@plt>
  40cc18:	mov	w0, wzr
  40cc1c:	str	w20, [x19]
  40cc20:	ldp	x20, x19, [sp, #16]
  40cc24:	ldp	x29, x30, [sp], #32
  40cc28:	ret
  40cc2c:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40cc30:	ldr	x9, [x9, #3992]
  40cc34:	mov	w8, w1
  40cc38:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40cc3c:	add	x1, x1, #0xdcc
  40cc40:	ldr	x0, [x9]
  40cc44:	mov	w2, w8
  40cc48:	bl	4026c0 <fprintf@plt>
  40cc4c:	mov	w0, #0xffffffff            	// #-1
  40cc50:	ldp	x20, x19, [sp, #16]
  40cc54:	ldp	x29, x30, [sp], #32
  40cc58:	ret
  40cc5c:	stp	x29, x30, [sp, #-16]!
  40cc60:	ldr	w9, [x0]
  40cc64:	mov	x29, sp
  40cc68:	add	w9, w9, #0x3
  40cc6c:	and	x10, x9, #0xfffffffc
  40cc70:	add	w9, w10, #0x8
  40cc74:	cmp	w9, w1
  40cc78:	b.hi	40cca4 <ferror@plt+0xa5a4>  // b.pmore
  40cc7c:	mov	w8, wzr
  40cc80:	add	x10, x0, x10
  40cc84:	mov	w11, #0x5                   	// #5
  40cc88:	strh	w2, [x10, #2]
  40cc8c:	strh	w11, [x10]
  40cc90:	strb	w3, [x10, #4]
  40cc94:	str	w9, [x0]
  40cc98:	mov	w0, w8
  40cc9c:	ldp	x29, x30, [sp], #16
  40cca0:	ret
  40cca4:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40cca8:	ldr	x9, [x9, #3992]
  40ccac:	mov	w8, w1
  40ccb0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40ccb4:	add	x1, x1, #0xdcc
  40ccb8:	ldr	x0, [x9]
  40ccbc:	mov	w2, w8
  40ccc0:	bl	4026c0 <fprintf@plt>
  40ccc4:	mov	w8, #0xffffffff            	// #-1
  40ccc8:	mov	w0, w8
  40cccc:	ldp	x29, x30, [sp], #16
  40ccd0:	ret
  40ccd4:	stp	x29, x30, [sp, #-16]!
  40ccd8:	ldr	w9, [x0]
  40ccdc:	mov	x29, sp
  40cce0:	add	w9, w9, #0x3
  40cce4:	and	x10, x9, #0xfffffffc
  40cce8:	add	w9, w10, #0x8
  40ccec:	cmp	w9, w1
  40ccf0:	b.hi	40cd1c <ferror@plt+0xa61c>  // b.pmore
  40ccf4:	mov	w8, wzr
  40ccf8:	add	x10, x0, x10
  40ccfc:	mov	w11, #0x6                   	// #6
  40cd00:	strh	w2, [x10, #2]
  40cd04:	strh	w11, [x10]
  40cd08:	strh	w3, [x10, #4]
  40cd0c:	str	w9, [x0]
  40cd10:	mov	w0, w8
  40cd14:	ldp	x29, x30, [sp], #16
  40cd18:	ret
  40cd1c:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40cd20:	ldr	x9, [x9, #3992]
  40cd24:	mov	w8, w1
  40cd28:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40cd2c:	add	x1, x1, #0xdcc
  40cd30:	ldr	x0, [x9]
  40cd34:	mov	w2, w8
  40cd38:	bl	4026c0 <fprintf@plt>
  40cd3c:	mov	w8, #0xffffffff            	// #-1
  40cd40:	mov	w0, w8
  40cd44:	ldp	x29, x30, [sp], #16
  40cd48:	ret
  40cd4c:	stp	x29, x30, [sp, #-16]!
  40cd50:	ldr	w9, [x0]
  40cd54:	mov	x29, sp
  40cd58:	add	w9, w9, #0x3
  40cd5c:	and	x10, x9, #0xfffffffc
  40cd60:	add	w9, w10, #0x8
  40cd64:	cmp	w9, w1
  40cd68:	b.hi	40cd94 <ferror@plt+0xa694>  // b.pmore
  40cd6c:	mov	w8, wzr
  40cd70:	add	x10, x0, x10
  40cd74:	mov	w11, #0x8                   	// #8
  40cd78:	strh	w2, [x10, #2]
  40cd7c:	strh	w11, [x10]
  40cd80:	str	w3, [x10, #4]
  40cd84:	str	w9, [x0]
  40cd88:	mov	w0, w8
  40cd8c:	ldp	x29, x30, [sp], #16
  40cd90:	ret
  40cd94:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40cd98:	ldr	x9, [x9, #3992]
  40cd9c:	mov	w8, w1
  40cda0:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40cda4:	add	x1, x1, #0xdcc
  40cda8:	ldr	x0, [x9]
  40cdac:	mov	w2, w8
  40cdb0:	bl	4026c0 <fprintf@plt>
  40cdb4:	mov	w8, #0xffffffff            	// #-1
  40cdb8:	mov	w0, w8
  40cdbc:	ldp	x29, x30, [sp], #16
  40cdc0:	ret
  40cdc4:	stp	x29, x30, [sp, #-16]!
  40cdc8:	ldr	w9, [x0]
  40cdcc:	mov	x29, sp
  40cdd0:	add	w9, w9, #0x3
  40cdd4:	and	x10, x9, #0xfffffffc
  40cdd8:	add	w9, w10, #0xc
  40cddc:	cmp	w9, w1
  40cde0:	b.hi	40ce0c <ferror@plt+0xa70c>  // b.pmore
  40cde4:	mov	w8, wzr
  40cde8:	add	x10, x0, x10
  40cdec:	mov	w11, #0xc                   	// #12
  40cdf0:	strh	w2, [x10, #2]
  40cdf4:	strh	w11, [x10]
  40cdf8:	stur	x3, [x10, #4]
  40cdfc:	str	w9, [x0]
  40ce00:	mov	w0, w8
  40ce04:	ldp	x29, x30, [sp], #16
  40ce08:	ret
  40ce0c:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40ce10:	ldr	x9, [x9, #3992]
  40ce14:	mov	w8, w1
  40ce18:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40ce1c:	add	x1, x1, #0xdcc
  40ce20:	ldr	x0, [x9]
  40ce24:	mov	w2, w8
  40ce28:	bl	4026c0 <fprintf@plt>
  40ce2c:	mov	w8, #0xffffffff            	// #-1
  40ce30:	mov	w0, w8
  40ce34:	ldp	x29, x30, [sp], #16
  40ce38:	ret
  40ce3c:	stp	x29, x30, [sp, #-64]!
  40ce40:	stp	x20, x19, [sp, #48]
  40ce44:	mov	x19, x0
  40ce48:	mov	x0, x3
  40ce4c:	str	x23, [sp, #16]
  40ce50:	stp	x22, x21, [sp, #32]
  40ce54:	mov	x29, sp
  40ce58:	mov	x20, x3
  40ce5c:	mov	w21, w2
  40ce60:	mov	w22, w1
  40ce64:	bl	4020a0 <strlen@plt>
  40ce68:	ldr	w8, [x19]
  40ce6c:	add	w9, w0, #0x8
  40ce70:	and	w9, w9, #0xfffffffc
  40ce74:	add	w8, w8, #0x3
  40ce78:	and	x8, x8, #0xfffffffc
  40ce7c:	add	w23, w8, w9
  40ce80:	cmp	w23, w22
  40ce84:	b.hi	40cecc <ferror@plt+0xa7cc>  // b.pmore
  40ce88:	add	w9, w0, #0x1
  40ce8c:	sxtw	x2, w9
  40ce90:	add	x8, x19, x8
  40ce94:	add	w9, w2, #0x4
  40ce98:	strh	w21, [x8, #2]
  40ce9c:	strh	w9, [x8]
  40cea0:	cbz	w2, 40ceb0 <ferror@plt+0xa7b0>
  40cea4:	add	x0, x8, #0x4
  40cea8:	mov	x1, x20
  40ceac:	bl	402070 <memcpy@plt>
  40ceb0:	mov	w0, wzr
  40ceb4:	str	w23, [x19]
  40ceb8:	ldp	x20, x19, [sp, #48]
  40cebc:	ldp	x22, x21, [sp, #32]
  40cec0:	ldr	x23, [sp, #16]
  40cec4:	ldp	x29, x30, [sp], #64
  40cec8:	ret
  40cecc:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40ced0:	ldr	x8, [x8, #3992]
  40ced4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40ced8:	add	x1, x1, #0xdcc
  40cedc:	mov	w2, w22
  40cee0:	ldr	x0, [x8]
  40cee4:	bl	4026c0 <fprintf@plt>
  40cee8:	mov	w0, #0xffffffff            	// #-1
  40ceec:	b	40ceb8 <ferror@plt+0xa7b8>
  40cef0:	stp	x29, x30, [sp, #-48]!
  40cef4:	stp	x22, x21, [sp, #16]
  40cef8:	stp	x20, x19, [sp, #32]
  40cefc:	ldr	w9, [x0]
  40cf00:	add	w10, w3, #0x3
  40cf04:	and	w22, w10, #0xfffffffc
  40cf08:	mov	x29, sp
  40cf0c:	add	w9, w9, #0x3
  40cf10:	and	w9, w9, #0xfffffffc
  40cf14:	add	w10, w9, w22
  40cf18:	cmp	w10, w1
  40cf1c:	b.hi	40cf84 <ferror@plt+0xa884>  // b.pmore
  40cf20:	mov	w20, w3
  40cf24:	sxtw	x21, w20
  40cf28:	mov	x19, x0
  40cf2c:	add	x0, x0, w9, uxtw
  40cf30:	mov	x1, x2
  40cf34:	mov	x2, x21
  40cf38:	bl	402070 <memcpy@plt>
  40cf3c:	ldr	w8, [x19]
  40cf40:	sub	w2, w22, w20
  40cf44:	mov	w1, wzr
  40cf48:	add	w8, w8, #0x3
  40cf4c:	and	w8, w8, #0xfffffffc
  40cf50:	add	x8, x19, x8
  40cf54:	add	x0, x8, x21
  40cf58:	bl	4022c0 <memset@plt>
  40cf5c:	ldr	w8, [x19]
  40cf60:	mov	w0, wzr
  40cf64:	add	w8, w8, #0x3
  40cf68:	and	w8, w8, #0xfffffffc
  40cf6c:	add	w8, w8, w22
  40cf70:	str	w8, [x19]
  40cf74:	ldp	x20, x19, [sp, #32]
  40cf78:	ldp	x22, x21, [sp, #16]
  40cf7c:	ldp	x29, x30, [sp], #48
  40cf80:	ret
  40cf84:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40cf88:	ldr	x9, [x9, #3992]
  40cf8c:	mov	w8, w1
  40cf90:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40cf94:	add	x1, x1, #0xdfb
  40cf98:	ldr	x0, [x9]
  40cf9c:	mov	w2, w8
  40cfa0:	bl	4026c0 <fprintf@plt>
  40cfa4:	mov	w0, #0xffffffff            	// #-1
  40cfa8:	ldp	x20, x19, [sp, #32]
  40cfac:	ldp	x22, x21, [sp, #16]
  40cfb0:	ldp	x29, x30, [sp], #48
  40cfb4:	ret
  40cfb8:	stp	x29, x30, [sp, #-32]!
  40cfbc:	ldr	w9, [x0]
  40cfc0:	str	x19, [sp, #16]
  40cfc4:	mov	x29, sp
  40cfc8:	add	w9, w9, #0x3
  40cfcc:	and	w10, w9, #0xfffffffc
  40cfd0:	add	w9, w10, #0x4
  40cfd4:	cmp	w9, w1
  40cfd8:	add	x19, x0, x10
  40cfdc:	b.hi	40d000 <ferror@plt+0xa900>  // b.pmore
  40cfe0:	mov	w8, #0x4                   	// #4
  40cfe4:	strh	w2, [x19, #2]
  40cfe8:	strh	w8, [x19]
  40cfec:	str	w9, [x0]
  40cff0:	mov	x0, x19
  40cff4:	ldr	x19, [sp, #16]
  40cff8:	ldp	x29, x30, [sp], #32
  40cffc:	ret
  40d000:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40d004:	ldr	x9, [x9, #3992]
  40d008:	mov	w8, w1
  40d00c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d010:	add	x1, x1, #0xdcc
  40d014:	ldr	x0, [x9]
  40d018:	mov	w2, w8
  40d01c:	bl	4026c0 <fprintf@plt>
  40d020:	mov	x0, x19
  40d024:	ldr	x19, [sp, #16]
  40d028:	ldp	x29, x30, [sp], #32
  40d02c:	ret
  40d030:	ldr	w8, [x0]
  40d034:	add	w9, w8, #0x3
  40d038:	and	w9, w9, #0xfffc
  40d03c:	add	w9, w0, w9
  40d040:	sub	w9, w9, w1
  40d044:	mov	w0, w8
  40d048:	strh	w9, [x1]
  40d04c:	ret
  40d050:	stp	x29, x30, [sp, #-64]!
  40d054:	stp	x22, x21, [sp, #32]
  40d058:	stp	x20, x19, [sp, #48]
  40d05c:	ldr	w8, [x0]
  40d060:	add	w9, w4, #0x7
  40d064:	and	w9, w9, #0xfffffffc
  40d068:	str	x23, [sp, #16]
  40d06c:	add	w8, w8, #0x3
  40d070:	and	w8, w8, #0xfffffffc
  40d074:	add	w23, w8, w9
  40d078:	mov	w20, w2
  40d07c:	mov	w22, w1
  40d080:	mov	x21, x0
  40d084:	cmp	w23, w1
  40d088:	add	x19, x0, x8
  40d08c:	mov	x29, sp
  40d090:	b.hi	40d0f8 <ferror@plt+0xa9f8>  // b.pmore
  40d094:	add	w8, w4, #0x4
  40d098:	strh	w20, [x19, #2]
  40d09c:	strh	w8, [x19]
  40d0a0:	cbz	w4, 40d0b4 <ferror@plt+0xa9b4>
  40d0a4:	sxtw	x2, w4
  40d0a8:	add	x0, x19, #0x4
  40d0ac:	mov	x1, x3
  40d0b0:	bl	402070 <memcpy@plt>
  40d0b4:	str	w23, [x21]
  40d0b8:	add	w8, w23, #0x3
  40d0bc:	and	w9, w8, #0xfffffffc
  40d0c0:	add	w8, w9, #0x4
  40d0c4:	cmp	w8, w22
  40d0c8:	b.hi	40d11c <ferror@plt+0xaa1c>  // b.pmore
  40d0cc:	add	x9, x21, x9
  40d0d0:	mov	w10, #0x4                   	// #4
  40d0d4:	strh	w20, [x9, #2]
  40d0d8:	strh	w10, [x9]
  40d0dc:	str	w8, [x21]
  40d0e0:	mov	x0, x19
  40d0e4:	ldp	x20, x19, [sp, #48]
  40d0e8:	ldp	x22, x21, [sp, #32]
  40d0ec:	ldr	x23, [sp, #16]
  40d0f0:	ldp	x29, x30, [sp], #64
  40d0f4:	ret
  40d0f8:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40d0fc:	ldr	x8, [x8, #3992]
  40d100:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d104:	add	x1, x1, #0xdcc
  40d108:	mov	w2, w22
  40d10c:	ldr	x0, [x8]
  40d110:	bl	4026c0 <fprintf@plt>
  40d114:	ldr	w23, [x21]
  40d118:	b	40d0b8 <ferror@plt+0xa9b8>
  40d11c:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40d120:	ldr	x8, [x8, #3992]
  40d124:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d128:	add	x1, x1, #0xdcc
  40d12c:	mov	w2, w22
  40d130:	ldr	x0, [x8]
  40d134:	bl	4026c0 <fprintf@plt>
  40d138:	b	40d0e0 <ferror@plt+0xa9e0>
  40d13c:	ldrh	w9, [x1]
  40d140:	ldr	w8, [x0]
  40d144:	add	w9, w9, #0x3
  40d148:	add	w10, w8, #0x3
  40d14c:	and	x9, x9, #0x1fffc
  40d150:	and	w10, w10, #0xfffffffc
  40d154:	add	x9, x1, x9
  40d158:	add	w10, w0, w10
  40d15c:	sub	w11, w10, w1
  40d160:	sub	w10, w10, w9
  40d164:	mov	w0, w8
  40d168:	strh	w11, [x1]
  40d16c:	strh	w10, [x9]
  40d170:	ret
  40d174:	stp	x29, x30, [sp, #-16]!
  40d178:	ldrh	w9, [x0]
  40d17c:	mov	x29, sp
  40d180:	add	w9, w9, #0x3
  40d184:	and	x9, x9, #0x1fffc
  40d188:	add	w10, w9, #0x8
  40d18c:	cmp	w10, w1
  40d190:	b.hi	40d1c8 <ferror@plt+0xaac8>  // b.pmore
  40d194:	add	x9, x0, x9
  40d198:	mov	w10, #0x8                   	// #8
  40d19c:	strh	w2, [x9, #2]
  40d1a0:	strh	w10, [x9]
  40d1a4:	str	w3, [x9, #4]
  40d1a8:	ldrh	w9, [x0]
  40d1ac:	mov	w8, wzr
  40d1b0:	add	w9, w9, #0xb
  40d1b4:	and	w9, w9, #0xfffc
  40d1b8:	strh	w9, [x0]
  40d1bc:	mov	w0, w8
  40d1c0:	ldp	x29, x30, [sp], #16
  40d1c4:	ret
  40d1c8:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40d1cc:	ldr	x9, [x9, #3992]
  40d1d0:	mov	w8, w1
  40d1d4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d1d8:	add	x1, x1, #0xe29
  40d1dc:	ldr	x0, [x9]
  40d1e0:	mov	w2, w8
  40d1e4:	bl	4026c0 <fprintf@plt>
  40d1e8:	mov	w8, #0xffffffff            	// #-1
  40d1ec:	mov	w0, w8
  40d1f0:	ldp	x29, x30, [sp], #16
  40d1f4:	ret
  40d1f8:	stp	x29, x30, [sp, #-32]!
  40d1fc:	stp	x20, x19, [sp, #16]
  40d200:	ldrh	w9, [x0]
  40d204:	add	w10, w4, #0x7
  40d208:	and	w20, w10, #0xfffffffc
  40d20c:	mov	x29, sp
  40d210:	add	w9, w9, #0x3
  40d214:	and	x9, x9, #0x1fffc
  40d218:	add	w10, w9, w20
  40d21c:	cmp	w10, w1
  40d220:	b.hi	40d270 <ferror@plt+0xab70>  // b.pmore
  40d224:	mov	x19, x0
  40d228:	add	x8, x0, x9
  40d22c:	add	w9, w4, #0x4
  40d230:	strh	w2, [x8, #2]
  40d234:	strh	w9, [x8]
  40d238:	cbz	w4, 40d24c <ferror@plt+0xab4c>
  40d23c:	sxtw	x2, w4
  40d240:	add	x0, x8, #0x4
  40d244:	mov	x1, x3
  40d248:	bl	402070 <memcpy@plt>
  40d24c:	ldrh	w8, [x19]
  40d250:	mov	w0, wzr
  40d254:	add	w8, w8, #0x3
  40d258:	and	w8, w8, #0xfffc
  40d25c:	add	w8, w8, w20
  40d260:	strh	w8, [x19]
  40d264:	ldp	x20, x19, [sp, #16]
  40d268:	ldp	x29, x30, [sp], #32
  40d26c:	ret
  40d270:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40d274:	ldr	x9, [x9, #3992]
  40d278:	mov	w8, w1
  40d27c:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d280:	add	x1, x1, #0xe5e
  40d284:	ldr	x0, [x9]
  40d288:	mov	w2, w8
  40d28c:	bl	4026c0 <fprintf@plt>
  40d290:	mov	w0, #0xffffffff            	// #-1
  40d294:	ldp	x20, x19, [sp, #16]
  40d298:	ldp	x29, x30, [sp], #32
  40d29c:	ret
  40d2a0:	stp	x29, x30, [sp, #-16]!
  40d2a4:	ldrh	w9, [x0]
  40d2a8:	mov	x29, sp
  40d2ac:	add	w9, w9, #0x3
  40d2b0:	and	x9, x9, #0x1fffc
  40d2b4:	add	w10, w9, #0x8
  40d2b8:	cmp	w10, w1
  40d2bc:	b.hi	40d2f4 <ferror@plt+0xabf4>  // b.pmore
  40d2c0:	add	x9, x0, x9
  40d2c4:	mov	w10, #0x5                   	// #5
  40d2c8:	strh	w2, [x9, #2]
  40d2cc:	strh	w10, [x9]
  40d2d0:	strb	w3, [x9, #4]
  40d2d4:	ldrh	w9, [x0]
  40d2d8:	mov	w8, wzr
  40d2dc:	add	w9, w9, #0xb
  40d2e0:	and	w9, w9, #0xfffc
  40d2e4:	strh	w9, [x0]
  40d2e8:	mov	w0, w8
  40d2ec:	ldp	x29, x30, [sp], #16
  40d2f0:	ret
  40d2f4:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40d2f8:	ldr	x9, [x9, #3992]
  40d2fc:	mov	w8, w1
  40d300:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d304:	add	x1, x1, #0xe5e
  40d308:	ldr	x0, [x9]
  40d30c:	mov	w2, w8
  40d310:	bl	4026c0 <fprintf@plt>
  40d314:	mov	w8, #0xffffffff            	// #-1
  40d318:	mov	w0, w8
  40d31c:	ldp	x29, x30, [sp], #16
  40d320:	ret
  40d324:	stp	x29, x30, [sp, #-16]!
  40d328:	ldrh	w9, [x0]
  40d32c:	mov	x29, sp
  40d330:	add	w9, w9, #0x3
  40d334:	and	x9, x9, #0x1fffc
  40d338:	add	w10, w9, #0x8
  40d33c:	cmp	w10, w1
  40d340:	b.hi	40d378 <ferror@plt+0xac78>  // b.pmore
  40d344:	add	x9, x0, x9
  40d348:	mov	w10, #0x6                   	// #6
  40d34c:	strh	w2, [x9, #2]
  40d350:	strh	w10, [x9]
  40d354:	strh	w3, [x9, #4]
  40d358:	ldrh	w9, [x0]
  40d35c:	mov	w8, wzr
  40d360:	add	w9, w9, #0xb
  40d364:	and	w9, w9, #0xfffc
  40d368:	strh	w9, [x0]
  40d36c:	mov	w0, w8
  40d370:	ldp	x29, x30, [sp], #16
  40d374:	ret
  40d378:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40d37c:	ldr	x9, [x9, #3992]
  40d380:	mov	w8, w1
  40d384:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d388:	add	x1, x1, #0xe5e
  40d38c:	ldr	x0, [x9]
  40d390:	mov	w2, w8
  40d394:	bl	4026c0 <fprintf@plt>
  40d398:	mov	w8, #0xffffffff            	// #-1
  40d39c:	mov	w0, w8
  40d3a0:	ldp	x29, x30, [sp], #16
  40d3a4:	ret
  40d3a8:	stp	x29, x30, [sp, #-16]!
  40d3ac:	ldrh	w9, [x0]
  40d3b0:	mov	x29, sp
  40d3b4:	add	w9, w9, #0x3
  40d3b8:	and	x9, x9, #0x1fffc
  40d3bc:	add	w10, w9, #0xc
  40d3c0:	cmp	w10, w1
  40d3c4:	b.hi	40d3fc <ferror@plt+0xacfc>  // b.pmore
  40d3c8:	add	x9, x0, x9
  40d3cc:	mov	w10, #0xc                   	// #12
  40d3d0:	strh	w2, [x9, #2]
  40d3d4:	strh	w10, [x9]
  40d3d8:	stur	x3, [x9, #4]
  40d3dc:	ldrh	w9, [x0]
  40d3e0:	mov	w8, wzr
  40d3e4:	add	w9, w9, #0xf
  40d3e8:	and	w9, w9, #0xfffc
  40d3ec:	strh	w9, [x0]
  40d3f0:	mov	w0, w8
  40d3f4:	ldp	x29, x30, [sp], #16
  40d3f8:	ret
  40d3fc:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40d400:	ldr	x9, [x9, #3992]
  40d404:	mov	w8, w1
  40d408:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d40c:	add	x1, x1, #0xe5e
  40d410:	ldr	x0, [x9]
  40d414:	mov	w2, w8
  40d418:	bl	4026c0 <fprintf@plt>
  40d41c:	mov	w8, #0xffffffff            	// #-1
  40d420:	mov	w0, w8
  40d424:	ldp	x29, x30, [sp], #16
  40d428:	ret
  40d42c:	stp	x29, x30, [sp, #-32]!
  40d430:	ldrh	w9, [x0]
  40d434:	str	x19, [sp, #16]
  40d438:	mov	x29, sp
  40d43c:	add	w9, w9, #0x3
  40d440:	and	x9, x9, #0x1fffc
  40d444:	add	w10, w9, #0x4
  40d448:	cmp	w10, w1
  40d44c:	add	x19, x0, x9
  40d450:	b.hi	40d48c <ferror@plt+0xad8c>  // b.pmore
  40d454:	mov	w8, #0x4                   	// #4
  40d458:	strh	w2, [x19, #2]
  40d45c:	strh	w8, [x19]
  40d460:	ldrh	w8, [x0]
  40d464:	add	w8, w8, #0x7
  40d468:	and	w8, w8, #0xfffc
  40d46c:	strh	w8, [x0]
  40d470:	ldrh	w8, [x19, #2]
  40d474:	mov	x0, x19
  40d478:	orr	w8, w8, #0x8000
  40d47c:	strh	w8, [x19, #2]
  40d480:	ldr	x19, [sp, #16]
  40d484:	ldp	x29, x30, [sp], #32
  40d488:	ret
  40d48c:	adrp	x9, 41f000 <ferror@plt+0x1c900>
  40d490:	ldr	x9, [x9, #3992]
  40d494:	mov	w8, w1
  40d498:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d49c:	add	x1, x1, #0xe5e
  40d4a0:	ldr	x0, [x9]
  40d4a4:	mov	w2, w8
  40d4a8:	bl	4026c0 <fprintf@plt>
  40d4ac:	b	40d470 <ferror@plt+0xad70>
  40d4b0:	ldrh	w8, [x0]
  40d4b4:	add	w8, w8, #0x3
  40d4b8:	and	w8, w8, #0xfffc
  40d4bc:	add	w8, w0, w8
  40d4c0:	sub	w8, w8, w1
  40d4c4:	strh	w8, [x1]
  40d4c8:	ldrh	w0, [x0]
  40d4cc:	ret
  40d4d0:	stp	x29, x30, [sp, #-48]!
  40d4d4:	add	w8, w1, #0x1
  40d4d8:	stp	x22, x21, [sp, #16]
  40d4dc:	stp	x20, x19, [sp, #32]
  40d4e0:	mov	x20, x2
  40d4e4:	mov	w21, w1
  40d4e8:	sbfiz	x2, x8, #3, #32
  40d4ec:	mov	w1, wzr
  40d4f0:	mov	x29, sp
  40d4f4:	mov	w19, w3
  40d4f8:	mov	x22, x0
  40d4fc:	bl	4022c0 <memset@plt>
  40d500:	cmp	w19, #0x4
  40d504:	b.ge	40d558 <ferror@plt+0xae58>  // b.tcont
  40d508:	cbz	w19, 40d52c <ferror@plt+0xae2c>
  40d50c:	ldrh	w3, [x20]
  40d510:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40d514:	ldr	x8, [x8, #3992]
  40d518:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d51c:	add	x1, x1, #0xe93
  40d520:	mov	w2, w19
  40d524:	ldr	x0, [x8]
  40d528:	bl	4026c0 <fprintf@plt>
  40d52c:	ldp	x20, x19, [sp, #32]
  40d530:	ldp	x22, x21, [sp, #16]
  40d534:	mov	w0, wzr
  40d538:	ldp	x29, x30, [sp], #48
  40d53c:	ret
  40d540:	add	w8, w3, #0x3
  40d544:	and	x8, x8, #0x1fffc
  40d548:	sub	w19, w19, w8
  40d54c:	cmp	w19, #0x3
  40d550:	add	x20, x20, x8
  40d554:	b.le	40d508 <ferror@plt+0xae08>
  40d558:	ldrh	w3, [x20]
  40d55c:	cmp	x3, #0x4
  40d560:	b.cc	40d510 <ferror@plt+0xae10>  // b.lo, b.ul, b.last
  40d564:	cmp	w19, w3
  40d568:	b.lt	40d510 <ferror@plt+0xae10>  // b.tstop
  40d56c:	ldrh	w8, [x20, #2]
  40d570:	cmp	w8, w21
  40d574:	b.gt	40d540 <ferror@plt+0xae40>
  40d578:	ldr	x9, [x22, x8, lsl #3]
  40d57c:	cbnz	x9, 40d540 <ferror@plt+0xae40>
  40d580:	str	x20, [x22, x8, lsl #3]
  40d584:	b	40d540 <ferror@plt+0xae40>
  40d588:	stp	x29, x30, [sp, #-64]!
  40d58c:	add	w8, w1, #0x1
  40d590:	stp	x22, x21, [sp, #32]
  40d594:	stp	x20, x19, [sp, #48]
  40d598:	mov	x20, x2
  40d59c:	mov	w21, w1
  40d5a0:	sbfiz	x2, x8, #3, #32
  40d5a4:	mov	w1, wzr
  40d5a8:	str	x23, [sp, #16]
  40d5ac:	mov	x29, sp
  40d5b0:	mov	w23, w4
  40d5b4:	mov	w19, w3
  40d5b8:	mov	x22, x0
  40d5bc:	bl	4022c0 <memset@plt>
  40d5c0:	cmp	w19, #0x4
  40d5c4:	b.lt	40d620 <ferror@plt+0xaf20>  // b.tstop
  40d5c8:	mvn	w8, w23
  40d5cc:	b	40d5e8 <ferror@plt+0xaee8>
  40d5d0:	add	w9, w3, #0x3
  40d5d4:	and	x9, x9, #0x1fffc
  40d5d8:	sub	w19, w19, w9
  40d5dc:	cmp	w19, #0x3
  40d5e0:	add	x20, x20, x9
  40d5e4:	b.le	40d620 <ferror@plt+0xaf20>
  40d5e8:	ldrh	w3, [x20]
  40d5ec:	cmp	x3, #0x4
  40d5f0:	b.cc	40d628 <ferror@plt+0xaf28>  // b.lo, b.ul, b.last
  40d5f4:	cmp	w19, w3
  40d5f8:	b.lt	40d628 <ferror@plt+0xaf28>  // b.tstop
  40d5fc:	ldrh	w9, [x20, #2]
  40d600:	and	w9, w9, w8
  40d604:	cmp	w21, w9, uxth
  40d608:	b.lt	40d5d0 <ferror@plt+0xaed0>  // b.tstop
  40d60c:	and	x9, x9, #0xffff
  40d610:	ldr	x10, [x22, x9, lsl #3]
  40d614:	cbnz	x10, 40d5d0 <ferror@plt+0xaed0>
  40d618:	str	x20, [x22, x9, lsl #3]
  40d61c:	b	40d5d0 <ferror@plt+0xaed0>
  40d620:	cbz	w19, 40d644 <ferror@plt+0xaf44>
  40d624:	ldrh	w3, [x20]
  40d628:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40d62c:	ldr	x8, [x8, #3992]
  40d630:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d634:	add	x1, x1, #0xe93
  40d638:	mov	w2, w19
  40d63c:	ldr	x0, [x8]
  40d640:	bl	4026c0 <fprintf@plt>
  40d644:	ldp	x20, x19, [sp, #48]
  40d648:	ldp	x22, x21, [sp, #32]
  40d64c:	ldr	x23, [sp, #16]
  40d650:	mov	w0, wzr
  40d654:	ldp	x29, x30, [sp], #64
  40d658:	ret
  40d65c:	stp	x29, x30, [sp, #-16]!
  40d660:	cmp	w2, #0x4
  40d664:	mov	x29, sp
  40d668:	b.lt	40d6a4 <ferror@plt+0xafa4>  // b.tstop
  40d66c:	ldrh	w3, [x1]
  40d670:	cmp	x3, #0x4
  40d674:	b.cc	40d6ac <ferror@plt+0xafac>  // b.lo, b.ul, b.last
  40d678:	cmp	w2, w3
  40d67c:	b.lt	40d6ac <ferror@plt+0xafac>  // b.tstop
  40d680:	ldrh	w8, [x1, #2]
  40d684:	cmp	w8, w0
  40d688:	b.eq	40d6c8 <ferror@plt+0xafc8>  // b.none
  40d68c:	add	w8, w3, #0x3
  40d690:	and	x8, x8, #0x1fffc
  40d694:	sub	w2, w2, w8
  40d698:	cmp	w2, #0x3
  40d69c:	add	x1, x1, x8
  40d6a0:	b.gt	40d66c <ferror@plt+0xaf6c>
  40d6a4:	cbz	w2, 40d6c4 <ferror@plt+0xafc4>
  40d6a8:	ldrh	w3, [x1]
  40d6ac:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40d6b0:	ldr	x8, [x8, #3992]
  40d6b4:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d6b8:	add	x1, x1, #0xe93
  40d6bc:	ldr	x0, [x8]
  40d6c0:	bl	4026c0 <fprintf@plt>
  40d6c4:	mov	x1, xzr
  40d6c8:	mov	x0, x1
  40d6cc:	ldp	x29, x30, [sp], #16
  40d6d0:	ret
  40d6d4:	stp	x29, x30, [sp, #-64]!
  40d6d8:	stp	x22, x21, [sp, #32]
  40d6dc:	stp	x20, x19, [sp, #48]
  40d6e0:	ldrh	w8, [x2]
  40d6e4:	str	x23, [sp, #16]
  40d6e8:	mov	x29, sp
  40d6ec:	sub	x8, x8, #0x4
  40d6f0:	cmp	x8, w3, sxtw
  40d6f4:	b.cs	40d700 <ferror@plt+0xb000>  // b.hs, b.nlast
  40d6f8:	mov	w0, #0xffffffff            	// #-1
  40d6fc:	b	40d788 <ferror@plt+0xb088>
  40d700:	add	w9, w3, #0x3
  40d704:	and	x9, x9, #0xfffffffc
  40d708:	add	x10, x9, #0x4
  40d70c:	mov	w20, w1
  40d710:	mov	x21, x0
  40d714:	cmp	x8, x10
  40d718:	b.cs	40d734 <ferror@plt+0xb034>  // b.hs, b.nlast
  40d71c:	add	w8, w20, #0x1
  40d720:	sbfiz	x2, x8, #3, #32
  40d724:	mov	x0, x21
  40d728:	mov	w1, wzr
  40d72c:	bl	4022c0 <memset@plt>
  40d730:	b	40d784 <ferror@plt+0xb084>
  40d734:	add	x8, x2, x9
  40d738:	ldrh	w23, [x8, #4]
  40d73c:	add	w9, w20, #0x1
  40d740:	sbfiz	x2, x9, #3, #32
  40d744:	mov	x0, x21
  40d748:	mov	w1, wzr
  40d74c:	add	x22, x8, #0x8
  40d750:	sub	w19, w23, #0x4
  40d754:	bl	4022c0 <memset@plt>
  40d758:	cmp	w23, #0x8
  40d75c:	b.cs	40d7b4 <ferror@plt+0xb0b4>  // b.hs, b.nlast
  40d760:	cbz	w19, 40d784 <ferror@plt+0xb084>
  40d764:	ldrh	w3, [x22]
  40d768:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40d76c:	ldr	x8, [x8, #3992]
  40d770:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d774:	add	x1, x1, #0xe93
  40d778:	mov	w2, w19
  40d77c:	ldr	x0, [x8]
  40d780:	bl	4026c0 <fprintf@plt>
  40d784:	mov	w0, wzr
  40d788:	ldp	x20, x19, [sp, #48]
  40d78c:	ldp	x22, x21, [sp, #32]
  40d790:	ldr	x23, [sp, #16]
  40d794:	ldp	x29, x30, [sp], #64
  40d798:	ret
  40d79c:	add	w8, w3, #0x3
  40d7a0:	and	x8, x8, #0x1fffc
  40d7a4:	sub	w19, w19, w8
  40d7a8:	cmp	w19, #0x3
  40d7ac:	add	x22, x22, x8
  40d7b0:	b.le	40d760 <ferror@plt+0xb060>
  40d7b4:	ldrh	w3, [x22]
  40d7b8:	cmp	x3, #0x4
  40d7bc:	b.cc	40d768 <ferror@plt+0xb068>  // b.lo, b.ul, b.last
  40d7c0:	cmp	w19, w3
  40d7c4:	b.lt	40d768 <ferror@plt+0xb068>  // b.tstop
  40d7c8:	ldrh	w8, [x22, #2]
  40d7cc:	cmp	w8, w20
  40d7d0:	b.gt	40d79c <ferror@plt+0xb09c>
  40d7d4:	ldr	x9, [x21, x8, lsl #3]
  40d7d8:	cbnz	x9, 40d79c <ferror@plt+0xb09c>
  40d7dc:	str	x22, [x21, x8, lsl #3]
  40d7e0:	b	40d79c <ferror@plt+0xb09c>
  40d7e4:	stp	x29, x30, [sp, #-48]!
  40d7e8:	stp	x22, x21, [sp, #16]
  40d7ec:	stp	x20, x19, [sp, #32]
  40d7f0:	mov	x29, sp
  40d7f4:	mov	w20, w2
  40d7f8:	mov	x21, x1
  40d7fc:	mov	w22, w0
  40d800:	bl	402080 <recvmsg@plt>
  40d804:	tbnz	w0, #31, 40d81c <ferror@plt+0xb11c>
  40d808:	cbz	w0, 40d890 <ferror@plt+0xb190>
  40d80c:	ldp	x20, x19, [sp, #32]
  40d810:	ldp	x22, x21, [sp, #16]
  40d814:	ldp	x29, x30, [sp], #48
  40d818:	ret
  40d81c:	bl	402650 <__errno_location@plt>
  40d820:	mov	x19, x0
  40d824:	b	40d83c <ferror@plt+0xb13c>
  40d828:	mov	w0, w22
  40d82c:	mov	x1, x21
  40d830:	mov	w2, w20
  40d834:	bl	402080 <recvmsg@plt>
  40d838:	tbz	w0, #31, 40d808 <ferror@plt+0xb108>
  40d83c:	ldr	w0, [x19]
  40d840:	cmp	w0, #0xb
  40d844:	b.eq	40d828 <ferror@plt+0xb128>  // b.none
  40d848:	cmp	w0, #0x4
  40d84c:	b.eq	40d828 <ferror@plt+0xb128>  // b.none
  40d850:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40d854:	ldr	x8, [x8, #3992]
  40d858:	ldr	x20, [x8]
  40d85c:	bl	402390 <strerror@plt>
  40d860:	ldr	w3, [x19]
  40d864:	adrp	x1, 40e000 <ferror@plt+0xb900>
  40d868:	mov	x2, x0
  40d86c:	add	x1, x1, #0xcc9
  40d870:	mov	x0, x20
  40d874:	bl	4026c0 <fprintf@plt>
  40d878:	ldr	w8, [x19]
  40d87c:	neg	w0, w8
  40d880:	ldp	x20, x19, [sp, #32]
  40d884:	ldp	x22, x21, [sp, #16]
  40d888:	ldp	x29, x30, [sp], #48
  40d88c:	ret
  40d890:	adrp	x8, 41f000 <ferror@plt+0x1c900>
  40d894:	ldr	x8, [x8, #3992]
  40d898:	adrp	x0, 40e000 <ferror@plt+0xb900>
  40d89c:	add	x0, x0, #0xce8
  40d8a0:	mov	w1, #0xf                   	// #15
  40d8a4:	ldr	x3, [x8]
  40d8a8:	mov	w2, #0x1                   	// #1
  40d8ac:	bl	4024f0 <fwrite@plt>
  40d8b0:	mov	w0, #0xffffffc3            	// #-61
  40d8b4:	ldp	x20, x19, [sp, #32]
  40d8b8:	ldp	x22, x21, [sp, #16]
  40d8bc:	ldp	x29, x30, [sp], #48
  40d8c0:	ret
  40d8c4:	nop
  40d8c8:	stp	x29, x30, [sp, #-64]!
  40d8cc:	mov	x29, sp
  40d8d0:	stp	x19, x20, [sp, #16]
  40d8d4:	adrp	x20, 41f000 <ferror@plt+0x1c900>
  40d8d8:	add	x20, x20, #0xd08
  40d8dc:	stp	x21, x22, [sp, #32]
  40d8e0:	adrp	x21, 41f000 <ferror@plt+0x1c900>
  40d8e4:	add	x21, x21, #0xd00
  40d8e8:	sub	x20, x20, x21
  40d8ec:	mov	w22, w0
  40d8f0:	stp	x23, x24, [sp, #48]
  40d8f4:	mov	x23, x1
  40d8f8:	mov	x24, x2
  40d8fc:	bl	402038 <memcpy@plt-0x38>
  40d900:	cmp	xzr, x20, asr #3
  40d904:	b.eq	40d930 <ferror@plt+0xb230>  // b.none
  40d908:	asr	x20, x20, #3
  40d90c:	mov	x19, #0x0                   	// #0
  40d910:	ldr	x3, [x21, x19, lsl #3]
  40d914:	mov	x2, x24
  40d918:	add	x19, x19, #0x1
  40d91c:	mov	x1, x23
  40d920:	mov	w0, w22
  40d924:	blr	x3
  40d928:	cmp	x20, x19
  40d92c:	b.ne	40d910 <ferror@plt+0xb210>  // b.any
  40d930:	ldp	x19, x20, [sp, #16]
  40d934:	ldp	x21, x22, [sp, #32]
  40d938:	ldp	x23, x24, [sp, #48]
  40d93c:	ldp	x29, x30, [sp], #64
  40d940:	ret
  40d944:	nop
  40d948:	ret

Disassembly of section .fini:

000000000040d94c <.fini>:
  40d94c:	stp	x29, x30, [sp, #-16]!
  40d950:	mov	x29, sp
  40d954:	ldp	x29, x30, [sp], #16
  40d958:	ret
