
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.191250                       # Number of seconds simulated
sim_ticks                                191250353413                       # Number of ticks simulated
final_tick                               191250353413                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  99104                       # Simulator instruction rate (inst/s)
host_op_rate                                   121314                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              135238270                       # Simulator tick rate (ticks/s)
host_mem_usage                                1118060                       # Number of bytes of host memory used
host_seconds                                  1414.17                       # Real time elapsed on the host
sim_insts                                   140150010                       # Number of instructions simulated
sim_ops                                     171558484                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 578                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             116455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              47519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         29448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                193422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        116455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           116455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            116455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             47519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        29448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               193422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         578                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  36992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      70614243                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.705314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.457900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.154550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           79     38.16%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           46     22.22%     60.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           29     14.01%     74.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           17      8.21%     82.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            8      3.86%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            4      1.93%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            4      1.93%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           20      9.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          207                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     32352114                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                55472114                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5780000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27986.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47986.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      949                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     122169.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   369495                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             194745.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1359456                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               483600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy               998556                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         31905.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    729781.350000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    28390.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     585011865.525000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           589207795.575000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower              3.080819                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             54314213                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       161662                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2607500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 191172575913                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7885505                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      20694125                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     46428708                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                36244124                       # Number of BP lookups
system.cpu.branchPred.condPredicted          14499318                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               838                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12082030                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12081387                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.994678                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14495636                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              84                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               83                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls               2415862                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        229592262                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2424323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      219887603                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    36244124                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           26577024                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     224725580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4833742                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          220                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 161894759                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   189                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          229567008                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.168323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.705711                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 41096786     17.90%     17.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                108731914     47.36%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 79738308     34.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            229567008                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.157863                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.957731                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 14506229                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              89411711                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 113563720                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               9668733                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2416615                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12081224                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   262                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              176398266                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2721                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2416615                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24174885                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4632                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       57986823                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 113563607                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              31420446                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              173979956                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   800                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   382                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                   7763                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               26578157                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           239225077                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             741861149                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        186059932                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              6706                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             236800554                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2424521                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            2416093                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts        2416092                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  19334960                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21750649                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            19331752                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4832349                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               12                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  171562802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2416322                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 173977972                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               281                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2420638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         8112                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     229567008                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.757853                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.829898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           113579757     49.48%     49.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            57996530     25.26%     74.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            57990721     25.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       229567008                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    786      0.03%      0.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2416827     99.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               106      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             123229104     70.83%     70.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              9663786      5.55%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    3      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             221      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             884      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             442      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc            884      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            442      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             21749628     12.50%     88.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            19330984     11.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             902      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            692      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173977972                       # Type of FU issued
system.cpu.iq.rate                           0.757769                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2417722                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013897                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          579931904                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         176395442                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    171556645                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9050                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4486                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4465                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              176391115                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4579                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4832094                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          705                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          166                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          458                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2416615                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1783                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1286                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           173979137                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21750649                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             19331752                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2416092                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1266                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            166                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             23                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          583                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  606                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             173977206                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              21750340                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               765                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            13                       # number of nop insts executed
system.cpu.iew.exec_refs                     41081789                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 24162694                       # Number of branches executed
system.cpu.iew.exec_stores                   19331449                       # Number of stores executed
system.cpu.iew.exec_rate                     0.757766                       # Inst execution rate
system.cpu.iew.wb_sent                      173977138                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     171561110                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  89406312                       # num instructions producing a value
system.cpu.iew.wb_consumers                 111155671                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.747243                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.804334                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2419790                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         2416321                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               582                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    227148942                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.755269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.859055                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    118412814     52.13%     52.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     45913771     20.21%     72.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     62822357     27.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    227148942                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            140150011                       # Number of instructions committed
system.cpu.commit.committedOps              171558485                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       41081237                       # Number of memory references committed
system.cpu.commit.loads                      21749944                       # Number of loads committed
system.cpu.commit.membars                         230                       # Number of memory barriers committed
system.cpu.commit.branches                   24162343                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4462                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 164305241                       # Number of committed integer instructions.
system.cpu.commit.function_calls              7247896                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        120810679     70.42%     70.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         9663696      5.63%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          221      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          884      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv          442      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc          884      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          442      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        21749047     12.68%     88.73% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       19330601     11.27%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          897      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          692      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         171558485                       # Class of committed instruction
system.cpu.commit.bw_lim_events              62822357                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    306898602                       # The number of ROB reads
system.cpu.rob.rob_writes                   350374617                       # The number of ROB writes
system.cpu.timesIdled                             288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           25254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   140150010                       # Number of Instructions Simulated
system.cpu.committedOps                     171558484                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.638189                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.638189                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.610430                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.610430                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                205383373                       # number of integer regfile reads
system.cpu.int_regfile_writes               140140402                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6684                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6662                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 579934684                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 91823366                       # number of cc regfile writes
system.cpu.misc_regfile_reads                43532118                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2906                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           212.969854                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36249233                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               213                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          170184.192488                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            218246                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   212.969854                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.207978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.207978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         144998645                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        144998645                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     16917968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16917968                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     19330792                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19330792                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          228                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          228                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          229                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          229                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      36248760                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36248760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     36248776                       # number of overall hits
system.cpu.dcache.overall_hits::total        36248776                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           110                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          250                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          374                       # number of overall misses
system.cpu.dcache.overall_misses::total           374                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11527054                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11527054                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     17992800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17992800                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       124950                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124950                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     29519854                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29519854                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     29519854                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29519854                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16918078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16918078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     19331042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19331042                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          229                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36249120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36249120                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36249150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36249150                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.466667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.466667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.004367                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004367                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000010                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 104791.400000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 104791.400000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71971.200000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71971.200000                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       124950                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       124950                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 81999.594444                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81999.594444                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78930.090909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78930.090909                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          157                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           69                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          203                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          212                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7097160                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7097160                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8539916                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8539916                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       963781                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       963781                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       123284                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       123284                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     15637076                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15637076                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     16600857                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16600857                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.300000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.004367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 102857.391304                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102857.391304                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63730.716418                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63730.716418                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 107086.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107086.777778                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       123284                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       123284                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77029.931034                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77029.931034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78305.929245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78305.929245                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                52                       # number of replacements
system.cpu.icache.tags.tagsinuse           304.962716                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           161894326                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               357                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          453485.507003                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   304.962716                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.595630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.595630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          305                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.595703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         323789875                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        323789875                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    161894326                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       161894326                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     161894326                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        161894326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    161894326                       # number of overall hits
system.cpu.icache.overall_hits::total       161894326                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          433                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           433                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          433                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            433                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          433                       # number of overall misses
system.cpu.icache.overall_misses::total           433                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40482962                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40482962                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40482962                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40482962                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40482962                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40482962                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    161894759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    161894759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    161894759                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    161894759                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    161894759                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    161894759                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 93494.138568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93494.138568                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 93494.138568                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93494.138568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 93494.138568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93494.138568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5994                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                72                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    83.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           52                       # number of writebacks
system.cpu.icache.writebacks::total                52                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           76                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           76                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           76                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          357                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          357                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          357                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          357                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          357                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     35710706                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35710706                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     35710706                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35710706                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     35710706                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35710706                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 100029.988796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100029.988796                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 100029.988796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100029.988796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 100029.988796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100029.988796                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              500                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 500                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    36                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    59.989974                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        60                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  10669000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       40.992861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.997114                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.020016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.009276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.029292                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.009277                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.020020                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2608                       # Number of tag accesses
system.l2.tags.data_accesses                     2608                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           48                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               48                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 68                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    68                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     7                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    69                       # number of demand (read+write) hits
system.l2.demand_hits::total                       76                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    7                       # number of overall hits
system.l2.overall_hits::cpu.data                   69                       # number of overall hits
system.l2.overall_hits::total                      76                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  67                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              350                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           77                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              77                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 350                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 144                       # number of demand (read+write) misses
system.l2.demand_misses::total                    494                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                350                       # number of overall misses
system.l2.overall_misses::cpu.data                144                       # number of overall misses
system.l2.overall_misses::total                   494                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      7551978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7551978                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     35034314                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35034314                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7887677                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7887677                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      35034314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      15439655                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         50473969                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     35034314                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     15439655                       # number of overall miss cycles
system.l2.overall_miss_latency::total        50473969                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           48                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           48                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            78                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               357                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  570                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              357                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 570                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.496296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496296                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.980392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980392                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.987179                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.987179                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.980392                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.676056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.866667                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.980392                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.676056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.866667                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 112716.089552                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112716.089552                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100098.040000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100098.040000                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 102437.363636                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102437.363636                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100098.040000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 107219.826389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102174.026316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100098.040000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 107219.826389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102174.026316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          115                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            115                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             67                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          348                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           75                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              605                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      7389461                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7389461                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      6855084                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6855084                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     31254266                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31254266                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      6923011                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6923011                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     31254266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     13778095                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     45032361                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     31254266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     13778095                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      7389461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     52421822                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.496296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.974790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.961538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.974790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.859649                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.974790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.061404                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 64256.182609                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64256.182609                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 102314.686567                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102314.686567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89811.109195                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89811.109195                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 92306.813333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92306.813333                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 89811.109195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 97028.838028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91902.777551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 89811.109195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 97028.838028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 64256.182609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86647.639669                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           578                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                511                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            511                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        36992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               578                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     578    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 578                       # Request fanout histogram
system.membus.reqLayer0.occupancy              842108                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3161943                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           63                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             27                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           27                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 191250353413                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           52                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             135                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           357                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           78                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        13632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  39808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             147                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.058577                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.234996                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    675     94.14%     94.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     42      5.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             604758                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            893807                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            533951                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
