================================================================================ 
Commit: ace84bda7d94f88cb4921d4e86b59b9c712f6292 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:19:01 2021 +0530 
-------------------------------------------------------------------------------- 
Updated doxygen and sipkg

-------------------------------------------------------------------------------- 
[Changed Files]
Doxygen/AlderLake_FSP_Integration_Guide.chm
Doxygen/AlderLake_FSP_Integration_Guide.pdf
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm

================================================================================ 
Commit: 9cdbf2ab7e6e94f9af7cecfd862b1a27c5eaf1cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:16:17 2021 +0530 
-------------------------------------------------------------------------------- 
System hung during winPVT S4 stressing. MCA: PKGC_WATCHDOG_HANG_C0

Hsd-es-id: 16015100261
Original commit date: Thu Oct 14 22:00:11 2021 +0530
Change-Id: I1df81d105ba41486541e78cb48e1c2a0484d1b9f
Original commit hash: daf613dbf38e8c9bf44971e85f51e67263984a11

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c

================================================================================ 
Commit: f242791eb2ea063041fe89eaed18c6054f2acb4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:16:11 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.13

(cherry picked from commit 64e3afee4f720eac2879714a2e5989f9c1f3c3bd)

Mon Nov 8 04:06:08 2021 +0000
Original commit date: Mon Nov 8 04:06:08 2021 +0000
Original commit hash: f37ea6fd4bd5f2dd5e1918c57974dbd4d0172250

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28b3dbf02db30ff05139f78408c5aca4001439dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:16:08 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-SBGA][PO][DDR5/DDR4] : Create MobileWorkstation platform flavor type

To add the "FlavorMobileWorkstation" to define the ADL-SBGA platform.

Hsd-es-id: 22013939888
Original commit date: Mon Aug 30 16:41:12 2021 +0800
Change-Id: I5f5b907ba917935398923d327d1c126f518ec76b
Original commit hash: 8e3499b692e3ecf2234f6f328564044f7f036ee4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/H8S2113Sio.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c496dd64e07e822571266914aafafa472ff77d6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:16:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2457_00

Hsd-es-id: N/A
Original commit date: Sun Nov 7 08:47:33 2021 -0800
Change-Id: I631aec08383df6ed2954781a49bdeb73e6fe20cb
Original commit hash: 9ed9c41d005d10417fca70c8e53e148558bd0075

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d015f2709e68b1100ce4c0947296cefcc936684 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:57 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 6 15:29:03 2021 -0700
Change-Id: I97546aee0caeeedd72468f20cd711f7d4f889eb4
Original commit hash: 55749d88dc0f6f8e066728460a76263bd7cc608f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c83b889644f0e721686134ce356100e5f174d979 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2456_00

Hsd-es-id: N/A
Original commit date: Sat Nov 6 08:47:39 2021 -0700
Change-Id: I8b639a3a7df944628d2ddcb7b0170097114cf198
Original commit hash: 631f3863d4cb78dee98ac26e8bb1e71c21d5cb4d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6079e3cb191543d57e9de1ac52d3fecc84844420 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.12

(cherry picked from commit 94d03f0c0635c41609485e3e233c0f17ff0991a9)

Fri Nov 5 16:44:03 2021 +0000
Original commit date: Fri Nov 5 16:44:03 2021 +0000
Original commit hash: 861fbb967b1124345f1951555fadbacfa2ce0713

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 255f9e7d69b80c5d3eaafc8c1638815d28bd560e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:46 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][15010101168][ADL-S|DDR5]: Add 4 different speed parameters for DDR5 2DPC MIX DIMMS

[Feature Description]
Give more flexibility to customer to set any speed per memory config

Hsd-es-id: 15010101168
Original commit date: Mon Oct 18 16:51:34 2021 +0800
Change-Id: Ib1268d4fd7d5a9abdf3c69e17882b226528d25a1
Original commit hash: 75e6e01af302fb95609d45749ea8e9ee1a5a4b26

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cdec381ee77721afdfa82a790da93da333b8dc0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:41 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2455_00

Hsd-es-id: N/A
Original commit date: Fri Nov 5 08:49:54 2021 -0700
Change-Id: Iccffa85c088810306cf1e0e57039960f48f7cd2c
Original commit hash: 4b84bddb95ec76e99e516d5563117c7844091480

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fd2c02ee2eb1ce48a096cb1efe187eb86373b77a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 5 03:53:32 2021 -0700
Change-Id: Idd8803476c53fa0280eb43f844c882d060ce1341
Original commit hash: c04a8541a01a37523d1e509e8b264116a75a08e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1aab29c89d39fc39de9c9e8f5a81cee62f4dc7e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-RPL] SWCM cleanup

Remove SWCM binaries when not used.

Hsd-es-id: 15010174106
Original commit date: Tue Nov 2 10:10:08 2021 +0800
Change-Id: I754717059cec4077d8c5f4658698473bcd53aa9c
Original commit hash: 0533bca6ec13493196adcb85b4e6806a38ecf6a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: aa7b6feaaf274e8903383845e17b7ccaea70dc88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:31 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.11

(cherry picked from commit 0f9d7abc9e201c40aaad678b45438d4d44636d75)

Fri Nov 5 08:26:00 2021 +0000
Original commit date: Fri Nov 5 08:26:00 2021 +0000
Original commit hash: 27c016eec7f2b42583a252050c0b25e4e0dce807

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bcac6f972afb6ef6fdc274053928c45c9e4d7b09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:29 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14015464161][ADL-P ADL-M | LP4 LP5][ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes]

[Issue]
 ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes.
 This may lead to wrong periodic temperature reads in MC and hence higher refresh rate, causing performance loss.

[Root cause]
 Per-bit swizzling in DESWIZZLE_LOW/HIGH should follow the DRAM byte, but the algorithm used CPU-side byte.

[Resolution]
 Use DRAM byte to map the per-bit swizzling in DESWIZZLE_LOW/HIGH.

[Impacted Platform]
 ADL-P ADL-M LP4 LP5

Hsd-es-id: 14015464161
Original commit date: Fri Nov 5 00:30:50 2021 -0700
Change-Id: I999a268ff7efdd2e4278af01f9baa2446a92b4d0
Original commit hash: e985233c3b652d2885fb9556f23ea50ded77d8a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: d4ed35599e19d14f60c2a5e7aab1cbd300b7a8ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:26 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Virtual Keyboard is not working at Pre-OS (BIOS)

- Updated THC Driver with new supported Device Ids

Hsd-es-id: 16015089986
Original commit date: Wed Nov 3 22:18:52 2021 -0700
Change-Id: I404de31d9af9a966dfae6b49d8079746c4ee9564
Original commit hash: 3298e9727cf911c6772f32353e599d635b565372

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: ede3b96773fb8f5e9d4d24f8a61eee8283bc04e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2454_00

Hsd-es-id: N/A
Original commit date: Thu Nov 4 08:48:24 2021 -0700
Change-Id: I6e3a2492c9fd4088fa17f54f1b2989344ba41adf
Original commit hash: 650eeef8367b22d001ee698f10357eec0b8fbd19

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0052d79bfe2eaf263b0e19a38eccb3f3033ecdbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:15 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] SUT performs LPE Simulated SSD erase after selecting Real as the erase type

SUT should perform LPE Real SSD Erase when the erase type is Real.

Hsd-es-id: 15010172597
Original commit date: Mon Nov 1 14:09:24 2021 +0800
Change-Id: I565f352b1fa5a2384c047d496c08736594cde247
Original commit hash: 3379fc5c68f919252c8705fe4ab65179f9c35e5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 5a26d68bdc9f3a284ead17203e85f7d9d3e374a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:12 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.10

(cherry picked from commit 095405f072b2bbb0714dad42306e1bb2060abd81)

Thu Nov 4 03:08:31 2021 +0000
Original commit date: Thu Nov 4 03:08:31 2021 +0000
Original commit hash: 3b00d0af7f7ce78f2039931b3b5470d6e2bc511b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad988db289b804637a5a79e1b6d1105f491d02b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:10 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/MemoryInit: Reserve memory higher than 128GB if enable CPU TraceHub.

In general, for real memory map, there is a hole 1216MB - 4096M
resolved for memory map IO and other usage. So a system with 128GB
memory has about 2.8G memory has offset higher than 128G.
And enable CPU Trace Hub will map some memory at the offset 4012MB.

So a system with 128GB memory and enable CPU trace hub, need about
11 variable MTRR entries. If the CPU has only 10 entries, then will
failed to set MTRR entry which plan to set the 128G-256G to write back,
and cause the 128G - 256G memory to uncacheable at last.

And when Windows try to access the 2.8G memory which offset higher than
128G, will get bad performance, and cause need long time to boot to
Windows.

Now we reserve the memory higher than 128GB to work around this issue.

Hsd-es-id: 16014811323
Original commit date: Fri Oct 29 11:14:52 2021 +0800
Change-Id: I3e61efc15b7a5e0504a1b128eee67e9253bddd9b
Original commit hash: 97e02f446b257bb2e3d3d570e6a0712f3d6bf592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 928023e059e556c9bebc2405df82f61bf277a165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:07 2021 +0530 
-------------------------------------------------------------------------------- 
Nvme based recovery: Key provision

Implemented Key provision and encryption/decryption chain code.
1. Create Hob to save csme seed requested by bios in Pei driver.
2. Implement key provision and encryption/decryption of rpmb key thru
   wrapping and wrapped key, and store wrapped key to RPMB target.
3. Implement NvmeAuthenticatedDataRead/NvmeAuthenticatedDataWrite by
   Nvme1.4 spec.

Hsd-es-id: 15010139404
Original commit date: Wed Oct 20 12:07:42 2021 +0800
Change-Id: I191710c0d0b4adc384f34aac1d5c3038f28cde8b
Original commit hash: 0ad1e7aded6a1766a9ce8b1dbadc58afd030df32

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 6206b808f823c0902186a3b14e46dbd610abe7c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:15:01 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 3 12:32:59 2021 -0700
Change-Id: I821a439315a367a2ae867f37b88384a66fda2eda
Original commit hash: 9cf9ff0962deff5b4de79f2ff3532f772a3514f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c0ea9f387979dd1c1a34c8333a6f799a41160991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:14:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2453_00

Hsd-es-id: N/A
Original commit date: Wed Nov 3 08:48:43 2021 -0700
Change-Id: Ie47b83811a6d312e4e8a3cb930098478b6635c9a
Original commit hash: 9a6b506db24e7f22d225c30327cac98bf1b52a65

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1baa1e4c2fc8810f41e3b26d85b84f13fa0ddbe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:14:56 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Do not touch RTC TopSwap during init

Currently BIOS during RTC init flow and initial programming of Daylight
Saving also writes TopSwap bit since it's located in the same register.
Value of that bit depends on TopSwap strap and writing one to register
writes it into RTC internal latch ending in restoring TopSwap on reboot.
Due to that additional reset on platform is required for that status to
go away and act correctly.
This change removes that need of additional reset since BIOS will not
program TopSwap bit during the initial programming of RTC.

Hsd-es-id: 18018784025
Original commit date: Wed Oct 20 14:08:24 2021 +0200
Change-Id: I453182a0045d71314e8ff1afd4b990656d87bcb7
Original commit hash: fa424a2e90ae5f4624233ab7fdf9f2e9b8287a20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: 75e1522542413a28861748659e4fd6bac14419d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:14:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Increase FSP-M size for GCC build

To fix build error:
Generating FSP-M FV
Return Value = 2
GenFv: ERROR 3000: Invalid
  the required fv image size 0x151ff0 exceeds the set fv image size 0x150000

Hsd-es-id: 15010190730
Original commit date: Tue Nov 2 12:27:07 2021 +0800
Change-Id: I0cfdf23cb8ba4bc2e8ca38129b9afc0968c580ed
Original commit hash: 29668a28f6e59b382212c2f6083cc1138ae59c12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 2a69c818865d077577d1c312109887d35fa7317c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:14:50 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Remove SortLib on SiliconPkg.dsc

Hsd-es-id: 15010195296
Original commit date: Mon Nov 1 17:37:33 2021 +0800
Change-Id: Ic3b0e890da4b7a5b098003252ff0acf62ec9937b
Original commit hash: 6fb70b2525efc7dea914468083c51ed9af3523d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: a590a5ef523867684a5f2cc1eaf771a80c46b61b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Nov 16 16:14:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Revert the commits which was done for the ADL-P PV Dot label build
This reverts the commit from 9f5a98f8add008bb691b4073bee45c0eaf4dca9d to d5ce58af9dd2a797af2bf771119ef52f32f4e886

Hsd-es-id: N/A
Original commit date: Wed Nov 10 10:19:34 2021 +0530
Change-Id: I4a35238e502463400b97465b0475da15bf7209c7
Original commit hash: dca1bb3dbc8453005dc9230188860aeb3695c3a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.fdf
