/*
 * Copyright Â© 2014 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * Author: Shobhit Kumar <shobhit.kumar@intel.com>
 *
 */

#include <drm/drmP.h>
#include <drm/drm_crtc.h>
#include <drm/drm_edid.h>
#include <drm/i915_drm.h>
#include <drm/drm_panel.h>
#include <linux/slab.h>
#include <video/mipi_display.h>
#include <linux/i2c.h>
#include <asm/intel-mid.h>
#include <video/mipi_display.h>
#include "i915_drv.h"
#include "intel_drv.h"
#include "intel_dsi.h"

struct vbt_panel {
	struct drm_panel panel;
	struct intel_dsi *intel_dsi;
};

static inline struct vbt_panel *to_vbt_panel(struct drm_panel *panel)
{
	return container_of(panel, struct vbt_panel, panel);
}

#define MIPI_TRANSFER_MODE_SHIFT	0
#define MIPI_VIRTUAL_CHANNEL_SHIFT	1
#define MIPI_PORT_SHIFT			3

#define PREPARE_CNT_MAX		0x3F
#define EXIT_ZERO_CNT_MAX	0x3F
#define CLK_ZERO_CNT_MAX	0xFF
#define TRAIL_CNT_MAX		0x1F

#define NS_KHZ_RATIO 1000000

#define MAX_GPIO_NUM_NC				26
#define MAX_GPIO_NUM_SC				128
#define MAX_GPIO_NUM				172

#define HV_DDI0_HPD_GPIONC_0_PCONF0             0x4130
#define HV_DDI0_HPD_GPIONC_0_PAD                0x4138
#define HV_DDI0_DDC_SDA_GPIONC_1_PCONF0         0x4120
#define HV_DDI0_DDC_SDA_GPIONC_1_PAD            0x4128
#define HV_DDI0_DDC_SCL_GPIONC_2_PCONF0         0x4110
#define HV_DDI0_DDC_SCL_GPIONC_2_PAD            0x4118
#define PANEL0_VDDEN_GPIONC_3_PCONF0            0x4140
#define PANEL0_VDDEN_GPIONC_3_PAD               0x4148
#define PANEL0_BKLTEN_GPIONC_4_PCONF0           0x4150
#define PANEL0_BKLTEN_GPIONC_4_PAD              0x4158
#define PANEL0_BKLTCTL_GPIONC_5_PCONF0          0x4160
#define PANEL0_BKLTCTL_GPIONC_5_PAD             0x4168
#define HV_DDI1_HPD_GPIONC_6_PCONF0             0x4180
#define HV_DDI1_HPD_GPIONC_6_PAD                0x4188
#define HV_DDI1_DDC_SDA_GPIONC_7_PCONF0         0x4190
#define HV_DDI1_DDC_SDA_GPIONC_7_PAD            0x4198
#define HV_DDI1_DDC_SCL_GPIONC_8_PCONF0         0x4170
#define HV_DDI1_DDC_SCL_GPIONC_8_PAD            0x4178
#define PANEL1_VDDEN_GPIONC_9_PCONF0            0x4100
#define PANEL1_VDDEN_GPIONC_9_PAD               0x4108
#define PANEL1_BKLTEN_GPIONC_10_PCONF0          0x40E0
#define PANEL1_BKLTEN_GPIONC_10_PAD             0x40E8
#define PANEL1_BKLTCTL_GPIONC_11_PCONF0         0x40F0
#define PANEL1_BKLTCTL_GPIONC_11_PAD            0x40F8
#define GP_INTD_DSI_TE1_GPIONC_12_PCONF0        0x40C0
#define GP_INTD_DSI_TE1_GPIONC_12_PAD           0x40C8
#define HV_DDI2_DDC_SDA_GPIONC_13_PCONF0        0x41A0
#define HV_DDI2_DDC_SDA_GPIONC_13_PAD           0x41A8
#define HV_DDI2_DDC_SCL_GPIONC_14_PCONF0        0x41B0
#define HV_DDI2_DDC_SCL_GPIONC_14_PAD           0x41B8
#define GP_CAMERASB00_GPIONC_15_PCONF0          0x4010
#define GP_CAMERASB00_GPIONC_15_PAD             0x4018
#define GP_CAMERASB01_GPIONC_16_PCONF0          0x4040
#define GP_CAMERASB01_GPIONC_16_PAD             0x4048
#define GP_CAMERASB02_GPIONC_17_PCONF0          0x4080
#define GP_CAMERASB02_GPIONC_17_PAD             0x4088
#define GP_CAMERASB03_GPIONC_18_PCONF0          0x40B0
#define GP_CAMERASB03_GPIONC_18_PAD             0x40B8
#define GP_CAMERASB04_GPIONC_19_PCONF0          0x4000
#define GP_CAMERASB04_GPIONC_19_PAD             0x4008
#define GP_CAMERASB05_GPIONC_20_PCONF0          0x4030
#define GP_CAMERASB05_GPIONC_20_PAD             0x4038
#define GP_CAMERASB06_GPIONC_21_PCONF0          0x4060
#define GP_CAMERASB06_GPIONC_21_PAD             0x4068
#define GP_CAMERASB07_GPIONC_22_PCONF0          0x40A0
#define GP_CAMERASB07_GPIONC_22_PAD             0x40A8
#define GP_CAMERASB08_GPIONC_23_PCONF0          0x40D0
#define GP_CAMERASB08_GPIONC_23_PAD             0x40D8
#define GP_CAMERASB09_GPIONC_24_PCONF0          0x4020
#define GP_CAMERASB09_GPIONC_24_PAD             0x4028
#define GP_CAMERASB10_GPIONC_25_PCONF0          0x4050
#define GP_CAMERASB10_GPIONC_25_PAD             0x4058
#define GP_CAMERASB11_GPIONC_26_PCONF0          0x4090
#define GP_CAMERASB11_GPIONC_26_PAD             0x4098

#define SATA_GP0_GPIOC_0_PCONF0                 0x4550
#define SATA_GP0_GPIOC_0_PAD                    0x4558
#define SATA_GP1_GPIOC_1_PCONF0                 0x4590
#define SATA_GP1_GPIOC_1_PAD                    0x4598
#define SATA_LEDN_GPIOC_2_PCONF0                0x45D0
#define SATA_LEDN_GPIOC_2_PAD                   0x45D8
#define PCIE_CLKREQ0B_GPIOC_3_PCONF0            0x4600
#define PCIE_CLKREQ0B_GPIOC_3_PAD               0x4608
#define PCIE_CLKREQ1B_GPIOC_4_PCONF0            0x4630
#define PCIE_CLKREQ1B_GPIOC_4_PAD               0x4638
#define PCIE_CLKREQ2B_GPIOC_5_PCONF0            0x4660
#define PCIE_CLKREQ2B_GPIOC_5_PAD               0x4668
#define PCIE_CLKREQ3B_GPIOC_6_PCONF0            0x4620
#define PCIE_CLKREQ3B_GPIOC_6_PAD               0x4628
#define PCIE_CLKREQ4B_GPIOC_7_PCONF0            0x4650
#define PCIE_CLKREQ4B_GPIOC_7_PAD               0x4658
#define HDA_RSTB_GPIOC_8_PCONF0                 0x4220
#define HDA_RSTB_GPIOC_8_PAD                    0x4228
#define HDA_SYNC_GPIOC_9_PCONF0                 0x4250
#define HDA_SYNC_GPIOC_9_PAD                    0x4258
#define HDA_CLK_GPIOC_10_PCONF0                 0x4240
#define HDA_CLK_GPIOC_10_PAD                    0x4248
#define HDA_SDO_GPIOC_11_PCONF0                 0x4260
#define HDA_SDO_GPIOC_11_PAD                    0x4268
#define HDA_SDI0_GPIOC_12_PCONF0                0x4270
#define HDA_SDI0_GPIOC_12_PAD                   0x4278
#define HDA_SDI1_GPIOC_13_PCONF0                0x4230
#define HDA_SDI1_GPIOC_13_PAD                   0x4238
#define HDA_DOCKRSTB_GPIOC_14_PCONF0            0x4280
#define HDA_DOCKRSTB_GPIOC_14_PAD               0x4288
#define HDA_DOCKENB_GPIOC_15_PCONF0             0x4540
#define HDA_DOCKENB_GPIOC_15_PAD                0x4548
#define SDMMC1_CLK_GPIOC_16_PCONF0              0x43E0
#define SDMMC1_CLK_GPIOC_16_PAD                 0x43E8
#define SDMMC1_D0_GPIOC_17_PCONF0               0x43D0
#define SDMMC1_D0_GPIOC_17_PAD                  0x43D8
#define SDMMC1_D1_GPIOC_18_PCONF0               0x4400
#define SDMMC1_D1_GPIOC_18_PAD                  0x4408
#define SDMMC1_D2_GPIOC_19_PCONF0               0x43B0
#define SDMMC1_D2_GPIOC_19_PAD                  0x43B8
#define SDMMC1_D3_CD_B_GPIOC_20_PCONF0          0x4360
#define SDMMC1_D3_CD_B_GPIOC_20_PAD             0x4368
#define MMC1_D4_SD_WE_GPIOC_21_PCONF0           0x4380
#define MMC1_D4_SD_WE_GPIOC_21_PAD              0x4388
#define MMC1_D5_GPIOC_22_PCONF0                 0x43C0
#define MMC1_D5_GPIOC_22_PAD                    0x43C8
#define MMC1_D6_GPIOC_23_PCONF0                 0x4370
#define MMC1_D6_GPIOC_23_PAD                    0x4378
#define MMC1_D7_GPIOC_24_PCONF0                 0x43F0
#define MMC1_D7_GPIOC_24_PAD                    0x43F8
#define SDMMC1_CMD_GPIOC_25_PCONF0              0x4390
#define SDMMC1_CMD_GPIOC_25_PAD                 0x4398
#define MMC1_RESET_B_GPIOC_26_PCONF0            0x4330
#define MMC1_RESET_B_GPIOC_26_PAD               0x4338
#define SDMMC2_CLK_GPIOC_27_PCONF0              0x4320
#define SDMMC2_CLK_GPIOC_27_PAD                 0x4328
#define SDMMC2_D0_GPIOC_28_PCONF0               0x4350
#define SDMMC2_D0_GPIOC_28_PAD                  0x4358
#define SDMMC2_D1_GPIOC_29_PCONF0               0x42F0
#define SDMMC2_D1_GPIOC_29_PAD                  0x42F8
#define SDMMC2_D2_GPIOC_30_PCONF0               0x4340
#define SDMMC2_D2_GPIOC_30_PAD                  0x4348
#define SDMMC2_D3_CD_B_GPIOC_31_PCONF0          0x4310
#define SDMMC2_D3_CD_B_GPIOC_31_PAD             0x4318
#define SDMMC2_CMD_GPIOC_32_PCONF0              0x4300
#define SDMMC2_CMD_GPIOC_32_PAD                 0x4308
#define SDMMC3_CLK_GPIOC_33_PCONF0              0x42B0
#define SDMMC3_CLK_GPIOC_33_PAD                 0x42B8
#define SDMMC3_D0_GPIOC_34_PCONF0               0x42E0
#define SDMMC3_D0_GPIOC_34_PAD                  0x42E8
#define SDMMC3_D1_GPIOC_35_PCONF0               0x4290
#define SDMMC3_D1_GPIOC_35_PAD                  0x4298
#define SDMMC3_D2_GPIOC_36_PCONF0               0x42D0
#define SDMMC3_D2_GPIOC_36_PAD                  0x42D8
#define SDMMC3_D3_GPIOC_37_PCONF0               0x42A0
#define SDMMC3_D3_GPIOC_37_PAD                  0x42A8
#define SDMMC3_CD_B_GPIOC_38_PCONF0             0x43A0
#define SDMMC3_CD_B_GPIOC_38_PAD                0x43A8
#define SDMMC3_CMD_GPIOC_39_PCONF0              0x42C0
#define SDMMC3_CMD_GPIOC_39_PAD                 0x42C8
#define SDMMC3_1P8_EN_GPIOC_40_PCONF0           0x45F0
#define SDMMC3_1P8_EN_GPIOC_40_PAD              0x45F8
#define SDMMC3_PWR_EN_B_GPIOC_41_PCONF0         0x4690
#define SDMMC3_PWR_EN_B_GPIOC_41_PAD            0x4698
#define LPC_AD0_GPIOC_42_PCONF0                 0x4460
#define LPC_AD0_GPIOC_42_PAD                    0x4468
#define LPC_AD1_GPIOC_43_PCONF0                 0x4440
#define LPC_AD1_GPIOC_43_PAD                    0x4448
#define LPC_AD2_GPIOC_44_PCONF0                 0x4430
#define LPC_AD2_GPIOC_44_PAD                    0x4438
#define LPC_AD3_GPIOC_45_PCONF0                 0x4420
#define LPC_AD3_GPIOC_45_PAD                    0x4428
#define LPC_FRAMEB_GPIOC_46_PCONF0              0x4450
#define LPC_FRAMEB_GPIOC_46_PAD                 0x4458
#define LPC_CLKOUT0_GPIOC_47_PCONF0             0x4470
#define LPC_CLKOUT0_GPIOC_47_PAD                0x4478
#define LPC_CLKOUT1_GPIOC_48_PCONF0             0x4410
#define LPC_CLKOUT1_GPIOC_48_PAD                0x4418
#define LPC_CLKRUNB_GPIOC_49_PCONF0             0x4480
#define LPC_CLKRUNB_GPIOC_49_PAD                0x4488
#define ILB_SERIRQ_GPIOC_50_PCONF0              0x4560
#define ILB_SERIRQ_GPIOC_50_PAD                 0x4568
#define SMB_DATA_GPIOC_51_PCONF0                0x45A0
#define SMB_DATA_GPIOC_51_PAD                   0x45A8
#define SMB_CLK_GPIOC_52_PCONF0                 0x4580
#define SMB_CLK_GPIOC_52_PAD                    0x4588
#define SMB_ALERTB_GPIOC_53_PCONF0              0x45C0
#define SMB_ALERTB_GPIOC_53_PAD                 0x45C8
#define SPKR_GPIOC_54_PCONF0                    0x4670
#define SPKR_GPIOC_54_PAD                       0x4678
#define MHSI_ACDATA_GPIOC_55_PCONF0             0x44D0
#define MHSI_ACDATA_GPIOC_55_PAD                0x44D8
#define MHSI_ACFLAG_GPIOC_56_PCONF0             0x44F0
#define MHSI_ACFLAG_GPIOC_56_PAD                0x44F8
#define MHSI_ACREADY_GPIOC_57_PCONF0            0x4530
#define MHSI_ACREADY_GPIOC_57_PAD               0x4538
#define MHSI_ACWAKE_GPIOC_58_PCONF0             0x44E0
#define MHSI_ACWAKE_GPIOC_58_PAD                0x44E8
#define MHSI_CADATA_GPIOC_59_PCONF0             0x4510
#define MHSI_CADATA_GPIOC_59_PAD                0x4518
#define MHSI_CAFLAG_GPIOC_60_PCONF0             0x4500
#define MHSI_CAFLAG_GPIOC_60_PAD                0x4508
#define MHSI_CAREADY_GPIOC_61_PCONF0            0x4520
#define MHSI_CAREADY_GPIOC_61_PAD               0x4528
#define GP_SSP_2_CLK_GPIOC_62_PCONF0            0x40D0
#define GP_SSP_2_CLK_GPIOC_62_PAD               0x40D8
#define GP_SSP_2_FS_GPIOC_63_PCONF0             0x40C0
#define GP_SSP_2_FS_GPIOC_63_PAD                0x40C8
#define GP_SSP_2_RXD_GPIOC_64_PCONF0            0x40F0
#define GP_SSP_2_RXD_GPIOC_64_PAD               0x40F8
#define GP_SSP_2_TXD_GPIOC_65_PCONF0            0x40E0
#define GP_SSP_2_TXD_GPIOC_65_PAD               0x40E8
#define SPI1_CS0_B_GPIOC_66_PCONF0              0x4110
#define SPI1_CS0_B_GPIOC_66_PAD                 0x4118
#define SPI1_MISO_GPIOC_67_PCONF0               0x4120
#define SPI1_MISO_GPIOC_67_PAD                  0x4128
#define SPI1_MOSI_GPIOC_68_PCONF0               0x4130
#define SPI1_MOSI_GPIOC_68_PAD                  0x4138
#define SPI1_CLK_GPIOC_69_PCONF0                0x4100
#define SPI1_CLK_GPIOC_69_PAD                   0x4108
#define UART1_RXD_GPIOC_70_PCONF0               0x4020
#define UART1_RXD_GPIOC_70_PAD                  0x4028
#define UART1_TXD_GPIOC_71_PCONF0               0x4010
#define UART1_TXD_GPIOC_71_PAD                  0x4018
#define UART1_RTS_B_GPIOC_72_PCONF0             0x4000
#define UART1_RTS_B_GPIOC_72_PAD                0x4008
#define UART1_CTS_B_GPIOC_73_PCONF0             0x4040
#define UART1_CTS_B_GPIOC_73_PAD                0x4048
#define UART2_RXD_GPIOC_74_PCONF0               0x4060
#define UART2_RXD_GPIOC_74_PAD                  0x4068
#define UART2_TXD_GPIOC_75_PCONF0               0x4070
#define UART2_TXD_GPIOC_75_PAD                  0x4078
#define UART2_RTS_B_GPIOC_76_PCONF0             0x4090
#define UART2_RTS_B_GPIOC_76_PAD                0x4098
#define UART2_CTS_B_GPIOC_77_PCONF0             0x4080
#define UART2_CTS_B_GPIOC_77_PAD                0x4088
#define I2C0_SDA_GPIOC_78_PCONF0                0x4210
#define I2C0_SDA_GPIOC_78_PAD                   0x4218
#define I2C0_SCL_GPIOC_79_PCONF0                0x4200
#define I2C0_SCL_GPIOC_79_PAD                   0x4208
#define I2C1_SDA_GPIOC_80_PCONF0                0x41F0
#define I2C1_SDA_GPIOC_80_PAD                   0x41F8
#define I2C1_SCL_GPIOC_81_PCONF0                0x41E0
#define I2C1_SCL_GPIOC_81_PAD                   0x41E8
#define I2C2_SDA_GPIOC_82_PCONF0                0x41D0
#define I2C2_SDA_GPIOC_82_PAD                   0x41D8
#define I2C2_SCL_GPIOC_83_PCONF0                0x41B0
#define I2C2_SCL_GPIOC_83_PAD                   0x41B8
#define I2C3_SDA_GPIOC_84_PCONF0                0x4190
#define I2C2_SCL_GPIOC_83_PAD                   0x41B8
#define I2C3_SDA_GPIOC_84_PCONF0                0x4190
#define I2C3_SDA_GPIOC_84_PAD                   0x4198
#define I2C3_SCL_GPIOC_85_PCONF0                0x41C0
#define I2C3_SCL_GPIOC_85_PAD                   0x41C8
#define I2C4_SDA_GPIOC_86_PCONF0                0x41A0
#define I2C4_SDA_GPIOC_86_PAD                   0x41A8
#define I2C4_SCL_GPIOC_87_PCONF0                0x4170
#define I2C4_SCL_GPIOC_87_PAD                   0x4178
#define I2C5_SDA_GPIOC_88_PCONF0                0x4150
#define I2C5_SDA_GPIOC_88_PAD                   0x4158
#define I2C5_SCL_GPIOC_89_PCONF0                0x4140
#define I2C5_SCL_GPIOC_89_PAD                   0x4148
#define I2C6_SDA_GPIOC_90_PCONF0                0x4180
#define I2C6_SDA_GPIOC_90_PAD                   0x4188
#define I2C6_SCL_GPIOC_91_PCONF0                0x4160
#define I2C6_SCL_GPIOC_91_PAD                   0x4168
#define I2C_NFC_SDA_GPIOC_92_PCONF0             0x4050
#define I2C_NFC_SDA_GPIOC_92_PAD                0x4058
#define I2C_NFC_SCL_GPIOC_93_PCONF0             0x4030
#define I2C_NFC_SCL_GPIOC_93_PAD                0x4038
#define PWM0_GPIOC_94_PCONF0                    0x40A0
#define PWM0_GPIOC_94_PAD                       0x40A8
#define PWM1_GPIOC_95_PCONF0                    0x40B0
#define PWM1_GPIOC_95_PAD                       0x40B8
#define PLT_CLK0_GPIOC_96_PCONF0                0x46A0
#define PLT_CLK0_GPIOC_96_PAD                   0x46A8
#define PLT_CLK1_GPIOC_97_PCONF0                0x4570
#define PLT_CLK1_GPIOC_97_PAD                   0x4578
#define PLT_CLK2_GPIOC_98_PCONF0                0x45B0
#define PLT_CLK2_GPIOC_98_PAD                   0x45B8
#define PLT_CLK3_GPIOC_99_PCONF0                0x4680
#define PLT_CLK3_GPIOC_99_PAD                   0x4688
#define PLT_CLK4_GPIOC_100_PCONF0               0x4610
#define PLT_CLK4_GPIOC_100_PAD                  0x4618
#define PLT_CLK5_GPIOC_101_PCONF0               0x4640
#define PLT_CLK5_GPIOC_101_PAD                  0x4648

#define GPIO_SUS0_GPIO_SUS0_PCONF0              0x41D0
#define GPIO_SUS0_GPIO_SUS0_PAD                 0x41D8
#define GPIO_SUS1_GPIO_SUS1_PCONF0              0x4210
#define GPIO_SUS1_GPIO_SUS1_PAD                 0x4218
#define GPIO_SUS2_GPIO_SUS2_PCONF0              0x41E0
#define GPIO_SUS2_GPIO_SUS2_PAD                 0x41E8
#define GPIO_SUS3_GPIO_SUS3_PCONF0              0x41F0
#define GPIO_SUS3_GPIO_SUS3_PAD                 0x41F8
#define GPIO_SUS4_GPIO_SUS4_PCONF0              0x4200
#define GPIO_SUS4_GPIO_SUS4_PAD                 0x4208
#define GPIO_SUS5_GPIO_SUS5_PCONF0              0x4220
#define GPIO_SUS5_GPIO_SUS5_PAD                 0x4228
#define GPIO_SUS6_GPIO_SUS6_PCONF0              0x4240
#define GPIO_SUS6_GPIO_SUS6_PAD                 0x4248
#define GPIO_SUS7_GPIO_SUS7_PCONF0              0x4230
#define GPIO_SUS7_GPIO_SUS7_PAD                 0x4238
#define SEC_GPIO_SUS8_GPIO_SUS8_PCONF0          0x4260
#define SEC_GPIO_SUS8_GPIO_SUS8_PAD             0x4268
#define SEC_GPIO_SUS9_GPIO_SUS9_PCONF0          0x4250
#define SEC_GPIO_SUS9_GPIO_SUS9_PAD             0x4258
#define SEC_GPIO_SUS10_GPIO_SUS10_PCONF0        0x4120
#define SEC_GPIO_SUS10_GPIO_SUS10_PAD           0x4128
#define SUSPWRDNACK_GPIOS_11_PCONF0             0x4070
#define SUSPWRDNACK_GPIOS_11_PAD                0x4078
#define PMU_SUSCLK_GPIOS_12_PCONF0              0x40B0
#define PMU_SUSCLK_GPIOS_12_PAD                 0x40B8
#define PMU_SLP_S0IX_B_GPIOS_13_PCONF0          0x4140
#define PMU_SLP_S0IX_B_GPIOS_13_PAD             0x4148
#define PMU_SLP_LAN_B_GPIOS_14_PCONF0           0x4110
#define PMU_SLP_LAN_B_GPIOS_14_PAD              0x4118
#define PMU_WAKE_B_GPIOS_15_PCONF0              0x4010
#define PMU_WAKE_B_GPIOS_15_PAD                 0x4018
#define PMU_PWRBTN_B_GPIOS_16_PCONF0            0x4080
#define PMU_PWRBTN_B_GPIOS_16_PAD               0x4088
#define PMU_WAKE_LAN_B_GPIOS_17_PCONF0          0x40A0
#define PMU_WAKE_LAN_B_GPIOS_17_PAD             0x40A8
#define SUS_STAT_B_GPIOS_18_PCONF0              0x4130
#define SUS_STAT_B_GPIOS_18_PAD                 0x4138
#define USB_OC0_B_GPIOS_19_PCONF0               0x40C0
#define USB_OC0_B_GPIOS_19_PAD                  0x40C8
#define USB_OC1_B_GPIOS_20_PCONF0               0x4000
#define USB_OC1_B_GPIOS_20_PAD                  0x4008
#define SPI_CS1_B_GPIOS_21_PCONF0               0x4020
#define SPI_CS1_B_GPIOS_21_PAD                  0x4028
#define GPIO_DFX0_GPIOS_22_PCONF0               0x4170
#define GPIO_DFX0_GPIOS_22_PAD                  0x4178
#define GPIO_DFX1_GPIOS_23_PCONF0               0x4270
#define GPIO_DFX1_GPIOS_23_PAD                  0x4278
#define GPIO_DFX2_GPIOS_24_PCONF0               0x41C0
#define GPIO_DFX2_GPIOS_24_PAD                  0x41C8
#define GPIO_DFX3_GPIOS_25_PCONF0               0x41B0
#define GPIO_DFX3_GPIOS_25_PAD                  0x41B8
#define GPIO_DFX4_GPIOS_26_PCONF0               0x4160
#define GPIO_DFX4_GPIOS_26_PAD                  0x4168
#define GPIO_DFX5_GPIOS_27_PCONF0               0x4150
#define GPIO_DFX5_GPIOS_27_PAD                  0x4158
#define GPIO_DFX6_GPIOS_28_PCONF0               0x4180
#define GPIO_DFX6_GPIOS_28_PAD                  0x4188
#define GPIO_DFX7_GPIOS_29_PCONF0               0x4190
#define GPIO_DFX7_GPIOS_29_PAD                  0x4198
#define GPIO_DFX8_GPIOS_30_PCONF0               0x41A0
#define GPIO_DFX8_GPIOS_30_PAD                  0x41A8
#define USB_ULPI_0_CLK_GPIOS_31_PCONF0          0x4330
#define USB_ULPI_0_CLK_GPIOS_31_PAD             0x4338
#define USB_ULPI_0_DATA0_GPIOS_32_PCONF0        0x4380
#define USB_ULPI_0_DATA0_GPIOS_32_PAD           0x4388
#define USB_ULPI_0_DATA1_GPIOS_33_PCONF0        0x4360
#define USB_ULPI_0_DATA1_GPIOS_33_PAD           0x4368
#define USB_ULPI_0_DATA2_GPIOS_34_PCONF0        0x4310
#define USB_ULPI_0_DATA2_GPIOS_34_PAD           0x4318
#define USB_ULPI_0_DATA3_GPIOS_35_PCONF0        0x4370
#define USB_ULPI_0_DATA3_GPIOS_35_PAD           0x4378
#define USB_ULPI_0_DATA4_GPIOS_36_PCONF0        0x4300
#define USB_ULPI_0_DATA4_GPIOS_36_PAD           0x4308
#define USB_ULPI_0_DATA5_GPIOS_37_PCONF0        0x4390
#define USB_ULPI_0_DATA5_GPIOS_37_PAD           0x4398
#define USB_ULPI_0_DATA6_GPIOS_38_PCONF0        0x4320
#define USB_ULPI_0_DATA6_GPIOS_38_PAD           0x4328
#define USB_ULPI_0_DATA7_GPIOS_39_PCONF0        0x43A0
#define USB_ULPI_0_DATA7_GPIOS_39_PAD           0x43A8
#define USB_ULPI_0_DIR_GPIOS_40_PCONF0          0x4340
#define USB_ULPI_0_DIR_GPIOS_40_PAD             0x4348
#define USB_ULPI_0_NXT_GPIOS_41_PCONF0          0x4350
#define USB_ULPI_0_NXT_GPIOS_41_PAD             0x4358
#define USB_ULPI_0_STP_GPIOS_42_PCONF0          0x43B0
#define USB_ULPI_0_STP_GPIOS_42_PAD             0x43B8
#define USB_ULPI_0_REFCLK_GPIOS_43_PCONF0       0x4280
#define USB_ULPI_0_REFCLK_GPIOS_43_PAD          0x4288

struct gpio_table {
	u16 function_reg;
	u16 pad_reg;
	u8 init;
};

static struct gpio_table gtable[] = {
	{ HV_DDI0_HPD_GPIONC_0_PCONF0, HV_DDI0_HPD_GPIONC_0_PAD, 0},
	{ HV_DDI0_DDC_SDA_GPIONC_1_PCONF0, HV_DDI0_DDC_SDA_GPIONC_1_PAD, 0},
	{ HV_DDI0_DDC_SCL_GPIONC_2_PCONF0, HV_DDI0_DDC_SCL_GPIONC_2_PAD, 0},
	{ PANEL0_VDDEN_GPIONC_3_PCONF0, PANEL0_VDDEN_GPIONC_3_PAD, 0},
	{ PANEL0_BKLTEN_GPIONC_4_PCONF0, PANEL0_BKLTEN_GPIONC_4_PAD, 0},
	{ PANEL0_BKLTCTL_GPIONC_5_PCONF0, PANEL0_BKLTCTL_GPIONC_5_PAD, 0},
	{ HV_DDI1_HPD_GPIONC_6_PCONF0, HV_DDI1_HPD_GPIONC_6_PAD, 0},
	{ HV_DDI1_DDC_SDA_GPIONC_7_PCONF0, HV_DDI1_DDC_SDA_GPIONC_7_PAD, 0},
	{ HV_DDI1_DDC_SCL_GPIONC_8_PCONF0, HV_DDI1_DDC_SCL_GPIONC_8_PAD, 0},
	{ PANEL1_VDDEN_GPIONC_9_PCONF0, PANEL1_VDDEN_GPIONC_9_PAD, 0},
	{ PANEL1_BKLTEN_GPIONC_10_PCONF0, PANEL1_BKLTEN_GPIONC_10_PAD, 0},
	{ PANEL1_BKLTCTL_GPIONC_11_PCONF0, PANEL1_BKLTCTL_GPIONC_11_PAD, 0},
	{ GP_INTD_DSI_TE1_GPIONC_12_PCONF0, GP_INTD_DSI_TE1_GPIONC_12_PAD, 0},
	{ HV_DDI2_DDC_SDA_GPIONC_13_PCONF0, HV_DDI2_DDC_SDA_GPIONC_13_PAD, 0},
	{ HV_DDI2_DDC_SCL_GPIONC_14_PCONF0, HV_DDI2_DDC_SCL_GPIONC_14_PAD, 0},
	{ GP_CAMERASB00_GPIONC_15_PCONF0, GP_CAMERASB00_GPIONC_15_PAD, 0},
	{ GP_CAMERASB01_GPIONC_16_PCONF0, GP_CAMERASB01_GPIONC_16_PAD, 0},
	{ GP_CAMERASB02_GPIONC_17_PCONF0, GP_CAMERASB02_GPIONC_17_PAD, 0},
	{ GP_CAMERASB03_GPIONC_18_PCONF0, GP_CAMERASB03_GPIONC_18_PAD, 0},
	{ GP_CAMERASB04_GPIONC_19_PCONF0, GP_CAMERASB04_GPIONC_19_PAD, 0},
	{ GP_CAMERASB05_GPIONC_20_PCONF0, GP_CAMERASB05_GPIONC_20_PAD, 0},
	{ GP_CAMERASB06_GPIONC_21_PCONF0, GP_CAMERASB06_GPIONC_21_PAD, 0},
	{ GP_CAMERASB07_GPIONC_22_PCONF0, GP_CAMERASB07_GPIONC_22_PAD, 0},
	{ GP_CAMERASB08_GPIONC_23_PCONF0, GP_CAMERASB08_GPIONC_23_PAD, 0},
	{ GP_CAMERASB09_GPIONC_24_PCONF0, GP_CAMERASB09_GPIONC_24_PAD, 0},
	{ GP_CAMERASB10_GPIONC_25_PCONF0, GP_CAMERASB10_GPIONC_25_PAD, 0},
	{ GP_CAMERASB11_GPIONC_26_PCONF0, GP_CAMERASB11_GPIONC_26_PAD, 0},

	{ SATA_GP0_GPIOC_0_PCONF0, SATA_GP0_GPIOC_0_PAD, 0},
	{ SATA_GP1_GPIOC_1_PCONF0, SATA_GP1_GPIOC_1_PAD, 0},
	{ SATA_LEDN_GPIOC_2_PCONF0, SATA_LEDN_GPIOC_2_PAD, 0},
	{ PCIE_CLKREQ0B_GPIOC_3_PCONF0, PCIE_CLKREQ0B_GPIOC_3_PAD, 0},
	{ PCIE_CLKREQ1B_GPIOC_4_PCONF0, PCIE_CLKREQ1B_GPIOC_4_PAD, 0},
	{ PCIE_CLKREQ2B_GPIOC_5_PCONF0, PCIE_CLKREQ2B_GPIOC_5_PAD, 0},
	{ PCIE_CLKREQ3B_GPIOC_6_PCONF0, PCIE_CLKREQ3B_GPIOC_6_PAD, 0},
	{ PCIE_CLKREQ4B_GPIOC_7_PCONF0, PCIE_CLKREQ4B_GPIOC_7_PAD, 0},
	{ HDA_RSTB_GPIOC_8_PCONF0, HDA_RSTB_GPIOC_8_PAD, 0},
	{ HDA_SYNC_GPIOC_9_PCONF0, HDA_SYNC_GPIOC_9_PAD, 0},
	{ HDA_CLK_GPIOC_10_PCONF0, HDA_CLK_GPIOC_10_PAD, 0},
	{ HDA_SDO_GPIOC_11_PCONF0, HDA_SDO_GPIOC_11_PAD, 0},
	{ HDA_SDI0_GPIOC_12_PCONF0, HDA_SDI0_GPIOC_12_PAD, 0},
	{ HDA_SDI1_GPIOC_13_PCONF0, HDA_SDI1_GPIOC_13_PAD, 0},
	{ HDA_DOCKRSTB_GPIOC_14_PCONF0, HDA_DOCKRSTB_GPIOC_14_PAD, 0},
	{ HDA_DOCKENB_GPIOC_15_PCONF0, HDA_DOCKENB_GPIOC_15_PAD, 0},
	{ SDMMC1_CLK_GPIOC_16_PCONF0, SDMMC1_CLK_GPIOC_16_PAD, 0},
	{ SDMMC1_D0_GPIOC_17_PCONF0, SDMMC1_D0_GPIOC_17_PAD, 0},
	{ SDMMC1_D1_GPIOC_18_PCONF0, SDMMC1_D1_GPIOC_18_PAD, 0},
	{ SDMMC1_D2_GPIOC_19_PCONF0, SDMMC1_D2_GPIOC_19_PAD, 0},
	{ SDMMC1_D3_CD_B_GPIOC_20_PCONF0, SDMMC1_D3_CD_B_GPIOC_20_PAD, 0},
	{ MMC1_D4_SD_WE_GPIOC_21_PCONF0, MMC1_D4_SD_WE_GPIOC_21_PAD, 0},
	{ MMC1_D5_GPIOC_22_PCONF0, MMC1_D5_GPIOC_22_PAD, 0},
	{ MMC1_D6_GPIOC_23_PCONF0, MMC1_D6_GPIOC_23_PAD, 0},
	{ MMC1_D7_GPIOC_24_PCONF0, MMC1_D7_GPIOC_24_PAD, 0},
	{ SDMMC1_CMD_GPIOC_25_PCONF0, SDMMC1_CMD_GPIOC_25_PAD, 0},
	{ MMC1_RESET_B_GPIOC_26_PCONF0, MMC1_RESET_B_GPIOC_26_PAD, 0},
	{ SDMMC2_CLK_GPIOC_27_PCONF0, SDMMC2_CLK_GPIOC_27_PAD, 0},
	{ SDMMC2_D0_GPIOC_28_PCONF0, SDMMC2_D0_GPIOC_28_PAD, 0},
	{ SDMMC2_D1_GPIOC_29_PCONF0, SDMMC2_D1_GPIOC_29_PAD, 0},
	{ SDMMC2_D2_GPIOC_30_PCONF0, SDMMC2_D2_GPIOC_30_PAD, 0},
	{ SDMMC2_D3_CD_B_GPIOC_31_PCONF0, SDMMC2_D3_CD_B_GPIOC_31_PAD, 0},
	{ SDMMC2_CMD_GPIOC_32_PCONF0, SDMMC2_CMD_GPIOC_32_PAD, 0},
	{ SDMMC3_CLK_GPIOC_33_PCONF0, SDMMC3_CLK_GPIOC_33_PAD, 0},
	{ SDMMC3_D0_GPIOC_34_PCONF0, SDMMC3_D0_GPIOC_34_PAD, 0},
	{ SDMMC3_D1_GPIOC_35_PCONF0, SDMMC3_D1_GPIOC_35_PAD, 0},
	{ SDMMC3_D2_GPIOC_36_PCONF0, SDMMC3_D2_GPIOC_36_PAD, 0},
	{ SDMMC3_D3_GPIOC_37_PCONF0, SDMMC3_D3_GPIOC_37_PAD, 0},
	{ SDMMC3_CD_B_GPIOC_38_PCONF0, SDMMC3_CD_B_GPIOC_38_PAD, 0},
	{ SDMMC3_CMD_GPIOC_39_PCONF0, SDMMC3_CMD_GPIOC_39_PAD, 0},
	{ SDMMC3_1P8_EN_GPIOC_40_PCONF0, SDMMC3_1P8_EN_GPIOC_40_PAD, 0},
	{ SDMMC3_PWR_EN_B_GPIOC_41_PCONF0, SDMMC3_PWR_EN_B_GPIOC_41_PAD, 0},
	{ LPC_AD0_GPIOC_42_PCONF0, LPC_AD0_GPIOC_42_PAD, 0},
	{ LPC_AD1_GPIOC_43_PCONF0, LPC_AD1_GPIOC_43_PAD, 0},
	{ LPC_AD2_GPIOC_44_PCONF0, LPC_AD2_GPIOC_44_PAD, 0},
	{ LPC_AD3_GPIOC_45_PCONF0, LPC_AD3_GPIOC_45_PAD, 0},
	{ LPC_FRAMEB_GPIOC_46_PCONF0, LPC_FRAMEB_GPIOC_46_PAD, 0},
	{ LPC_CLKOUT0_GPIOC_47_PCONF0, LPC_CLKOUT0_GPIOC_47_PAD, 0},
	{ LPC_CLKOUT1_GPIOC_48_PCONF0, LPC_CLKOUT1_GPIOC_48_PAD, 0},
	{ LPC_CLKRUNB_GPIOC_49_PCONF0, LPC_CLKRUNB_GPIOC_49_PAD, 0},
	{ ILB_SERIRQ_GPIOC_50_PCONF0, ILB_SERIRQ_GPIOC_50_PAD, 0},
	{ SMB_DATA_GPIOC_51_PCONF0, SMB_DATA_GPIOC_51_PAD, 0},
	{ SMB_CLK_GPIOC_52_PCONF0, SMB_CLK_GPIOC_52_PAD, 0},
	{ SMB_ALERTB_GPIOC_53_PCONF0, SMB_ALERTB_GPIOC_53_PAD, 0},
	{ SPKR_GPIOC_54_PCONF0, SPKR_GPIOC_54_PAD, 0},
	{ MHSI_ACDATA_GPIOC_55_PCONF0, MHSI_ACDATA_GPIOC_55_PAD, 0},
	{ MHSI_ACFLAG_GPIOC_56_PCONF0, MHSI_ACFLAG_GPIOC_56_PAD, 0},
	{ MHSI_ACREADY_GPIOC_57_PCONF0, MHSI_ACREADY_GPIOC_57_PAD, 0},
	{ MHSI_ACWAKE_GPIOC_58_PCONF0, MHSI_ACWAKE_GPIOC_58_PAD, 0},
	{ MHSI_CADATA_GPIOC_59_PCONF0, MHSI_CADATA_GPIOC_59_PAD, 0},
	{ MHSI_CAFLAG_GPIOC_60_PCONF0, MHSI_CAFLAG_GPIOC_60_PAD, 0},
	{ MHSI_CAREADY_GPIOC_61_PCONF0, MHSI_CAREADY_GPIOC_61_PAD, 0},
	{ GP_SSP_2_CLK_GPIOC_62_PCONF0, GP_SSP_2_CLK_GPIOC_62_PAD, 0},
	{ GP_SSP_2_FS_GPIOC_63_PCONF0, GP_SSP_2_FS_GPIOC_63_PAD, 0},
	{ GP_SSP_2_RXD_GPIOC_64_PCONF0, GP_SSP_2_RXD_GPIOC_64_PAD, 0},
	{ GP_SSP_2_TXD_GPIOC_65_PCONF0, GP_SSP_2_TXD_GPIOC_65_PAD, 0},
	{ SPI1_CS0_B_GPIOC_66_PCONF0, SPI1_CS0_B_GPIOC_66_PAD, 0},
	{ SPI1_MISO_GPIOC_67_PCONF0, SPI1_MISO_GPIOC_67_PAD, 0},
	{ SPI1_MOSI_GPIOC_68_PCONF0, SPI1_MOSI_GPIOC_68_PAD, 0},
	{ SPI1_CLK_GPIOC_69_PCONF0, SPI1_CLK_GPIOC_69_PAD, 0},
	{ UART1_RXD_GPIOC_70_PCONF0, UART1_RXD_GPIOC_70_PAD, 0},
	{ UART1_TXD_GPIOC_71_PCONF0, UART1_TXD_GPIOC_71_PAD, 0},
	{ UART1_RTS_B_GPIOC_72_PCONF0, UART1_RTS_B_GPIOC_72_PAD, 0},
	{ UART1_CTS_B_GPIOC_73_PCONF0, UART1_CTS_B_GPIOC_73_PAD, 0},
	{ UART2_RXD_GPIOC_74_PCONF0, UART2_RXD_GPIOC_74_PAD, 0},
	{ UART2_TXD_GPIOC_75_PCONF0, UART2_TXD_GPIOC_75_PAD, 0},
	{ UART2_RTS_B_GPIOC_76_PCONF0, UART2_RTS_B_GPIOC_76_PAD, 0},
	{ UART2_CTS_B_GPIOC_77_PCONF0, UART2_CTS_B_GPIOC_77_PAD, 0},
	{ I2C0_SDA_GPIOC_78_PCONF0, I2C0_SDA_GPIOC_78_PAD, 0},
	{ I2C0_SCL_GPIOC_79_PCONF0, I2C0_SCL_GPIOC_79_PAD, 0},
	{ I2C1_SDA_GPIOC_80_PCONF0, I2C1_SDA_GPIOC_80_PAD, 0},
	{ I2C1_SCL_GPIOC_81_PCONF0, I2C1_SCL_GPIOC_81_PAD, 0},
	{ I2C2_SDA_GPIOC_82_PCONF0, I2C2_SDA_GPIOC_82_PAD, 0},
	{ I2C2_SCL_GPIOC_83_PCONF0, I2C2_SCL_GPIOC_83_PAD, 0},
	{ I2C3_SDA_GPIOC_84_PCONF0, I2C3_SDA_GPIOC_84_PAD, 0},
	{ I2C3_SCL_GPIOC_85_PCONF0, I2C3_SCL_GPIOC_85_PAD, 0},
	{ I2C4_SDA_GPIOC_86_PCONF0, I2C4_SDA_GPIOC_86_PAD, 0},
	{ I2C4_SCL_GPIOC_87_PCONF0, I2C4_SCL_GPIOC_87_PAD, 0},
	{ I2C5_SDA_GPIOC_88_PCONF0, I2C5_SDA_GPIOC_88_PAD, 0},
	{ I2C5_SCL_GPIOC_89_PCONF0, I2C5_SCL_GPIOC_89_PAD, 0},
	{ I2C6_SDA_GPIOC_90_PCONF0, I2C6_SDA_GPIOC_90_PAD, 0},
	{ I2C6_SCL_GPIOC_91_PCONF0, I2C6_SCL_GPIOC_91_PAD, 0},
	{ I2C_NFC_SDA_GPIOC_92_PCONF0, I2C_NFC_SDA_GPIOC_92_PAD, 0},
	{ I2C_NFC_SCL_GPIOC_93_PCONF0, I2C_NFC_SCL_GPIOC_93_PAD, 0},
	{ PWM0_GPIOC_94_PCONF0, PWM0_GPIOC_94_PAD, 0},
	{ PWM1_GPIOC_95_PCONF0, PWM1_GPIOC_95_PAD, 0},
	{ PLT_CLK0_GPIOC_96_PCONF0, PLT_CLK0_GPIOC_96_PAD, 0},
	{ PLT_CLK1_GPIOC_97_PCONF0, PLT_CLK1_GPIOC_97_PAD, 0},
	{ PLT_CLK2_GPIOC_98_PCONF0, PLT_CLK2_GPIOC_98_PAD, 0},
	{ PLT_CLK3_GPIOC_99_PCONF0, PLT_CLK3_GPIOC_99_PAD, 0},
	{ PLT_CLK4_GPIOC_100_PCONF0, PLT_CLK4_GPIOC_100_PAD, 0},
	{ PLT_CLK5_GPIOC_101_PCONF0, PLT_CLK5_GPIOC_101_PAD, 0},

	{ GPIO_SUS0_GPIO_SUS0_PCONF0, GPIO_SUS0_GPIO_SUS0_PAD, 0},
	{ GPIO_SUS1_GPIO_SUS1_PCONF0, GPIO_SUS1_GPIO_SUS1_PAD, 0},
	{ GPIO_SUS2_GPIO_SUS2_PCONF0, GPIO_SUS2_GPIO_SUS2_PAD, 0},
	{ GPIO_SUS3_GPIO_SUS3_PCONF0, GPIO_SUS3_GPIO_SUS3_PAD, 0},
	{ GPIO_SUS4_GPIO_SUS4_PCONF0, GPIO_SUS4_GPIO_SUS4_PAD, 0},
	{ GPIO_SUS5_GPIO_SUS5_PCONF0, GPIO_SUS5_GPIO_SUS5_PAD, 0},
	{ GPIO_SUS6_GPIO_SUS6_PCONF0, GPIO_SUS6_GPIO_SUS6_PAD, 0},
	{ GPIO_SUS7_GPIO_SUS7_PCONF0, GPIO_SUS7_GPIO_SUS7_PAD, 0},
	{ SEC_GPIO_SUS8_GPIO_SUS8_PCONF0, SEC_GPIO_SUS8_GPIO_SUS8_PAD, 0},
	{ SEC_GPIO_SUS9_GPIO_SUS9_PCONF0, SEC_GPIO_SUS9_GPIO_SUS9_PAD, 0},
	{ SEC_GPIO_SUS10_GPIO_SUS10_PCONF0, SEC_GPIO_SUS10_GPIO_SUS10_PAD, 0},
	{ SUSPWRDNACK_GPIOS_11_PCONF0, SUSPWRDNACK_GPIOS_11_PAD, 0},
	{ PMU_SUSCLK_GPIOS_12_PCONF0, PMU_SUSCLK_GPIOS_12_PAD, 0},
	{ PMU_SLP_S0IX_B_GPIOS_13_PCONF0, PMU_SLP_S0IX_B_GPIOS_13_PAD, 0},
	{ PMU_SLP_LAN_B_GPIOS_14_PCONF0, PMU_SLP_LAN_B_GPIOS_14_PAD, 0},
	{ PMU_WAKE_B_GPIOS_15_PCONF0, PMU_WAKE_B_GPIOS_15_PAD, 0},
	{ PMU_PWRBTN_B_GPIOS_16_PCONF0, PMU_PWRBTN_B_GPIOS_16_PAD, 0},
	{ PMU_WAKE_LAN_B_GPIOS_17_PCONF0, PMU_WAKE_LAN_B_GPIOS_17_PAD, 0},
	{ SUS_STAT_B_GPIOS_18_PCONF0, SUS_STAT_B_GPIOS_18_PAD, 0},
	{ USB_OC0_B_GPIOS_19_PCONF0, USB_OC0_B_GPIOS_19_PAD, 0},
	{ USB_OC1_B_GPIOS_20_PCONF0, USB_OC1_B_GPIOS_20_PAD, 0},
	{ SPI_CS1_B_GPIOS_21_PCONF0, SPI_CS1_B_GPIOS_21_PAD, 0},
	{ GPIO_DFX0_GPIOS_22_PCONF0, GPIO_DFX0_GPIOS_22_PAD, 0},
	{ GPIO_DFX1_GPIOS_23_PCONF0, GPIO_DFX1_GPIOS_23_PAD, 0},
	{ GPIO_DFX2_GPIOS_24_PCONF0, GPIO_DFX2_GPIOS_24_PAD, 0},
	{ GPIO_DFX3_GPIOS_25_PCONF0, GPIO_DFX3_GPIOS_25_PAD, 0},
	{ GPIO_DFX4_GPIOS_26_PCONF0, GPIO_DFX4_GPIOS_26_PAD, 0},
	{ GPIO_DFX5_GPIOS_27_PCONF0, GPIO_DFX5_GPIOS_27_PAD, 0},
	{ GPIO_DFX6_GPIOS_28_PCONF0, GPIO_DFX6_GPIOS_28_PAD, 0},
	{ GPIO_DFX7_GPIOS_29_PCONF0, GPIO_DFX7_GPIOS_29_PAD, 0},
	{ GPIO_DFX8_GPIOS_30_PCONF0, GPIO_DFX8_GPIOS_30_PAD, 0},
	{ USB_ULPI_0_CLK_GPIOS_31_PCONF0, USB_ULPI_0_CLK_GPIOS_31_PAD, 0},
	{ USB_ULPI_0_DATA0_GPIOS_32_PCONF0, USB_ULPI_0_DATA0_GPIOS_32_PAD, 0},
	{ USB_ULPI_0_DATA1_GPIOS_33_PCONF0, USB_ULPI_0_DATA1_GPIOS_33_PAD, 0},
	{ USB_ULPI_0_DATA2_GPIOS_34_PCONF0, USB_ULPI_0_DATA2_GPIOS_34_PAD, 0},
	{ USB_ULPI_0_DATA3_GPIOS_35_PCONF0, USB_ULPI_0_DATA3_GPIOS_35_PAD, 0},
	{ USB_ULPI_0_DATA4_GPIOS_36_PCONF0, USB_ULPI_0_DATA4_GPIOS_36_PAD, 0},
	{ USB_ULPI_0_DATA5_GPIOS_37_PCONF0, USB_ULPI_0_DATA5_GPIOS_37_PAD, 0},
	{ USB_ULPI_0_DATA6_GPIOS_38_PCONF0, USB_ULPI_0_DATA6_GPIOS_38_PAD, 0},
	{ USB_ULPI_0_DATA7_GPIOS_39_PCONF0, USB_ULPI_0_DATA7_GPIOS_39_PAD, 0},
	{ USB_ULPI_0_DIR_GPIOS_40_PCONF0, USB_ULPI_0_DIR_GPIOS_40_PAD, 0},
	{ USB_ULPI_0_NXT_GPIOS_41_PCONF0, USB_ULPI_0_NXT_GPIOS_41_PAD, 0},
	{ USB_ULPI_0_STP_GPIOS_42_PCONF0, USB_ULPI_0_STP_GPIOS_42_PAD, 0},
	{ USB_ULPI_0_REFCLK_GPIOS_43_PCONF0, USB_ULPI_0_REFCLK_GPIOS_43_PAD, 0}
};

static inline enum port intel_dsi_seq_port_to_port(u8 port)
{
	return port ? PORT_C : PORT_A;
}

static const u8 *mipi_exec_send_packet(struct intel_dsi *intel_dsi,
				       const u8 *data)
{
	struct mipi_dsi_device *dsi_device;
	u8 type, flags, seq_port;
	u16 len;
	enum port port;

	flags = *data++;
	type = *data++;

	len = *((u16 *) data);
	data += 2;

	seq_port = (flags >> MIPI_PORT_SHIFT) & 3;

	/* For DSI single link on Port A & C, the seq_port value which is
	 * parsed from Sequence Block#53 of VBT has been set to 0
	 * Now, read/write of packets for the DSI single link on Port A and
	 * Port C will based on the DVO port from VBT block 2.
	 */
	if (intel_dsi->ports == (1 << PORT_C))
		port = PORT_C;
	else
		port = intel_dsi_seq_port_to_port(seq_port);

	dsi_device = intel_dsi->dsi_hosts[port]->device;
	if (!dsi_device) {
		DRM_DEBUG_KMS("no dsi device for port %c\n", port_name(port));
		goto out;
	}

	if ((flags >> MIPI_TRANSFER_MODE_SHIFT) & 1)
		dsi_device->mode_flags &= ~MIPI_DSI_MODE_LPM;
	else
		dsi_device->mode_flags |= MIPI_DSI_MODE_LPM;

	dsi_device->channel = (flags >> MIPI_VIRTUAL_CHANNEL_SHIFT) & 3;

	switch (type) {
	case MIPI_DSI_GENERIC_SHORT_WRITE_0_PARAM:
		mipi_dsi_generic_write(dsi_device, NULL, 0);
		break;
	case MIPI_DSI_GENERIC_SHORT_WRITE_1_PARAM:
		mipi_dsi_generic_write(dsi_device, data, 1);
		break;
	case MIPI_DSI_GENERIC_SHORT_WRITE_2_PARAM:
		mipi_dsi_generic_write(dsi_device, data, 2);
		break;
	case MIPI_DSI_GENERIC_READ_REQUEST_0_PARAM:
	case MIPI_DSI_GENERIC_READ_REQUEST_1_PARAM:
	case MIPI_DSI_GENERIC_READ_REQUEST_2_PARAM:
		DRM_DEBUG_DRIVER("Generic Read not yet implemented or used\n");
		break;
	case MIPI_DSI_GENERIC_LONG_WRITE:
		mipi_dsi_generic_write(dsi_device, data, len);
		break;
	case MIPI_DSI_DCS_SHORT_WRITE:
		mipi_dsi_dcs_write_buffer(dsi_device, data, 1);
		break;
	case MIPI_DSI_DCS_SHORT_WRITE_PARAM:
		mipi_dsi_dcs_write_buffer(dsi_device, data, 2);
		break;
	case MIPI_DSI_DCS_READ:
		DRM_DEBUG_DRIVER("DCS Read not yet implemented or used\n");
		break;
	case MIPI_DSI_DCS_LONG_WRITE:
		mipi_dsi_dcs_write_buffer(dsi_device, data, len);
		break;
	}

out:
	data += len;

	return data;
}

static const u8 *mipi_exec_delay(struct intel_dsi *intel_dsi, const u8 *data)
{
	u32 delay = *((const u32 *) data);

	usleep_range(delay, delay + 10);
	data += 4;

	return data;
}

static const u8 *mipi_exec_gpio(struct intel_dsi *intel_dsi, const u8 *data)
{
	u8 gpio, action;
	u16 function, pad;
	u32 val;
	u8 port;
	struct drm_device *dev = intel_dsi->base.base.dev;
	struct drm_i915_private *dev_priv = dev->dev_private;

	if (dev_priv->vbt.dsi.seq_version >= 3)
		data++;

	gpio = *data++;

	/* pull up/down */
	action = *data++ & 1;

	if (gpio >= ARRAY_SIZE(gtable)) {
		DRM_DEBUG_KMS("unknown gpio %u\n", gpio);
		goto out;
	}

	if (!IS_VALLEYVIEW(dev_priv) && !IS_CHERRYVIEW(dev_priv)) {
		DRM_DEBUG_KMS("GPIO element not supported on this platform\n");
		goto out;
	}

	if (dev_priv->vbt.dsi.seq_version >= 3) {
		if (gpio <= MAX_GPIO_NUM_NC) {
			DRM_DEBUG_KMS("GPIO is in the north block\n");
			port = IOSF_PORT_GPIO_NC;
		} else if (gpio > MAX_GPIO_NUM_NC && gpio <= MAX_GPIO_NUM_SC) {
			DRM_DEBUG_KMS("GPIO is in the south block\n");
			port = IOSF_PORT_GPIO_SC;
		} else if (gpio > MAX_GPIO_NUM_SC && gpio <= MAX_GPIO_NUM) {
			DRM_DEBUG_KMS("GPIO is in the SUS block\n");
			port = IOSF_PORT_GPIO_SUS;
		} else {
			DRM_DEBUG_KMS("GPIO %u is in unknown range\n", gpio);
			goto out;
		}
	} else {
		/* XXX: Per spec, sequence block v2 also supports SC. */
		port = IOSF_PORT_GPIO_NC;
	}

	function = gtable[gpio].function_reg;
	pad = gtable[gpio].pad_reg;

	mutex_lock(&dev_priv->sb_lock);
	if (!gtable[gpio].init) {
		/* program the function */
		/* FIXME: remove constant below */
		vlv_iosf_sb_write(dev_priv, port, function, 0x2000CC00);
		gtable[gpio].init = 1;
	}

	val = 0x4 | action;

	/* pull up/down */
	vlv_iosf_sb_write(dev_priv, port, pad, val);
	mutex_unlock(&dev_priv->sb_lock);

out:
	return data;
}

static const u8 *mipi_exec_i2c(struct intel_dsi *intel_dsi, const u8 *data)
{
	struct i2c_adapter *adapter;
	int ret, i;
	u8 reg_offset, payload_size;
	struct i2c_msg msg;
	u8 *transmit_buffer;
	u8 flag, resource_id, bus_number;
	u16 slave_add;

	flag = *data++;
	resource_id = *data++;
	bus_number = *data++;
	slave_add = *(u16 *)(data);
	data += 2;
	reg_offset = *data++;
	payload_size = *data++;

	if (resource_id == 0xff || bus_number == 0xff) {
		DRM_DEBUG_KMS("ignoring gmbus (resource id %02x, bus %02x)\n",
			      resource_id, bus_number);
		goto out;
	}

	adapter = i2c_get_adapter(bus_number);
	if (!adapter) {
		DRM_ERROR("i2c_get_adapter(%u)\n", bus_number);
		goto out;
	}

	transmit_buffer = kmalloc(1 + payload_size, GFP_TEMPORARY);
	if (!transmit_buffer)
		goto out_put;

	transmit_buffer[0] = reg_offset;
	memcpy(&transmit_buffer[1], data, payload_size);

	msg.addr = slave_add;
	msg.flags = 0;
	msg.len = payload_size + 1;
	msg.buf = &transmit_buffer[0];

	for (i = 0; i < 6; i++) {
		ret = i2c_transfer(adapter, &msg, 1);
		if (ret == 1) {
			goto out_free;
		} else if (ret == -EAGAIN) {
			usleep_range(1000, 2500);
		} else {
			break;
		}
	}

	DRM_ERROR("i2c transfer failed: %d\n", ret);
out_free:
	kfree(transmit_buffer);
out_put:
	i2c_put_adapter(adapter);
out:
	return data + payload_size;
}

typedef const u8 * (*fn_mipi_elem_exec)(struct intel_dsi *intel_dsi,
					const u8 *data);
static const fn_mipi_elem_exec exec_elem[] = {
	[MIPI_SEQ_ELEM_SEND_PKT] = mipi_exec_send_packet,
	[MIPI_SEQ_ELEM_DELAY] = mipi_exec_delay,
	[MIPI_SEQ_ELEM_GPIO] = mipi_exec_gpio,
	[MIPI_SEQ_ELEM_I2C] = mipi_exec_i2c,
};

/*
 * MIPI Sequence from VBT #53 parsing logic
 * We have already separated each seqence during bios parsing
 * Following is generic execution function for any sequence
 */

static const char * const seq_name[] = {
	[MIPI_SEQ_ASSERT_RESET] = "MIPI_SEQ_ASSERT_RESET",
	[MIPI_SEQ_INIT_OTP] = "MIPI_SEQ_INIT_OTP",
	[MIPI_SEQ_DISPLAY_ON] = "MIPI_SEQ_DISPLAY_ON",
	[MIPI_SEQ_DISPLAY_OFF]  = "MIPI_SEQ_DISPLAY_OFF",
	[MIPI_SEQ_DEASSERT_RESET] = "MIPI_SEQ_DEASSERT_RESET",
	[MIPI_SEQ_BACKLIGHT_ON] = "MIPI_SEQ_BACKLIGHT_ON",
	[MIPI_SEQ_BACKLIGHT_OFF] = "MIPI_SEQ_BACKLIGHT_OFF",
	[MIPI_SEQ_TEAR_ON] = "MIPI_SEQ_TEAR_ON",
	[MIPI_SEQ_TEAR_OFF] = "MIPI_SEQ_TEAR_OFF",
	[MIPI_SEQ_POWER_ON] = "MIPI_SEQ_POWER_ON",
	[MIPI_SEQ_POWER_OFF] = "MIPI_SEQ_POWER_OFF",
};

static const char *sequence_name(enum mipi_seq seq_id)
{
	if (seq_id < ARRAY_SIZE(seq_name) && seq_name[seq_id])
		return seq_name[seq_id];
	else
		return "(unknown)";
}

static void generic_exec_sequence(struct drm_panel *panel, enum mipi_seq seq_id)
{
	struct vbt_panel *vbt_panel = to_vbt_panel(panel);
	struct intel_dsi *intel_dsi = vbt_panel->intel_dsi;
	struct drm_i915_private *dev_priv = to_i915(intel_dsi->base.base.dev);
	const u8 *data;
	fn_mipi_elem_exec mipi_elem_exec;

	if (WARN_ON(seq_id >= ARRAY_SIZE(dev_priv->vbt.dsi.sequence)))
		return;

	data = dev_priv->vbt.dsi.sequence[seq_id];
	if (!data) {
		DRM_DEBUG_KMS("MIPI sequence %d - %s not available\n",
			      seq_id, sequence_name(seq_id));
		return;
	}

	WARN_ON(*data != seq_id);

	DRM_DEBUG_KMS("Starting MIPI sequence %d - %s\n",
		      seq_id, sequence_name(seq_id));

	/* Skip Sequence Byte. */
	data++;

	/* Skip Size of Sequence. */
	if (dev_priv->vbt.dsi.seq_version >= 3)
		data += 4;

	while (1) {
		u8 operation_byte = *data++;
		u8 operation_size = 0;

		if (operation_byte == MIPI_SEQ_ELEM_END)
			break;

		if (operation_byte < ARRAY_SIZE(exec_elem))
			mipi_elem_exec = exec_elem[operation_byte];
		else
			mipi_elem_exec = NULL;

		/* Size of Operation. */
		if (dev_priv->vbt.dsi.seq_version >= 3)
			operation_size = *data++;

		if (mipi_elem_exec) {
			data = mipi_elem_exec(intel_dsi, data);
		} else if (operation_size) {
			/* We have size, skip. */
			DRM_DEBUG_KMS("Unsupported MIPI operation byte %u\n",
				      operation_byte);
			data += operation_size;
		} else {
			/* No size, can't skip without parsing. */
			DRM_ERROR("Unsupported MIPI operation byte %u\n",
				  operation_byte);
			return;
		}
	}
}

static int vbt_panel_prepare(struct drm_panel *panel)
{
	generic_exec_sequence(panel, MIPI_SEQ_ASSERT_RESET);
	generic_exec_sequence(panel, MIPI_SEQ_INIT_OTP);

	return 0;
}

static int vbt_panel_unprepare(struct drm_panel *panel)
{
	generic_exec_sequence(panel, MIPI_SEQ_DEASSERT_RESET);

	return 0;
}

static int vbt_panel_enable(struct drm_panel *panel)
{
	generic_exec_sequence(panel, MIPI_SEQ_DISPLAY_ON);

	return 0;
}

static int vbt_panel_disable(struct drm_panel *panel)
{
	generic_exec_sequence(panel, MIPI_SEQ_DISPLAY_OFF);

	return 0;
}

static int vbt_panel_get_modes(struct drm_panel *panel)
{
	struct vbt_panel *vbt_panel = to_vbt_panel(panel);
	struct intel_dsi *intel_dsi = vbt_panel->intel_dsi;
	struct drm_device *dev = intel_dsi->base.base.dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct drm_display_mode *mode;

	if (!panel->connector)
		return 0;

	mode = drm_mode_duplicate(dev, dev_priv->vbt.lfp_lvds_vbt_mode);
	if (!mode)
		return 0;

	mode->type |= DRM_MODE_TYPE_PREFERRED;

	drm_mode_probed_add(panel->connector, mode);

	return 1;
}

static const struct drm_panel_funcs vbt_panel_funcs = {
	.disable = vbt_panel_disable,
	.unprepare = vbt_panel_unprepare,
	.prepare = vbt_panel_prepare,
	.enable = vbt_panel_enable,
	.get_modes = vbt_panel_get_modes,
};

struct drm_panel *vbt_panel_init(struct intel_dsi *intel_dsi, u16 panel_id)
{
	struct drm_device *dev = intel_dsi->base.base.dev;
	struct drm_i915_private *dev_priv = dev->dev_private;
	struct mipi_config *mipi_config = dev_priv->vbt.dsi.config;
	struct mipi_pps_data *pps = dev_priv->vbt.dsi.pps;
	struct drm_display_mode *mode = dev_priv->vbt.lfp_lvds_vbt_mode;
	struct vbt_panel *vbt_panel;
	u32 bits_per_pixel = 24;
	u32 tlpx_ns, extra_byte_count, bitrate, tlpx_ui;
	u32 ui_num, ui_den;
	u32 prepare_cnt, exit_zero_cnt, clk_zero_cnt, trail_cnt;
	u32 ths_prepare_ns, tclk_trail_ns;
	u32 tclk_prepare_clkzero, ths_prepare_hszero;
	u32 lp_to_hs_switch, hs_to_lp_switch;
	u32 pclk, computed_ddr;
	u16 burst_mode_ratio;
	enum port port;

	DRM_DEBUG_KMS("\n");

	intel_dsi->eotp_pkt = mipi_config->eot_pkt_disabled ? 0 : 1;
	intel_dsi->clock_stop = mipi_config->enable_clk_stop ? 1 : 0;
	intel_dsi->lane_count = mipi_config->lane_cnt + 1;
	intel_dsi->pixel_format = mipi_config->videomode_color_format << 7;
	intel_dsi->dual_link = mipi_config->dual_link;
	intel_dsi->pixel_overlap = mipi_config->pixel_overlap;

	if (intel_dsi->pixel_format == VID_MODE_FORMAT_RGB666)
		bits_per_pixel = 18;
	else if (intel_dsi->pixel_format == VID_MODE_FORMAT_RGB565)
		bits_per_pixel = 16;

	intel_dsi->operation_mode = mipi_config->is_cmd_mode;
	intel_dsi->video_mode_format = mipi_config->video_transfer_mode;
	intel_dsi->escape_clk_div = mipi_config->byte_clk_sel;
	intel_dsi->lp_rx_timeout = mipi_config->lp_rx_timeout;
	intel_dsi->turn_arnd_val = mipi_config->turn_around_timeout;
	intel_dsi->rst_timer_val = mipi_config->device_reset_timer;
	intel_dsi->init_count = mipi_config->master_init_timer;
	intel_dsi->bw_timer = mipi_config->dbi_bw_timer;
	intel_dsi->video_frmt_cfg_bits =
		mipi_config->bta_enabled ? DISABLE_VIDEO_BTA : 0;

	pclk = mode->clock;

	/* In dual link mode each port needs half of pixel clock */
	if (intel_dsi->dual_link) {
		pclk = pclk / 2;

		/* we can enable pixel_overlap if needed by panel. In this
		 * case we need to increase the pixelclock for extra pixels
		 */
		if (intel_dsi->dual_link == DSI_DUAL_LINK_FRONT_BACK) {
			pclk += DIV_ROUND_UP(mode->vtotal *
						intel_dsi->pixel_overlap *
						60, 1000);
		}
	}

	/* Burst Mode Ratio
	 * Target ddr frequency from VBT / non burst ddr freq
	 * multiply by 100 to preserve remainder
	 */
	if (intel_dsi->video_mode_format == VIDEO_MODE_BURST) {
		if (mipi_config->target_burst_mode_freq) {
			computed_ddr =
				(pclk * bits_per_pixel) / intel_dsi->lane_count;

			if (mipi_config->target_burst_mode_freq <
								computed_ddr) {
				DRM_ERROR("Burst mode freq is less than computed\n");
				return NULL;
			}

			burst_mode_ratio = DIV_ROUND_UP(
				mipi_config->target_burst_mode_freq * 100,
				computed_ddr);

			pclk = DIV_ROUND_UP(pclk * burst_mode_ratio, 100);
		} else {
			DRM_ERROR("Burst mode target is not set\n");
			return NULL;
		}
	} else
		burst_mode_ratio = 100;

	intel_dsi->burst_mode_ratio = burst_mode_ratio;
	intel_dsi->pclk = pclk;

	bitrate = (pclk * bits_per_pixel) / intel_dsi->lane_count;

	switch (intel_dsi->escape_clk_div) {
	case 0:
		tlpx_ns = 50;
		break;
	case 1:
		tlpx_ns = 100;
		break;

	case 2:
		tlpx_ns = 200;
		break;
	default:
		tlpx_ns = 50;
		break;
	}

	switch (intel_dsi->lane_count) {
	case 1:
	case 2:
		extra_byte_count = 2;
		break;
	case 3:
		extra_byte_count = 4;
		break;
	case 4:
	default:
		extra_byte_count = 3;
		break;
	}

	/*
	 * ui(s) = 1/f [f in hz]
	 * ui(ns) = 10^9 / (f*10^6) [f in Mhz] -> 10^3/f(Mhz)
	 */

	/* in Kbps */
	ui_num = NS_KHZ_RATIO;
	ui_den = bitrate;

	tclk_prepare_clkzero = mipi_config->tclk_prepare_clkzero;
	ths_prepare_hszero = mipi_config->ths_prepare_hszero;

	/*
	 * B060
	 * LP byte clock = TLPX/ (8UI)
	 */
	intel_dsi->lp_byte_clk = DIV_ROUND_UP(tlpx_ns * ui_den, 8 * ui_num);

	/* count values in UI = (ns value) * (bitrate / (2 * 10^6))
	 *
	 * Since txddrclkhs_i is 2xUI, all the count values programmed in
	 * DPHY param register are divided by 2
	 *
	 * prepare count
	 */
	ths_prepare_ns = max(mipi_config->ths_prepare,
			     mipi_config->tclk_prepare);
	prepare_cnt = DIV_ROUND_UP(ths_prepare_ns * ui_den, ui_num * 2);

	/* exit zero count */
	exit_zero_cnt = DIV_ROUND_UP(
				(ths_prepare_hszero - ths_prepare_ns) * ui_den,
				ui_num * 2
				);

	/*
	 * Exit zero  is unified val ths_zero and ths_exit
	 * minimum value for ths_exit = 110ns
	 * min (exit_zero_cnt * 2) = 110/UI
	 * exit_zero_cnt = 55/UI
	 */
	 if (exit_zero_cnt < (55 * ui_den / ui_num))
		if ((55 * ui_den) % ui_num)
			exit_zero_cnt += 1;

	/* clk zero count */
	clk_zero_cnt = DIV_ROUND_UP(
			(tclk_prepare_clkzero -	ths_prepare_ns)
			* ui_den, 2 * ui_num);

	/* trail count */
	tclk_trail_ns = max(mipi_config->tclk_trail, mipi_config->ths_trail);
	trail_cnt = DIV_ROUND_UP(tclk_trail_ns * ui_den, 2 * ui_num);

	if (prepare_cnt > PREPARE_CNT_MAX ||
		exit_zero_cnt > EXIT_ZERO_CNT_MAX ||
		clk_zero_cnt > CLK_ZERO_CNT_MAX ||
		trail_cnt > TRAIL_CNT_MAX)
		DRM_DEBUG_DRIVER("Values crossing maximum limits, restricting to max values\n");

	if (prepare_cnt > PREPARE_CNT_MAX)
		prepare_cnt = PREPARE_CNT_MAX;

	if (exit_zero_cnt > EXIT_ZERO_CNT_MAX)
		exit_zero_cnt = EXIT_ZERO_CNT_MAX;

	if (clk_zero_cnt > CLK_ZERO_CNT_MAX)
		clk_zero_cnt = CLK_ZERO_CNT_MAX;

	if (trail_cnt > TRAIL_CNT_MAX)
		trail_cnt = TRAIL_CNT_MAX;

	/* B080 */
	intel_dsi->dphy_reg = exit_zero_cnt << 24 | trail_cnt << 16 |
						clk_zero_cnt << 8 | prepare_cnt;

	/*
	 * LP to HS switch count = 4TLPX + PREP_COUNT * 2 + EXIT_ZERO_COUNT * 2
	 *					+ 10UI + Extra Byte Count
	 *
	 * HS to LP switch count = THS-TRAIL + 2TLPX + Extra Byte Count
	 * Extra Byte Count is calculated according to number of lanes.
	 * High Low Switch Count is the Max of LP to HS and
	 * HS to LP switch count
	 *
	 */
	tlpx_ui = DIV_ROUND_UP(tlpx_ns * ui_den, ui_num);

	/* B044 */
	/* FIXME:
	 * The comment above does not match with the code */
	lp_to_hs_switch = DIV_ROUND_UP(4 * tlpx_ui + prepare_cnt * 2 +
						exit_zero_cnt * 2 + 10, 8);

	hs_to_lp_switch = DIV_ROUND_UP(mipi_config->ths_trail + 2 * tlpx_ui, 8);

	intel_dsi->hs_to_lp_count = max(lp_to_hs_switch, hs_to_lp_switch);
	intel_dsi->hs_to_lp_count += extra_byte_count;

	/* B088 */
	/* LP -> HS for clock lanes
	 * LP clk sync + LP11 + LP01 + tclk_prepare + tclk_zero +
	 *						extra byte count
	 * 2TPLX + 1TLPX + 1 TPLX(in ns) + prepare_cnt * 2 + clk_zero_cnt *
	 *					2(in UI) + extra byte count
	 * In byteclks = (4TLPX + prepare_cnt * 2 + clk_zero_cnt *2 (in UI)) /
	 *					8 + extra byte count
	 */
	intel_dsi->clk_lp_to_hs_count =
		DIV_ROUND_UP(
			4 * tlpx_ui + prepare_cnt * 2 +
			clk_zero_cnt * 2,
			8);

	intel_dsi->clk_lp_to_hs_count += extra_byte_count;

	/* HS->LP for Clock Lanes
	 * Low Power clock synchronisations + 1Tx byteclk + tclk_trail +
	 *						Extra byte count
	 * 2TLPX + 8UI + (trail_count*2)(in UI) + Extra byte count
	 * In byteclks = (2*TLpx(in UI) + trail_count*2 +8)(in UI)/8 +
	 *						Extra byte count
	 */
	intel_dsi->clk_hs_to_lp_count =
		DIV_ROUND_UP(2 * tlpx_ui + trail_cnt * 2 + 8,
			8);
	intel_dsi->clk_hs_to_lp_count += extra_byte_count;

	DRM_DEBUG_KMS("Eot %s\n", intel_dsi->eotp_pkt ? "enabled" : "disabled");
	DRM_DEBUG_KMS("Clockstop %s\n", intel_dsi->clock_stop ?
						"disabled" : "enabled");
	DRM_DEBUG_KMS("Mode %s\n", intel_dsi->operation_mode ? "command" : "video");
	if (intel_dsi->dual_link == DSI_DUAL_LINK_FRONT_BACK)
		DRM_DEBUG_KMS("Dual link: DSI_DUAL_LINK_FRONT_BACK\n");
	else if (intel_dsi->dual_link == DSI_DUAL_LINK_PIXEL_ALT)
		DRM_DEBUG_KMS("Dual link: DSI_DUAL_LINK_PIXEL_ALT\n");
	else
		DRM_DEBUG_KMS("Dual link: NONE\n");
	DRM_DEBUG_KMS("Pixel Format %d\n", intel_dsi->pixel_format);
	DRM_DEBUG_KMS("TLPX %d\n", intel_dsi->escape_clk_div);
	DRM_DEBUG_KMS("LP RX Timeout 0x%x\n", intel_dsi->lp_rx_timeout);
	DRM_DEBUG_KMS("Turnaround Timeout 0x%x\n", intel_dsi->turn_arnd_val);
	DRM_DEBUG_KMS("Init Count 0x%x\n", intel_dsi->init_count);
	DRM_DEBUG_KMS("HS to LP Count 0x%x\n", intel_dsi->hs_to_lp_count);
	DRM_DEBUG_KMS("LP Byte Clock %d\n", intel_dsi->lp_byte_clk);
	DRM_DEBUG_KMS("DBI BW Timer 0x%x\n", intel_dsi->bw_timer);
	DRM_DEBUG_KMS("LP to HS Clock Count 0x%x\n", intel_dsi->clk_lp_to_hs_count);
	DRM_DEBUG_KMS("HS to LP Clock Count 0x%x\n", intel_dsi->clk_hs_to_lp_count);
	DRM_DEBUG_KMS("BTA %s\n",
			intel_dsi->video_frmt_cfg_bits & DISABLE_VIDEO_BTA ?
			"disabled" : "enabled");

	/* delays in VBT are in unit of 100us, so need to convert
	 * here in ms
	 * Delay (100us) * 100 /1000 = Delay / 10 (ms) */
	intel_dsi->backlight_off_delay = pps->bl_disable_delay / 10;
	intel_dsi->backlight_on_delay = pps->bl_enable_delay / 10;
	intel_dsi->panel_on_delay = pps->panel_on_delay / 10;
	intel_dsi->panel_off_delay = pps->panel_off_delay / 10;
	intel_dsi->panel_pwr_cycle_delay = pps->panel_power_cycle_delay / 10;

	/* This is cheating a bit with the cleanup. */
	vbt_panel = devm_kzalloc(dev->dev, sizeof(*vbt_panel), GFP_KERNEL);
	if (!vbt_panel)
		return NULL;

	vbt_panel->intel_dsi = intel_dsi;
	drm_panel_init(&vbt_panel->panel);
	vbt_panel->panel.funcs = &vbt_panel_funcs;
	drm_panel_add(&vbt_panel->panel);

	/* a regular driver would get the device in probe */
	for_each_dsi_port(port, intel_dsi->ports) {
		mipi_dsi_attach(intel_dsi->dsi_hosts[port]->device);
	}

	return &vbt_panel->panel;
}
