Info Session started: Sat Nov 11 20:07:20 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADDU-VX-SEW16_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADDU-VX-SEW16_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADDU-VX-SEW16_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADDU-VX-SEW16_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:20 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADDU-VX-SEW16_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000e74 0x00000e74 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADDU-VX-SEW16_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 2 0x4e94
Info (ICV_FN) Finishing coverage at 0x80000e40
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VAADDU-VX-SEW16_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 98/2910 :   3.37%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
432b4e94
214f6f1f
1011d5fd
48d46aff
04663633
e31ffa64
c737ad3a
e54c8c1e
48d46aff
5ec83633
02331288
71907d32
639c569d
7ca660db
0692dadf
2c63c847
c737ad3a
e54cd29e
7ca6c210
ba54ac6e
2c63c847
fbba7ae7
195b62bf
f600a3d1
be53b06d
8349ed6f
9631e423
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
f4c3b45a
f600a846
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
1a5c07ea
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
d969f8e2
c1269cd7
a919d26e
ea4c9b28
8c7ec46a
9bdfa038
e41d9e18
e8debeec
18fc1b29
37bf446b
c83b2039
d1bc7dd8
a9683eed
62f6cb6d
5b086787
3874f8a5
e41d9e18
e8debeec
d4b4d4bf
b17be5b6
3874f8a5
6075c1a2
951e8621
4ff09378
5b088747
3874f8a5
3dcbc1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
343b64d1
4e8f4711
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
4d994c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
dad7848f
fe4ecd04
9b1a8042
da4cc021
426b8dfb
e0e9c6fd
f6328496
fb19e156
4d8e4022
6d274b44
213646fe
70750497
7b1a1eaa
4bfb003d
86b081d4
f22b6484
f6320496
73b31ea9
39da003d
25fe001f
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
25fe001f
435840ea
79163242
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
0cc9af3d
8265e765
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8b4ede74
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
45fe568b
270940f5
222f5466
751b7f0d
293f40f2
3cf5086f
05f449da
623e2eb9
7e3581e3
32594a0c
460f93b3
0f0e5d71
6b58658c
47c6f638
c3a22eae
4ed86866
85f3c9d9
e23eaeb8
9270b2c6
a3e3fb1c
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed81758
276d3434
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
f35bd08e
a6d5cb6a
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
54c3dfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
1a9a047e
262323d8
dbee5e94
982b2f4a
65e3619b
32f26386
5b2638fb
700a2440
71f7334a
5015659b
36f16786
5f253cfb
47302840
63b91dcd
04b11e73
355e64a2
db25b8fb
c330a440
63b91dcd
b1dc8ee6
355e64a2
95a74545
8b4ecba8
cd1b37e5
31dd0ee7
02590f3a
1aaf3251
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 902
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.04 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.07 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:20 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:20 2023

