# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock.xci
# IP: The module: 'output_clock' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'output_clock'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock.xdc
# XDC: The top module name and the constraint reference have the same name: 'output_clock'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# IP: C:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock.xci
# IP: The module: 'output_clock' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'output_clock'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet

# XDC: c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock.xdc
# XDC: The top module name and the constraint reference have the same name: 'output_clock'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst -quiet] -quiet
