
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                     Premise(F2)
	S3= ICache[addr]={16,0,rT,rD,0,sel}                         Premise(F3)
	S4= CP0[rD]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU.IMMUHit                                   Premise(F8)
	S16= CU.IMMUHit=IMMUHit(pid,addr)                           Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={16,0,rT,rD,0,sel}                          ICache-Search(S18,S3)
	S21= ICache.Out=>IR.In                                      Premise(F10)
	S22= IR.In={16,0,rT,rD,0,sel}                               Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={16,0,rT,rD,0,sel}                        Path(S20,S23)
	S25= ICache.Hit=>CU.ICacheHit                               Premise(F12)
	S26= CU.ICacheHit=ICacheHit(addr)                           Path(S19,S25)
	S27= CtrlASIDIn=0                                           Premise(F13)
	S28= CtrlCP0=0                                              Premise(F14)
	S29= CP0[ASID]=pid                                          CP0-Hold(S0,S28)
	S30= CP0[rD]=a                                              CP0-Hold(S4,S28)
	S31= CtrlEPCIn=0                                            Premise(F15)
	S32= CtrlExCodeIn=0                                         Premise(F16)
	S33= CtrlIMMU=0                                             Premise(F17)
	S34= CtrlPC=0                                               Premise(F18)
	S35= CtrlPCInc=1                                            Premise(F19)
	S36= PC[Out]=addr+4                                         PC-Inc(S1,S34,S35)
	S37= PC[CIA]=addr                                           PC-Inc(S1,S34,S35)
	S38= CtrlIAddrReg=0                                         Premise(F20)
	S39= CtrlICache=0                                           Premise(F21)
	S40= ICache[addr]={16,0,rT,rD,0,sel}                        ICache-Hold(S3,S39)
	S41= CtrlIR=1                                               Premise(F22)
	S42= [IR]={16,0,rT,rD,0,sel}                                IR-Write(S22,S41)
	S43= CtrlICacheReg=0                                        Premise(F23)
	S44= CtrlIMem=0                                             Premise(F24)
	S45= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                    IMem-Hold(S2,S44)
	S46= CtrlIRMux=0                                            Premise(F25)
	S47= CtrlGPR=0                                              Premise(F26)

ID	S48= CP0.ASID=pid                                           CP0-Read-ASID(S29)
	S49= PC.Out=addr+4                                          PC-Out(S36)
	S50= PC.CIA=addr                                            PC-Out(S37)
	S51= PC.CIA31_28=addr[31:28]                                PC-Out(S37)
	S52= IR.Out={16,0,rT,rD,0,sel}                              IR-Out(S42)
	S53= IR.Out31_26=16                                         IR-Out(S42)
	S54= IR.Out25_21=0                                          IR-Out(S42)
	S55= IR.Out20_16=rT                                         IR-Out(S42)
	S56= IR.Out15_11=rD                                         IR-Out(S42)
	S57= IR.Out10_3=0                                           IR-Out(S42)
	S58= IR.Out2_0=sel                                          IR-Out(S42)
	S59= IR.Out31_26=>CU.Op                                     Premise(F41)
	S60= CU.Op=16                                               Path(S53,S59)
	S61= IR.Out25_21=>CU.IRFunc2                                Premise(F42)
	S62= CU.IRFunc2=0                                           Path(S54,S61)
	S63= IR.Out15_11=>CP0.RReg                                  Premise(F43)
	S64= CP0.RReg=rD                                            Path(S56,S63)
	S65= CP0.Rdata=a                                            CP0-Read(S64,S30)
	S66= IR.Out20_16=>GPR.WReg                                  Premise(F44)
	S67= GPR.WReg=rT                                            Path(S55,S66)
	S68= CP0.Rdata=>GPR.WData                                   Premise(F45)
	S69= GPR.WData=a                                            Path(S65,S68)
	S70= CtrlASIDIn=0                                           Premise(F46)
	S71= CtrlCP0=0                                              Premise(F47)
	S72= CP0[ASID]=pid                                          CP0-Hold(S29,S71)
	S73= CP0[rD]=a                                              CP0-Hold(S30,S71)
	S74= CtrlEPCIn=0                                            Premise(F48)
	S75= CtrlExCodeIn=0                                         Premise(F49)
	S76= CtrlIMMU=0                                             Premise(F50)
	S77= CtrlPC=0                                               Premise(F51)
	S78= CtrlPCInc=0                                            Premise(F52)
	S79= PC[CIA]=addr                                           PC-Hold(S37,S78)
	S80= PC[Out]=addr+4                                         PC-Hold(S36,S77,S78)
	S81= CtrlIAddrReg=0                                         Premise(F53)
	S82= CtrlICache=0                                           Premise(F54)
	S83= ICache[addr]={16,0,rT,rD,0,sel}                        ICache-Hold(S40,S82)
	S84= CtrlIR=0                                               Premise(F55)
	S85= [IR]={16,0,rT,rD,0,sel}                                IR-Hold(S42,S84)
	S86= CtrlICacheReg=0                                        Premise(F56)
	S87= CtrlIMem=0                                             Premise(F57)
	S88= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                    IMem-Hold(S45,S87)
	S89= CtrlIRMux=0                                            Premise(F58)
	S90= CtrlGPR=1                                              Premise(F59)
	S91= GPR[rT]=a                                              GPR-Write(S67,S69,S90)

EX	S92= CP0.ASID=pid                                           CP0-Read-ASID(S72)
	S93= PC.CIA=addr                                            PC-Out(S79)
	S94= PC.CIA31_28=addr[31:28]                                PC-Out(S79)
	S95= PC.Out=addr+4                                          PC-Out(S80)
	S96= IR.Out={16,0,rT,rD,0,sel}                              IR-Out(S85)
	S97= IR.Out31_26=16                                         IR-Out(S85)
	S98= IR.Out25_21=0                                          IR-Out(S85)
	S99= IR.Out20_16=rT                                         IR-Out(S85)
	S100= IR.Out15_11=rD                                        IR-Out(S85)
	S101= IR.Out10_3=0                                          IR-Out(S85)
	S102= IR.Out2_0=sel                                         IR-Out(S85)
	S103= CtrlASIDIn=0                                          Premise(F60)
	S104= CtrlCP0=0                                             Premise(F61)
	S105= CP0[ASID]=pid                                         CP0-Hold(S72,S104)
	S106= CP0[rD]=a                                             CP0-Hold(S73,S104)
	S107= CtrlEPCIn=0                                           Premise(F62)
	S108= CtrlExCodeIn=0                                        Premise(F63)
	S109= CtrlIMMU=0                                            Premise(F64)
	S110= CtrlPC=0                                              Premise(F65)
	S111= CtrlPCInc=0                                           Premise(F66)
	S112= PC[CIA]=addr                                          PC-Hold(S79,S111)
	S113= PC[Out]=addr+4                                        PC-Hold(S80,S110,S111)
	S114= CtrlIAddrReg=0                                        Premise(F67)
	S115= CtrlICache=0                                          Premise(F68)
	S116= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S83,S115)
	S117= CtrlIR=0                                              Premise(F69)
	S118= [IR]={16,0,rT,rD,0,sel}                               IR-Hold(S85,S117)
	S119= CtrlICacheReg=0                                       Premise(F70)
	S120= CtrlIMem=0                                            Premise(F71)
	S121= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S88,S120)
	S122= CtrlIRMux=0                                           Premise(F72)
	S123= CtrlGPR=0                                             Premise(F73)
	S124= GPR[rT]=a                                             GPR-Hold(S91,S123)

MEM	S125= CP0.ASID=pid                                          CP0-Read-ASID(S105)
	S126= PC.CIA=addr                                           PC-Out(S112)
	S127= PC.CIA31_28=addr[31:28]                               PC-Out(S112)
	S128= PC.Out=addr+4                                         PC-Out(S113)
	S129= IR.Out={16,0,rT,rD,0,sel}                             IR-Out(S118)
	S130= IR.Out31_26=16                                        IR-Out(S118)
	S131= IR.Out25_21=0                                         IR-Out(S118)
	S132= IR.Out20_16=rT                                        IR-Out(S118)
	S133= IR.Out15_11=rD                                        IR-Out(S118)
	S134= IR.Out10_3=0                                          IR-Out(S118)
	S135= IR.Out2_0=sel                                         IR-Out(S118)
	S136= CtrlASIDIn=0                                          Premise(F74)
	S137= CtrlCP0=0                                             Premise(F75)
	S138= CP0[ASID]=pid                                         CP0-Hold(S105,S137)
	S139= CP0[rD]=a                                             CP0-Hold(S106,S137)
	S140= CtrlEPCIn=0                                           Premise(F76)
	S141= CtrlExCodeIn=0                                        Premise(F77)
	S142= CtrlIMMU=0                                            Premise(F78)
	S143= CtrlPC=0                                              Premise(F79)
	S144= CtrlPCInc=0                                           Premise(F80)
	S145= PC[CIA]=addr                                          PC-Hold(S112,S144)
	S146= PC[Out]=addr+4                                        PC-Hold(S113,S143,S144)
	S147= CtrlIAddrReg=0                                        Premise(F81)
	S148= CtrlICache=0                                          Premise(F82)
	S149= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S116,S148)
	S150= CtrlIR=0                                              Premise(F83)
	S151= [IR]={16,0,rT,rD,0,sel}                               IR-Hold(S118,S150)
	S152= CtrlICacheReg=0                                       Premise(F84)
	S153= CtrlIMem=0                                            Premise(F85)
	S154= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S121,S153)
	S155= CtrlIRMux=0                                           Premise(F86)
	S156= CtrlGPR=0                                             Premise(F87)
	S157= GPR[rT]=a                                             GPR-Hold(S124,S156)

MEM(DMMU1)	S158= CP0.ASID=pid                                          CP0-Read-ASID(S138)
	S159= PC.CIA=addr                                           PC-Out(S145)
	S160= PC.CIA31_28=addr[31:28]                               PC-Out(S145)
	S161= PC.Out=addr+4                                         PC-Out(S146)
	S162= IR.Out={16,0,rT,rD,0,sel}                             IR-Out(S151)
	S163= IR.Out31_26=16                                        IR-Out(S151)
	S164= IR.Out25_21=0                                         IR-Out(S151)
	S165= IR.Out20_16=rT                                        IR-Out(S151)
	S166= IR.Out15_11=rD                                        IR-Out(S151)
	S167= IR.Out10_3=0                                          IR-Out(S151)
	S168= IR.Out2_0=sel                                         IR-Out(S151)
	S169= CtrlASIDIn=0                                          Premise(F88)
	S170= CtrlCP0=0                                             Premise(F89)
	S171= CP0[ASID]=pid                                         CP0-Hold(S138,S170)
	S172= CP0[rD]=a                                             CP0-Hold(S139,S170)
	S173= CtrlEPCIn=0                                           Premise(F90)
	S174= CtrlExCodeIn=0                                        Premise(F91)
	S175= CtrlIMMU=0                                            Premise(F92)
	S176= CtrlPC=0                                              Premise(F93)
	S177= CtrlPCInc=0                                           Premise(F94)
	S178= PC[CIA]=addr                                          PC-Hold(S145,S177)
	S179= PC[Out]=addr+4                                        PC-Hold(S146,S176,S177)
	S180= CtrlIAddrReg=0                                        Premise(F95)
	S181= CtrlICache=0                                          Premise(F96)
	S182= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S149,S181)
	S183= CtrlIR=0                                              Premise(F97)
	S184= [IR]={16,0,rT,rD,0,sel}                               IR-Hold(S151,S183)
	S185= CtrlICacheReg=0                                       Premise(F98)
	S186= CtrlIMem=0                                            Premise(F99)
	S187= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S154,S186)
	S188= CtrlIRMux=0                                           Premise(F100)
	S189= CtrlGPR=0                                             Premise(F101)
	S190= GPR[rT]=a                                             GPR-Hold(S157,S189)

MEM(DMMU2)	S191= CP0.ASID=pid                                          CP0-Read-ASID(S171)
	S192= PC.CIA=addr                                           PC-Out(S178)
	S193= PC.CIA31_28=addr[31:28]                               PC-Out(S178)
	S194= PC.Out=addr+4                                         PC-Out(S179)
	S195= IR.Out={16,0,rT,rD,0,sel}                             IR-Out(S184)
	S196= IR.Out31_26=16                                        IR-Out(S184)
	S197= IR.Out25_21=0                                         IR-Out(S184)
	S198= IR.Out20_16=rT                                        IR-Out(S184)
	S199= IR.Out15_11=rD                                        IR-Out(S184)
	S200= IR.Out10_3=0                                          IR-Out(S184)
	S201= IR.Out2_0=sel                                         IR-Out(S184)
	S202= CtrlASIDIn=0                                          Premise(F102)
	S203= CtrlCP0=0                                             Premise(F103)
	S204= CP0[ASID]=pid                                         CP0-Hold(S171,S203)
	S205= CP0[rD]=a                                             CP0-Hold(S172,S203)
	S206= CtrlEPCIn=0                                           Premise(F104)
	S207= CtrlExCodeIn=0                                        Premise(F105)
	S208= CtrlIMMU=0                                            Premise(F106)
	S209= CtrlPC=0                                              Premise(F107)
	S210= CtrlPCInc=0                                           Premise(F108)
	S211= PC[CIA]=addr                                          PC-Hold(S178,S210)
	S212= PC[Out]=addr+4                                        PC-Hold(S179,S209,S210)
	S213= CtrlIAddrReg=0                                        Premise(F109)
	S214= CtrlICache=0                                          Premise(F110)
	S215= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S182,S214)
	S216= CtrlIR=0                                              Premise(F111)
	S217= [IR]={16,0,rT,rD,0,sel}                               IR-Hold(S184,S216)
	S218= CtrlICacheReg=0                                       Premise(F112)
	S219= CtrlIMem=0                                            Premise(F113)
	S220= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S187,S219)
	S221= CtrlIRMux=0                                           Premise(F114)
	S222= CtrlGPR=0                                             Premise(F115)
	S223= GPR[rT]=a                                             GPR-Hold(S190,S222)

WB	S224= CP0.ASID=pid                                          CP0-Read-ASID(S204)
	S225= PC.CIA=addr                                           PC-Out(S211)
	S226= PC.CIA31_28=addr[31:28]                               PC-Out(S211)
	S227= PC.Out=addr+4                                         PC-Out(S212)
	S228= IR.Out={16,0,rT,rD,0,sel}                             IR-Out(S217)
	S229= IR.Out31_26=16                                        IR-Out(S217)
	S230= IR.Out25_21=0                                         IR-Out(S217)
	S231= IR.Out20_16=rT                                        IR-Out(S217)
	S232= IR.Out15_11=rD                                        IR-Out(S217)
	S233= IR.Out10_3=0                                          IR-Out(S217)
	S234= IR.Out2_0=sel                                         IR-Out(S217)
	S235= CtrlASIDIn=0                                          Premise(F116)
	S236= CtrlCP0=0                                             Premise(F117)
	S237= CP0[ASID]=pid                                         CP0-Hold(S204,S236)
	S238= CP0[rD]=a                                             CP0-Hold(S205,S236)
	S239= CtrlEPCIn=0                                           Premise(F118)
	S240= CtrlExCodeIn=0                                        Premise(F119)
	S241= CtrlIMMU=0                                            Premise(F120)
	S242= CtrlPC=0                                              Premise(F121)
	S243= CtrlPCInc=0                                           Premise(F122)
	S244= PC[CIA]=addr                                          PC-Hold(S211,S243)
	S245= PC[Out]=addr+4                                        PC-Hold(S212,S242,S243)
	S246= CtrlIAddrReg=0                                        Premise(F123)
	S247= CtrlICache=0                                          Premise(F124)
	S248= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S215,S247)
	S249= CtrlIR=0                                              Premise(F125)
	S250= [IR]={16,0,rT,rD,0,sel}                               IR-Hold(S217,S249)
	S251= CtrlICacheReg=0                                       Premise(F126)
	S252= CtrlIMem=0                                            Premise(F127)
	S253= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S220,S252)
	S254= CtrlIRMux=0                                           Premise(F128)
	S255= CtrlGPR=0                                             Premise(F129)
	S256= GPR[rT]=a                                             GPR-Hold(S223,S255)

POST	S237= CP0[ASID]=pid                                         CP0-Hold(S204,S236)
	S238= CP0[rD]=a                                             CP0-Hold(S205,S236)
	S244= PC[CIA]=addr                                          PC-Hold(S211,S243)
	S245= PC[Out]=addr+4                                        PC-Hold(S212,S242,S243)
	S248= ICache[addr]={16,0,rT,rD,0,sel}                       ICache-Hold(S215,S247)
	S250= [IR]={16,0,rT,rD,0,sel}                               IR-Hold(S217,S249)
	S253= IMem[{pid,addr}]={16,0,rT,rD,0,sel}                   IMem-Hold(S220,S252)
	S256= GPR[rT]=a                                             GPR-Hold(S223,S255)

