Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 18 23:55:34 2019
| Host         : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_SDRAM_control_sets_placed.rpt
| Design       : UART_SDRAM
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   240 |
| Unused register locations in slices containing registers |   719 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2091 |          744 |
| No           | No                    | Yes                    |             100 |           35 |
| No           | Yes                   | No                     |             655 |          286 |
| Yes          | No                    | No                     |             609 |          226 |
| Yes          | No                    | Yes                    |             134 |           47 |
| Yes          | Yes                   | No                     |             948 |          347 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal               |                                                                                                         Enable Signal                                                                                                         |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_8[0]                                                                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/override_demand_r_reg                                                        |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_2[0]                                                                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_10[0]                                                                                                                                   | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_0[0]                                                                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_4[0]                                                                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[2]_i_1__1_n_0                                                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[2]_i_1__5_n_0                                                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___28_n_0                                                                                                                                                                     | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                            | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                       | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              1 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                  | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              1 |
|  clk400/inst/clk_100                     |                                                                                                                                                                                                                               |                                                                                                                                                                       |                2 |              2 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0 | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___28_n_0                                                                                                                                                                     | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[2]_i_1__5_n_0                                                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_2[0]                                                                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_0[0]                                                                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_8[0]                                                                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_10[0]                                                                                                                                   | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/head_r_lcl_reg_4[0]                                                                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[2]_i_1__1_n_0                                                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                3 |              3 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  clk400/inst/clk_100                     | uart_accept/state[3]_i_1_n_0                                                                                                                                                                                                  | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/req_data_buf_addr_r_reg[3]                                                                                                          |                                                                                                                                                                       |                1 |              4 |
|  clk400/inst/clk_100                     | uart_accept/rgb_data[3]_i_1_n_0                                                                                                                                                                                               | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                1 |              4 |
|  r/u_sdram_mig/u_iodelay_ctrl/clk_ref[0] | r/u_sdram_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                        | r/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                 | r/u_sdram_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                   |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                  | r/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                         |                                                                                                                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                           | r/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                       | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                       |                                                                                                                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                       |                                                                                                                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[3]                                                                                                          |                                                                                                                                                                       |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                       |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[3]                                                                                                          |                                                                                                                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[3]                                                                                                          |                                                                                                                                                                       |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                       |                                                                                                                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                           | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in1_in                                                                                                                             | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                             | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                       |                                                                                                                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                 | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                               |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r_reg[3]_i_2_n_0                                                          | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                2 |              4 |
|  clk400/inst/clk_100                     | uart_accept/FSM_sequential_R_state[3]_i_1_n_0                                                                                                                                                                                 | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                1 |              4 |
|  clk400/inst/clk_100                     | uart_accept/r_next[3]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                       |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                          | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                          | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                         | r/u_sdram_mig/u_ddr3_infrastructure/wait_cnt_r_reg[0][0]                                                                                                              |                2 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                  | r/u_sdram_mig/u_ddr3_infrastructure/cnt_shift_r_reg[0]_0[0]                                                                                                           |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                              | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                         | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                1 |              4 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                   | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                    | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                2 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0         | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                2 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                      | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                        | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                3 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0                                                                                                                                     | r/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_22_out                                                                                                | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0            | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_2_n_0                                                                                   | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                    | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  r/u_sdram_mig/u_iodelay_ctrl/clk_ref[0] |                                                                                                                                                                                                                               |                                                                                                                                                                       |                2 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                              | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                              | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                              | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                              | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                              | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                              | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                              | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              5 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                  | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt_reg[5]_i_2_n_0                                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                4 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                  | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                5 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                       | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                             | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                      | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                    |                                                                                                                                                                       |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                       | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                       | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                            | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                 | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                               |                                                                                                                                                                       |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                           | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                      | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0              |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                         | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                           | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                              | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_n_0                                                                                     | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                           | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                   |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                           | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                   |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                4 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                4 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                       | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                              | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                5 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                       |                                                                                                                                                                       |                4 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                        | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                  | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                5 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                 | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                        | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |                3 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                       | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                       | r/u_sdram_mig/u_ddr3_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                           |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     |                                                                                                                                                                       |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                             |                2 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                  | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              6 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                  | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[6]_i_1_n_0                                |                2 |              7 |
|  clk400/inst/clk_100                     | uart_accept/frame[6]_i_1_n_0                                                                                                                                                                                                  | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                2 |              7 |
|  clk400/inst/clk_100                     | uart_accept/width[14]_i_1_n_0                                                                                                                                                                                                 | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                3 |              7 |
|  clk400/inst/clk_100                     | uart_accept/height[14]_i_1_n_0                                                                                                                                                                                                | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                3 |              7 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                5 |              7 |
|  clk400/inst/clk_100                     | uart_accept/height[7]_i_1_n_0                                                                                                                                                                                                 | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                4 |              8 |
|  clk400/inst/clk_100                     | uart_accept/width[7]_i_1_n_0                                                                                                                                                                                                  | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                3 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0        | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  clk__0_BUFG                             | ii/f_cnt0                                                                                                                                                                                                                     | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                4 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                         | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/i___33_n_0                                                                                                             |                4 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                       | r/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                       | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                5 |              8 |
|  clk400/inst/clk_100                     | uart_accept/rgb_data[11]_i_1_n_0                                                                                                                                                                                              | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                1 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                      | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                     |                                                                                                                                                                       |                4 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                   | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                4 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                |                                                                                                                                                                       |                3 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                4 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                 | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                         | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                3 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                            | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                              |                                                                                                                                                                       |                5 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                4 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                             | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                3 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                           | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                       | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                4 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                 | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                3 |              9 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                9 |             10 |
|  clk__0_BUFG                             | ii/v_cnt0                                                                                                                                                                                                                     | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                4 |             10 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                       | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                4 |             10 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |             10 |
|  clk__0_BUFG                             |                                                                                                                                                                                                                               | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                3 |             10 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                   | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |             11 |
|  r/u_sdram_mig/u_iodelay_ctrl/clk_ref[0] | r/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                            | r/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                      |                3 |             11 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                  | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                4 |             12 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/samples_cnt_r_reg[11][0]                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |             12 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                      |                                                                                                                                                                       |                3 |             12 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                 | r/u_sdram_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                          |                3 |             12 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                              |                4 |             12 |
|  r/u_sdram_mig/u_iodelay_ctrl/clk_ref[0] | r/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                | r/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             12 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                         | r/u_sdram_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]                                                                                                          |                3 |             12 |
|  clk__0_BUFG                             |                                                                                                                                                                                                                               |                                                                                                                                                                       |                5 |             12 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_21_out                                                                                                                | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |             12 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                       |               12 |             12 |
|  r/u_sdram_mig/u_iodelay_ctrl/clk_ref[0] |                                                                                                                                                                                                                               | r/u_sdram_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                4 |             13 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                5 |             14 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               10 |             15 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/po_counter_read_val_reg[8]_7                                                                  |                3 |             15 |
|  r/u_sdram_mig/u_iodelay_ctrl/clk_ref[0] |                                                                                                                                                                                                                               | r/u_sdram_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                2 |             15 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                            | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                5 |             15 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[6]_i_1_n_0                                |                9 |             16 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                   | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                4 |             16 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                         |                                                                                                                                                                       |                2 |             16 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                     | r/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                5 |             16 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                8 |             18 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[95]                                 |                5 |             20 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[8][0]                                                                     | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[43]                                 |                7 |             20 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |               12 |             23 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                8 |             23 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               11 |             24 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                        |               16 |             25 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               16 |             26 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               11 |             27 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                 | r/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                9 |             28 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |               18 |             28 |
|  clk400/inst/clk_100                     | uart_accept/write_address[0]_i_1_n_0                                                                                                                                                                                          | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |                8 |             29 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                       |               10 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                       |               13 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                       |                9 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                         | r/u_sdram_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             30 |
|  clk400/inst/clk_100                     | uart_accept/E[0]                                                                                                                                                                                                              | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |               11 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                       |               15 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                       |               10 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                       |               11 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                       |               14 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                |                                                                                                                                                                       |                9 |             30 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                9 |             32 |
|  clk400/inst/clk_100                     |                                                                                                                                                                                                                               | uart_accept/FSM_sequential_R_state_reg[3]_0                                                                                                                           |               14 |             34 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               22 |             36 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_sync_r1_reg                           |               13 |             38 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                       |                5 |             40 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |               13 |             41 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |               12 |             42 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               15 |             46 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |               28 |             48 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                 | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               17 |             64 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                            |                                                                                                                                                                       |               14 |             64 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                  |                                                                                                                                                                       |               30 |             64 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                  |                                                                                                                                                                       |               23 |             64 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                         |                                                                                                                                                                       |               21 |             64 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en               |                                                                                                                                                                       |               11 |             88 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en               |                                                                                                                                                                       |               11 |             88 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                       |               13 |            104 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                       |               14 |            112 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                       |               14 |            112 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                           |                                                                                                                                                                       |               14 |            112 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK | r/u_sdram_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                               |                                                                                                                                                                       |               24 |            192 |
|  r/u_sdram_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                               |                                                                                                                                                                       |              745 |           2091 |
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 2      |                     1 |
| 3      |                     9 |
| 4      |                    45 |
| 5      |                    21 |
| 6      |                    40 |
| 7      |                     6 |
| 8      |                    23 |
| 9      |                     9 |
| 10     |                     5 |
| 11     |                     2 |
| 12     |                    10 |
| 13     |                     1 |
| 14     |                     1 |
| 15     |                     4 |
| 16+    |                    50 |
+--------+-----------------------+


