$date
	Tue Jul 23 22:42:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! match_o $end
$var reg 1 " clk_i $end
$var reg 1 # data_i $end
$var reg 1 $ reset_i $end
$scope module pd0 $end
$var wire 1 " clk_i $end
$var wire 1 # data_i $end
$var wire 1 $ reset_i $end
$var reg 2 % curr_state [1:0] $end
$var reg 1 ! match_o $end
$var reg 2 & next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
x#
0"
x!
$end
#5
b0 %
b0 &
0!
0#
0$
1"
#10
0"
#15
1$
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
b1 &
1#
1"
#50
0"
#55
b10 &
b1 %
0#
1"
#60
0"
#65
b0 &
b10 %
1"
#70
0"
#75
b1 &
b0 %
1#
1"
#80
0"
#85
b10 &
b1 %
0#
1"
#90
0"
#95
1!
b0 &
b10 %
1#
1"
#100
0"
#105
b1 &
0!
b0 %
1"
#110
0"
#115
b10 &
b1 %
0#
1"
#120
0"
#125
1!
b0 &
b10 %
1#
1"
#130
0"
#135
b1 &
0!
b0 %
1"
#140
0"
#145
b1 &
b1 %
1"
