// Seed: 560311525
module module_0 (
    input tri1  id_0,
    input tri0  id_1,
    input uwire id_2
);
  logic [1 : -1  -  -1 'd0] id_4;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd54,
    parameter id_3 = 32'd26
) (
    input tri0 id_0,
    input wand id_1,
    input supply0 _id_2,
    input tri0 _id_3,
    input wand id_4,
    output wor id_5,
    input wand id_6,
    input tri1 id_7,
    output logic id_8,
    input tri1 id_9,
    input wor id_10
);
  always id_8 <= #id_4 id_6;
  if (-1) logic [id_3 : id_2] id_12;
  else logic id_13;
  logic [7:0] id_14;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9
  );
  assign modCall_1.id_0 = 0;
  wire id_15;
  assign id_14[1] = -1'b0 & id_6;
endmodule
