# DODC-2-FullAdder--Verilog-
University: ETH ZÃ¼rich
Course: Design Of Digital Circuits 2018 (252-0028-00L)
Assignment: 2
Hardware: Basys 3 Artix-7 FPGA Trainer Board


Creating a simple full adder circuit with Verilog. 
Please read the project documentation in the repository to see what this project is about in detail.
