{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@371:381@HdlIdDef", "wire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\nwire up_dma_req_sync_transfer_start;\nwire up_dma_req_last;\n\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_transfer.v@180:190", "wire dma_req_valid;\nwire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/axi_dmac.v@367:377", "\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\n"], ["hdl/library/axi_dmac/axi_dmac.v@374:384", "wire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\nwire up_dma_req_sync_transfer_start;\nwire up_dma_req_last;\n\nassign dbg_ids0 = {\n  {DBG_ID_PADDING{1'b0}}, dest_response_id,\n  {DBG_ID_PADDING{1'b0}}, dest_data_id,\n"], ["hdl/library/axi_dmac/axi_dmac.v@370:380", "\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\nwire up_dma_req_sync_transfer_start;\nwire up_dma_req_last;\n"], ["hdl/library/axi_dmac/axi_dmac.v@369:379", "wire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\nwire up_dma_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/axi_dmac.v@372:382", "wire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\nwire up_dma_req_sync_transfer_start;\nwire up_dma_req_last;\n\nassign dbg_ids0 = {\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@181:191", "wire dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n"], ["hdl/library/axi_dmac/axi_dmac.v@368:378", "wire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\n"], ["hdl/library/axi_dmac/axi_dmac.v@373:383", "wire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_dest_stride;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_src_stride;\nwire up_dma_req_sync_transfer_start;\nwire up_dma_req_last;\n\nassign dbg_ids0 = {\n  {DBG_ID_PADDING{1'b0}}, dest_response_id,\n"], ["hdl/library/axi_dmac/axi_dmac_transfer.v@182:192", "wire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] dma_req_length;\nwire [BYTES_PER_BURST_WIDTH-1:0] dma_req_measured_burst_length;\nwire dma_req_eot;\nwire dma_response_valid;\nwire dma_response_ready;\nwire dma_response_partial;\nwire dma_req_sync_transfer_start;\nwire dma_req_last;\n\n"], ["hdl/library/axi_dmac/axi_dmac.v@366:376", "wire up_response_ready;\n\nwire ctrl_enable;\nwire ctrl_pause;\n\nwire up_dma_req_valid;\nwire up_dma_req_ready;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_req_dest_address;\nwire [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_req_src_address;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_x_length;\nwire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\n"]], "Diff Content": {"Delete": [[376, "wire [DMA_LENGTH_WIDTH-1:0] up_dma_req_y_length;\n"]], "Add": []}}