{
   "creator": "Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/asic/workspace/cmp_32/runs/RUN_2025-09-21_21-04-50/tmp/95a67deb8dfc4c9885a0440cbba40c3d.lib ",
   "modules": {
      "\\cmp_32": {
         "num_wires":         161,
         "num_wire_bits":     223,
         "num_pub_wires":     5,
         "num_pub_wire_bits": 67,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         159,
         "num_cells_by_type": {
            "$_ANDNOT_": 78,
            "$_AND_": 3,
            "$_NAND_": 1,
            "$_NOR_": 2,
            "$_ORNOT_": 31,
            "$_OR_": 12,
            "$_XNOR_": 10,
            "$_XOR_": 22
         }
      }
   },
      "design": {
         "num_wires":         161,
         "num_wire_bits":     223,
         "num_pub_wires":     5,
         "num_pub_wire_bits": 67,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         159,
         "num_cells_by_type": {
            "$_ANDNOT_": 78,
            "$_AND_": 3,
            "$_NAND_": 1,
            "$_NOR_": 2,
            "$_ORNOT_": 31,
            "$_OR_": 12,
            "$_XNOR_": 10,
            "$_XOR_": 22
         }
      }
}

