{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622687234599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622687234600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 19:27:14 2021 " "Processing started: Wed Jun 02 19:27:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622687234600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687234600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687234600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622687235167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622687235167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/priority_encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/priority_encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/llsc_module.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/llsc_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 llsc_input_ifc " "Found entity 1: llsc_input_ifc" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241149 ""} { "Info" "ISGN_ENTITY_NAME" "2 llsc_output_ifc " "Found entity 2: llsc_output_ifc" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241149 ""} { "Info" "ISGN_ENTITY_NAME" "3 llsc_module " "Found entity 3: llsc_module" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/cache_bank.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/cache_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_bank " "Found entity 1: cache_bank" {  } { { "mips_core/cache_bank.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241150 ""} { "Info" "ISGN_ENTITY_NAME" "2 cache_bank_core " "Found entity 2: cache_bank_core" {  } { { "mips_core/cache_bank.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(971) " "Verilog HDL warning at sdr.v(971): extended using \"x\" or \"z\"" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622687241154 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(974) " "Verilog HDL warning at sdr.v(974): extended using \"x\" or \"z\"" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v" 974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622687241154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(187) " "Verilog HDL information at sdr.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622687241154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sdr_sdram/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sdr_sdram/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_output_ifc " "Found entity 1: reg_file_output_ifc" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/reg_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241158 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/reg_file.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/pipeline_registers.sv 4 4 " "Found 4 design units, including 4 entities, in source file mips_core/pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pr_i2d " "Found entity 1: pr_i2d" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241160 ""} { "Info" "ISGN_ENTITY_NAME" "2 pr_d2e " "Found entity 2: pr_d2e" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241160 ""} { "Info" "ISGN_ENTITY_NAME" "3 pr_e2m " "Found entity 3: pr_e2m" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241160 ""} { "Info" "ISGN_ENTITY_NAME" "4 pr_m2w " "Found entity 4: pr_m2w" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mips_core/mips_core_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_core_pkg (SystemVerilog) " "Found design unit 1: mips_core_pkg (SystemVerilog)" {  } { { "mips_core/mips_core_pkg.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_pkg.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core_interfaces.sv 10 10 " "Found 10 design units, including 10 entities, in source file mips_core/mips_core_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_pc_ifc " "Found entity 1: load_pc_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_ifc " "Found entity 2: pc_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "3 cache_output_ifc " "Found entity 3: cache_output_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "4 branch_decoded_ifc " "Found entity 4: branch_decoded_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu_pass_through_ifc " "Found entity 5: alu_pass_through_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "6 branch_result_ifc " "Found entity 6: branch_result_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "7 d_cache_pass_through_ifc " "Found entity 7: d_cache_pass_through_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "8 write_back_ifc " "Found entity 8: write_back_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "9 hazard_control_ifc " "Found entity 9: hazard_control_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""} { "Info" "ISGN_ENTITY_NAME" "10 issue_ifc " "Found entity 10: issue_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/i_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/i_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Found entity 1: i_cache" {  } { { "mips_core/i_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/hazard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/hazard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_controller " "Found entity 1: hazard_controller" {  } { { "mips_core/hazard_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/hazard_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/glue_circuits.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/glue_circuits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage_glue " "Found entity 1: decode_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241173 ""} { "Info" "ISGN_ENTITY_NAME" "2 ex_stage_glue " "Found entity 2: ex_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241173 ""} { "Info" "ISGN_ENTITY_NAME" "3 mem_stage_glue " "Found entity 3: mem_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/forward_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/forward_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "mips_core/forward_unit.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/forward_unit.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "mips_core/fetch_unit.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/fetch_unit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_output_ifc " "Found entity 1: decoder_output_ifc" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241182 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/d_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/d_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_cache_input_ifc " "Found entity 1: d_cache_input_ifc" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241184 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_cache " "Found entity 2: d_cache" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/branch_controller.sv 5 5 " "Found 5 design units, including 5 entities, in source file mips_core/branch_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_controller " "Found entity 1: branch_controller" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241187 ""} { "Info" "ISGN_ENTITY_NAME" "2 branch_predictor_always_not_taken " "Found entity 2: branch_predictor_always_not_taken" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241187 ""} { "Info" "ISGN_ENTITY_NAME" "3 branch_predictor_always_taken " "Found entity 3: branch_predictor_always_taken" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241187 ""} { "Info" "ISGN_ENTITY_NAME" "4 branch_predictor_backward_taken_forward_not_taken " "Found entity 4: branch_predictor_backward_taken_forward_not_taken" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241187 ""} { "Info" "ISGN_ENTITY_NAME" "5 branch_predictor_2bit " "Found entity 5: branch_predictor_2bit" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/alu.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_input_ifc " "Found entity 1: alu_input_ifc" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241190 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_output_ifc " "Found entity 2: alu_output_ifc" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241190 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass_done_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file pass_done_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pass_done_ifc " "Found entity 1: pass_done_ifc" {  } { { "pass_done_interface.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/pass_done_interface.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mips_cpu_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu_pkg (SystemVerilog) " "Found design unit 1: mips_cpu_pkg (SystemVerilog)" {  } { { "mips_cpu_pkg.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu_pkg.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram/synthesis/sdram.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0 " "Found entity 1: sdram_mm_interconnect_0" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sdram/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_mux " "Found entity 1: sdram_mm_interconnect_0_rsp_mux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241213 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_demux " "Found entity 1: sdram_mm_interconnect_0_rsp_demux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_mux " "Found entity 1: sdram_mm_interconnect_0_cmd_mux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_demux " "Found entity 1: sdram_mm_interconnect_0_cmd_demux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241223 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241223 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241223 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241223 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622687241227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sdram/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sdram/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622687241231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sdram/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sdram/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622687241236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622687241236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_003_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_003_default_decode" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241237 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router_003 " "Found entity 2: sdram_mm_interconnect_0_router_003" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622687241238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622687241238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_default_decode" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241238 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router " "Found entity 2: sdram_mm_interconnect_0_router" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sdram/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sdram/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sdram/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_controller_input_efifo_module " "Found entity 1: sdram_sdram_controller_input_efifo_module" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241251 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram_controller " "Found entity 2: sdram_sdram_controller" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241251 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_sdram_controller_test_component.v(236) " "Verilog HDL warning at sdram_sdram_controller_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622687241253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_sdram_controller_test_component.v(237) " "Verilog HDL warning at sdram_sdram_controller_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622687241253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_controller_test_component_ram_module " "Found entity 1: sdram_sdram_controller_test_component_ram_module" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241253 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram_controller_test_component " "Found entity 2: sdram_sdram_controller_test_component" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0 " "Found entity 1: sdram_pll_0" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "sdram/synthesis/submodules/custom_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "sdram/synthesis/submodules/burst_write_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "sdram/synthesis/submodules/burst_read_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241262 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mips_core.sv(159) " "Verilog HDL Module Instantiation warning at mips_core.sv(159): ignored dangling comma in List of Port Connections" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1622687241265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/mips_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interfaces.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_write_ifc " "Found entity 1: mem_write_ifc" {  } { { "memory_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/memory_interfaces.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241267 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_read_ifc " "Found entity 2: mem_read_ifc" {  } { { "memory_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/memory_interfaces.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/instruction_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/instruction_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_Queue_ifc " "Found entity 1: instruction_Queue_ifc" {  } { { "mips_core/instruction_queue.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241270 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_Queue " "Found entity 2: instruction_Queue" {  } { { "mips_core/instruction_queue.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/register_map_table.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/register_map_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_Map_Table_ifc " "Found entity 1: register_Map_Table_ifc" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241273 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_Map_Table_Pairing_ifc " "Found entity 2: register_Map_Table_Pairing_ifc" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241273 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_Map_Table " "Found entity 3: register_Map_Table" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/free_list.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/free_list.sv" { { "Info" "ISGN_ENTITY_NAME" "1 free_List " "Found entity 1: free_List" {  } { { "mips_core/free_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/free_list.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/active_list.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/active_list.sv" { { "Info" "ISGN_ENTITY_NAME" "1 active_List_ifc " "Found entity 1: active_List_ifc" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241278 ""} { "Info" "ISGN_ENTITY_NAME" "2 active_List " "Found entity 2: active_List" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241278 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(318) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1622687241300 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(328) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1622687241300 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(338) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1622687241300 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(682) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1622687241301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_cpu " "Elaborating entity \"mips_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622687241497 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mips_cpu.sv(43) " "Output port \"HEX0\" at mips_cpu.sv(43) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687241499 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mips_cpu.sv(44) " "Output port \"HEX1\" at mips_cpu.sv(44) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687241499 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mips_cpu.sv(45) " "Output port \"HEX2\" at mips_cpu.sv(45) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687241499 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mips_cpu.sv(46) " "Output port \"HEX3\" at mips_cpu.sv(46) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687241499 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mips_cpu.sv(47) " "Output port \"HEX4\" at mips_cpu.sv(47) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687241499 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mips_cpu.sv(48) " "Output port \"HEX5\" at mips_cpu.sv(48) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687241499 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] mips_cpu.sv(54) " "Output port \"LEDR\[9..2\]\" at mips_cpu.sv(54) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687241499 "|mips_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_read_ifc mem_read_ifc:i_cache_read " "Elaborating entity \"mem_read_ifc\" for hierarchy \"mem_read_ifc:i_cache_read\"" {  } { { "mips_cpu.sv" "i_cache_read" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_write_ifc mem_write_ifc:d_cache_write " "Elaborating entity \"mem_write_ifc\" for hierarchy \"mem_write_ifc:d_cache_write\"" {  } { { "mips_cpu.sv" "d_cache_write" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass_done_ifc pass_done_ifc:pass_done " "Elaborating entity \"pass_done_ifc\" for hierarchy \"pass_done_ifc:pass_done\"" {  } { { "mips_cpu.sv" "pass_done" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:u0 " "Elaborating entity \"sdram\" for hierarchy \"sdram:u0\"" {  } { { "mips_cpu.sv" "u0" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master sdram:u0\|custom_master:d_cache_read " "Elaborating entity \"custom_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\"" {  } { { "sdram/synthesis/sdram.v" "d_cache_read" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latency_aware_read_master sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master " "Elaborating entity \"latency_aware_read_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\"" {  } { { "sdram/synthesis/submodules/custom_master.v" "a_latency_aware_read_master" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "the_master_to_user_fifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687241674 ""}  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622687241674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_en91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_en91 " "Found entity 1: scfifo_en91" {  } { { "db/scfifo_en91.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_en91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_en91 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated " "Elaborating entity \"scfifo_en91\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lt91 " "Found entity 1: a_dpfifo_lt91" {  } { { "db/a_dpfifo_lt91.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lt91 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo " "Elaborating entity \"a_dpfifo_lt91\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\"" {  } { { "db/scfifo_en91.tdf" "dpfifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_en91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70i1 " "Found entity 1: altsyncram_70i1" {  } { { "db/altsyncram_70i1.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/altsyncram_70i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70i1 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|altsyncram_70i1:FIFOram " "Elaborating entity \"altsyncram_70i1\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|altsyncram_70i1:FIFOram\"" {  } { { "db/a_dpfifo_lt91.tdf" "FIFOram" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cmpr_4l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_lt91.tdf" "almost_full_comparer" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_lt91.tdf" "three_comparison" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lt91.tdf" "rd_ptr_msb" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_ug7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_lt91.tdf" "usedw_counter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_igb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687241905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687241905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_lt91.tdf" "wr_ptr" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master sdram:u0\|custom_master:d_cache_write " "Elaborating entity \"custom_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\"" {  } { { "sdram/synthesis/sdram.v" "d_cache_write" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\"" {  } { { "sdram/synthesis/submodules/custom_master.v" "a_write_master" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687241914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "sdram/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242051 ""}  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622687242051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pj91 " "Found entity 1: scfifo_pj91" {  } { { "db/scfifo_pj91.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_pj91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687242083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pj91 sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated " "Elaborating entity \"scfifo_pj91\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q91 " "Found entity 1: a_dpfifo_0q91" {  } { { "db/a_dpfifo_0q91.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_0q91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622687242093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q91 sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo " "Elaborating entity \"a_dpfifo_0q91\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo\"" {  } { { "db/scfifo_pj91.tdf" "dpfifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_pj91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0 sdram:u0\|sdram_pll_0:pll_0 " "Elaborating entity \"sdram_pll_0\" for hierarchy \"sdram:u0\|sdram_pll_0:pll_0\"" {  } { { "sdram/synthesis/sdram.v" "pll_0" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "altera_pll_i" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242269 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1622687242271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622687242271 ""}  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622687242271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sdram_controller sdram:u0\|sdram_sdram_controller:sdram_controller " "Elaborating entity \"sdram_sdram_controller\" for hierarchy \"sdram:u0\|sdram_sdram_controller:sdram_controller\"" {  } { { "sdram/synthesis/sdram.v" "sdram_controller" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sdram_controller_input_efifo_module sdram:u0\|sdram_sdram_controller:sdram_controller\|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module " "Elaborating entity \"sdram_sdram_controller_input_efifo_module\" for hierarchy \"sdram:u0\|sdram_sdram_controller:sdram_controller\|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "the_sdram_sdram_controller_input_efifo_module" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sdram_mm_interconnect_0\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sdram/synthesis/sdram.v" "mm_interconnect_0" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_read_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_read_avalon_master_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_read_avalon_master_translator" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_write_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_write_avalon_master_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_write_avalon_master_translator" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_read_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_read_avalon_master_agent" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_write_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_write_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_write_avalon_master_agent" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i_cache_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i_cache_read_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "i_cache_read_avalon_master_agent" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router " "Elaborating entity \"sdram_mm_interconnect_0_router\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "router" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_default_decode sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\|sdram_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sdram_mm_interconnect_0_router_default_decode\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\|sdram_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_003 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sdram_mm_interconnect_0_router_003\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "router_003" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_003_default_decode sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sdram_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_cmd_demux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sdram_mm_interconnect_0_cmd_demux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_cmd_mux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sdram_mm_interconnect_0_cmd_mux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_rsp_demux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sdram_mm_interconnect_0_rsp_demux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_rsp_mux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sdram_mm_interconnect_0_rsp_mux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622687242389 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622687242389 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622687242389 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_avalon_st_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sdram_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\"" {  } { { "sdram/synthesis/sdram.v" "rst_controller" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_core mips_core:MIPS_CORE " "Elaborating entity \"mips_core\" for hierarchy \"mips_core:MIPS_CORE\"" {  } { { "mips_cpu.sv" "MIPS_CORE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242413 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcfile mips_core.sv(316) " "Verilog HDL or VHDL warning at mips_core.sv(316): object \"pcfile\" assigned a value but never read" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622687242422 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbfile mips_core.sv(317) " "Verilog HDL or VHDL warning at mips_core.sv(317): object \"wbfile\" assigned a value but never read" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622687242422 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_output_ifc mips_core:MIPS_CORE\|decoder_output_ifc:register_map_output " "Elaborating entity \"decoder_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|decoder_output_ifc:register_map_output\"" {  } { { "mips_core/mips_core.sv" "register_map_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_ifc mips_core:MIPS_CORE\|pc_ifc:if_pc_current " "Elaborating entity \"pc_ifc\" for hierarchy \"mips_core:MIPS_CORE\|pc_ifc:if_pc_current\"" {  } { { "mips_core/mips_core.sv" "if_pc_current" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_output_ifc mips_core:MIPS_CORE\|cache_output_ifc:if_i_cache_output " "Elaborating entity \"cache_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|cache_output_ifc:if_i_cache_output\"" {  } { { "mips_core/mips_core.sv" "if_i_cache_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_output_ifc mips_core:MIPS_CORE\|reg_file_output_ifc:dec_reg_file_output " "Elaborating entity \"reg_file_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|reg_file_output_ifc:dec_reg_file_output\"" {  } { { "mips_core/mips_core.sv" "dec_reg_file_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_decoded_ifc mips_core:MIPS_CORE\|branch_decoded_ifc:dec_branch_decoded " "Elaborating entity \"branch_decoded_ifc\" for hierarchy \"mips_core:MIPS_CORE\|branch_decoded_ifc:dec_branch_decoded\"" {  } { { "mips_core/mips_core.sv" "dec_branch_decoded" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_input_ifc mips_core:MIPS_CORE\|alu_input_ifc:dec_alu_input " "Elaborating entity \"alu_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_input_ifc:dec_alu_input\"" {  } { { "mips_core/mips_core.sv" "dec_alu_input" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pass_through_ifc mips_core:MIPS_CORE\|alu_pass_through_ifc:dec_alu_pass_through " "Elaborating entity \"alu_pass_through_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_pass_through_ifc:dec_alu_pass_through\"" {  } { { "mips_core/mips_core.sv" "dec_alu_pass_through" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_output_ifc mips_core:MIPS_CORE\|alu_output_ifc:ex_alu_output " "Elaborating entity \"alu_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_output_ifc:ex_alu_output\"" {  } { { "mips_core/mips_core.sv" "ex_alu_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llsc_input_ifc mips_core:MIPS_CORE\|llsc_input_ifc:ex_llsc_input " "Elaborating entity \"llsc_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|llsc_input_ifc:ex_llsc_input\"" {  } { { "mips_core/mips_core.sv" "ex_llsc_input" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_result_ifc mips_core:MIPS_CORE\|branch_result_ifc:ex_branch_result " "Elaborating entity \"branch_result_ifc\" for hierarchy \"mips_core:MIPS_CORE\|branch_result_ifc:ex_branch_result\"" {  } { { "mips_core/mips_core.sv" "ex_branch_result" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache_input_ifc mips_core:MIPS_CORE\|d_cache_input_ifc:ex_d_cache_input " "Elaborating entity \"d_cache_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|d_cache_input_ifc:ex_d_cache_input\"" {  } { { "mips_core/mips_core.sv" "ex_d_cache_input" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache_pass_through_ifc mips_core:MIPS_CORE\|d_cache_pass_through_ifc:ex_d_cache_pass_through " "Elaborating entity \"d_cache_pass_through_ifc\" for hierarchy \"mips_core:MIPS_CORE\|d_cache_pass_through_ifc:ex_d_cache_pass_through\"" {  } { { "mips_core/mips_core.sv" "ex_d_cache_pass_through" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llsc_output_ifc mips_core:MIPS_CORE\|llsc_output_ifc:llsc_mem_output " "Elaborating entity \"llsc_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|llsc_output_ifc:llsc_mem_output\"" {  } { { "mips_core/mips_core.sv" "llsc_mem_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_ifc mips_core:MIPS_CORE\|write_back_ifc:mem_write_back " "Elaborating entity \"write_back_ifc\" for hierarchy \"mips_core:MIPS_CORE\|write_back_ifc:mem_write_back\"" {  } { { "mips_core/mips_core.sv" "mem_write_back" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control_ifc mips_core:MIPS_CORE\|hazard_control_ifc:i2i_hc " "Elaborating entity \"hazard_control_ifc\" for hierarchy \"mips_core:MIPS_CORE\|hazard_control_ifc:i2i_hc\"" {  } { { "mips_core/mips_core.sv" "i2i_hc" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_pc_ifc mips_core:MIPS_CORE\|load_pc_ifc:load_pc " "Elaborating entity \"load_pc_ifc\" for hierarchy \"mips_core:MIPS_CORE\|load_pc_ifc:load_pc\"" {  } { { "mips_core/mips_core.sv" "load_pc" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit mips_core:MIPS_CORE\|fetch_unit:FETCH_UNIT " "Elaborating entity \"fetch_unit\" for hierarchy \"mips_core:MIPS_CORE\|fetch_unit:FETCH_UNIT\"" {  } { { "mips_core/mips_core.sv" "FETCH_UNIT" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_cache mips_core:MIPS_CORE\|i_cache:I_CACHE " "Elaborating entity \"i_cache\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\"" {  } { { "mips_core/mips_core.sv" "I_CACHE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 i_cache.sv(149) " "Verilog HDL assignment warning at i_cache.sv(149): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/i_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622687242455 "|mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank " "Elaborating entity \"cache_bank\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\"" {  } { { "mips_core/i_cache.sv" "databanks\[0\].databank" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank_core mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE " "Elaborating entity \"cache_bank_core\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\"" {  } { { "mips_core/cache_bank.sv" "BANK_CORE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank " "Elaborating entity \"cache_bank\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\"" {  } { { "mips_core/i_cache.sv" "tagbank" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank_core mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE " "Elaborating entity \"cache_bank_core\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\"" {  } { { "mips_core/cache_bank.sv" "BANK_CORE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_i2d mips_core:MIPS_CORE\|pr_i2d:PR_I2D " "Elaborating entity \"pr_i2d\" for hierarchy \"mips_core:MIPS_CORE\|pr_i2d:PR_I2D\"" {  } { { "mips_core/mips_core.sv" "PR_I2D" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder mips_core:MIPS_CORE\|decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"mips_core:MIPS_CORE\|decoder:DECODER\"" {  } { { "mips_core/mips_core.sv" "DECODER" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242465 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "decoder.sv(553) " "Verilog HDL warning at decoder.sv(553): ignoring unsupported system task" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 553 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1622687242467 "|mips_cpu|mips_core:MIPS_CORE|decoder:DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Map_Table mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE " "Elaborating entity \"register_Map_Table\" for hierarchy \"mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\"" {  } { { "mips_core/mips_core.sv" "REGISTER_MAP_TABLE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242468 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "free_list register_map_table.sv(31) " "Verilog HDL warning at register_map_table.sv(31): initial value for variable free_list should be constant" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 31 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1622687242470 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.alu_ctl register_map_table.sv(19) " "Output port \"out.alu_ctl\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242470 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.valid register_map_table.sv(19) " "Output port \"out.valid\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242470 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.branch_target register_map_table.sv(19) " "Output port \"out.branch_target\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242470 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_branch_jump register_map_table.sv(19) " "Output port \"out.is_branch_jump\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_jump register_map_table.sv(19) " "Output port \"out.is_jump\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_jump_reg register_map_table.sv(19) " "Output port \"out.is_jump_reg\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_mem_access register_map_table.sv(19) " "Output port \"out.is_mem_access\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.mem_action register_map_table.sv(19) " "Output port \"out.mem_action\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.immediate register_map_table.sv(19) " "Output port \"out.immediate\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.uses_immediate register_map_table.sv(19) " "Output port \"out.uses_immediate\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_ll register_map_table.sv(19) " "Output port \"out.is_ll\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_sc register_map_table.sv(19) " "Output port \"out.is_sc\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_sw register_map_table.sv(19) " "Output port \"out.is_sw\" at register_map_table.sv(19) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[63\] register_map_table.sv(59) " "Inferred latch for \"free_list\[63\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[62\] register_map_table.sv(59) " "Inferred latch for \"free_list\[62\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[61\] register_map_table.sv(59) " "Inferred latch for \"free_list\[61\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[60\] register_map_table.sv(59) " "Inferred latch for \"free_list\[60\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[59\] register_map_table.sv(59) " "Inferred latch for \"free_list\[59\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[58\] register_map_table.sv(59) " "Inferred latch for \"free_list\[58\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[57\] register_map_table.sv(59) " "Inferred latch for \"free_list\[57\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[56\] register_map_table.sv(59) " "Inferred latch for \"free_list\[56\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[55\] register_map_table.sv(59) " "Inferred latch for \"free_list\[55\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[54\] register_map_table.sv(59) " "Inferred latch for \"free_list\[54\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[53\] register_map_table.sv(59) " "Inferred latch for \"free_list\[53\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[52\] register_map_table.sv(59) " "Inferred latch for \"free_list\[52\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[51\] register_map_table.sv(59) " "Inferred latch for \"free_list\[51\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[50\] register_map_table.sv(59) " "Inferred latch for \"free_list\[50\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[49\] register_map_table.sv(59) " "Inferred latch for \"free_list\[49\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[48\] register_map_table.sv(59) " "Inferred latch for \"free_list\[48\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[47\] register_map_table.sv(59) " "Inferred latch for \"free_list\[47\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[46\] register_map_table.sv(59) " "Inferred latch for \"free_list\[46\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[45\] register_map_table.sv(59) " "Inferred latch for \"free_list\[45\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[44\] register_map_table.sv(59) " "Inferred latch for \"free_list\[44\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[43\] register_map_table.sv(59) " "Inferred latch for \"free_list\[43\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[42\] register_map_table.sv(59) " "Inferred latch for \"free_list\[42\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[41\] register_map_table.sv(59) " "Inferred latch for \"free_list\[41\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[40\] register_map_table.sv(59) " "Inferred latch for \"free_list\[40\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[39\] register_map_table.sv(59) " "Inferred latch for \"free_list\[39\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242471 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[38\] register_map_table.sv(59) " "Inferred latch for \"free_list\[38\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[37\] register_map_table.sv(59) " "Inferred latch for \"free_list\[37\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[36\] register_map_table.sv(59) " "Inferred latch for \"free_list\[36\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[35\] register_map_table.sv(59) " "Inferred latch for \"free_list\[35\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[34\] register_map_table.sv(59) " "Inferred latch for \"free_list\[34\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[33\] register_map_table.sv(59) " "Inferred latch for \"free_list\[33\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[32\] register_map_table.sv(59) " "Inferred latch for \"free_list\[32\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[31\] register_map_table.sv(59) " "Inferred latch for \"free_list\[31\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[30\] register_map_table.sv(59) " "Inferred latch for \"free_list\[30\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[29\] register_map_table.sv(59) " "Inferred latch for \"free_list\[29\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[28\] register_map_table.sv(59) " "Inferred latch for \"free_list\[28\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[27\] register_map_table.sv(59) " "Inferred latch for \"free_list\[27\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[26\] register_map_table.sv(59) " "Inferred latch for \"free_list\[26\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[25\] register_map_table.sv(59) " "Inferred latch for \"free_list\[25\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[24\] register_map_table.sv(59) " "Inferred latch for \"free_list\[24\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[23\] register_map_table.sv(59) " "Inferred latch for \"free_list\[23\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[22\] register_map_table.sv(59) " "Inferred latch for \"free_list\[22\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[21\] register_map_table.sv(59) " "Inferred latch for \"free_list\[21\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[20\] register_map_table.sv(59) " "Inferred latch for \"free_list\[20\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[19\] register_map_table.sv(59) " "Inferred latch for \"free_list\[19\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[18\] register_map_table.sv(59) " "Inferred latch for \"free_list\[18\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[17\] register_map_table.sv(59) " "Inferred latch for \"free_list\[17\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[16\] register_map_table.sv(59) " "Inferred latch for \"free_list\[16\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[15\] register_map_table.sv(59) " "Inferred latch for \"free_list\[15\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[14\] register_map_table.sv(59) " "Inferred latch for \"free_list\[14\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[13\] register_map_table.sv(59) " "Inferred latch for \"free_list\[13\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[12\] register_map_table.sv(59) " "Inferred latch for \"free_list\[12\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[11\] register_map_table.sv(59) " "Inferred latch for \"free_list\[11\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[10\] register_map_table.sv(59) " "Inferred latch for \"free_list\[10\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[9\] register_map_table.sv(59) " "Inferred latch for \"free_list\[9\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[8\] register_map_table.sv(59) " "Inferred latch for \"free_list\[8\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[7\] register_map_table.sv(59) " "Inferred latch for \"free_list\[7\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[6\] register_map_table.sv(59) " "Inferred latch for \"free_list\[6\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[5\] register_map_table.sv(59) " "Inferred latch for \"free_list\[5\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[4\] register_map_table.sv(59) " "Inferred latch for \"free_list\[4\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[3\] register_map_table.sv(59) " "Inferred latch for \"free_list\[3\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242472 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[2\] register_map_table.sv(59) " "Inferred latch for \"free_list\[2\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242473 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[1\] register_map_table.sv(59) " "Inferred latch for \"free_list\[1\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242473 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[0\] register_map_table.sv(59) " "Inferred latch for \"free_list\[0\]\" at register_map_table.sv(59)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242473 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Map_Table_ifc mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table_ifc:register_Map_Table " "Elaborating entity \"register_Map_Table_ifc\" for hierarchy \"mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table_ifc:register_Map_Table\"" {  } { { "mips_core/register_map_table.sv" "register_Map_Table" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|priority_encoder:encoder " "Elaborating entity \"priority_encoder\" for hierarchy \"mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|priority_encoder:encoder\"" {  } { { "mips_core/register_map_table.sv" "encoder" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 priority_encoder.sv(37) " "Verilog HDL assignment warning at priority_encoder.sv(37): truncated value with size 32 to match size of target (6)" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622687242476 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "encoding_output priority_encoder.sv(34) " "Verilog HDL Always Construct warning at priority_encoder.sv(34): inferring latch(es) for variable \"encoding_output\", which holds its previous value in one or more paths through the always construct" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622687242482 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "priority_encoder.sv(34) " "SystemVerilog RTL Coding error at priority_encoder.sv(34): always_comb construct does not infer purely combinational logic." {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 34 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1622687242482 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoding_output\[0\] priority_encoder.sv(46) " "Inferred latch for \"encoding_output\[0\]\" at priority_encoder.sv(46)" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242484 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoding_output\[1\] priority_encoder.sv(46) " "Inferred latch for \"encoding_output\[1\]\" at priority_encoder.sv(46)" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242485 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoding_output\[2\] priority_encoder.sv(46) " "Inferred latch for \"encoding_output\[2\]\" at priority_encoder.sv(46)" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242485 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoding_output\[3\] priority_encoder.sv(46) " "Inferred latch for \"encoding_output\[3\]\" at priority_encoder.sv(46)" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242485 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoding_output\[4\] priority_encoder.sv(46) " "Inferred latch for \"encoding_output\[4\]\" at priority_encoder.sv(46)" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242486 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "encoding_output\[5\] priority_encoder.sv(46) " "Inferred latch for \"encoding_output\[5\]\" at priority_encoder.sv(46)" {  } { { "mips_core/priority_encoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242486 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder:encoder"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|priority_encoder:encoder " "Can't elaborate user hierarchy \"mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|priority_encoder:encoder\"" {  } { { "mips_core/register_map_table.sv" "encoder" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 29 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622687242488 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.map.smsg " "Generated suppressed messages file C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242591 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 36 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622687242719 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 02 19:27:22 2021 " "Processing ended: Wed Jun 02 19:27:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622687242719 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622687242719 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622687242719 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622687242719 ""}
