# Reading F:/Quartus15/modelsim_ase/tcl/vsim/pref.tcl
# do shumaguan_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying F:/Quartus15/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:/Quartus15/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/shiyan1 {E:/FPGA/shiyan1/shumaguan.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:20:29 on Nov 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/shiyan1" E:/FPGA/shiyan1/shumaguan.v 
# -- Compiling module shumaguan
# 
# Top level modules:
# 	shumaguan
# End time: 22:20:29 on Nov 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/cmWork/learn-verilog/shumaguan/simulation/modelsim {E:/cmWork/learn-verilog/shumaguan/simulation/modelsim/shumaguan.vt}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:20:29 on Nov 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cmWork/learn-verilog/shumaguan/simulation/modelsim" E:/cmWork/learn-verilog/shumaguan/simulation/modelsim/shumaguan.vt 
# -- Compiling module shumaguan_vlg_tst
# 
# Top level modules:
# 	shumaguan_vlg_tst
# End time: 22:20:29 on Nov 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  shumaguan
# vsim -gui "+altera" -l msim_transcript -do "shumaguan_run_msim_rtl_verilog.do" 
# Start time: 22:20:29 on Nov 20,2018
# Loading work.shumaguan
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Load canceled
restart
run
run
run
# End time: 22:24:04 on Nov 20,2018, Elapsed time: 0:03:35
# Errors: 1, Warnings: 0
