# compile vhdl design source files
vhdl xil_defaultlib  "../../../../lab1/task2/debounce_entity.vhd"
vhdl xil_defaultlib  "../../../../lab1/task2/debounce_synth.vhd"
vhdl xil_defaultlib  "../../../../lab1/task2/gcd.vhd"
vhdl xil_defaultlib  "../../../../lab1/task2/gcd_top.vhd"

# Do not sort compile order
nosort
