{
  "module_name": "hfc_pci.h",
  "hash_id": "04cdd9a187d5be1019ffe8c03f7d253bc6c46467054f8e320f4d604d1aae6950",
  "original_prompt": "Ingested from linux-6.6.14/drivers/isdn/hardware/mISDN/hfc_pci.h",
  "human_readable_source": " \n \n\n \n#define HFCPCI_BTRANS_THRESHOLD 128\n#define HFCPCI_FILLEMPTY\t64\n#define HFCPCI_BTRANS_THRESMASK 0x00\n\n \n#define PCI_ENA_MEMIO\t\t0x02\n#define PCI_ENA_MASTER\t\t0x04\n\n \n#define HCFPCI_C_I\t\t0x08\n#define HFCPCI_TRxR\t\t0x0C\n#define HFCPCI_MON1_D\t\t0x28\n#define HFCPCI_MON2_D\t\t0x2C\n\n \n#define HFCPCI_B1_SSL\t\t0x80\n#define HFCPCI_B2_SSL\t\t0x84\n#define HFCPCI_AUX1_SSL\t\t0x88\n#define HFCPCI_AUX2_SSL\t\t0x8C\n#define HFCPCI_B1_RSL\t\t0x90\n#define HFCPCI_B2_RSL\t\t0x94\n#define HFCPCI_AUX1_RSL\t\t0x98\n#define HFCPCI_AUX2_RSL\t\t0x9C\n\n \n#define HFCPCI_B1_D\t\t0xA0\n#define HFCPCI_B2_D\t\t0xA4\n#define HFCPCI_AUX1_D\t\t0xA8\n#define HFCPCI_AUX2_D\t\t0xAC\n\n \n#define HFCPCI_MST_EMOD\t\t0xB4\n#define HFCPCI_MST_MODE\t\t0xB8\n#define HFCPCI_CONNECT\t\t0xBC\n\n\n \n#define HFCPCI_FIFO_EN\t\t0x44\n#define HFCPCI_TRM\t\t0x48\n#define HFCPCI_B_MODE\t\t0x4C\n#define HFCPCI_CHIP_ID\t\t0x58\n#define HFCPCI_CIRM\t\t0x60\n#define HFCPCI_CTMT\t\t0x64\n#define HFCPCI_INT_M1\t\t0x68\n#define HFCPCI_INT_M2\t\t0x6C\n#define HFCPCI_INT_S1\t\t0x78\n#define HFCPCI_INT_S2\t\t0x7C\n#define HFCPCI_STATUS\t\t0x70\n\n \n#define HFCPCI_STATES\t\t0xC0\n#define HFCPCI_SCTRL\t\t0xC4\n#define HFCPCI_SCTRL_E\t\t0xC8\n#define HFCPCI_SCTRL_R\t\t0xCC\n#define HFCPCI_SQ\t\t0xD0\n#define HFCPCI_CLKDEL\t\t0xDC\n#define HFCPCI_B1_REC\t\t0xF0\n#define HFCPCI_B1_SEND\t\t0xF0\n#define HFCPCI_B2_REC\t\t0xF4\n#define HFCPCI_B2_SEND\t\t0xF4\n#define HFCPCI_D_REC\t\t0xF8\n#define HFCPCI_D_SEND\t\t0xF8\n#define HFCPCI_E_REC\t\t0xFC\n\n\n \n#define HFCPCI_PCI_PROC\t\t0x02\n#define HFCPCI_NBUSY\t\t0x04\n#define HFCPCI_TIMER_ELAP\t0x10\n#define HFCPCI_STATINT\t\t0x20\n#define HFCPCI_FRAMEINT\t\t0x40\n#define HFCPCI_ANYINT\t\t0x80\n\n \n#define HFCPCI_CLTIMER\t\t0x80\n#define HFCPCI_TIM3_125\t\t0x04\n#define HFCPCI_TIM25\t\t0x10\n#define HFCPCI_TIM50\t\t0x14\n#define HFCPCI_TIM400\t\t0x18\n#define HFCPCI_TIM800\t\t0x1C\n#define HFCPCI_AUTO_TIMER\t0x20\n#define HFCPCI_TRANSB2\t\t0x02\n#define HFCPCI_TRANSB1\t\t0x01\n\n \n#define HFCPCI_AUX_MSK\t\t0x07\n#define HFCPCI_RESET\t\t0x08\n#define HFCPCI_B1_REV\t\t0x40\n#define HFCPCI_B2_REV\t\t0x80\n\n \n#define HFCPCI_INTS_B1TRANS\t0x01\n#define HFCPCI_INTS_B2TRANS\t0x02\n#define HFCPCI_INTS_DTRANS\t0x04\n#define HFCPCI_INTS_B1REC\t0x08\n#define HFCPCI_INTS_B2REC\t0x10\n#define HFCPCI_INTS_DREC\t0x20\n#define HFCPCI_INTS_L1STATE\t0x40\n#define HFCPCI_INTS_TIMER\t0x80\n\n \n#define HFCPCI_PROC_TRANS\t0x01\n#define HFCPCI_GCI_I_CHG\t0x02\n#define HFCPCI_GCI_MON_REC\t0x04\n#define HFCPCI_IRQ_ENABLE\t0x08\n#define HFCPCI_PMESEL\t\t0x80\n\n \n#define HFCPCI_STATE_MSK\t0x0F\n#define HFCPCI_LOAD_STATE\t0x10\n#define HFCPCI_ACTIVATE\t\t0x20\n#define HFCPCI_DO_ACTION\t0x40\n#define HFCPCI_NT_G2_G3\t\t0x80\n\n \n#define HFCPCI_MASTER\t\t0x01\n#define HFCPCI_SLAVE\t\t0x00\n#define HFCPCI_F0IO_POSITIV\t0x02\n#define HFCPCI_F0_NEGATIV\t0x04\n#define HFCPCI_F0_2C4\t\t0x08\n \n\n \n#define SCTRL_B1_ENA\t\t0x01\n#define SCTRL_B2_ENA\t\t0x02\n#define SCTRL_MODE_TE\t\t0x00\n#define SCTRL_MODE_NT\t\t0x04\n#define SCTRL_LOW_PRIO\t\t0x08\n#define SCTRL_SQ_ENA\t\t0x10\n#define SCTRL_TEST\t\t0x20\n#define SCTRL_NONE_CAP\t\t0x40\n#define SCTRL_PWR_DOWN\t\t0x80\n\n \n#define HFCPCI_AUTO_AWAKE\t0x01\n#define HFCPCI_DBIT_1\t\t0x04\n#define HFCPCI_IGNORE_COL\t0x08\n#define HFCPCI_CHG_B1_B2\t0x80\n\n \n#define HFCPCI_FIFOEN_B1\t0x03\n#define HFCPCI_FIFOEN_B2\t0x0C\n#define HFCPCI_FIFOEN_DTX\t0x10\n#define HFCPCI_FIFOEN_B1TX\t0x01\n#define HFCPCI_FIFOEN_B1RX\t0x02\n#define HFCPCI_FIFOEN_B2TX\t0x04\n#define HFCPCI_FIFOEN_B2RX\t0x08\n\n\n \n#define MAX_D_FRAMES 15\n#define MAX_B_FRAMES 31\n#define B_SUB_VAL    0x200\n#define B_FIFO_SIZE  (0x2000 - B_SUB_VAL)\n#define D_FIFO_SIZE  512\n#define D_FREG_MASK  0xF\n\nstruct zt {\n\t__le16 z1;   \n\t__le16 z2;   \n};\n\nstruct dfifo {\n\tu_char data[D_FIFO_SIZE];  \n\tu_char fill1[0x20A0 - D_FIFO_SIZE];  \n\tu_char f1, f2;  \n\tu_char fill2[0x20C0 - 0x20A2];  \n\t \n\tstruct zt za[MAX_D_FRAMES + 1];\n\tu_char fill3[0x4000 - 0x2100];  \n};\n\nstruct bzfifo {\n\tstruct zt\tza[MAX_B_FRAMES + 1];  \n\tu_char\t\tf1, f2;  \n\tu_char\t\tfill[0x2100 - 0x2082];  \n};\n\n\nunion fifo_area {\n\tstruct {\n\t\tstruct dfifo d_tx;  \n\t\tstruct dfifo d_rx;  \n\t} d_chan;\n\tstruct {\n\t\tu_char\t\tfill1[0x200];\n\t\tu_char\t\ttxdat_b1[B_FIFO_SIZE];\n\t\tstruct bzfifo\ttxbz_b1;\n\t\tstruct bzfifo\ttxbz_b2;\n\t\tu_char\t\ttxdat_b2[B_FIFO_SIZE];\n\t\tu_char\t\tfill2[D_FIFO_SIZE];\n\t\tu_char\t\trxdat_b1[B_FIFO_SIZE];\n\t\tstruct bzfifo\trxbz_b1;\n\t\tstruct bzfifo\trxbz_b2;\n\t\tu_char rxdat_b2[B_FIFO_SIZE];\n\t} b_chans;\n\tu_char fill[32768];\n};\n\n#define Write_hfc(a, b, c) (writeb(c, (a->hw.pci_io) + b))\n#define Read_hfc(a, b) (readb((a->hw.pci_io) + b))\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}