#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
# (A) Global Parameters
#======================================================
set DESIGN "CNN"
CNN
set CYCLE 14.7
14.7
set INPUT_DLY [expr 0.5*$CYCLE]
7.35
set OUTPUT_DLY [expr 0.5*$CYCLE]
7.35
#======================================================
# (B) Read RTL Code
#======================================================
# (B-1) analyze + elaborate
set hdlin_auto_save_templates TRUE
TRUE
analyze -f sverilog $DESIGN\.v 
Running PRESTO HDLC
Compiling source file ../01_RTL/CNN.v
Presto compilation completed successfully.
Loading db file '/RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
1
elaborate $DESIGN  
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../01_RTL/CNN.v:471: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 314 in file
        '../01_RTL/CNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           316            |    auto/auto     |
|           324            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 470 in file
        '../01_RTL/CNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           471            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 561 in file
        '../01_RTL/CNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           568            |    auto/auto     |
|           574            |     no/auto      |
|           586            |     no/auto      |
|           597            |     no/auto      |
===============================================

Statistics for case statements in always block at line 617 in file
        '../01_RTL/CNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           624            |    auto/auto     |
|           630            |     no/auto      |
===============================================

Statistics for case statements in always block at line 658 in file
        '../01_RTL/CNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           666            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine CNN line 485 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 498 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   Img_buffer_reg    | Flip-flop |  800  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 514 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| kernel_buffer2_reg  | Flip-flop |  384  |  Y  | N  | N  | N  | N  | N  | N  |
| kernel_buffer1_reg  | Flip-flop |  384  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 535 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  weight_buffer_reg  | Flip-flop |  768  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 552 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     opt_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 561 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Ofmap_buffer1_reg  | Flip-flop | 1152  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 617 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Ofmap_buffer2_reg  | Flip-flop | 1152  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 658 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      addr_reg       | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 678 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    conv_addr_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 692 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ifmap_addr_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ifmap_addr_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 709 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  channel_count_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 721 in file
                '../01_RTL/CNN.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| kernel_read_done_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine CNN line 733 in file
                '../01_RTL/CNN.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| weight_read_done_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine CNN line 745 in file
                '../01_RTL/CNN.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| opt_read_done_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine CNN line 760 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 772 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (CNN)
Elaborated 1 design.
Current design is now 'CNN'.
Information: Building the design 'PE' instantiated from design 'CNN' with
        the parameters "23,8,0". (HDL-193)

Inferred memory devices in process
        in routine PE_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0 line 852 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   psum_0_reg_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   psum_1_reg_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   psum_2_reg_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   psum_3_reg_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  psum_temp_reg_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (PE_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0)
Information: Building the design 'DW_COMP' instantiated from design 'CNN' with
        the parameters "23,8,0". (HDL-193)

Inferred memory devices in process
        in routine DW_COMP_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0 line 892 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     max_reg_reg     | Flip-flop |  31   |  Y  | N  | N  | Y  | N  | N  | N  |
|     max_reg_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (DW_COMP_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0)
Information: Building the design 'DW_ACT_SOFTMAX' instantiated from design 'CNN' with
        the parameters "23,8,0,0,0". (HDL-193)

Inferred memory devices in process
        in routine DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0 line 1050 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   exp_in_reg_reg    | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0 line 1063 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   exp_out_reg_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0 line 1068 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  exp_out_reg_1_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0 line 1078 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  exp_out_reg_2_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0 line 1088 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     num_reg_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0 line 1101 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     den_reg_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0 line 1111 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     act_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0)
Information: Building the design 'FP_mult_by_2'. (HDL-193)
Presto compilation completed successfully. (FP_mult_by_2)
Information: Building the design 'FP_div_pipe' instantiated from design 'DW_ACT_SOFTMAX_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_arch0_inst_faithful_round0' with
        the parameters "23,8,0,0". (HDL-193)

Inferred memory devices in process
        in routine FP_div_pipe_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_faithful_round0 line 1183 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     num_reg_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine FP_div_pipe_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_faithful_round0 line 1187 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  den_recip_reg_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (FP_div_pipe_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0_inst_faithful_round0)
1
# (B-2) read_sverilog
#read_sverilog $DESIGN\.v
# (B-3) set current design
current_design $DESIGN
Current design is 'CNN'.
{CNN}
link

  Linking design 'CNN'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /RAID2/COURSE/iclab/iclab055/Lab04/Exercise/02_SYN/CNN.db, etc
  slow (library)              /RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#======================================================
#  (D) Set Design Constraints
#======================================================
# (D-1) Setting Clock Constraints
create_clock -name clk -period $CYCLE [get_ports clk] 
1
set_dont_touch_network             [get_clocks clk]
1
set_fix_hold                       [get_clocks clk]
1
set_clock_uncertainty       0.1    [get_clocks clk]
1
# set_clock_latency   -source 0      [get_clocks clk]
# set_clock_latency           1      [get_clocks clk] 
set_input_transition        0.5    [all_inputs] 
1
set_clock_transition        0.1    [all_clocks] 
1
# (D-2) Setting in/out Constraints
set_input_delay   -max  $INPUT_DLY  -clock clk   [all_inputs] ;  # set_up time check 
1
set_input_delay   -min  0           -clock clk   [all_inputs] ;  # hold   time check 
1
set_output_delay  -max  $OUTPUT_DLY -clock clk   [all_outputs] ; # set_up time check 
1
set_output_delay  -min  0           -clock clk   [all_outputs] ; # hold   time check 
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
#set_max_delay $CYCLE -from [all_inputs] -to [all_outputs]
# (D-3) Setting Design Environment
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [get_ports clk]
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [remove_from_collection [all_inputs] [get_ports clk]]
# set_load  [load_of "umc18io3v5v_slow/P8C/A"]       [all_outputs] ; # ~= 0.038
set_load 0.05 [all_outputs]
1
# (D-4) Setting DRC Constraint
#set_max_delay           0     ; # Optimize delay max effort                 
#set_max_area            0      ; # Optimize area max effort           
set_max_transition      3       [all_inputs]   ; # U18 LUT Max Transition Value  
1
set_max_capacitance     0.15    [all_inputs]   ; # U18 LUT Max Capacitance Value
1
set_max_fanout          10      [all_inputs]
1
# set_dont_use slow/JKFF*
#set_dont_touch [get_cells core_reg_macro]
#set hdlin_ff_always_sync_set_reset true
# (D-5) Report Clock skew
report_clock -skew clk
Information: Checking out the license 'DesignWare'. (SEC-104)
  Allocating blocks in 'DW_fp_mult_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width24'
  Allocating blocks in 'DW_lzod_a_width24_detect_10'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_fp_cmp_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_fp_exp_sig_width23_exp_width8_ieee_compliance0_arch1'
  Allocating blocks in 'DW01_ash_A_width41_SH_width9'
  Allocating blocks in 'DW_exp2_op_width26_arch1_err_range1'
  Allocating blocks in 'DW_exp2_op_width26_arch1_err_range1'
  Allocating blocks in 'DW_fp_exp_sig_width23_exp_width8_ieee_compliance0_arch1'
  Allocating blocks in 'DW_exp2_op_width26_arch1_err_range1'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
  Allocating blocks in 'DW_fp_sub_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
  Allocating blocks in 'DW_fp_sub_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
  Allocating blocks in 'DW_fp_recip_sig_width23_exp_width8_ieee_compliance0_faithful_round1'
  Allocating blocks in 'DW_lzd_a_width3'
  Allocating blocks in 'DW_lzod_a_width3_detect_10'
  Allocating blocks in 'DW_fp_recip_sig_width23_exp_width8_ieee_compliance0_faithful_round1'
  Allocating blocks in 'DW_lzd_a_width3'
  Allocating blocks in 'DW_lzod_a_width3_detect_10'
  Allocating blocks in 'DW_fp_mult_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width24'
  Allocating blocks in 'DW_lzod_a_width24_detect_10'
Information: Updating design information... (UID-85)
Warning: Design 'CNN' contains 9 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clock_skew
Design : CNN
Version: T-2022.03
Date   : Fri Jan 10 13:14:21 2025
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
1
check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
#======================================================
#  (E) Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
set_fix_hold [all_clocks]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db"
Library analysis succeeded.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler NXT WLM                                                           |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 17377                                  |
| Number of User Hierarchies                              | 11                                     |
| Sequential Cell Count                                   | 5747                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 2344                                   |
| Number of Dont Touch nets                               | 11                                     |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 888 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 4 instances of design 'PE_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0'. (OPT-1056)
Information: Uniquified 4 instances of design 'DW_COMP_inst_sig_width23_inst_exp_width8_inst_ieee_compliance0'. (OPT-1056)
  Simplifying Design 'CNN'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy PE_inst_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DW_COMP_inst_1_left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DW_ACT_SOFTMAX_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_inst_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_inst_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy PE_inst_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DW_COMP_inst_2_right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DW_COMP_inst_2_left before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DW_COMP_inst_1_right before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DW_ACT_SOFTMAX_inst/FP_mult_by_2_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy DW_ACT_SOFTMAX_inst/FP_div_pipe_inst before Pass 1 (OPT-776)
Information: Ungrouping 11 of 12 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CNN'
Information: Added key list 'DesignWare' to design 'CNN'. (DDB-72)
 Implement Synthetic for 'CNN'.
  Processing 'CNN_DW_fp_recip_J1_0'
  Processing 'CNN_DW_fp_mult_J1_0'
  Processing 'CNN_DW_lzd_J1_0_DW_lzd_J1_1'
  Processing 'CNN_DW_lzd_J1_1_DW_lzd_J1_2'
  Processing 'CNN_DW_fp_cmp_J1_0'
  Processing 'CNN_DW_fp_cmp_J1_1'
  Processing 'CNN_DW_fp_cmp_J1_2'
  Processing 'CNN_DW_fp_cmp_J1_3'
  Processing 'CNN_DW_fp_cmp_J1_4'
  Processing 'CNN_DW_fp_cmp_J1_5'
  Processing 'CNN_DW_fp_mult_J1_1'
  Processing 'CNN_DW_lzd_J1_2_DW_lzd_J1_3'
  Processing 'CNN_DW_lzd_J1_3_DW_lzd_J1_4'
  Processing 'CNN_DW_fp_mult_J1_2'
  Processing 'CNN_DW_lzd_J1_4_DW_lzd_J1_5'
  Processing 'CNN_DW_lzd_J1_5_DW_lzd_J1_6'
  Processing 'CNN_DW_fp_mult_J1_3'
  Processing 'CNN_DW_lzd_J1_6_DW_lzd_J1_7'
  Processing 'CNN_DW_lzd_J1_7_DW_lzd_J1_8'
  Processing 'CNN_DW_fp_mult_J1_4'
  Processing 'CNN_DW_lzd_J1_8_DW_lzd_J1_9'
  Processing 'CNN_DW_lzd_J1_9_DW_lzd_J1_10'
  Processing 'CNN_DW_fp_addsub_J1_0'
  Processing 'CNN_DW_lzd_J1_10_DW_lzd_J1_11'
  Processing 'CNN_DW_fp_addsub_J1_1'
  Processing 'CNN_DW_lzd_J1_11_DW_lzd_J1_12'
  Processing 'CNN_DW_fp_addsub_J1_2'
  Processing 'CNN_DW_lzd_J1_12_DW_lzd_J1_13'
  Processing 'CNN_DW_fp_addsub_J1_3'
  Processing 'CNN_DW_lzd_J1_13_DW_lzd_J1_14'
  Processing 'CNN_DW_fp_mult_J1_5'
  Processing 'CNN_DW_lzd_J1_14_DW_lzd_J1_15'
  Processing 'CNN_DW_lzd_J1_15_DW_lzd_J1_16'
  Processing 'CNN_DW_fp_mult_J1_6'
  Processing 'CNN_DW_lzd_J1_16_DW_lzd_J1_17'
  Processing 'CNN_DW_lzd_J1_17_DW_lzd_J1_18'
  Processing 'CNN_DW_fp_mult_J1_7'
  Processing 'CNN_DW_lzd_J1_18_DW_lzd_J1_19'
  Processing 'CNN_DW_lzd_J1_19_DW_lzd_J1_20'
  Processing 'CNN_DW_fp_mult_J1_8'
  Processing 'CNN_DW_lzd_J1_20_DW_lzd_J1_21'
  Processing 'CNN_DW_lzd_J1_21_DW_lzd_J1_22'
  Processing 'CNN_DW_fp_addsub_J1_4'
  Processing 'CNN_DW_lzd_J1_22_DW_lzd_J1_23'
  Processing 'CNN_DW_fp_addsub_J1_5'
  Processing 'CNN_DW_lzd_J1_23_DW_lzd_J1_24'
  Processing 'CNN_DW_fp_addsub_J1_6'
  Processing 'CNN_DW_lzd_J1_24_DW_lzd_J1_25'
  Processing 'CNN_DW_fp_addsub_J1_7'
  Processing 'CNN_DW_lzd_J1_25_DW_lzd_J1_26'
  Processing 'CNN_DW_fp_mult_J1_9'
  Processing 'CNN_DW_lzd_J1_26_DW_lzd_J1_27'
  Processing 'CNN_DW_lzd_J1_27_DW_lzd_J1_28'
  Processing 'CNN_DW_fp_mult_J1_10'
  Processing 'CNN_DW_lzd_J1_28_DW_lzd_J1_29'
  Processing 'CNN_DW_lzd_J1_29_DW_lzd_J1_30'
  Processing 'CNN_DW_fp_mult_J1_11'
  Processing 'CNN_DW_lzd_J1_30_DW_lzd_J1_31'
  Processing 'CNN_DW_lzd_J1_31_DW_lzd_J1_32'
  Processing 'CNN_DW_fp_mult_J1_12'
  Processing 'CNN_DW_lzd_J1_32_DW_lzd_J1_33'
  Processing 'CNN_DW_lzd_J1_33_DW_lzd_J1_34'
  Processing 'CNN_DW_fp_addsub_J1_8'
  Processing 'CNN_DW_lzd_J1_34_DW_lzd_J1_35'
  Processing 'CNN_DW_fp_addsub_J1_9'
  Processing 'CNN_DW_lzd_J1_35_DW_lzd_J1_36'
  Processing 'CNN_DW_fp_addsub_J1_10'
  Processing 'CNN_DW_lzd_J1_36_DW_lzd_J1_37'
  Processing 'CNN_DW_fp_addsub_J1_11'
  Processing 'CNN_DW_lzd_J1_37_DW_lzd_J1_38'
  Processing 'CNN_DW_fp_exp_J1_0'
  Processing 'CNN_DW_exp2_J1_0'
  Processing 'CNN_DW_fp_addsub_J1_12'
  Processing 'CNN_DW_lzd_J1_38_DW_lzd_J1_39'
  Processing 'CNN_DW_fp_addsub_J1_13'
  Processing 'CNN_DW_lzd_J1_39_DW_lzd_J1_40'
  Processing 'CNN_DW_fp_addsub_J1_14'
  Processing 'CNN_DW_lzd_J1_40_DW_lzd_J1_41'
  Processing 'CNN_DW_fp_addsub_J1_15'
  Processing 'CNN_DW_lzd_J1_41_DW_lzd_J1_42'
  Processing 'CNN_DW_fp_cmp_J1_6'
  Processing 'CNN_DW_fp_cmp_J1_7'
  Processing 'CNN_DW_fp_mult_J1_13'
  Processing 'CNN_DW_lzd_J1_42_DW_lzd_J1_43'
  Processing 'CNN_DW_lzd_J1_43_DW_lzd_J1_44'
  Processing 'CNN_DW_fp_mult_J1_14'
  Processing 'CNN_DW_lzd_J1_44_DW_lzd_J1_45'
  Processing 'CNN_DW_lzd_J1_45_DW_lzd_J1_46'
  Processing 'CNN_DW_fp_mult_J1_15'
  Processing 'CNN_DW_lzd_J1_46_DW_lzd_J1_47'
  Processing 'CNN_DW_lzd_J1_47_DW_lzd_J1_48'
  Processing 'CNN_DW_fp_mult_J1_16'
  Processing 'CNN_DW_lzd_J1_48_DW_lzd_J1_49'
  Processing 'CNN_DW_lzd_J1_49_DW_lzd_J1_50'
  Processing 'CNN_DW_fp_addsub_J1_16'
  Processing 'CNN_DW_lzd_J1_50_DW_lzd_J1_51'
  Processing 'CNN_DW_fp_addsub_J1_17'
  Processing 'CNN_DW_lzd_J1_51_DW_lzd_J1_52'
  Processing 'CNN_DW_fp_addsub_J1_18'
  Processing 'CNN_DW_lzd_J1_52_DW_lzd_J1_53'
  Processing 'CNN_DW_fp_addsub_J1_19'
  Processing 'CNN_DW_lzd_J1_53_DW_lzd_J1_54'
Information: The register 'DW_ACT_SOFTMAX_inst/exp_out_reg_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'DW_ACT_SOFTMAX_inst/exp_out_reg_1_reg[31]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:12:17 4709334.2      2.52    1293.6     184.5                           684724544.0000      0.00  
    0:12:26 4677962.9      3.40    1667.5     313.4                           680340736.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:12:31 4718478.4      3.41    1530.1     163.0                           690248384.0000      0.00  
    0:12:38 4717743.3      3.63    1549.4     163.0                           690160384.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'CNN_DP_OP_106J1_152_3223_1'
  Mapping 'CNN_DP_OP_107J1_153_9769_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:13:22 2298702.1      5.10     828.0     214.0                           219597024.0000      0.00  
    0:13:36 2327146.1      1.35     404.1     214.0                           224870448.0000      0.00  
    0:13:36 2327146.1      1.35     404.1     214.0                           224870448.0000      0.00  
    0:13:37 2325958.6      1.35     399.5     214.0                           224805216.0000      0.00  
    0:14:08 2306974.9      1.58     396.6     214.0                           223042896.0000      0.00  
    0:14:21 2290389.4      1.88     422.2     302.5                           221517856.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:15:09 2290356.2      1.88     415.2     300.6                           221384512.0000      0.00  
    0:15:12 2289557.8      1.88     413.9     300.6                           220886512.0000      0.00  
    0:15:13 2289358.2      1.88     411.6     299.0                           220610864.0000      0.00  
    0:15:15 2282166.6      1.87     407.8     297.9                           219216832.0000      0.00  
    0:15:17 2273318.3      1.81     407.9     297.9                           217709296.0000      0.00  
    0:15:21 2263854.7      1.81     416.5     289.8                           216360896.0000      0.00  
    0:15:23 2260744.6      1.81     416.5     286.7                           215959424.0000      0.00  
    0:15:25 2257491.3      1.81     416.7     276.9                           215584912.0000      0.00  
    0:15:25 2257218.6      1.81     416.7     271.9                           215541200.0000      0.00  
    0:15:27 2258296.3      1.41     366.5     271.9                           215783248.0000      0.00  
    0:15:27 2258296.3      1.41     366.5     271.9                           215783248.0000      0.00  
    0:15:48 2248949.1      1.40     328.7     229.1                           201770224.0000      0.00  
    0:15:48 2248949.1      1.40     328.7     229.1                           201770224.0000      0.00  
    0:16:10 2316012.7      1.11     308.6     235.2                           213422480.0000      0.00  
    0:16:10 2316012.7      1.11     308.6     235.2                           213422480.0000      0.00  
    0:16:14 2322988.1      0.92     239.6     235.2                           214812976.0000      0.00  
    0:16:14 2322988.1      0.92     239.6     235.2                           214812976.0000      0.00  
    0:16:34 2379809.7      0.96     222.8     262.9                           224613728.0000      0.00  
    0:16:34 2379809.7      0.96     222.8     262.9                           224613728.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:17:01 2415412.2      0.00       0.0     239.9                           231453264.0000      0.00  
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:17:04 2415914.5      0.00       0.0       0.0                           231432352.0000      0.00  
    0:17:04 2415914.5      0.00       0.0       0.0                           231432352.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:17:04 2415914.5      0.00       0.0       0.0                           231432352.0000      0.00  
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:17:43 2351738.2      0.33     153.6       0.0                           213367184.0000      0.00  
    0:18:01 2380771.0      0.34     142.4       5.9                           218327728.0000      0.00  
    0:18:01 2380771.0      0.34     142.4       5.9                           218327728.0000      0.00  
    0:18:14 2329521.2      0.31      83.4       2.6                           208375424.0000      0.00  
    0:18:15 2329521.2      0.31      83.4       2.6                           208375424.0000      0.00  
    0:18:31 2359705.0      0.31      79.3      44.3                           213506592.0000      0.00  
    0:18:31 2359705.0      0.31      79.3      44.3                           213506592.0000      0.00  
    0:18:31 2360220.5      0.25      70.6      44.3                           213616784.0000      0.00  
    0:18:31 2360220.5      0.25      70.6      44.3                           213616784.0000      0.00  
    0:18:50 2394040.1      0.23      38.6      54.9                           219650368.0000      0.00  
    0:18:50 2394040.1      0.23      38.6      54.9                           219650368.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  
    0:18:55 2397027.2      0.00       0.0      54.9                           220297840.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:19:01 2396987.2      0.00       0.0      54.9                           220293296.0000      0.00  
    0:19:19 2310833.5      0.00       0.0      12.6                           205884048.0000      0.00  
    0:19:19 2310833.5      0.00       0.0      12.6                           205884048.0000      0.00  
    0:19:19 2310833.5      0.00       0.0      12.6                           205884048.0000      0.00  
    0:19:29 2284554.9      0.00       0.0      11.3                           200348288.0000      0.00  
    0:19:30 2283686.7      0.00       0.0      11.3                           200257136.0000      0.00  
    0:19:33 2281597.8      0.00       0.0      11.3                           199997760.0000      0.00  
    0:19:36 2279562.0      0.00       0.0      11.3                           199782752.0000      0.00  
    0:19:38 2278956.6      0.00       0.0      11.3                           199708848.0000      0.00  
    0:19:42 2278377.8      0.00       0.0      11.3                           199186832.0000      0.00  
    0:19:45 2278500.9      0.00       0.0      11.3                           198686768.0000      0.00  
    0:19:48 2278697.1      0.00       0.0       0.0                           198455136.0000      0.00  
    0:19:48 2278697.1      0.00       0.0       0.0                           198455136.0000      0.00  
    0:19:48 2278697.1      0.00       0.0       0.0                           198455136.0000      0.00  
    0:19:48 2278697.1      0.00       0.0       0.0                           198455136.0000      0.00  
    0:19:48 2278697.1      0.00       0.0       0.0                           198455136.0000      0.00  
    0:19:48 2278697.1      0.00       0.0       0.0                           198455136.0000      0.00  
    0:20:07 2255455.6      0.00       0.0       0.0                           194906352.0000      0.00  
Loading db file '/RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CNN' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 5745 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#uniquify
#compile
#======================================================
#  (F) Output Reports 
#======================================================
report_design  >  Report/$DESIGN\.design
report_resource >  Report/$DESIGN\.resource
report_timing -max_paths 3 >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_power > Report/$DESIGN\.power
report_clock > Report/$DESIGN\.clock
report_port >  Report/$DESIGN\.port
report_power >  Report/$DESIGN\.power
#report_reference > Report/$DESIGN\.reference
#======================================================
#  (G) Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  (H) Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab055/Lab04/Exercise/02_SYN/Netlist/CNN_SYN.v'.
1
write -format ddc     -hierarchy -output $DESIGN\_SYN.ddc
Writing ddc file 'CNN_SYN.ddc'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab055/Lab04/Exercise/02_SYN/Netlist/CNN_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  (I) Finish and Quit
#======================================================
report_area -designware -hierarchy
 
****************************************
Report : area
Design : CNN
Version: T-2022.03
Date   : Fri Jan 10 13:35:39 2025
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db)

Number of ports:                          165
Number of nets:                        111763
Number of cells:                       107178
Number of combinational cells:         101433
Number of sequential cells:              5745
Number of macros/black boxes:               0
Number of buf/inv:                      17316
Number of references:                     182

Combinational area:            1900146.155742
Buf/Inv area:                   182296.705106
Noncombinational area:          355309.419899
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               2255455.575641
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area                Local cell area
                                  ---------------------  --------------------------------- 
Hierarchical cell                 Absolute      Percent  Combi-        Noncombi-    Black-
                                  Total         Total    national      national     boxes   Design
--------------------------------  ------------  -------  ------------  -----------  ------  ---------
CNN                               2255455.5756    100.0  1900146.1557  355309.4199  0.0000  CNN
--------------------------------  ------------  -------  ------------  -----------  ------  ---------
Total                                                    1900146.1557  355309.4199  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                           Estimated  Perc. of
  Module                Implem.  Count          Area cell area
  --------------------- -------  ----- ------------- ---------
  DP_OP_5350J1_178_1243     str      1      133.1643      0.0%
  DW01_add              apparch      2      322.6608      0.0%
  DW01_dec              apparch      1      199.5840      0.0%
  DW01_inc              apparch      4      619.3757      0.0%
  DW01_sub              apparch      3      435.7584      0.0%
  DW_cmp                apparch      1        5.9875      0.0%
  DW_fp_add                 rtl     19   305962.3633     13.6%
  DW_fp_cmp                 rtl      8    29272.3750      1.3%
  DW_fp_exp                 rtl      1   122739.4609      5.4%
  DW_fp_mult                rtl     17   591590.3807     26.2%
  DW_fp_recip               rtl      1    48159.8789      2.1%
  DW_fp_sub                 rtl      1    14000.8223      0.6%
  --------------------- -------  ----- ------------- ---------
  DP_OP Subtotal:                    1      133.1643      0.0%
  Total:                            59  1113441.8118     49.4%

Subtotal of datapath(DP_OP) cell area:  133.1643  0.0%  (estimated)
Total synthetic cell area:              1113441.8118  49.4%  (estimated)

1
report_timing 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CNN
Version: T-2022.03
Date   : Fri Jan 10 13:35:40 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: PE_inst_3_psum_2_reg_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PE_inst_3_psum_temp_reg_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PE_inst_3_psum_2_reg_reg_27_/CK (DFFHQX4)               0.00 #     0.00 r
  PE_inst_3_psum_2_reg_reg_27_/Q (DFFHQX4)                0.29       0.29 r
  U33529/Y (INVX2)                                        0.07       0.36 f
  U33526/Y (NOR2X2)                                       0.17       0.53 r
  U73167/Y (NOR2X1)                                       0.10       0.63 f
  U37236/Y (INVXL)                                        0.09       0.71 r
  U43012/Y (AOI21XL)                                      0.07       0.78 f
  U73195/Y (OAI21XL)                                      0.19       0.97 r
  U49358/Y (OAI211X1)                                     0.17       1.14 f
  U73198/Y (AOI2BB1X2)                                    0.18       1.32 r
  U71608/Y (NAND2X4)                                      0.09       1.41 f
  U73239/Y (INVX4)                                        0.13       1.55 r
  U73240/Y (INVX8)                                        0.10       1.65 f
  U73241/Y (MXI2X1)                                       0.20       1.86 f
  U69919/Y (MXI2X1)                                       0.18       2.04 r
  U33353/Y (OAI2BB1XL)                                    0.27       2.31 r
  U36901/Y (NAND2XL)                                      0.12       2.43 f
  U75773/Y (NOR2X1)                                       0.22       2.66 r
  U80462/Y (NAND2X1)                                      0.16       2.82 f
  U33612/Y (XOR2XL)                                       0.38       3.20 r
  U80463/Y (NOR2X1)                                       0.11       3.31 f
  U80487/Y (INVX1)                                        0.14       3.44 r
  U80493/Y (NAND2X1)                                      0.12       3.56 f
  U80497/Y (NOR2X1)                                       0.15       3.71 r
  U80498/Y (INVX2)                                        0.07       3.78 f
  U32882/Y (NOR2X1)                                       0.20       3.98 r
  U50734/Y (NAND2X1)                                      0.11       4.09 f
  U41742/Y (INVXL)                                        0.10       4.18 r
  U49150/Y (OAI2BB1X2)                                    0.22       4.40 r
  U50542/Y (XOR2X4)                                       0.53       4.93 r
  U38733/Y (NAND2X2)                                      0.13       5.07 f
  U50541/Y (NOR2X4)                                       0.40       5.46 r
  U38687/Y (INVX4)                                        0.13       5.60 f
  U80527/Y (OAI22XL)                                      0.16       5.76 r
  U80528/Y (NAND2XL)                                      0.10       5.86 f
  U80529/Y (OAI211X1)                                     0.20       6.06 r
  U50969/Y (NAND2X2)                                      0.12       6.19 f
  U45761/Y (NAND3X1)                                      0.18       6.36 r
  U41169/Y (NAND3X2)                                      0.15       6.52 f
  U50416/Y (NAND2X4)                                      0.17       6.68 r
  U50498/Y (OAI21X4)                                      0.11       6.80 f
  U50460/Y (XOR2X4)                                       0.20       6.99 f
  U38253/Y (NAND3X2)                                      0.12       7.12 r
  U50458/Y (NAND2X4)                                      0.14       7.26 f
  U51671/Y (AOI2BB2X1)                                    0.34       7.60 f
  U38135/Y (OAI2BB2XL)                                    0.21       7.82 r
  U44798/Y (OAI2BB1XL)                                    0.09       7.91 f
  U80827/Y (OAI211XL)                                     0.11       8.02 r
  U68960/Y (OAI2BB1X2)                                    0.20       8.22 r
  U31996/Y (OAI2BB1X2)                                    0.21       8.42 r
  U51677/Y (NAND2X4)                                      0.08       8.50 f
  U50504/Y (NAND2X4)                                      0.08       8.58 r
  U50503/Y (NAND2X4)                                      0.11       8.68 f
  U49505/Y (BUFX4)                                        0.19       8.88 f
  U50545/Y (MXI2X2)                                       0.16       9.04 r
  U44284/Y (INVX2)                                        0.07       9.11 f
  U44201/Y (NAND2X2)                                      0.10       9.21 r
  U50536/Y (OAI21X2)                                      0.10       9.30 f
  U40197/Y (NAND2XL)                                      0.11       9.41 r
  U40181/Y (OAI21X1)                                      0.13       9.54 f
  U44016/Y (OR2X2)                                        0.24       9.78 f
  U43957/Y (NAND2BX2)                                     0.10       9.88 r
  U40084/Y (INVX2)                                        0.04       9.92 f
  U40057/Y (NAND2X1)                                      0.13      10.05 r
  U40027/Y (INVXL)                                        0.08      10.13 f
  U49454/Y (AOI2BB1X2)                                    0.29      10.42 f
  U51513/Y (NOR2X4)                                       0.12      10.54 r
  U34037/Y (NOR2X2)                                       0.09      10.63 f
  U50528/Y (NOR2BX4)                                      0.13      10.77 r
  U50475/Y (NAND2X4)                                      0.08      10.85 f
  U39945/Y (NAND3X2)                                      0.12      10.97 r
  U50490/Y (NAND2X4)                                      0.11      11.08 f
  U49291/Y (AOI21X1)                                      0.21      11.29 r
  U81111/Y (XOR2X2)                                       0.30      11.59 f
  U31020/Y (NAND2X1)                                      0.12      11.71 r
  U39862/Y (NAND2X1)                                      0.11      11.81 f
  U37449/Y (OAI21X2)                                      0.17      11.99 r
  U37435/Y (INVX2)                                        0.06      12.05 f
  U37421/Y (NAND2X2)                                      0.11      12.16 r
  U49340/Y (NAND2X4)                                      0.09      12.25 f
  U39761/Y (INVX2)                                        0.10      12.36 r
  U50493/Y (NAND2X4)                                      0.09      12.44 f
  U43412/Y (NAND3X2)                                      0.14      12.58 r
  U50461/Y (NAND2X4)                                      0.14      12.72 f
  U49656/Y (INVX4)                                        0.15      