-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity DNN is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of DNN is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "DNN_DNN,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=30.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=21.295000,HLS_SYN_LAT=753,HLS_SYN_TPT=none,HLS_SYN_MEM=40,HLS_SYN_DSP=0,HLS_SYN_FF=16687,HLS_SYN_LUT=20667,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (49 downto 0) := "00000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (49 downto 0) := "00000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (49 downto 0) := "00000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (49 downto 0) := "00000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (49 downto 0) := "00000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (49 downto 0) := "00000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (49 downto 0) := "00000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (49 downto 0) := "00001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (49 downto 0) := "00010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (49 downto 0) := "00100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (49 downto 0) := "01000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (49 downto 0) := "10000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (49 downto 0) := "00000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal flatten_output_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_reg_1039 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal flatten_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_1_reg_1044 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_2_reg_1059 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal flatten_output_load_3_reg_1064 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_4_reg_1079 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal flatten_output_load_5_reg_1084 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_6_reg_1099 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal flatten_output_load_7_reg_1104 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_8_reg_1119 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal flatten_output_load_9_reg_1124 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_10_reg_1139 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal flatten_output_load_11_reg_1144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal flatten_output_load_12_reg_1164 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_13_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_load_14_reg_1184 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal flatten_output_load_15_reg_1189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal fc1_output_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_reg_1199 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal fc1_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_1_reg_1204 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_2_reg_1219 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal fc1_output_load_3_reg_1224 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_4_reg_1239 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal fc1_output_load_5_reg_1244 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_6_reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal fc1_output_load_7_reg_1264 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_8_reg_1279 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal fc1_output_load_9_reg_1284 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_10_reg_1299 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal fc1_output_load_11_reg_1304 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal fc1_output_load_12_reg_1324 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_13_reg_1329 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_load_14_reg_1344 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal fc1_output_load_15_reg_1349 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal fc2_output_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc2_output_load_reg_1359 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal fc2_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc2_output_load_1_reg_1364 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc2_output_load_2_reg_1379 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal fc2_output_load_3_reg_1384 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc2_output_load_4_reg_1399 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal fc2_output_load_5_reg_1404 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc2_output_load_6_reg_1419 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal fc2_output_load_7_reg_1424 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc2_output_load_8_reg_1439 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal fc2_output_load_9_reg_1444 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc2_output_load_10_reg_1459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal fc2_output_load_11_reg_1464 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal temp_input_ce0 : STD_LOGIC;
    signal temp_input_we0 : STD_LOGIC;
    signal temp_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_ce1 : STD_LOGIC;
    signal temp_input_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_ce2 : STD_LOGIC;
    signal temp_input_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_ce3 : STD_LOGIC;
    signal temp_input_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_ce4 : STD_LOGIC;
    signal temp_input_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_ce5 : STD_LOGIC;
    signal temp_input_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_ce6 : STD_LOGIC;
    signal temp_input_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_ce7 : STD_LOGIC;
    signal temp_input_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_input_ce8 : STD_LOGIC;
    signal temp_input_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv1_output_ce0 : STD_LOGIC;
    signal conv1_output_we0 : STD_LOGIC;
    signal conv1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_output_ce1 : STD_LOGIC;
    signal conv1_output_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_output_ce2 : STD_LOGIC;
    signal conv1_output_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_output_ce3 : STD_LOGIC;
    signal conv1_output_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_output_ce4 : STD_LOGIC;
    signal conv1_output_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_output_ce5 : STD_LOGIC;
    signal conv1_output_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_output_ce6 : STD_LOGIC;
    signal conv1_output_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pool1_output_ce0 : STD_LOGIC;
    signal pool1_output_we0 : STD_LOGIC;
    signal pool1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_ce1 : STD_LOGIC;
    signal pool1_output_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_ce2 : STD_LOGIC;
    signal pool1_output_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_ce3 : STD_LOGIC;
    signal pool1_output_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_ce4 : STD_LOGIC;
    signal pool1_output_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_ce5 : STD_LOGIC;
    signal pool1_output_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_ce6 : STD_LOGIC;
    signal pool1_output_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_ce7 : STD_LOGIC;
    signal pool1_output_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool1_output_ce8 : STD_LOGIC;
    signal pool1_output_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv2_output_ce0 : STD_LOGIC;
    signal conv2_output_we0 : STD_LOGIC;
    signal conv2_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_output_ce1 : STD_LOGIC;
    signal conv2_output_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_output_ce2 : STD_LOGIC;
    signal conv2_output_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_output_ce3 : STD_LOGIC;
    signal conv2_output_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_output_ce4 : STD_LOGIC;
    signal conv2_output_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_output_ce5 : STD_LOGIC;
    signal conv2_output_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_output_ce6 : STD_LOGIC;
    signal conv2_output_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool2_output_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal pool2_output_0_0_ce0 : STD_LOGIC;
    signal pool2_output_0_0_we0 : STD_LOGIC;
    signal pool2_output_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool2_output_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal flatten_output_ce0 : STD_LOGIC;
    signal flatten_output_we0 : STD_LOGIC;
    signal flatten_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal flatten_output_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal flatten_output_ce1 : STD_LOGIC;
    signal fc1_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fc1_output_ce0 : STD_LOGIC;
    signal fc1_output_we0 : STD_LOGIC;
    signal fc1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc1_output_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal fc1_output_ce1 : STD_LOGIC;
    signal fc2_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fc2_output_ce0 : STD_LOGIC;
    signal fc2_output_we0 : STD_LOGIC;
    signal fc2_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fc2_output_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal fc2_output_ce1 : STD_LOGIC;
    signal temp_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal temp_output_ce0 : STD_LOGIC;
    signal temp_output_we0 : STD_LOGIC;
    signal temp_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_ce0 : STD_LOGIC;
    signal output_we0 : STD_LOGIC;
    signal output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_1_fu_729_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_1_fu_729_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_1_fu_729_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_1_fu_729_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_1_fu_729_conv1_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_1_fu_729_conv1_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_1_fu_729_conv1_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_1_fu_729_conv1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_2_fu_735_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_2_fu_735_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_2_fu_735_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_2_fu_735_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_2_fu_735_pool1_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_2_fu_735_pool1_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_2_fu_735_pool1_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_2_fu_735_pool1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_3_fu_741_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_3_fu_741_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_3_fu_741_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_3_fu_741_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_3_fu_741_conv2_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_3_fu_741_conv2_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_3_fu_741_conv2_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_3_fu_741_conv2_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_4_fu_747_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_4_fu_747_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_4_fu_747_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_4_fu_747_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_4_fu_747_flatten_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_4_fu_747_flatten_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_4_fu_747_flatten_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_4_fu_747_flatten_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_5_fu_753_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_5_fu_753_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_5_fu_753_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_5_fu_753_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_5_fu_753_fc1_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_5_fu_753_fc1_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_5_fu_753_fc1_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_5_fu_753_fc1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_6_fu_759_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_6_fu_759_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_6_fu_759_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_6_fu_759_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_6_fu_759_fc2_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_6_fu_759_fc2_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_6_fu_759_fc2_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_6_fu_759_fc2_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_7_fu_765_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_7_fu_765_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_7_fu_765_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_7_fu_765_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_7_fu_765_temp_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_7_fu_765_temp_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_7_fu_765_temp_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_7_fu_765_temp_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_8_fu_771_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_8_fu_771_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_8_fu_771_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_8_fu_771_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_8_fu_771_output_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_8_fu_771_output_r_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_8_fu_771_output_r_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_8_fu_771_output_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_9_fu_777_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_9_fu_777_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_9_fu_777_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_9_fu_777_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_9_fu_777_temp_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_9_fu_777_temp_input_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_9_fu_777_temp_input_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_9_fu_777_temp_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_input_r_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_input_r_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce1 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce2 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address3 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce3 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address4 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce4 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address5 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce5 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address6 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce6 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address7 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce7 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address8 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce8 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce1 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce2 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce3 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce4 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce5 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce6 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce1 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce2 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce3 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce4 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce5 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce6 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce7 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce8 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce1 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce2 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce3 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce4 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce5 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce6 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_pool2_output_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_pool2_output_0_0_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_temp_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_temp_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_s_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_s_out_ap_vld : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_temp_output_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_temp_output_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_we0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_done : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_idle : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_ready : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_output_r_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_output_r_ce0 : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_max_idx_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_max_idx_out_ap_vld : STD_LOGIC;
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_ce : STD_LOGIC;
    signal grp_DNN_Pipeline_1_fu_729_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_DNN_Pipeline_2_fu_735_ap_start_reg : STD_LOGIC := '0';
    signal grp_DNN_Pipeline_3_fu_741_ap_start_reg : STD_LOGIC := '0';
    signal grp_DNN_Pipeline_4_fu_747_ap_start_reg : STD_LOGIC := '0';
    signal grp_DNN_Pipeline_5_fu_753_ap_start_reg : STD_LOGIC := '0';
    signal grp_DNN_Pipeline_6_fu_759_ap_start_reg : STD_LOGIC := '0';
    signal grp_DNN_Pipeline_7_fu_765_ap_start_reg : STD_LOGIC := '0';
    signal grp_DNN_Pipeline_8_fu_771_ap_start_reg : STD_LOGIC := '0';
    signal grp_DNN_Pipeline_9_fu_777_ap_start_reg : STD_LOGIC := '0';
    signal grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal grp_fu_1472_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1472_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1472_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1472_ce : STD_LOGIC;
    signal grp_fu_1476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1476_ce : STD_LOGIC;
    signal grp_fu_1480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1480_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1480_ce : STD_LOGIC;
    signal grp_fu_1484_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1484_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1484_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1484_ce : STD_LOGIC;
    signal grp_fu_1488_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1488_ce : STD_LOGIC;
    signal grp_fu_1492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1492_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1492_ce : STD_LOGIC;
    signal grp_fu_1496_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1496_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1496_ce : STD_LOGIC;
    signal grp_fu_1500_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1500_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1500_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1500_ce : STD_LOGIC;
    signal grp_fu_1504_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1504_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1504_ce : STD_LOGIC;
    signal grp_fu_1508_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1508_ce : STD_LOGIC;
    signal grp_fu_1512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1512_ce : STD_LOGIC;
    signal grp_fu_1516_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1516_ce : STD_LOGIC;
    signal grp_fu_1520_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1520_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1520_ce : STD_LOGIC;
    signal grp_fu_1524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1524_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1524_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1524_ce : STD_LOGIC;
    signal grp_fu_1528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1528_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1528_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1528_ce : STD_LOGIC;
    signal grp_fu_1532_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1532_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1532_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1532_ce : STD_LOGIC;
    signal grp_fu_1536_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1536_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1536_ce : STD_LOGIC;
    signal grp_fu_1540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1540_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1540_ce : STD_LOGIC;
    signal grp_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1544_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1544_ce : STD_LOGIC;
    signal grp_fu_1544_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1548_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1548_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1548_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1548_ce : STD_LOGIC;
    signal grp_fu_1548_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1552_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1552_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1552_ce : STD_LOGIC;
    signal grp_fu_1552_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1556_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1556_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1556_ce : STD_LOGIC;
    signal grp_fu_1560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1560_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1560_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1560_ce : STD_LOGIC;
    signal grp_fu_1564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1564_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1564_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1564_ce : STD_LOGIC;
    signal grp_fu_1568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1568_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1568_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1568_ce : STD_LOGIC;
    signal grp_fu_1572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1572_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1572_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1572_ce : STD_LOGIC;
    signal grp_fu_1576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1576_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1576_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1576_ce : STD_LOGIC;
    signal grp_fu_1580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1580_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1580_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1580_ce : STD_LOGIC;
    signal grp_fu_1584_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1584_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1584_ce : STD_LOGIC;
    signal grp_fu_1588_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1588_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1588_ce : STD_LOGIC;
    signal grp_fu_1592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1592_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1592_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1592_ce : STD_LOGIC;
    signal grp_fu_1596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1596_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1596_ce : STD_LOGIC;
    signal grp_fu_1600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1600_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1600_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1600_ce : STD_LOGIC;
    signal grp_fu_1604_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1604_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1604_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1604_ce : STD_LOGIC;
    signal grp_fu_1608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1608_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (49 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component DNN_DNN_Pipeline_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv1_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce0 : OUT STD_LOGIC;
        conv1_output_we0 : OUT STD_LOGIC;
        conv1_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pool1_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce0 : OUT STD_LOGIC;
        pool1_output_we0 : OUT STD_LOGIC;
        pool1_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce0 : OUT STD_LOGIC;
        conv2_output_we0 : OUT STD_LOGIC;
        conv2_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        flatten_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flatten_output_ce0 : OUT STD_LOGIC;
        flatten_output_we0 : OUT STD_LOGIC;
        flatten_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fc1_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fc1_output_ce0 : OUT STD_LOGIC;
        fc1_output_we0 : OUT STD_LOGIC;
        fc1_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fc2_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fc2_output_ce0 : OUT STD_LOGIC;
        fc2_output_we0 : OUT STD_LOGIC;
        fc2_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output_ce0 : OUT STD_LOGIC;
        temp_output_we0 : OUT STD_LOGIC;
        temp_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce0 : OUT STD_LOGIC;
        temp_input_we0 : OUT STD_LOGIC;
        temp_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce0 : OUT STD_LOGIC;
        temp_input_we0 : OUT STD_LOGIC;
        temp_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_r_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_input_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce0 : OUT STD_LOGIC;
        temp_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_input_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce1 : OUT STD_LOGIC;
        temp_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_input_address2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce2 : OUT STD_LOGIC;
        temp_input_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_input_address3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce3 : OUT STD_LOGIC;
        temp_input_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_input_address4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce4 : OUT STD_LOGIC;
        temp_input_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_input_address5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce5 : OUT STD_LOGIC;
        temp_input_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_input_address6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce6 : OUT STD_LOGIC;
        temp_input_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_input_address7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce7 : OUT STD_LOGIC;
        temp_input_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_input_address8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        temp_input_ce8 : OUT STD_LOGIC;
        temp_input_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce0 : OUT STD_LOGIC;
        conv1_output_we0 : OUT STD_LOGIC;
        conv1_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_ce : OUT STD_LOGIC;
        grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_ce : OUT STD_LOGIC;
        grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_ce : OUT STD_LOGIC;
        grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_ce : OUT STD_LOGIC;
        grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_ce : OUT STD_LOGIC;
        grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_ce : OUT STD_LOGIC;
        grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_ce : OUT STD_LOGIC;
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC;
        grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_ce : OUT STD_LOGIC;
        grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_ce : OUT STD_LOGIC;
        grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_ce : OUT STD_LOGIC;
        grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_ce : OUT STD_LOGIC;
        grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_ce : OUT STD_LOGIC;
        grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_ce : OUT STD_LOGIC;
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv1_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce0 : OUT STD_LOGIC;
        conv1_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce1 : OUT STD_LOGIC;
        conv1_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_output_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce2 : OUT STD_LOGIC;
        conv1_output_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_output_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce3 : OUT STD_LOGIC;
        conv1_output_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_output_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce4 : OUT STD_LOGIC;
        conv1_output_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_output_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce5 : OUT STD_LOGIC;
        conv1_output_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv1_output_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv1_output_ce6 : OUT STD_LOGIC;
        conv1_output_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce0 : OUT STD_LOGIC;
        pool1_output_we0 : OUT STD_LOGIC;
        pool1_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC;
        grp_fu_1548_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1548_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1548_p_ce : OUT STD_LOGIC;
        grp_fu_1552_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1552_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1552_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        pool1_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce0 : OUT STD_LOGIC;
        pool1_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce1 : OUT STD_LOGIC;
        pool1_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address2 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce2 : OUT STD_LOGIC;
        pool1_output_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address3 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce3 : OUT STD_LOGIC;
        pool1_output_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address4 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce4 : OUT STD_LOGIC;
        pool1_output_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address5 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce5 : OUT STD_LOGIC;
        pool1_output_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address6 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce6 : OUT STD_LOGIC;
        pool1_output_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address7 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce7 : OUT STD_LOGIC;
        pool1_output_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool1_output_address8 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool1_output_ce8 : OUT STD_LOGIC;
        pool1_output_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce0 : OUT STD_LOGIC;
        conv2_output_we0 : OUT STD_LOGIC;
        conv2_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_ce : OUT STD_LOGIC;
        grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_ce : OUT STD_LOGIC;
        grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_ce : OUT STD_LOGIC;
        grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_ce : OUT STD_LOGIC;
        grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_ce : OUT STD_LOGIC;
        grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_ce : OUT STD_LOGIC;
        grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_ce : OUT STD_LOGIC;
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC;
        grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_ce : OUT STD_LOGIC;
        grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_ce : OUT STD_LOGIC;
        grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_ce : OUT STD_LOGIC;
        grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_ce : OUT STD_LOGIC;
        grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_ce : OUT STD_LOGIC;
        grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_ce : OUT STD_LOGIC;
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_78_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce0 : OUT STD_LOGIC;
        conv2_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce1 : OUT STD_LOGIC;
        conv2_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_output_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce2 : OUT STD_LOGIC;
        conv2_output_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_output_address3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce3 : OUT STD_LOGIC;
        conv2_output_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_output_address4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce4 : OUT STD_LOGIC;
        conv2_output_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_output_address5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce5 : OUT STD_LOGIC;
        conv2_output_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_output_address6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        conv2_output_ce6 : OUT STD_LOGIC;
        conv2_output_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        pool2_output_0_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool2_output_0_0_ce0 : OUT STD_LOGIC;
        pool2_output_0_0_we0 : OUT STD_LOGIC;
        pool2_output_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC;
        grp_fu_1548_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1548_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1548_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1548_p_ce : OUT STD_LOGIC;
        grp_fu_1552_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1552_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1552_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1552_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_117_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        flatten_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        flatten_output_ce0 : OUT STD_LOGIC;
        flatten_output_we0 : OUT STD_LOGIC;
        flatten_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pool2_output_0_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        pool2_output_0_0_ce0 : OUT STD_LOGIC;
        pool2_output_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_126_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        flatten_output_load : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        flatten_output_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fc1_output_ce0 : OUT STD_LOGIC;
        fc1_output_we0 : OUT STD_LOGIC;
        fc1_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_ce : OUT STD_LOGIC;
        grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_ce : OUT STD_LOGIC;
        grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_ce : OUT STD_LOGIC;
        grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_ce : OUT STD_LOGIC;
        grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_ce : OUT STD_LOGIC;
        grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_ce : OUT STD_LOGIC;
        grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_ce : OUT STD_LOGIC;
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1556_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1556_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_ce : OUT STD_LOGIC;
        grp_fu_1560_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1560_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_ce : OUT STD_LOGIC;
        grp_fu_1564_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1564_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_ce : OUT STD_LOGIC;
        grp_fu_1568_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1568_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_ce : OUT STD_LOGIC;
        grp_fu_1572_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1572_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_ce : OUT STD_LOGIC;
        grp_fu_1576_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1576_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_ce : OUT STD_LOGIC;
        grp_fu_1580_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1580_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC;
        grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_ce : OUT STD_LOGIC;
        grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_ce : OUT STD_LOGIC;
        grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_ce : OUT STD_LOGIC;
        grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_ce : OUT STD_LOGIC;
        grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_ce : OUT STD_LOGIC;
        grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_ce : OUT STD_LOGIC;
        grp_fu_1584_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_ce : OUT STD_LOGIC;
        grp_fu_1588_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_ce : OUT STD_LOGIC;
        grp_fu_1592_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_ce : OUT STD_LOGIC;
        grp_fu_1596_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_ce : OUT STD_LOGIC;
        grp_fu_1600_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_ce : OUT STD_LOGIC;
        grp_fu_1604_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_ce : OUT STD_LOGIC;
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_135_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fc1_output_load : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc1_output_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fc2_output_ce0 : OUT STD_LOGIC;
        fc2_output_we0 : OUT STD_LOGIC;
        fc2_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_ce : OUT STD_LOGIC;
        grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_ce : OUT STD_LOGIC;
        grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_ce : OUT STD_LOGIC;
        grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_ce : OUT STD_LOGIC;
        grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_ce : OUT STD_LOGIC;
        grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_ce : OUT STD_LOGIC;
        grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_ce : OUT STD_LOGIC;
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1556_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1556_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_ce : OUT STD_LOGIC;
        grp_fu_1560_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1560_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_ce : OUT STD_LOGIC;
        grp_fu_1564_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1564_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_ce : OUT STD_LOGIC;
        grp_fu_1568_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1568_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1568_p_ce : OUT STD_LOGIC;
        grp_fu_1572_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1572_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1572_p_ce : OUT STD_LOGIC;
        grp_fu_1576_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1576_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1576_p_ce : OUT STD_LOGIC;
        grp_fu_1580_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1580_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1580_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC;
        grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_ce : OUT STD_LOGIC;
        grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_ce : OUT STD_LOGIC;
        grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_ce : OUT STD_LOGIC;
        grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_ce : OUT STD_LOGIC;
        grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_ce : OUT STD_LOGIC;
        grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_ce : OUT STD_LOGIC;
        grp_fu_1584_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_ce : OUT STD_LOGIC;
        grp_fu_1588_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_ce : OUT STD_LOGIC;
        grp_fu_1592_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_ce : OUT STD_LOGIC;
        grp_fu_1596_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1596_p_ce : OUT STD_LOGIC;
        grp_fu_1600_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1600_p_ce : OUT STD_LOGIC;
        grp_fu_1604_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1604_p_ce : OUT STD_LOGIC;
        grp_fu_1608_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1608_p_ce : OUT STD_LOGIC;
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_143_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fc2_output_load : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        fc2_output_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output_ce0 : OUT STD_LOGIC;
        temp_output_we0 : OUT STD_LOGIC;
        temp_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_ce : OUT STD_LOGIC;
        grp_fu_1476_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1476_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1476_p_ce : OUT STD_LOGIC;
        grp_fu_1480_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1480_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1480_p_ce : OUT STD_LOGIC;
        grp_fu_1484_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1484_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1484_p_ce : OUT STD_LOGIC;
        grp_fu_1488_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1488_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1488_p_ce : OUT STD_LOGIC;
        grp_fu_1492_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1492_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1492_p_ce : OUT STD_LOGIC;
        grp_fu_1496_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1496_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1496_p_ce : OUT STD_LOGIC;
        grp_fu_1500_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1500_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1500_p_ce : OUT STD_LOGIC;
        grp_fu_1504_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1504_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1504_p_ce : OUT STD_LOGIC;
        grp_fu_1556_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1556_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1556_p_ce : OUT STD_LOGIC;
        grp_fu_1560_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1560_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1560_p_ce : OUT STD_LOGIC;
        grp_fu_1564_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1564_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1564_p_ce : OUT STD_LOGIC;
        grp_fu_1508_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1508_p_ce : OUT STD_LOGIC;
        grp_fu_1512_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1512_p_ce : OUT STD_LOGIC;
        grp_fu_1516_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1516_p_ce : OUT STD_LOGIC;
        grp_fu_1520_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1520_p_ce : OUT STD_LOGIC;
        grp_fu_1524_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1524_p_ce : OUT STD_LOGIC;
        grp_fu_1528_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1528_p_ce : OUT STD_LOGIC;
        grp_fu_1532_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1532_p_ce : OUT STD_LOGIC;
        grp_fu_1536_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1536_p_ce : OUT STD_LOGIC;
        grp_fu_1540_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1540_p_ce : OUT STD_LOGIC;
        grp_fu_1584_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1584_p_ce : OUT STD_LOGIC;
        grp_fu_1588_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1588_p_ce : OUT STD_LOGIC;
        grp_fu_1592_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1592_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_150_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output_ce0 : OUT STD_LOGIC;
        temp_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1472_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1472_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1472_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_153_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        temp_output_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        temp_output_ce0 : OUT STD_LOGIC;
        temp_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        s_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        output_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_we0 : OUT STD_LOGIC;
        output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_DNN_Pipeline_VITIS_LOOP_158_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_r_ce0 : OUT STD_LOGIC;
        output_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_idx_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_idx_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1544_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1544_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_1544_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_1544_p_ce : OUT STD_LOGIC );
    end component;


    component DNN_fadd_32ns_32ns_32_3_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component DNN_temp_input IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_conv1_output IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_pool1_output IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_pool2_output_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_flatten_output IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_fc2_output IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component DNN_temp_output IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    temp_input_U : component DNN_temp_input
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_input_address0,
        ce0 => temp_input_ce0,
        we0 => temp_input_we0,
        d0 => temp_input_d0,
        q0 => temp_input_q0,
        address1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address1,
        ce1 => temp_input_ce1,
        q1 => temp_input_q1,
        address2 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address2,
        ce2 => temp_input_ce2,
        q2 => temp_input_q2,
        address3 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address3,
        ce3 => temp_input_ce3,
        q3 => temp_input_q3,
        address4 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address4,
        ce4 => temp_input_ce4,
        q4 => temp_input_q4,
        address5 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address5,
        ce5 => temp_input_ce5,
        q5 => temp_input_q5,
        address6 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address6,
        ce6 => temp_input_ce6,
        q6 => temp_input_q6,
        address7 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address7,
        ce7 => temp_input_ce7,
        q7 => temp_input_q7,
        address8 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address8,
        ce8 => temp_input_ce8,
        q8 => temp_input_q8);

    conv1_output_U : component DNN_conv1_output
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_output_address0,
        ce0 => conv1_output_ce0,
        we0 => conv1_output_we0,
        d0 => conv1_output_d0,
        q0 => conv1_output_q0,
        address1 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address1,
        ce1 => conv1_output_ce1,
        q1 => conv1_output_q1,
        address2 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address2,
        ce2 => conv1_output_ce2,
        q2 => conv1_output_q2,
        address3 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address3,
        ce3 => conv1_output_ce3,
        q3 => conv1_output_q3,
        address4 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address4,
        ce4 => conv1_output_ce4,
        q4 => conv1_output_q4,
        address5 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address5,
        ce5 => conv1_output_ce5,
        q5 => conv1_output_q5,
        address6 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address6,
        ce6 => conv1_output_ce6,
        q6 => conv1_output_q6);

    pool1_output_U : component DNN_pool1_output
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pool1_output_address0,
        ce0 => pool1_output_ce0,
        we0 => pool1_output_we0,
        d0 => pool1_output_d0,
        q0 => pool1_output_q0,
        address1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address1,
        ce1 => pool1_output_ce1,
        q1 => pool1_output_q1,
        address2 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address2,
        ce2 => pool1_output_ce2,
        q2 => pool1_output_q2,
        address3 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address3,
        ce3 => pool1_output_ce3,
        q3 => pool1_output_q3,
        address4 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address4,
        ce4 => pool1_output_ce4,
        q4 => pool1_output_q4,
        address5 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address5,
        ce5 => pool1_output_ce5,
        q5 => pool1_output_q5,
        address6 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address6,
        ce6 => pool1_output_ce6,
        q6 => pool1_output_q6,
        address7 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address7,
        ce7 => pool1_output_ce7,
        q7 => pool1_output_q7,
        address8 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address8,
        ce8 => pool1_output_ce8,
        q8 => pool1_output_q8);

    conv2_output_U : component DNN_conv1_output
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_output_address0,
        ce0 => conv2_output_ce0,
        we0 => conv2_output_we0,
        d0 => conv2_output_d0,
        q0 => conv2_output_q0,
        address1 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address1,
        ce1 => conv2_output_ce1,
        q1 => conv2_output_q1,
        address2 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address2,
        ce2 => conv2_output_ce2,
        q2 => conv2_output_q2,
        address3 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address3,
        ce3 => conv2_output_ce3,
        q3 => conv2_output_q3,
        address4 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address4,
        ce4 => conv2_output_ce4,
        q4 => conv2_output_q4,
        address5 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address5,
        ce5 => conv2_output_ce5,
        q5 => conv2_output_q5,
        address6 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address6,
        ce6 => conv2_output_ce6,
        q6 => conv2_output_q6);

    pool2_output_0_0_U : component DNN_pool2_output_0_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pool2_output_0_0_address0,
        ce0 => pool2_output_0_0_ce0,
        we0 => pool2_output_0_0_we0,
        d0 => pool2_output_0_0_d0,
        q0 => pool2_output_0_0_q0);

    flatten_output_U : component DNN_flatten_output
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flatten_output_address0,
        ce0 => flatten_output_ce0,
        we0 => flatten_output_we0,
        d0 => flatten_output_d0,
        q0 => flatten_output_q0,
        address1 => flatten_output_address1,
        ce1 => flatten_output_ce1,
        q1 => flatten_output_q1);

    fc1_output_U : component DNN_flatten_output
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fc1_output_address0,
        ce0 => fc1_output_ce0,
        we0 => fc1_output_we0,
        d0 => fc1_output_d0,
        q0 => fc1_output_q0,
        address1 => fc1_output_address1,
        ce1 => fc1_output_ce1,
        q1 => fc1_output_q1);

    fc2_output_U : component DNN_fc2_output
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fc2_output_address0,
        ce0 => fc2_output_ce0,
        we0 => fc2_output_we0,
        d0 => fc2_output_d0,
        q0 => fc2_output_q0,
        address1 => fc2_output_address1,
        ce1 => fc2_output_ce1,
        q1 => fc2_output_q1);

    temp_output_U : component DNN_temp_output
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_output_address0,
        ce0 => temp_output_ce0,
        we0 => temp_output_we0,
        d0 => temp_output_d0,
        q0 => temp_output_q0);

    output_U : component DNN_temp_output
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_address0,
        ce0 => output_ce0,
        we0 => output_we0,
        d0 => output_d0,
        q0 => output_q0);

    grp_DNN_Pipeline_1_fu_729 : component DNN_DNN_Pipeline_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_1_fu_729_ap_start,
        ap_done => grp_DNN_Pipeline_1_fu_729_ap_done,
        ap_idle => grp_DNN_Pipeline_1_fu_729_ap_idle,
        ap_ready => grp_DNN_Pipeline_1_fu_729_ap_ready,
        conv1_output_address0 => grp_DNN_Pipeline_1_fu_729_conv1_output_address0,
        conv1_output_ce0 => grp_DNN_Pipeline_1_fu_729_conv1_output_ce0,
        conv1_output_we0 => grp_DNN_Pipeline_1_fu_729_conv1_output_we0,
        conv1_output_d0 => grp_DNN_Pipeline_1_fu_729_conv1_output_d0);

    grp_DNN_Pipeline_2_fu_735 : component DNN_DNN_Pipeline_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_2_fu_735_ap_start,
        ap_done => grp_DNN_Pipeline_2_fu_735_ap_done,
        ap_idle => grp_DNN_Pipeline_2_fu_735_ap_idle,
        ap_ready => grp_DNN_Pipeline_2_fu_735_ap_ready,
        pool1_output_address0 => grp_DNN_Pipeline_2_fu_735_pool1_output_address0,
        pool1_output_ce0 => grp_DNN_Pipeline_2_fu_735_pool1_output_ce0,
        pool1_output_we0 => grp_DNN_Pipeline_2_fu_735_pool1_output_we0,
        pool1_output_d0 => grp_DNN_Pipeline_2_fu_735_pool1_output_d0);

    grp_DNN_Pipeline_3_fu_741 : component DNN_DNN_Pipeline_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_3_fu_741_ap_start,
        ap_done => grp_DNN_Pipeline_3_fu_741_ap_done,
        ap_idle => grp_DNN_Pipeline_3_fu_741_ap_idle,
        ap_ready => grp_DNN_Pipeline_3_fu_741_ap_ready,
        conv2_output_address0 => grp_DNN_Pipeline_3_fu_741_conv2_output_address0,
        conv2_output_ce0 => grp_DNN_Pipeline_3_fu_741_conv2_output_ce0,
        conv2_output_we0 => grp_DNN_Pipeline_3_fu_741_conv2_output_we0,
        conv2_output_d0 => grp_DNN_Pipeline_3_fu_741_conv2_output_d0);

    grp_DNN_Pipeline_4_fu_747 : component DNN_DNN_Pipeline_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_4_fu_747_ap_start,
        ap_done => grp_DNN_Pipeline_4_fu_747_ap_done,
        ap_idle => grp_DNN_Pipeline_4_fu_747_ap_idle,
        ap_ready => grp_DNN_Pipeline_4_fu_747_ap_ready,
        flatten_output_address0 => grp_DNN_Pipeline_4_fu_747_flatten_output_address0,
        flatten_output_ce0 => grp_DNN_Pipeline_4_fu_747_flatten_output_ce0,
        flatten_output_we0 => grp_DNN_Pipeline_4_fu_747_flatten_output_we0,
        flatten_output_d0 => grp_DNN_Pipeline_4_fu_747_flatten_output_d0);

    grp_DNN_Pipeline_5_fu_753 : component DNN_DNN_Pipeline_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_5_fu_753_ap_start,
        ap_done => grp_DNN_Pipeline_5_fu_753_ap_done,
        ap_idle => grp_DNN_Pipeline_5_fu_753_ap_idle,
        ap_ready => grp_DNN_Pipeline_5_fu_753_ap_ready,
        fc1_output_address0 => grp_DNN_Pipeline_5_fu_753_fc1_output_address0,
        fc1_output_ce0 => grp_DNN_Pipeline_5_fu_753_fc1_output_ce0,
        fc1_output_we0 => grp_DNN_Pipeline_5_fu_753_fc1_output_we0,
        fc1_output_d0 => grp_DNN_Pipeline_5_fu_753_fc1_output_d0);

    grp_DNN_Pipeline_6_fu_759 : component DNN_DNN_Pipeline_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_6_fu_759_ap_start,
        ap_done => grp_DNN_Pipeline_6_fu_759_ap_done,
        ap_idle => grp_DNN_Pipeline_6_fu_759_ap_idle,
        ap_ready => grp_DNN_Pipeline_6_fu_759_ap_ready,
        fc2_output_address0 => grp_DNN_Pipeline_6_fu_759_fc2_output_address0,
        fc2_output_ce0 => grp_DNN_Pipeline_6_fu_759_fc2_output_ce0,
        fc2_output_we0 => grp_DNN_Pipeline_6_fu_759_fc2_output_we0,
        fc2_output_d0 => grp_DNN_Pipeline_6_fu_759_fc2_output_d0);

    grp_DNN_Pipeline_7_fu_765 : component DNN_DNN_Pipeline_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_7_fu_765_ap_start,
        ap_done => grp_DNN_Pipeline_7_fu_765_ap_done,
        ap_idle => grp_DNN_Pipeline_7_fu_765_ap_idle,
        ap_ready => grp_DNN_Pipeline_7_fu_765_ap_ready,
        temp_output_address0 => grp_DNN_Pipeline_7_fu_765_temp_output_address0,
        temp_output_ce0 => grp_DNN_Pipeline_7_fu_765_temp_output_ce0,
        temp_output_we0 => grp_DNN_Pipeline_7_fu_765_temp_output_we0,
        temp_output_d0 => grp_DNN_Pipeline_7_fu_765_temp_output_d0);

    grp_DNN_Pipeline_8_fu_771 : component DNN_DNN_Pipeline_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_8_fu_771_ap_start,
        ap_done => grp_DNN_Pipeline_8_fu_771_ap_done,
        ap_idle => grp_DNN_Pipeline_8_fu_771_ap_idle,
        ap_ready => grp_DNN_Pipeline_8_fu_771_ap_ready,
        output_r_address0 => grp_DNN_Pipeline_8_fu_771_output_r_address0,
        output_r_ce0 => grp_DNN_Pipeline_8_fu_771_output_r_ce0,
        output_r_we0 => grp_DNN_Pipeline_8_fu_771_output_r_we0,
        output_r_d0 => grp_DNN_Pipeline_8_fu_771_output_r_d0);

    grp_DNN_Pipeline_9_fu_777 : component DNN_DNN_Pipeline_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_9_fu_777_ap_start,
        ap_done => grp_DNN_Pipeline_9_fu_777_ap_done,
        ap_idle => grp_DNN_Pipeline_9_fu_777_ap_idle,
        ap_ready => grp_DNN_Pipeline_9_fu_777_ap_ready,
        temp_input_address0 => grp_DNN_Pipeline_9_fu_777_temp_input_address0,
        temp_input_ce0 => grp_DNN_Pipeline_9_fu_777_temp_input_ce0,
        temp_input_we0 => grp_DNN_Pipeline_9_fu_777_temp_input_we0,
        temp_input_d0 => grp_DNN_Pipeline_9_fu_777_temp_input_d0);

    grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783 : component DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_ready,
        temp_input_address0 => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_address0,
        temp_input_ce0 => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_ce0,
        temp_input_we0 => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_we0,
        temp_input_d0 => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_d0,
        input_r_address0 => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_input_r_address0,
        input_r_ce0 => grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_input_r_ce0,
        input_r_q0 => input_r_q0);

    grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790 : component DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_ready,
        temp_input_address0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address0,
        temp_input_ce0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce0,
        temp_input_q0 => temp_input_q0,
        temp_input_address1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address1,
        temp_input_ce1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce1,
        temp_input_q1 => temp_input_q1,
        temp_input_address2 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address2,
        temp_input_ce2 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce2,
        temp_input_q2 => temp_input_q2,
        temp_input_address3 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address3,
        temp_input_ce3 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce3,
        temp_input_q3 => temp_input_q3,
        temp_input_address4 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address4,
        temp_input_ce4 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce4,
        temp_input_q4 => temp_input_q4,
        temp_input_address5 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address5,
        temp_input_ce5 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce5,
        temp_input_q5 => temp_input_q5,
        temp_input_address6 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address6,
        temp_input_ce6 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce6,
        temp_input_q6 => temp_input_q6,
        temp_input_address7 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address7,
        temp_input_ce7 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce7,
        temp_input_q7 => temp_input_q7,
        temp_input_address8 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address8,
        temp_input_ce8 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce8,
        temp_input_q8 => temp_input_q8,
        conv1_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_address0,
        conv1_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_ce0,
        conv1_output_we0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_we0,
        conv1_output_d0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_d0,
        grp_fu_1472_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_din0,
        grp_fu_1472_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0 => grp_fu_1472_p2,
        grp_fu_1472_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_ce,
        grp_fu_1476_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_din0,
        grp_fu_1476_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_din1,
        grp_fu_1476_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_opcode,
        grp_fu_1476_p_dout0 => grp_fu_1476_p2,
        grp_fu_1476_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_ce,
        grp_fu_1480_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_din0,
        grp_fu_1480_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_din1,
        grp_fu_1480_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_opcode,
        grp_fu_1480_p_dout0 => grp_fu_1480_p2,
        grp_fu_1480_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_ce,
        grp_fu_1484_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_din0,
        grp_fu_1484_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_din1,
        grp_fu_1484_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_opcode,
        grp_fu_1484_p_dout0 => grp_fu_1484_p2,
        grp_fu_1484_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_ce,
        grp_fu_1488_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_din0,
        grp_fu_1488_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_din1,
        grp_fu_1488_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_opcode,
        grp_fu_1488_p_dout0 => grp_fu_1488_p2,
        grp_fu_1488_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_ce,
        grp_fu_1492_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_din0,
        grp_fu_1492_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_din1,
        grp_fu_1492_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_opcode,
        grp_fu_1492_p_dout0 => grp_fu_1492_p2,
        grp_fu_1492_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_ce,
        grp_fu_1496_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_din0,
        grp_fu_1496_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_din1,
        grp_fu_1496_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_opcode,
        grp_fu_1496_p_dout0 => grp_fu_1496_p2,
        grp_fu_1496_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_ce,
        grp_fu_1500_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_ce,
        grp_fu_1508_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_ce,
        grp_fu_1520_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_din0,
        grp_fu_1520_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_din1,
        grp_fu_1520_p_dout0 => grp_fu_1520_p2,
        grp_fu_1520_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_ce,
        grp_fu_1524_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_din0,
        grp_fu_1524_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_din1,
        grp_fu_1524_p_dout0 => grp_fu_1524_p2,
        grp_fu_1524_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_ce,
        grp_fu_1528_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_din0,
        grp_fu_1528_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_din1,
        grp_fu_1528_p_dout0 => grp_fu_1528_p2,
        grp_fu_1528_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_ce,
        grp_fu_1532_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_din0,
        grp_fu_1532_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_din1,
        grp_fu_1532_p_dout0 => grp_fu_1532_p2,
        grp_fu_1532_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_ce,
        grp_fu_1536_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_din0,
        grp_fu_1536_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_din1,
        grp_fu_1536_p_dout0 => grp_fu_1536_p2,
        grp_fu_1536_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_ce,
        grp_fu_1540_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_din0,
        grp_fu_1540_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_din1,
        grp_fu_1540_p_dout0 => grp_fu_1540_p2,
        grp_fu_1540_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_ce,
        grp_fu_1544_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_ce);

    grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796 : component DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_ready,
        conv1_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address0,
        conv1_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce0,
        conv1_output_q0 => conv1_output_q0,
        conv1_output_address1 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address1,
        conv1_output_ce1 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce1,
        conv1_output_q1 => conv1_output_q1,
        conv1_output_address2 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address2,
        conv1_output_ce2 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce2,
        conv1_output_q2 => conv1_output_q2,
        conv1_output_address3 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address3,
        conv1_output_ce3 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce3,
        conv1_output_q3 => conv1_output_q3,
        conv1_output_address4 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address4,
        conv1_output_ce4 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce4,
        conv1_output_q4 => conv1_output_q4,
        conv1_output_address5 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address5,
        conv1_output_ce5 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce5,
        conv1_output_q5 => conv1_output_q5,
        conv1_output_address6 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address6,
        conv1_output_ce6 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce6,
        conv1_output_q6 => conv1_output_q6,
        pool1_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_address0,
        pool1_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_ce0,
        pool1_output_we0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_we0,
        pool1_output_d0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_d0,
        grp_fu_1544_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_ce,
        grp_fu_1548_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_din0,
        grp_fu_1548_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_din1,
        grp_fu_1548_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_opcode,
        grp_fu_1548_p_dout0 => grp_fu_1548_p2,
        grp_fu_1548_p_ce => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_ce,
        grp_fu_1552_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_din0,
        grp_fu_1552_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_din1,
        grp_fu_1552_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_opcode,
        grp_fu_1552_p_dout0 => grp_fu_1552_p2,
        grp_fu_1552_p_ce => grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_ce);

    grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802 : component DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_ready,
        pool1_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address0,
        pool1_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce0,
        pool1_output_q0 => pool1_output_q0,
        pool1_output_address1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address1,
        pool1_output_ce1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce1,
        pool1_output_q1 => pool1_output_q1,
        pool1_output_address2 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address2,
        pool1_output_ce2 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce2,
        pool1_output_q2 => pool1_output_q2,
        pool1_output_address3 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address3,
        pool1_output_ce3 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce3,
        pool1_output_q3 => pool1_output_q3,
        pool1_output_address4 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address4,
        pool1_output_ce4 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce4,
        pool1_output_q4 => pool1_output_q4,
        pool1_output_address5 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address5,
        pool1_output_ce5 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce5,
        pool1_output_q5 => pool1_output_q5,
        pool1_output_address6 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address6,
        pool1_output_ce6 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce6,
        pool1_output_q6 => pool1_output_q6,
        pool1_output_address7 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address7,
        pool1_output_ce7 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce7,
        pool1_output_q7 => pool1_output_q7,
        pool1_output_address8 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address8,
        pool1_output_ce8 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce8,
        pool1_output_q8 => pool1_output_q8,
        conv2_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_address0,
        conv2_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_ce0,
        conv2_output_we0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_we0,
        conv2_output_d0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_d0,
        grp_fu_1472_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_din0,
        grp_fu_1472_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0 => grp_fu_1472_p2,
        grp_fu_1472_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_ce,
        grp_fu_1476_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_din0,
        grp_fu_1476_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_din1,
        grp_fu_1476_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_opcode,
        grp_fu_1476_p_dout0 => grp_fu_1476_p2,
        grp_fu_1476_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_ce,
        grp_fu_1480_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_din0,
        grp_fu_1480_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_din1,
        grp_fu_1480_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_opcode,
        grp_fu_1480_p_dout0 => grp_fu_1480_p2,
        grp_fu_1480_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_ce,
        grp_fu_1484_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_din0,
        grp_fu_1484_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_din1,
        grp_fu_1484_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_opcode,
        grp_fu_1484_p_dout0 => grp_fu_1484_p2,
        grp_fu_1484_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_ce,
        grp_fu_1488_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_din0,
        grp_fu_1488_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_din1,
        grp_fu_1488_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_opcode,
        grp_fu_1488_p_dout0 => grp_fu_1488_p2,
        grp_fu_1488_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_ce,
        grp_fu_1492_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_din0,
        grp_fu_1492_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_din1,
        grp_fu_1492_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_opcode,
        grp_fu_1492_p_dout0 => grp_fu_1492_p2,
        grp_fu_1492_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_ce,
        grp_fu_1496_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_din0,
        grp_fu_1496_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_din1,
        grp_fu_1496_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_opcode,
        grp_fu_1496_p_dout0 => grp_fu_1496_p2,
        grp_fu_1496_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_ce,
        grp_fu_1500_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_ce,
        grp_fu_1508_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_ce,
        grp_fu_1520_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_din0,
        grp_fu_1520_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_din1,
        grp_fu_1520_p_dout0 => grp_fu_1520_p2,
        grp_fu_1520_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_ce,
        grp_fu_1524_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_din0,
        grp_fu_1524_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_din1,
        grp_fu_1524_p_dout0 => grp_fu_1524_p2,
        grp_fu_1524_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_ce,
        grp_fu_1528_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_din0,
        grp_fu_1528_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_din1,
        grp_fu_1528_p_dout0 => grp_fu_1528_p2,
        grp_fu_1528_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_ce,
        grp_fu_1532_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_din0,
        grp_fu_1532_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_din1,
        grp_fu_1532_p_dout0 => grp_fu_1532_p2,
        grp_fu_1532_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_ce,
        grp_fu_1536_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_din0,
        grp_fu_1536_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_din1,
        grp_fu_1536_p_dout0 => grp_fu_1536_p2,
        grp_fu_1536_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_ce,
        grp_fu_1540_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_din0,
        grp_fu_1540_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_din1,
        grp_fu_1540_p_dout0 => grp_fu_1540_p2,
        grp_fu_1540_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_ce,
        grp_fu_1544_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_ce);

    grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826 : component DNN_DNN_Pipeline_VITIS_LOOP_78_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_ready,
        conv2_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address0,
        conv2_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce0,
        conv2_output_q0 => conv2_output_q0,
        conv2_output_address1 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address1,
        conv2_output_ce1 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce1,
        conv2_output_q1 => conv2_output_q1,
        conv2_output_address2 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address2,
        conv2_output_ce2 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce2,
        conv2_output_q2 => conv2_output_q2,
        conv2_output_address3 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address3,
        conv2_output_ce3 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce3,
        conv2_output_q3 => conv2_output_q3,
        conv2_output_address4 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address4,
        conv2_output_ce4 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce4,
        conv2_output_q4 => conv2_output_q4,
        conv2_output_address5 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address5,
        conv2_output_ce5 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce5,
        conv2_output_q5 => conv2_output_q5,
        conv2_output_address6 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address6,
        conv2_output_ce6 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce6,
        conv2_output_q6 => conv2_output_q6,
        pool2_output_0_0_address0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_address0,
        pool2_output_0_0_ce0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_ce0,
        pool2_output_0_0_we0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_we0,
        pool2_output_0_0_d0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_d0,
        grp_fu_1544_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_ce,
        grp_fu_1548_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_din0,
        grp_fu_1548_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_din1,
        grp_fu_1548_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_opcode,
        grp_fu_1548_p_dout0 => grp_fu_1548_p2,
        grp_fu_1548_p_ce => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_ce,
        grp_fu_1552_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_din0,
        grp_fu_1552_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_din1,
        grp_fu_1552_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_opcode,
        grp_fu_1552_p_dout0 => grp_fu_1552_p2,
        grp_fu_1552_p_ce => grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_ce);

    grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832 : component DNN_DNN_Pipeline_VITIS_LOOP_117_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_ready,
        flatten_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_address0,
        flatten_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_ce0,
        flatten_output_we0 => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_we0,
        flatten_output_d0 => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_d0,
        pool2_output_0_0_address0 => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_pool2_output_0_0_address0,
        pool2_output_0_0_ce0 => grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_pool2_output_0_0_ce0,
        pool2_output_0_0_q0 => pool2_output_0_0_q0);

    grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838 : component DNN_DNN_Pipeline_VITIS_LOOP_126_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_ready,
        flatten_output_load => flatten_output_load_reg_1039,
        flatten_output_load_1 => flatten_output_load_1_reg_1044,
        flatten_output_load_2 => flatten_output_load_2_reg_1059,
        flatten_output_load_3 => flatten_output_load_3_reg_1064,
        flatten_output_load_4 => flatten_output_load_4_reg_1079,
        flatten_output_load_5 => flatten_output_load_5_reg_1084,
        flatten_output_load_6 => flatten_output_load_6_reg_1099,
        flatten_output_load_7 => flatten_output_load_7_reg_1104,
        flatten_output_load_8 => flatten_output_load_8_reg_1119,
        flatten_output_load_9 => flatten_output_load_9_reg_1124,
        flatten_output_load_10 => flatten_output_load_10_reg_1139,
        flatten_output_load_11 => flatten_output_load_11_reg_1144,
        flatten_output_load_12 => flatten_output_load_12_reg_1164,
        flatten_output_load_13 => flatten_output_load_13_reg_1169,
        flatten_output_load_14 => flatten_output_load_14_reg_1184,
        flatten_output_load_15 => flatten_output_load_15_reg_1189,
        fc1_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_address0,
        fc1_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_ce0,
        fc1_output_we0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_we0,
        fc1_output_d0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_d0,
        grp_fu_1472_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_din0,
        grp_fu_1472_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0 => grp_fu_1472_p2,
        grp_fu_1472_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_ce,
        grp_fu_1476_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_din0,
        grp_fu_1476_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_din1,
        grp_fu_1476_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_opcode,
        grp_fu_1476_p_dout0 => grp_fu_1476_p2,
        grp_fu_1476_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_ce,
        grp_fu_1480_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_din0,
        grp_fu_1480_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_din1,
        grp_fu_1480_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_opcode,
        grp_fu_1480_p_dout0 => grp_fu_1480_p2,
        grp_fu_1480_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_ce,
        grp_fu_1484_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_din0,
        grp_fu_1484_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_din1,
        grp_fu_1484_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_opcode,
        grp_fu_1484_p_dout0 => grp_fu_1484_p2,
        grp_fu_1484_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_ce,
        grp_fu_1488_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_din0,
        grp_fu_1488_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_din1,
        grp_fu_1488_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_opcode,
        grp_fu_1488_p_dout0 => grp_fu_1488_p2,
        grp_fu_1488_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_ce,
        grp_fu_1492_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_din0,
        grp_fu_1492_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_din1,
        grp_fu_1492_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_opcode,
        grp_fu_1492_p_dout0 => grp_fu_1492_p2,
        grp_fu_1492_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_ce,
        grp_fu_1496_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_din0,
        grp_fu_1496_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_din1,
        grp_fu_1496_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_opcode,
        grp_fu_1496_p_dout0 => grp_fu_1496_p2,
        grp_fu_1496_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_ce,
        grp_fu_1500_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_ce,
        grp_fu_1556_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_din0,
        grp_fu_1556_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_din1,
        grp_fu_1556_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_opcode,
        grp_fu_1556_p_dout0 => grp_fu_1556_p2,
        grp_fu_1556_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_ce,
        grp_fu_1560_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_din0,
        grp_fu_1560_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_din1,
        grp_fu_1560_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_opcode,
        grp_fu_1560_p_dout0 => grp_fu_1560_p2,
        grp_fu_1560_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_ce,
        grp_fu_1564_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_din0,
        grp_fu_1564_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_din1,
        grp_fu_1564_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_opcode,
        grp_fu_1564_p_dout0 => grp_fu_1564_p2,
        grp_fu_1564_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_ce,
        grp_fu_1568_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_din0,
        grp_fu_1568_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_din1,
        grp_fu_1568_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_opcode,
        grp_fu_1568_p_dout0 => grp_fu_1568_p2,
        grp_fu_1568_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_ce,
        grp_fu_1572_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_din0,
        grp_fu_1572_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_din1,
        grp_fu_1572_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_opcode,
        grp_fu_1572_p_dout0 => grp_fu_1572_p2,
        grp_fu_1572_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_ce,
        grp_fu_1576_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_din0,
        grp_fu_1576_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_din1,
        grp_fu_1576_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_opcode,
        grp_fu_1576_p_dout0 => grp_fu_1576_p2,
        grp_fu_1576_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_ce,
        grp_fu_1580_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_din0,
        grp_fu_1580_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_din1,
        grp_fu_1580_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_opcode,
        grp_fu_1580_p_dout0 => grp_fu_1580_p2,
        grp_fu_1580_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_ce,
        grp_fu_1508_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_ce,
        grp_fu_1520_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_din0,
        grp_fu_1520_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_din1,
        grp_fu_1520_p_dout0 => grp_fu_1520_p2,
        grp_fu_1520_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_ce,
        grp_fu_1524_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_din0,
        grp_fu_1524_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_din1,
        grp_fu_1524_p_dout0 => grp_fu_1524_p2,
        grp_fu_1524_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_ce,
        grp_fu_1528_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_din0,
        grp_fu_1528_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_din1,
        grp_fu_1528_p_dout0 => grp_fu_1528_p2,
        grp_fu_1528_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_ce,
        grp_fu_1532_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_din0,
        grp_fu_1532_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_din1,
        grp_fu_1532_p_dout0 => grp_fu_1532_p2,
        grp_fu_1532_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_ce,
        grp_fu_1536_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_din0,
        grp_fu_1536_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_din1,
        grp_fu_1536_p_dout0 => grp_fu_1536_p2,
        grp_fu_1536_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_ce,
        grp_fu_1540_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_din0,
        grp_fu_1540_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_din1,
        grp_fu_1540_p_dout0 => grp_fu_1540_p2,
        grp_fu_1540_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_ce,
        grp_fu_1584_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_din0,
        grp_fu_1584_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_din1,
        grp_fu_1584_p_dout0 => grp_fu_1584_p2,
        grp_fu_1584_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_ce,
        grp_fu_1588_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_din0,
        grp_fu_1588_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_din1,
        grp_fu_1588_p_dout0 => grp_fu_1588_p2,
        grp_fu_1588_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_ce,
        grp_fu_1592_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_din0,
        grp_fu_1592_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_din1,
        grp_fu_1592_p_dout0 => grp_fu_1592_p2,
        grp_fu_1592_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_ce,
        grp_fu_1596_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_din0,
        grp_fu_1596_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_din1,
        grp_fu_1596_p_dout0 => grp_fu_1596_p2,
        grp_fu_1596_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_ce,
        grp_fu_1600_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_din0,
        grp_fu_1600_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_din1,
        grp_fu_1600_p_dout0 => grp_fu_1600_p2,
        grp_fu_1600_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_ce,
        grp_fu_1604_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_din0,
        grp_fu_1604_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_din1,
        grp_fu_1604_p_dout0 => grp_fu_1604_p2,
        grp_fu_1604_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_ce,
        grp_fu_1608_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_din1,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_ce,
        grp_fu_1544_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_ce);

    grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893 : component DNN_DNN_Pipeline_VITIS_LOOP_135_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_ready,
        fc1_output_load => fc1_output_load_reg_1199,
        fc1_output_load_1 => fc1_output_load_1_reg_1204,
        fc1_output_load_2 => fc1_output_load_2_reg_1219,
        fc1_output_load_3 => fc1_output_load_3_reg_1224,
        fc1_output_load_4 => fc1_output_load_4_reg_1239,
        fc1_output_load_5 => fc1_output_load_5_reg_1244,
        fc1_output_load_6 => fc1_output_load_6_reg_1259,
        fc1_output_load_7 => fc1_output_load_7_reg_1264,
        fc1_output_load_8 => fc1_output_load_8_reg_1279,
        fc1_output_load_9 => fc1_output_load_9_reg_1284,
        fc1_output_load_10 => fc1_output_load_10_reg_1299,
        fc1_output_load_11 => fc1_output_load_11_reg_1304,
        fc1_output_load_12 => fc1_output_load_12_reg_1324,
        fc1_output_load_13 => fc1_output_load_13_reg_1329,
        fc1_output_load_14 => fc1_output_load_14_reg_1344,
        fc1_output_load_15 => fc1_output_load_15_reg_1349,
        fc2_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_address0,
        fc2_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_ce0,
        fc2_output_we0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_we0,
        fc2_output_d0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_d0,
        grp_fu_1472_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_din0,
        grp_fu_1472_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0 => grp_fu_1472_p2,
        grp_fu_1472_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_ce,
        grp_fu_1476_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din0,
        grp_fu_1476_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din1,
        grp_fu_1476_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_opcode,
        grp_fu_1476_p_dout0 => grp_fu_1476_p2,
        grp_fu_1476_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_ce,
        grp_fu_1480_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_din0,
        grp_fu_1480_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_din1,
        grp_fu_1480_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_opcode,
        grp_fu_1480_p_dout0 => grp_fu_1480_p2,
        grp_fu_1480_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_ce,
        grp_fu_1484_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_din0,
        grp_fu_1484_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_din1,
        grp_fu_1484_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_opcode,
        grp_fu_1484_p_dout0 => grp_fu_1484_p2,
        grp_fu_1484_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_ce,
        grp_fu_1488_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_din0,
        grp_fu_1488_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_din1,
        grp_fu_1488_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_opcode,
        grp_fu_1488_p_dout0 => grp_fu_1488_p2,
        grp_fu_1488_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_ce,
        grp_fu_1492_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_din0,
        grp_fu_1492_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_din1,
        grp_fu_1492_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_opcode,
        grp_fu_1492_p_dout0 => grp_fu_1492_p2,
        grp_fu_1492_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_ce,
        grp_fu_1496_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_din0,
        grp_fu_1496_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_din1,
        grp_fu_1496_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_opcode,
        grp_fu_1496_p_dout0 => grp_fu_1496_p2,
        grp_fu_1496_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_ce,
        grp_fu_1500_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_ce,
        grp_fu_1556_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_din0,
        grp_fu_1556_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_din1,
        grp_fu_1556_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_opcode,
        grp_fu_1556_p_dout0 => grp_fu_1556_p2,
        grp_fu_1556_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_ce,
        grp_fu_1560_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_din0,
        grp_fu_1560_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_din1,
        grp_fu_1560_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_opcode,
        grp_fu_1560_p_dout0 => grp_fu_1560_p2,
        grp_fu_1560_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_ce,
        grp_fu_1564_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_din0,
        grp_fu_1564_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_din1,
        grp_fu_1564_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_opcode,
        grp_fu_1564_p_dout0 => grp_fu_1564_p2,
        grp_fu_1564_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_ce,
        grp_fu_1568_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_din0,
        grp_fu_1568_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_din1,
        grp_fu_1568_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_opcode,
        grp_fu_1568_p_dout0 => grp_fu_1568_p2,
        grp_fu_1568_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_ce,
        grp_fu_1572_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_din0,
        grp_fu_1572_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_din1,
        grp_fu_1572_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_opcode,
        grp_fu_1572_p_dout0 => grp_fu_1572_p2,
        grp_fu_1572_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_ce,
        grp_fu_1576_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_din0,
        grp_fu_1576_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_din1,
        grp_fu_1576_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_opcode,
        grp_fu_1576_p_dout0 => grp_fu_1576_p2,
        grp_fu_1576_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_ce,
        grp_fu_1580_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_din0,
        grp_fu_1580_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_din1,
        grp_fu_1580_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_opcode,
        grp_fu_1580_p_dout0 => grp_fu_1580_p2,
        grp_fu_1580_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_ce,
        grp_fu_1508_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_ce,
        grp_fu_1520_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_din0,
        grp_fu_1520_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_din1,
        grp_fu_1520_p_dout0 => grp_fu_1520_p2,
        grp_fu_1520_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_ce,
        grp_fu_1524_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_din0,
        grp_fu_1524_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_din1,
        grp_fu_1524_p_dout0 => grp_fu_1524_p2,
        grp_fu_1524_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_ce,
        grp_fu_1528_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_din0,
        grp_fu_1528_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_din1,
        grp_fu_1528_p_dout0 => grp_fu_1528_p2,
        grp_fu_1528_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_ce,
        grp_fu_1532_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_din0,
        grp_fu_1532_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_din1,
        grp_fu_1532_p_dout0 => grp_fu_1532_p2,
        grp_fu_1532_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_ce,
        grp_fu_1536_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_din0,
        grp_fu_1536_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_din1,
        grp_fu_1536_p_dout0 => grp_fu_1536_p2,
        grp_fu_1536_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_ce,
        grp_fu_1540_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_din0,
        grp_fu_1540_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_din1,
        grp_fu_1540_p_dout0 => grp_fu_1540_p2,
        grp_fu_1540_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_ce,
        grp_fu_1584_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_din0,
        grp_fu_1584_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_din1,
        grp_fu_1584_p_dout0 => grp_fu_1584_p2,
        grp_fu_1584_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_ce,
        grp_fu_1588_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_din0,
        grp_fu_1588_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_din1,
        grp_fu_1588_p_dout0 => grp_fu_1588_p2,
        grp_fu_1588_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_ce,
        grp_fu_1592_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_din0,
        grp_fu_1592_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_din1,
        grp_fu_1592_p_dout0 => grp_fu_1592_p2,
        grp_fu_1592_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_ce,
        grp_fu_1596_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_din0,
        grp_fu_1596_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_din1,
        grp_fu_1596_p_dout0 => grp_fu_1596_p2,
        grp_fu_1596_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_ce,
        grp_fu_1600_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_din0,
        grp_fu_1600_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_din1,
        grp_fu_1600_p_dout0 => grp_fu_1600_p2,
        grp_fu_1600_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_ce,
        grp_fu_1604_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_din0,
        grp_fu_1604_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_din1,
        grp_fu_1604_p_dout0 => grp_fu_1604_p2,
        grp_fu_1604_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_ce,
        grp_fu_1608_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_din0,
        grp_fu_1608_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_din1,
        grp_fu_1608_p_dout0 => grp_fu_1608_p2,
        grp_fu_1608_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_ce,
        grp_fu_1544_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_ce);

    grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948 : component DNN_DNN_Pipeline_VITIS_LOOP_143_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_ready,
        fc2_output_load => fc2_output_load_reg_1359,
        fc2_output_load_1 => fc2_output_load_1_reg_1364,
        fc2_output_load_2 => fc2_output_load_2_reg_1379,
        fc2_output_load_3 => fc2_output_load_3_reg_1384,
        fc2_output_load_4 => fc2_output_load_4_reg_1399,
        fc2_output_load_5 => fc2_output_load_5_reg_1404,
        fc2_output_load_6 => fc2_output_load_6_reg_1419,
        fc2_output_load_7 => fc2_output_load_7_reg_1424,
        fc2_output_load_8 => fc2_output_load_8_reg_1439,
        fc2_output_load_9 => fc2_output_load_9_reg_1444,
        fc2_output_load_10 => fc2_output_load_10_reg_1459,
        fc2_output_load_11 => fc2_output_load_11_reg_1464,
        temp_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_address0,
        temp_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_ce0,
        temp_output_we0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_we0,
        temp_output_d0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_d0,
        grp_fu_1472_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din0,
        grp_fu_1472_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0 => grp_fu_1472_p2,
        grp_fu_1472_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_ce,
        grp_fu_1476_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_din0,
        grp_fu_1476_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_din1,
        grp_fu_1476_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_opcode,
        grp_fu_1476_p_dout0 => grp_fu_1476_p2,
        grp_fu_1476_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_ce,
        grp_fu_1480_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_din0,
        grp_fu_1480_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_din1,
        grp_fu_1480_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_opcode,
        grp_fu_1480_p_dout0 => grp_fu_1480_p2,
        grp_fu_1480_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_ce,
        grp_fu_1484_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_din0,
        grp_fu_1484_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_din1,
        grp_fu_1484_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_opcode,
        grp_fu_1484_p_dout0 => grp_fu_1484_p2,
        grp_fu_1484_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_ce,
        grp_fu_1488_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_din0,
        grp_fu_1488_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_din1,
        grp_fu_1488_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_opcode,
        grp_fu_1488_p_dout0 => grp_fu_1488_p2,
        grp_fu_1488_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_ce,
        grp_fu_1492_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_din0,
        grp_fu_1492_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_din1,
        grp_fu_1492_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_opcode,
        grp_fu_1492_p_dout0 => grp_fu_1492_p2,
        grp_fu_1492_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_ce,
        grp_fu_1496_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_din0,
        grp_fu_1496_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_din1,
        grp_fu_1496_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_opcode,
        grp_fu_1496_p_dout0 => grp_fu_1496_p2,
        grp_fu_1496_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_ce,
        grp_fu_1500_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_din0,
        grp_fu_1500_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_din1,
        grp_fu_1500_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_opcode,
        grp_fu_1500_p_dout0 => grp_fu_1500_p2,
        grp_fu_1500_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_ce,
        grp_fu_1504_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_din0,
        grp_fu_1504_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_din1,
        grp_fu_1504_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_opcode,
        grp_fu_1504_p_dout0 => grp_fu_1504_p2,
        grp_fu_1504_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_ce,
        grp_fu_1556_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_din0,
        grp_fu_1556_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_din1,
        grp_fu_1556_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_opcode,
        grp_fu_1556_p_dout0 => grp_fu_1556_p2,
        grp_fu_1556_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_ce,
        grp_fu_1560_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_din0,
        grp_fu_1560_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_din1,
        grp_fu_1560_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_opcode,
        grp_fu_1560_p_dout0 => grp_fu_1560_p2,
        grp_fu_1560_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_ce,
        grp_fu_1564_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_din0,
        grp_fu_1564_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_din1,
        grp_fu_1564_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_opcode,
        grp_fu_1564_p_dout0 => grp_fu_1564_p2,
        grp_fu_1564_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_ce,
        grp_fu_1508_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_din0,
        grp_fu_1508_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_din1,
        grp_fu_1508_p_dout0 => grp_fu_1508_p2,
        grp_fu_1508_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_ce,
        grp_fu_1512_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_din0,
        grp_fu_1512_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_din1,
        grp_fu_1512_p_dout0 => grp_fu_1512_p2,
        grp_fu_1512_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_ce,
        grp_fu_1516_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_din0,
        grp_fu_1516_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_din1,
        grp_fu_1516_p_dout0 => grp_fu_1516_p2,
        grp_fu_1516_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_ce,
        grp_fu_1520_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_din0,
        grp_fu_1520_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_din1,
        grp_fu_1520_p_dout0 => grp_fu_1520_p2,
        grp_fu_1520_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_ce,
        grp_fu_1524_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_din0,
        grp_fu_1524_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_din1,
        grp_fu_1524_p_dout0 => grp_fu_1524_p2,
        grp_fu_1524_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_ce,
        grp_fu_1528_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_din0,
        grp_fu_1528_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_din1,
        grp_fu_1528_p_dout0 => grp_fu_1528_p2,
        grp_fu_1528_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_ce,
        grp_fu_1532_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_din0,
        grp_fu_1532_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_din1,
        grp_fu_1532_p_dout0 => grp_fu_1532_p2,
        grp_fu_1532_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_ce,
        grp_fu_1536_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_din0,
        grp_fu_1536_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_din1,
        grp_fu_1536_p_dout0 => grp_fu_1536_p2,
        grp_fu_1536_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_ce,
        grp_fu_1540_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_din0,
        grp_fu_1540_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_din1,
        grp_fu_1540_p_dout0 => grp_fu_1540_p2,
        grp_fu_1540_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_ce,
        grp_fu_1584_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_din0,
        grp_fu_1584_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_din1,
        grp_fu_1584_p_dout0 => grp_fu_1584_p2,
        grp_fu_1584_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_ce,
        grp_fu_1588_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_din0,
        grp_fu_1588_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_din1,
        grp_fu_1588_p_dout0 => grp_fu_1588_p2,
        grp_fu_1588_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_ce,
        grp_fu_1592_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_din0,
        grp_fu_1592_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_din1,
        grp_fu_1592_p_dout0 => grp_fu_1592_p2,
        grp_fu_1592_p_ce => grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_ce);

    grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991 : component DNN_DNN_Pipeline_VITIS_LOOP_150_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_ready,
        temp_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_temp_output_address0,
        temp_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_temp_output_ce0,
        temp_output_q0 => temp_output_q0,
        s_out => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_s_out,
        s_out_ap_vld => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_s_out_ap_vld,
        grp_fu_1472_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_din0,
        grp_fu_1472_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_din1,
        grp_fu_1472_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_opcode,
        grp_fu_1472_p_dout0 => grp_fu_1472_p2,
        grp_fu_1472_p_ce => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_ce);

    grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997 : component DNN_DNN_Pipeline_VITIS_LOOP_153_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_ready,
        temp_output_address0 => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_temp_output_address0,
        temp_output_ce0 => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_temp_output_ce0,
        temp_output_q0 => temp_output_q0,
        s_reload => grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_s_out,
        output_r_address0 => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_address0,
        output_r_ce0 => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_ce0,
        output_r_we0 => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_we0,
        output_r_d0 => grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_d0);

    grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004 : component DNN_DNN_Pipeline_VITIS_LOOP_158_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start,
        ap_done => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_done,
        ap_idle => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_idle,
        ap_ready => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_ready,
        output_r_address0 => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_output_r_address0,
        output_r_ce0 => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_output_r_ce0,
        output_r_q0 => output_q0,
        max_idx_out => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_max_idx_out,
        max_idx_out_ap_vld => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_max_idx_out_ap_vld,
        grp_fu_1544_p_din0 => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_din0,
        grp_fu_1544_p_din1 => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_din1,
        grp_fu_1544_p_opcode => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_opcode,
        grp_fu_1544_p_dout0 => grp_fu_1544_p2,
        grp_fu_1544_p_ce => grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_ce);

    fadd_32ns_32ns_32_3_full_dsp_1_U272 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1472_p0,
        din1 => grp_fu_1472_p1,
        ce => grp_fu_1472_ce,
        dout => grp_fu_1472_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U273 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1476_p0,
        din1 => grp_fu_1476_p1,
        ce => grp_fu_1476_ce,
        dout => grp_fu_1476_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U274 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1480_p0,
        din1 => grp_fu_1480_p1,
        ce => grp_fu_1480_ce,
        dout => grp_fu_1480_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U275 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1484_p0,
        din1 => grp_fu_1484_p1,
        ce => grp_fu_1484_ce,
        dout => grp_fu_1484_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U276 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1488_p0,
        din1 => grp_fu_1488_p1,
        ce => grp_fu_1488_ce,
        dout => grp_fu_1488_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U277 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1492_p0,
        din1 => grp_fu_1492_p1,
        ce => grp_fu_1492_ce,
        dout => grp_fu_1492_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U278 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1496_p0,
        din1 => grp_fu_1496_p1,
        ce => grp_fu_1496_ce,
        dout => grp_fu_1496_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U279 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1500_p0,
        din1 => grp_fu_1500_p1,
        ce => grp_fu_1500_ce,
        dout => grp_fu_1500_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U280 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1504_p0,
        din1 => grp_fu_1504_p1,
        ce => grp_fu_1504_ce,
        dout => grp_fu_1504_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U281 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1508_p0,
        din1 => grp_fu_1508_p1,
        ce => grp_fu_1508_ce,
        dout => grp_fu_1508_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U282 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1512_p0,
        din1 => grp_fu_1512_p1,
        ce => grp_fu_1512_ce,
        dout => grp_fu_1512_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U283 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1516_p0,
        din1 => grp_fu_1516_p1,
        ce => grp_fu_1516_ce,
        dout => grp_fu_1516_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U284 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1520_p0,
        din1 => grp_fu_1520_p1,
        ce => grp_fu_1520_ce,
        dout => grp_fu_1520_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U285 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1524_p0,
        din1 => grp_fu_1524_p1,
        ce => grp_fu_1524_ce,
        dout => grp_fu_1524_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U286 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1528_p0,
        din1 => grp_fu_1528_p1,
        ce => grp_fu_1528_ce,
        dout => grp_fu_1528_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U287 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1532_p0,
        din1 => grp_fu_1532_p1,
        ce => grp_fu_1532_ce,
        dout => grp_fu_1532_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U288 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1536_p0,
        din1 => grp_fu_1536_p1,
        ce => grp_fu_1536_ce,
        dout => grp_fu_1536_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U289 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1540_p0,
        din1 => grp_fu_1540_p1,
        ce => grp_fu_1540_ce,
        dout => grp_fu_1540_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U290 : component DNN_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1544_p0,
        din1 => grp_fu_1544_p1,
        ce => grp_fu_1544_ce,
        opcode => grp_fu_1544_opcode,
        dout => grp_fu_1544_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U291 : component DNN_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1548_p0,
        din1 => grp_fu_1548_p1,
        ce => grp_fu_1548_ce,
        opcode => grp_fu_1548_opcode,
        dout => grp_fu_1548_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U292 : component DNN_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1552_p0,
        din1 => grp_fu_1552_p1,
        ce => grp_fu_1552_ce,
        opcode => grp_fu_1552_opcode,
        dout => grp_fu_1552_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U293 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1556_p0,
        din1 => grp_fu_1556_p1,
        ce => grp_fu_1556_ce,
        dout => grp_fu_1556_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U294 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1560_p0,
        din1 => grp_fu_1560_p1,
        ce => grp_fu_1560_ce,
        dout => grp_fu_1560_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U295 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1564_p0,
        din1 => grp_fu_1564_p1,
        ce => grp_fu_1564_ce,
        dout => grp_fu_1564_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U296 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1568_p0,
        din1 => grp_fu_1568_p1,
        ce => grp_fu_1568_ce,
        dout => grp_fu_1568_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U297 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1572_p0,
        din1 => grp_fu_1572_p1,
        ce => grp_fu_1572_ce,
        dout => grp_fu_1572_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U298 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1576_p0,
        din1 => grp_fu_1576_p1,
        ce => grp_fu_1576_ce,
        dout => grp_fu_1576_p2);

    fadd_32ns_32ns_32_3_full_dsp_1_U299 : component DNN_fadd_32ns_32ns_32_3_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1580_p0,
        din1 => grp_fu_1580_p1,
        ce => grp_fu_1580_ce,
        dout => grp_fu_1580_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U300 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1584_p0,
        din1 => grp_fu_1584_p1,
        ce => grp_fu_1584_ce,
        dout => grp_fu_1584_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U301 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1588_p0,
        din1 => grp_fu_1588_p1,
        ce => grp_fu_1588_ce,
        dout => grp_fu_1588_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U302 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1592_p0,
        din1 => grp_fu_1592_p1,
        ce => grp_fu_1592_ce,
        dout => grp_fu_1592_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U303 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1596_p0,
        din1 => grp_fu_1596_p1,
        ce => grp_fu_1596_ce,
        dout => grp_fu_1596_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U304 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1600_p0,
        din1 => grp_fu_1600_p1,
        ce => grp_fu_1600_ce,
        dout => grp_fu_1600_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U305 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1604_p0,
        din1 => grp_fu_1604_p1,
        ce => grp_fu_1604_ce,
        dout => grp_fu_1604_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U306 : component DNN_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1608_p0,
        din1 => grp_fu_1608_p1,
        ce => grp_fu_1608_ce,
        dout => grp_fu_1608_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_1_fu_729_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_1_fu_729_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_1_fu_729_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_1_fu_729_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_1_fu_729_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_2_fu_735_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_2_fu_735_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_2_fu_735_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_2_fu_735_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_2_fu_735_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_3_fu_741_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_3_fu_741_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_3_fu_741_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_3_fu_741_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_3_fu_741_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_4_fu_747_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_4_fu_747_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_4_fu_747_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_4_fu_747_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_4_fu_747_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_5_fu_753_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_5_fu_753_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_5_fu_753_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_5_fu_753_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_5_fu_753_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_6_fu_759_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_6_fu_759_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_6_fu_759_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_6_fu_759_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_6_fu_759_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_7_fu_765_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_7_fu_765_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_7_fu_765_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_7_fu_765_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_7_fu_765_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_8_fu_771_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_8_fu_771_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_8_fu_771_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_8_fu_771_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_8_fu_771_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_9_fu_777_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_9_fu_777_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_DNN_Pipeline_9_fu_777_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_9_fu_777_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_9_fu_777_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_ready = ap_const_logic_1)) then 
                    grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                fc1_output_load_10_reg_1299 <= fc1_output_q0;
                fc1_output_load_11_reg_1304 <= fc1_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                fc1_output_load_12_reg_1324 <= fc1_output_q0;
                fc1_output_load_13_reg_1329 <= fc1_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                fc1_output_load_14_reg_1344 <= fc1_output_q0;
                fc1_output_load_15_reg_1349 <= fc1_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                fc1_output_load_1_reg_1204 <= fc1_output_q0;
                fc1_output_load_reg_1199 <= fc1_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                fc1_output_load_2_reg_1219 <= fc1_output_q0;
                fc1_output_load_3_reg_1224 <= fc1_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                fc1_output_load_4_reg_1239 <= fc1_output_q0;
                fc1_output_load_5_reg_1244 <= fc1_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                fc1_output_load_6_reg_1259 <= fc1_output_q0;
                fc1_output_load_7_reg_1264 <= fc1_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                fc1_output_load_8_reg_1279 <= fc1_output_q0;
                fc1_output_load_9_reg_1284 <= fc1_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                fc2_output_load_10_reg_1459 <= fc2_output_q0;
                fc2_output_load_11_reg_1464 <= fc2_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                fc2_output_load_1_reg_1364 <= fc2_output_q0;
                fc2_output_load_reg_1359 <= fc2_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                fc2_output_load_2_reg_1379 <= fc2_output_q0;
                fc2_output_load_3_reg_1384 <= fc2_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                fc2_output_load_4_reg_1399 <= fc2_output_q0;
                fc2_output_load_5_reg_1404 <= fc2_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                fc2_output_load_6_reg_1419 <= fc2_output_q0;
                fc2_output_load_7_reg_1424 <= fc2_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                fc2_output_load_8_reg_1439 <= fc2_output_q0;
                fc2_output_load_9_reg_1444 <= fc2_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                flatten_output_load_10_reg_1139 <= flatten_output_q0;
                flatten_output_load_11_reg_1144 <= flatten_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                flatten_output_load_12_reg_1164 <= flatten_output_q0;
                flatten_output_load_13_reg_1169 <= flatten_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                flatten_output_load_14_reg_1184 <= flatten_output_q0;
                flatten_output_load_15_reg_1189 <= flatten_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                flatten_output_load_1_reg_1044 <= flatten_output_q0;
                flatten_output_load_reg_1039 <= flatten_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                flatten_output_load_2_reg_1059 <= flatten_output_q0;
                flatten_output_load_3_reg_1064 <= flatten_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                flatten_output_load_4_reg_1079 <= flatten_output_q0;
                flatten_output_load_5_reg_1084 <= flatten_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                flatten_output_load_6_reg_1099 <= flatten_output_q0;
                flatten_output_load_7_reg_1104 <= flatten_output_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                flatten_output_load_8_reg_1119 <= flatten_output_q0;
                flatten_output_load_9_reg_1124 <= flatten_output_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_done, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_done, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_done, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_done, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done, grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_done, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_done, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_done, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_done, grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done, grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_done, grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state15, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state43) and (grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state45) and (grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state49) and (grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_state49;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;

    ap_ST_fsm_state25_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state25_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state25_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state2_on_subcall_done)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;

    ap_ST_fsm_state35_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state35_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state35_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;

    ap_ST_fsm_state43_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state43_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state43_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state44_blk <= ap_const_logic_0;

    ap_ST_fsm_state45_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state45_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state45_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state48_blk <= ap_const_logic_0;

    ap_ST_fsm_state49_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state49_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state49_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_done)
    begin
        if ((grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_DNN_Pipeline_1_fu_729_ap_done, grp_DNN_Pipeline_2_fu_735_ap_done, grp_DNN_Pipeline_3_fu_741_ap_done, grp_DNN_Pipeline_4_fu_747_ap_done, grp_DNN_Pipeline_5_fu_753_ap_done, grp_DNN_Pipeline_6_fu_759_ap_done, grp_DNN_Pipeline_7_fu_765_ap_done, grp_DNN_Pipeline_8_fu_771_ap_done, grp_DNN_Pipeline_9_fu_777_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_DNN_Pipeline_9_fu_777_ap_done = ap_const_logic_0) or (grp_DNN_Pipeline_8_fu_771_ap_done = ap_const_logic_0) or (grp_DNN_Pipeline_7_fu_765_ap_done = ap_const_logic_0) or (grp_DNN_Pipeline_6_fu_759_ap_done = ap_const_logic_0) or (grp_DNN_Pipeline_5_fu_753_ap_done = ap_const_logic_0) or (grp_DNN_Pipeline_4_fu_747_ap_done = ap_const_logic_0) or (grp_DNN_Pipeline_3_fu_741_ap_done = ap_const_logic_0) or (grp_DNN_Pipeline_2_fu_735_ap_done = ap_const_logic_0) or (grp_DNN_Pipeline_1_fu_729_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_max_idx_out;

    conv1_output_address0_assign_proc : process(grp_DNN_Pipeline_1_fu_729_conv1_output_address0, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_address0, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address0, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv1_output_address0 <= ap_const_lv64_0(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv1_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv1_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_output_address0 <= grp_DNN_Pipeline_1_fu_729_conv1_output_address0;
        else 
            conv1_output_address0 <= "XXXXXX";
        end if; 
    end process;


    conv1_output_ce0_assign_proc : process(grp_DNN_Pipeline_1_fu_729_conv1_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce0, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv1_output_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv1_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv1_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_output_ce0 <= grp_DNN_Pipeline_1_fu_729_conv1_output_ce0;
        else 
            conv1_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_output_ce1_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv1_output_ce1 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce1;
        else 
            conv1_output_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_output_ce2_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce2, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv1_output_ce2 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce2;
        else 
            conv1_output_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_output_ce3_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv1_output_ce3 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce3;
        else 
            conv1_output_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_output_ce4_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce4, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv1_output_ce4 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce4;
        else 
            conv1_output_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_output_ce5_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce5, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv1_output_ce5 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce5;
        else 
            conv1_output_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_output_ce6_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce6, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv1_output_ce6 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_conv1_output_ce6;
        else 
            conv1_output_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_output_d0_assign_proc : process(grp_DNN_Pipeline_1_fu_729_conv1_output_d0, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_d0, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv1_output_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv1_output_d0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_output_d0 <= grp_DNN_Pipeline_1_fu_729_conv1_output_d0;
        else 
            conv1_output_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv1_output_we0_assign_proc : process(grp_DNN_Pipeline_1_fu_729_conv1_output_we0, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_we0, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv1_output_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv1_output_we0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_conv1_output_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_output_we0 <= grp_DNN_Pipeline_1_fu_729_conv1_output_we0;
        else 
            conv1_output_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_output_address0_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_3_fu_741_conv2_output_address0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_address0, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address0, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv2_output_address0 <= ap_const_lv64_0(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv2_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv2_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv2_output_address0 <= grp_DNN_Pipeline_3_fu_741_conv2_output_address0;
        else 
            conv2_output_address0 <= "XXXXXX";
        end if; 
    end process;


    conv2_output_ce0_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_3_fu_741_conv2_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce0, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv2_output_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv2_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv2_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv2_output_ce0 <= grp_DNN_Pipeline_3_fu_741_conv2_output_ce0;
        else 
            conv2_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_output_ce1_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv2_output_ce1 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce1;
        else 
            conv2_output_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_output_ce2_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv2_output_ce2 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce2;
        else 
            conv2_output_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_output_ce3_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv2_output_ce3 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce3;
        else 
            conv2_output_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_output_ce4_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv2_output_ce4 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce4;
        else 
            conv2_output_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_output_ce5_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv2_output_ce5 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce5;
        else 
            conv2_output_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_output_ce6_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            conv2_output_ce6 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_conv2_output_ce6;
        else 
            conv2_output_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_output_d0_assign_proc : process(grp_DNN_Pipeline_3_fu_741_conv2_output_d0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_d0, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv2_output_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv2_output_d0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv2_output_d0 <= grp_DNN_Pipeline_3_fu_741_conv2_output_d0;
        else 
            conv2_output_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv2_output_we0_assign_proc : process(grp_DNN_Pipeline_3_fu_741_conv2_output_we0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_we0, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv2_output_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv2_output_we0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_conv2_output_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv2_output_we0 <= grp_DNN_Pipeline_3_fu_741_conv2_output_we0;
        else 
            conv2_output_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fc1_output_address0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, grp_DNN_Pipeline_5_fu_753_fc1_output_address0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_address0, ap_CS_fsm_state2, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            fc1_output_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            fc1_output_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            fc1_output_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            fc1_output_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            fc1_output_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            fc1_output_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            fc1_output_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            fc1_output_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            fc1_output_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            fc1_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fc1_output_address0 <= grp_DNN_Pipeline_5_fu_753_fc1_output_address0;
        else 
            fc1_output_address0 <= "XXXX";
        end if; 
    end process;


    fc1_output_address1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            fc1_output_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            fc1_output_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            fc1_output_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            fc1_output_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            fc1_output_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            fc1_output_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            fc1_output_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            fc1_output_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            fc1_output_address1 <= "XXXX";
        end if; 
    end process;


    fc1_output_ce0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, grp_DNN_Pipeline_5_fu_753_fc1_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_ce0, ap_CS_fsm_state2, ap_CS_fsm_state25)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            fc1_output_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            fc1_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fc1_output_ce0 <= grp_DNN_Pipeline_5_fu_753_fc1_output_ce0;
        else 
            fc1_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fc1_output_ce1_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            fc1_output_ce1 <= ap_const_logic_1;
        else 
            fc1_output_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fc1_output_d0_assign_proc : process(ap_CS_fsm_state23, grp_DNN_Pipeline_5_fu_753_fc1_output_d0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_d0, ap_CS_fsm_state2, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            fc1_output_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            fc1_output_d0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fc1_output_d0 <= grp_DNN_Pipeline_5_fu_753_fc1_output_d0;
        else 
            fc1_output_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fc1_output_we0_assign_proc : process(ap_CS_fsm_state23, grp_DNN_Pipeline_5_fu_753_fc1_output_we0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_we0, ap_CS_fsm_state2, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            fc1_output_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            fc1_output_we0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_fc1_output_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fc1_output_we0 <= grp_DNN_Pipeline_5_fu_753_fc1_output_we0;
        else 
            fc1_output_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fc2_output_address0_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, grp_DNN_Pipeline_6_fu_759_fc2_output_address0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_address0, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            fc2_output_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            fc2_output_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            fc2_output_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            fc2_output_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            fc2_output_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            fc2_output_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            fc2_output_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            fc2_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fc2_output_address0 <= grp_DNN_Pipeline_6_fu_759_fc2_output_address0;
        else 
            fc2_output_address0 <= "XXXX";
        end if; 
    end process;


    fc2_output_address1_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            fc2_output_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            fc2_output_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            fc2_output_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            fc2_output_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            fc2_output_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            fc2_output_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            fc2_output_address1 <= "XXXX";
        end if; 
    end process;


    fc2_output_ce0_assign_proc : process(ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, grp_DNN_Pipeline_6_fu_759_fc2_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_ce0, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            fc2_output_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            fc2_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fc2_output_ce0 <= grp_DNN_Pipeline_6_fu_759_fc2_output_ce0;
        else 
            fc2_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fc2_output_ce1_assign_proc : process(ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            fc2_output_ce1 <= ap_const_logic_1;
        else 
            fc2_output_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fc2_output_d0_assign_proc : process(ap_CS_fsm_state33, grp_DNN_Pipeline_6_fu_759_fc2_output_d0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_d0, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            fc2_output_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            fc2_output_d0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fc2_output_d0 <= grp_DNN_Pipeline_6_fu_759_fc2_output_d0;
        else 
            fc2_output_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fc2_output_we0_assign_proc : process(ap_CS_fsm_state33, grp_DNN_Pipeline_6_fu_759_fc2_output_we0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_we0, ap_CS_fsm_state2, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            fc2_output_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            fc2_output_we0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_fc2_output_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fc2_output_we0 <= grp_DNN_Pipeline_6_fu_759_fc2_output_we0;
        else 
            fc2_output_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flatten_output_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_DNN_Pipeline_4_fu_747_flatten_output_address0, grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_address0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            flatten_output_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            flatten_output_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            flatten_output_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            flatten_output_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            flatten_output_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            flatten_output_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatten_output_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            flatten_output_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            flatten_output_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            flatten_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            flatten_output_address0 <= grp_DNN_Pipeline_4_fu_747_flatten_output_address0;
        else 
            flatten_output_address0 <= "XXXX";
        end if; 
    end process;


    flatten_output_address1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            flatten_output_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            flatten_output_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            flatten_output_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            flatten_output_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            flatten_output_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            flatten_output_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatten_output_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            flatten_output_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            flatten_output_address1 <= "XXXX";
        end if; 
    end process;


    flatten_output_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, grp_DNN_Pipeline_4_fu_747_flatten_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done, grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_ce0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or ((grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            flatten_output_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            flatten_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            flatten_output_ce0 <= grp_DNN_Pipeline_4_fu_747_flatten_output_ce0;
        else 
            flatten_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flatten_output_ce1_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            flatten_output_ce1 <= ap_const_logic_1;
        else 
            flatten_output_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    flatten_output_d0_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_4_fu_747_flatten_output_d0, grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_d0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            flatten_output_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            flatten_output_d0 <= grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            flatten_output_d0 <= grp_DNN_Pipeline_4_fu_747_flatten_output_d0;
        else 
            flatten_output_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    flatten_output_we0_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_4_fu_747_flatten_output_we0, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done, grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_we0, ap_CS_fsm_state2, ap_CS_fsm_state15)
    begin
        if (((grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            flatten_output_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            flatten_output_we0 <= grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_flatten_output_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            flatten_output_we0 <= grp_DNN_Pipeline_4_fu_747_flatten_output_we0;
        else 
            flatten_output_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_DNN_Pipeline_1_fu_729_ap_start <= grp_DNN_Pipeline_1_fu_729_ap_start_reg;
    grp_DNN_Pipeline_2_fu_735_ap_start <= grp_DNN_Pipeline_2_fu_735_ap_start_reg;
    grp_DNN_Pipeline_3_fu_741_ap_start <= grp_DNN_Pipeline_3_fu_741_ap_start_reg;
    grp_DNN_Pipeline_4_fu_747_ap_start <= grp_DNN_Pipeline_4_fu_747_ap_start_reg;
    grp_DNN_Pipeline_5_fu_753_ap_start <= grp_DNN_Pipeline_5_fu_753_ap_start_reg;
    grp_DNN_Pipeline_6_fu_759_ap_start <= grp_DNN_Pipeline_6_fu_759_ap_start_reg;
    grp_DNN_Pipeline_7_fu_765_ap_start <= grp_DNN_Pipeline_7_fu_765_ap_start_reg;
    grp_DNN_Pipeline_8_fu_771_ap_start <= grp_DNN_Pipeline_8_fu_771_ap_start_reg;
    grp_DNN_Pipeline_9_fu_777_ap_start <= grp_DNN_Pipeline_9_fu_777_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_ap_start_reg;
    grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_ap_start_reg;

    grp_fu_1472_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_ce, grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            grp_fu_1472_ce <= grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1472_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1472_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1472_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1472_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1472_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_ce;
        else 
            grp_fu_1472_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1472_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din0, grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            grp_fu_1472_p0 <= grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1472_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1472_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1472_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1472_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1472_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_din0;
        else 
            grp_fu_1472_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1472_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din1, grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            grp_fu_1472_p1 <= grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_grp_fu_1472_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1472_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1472_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1472_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1472_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1472_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1472_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1472_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1472_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1472_p_din1;
        else 
            grp_fu_1472_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1476_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1476_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1476_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1476_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1476_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1476_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_ce;
        else 
            grp_fu_1476_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1476_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1476_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1476_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1476_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1476_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1476_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_din0;
        else 
            grp_fu_1476_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1476_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1476_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1476_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1476_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1476_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1476_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1476_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1476_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1476_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1476_p_din1;
        else 
            grp_fu_1476_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1480_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1480_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1480_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1480_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1480_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1480_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_ce;
        else 
            grp_fu_1480_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1480_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1480_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1480_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1480_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1480_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1480_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_din0;
        else 
            grp_fu_1480_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1480_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1480_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1480_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1480_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1480_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1480_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1480_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1480_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1480_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1480_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1480_p_din1;
        else 
            grp_fu_1480_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1484_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1484_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1484_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1484_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1484_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1484_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_ce;
        else 
            grp_fu_1484_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1484_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1484_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1484_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1484_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1484_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1484_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_din0;
        else 
            grp_fu_1484_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1484_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1484_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1484_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1484_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1484_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1484_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1484_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1484_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1484_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1484_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1484_p_din1;
        else 
            grp_fu_1484_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1488_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1488_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1488_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1488_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1488_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1488_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_ce;
        else 
            grp_fu_1488_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1488_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1488_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1488_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1488_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1488_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1488_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_din0;
        else 
            grp_fu_1488_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1488_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1488_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1488_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1488_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1488_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1488_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1488_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1488_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1488_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1488_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1488_p_din1;
        else 
            grp_fu_1488_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1492_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1492_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1492_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1492_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1492_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1492_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_ce;
        else 
            grp_fu_1492_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1492_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1492_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1492_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1492_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1492_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1492_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_din0;
        else 
            grp_fu_1492_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1492_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1492_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1492_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1492_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1492_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1492_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1492_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1492_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1492_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1492_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1492_p_din1;
        else 
            grp_fu_1492_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1496_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1496_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1496_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1496_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1496_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1496_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_ce;
        else 
            grp_fu_1496_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1496_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1496_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1496_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1496_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1496_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1496_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_din0;
        else 
            grp_fu_1496_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1496_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1496_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1496_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1496_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1496_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1496_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1496_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1496_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1496_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1496_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1496_p_din1;
        else 
            grp_fu_1496_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1500_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1500_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1500_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1500_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1500_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1500_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_ce;
        else 
            grp_fu_1500_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1500_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1500_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1500_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1500_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1500_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1500_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din0;
        else 
            grp_fu_1500_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1500_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1500_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1500_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1500_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1500_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1500_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1500_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1500_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1500_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1500_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din1;
        else 
            grp_fu_1500_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1504_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1504_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1504_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1504_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1504_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1504_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_ce;
        else 
            grp_fu_1504_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1504_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1504_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1504_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1504_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1504_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1504_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_din0;
        else 
            grp_fu_1504_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1504_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1504_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1504_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1504_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1504_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1504_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1504_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1504_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1504_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1504_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1504_p_din1;
        else 
            grp_fu_1504_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1508_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1508_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1508_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1508_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1508_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1508_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_ce;
        else 
            grp_fu_1508_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1508_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1508_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1508_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1508_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1508_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1508_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_din0;
        else 
            grp_fu_1508_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1508_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1508_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1508_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1508_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1508_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1508_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1508_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1508_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1508_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1508_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1508_p_din1;
        else 
            grp_fu_1508_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1512_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1512_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1512_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1512_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1512_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1512_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_ce;
        else 
            grp_fu_1512_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1512_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1512_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1512_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1512_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1512_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1512_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_din0;
        else 
            grp_fu_1512_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1512_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1512_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1512_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1512_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1512_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1512_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1512_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1512_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1512_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1512_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1512_p_din1;
        else 
            grp_fu_1512_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1516_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1516_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1516_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1516_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1516_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1516_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_ce;
        else 
            grp_fu_1516_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1516_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1516_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1516_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1516_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1516_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1516_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_din0;
        else 
            grp_fu_1516_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1516_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1516_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1516_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1516_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1516_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1516_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1516_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1516_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1516_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1516_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1516_p_din1;
        else 
            grp_fu_1516_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1520_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1520_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1520_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1520_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1520_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1520_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_ce;
        else 
            grp_fu_1520_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1520_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1520_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1520_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1520_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1520_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1520_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_din0;
        else 
            grp_fu_1520_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1520_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1520_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1520_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1520_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1520_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1520_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1520_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1520_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1520_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1520_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1520_p_din1;
        else 
            grp_fu_1520_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1524_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1524_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1524_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1524_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1524_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1524_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_ce;
        else 
            grp_fu_1524_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1524_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1524_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1524_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1524_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1524_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1524_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_din0;
        else 
            grp_fu_1524_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1524_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1524_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1524_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1524_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1524_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1524_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1524_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1524_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1524_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1524_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1524_p_din1;
        else 
            grp_fu_1524_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1528_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1528_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1528_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1528_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1528_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1528_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_ce;
        else 
            grp_fu_1528_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1528_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1528_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1528_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1528_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1528_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1528_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_din0;
        else 
            grp_fu_1528_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1528_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1528_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1528_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1528_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1528_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1528_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1528_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1528_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1528_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1528_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1528_p_din1;
        else 
            grp_fu_1528_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1532_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1532_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1532_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1532_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1532_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1532_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_ce;
        else 
            grp_fu_1532_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1532_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1532_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1532_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1532_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1532_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1532_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_din0;
        else 
            grp_fu_1532_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1532_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1532_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1532_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1532_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1532_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1532_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1532_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1532_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1532_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1532_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1532_p_din1;
        else 
            grp_fu_1532_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1536_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1536_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1536_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1536_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1536_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1536_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_ce;
        else 
            grp_fu_1536_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1536_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1536_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1536_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1536_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1536_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1536_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_din0;
        else 
            grp_fu_1536_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1536_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1536_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1536_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1536_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1536_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1536_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1536_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1536_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1536_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1536_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1536_p_din1;
        else 
            grp_fu_1536_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1540_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1540_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1540_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1540_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1540_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1540_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_ce;
        else 
            grp_fu_1540_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1540_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1540_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1540_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1540_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1540_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1540_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_din0;
        else 
            grp_fu_1540_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1540_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1540_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1540_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1540_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1540_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1540_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1540_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1540_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1540_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1540_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1540_p_din1;
        else 
            grp_fu_1540_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1544_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_ce, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_ce, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_ce, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_ce, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_ce, grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_ce, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            grp_fu_1544_ce <= grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1544_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1544_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1544_ce <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1544_ce <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1544_ce <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1544_ce <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_ce;
        else 
            grp_fu_1544_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1544_opcode_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_opcode, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_opcode, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_opcode, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_opcode, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_opcode, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_opcode, grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_opcode, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            grp_fu_1544_opcode <= grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1544_opcode <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1544_opcode <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1544_opcode <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1544_opcode <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1544_opcode <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1544_opcode <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_opcode;
        else 
            grp_fu_1544_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1544_p0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_din0, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_din0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_din0, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_din0, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_din0, grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_din0, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            grp_fu_1544_p0 <= grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1544_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1544_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1544_p0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1544_p0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1544_p0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1544_p0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_din0;
        else 
            grp_fu_1544_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1544_p1_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_din1, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_din1, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_din1, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_din1, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_din1, grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_din1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state48, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48))) then 
            grp_fu_1544_p1 <= grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_grp_fu_1544_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1544_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1544_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1544_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1544_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1544_p1 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1544_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            grp_fu_1544_p1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_grp_fu_1544_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1544_p1 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1544_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fu_1544_p1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1544_p_din1;
        else 
            grp_fu_1544_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1548_ce_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_ce, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_ce, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1548_ce <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1548_ce <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_ce;
        else 
            grp_fu_1548_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1548_opcode_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_opcode, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_opcode, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1548_opcode <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1548_opcode <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_opcode;
        else 
            grp_fu_1548_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1548_p0_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_din0, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_din0, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1548_p0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1548_p0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_din0;
        else 
            grp_fu_1548_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1548_p1_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_din1, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_din1, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1548_p1 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1548_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1548_p1 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1548_p_din1;
        else 
            grp_fu_1548_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1552_ce_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_ce, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_ce, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1552_ce <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1552_ce <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_ce;
        else 
            grp_fu_1552_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1552_opcode_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_opcode, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_opcode, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1552_opcode <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1552_opcode <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_opcode;
        else 
            grp_fu_1552_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_1552_p0_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_din0, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_din0, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1552_p0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1552_p0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_din0;
        else 
            grp_fu_1552_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1552_p1_assign_proc : process(ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_din1, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_din1, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            grp_fu_1552_p1 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_grp_fu_1552_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            grp_fu_1552_p1 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_grp_fu_1552_p_din1;
        else 
            grp_fu_1552_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1556_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1556_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1556_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1556_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_ce;
        else 
            grp_fu_1556_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1556_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1556_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1556_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1556_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_din0;
        else 
            grp_fu_1556_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1556_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1556_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1556_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1556_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1556_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1556_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1556_p_din1;
        else 
            grp_fu_1556_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1560_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1560_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1560_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1560_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_ce;
        else 
            grp_fu_1560_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1560_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1560_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1560_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1560_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_din0;
        else 
            grp_fu_1560_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1560_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1560_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1560_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1560_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1560_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1560_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1560_p_din1;
        else 
            grp_fu_1560_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1564_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1564_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1564_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1564_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_ce;
        else 
            grp_fu_1564_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1564_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1564_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1564_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1564_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_din0;
        else 
            grp_fu_1564_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1564_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1564_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1564_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1564_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1564_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1564_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1564_p_din1;
        else 
            grp_fu_1564_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1568_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1568_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1568_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_ce;
        else 
            grp_fu_1568_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1568_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1568_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1568_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_din0;
        else 
            grp_fu_1568_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1568_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1568_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1568_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1568_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1568_p_din1;
        else 
            grp_fu_1568_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1572_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1572_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1572_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_ce;
        else 
            grp_fu_1572_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1572_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1572_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1572_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_din0;
        else 
            grp_fu_1572_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1572_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1572_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1572_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1572_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1572_p_din1;
        else 
            grp_fu_1572_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1576_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1576_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1576_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_ce;
        else 
            grp_fu_1576_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1576_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1576_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1576_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_din0;
        else 
            grp_fu_1576_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1576_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1576_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1576_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1576_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1576_p_din1;
        else 
            grp_fu_1576_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1580_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1580_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1580_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_ce;
        else 
            grp_fu_1580_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1580_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1580_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1580_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_din0;
        else 
            grp_fu_1580_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1580_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1580_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1580_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1580_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1580_p_din1;
        else 
            grp_fu_1580_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1584_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1584_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1584_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1584_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_ce;
        else 
            grp_fu_1584_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1584_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1584_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1584_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1584_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_din0;
        else 
            grp_fu_1584_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1584_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1584_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1584_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1584_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1584_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1584_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1584_p_din1;
        else 
            grp_fu_1584_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1588_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1588_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1588_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1588_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_ce;
        else 
            grp_fu_1588_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1588_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1588_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1588_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1588_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_din0;
        else 
            grp_fu_1588_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1588_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1588_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1588_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1588_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1588_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1588_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1588_p_din1;
        else 
            grp_fu_1588_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1592_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_ce, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1592_ce <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1592_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1592_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_ce;
        else 
            grp_fu_1592_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1592_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_din0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1592_p0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1592_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1592_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_din0;
        else 
            grp_fu_1592_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1592_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, ap_CS_fsm_state42, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_din1, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_fu_1592_p1 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1592_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1592_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1592_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1592_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1592_p_din1;
        else 
            grp_fu_1592_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1596_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1596_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1596_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_ce;
        else 
            grp_fu_1596_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1596_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1596_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1596_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_din0;
        else 
            grp_fu_1596_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1596_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1596_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1596_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1596_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1596_p_din1;
        else 
            grp_fu_1596_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1600_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1600_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1600_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_ce;
        else 
            grp_fu_1600_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1600_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1600_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1600_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_din0;
        else 
            grp_fu_1600_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1600_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1600_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1600_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1600_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1600_p_din1;
        else 
            grp_fu_1600_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1604_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1604_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1604_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_ce;
        else 
            grp_fu_1604_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1604_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1604_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1604_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_din0;
        else 
            grp_fu_1604_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1604_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1604_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1604_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1604_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1604_p_din1;
        else 
            grp_fu_1604_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1608_ce_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_ce, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_ce, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1608_ce <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1608_ce <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_ce;
        else 
            grp_fu_1608_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1608_p0_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_din0, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_din0, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1608_p0 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1608_p0 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_din0;
        else 
            grp_fu_1608_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1608_p1_assign_proc : process(ap_CS_fsm_state24, ap_CS_fsm_state34, grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_din1, grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_din1, ap_CS_fsm_state25, ap_CS_fsm_state35)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            grp_fu_1608_p1 <= grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1608_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_1608_p1 <= grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838_grp_fu_1608_p_din1;
        else 
            grp_fu_1608_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    input_r_address0 <= grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_input_r_address0;
    input_r_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_input_r_ce0;

    output_address0_assign_proc : process(grp_DNN_Pipeline_8_fu_771_output_r_address0, grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_address0, grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_output_r_address0, ap_CS_fsm_state2, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            output_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_output_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_address0 <= grp_DNN_Pipeline_8_fu_771_output_r_address0;
        else 
            output_address0 <= "XXXX";
        end if; 
    end process;


    output_ce0_assign_proc : process(grp_DNN_Pipeline_8_fu_771_output_r_ce0, grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done, grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_ce0, grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_output_r_ce0, ap_CS_fsm_state2, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done = ap_const_logic_1))) then 
            output_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004_output_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_ce0 <= grp_DNN_Pipeline_8_fu_771_output_r_ce0;
        else 
            output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_d0_assign_proc : process(grp_DNN_Pipeline_8_fu_771_output_r_d0, grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_d0, ap_CS_fsm_state2, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            output_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            output_d0 <= grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_d0 <= grp_DNN_Pipeline_8_fu_771_output_r_d0;
        else 
            output_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_we0_assign_proc : process(grp_DNN_Pipeline_8_fu_771_output_r_we0, grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done, grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_we0, ap_CS_fsm_state2, ap_CS_fsm_state45, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) and (grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_ap_done = ap_const_logic_1))) then 
            output_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            output_we0 <= grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_output_r_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            output_we0 <= grp_DNN_Pipeline_8_fu_771_output_r_we0;
        else 
            output_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_address0_assign_proc : process(grp_DNN_Pipeline_2_fu_735_pool1_output_address0, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_address0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address0, ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            pool1_output_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pool1_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pool1_output_address0 <= grp_DNN_Pipeline_2_fu_735_pool1_output_address0;
        else 
            pool1_output_address0 <= "XXXX";
        end if; 
    end process;


    pool1_output_ce0_assign_proc : process(grp_DNN_Pipeline_2_fu_735_pool1_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce0, ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            pool1_output_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pool1_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pool1_output_ce0 <= grp_DNN_Pipeline_2_fu_735_pool1_output_ce0;
        else 
            pool1_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce1_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce1 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce1;
        else 
            pool1_output_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce2_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce2, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce2 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce2;
        else 
            pool1_output_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce3_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce3 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce3;
        else 
            pool1_output_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce4_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce4 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce4;
        else 
            pool1_output_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce5_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce5 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce5;
        else 
            pool1_output_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce6_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce6 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce6;
        else 
            pool1_output_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce7_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce7 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce7;
        else 
            pool1_output_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_ce8_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            pool1_output_ce8 <= grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802_pool1_output_ce8;
        else 
            pool1_output_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    pool1_output_d0_assign_proc : process(grp_DNN_Pipeline_2_fu_735_pool1_output_d0, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_d0, ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            pool1_output_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pool1_output_d0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pool1_output_d0 <= grp_DNN_Pipeline_2_fu_735_pool1_output_d0;
        else 
            pool1_output_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pool1_output_we0_assign_proc : process(grp_DNN_Pipeline_2_fu_735_pool1_output_we0, grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_we0, ap_CS_fsm_state2, ap_CS_fsm_state9, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            pool1_output_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pool1_output_we0 <= grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796_pool1_output_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            pool1_output_we0 <= grp_DNN_Pipeline_2_fu_735_pool1_output_we0;
        else 
            pool1_output_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool2_output_0_0_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_address0, grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_pool2_output_0_0_address0, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            pool2_output_0_0_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            pool2_output_0_0_address0 <= grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_pool2_output_0_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pool2_output_0_0_address0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_address0;
        else 
            pool2_output_0_0_address0 <= "XXXX";
        end if; 
    end process;


    pool2_output_0_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_ce0, grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_pool2_output_0_0_ce0, ap_CS_fsm_state15)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            pool2_output_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            pool2_output_0_0_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832_pool2_output_0_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pool2_output_0_0_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_ce0;
        else 
            pool2_output_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool2_output_0_0_d0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            pool2_output_0_0_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pool2_output_0_0_d0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_d0;
        else 
            pool2_output_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pool2_output_0_0_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state13, grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_we0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            pool2_output_0_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            pool2_output_0_0_we0 <= grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826_pool2_output_0_0_we0;
        else 
            pool2_output_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_address0_assign_proc : process(grp_DNN_Pipeline_9_fu_777_temp_input_address0, grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_address0, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_input_address0 <= ap_const_lv64_0(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_address0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_input_address0 <= grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_input_address0 <= grp_DNN_Pipeline_9_fu_777_temp_input_address0;
        else 
            temp_input_address0 <= "XXXXXXX";
        end if; 
    end process;


    temp_input_ce0_assign_proc : process(grp_DNN_Pipeline_9_fu_777_temp_input_ce0, grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_ce0, grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_input_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_input_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_input_ce0 <= grp_DNN_Pipeline_9_fu_777_temp_input_ce0;
        else 
            temp_input_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_ce1_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce1 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce1;
        else 
            temp_input_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_ce2_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce2 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce2;
        else 
            temp_input_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_ce3_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce3 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce3;
        else 
            temp_input_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_ce4_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce4 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce4;
        else 
            temp_input_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_ce5_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce5 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce5;
        else 
            temp_input_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_ce6_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce6, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce6 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce6;
        else 
            temp_input_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_ce7_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce7, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce7 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce7;
        else 
            temp_input_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_ce8_assign_proc : process(grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            temp_input_ce8 <= grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_temp_input_ce8;
        else 
            temp_input_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    temp_input_d0_assign_proc : process(grp_DNN_Pipeline_9_fu_777_temp_input_d0, grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_d0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_input_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_input_d0 <= grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_input_d0 <= grp_DNN_Pipeline_9_fu_777_temp_input_d0;
        else 
            temp_input_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_input_we0_assign_proc : process(grp_DNN_Pipeline_9_fu_777_temp_input_we0, grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_we0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_input_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            temp_input_we0 <= grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783_temp_input_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_input_we0 <= grp_DNN_Pipeline_9_fu_777_temp_input_we0;
        else 
            temp_input_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_address0_assign_proc : process(grp_DNN_Pipeline_7_fu_765_temp_output_address0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_address0, grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_temp_output_address0, grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_temp_output_address0, ap_CS_fsm_state2, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            temp_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_temp_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            temp_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_temp_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            temp_output_address0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_address0 <= grp_DNN_Pipeline_7_fu_765_temp_output_address0;
        else 
            temp_output_address0 <= "XXXX";
        end if; 
    end process;


    temp_output_ce0_assign_proc : process(grp_DNN_Pipeline_7_fu_765_temp_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_temp_output_ce0, grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_temp_output_ce0, ap_CS_fsm_state2, ap_CS_fsm_state43, ap_CS_fsm_state45, ap_CS_fsm_state47, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            temp_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997_temp_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            temp_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991_temp_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            temp_output_ce0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_ce0 <= grp_DNN_Pipeline_7_fu_765_temp_output_ce0;
        else 
            temp_output_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_output_d0_assign_proc : process(grp_DNN_Pipeline_7_fu_765_temp_output_d0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_d0, ap_CS_fsm_state2, ap_CS_fsm_state43, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_d0 <= ap_const_lv32_3F800000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            temp_output_d0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_d0 <= grp_DNN_Pipeline_7_fu_765_temp_output_d0;
        else 
            temp_output_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_output_we0_assign_proc : process(grp_DNN_Pipeline_7_fu_765_temp_output_we0, grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_we0, ap_CS_fsm_state2, ap_CS_fsm_state43, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            temp_output_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            temp_output_we0 <= grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_temp_output_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            temp_output_we0 <= grp_DNN_Pipeline_7_fu_765_temp_output_we0;
        else 
            temp_output_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
