// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_sizeLoop_proc_HH_
#define _Loop_sizeLoop_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "myFuncAccel_fcmp_32ns_32ns_1_1_1.h"

namespace ap_rtl {

struct Loop_sizeLoop_proc : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > data1_req_din;
    sc_in< sc_logic > data1_req_full_n;
    sc_out< sc_logic > data1_req_write;
    sc_in< sc_logic > data1_rsp_empty_n;
    sc_out< sc_logic > data1_rsp_read;
    sc_out< sc_lv<32> > data1_address;
    sc_in< sc_lv<32> > data1_datain;
    sc_out< sc_lv<32> > data1_dataout;
    sc_out< sc_lv<32> > data1_size;
    sc_in< sc_lv<32> > p_read;
    sc_in< sc_lv<32> > p_read1;
    sc_in< sc_lv<32> > p_read2;
    sc_in< sc_lv<32> > p_read3;
    sc_in< sc_lv<32> > p_read4;
    sc_in< sc_lv<32> > p_read5;
    sc_in< sc_lv<32> > p_read6;
    sc_in< sc_lv<32> > p_read7;
    sc_in< sc_lv<32> > p_read8;
    sc_in< sc_lv<32> > p_read9;
    sc_in< sc_lv<32> > p_read10;
    sc_in< sc_lv<32> > p_read11;
    sc_in< sc_lv<32> > p_read12;
    sc_in< sc_lv<32> > p_read13;
    sc_in< sc_lv<32> > p_read14;
    sc_in< sc_lv<32> > p_read15;
    sc_out< sc_logic > data2_req_din;
    sc_in< sc_logic > data2_req_full_n;
    sc_out< sc_logic > data2_req_write;
    sc_in< sc_logic > data2_rsp_empty_n;
    sc_out< sc_logic > data2_rsp_read;
    sc_out< sc_lv<32> > data2_address;
    sc_in< sc_lv<32> > data2_datain;
    sc_out< sc_lv<32> > data2_dataout;
    sc_out< sc_lv<32> > data2_size;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    Loop_sizeLoop_proc(sc_module_name name);
    SC_HAS_PROCESS(Loop_sizeLoop_proc);

    ~Loop_sizeLoop_proc();

    sc_trace_file* mVcdFile;

    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U2;
    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U3;
    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U4;
    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U5;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U6;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U7;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U8;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U9;
    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10;
    myFuncAccel_fcmp_32ns_32ns_1_1_1<1,1,32,32,1>* myFuncAccel_fcmp_32ns_32ns_1_1_1_U11;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<10> > i_1_i_reg_216;
    sc_signal< sc_lv<32> > grp_fu_263_p2;
    sc_signal< sc_lv<32> > reg_272;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > tmp_i_reg_580;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state33_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter8;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter9_reg;
    sc_signal< bool > ap_block_state41_pp0_stage3_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter8_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter1_reg;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state31_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state39_pp0_stage1_iter9;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state32_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter8;
    sc_signal< bool > ap_block_state40_pp0_stage2_iter9;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > tmp_i_fu_277_p2;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_i_reg_580_pp0_iter7_reg;
    sc_signal< sc_lv<10> > i_fu_283_p2;
    sc_signal< sc_lv<10> > i_reg_584;
    sc_signal< sc_lv<12> > tmp_1_i_fu_289_p3;
    sc_signal< sc_lv<12> > tmp_1_i_reg_589;
    sc_signal< sc_lv<32> > data2_addr_reg_600;
    sc_signal< sc_lv<32> > data2_addr_reg_600_pp0_iter1_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_600_pp0_iter2_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_600_pp0_iter3_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_600_pp0_iter4_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_600_pp0_iter5_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_600_pp0_iter6_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_600_pp0_iter7_reg;
    sc_signal< sc_lv<32> > data2_addr_reg_600_pp0_iter8_reg;
    sc_signal< sc_lv<32> > data1_addr_read_reg_605;
    sc_signal< sc_lv<32> > data1_addr_read_1_reg_613;
    sc_signal< sc_lv<32> > data1_addr_read_2_reg_621;
    sc_signal< sc_lv<32> > data1_addr_read_3_reg_629;
    sc_signal< sc_lv<32> > grp_fu_247_p2;
    sc_signal< sc_lv<32> > tempVal_0_i_reg_637;
    sc_signal< sc_lv<32> > grp_fu_251_p2;
    sc_signal< sc_lv<32> > tempVal_1_i_reg_642;
    sc_signal< sc_lv<32> > grp_fu_255_p2;
    sc_signal< sc_lv<32> > tempVal_2_i_reg_647;
    sc_signal< sc_lv<32> > grp_fu_259_p2;
    sc_signal< sc_lv<32> > tempVal_3_i_reg_652;
    sc_signal< sc_lv<32> > tempVal_0_1_i_reg_657;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > tempVal_0_1_i_reg_657_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_1_1_i_reg_662;
    sc_signal< sc_lv<32> > tempVal_1_1_i_reg_662_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_2_1_i_reg_667;
    sc_signal< sc_lv<32> > tempVal_2_1_i_reg_667_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_3_1_i_reg_672;
    sc_signal< sc_lv<32> > tempVal_3_1_i_reg_672_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_0_2_i_reg_677;
    sc_signal< sc_lv<32> > tempVal_0_2_i_reg_677_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_0_2_i_reg_677_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_1_2_i_reg_682;
    sc_signal< sc_lv<32> > tempVal_1_2_i_reg_682_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_1_2_i_reg_682_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_2_2_i_reg_687;
    sc_signal< sc_lv<32> > tempVal_2_2_i_reg_687_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_2_2_i_reg_687_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_3_2_i_reg_692;
    sc_signal< sc_lv<32> > tempVal_3_2_i_reg_692_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_3_2_i_reg_692_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_0_3_i_reg_697;
    sc_signal< sc_lv<32> > tempVal_0_3_i_reg_697_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_0_3_i_reg_697_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_0_3_i_reg_697_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tempVal_1_3_i_reg_702;
    sc_signal< sc_lv<32> > tempVal_1_3_i_reg_702_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_1_3_i_reg_702_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_1_3_i_reg_702_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tempVal_2_3_i_reg_707;
    sc_signal< sc_lv<32> > tempVal_2_3_i_reg_707_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_2_3_i_reg_707_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_2_3_i_reg_707_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tempVal_3_3_i_reg_712;
    sc_signal< sc_lv<32> > tempVal_3_3_i_reg_712_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tempVal_3_3_i_reg_712_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tempVal_3_3_i_reg_712_pp0_iter5_reg;
    sc_signal< sc_lv<32> > grp_fu_227_p2;
    sc_signal< sc_lv<32> > tmp_34_0_i_reg_717;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > grp_fu_232_p2;
    sc_signal< sc_lv<32> > tmp_34_1_i_reg_722;
    sc_signal< sc_lv<32> > grp_fu_237_p2;
    sc_signal< sc_lv<32> > tmp_34_2_i_reg_727;
    sc_signal< sc_lv<32> > grp_fu_242_p2;
    sc_signal< sc_lv<32> > tmp_34_3_i_reg_732;
    sc_signal< sc_lv<32> > tmp_34_0_1_i_reg_737;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_34_1_1_i_reg_742;
    sc_signal< sc_lv<32> > tmp_34_2_1_i_reg_747;
    sc_signal< sc_lv<32> > tmp_34_3_1_i_reg_752;
    sc_signal< sc_lv<32> > tmp_34_0_2_i_reg_757;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_34_1_2_i_reg_762;
    sc_signal< sc_lv<32> > tmp_34_2_2_i_reg_767;
    sc_signal< sc_lv<32> > tmp_34_3_2_i_reg_772;
    sc_signal< sc_lv<32> > tmp_34_0_3_i_reg_777;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > tmp_34_0_3_i_reg_777_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_34_1_3_i_reg_784;
    sc_signal< sc_lv<32> > tmp_34_1_3_i_reg_784_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_34_2_3_i_reg_791;
    sc_signal< sc_lv<32> > tmp_34_2_3_i_reg_791_pp0_iter7_reg;
    sc_signal< sc_lv<32> > tmp_34_3_3_i_reg_798;
    sc_signal< sc_lv<32> > tmp_34_3_3_i_reg_798_pp0_iter7_reg;
    sc_signal< sc_lv<1> > grp_fu_267_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_805;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > tmp_19_fu_394_p2;
    sc_signal< sc_lv<1> > tmp_19_reg_810;
    sc_signal< sc_lv<1> > tmp_12_reg_815;
    sc_signal< sc_lv<1> > tmp_20_fu_481_p2;
    sc_signal< sc_lv<1> > tmp_20_reg_820;
    sc_signal< sc_lv<32> > tmp_5_i_fu_491_p3;
    sc_signal< sc_lv<32> > tmp_5_i_reg_825;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_i_1_i_phi_fu_220_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_21_0_i_fu_297_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_227_p0;
    sc_signal< sc_lv<32> > grp_fu_227_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<32> > grp_fu_232_p0;
    sc_signal< sc_lv<32> > grp_fu_232_p1;
    sc_signal< sc_lv<32> > grp_fu_237_p0;
    sc_signal< sc_lv<32> > grp_fu_237_p1;
    sc_signal< sc_lv<32> > grp_fu_242_p0;
    sc_signal< sc_lv<32> > grp_fu_242_p1;
    sc_signal< sc_lv<32> > grp_fu_247_p0;
    sc_signal< sc_lv<32> > grp_fu_247_p1;
    sc_signal< sc_lv<32> > grp_fu_251_p0;
    sc_signal< sc_lv<32> > grp_fu_251_p1;
    sc_signal< sc_lv<32> > grp_fu_255_p0;
    sc_signal< sc_lv<32> > grp_fu_255_p1;
    sc_signal< sc_lv<32> > grp_fu_259_p0;
    sc_signal< sc_lv<32> > grp_fu_259_p1;
    sc_signal< sc_lv<32> > grp_fu_263_p0;
    sc_signal< sc_lv<32> > grp_fu_263_p1;
    sc_signal< sc_lv<32> > grp_fu_267_p0;
    sc_signal< sc_lv<32> > tmp_34_0_3_i_to_int_fu_313_p1;
    sc_signal< sc_lv<8> > tmp_fu_316_p4;
    sc_signal< sc_lv<23> > tmp_1_fu_326_p1;
    sc_signal< sc_lv<1> > notrhs_fu_336_p2;
    sc_signal< sc_lv<1> > notlhs_fu_330_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_342_p2;
    sc_signal< sc_lv<32> > tmp_34_1_3_i_to_int_fu_353_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_356_p4;
    sc_signal< sc_lv<23> > tmp_6_fu_366_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_376_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_370_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_382_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_388_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_348_p2;
    sc_signal< sc_lv<32> > tmp_34_2_3_i_to_int_fu_400_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_403_p4;
    sc_signal< sc_lv<23> > tmp_10_fu_413_p1;
    sc_signal< sc_lv<1> > notrhs2_fu_423_p2;
    sc_signal< sc_lv<1> > notlhs2_fu_417_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_429_p2;
    sc_signal< sc_lv<32> > tmp_34_3_3_i_to_int_fu_440_p1;
    sc_signal< sc_lv<8> > tmp_14_fu_443_p4;
    sc_signal< sc_lv<23> > tmp_15_fu_453_p1;
    sc_signal< sc_lv<1> > notrhs3_fu_463_p2;
    sc_signal< sc_lv<1> > notlhs3_fu_457_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_469_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_475_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_435_p2;
    sc_signal< sc_lv<1> > tmp_21_fu_487_p2;
    sc_signal< sc_logic > grp_fu_227_ce;
    sc_signal< sc_logic > grp_fu_232_ce;
    sc_signal< sc_logic > grp_fu_237_ce;
    sc_signal< sc_logic > grp_fu_242_ce;
    sc_signal< sc_logic > grp_fu_247_ce;
    sc_signal< sc_logic > grp_fu_251_ce;
    sc_signal< sc_logic > grp_fu_255_ce;
    sc_signal< sc_logic > grp_fu_259_ce;
    sc_signal< sc_logic > grp_fu_263_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp0_stage2_00001;
    sc_signal< bool > ap_block_pp0_stage3_00001;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_state42;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_42C80000;
    static const sc_lv<10> ap_const_lv10_3E7;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state42();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_00001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_00001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state11_pp0_stage1_iter2();
    void thread_ap_block_state12_pp0_stage2_iter2();
    void thread_ap_block_state13_pp0_stage3_iter2();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state15_pp0_stage1_iter3();
    void thread_ap_block_state16_pp0_stage2_iter3();
    void thread_ap_block_state17_pp0_stage3_iter3();
    void thread_ap_block_state18_pp0_stage0_iter4();
    void thread_ap_block_state19_pp0_stage1_iter4();
    void thread_ap_block_state20_pp0_stage2_iter4();
    void thread_ap_block_state21_pp0_stage3_iter4();
    void thread_ap_block_state22_pp0_stage0_iter5();
    void thread_ap_block_state23_pp0_stage1_iter5();
    void thread_ap_block_state24_pp0_stage2_iter5();
    void thread_ap_block_state25_pp0_stage3_iter5();
    void thread_ap_block_state26_pp0_stage0_iter6();
    void thread_ap_block_state27_pp0_stage1_iter6();
    void thread_ap_block_state28_pp0_stage2_iter6();
    void thread_ap_block_state29_pp0_stage3_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter7();
    void thread_ap_block_state31_pp0_stage1_iter7();
    void thread_ap_block_state32_pp0_stage2_iter7();
    void thread_ap_block_state33_pp0_stage3_iter7();
    void thread_ap_block_state34_pp0_stage0_iter8();
    void thread_ap_block_state35_pp0_stage1_iter8();
    void thread_ap_block_state36_pp0_stage2_iter8();
    void thread_ap_block_state37_pp0_stage3_iter8();
    void thread_ap_block_state38_pp0_stage0_iter9();
    void thread_ap_block_state39_pp0_stage1_iter9();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage2_iter9();
    void thread_ap_block_state41_pp0_stage3_iter9();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state8_pp0_stage2_iter1();
    void thread_ap_block_state9_pp0_stage3_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_1_i_phi_fu_220_p4();
    void thread_ap_ready();
    void thread_data1_address();
    void thread_data1_dataout();
    void thread_data1_req_din();
    void thread_data1_req_write();
    void thread_data1_rsp_read();
    void thread_data1_size();
    void thread_data2_address();
    void thread_data2_dataout();
    void thread_data2_req_din();
    void thread_data2_req_write();
    void thread_data2_rsp_read();
    void thread_data2_size();
    void thread_grp_fu_227_ce();
    void thread_grp_fu_227_p0();
    void thread_grp_fu_227_p1();
    void thread_grp_fu_232_ce();
    void thread_grp_fu_232_p0();
    void thread_grp_fu_232_p1();
    void thread_grp_fu_237_ce();
    void thread_grp_fu_237_p0();
    void thread_grp_fu_237_p1();
    void thread_grp_fu_242_ce();
    void thread_grp_fu_242_p0();
    void thread_grp_fu_242_p1();
    void thread_grp_fu_247_ce();
    void thread_grp_fu_247_p0();
    void thread_grp_fu_247_p1();
    void thread_grp_fu_251_ce();
    void thread_grp_fu_251_p0();
    void thread_grp_fu_251_p1();
    void thread_grp_fu_255_ce();
    void thread_grp_fu_255_p0();
    void thread_grp_fu_255_p1();
    void thread_grp_fu_259_ce();
    void thread_grp_fu_259_p0();
    void thread_grp_fu_259_p1();
    void thread_grp_fu_263_ce();
    void thread_grp_fu_263_p0();
    void thread_grp_fu_263_p1();
    void thread_grp_fu_267_p0();
    void thread_i_fu_283_p2();
    void thread_notlhs1_fu_370_p2();
    void thread_notlhs2_fu_417_p2();
    void thread_notlhs3_fu_457_p2();
    void thread_notlhs_fu_330_p2();
    void thread_notrhs1_fu_376_p2();
    void thread_notrhs2_fu_423_p2();
    void thread_notrhs3_fu_463_p2();
    void thread_notrhs_fu_336_p2();
    void thread_tmp_10_fu_413_p1();
    void thread_tmp_11_fu_429_p2();
    void thread_tmp_13_fu_435_p2();
    void thread_tmp_14_fu_443_p4();
    void thread_tmp_15_fu_453_p1();
    void thread_tmp_16_fu_469_p2();
    void thread_tmp_18_fu_475_p2();
    void thread_tmp_19_fu_394_p2();
    void thread_tmp_1_fu_326_p1();
    void thread_tmp_1_i_fu_289_p3();
    void thread_tmp_20_fu_481_p2();
    void thread_tmp_21_0_i_fu_297_p1();
    void thread_tmp_21_fu_487_p2();
    void thread_tmp_2_fu_342_p2();
    void thread_tmp_34_0_3_i_to_int_fu_313_p1();
    void thread_tmp_34_1_3_i_to_int_fu_353_p1();
    void thread_tmp_34_2_3_i_to_int_fu_400_p1();
    void thread_tmp_34_3_3_i_to_int_fu_440_p1();
    void thread_tmp_4_fu_348_p2();
    void thread_tmp_5_fu_356_p4();
    void thread_tmp_5_i_fu_491_p3();
    void thread_tmp_6_fu_366_p1();
    void thread_tmp_7_fu_382_p2();
    void thread_tmp_9_fu_388_p2();
    void thread_tmp_fu_316_p4();
    void thread_tmp_i_fu_277_p2();
    void thread_tmp_s_fu_403_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
