$date
	Wed Apr 29 12:12:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbenchCPU $end
$var reg 1 ! CLK $end
$var reg 32 " INS [31:0] $end
$scope module myCPU $end
$var wire 1 ! CLK $end
$var wire 32 # INS [31:0] $end
$var reg 8 $ DESTINATION [7:0] $end
$var reg 8 % OP [7:0] $end
$var reg 8 & SORCE1 [7:0] $end
$var reg 8 ' SORCE2 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
b11111111000000110000001000000001 #
b11111111000000110000001000000001 "
0!
$end
#2
b11111111 %
b11 $
b10 &
b1 '
1!
#5
