<?xml version='1.0' encoding='UTF-8'?>
<Display_Automation_2.0>
    <Feature Name="DP_MST" Owner="akumarv">
        <Test LastModifiedWW="2019.WW27.4" Name="mst_apply_all_config.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST001">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_apply_all_config.py -edp_a -dp_b -plug_topologies MST_1B1M -config CLONE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST002">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_apply_all_config.py -edp_a -dp_b -plug_topologies MST_3B4S -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST003">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_apply_all_config.py -mipi_a -dp_d -plug_topologies MST_1B1M -config CLONE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_apply_scaling_across_depths.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST004">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_apply_scaling_across_depths.py -edp_a -dp_b -plug_topologies MST_1B1M -config CLONE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST005">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_apply_scaling_across_depths.py -edp_a -dp_b -plug_topologies MST_3B4S -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_modeset_all_config.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST006">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_modeset_all_config.py -edp_a -dp_b -plug_topologies MST_1B1M -config CLONE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST007">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_modeset_all_config.py -edp_a -dp_b -plug_topologies MST_3B4S -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST008">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_modeset_all_config.py -edp_a -dp_b_plus -plug_topologies MST_1B1M -config EXTENDED</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST009">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug.py -edp_a -dp_b -plug_topologies MST_1B1M</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST010">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug.py -edp_a -dp_b -plug_topologies MST_3B4S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST011">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug.py -mipi_a -dp_d -plug_topologies MST_1B1M</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug_diff_panel_power_event.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST012">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_diff_panel_power_event.py -edp_a -dp_b -plug_topologies MST_1B1M MST_3B4S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST013">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_diff_panel_power_event.py -edp_a -dp_b -plug_topologies SST_TP_1 SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST014">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_diff_panel_power_event.py -mipi_a -dp_d -plug_topologies MST_1B1M MST_3B4S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug_different_panel_branch.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST015">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_different_panel_branch.py -edp_a -dp_b -plug_topologies MST_3B3S MST_SD_3 MST_ST_2B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST016">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_different_panel_branch.py -mipi_a -dp_d -plug_topologies MST_3B3S MST_SD_3 MST_ST_2B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug_monitor_turn_off_all_config.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST017">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_monitor_turn_off_all_config.py -edp_a -dp_b -plug_topologies MST_1B1M -config CLONE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST018">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_monitor_turn_off_all_config.py -edp_a -dp_b -plug_topologies MST_3B4S -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST019">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_monitor_turn_off_all_config.py -mipi_a -dp_d -plug_topologies MST_3B4S -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug_mst_sst_power_event_full_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST020">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_mst_sst_power_event_full_topology.py -edp_a -dp_b -plug_topologies MST_1B1M SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST021">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_mst_sst_power_event_full_topology.py -edp_a -dp_b -plug_topologies SST_TP_1 MST_3B4S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST022">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_mst_sst_power_event_full_topology.py -mipi_a -dp_d -plug_topologies MST_1B1M SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug_mst_sst_power_event_partial_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST023">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_mst_sst_power_event_partial_topology.py -edp_a -dp_b -plug_topologies MST_1B2S MST_SD_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST024">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_mst_sst_power_event_partial_topology.py -mipi_a -dp_d -plug_topologies MST_1B2S MST_SD_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug_multiple_times.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST025">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_multiple_times.py -edp_a -dp_b -plug_topologies MST_1B2S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST026">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_multiple_times.py -edp_a -dp_b -plug_topologies MST_3B3S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST027">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_multiple_times.py -mipi_a -dp_d -plug_topologies MST_3B3S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug_panel_topology_during_power_event.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST028">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_panel_topology_during_power_event.py -edp_a -dp_b -plug_topologies MST_3B4S MST_SD_3 MST_ST_1B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST029">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_panel_topology_during_power_event.py -mipi_a -dp_d -plug_topologies MST_3B4S MST_SD_3 MST_ST_1B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST030">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_panel_topology_during_power_event_all_depth.py -edp_a -dp_b -plug_topologies MST_1B2S MST_SD_3 MST_ST_1B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;CFL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST031">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_panel_topology_during_power_event_all_depth.py -mipi_a -dp_d -plug_topologies MST_1B2S MST_SD_3 MST_ST_1B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_plug_unplug_partial_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST032">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_plug_unplug_partial_topology.py -edp_a -dp_b -plug_topologies MST_3B4S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_power_event_all_config.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST033">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_power_event_all_config.py -edp_a -dp_b -plug_topologies MST_1B1M -config CLONE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@SKL_SOC;KBL_SOC;GLK_SOC;CFL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST034">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_power_event_all_config.py -edp_a -dp_b -plug_topologies MST_3B4S -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST035">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_power_event_all_config.py -mipi_a -dp_d -plug_topologies MST_3B4S -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_sst_switching_after_power_event.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST036">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_after_power_event.py -edp_a -dp_b -plug_topologies MST_3B4S SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_sst_switching_during_power_event.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST037">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_during_power_event.py -edp_a -dp_b -plug_topologies MST_1B2S MST_SD_1</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST038">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_during_power_event.py -mipi_a -dp_d -plug_topologies MST_1B2S MST_SD_1</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST039">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_during_power_event.py -edp_a -dp_b -plug_topologies MST_1B2S MST_SD_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_sst_switching_full_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST040">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_full_topology.py -edp_a -dp_b -plug_topologies MST_1B1M SST_TP_1</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST041">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_full_topology.py -edp_a -dp_b -plug_topologies MST_3B4S SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST042">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_full_topology.py -mipi_a -dp_d -plug_topologies MST_3B4S SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST043">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_full_topology_multiple_times.py -edp_a -dp_b -plug_topologies MST_3B3S SST_TP_1</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_sst_switching_full_topology_multiple_times.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST044">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_switching_full_topology_multiple_times.py -mipi_a -dp_d -plug_topologies MST_3B3S SST_TP_1</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_sst_to_mst_switching_over_all_depth.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST045">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_to_mst_switching_over_all_depth.py -edp_a -dp_b -plug_topologies MST_1B2S MST_SD_3</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST046">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_sst_to_mst_switching_over_all_depth.py -mipi_a -dp_d -plug_topologies MST_1B2S MST_SD_3</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_tiled_1_input_mst.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST047">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_tiled_1_input_mst.py -edp_a -dp_b -plug_topologies MST_TILED_2 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_tiled_1_input_sst_plug_unplug_panel.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST048">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_tiled_1_input_sst_plug_unplug_panel.py -edp_a -dp_b -plug_topologies SST_TP_4 MST_TILED_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_to_sst_to_mst_switching_full_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST049">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_to_sst_to_mst_switching_full_topology.py -mipi_a -dp_d -plug_topologies MST_3B3S SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST050">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_to_sst_to_mst_switching_full_topology.py -edp_a -dp_b -plug_topologies MST_3B3S SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST051">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_to_sst_to_mst_switching_full_topology.py -edp_a -dp_b -plug_topologies MST_2B2S SST_TP_1</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_topology_detection_monitor_turn_off_on_all_config.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST052">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_topology_detection_monitor_turn_off_on_all_config.py -edp_a -dp_b -plug_topologies MST_1B1M -config CLONE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;CFL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST053">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_topology_detection_monitor_turn_off_on_all_config.py -edp_a -dp_b -plug_topologies MST_3B4S -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST054">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_topology_detection_monitor_turn_off_on_all_config.py -mipi_a -dp_d -plug_topologies MST_1B1M -config CLONE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_unplug_panel_plug_branch.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST055">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_unplug_panel_plug_branch.py -edp_a -dp_b -plug_topologies MST_3B3S MST_ST_1B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST056">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_unplug_panel_plug_branch.py -edp_a -dp_b -plug_topologies MST_3B3S MST_ST_2B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;GFT" Id="DPMST057">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_unplug_panel_plug_branch.py -mipi_a -dp_d -plug_topologies MST_3B3S MST_ST_2B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_unplug_panel_plug_topology_during_power_event.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST058">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_unplug_panel_plug_topology_during_power_event.py -edp_a -dp_b -plug_topologies MST_3B3S MST_ST_1B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST059">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_unplug_panel_plug_topology_during_power_event.py -mipi_a -dp_d -plug_topologies MST_3B3S MST_ST_1B2D</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="mst_unplug_sst_plug_full_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST060">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_unplug_sst_plug_full_topology.py -edp_a -dp_b -plug_topologies MST_3B3S SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST061">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_unplug_sst_plug_full_topology.py -mipi_a -dp_d -plug_topologies MST_3B3S SST_TP_2</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="sst_to_mst_switching_full_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST062">
                <CommandLine>python Tests\Display_Port\DP_MST\sst_to_mst_switching_full_topology.py -edp_a -dp_b -plug_topologies SST_TP_1 MST_2B2S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST063">
                <CommandLine>python Tests\Display_Port\DP_MST\sst_to_mst_switching_full_topology.py -mipi_a -dp_d -plug_topologies SST_TP_1 MST_2B2S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="sst_to_mst_to_sst_switching_full_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST064">
                <CommandLine>python Tests\Display_Port\DP_MST\sst_to_mst_to_sst_switching_full_topology.py -edp_a -dp_b -plug_topologies SST_TP_1 MST_3B1S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="sst_unplug_mst_plug_full_topology.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST065">
                <CommandLine>python Tests\Display_Port\DP_MST\sst_unplug_mst_plug_full_topology.py -edp_a -dp_b -plug_topologies SST_TP_1 MST_3B4S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST066">
                <CommandLine>python Tests\Display_Port\DP_MST\sst_unplug_mst_plug_full_topology.py -mipi_a -dp_d -plug_topologies SST_TP_1 MST_3B4S</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_1_input_mst_disable_enable_nontiled_tiled_switching.py" Owner="akumarv" Priority="P3" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST067">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_mst_disable_enable_nontiled_tiled_switching.py -edp_a -dp_b -plug_topologies SST_TP_3 MST_TILED_2 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_1_input_mst_plug_unplug_during_power_event_nontiled_to_tiled.py" Owner="akumarv" Priority="P3" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST068">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_mst_plug_unplug_during_power_event_nontiled_to_tiled.py -edp_a -dp_b -dp_c -plug_topologies MST_TILED_2 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST069">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_mst_plug_unplug_during_power_event_nontiled_to_tiled.py -mipi_a -dp_d -dp_e -plug_topologies MST_TILED_2 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST070">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_mst_plug_unplug_during_power_event_nontiled_to_tiled.py -edp_a -dp_b -dp_d -plug_topologies MST_TILED_2 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_1_input_mst_plug_unplug_nontiled_to_tiled.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST071">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_mst_plug_unplug_nontiled_to_tiled.py -edp_a -dp_b -plug_topologies MST_TILED_2 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_1_input_sst_1_input_mst_plug_unplug_during_power_event_nontiled_to_tiled.py" Owner="akumarv" Priority="P3" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST072">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_sst_1_input_mst_plug_unplug_during_power_event_nontiled_to_tiled.py -edp_a -dp_b -dp_c -plug_topologies SST_TP_5 MST_TILED_3 SST_TP_6 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_1_input_sst_1_input_mst_plug_unplug_nontiled_to_tiled.py" Owner="akumarv" Priority="P3" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST073">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_sst_1_input_mst_plug_unplug_nontiled_to_tiled.py -edp_a -dp_b -dp_c -plug_topologies SST_TP_5 MST_TILED_3 SST_TP_6 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST074">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_sst_1_input_mst_plug_unplug_nontiled_to_tiled.py -edp_a -dp_b -dp_d -plug_topologies SST_TP_5 MST_TILED_3 SST_TP_6 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_1_input_sst_and_1_input_mst_plug_unplug_different_panel.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST075">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_sst_and_1_input_mst_plug_unplug_different_panel.py -edp_a -dp_b -dp_c -plug_topologies SST_TP_5 MST_TILED_3 SST_TP_6 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST076">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_sst_and_1_input_mst_plug_unplug_different_panel.py -edp_a -dp_b -dp_d -plug_topologies SST_TP_5 MST_TILED_3 SST_TP_6 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_1_input_sst_plug_unplug_during_power_event_nontiled_to_tiled.py" Owner="akumarv" Priority="P3" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST077">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_sst_plug_unplug_during_power_event_nontiled_to_tiled.py -edp_a -dp_b -plug_topologies SST_TP_4 SST_TP_5 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;ADLP;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_1_input_sst_plug_unplug_nontiled_to_tiled.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST078">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_sst_plug_unplug_nontiled_to_tiled.py -edp_a -dp_b -dp_c -plug_topologies SST_TP_4 SST_TP_5 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST079">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_1_input_sst_plug_unplug_nontiled_to_tiled.py -edp_a -dp_b -dp_d -plug_topologies SST_TP_4 SST_TP_5 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_2_inputs_different_mst_plug_unplug_during_power_event_nontiled_to_tiled.py" Owner="akumarv" Priority="P3" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST081">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_different_mst_plug_unplug_during_power_event_nontiled_to_tiled.py -edp_a -dp_b -dp_c -plug_topologies MST_TILED_2 MST_TILED_1 MST_TILED_2 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST082">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_different_mst_plug_unplug_during_power_event_nontiled_to_tiled.py -mipi_a -dp_d -dp_e -plug_topologies MST_TILED_2 MST_TILED_1 MST_TILED_2 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST083">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_different_mst_plug_unplug_during_power_event_nontiled_to_tiled.py -edp_a -dp_b -dp_d -plug_topologies MST_TILED_2 MST_TILED_1 MST_TILED_2 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_2_inputs_different_mst_plug_unplug_nontiled_to_tiled.py" Owner="akumarv" Priority="P3" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST084">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_different_mst_plug_unplug_nontiled_to_tiled.py -edp_a -dp_b -dp_c -plug_topologies MST_TILED_2 MST_TILED_1 MST_TILED_2 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_2_inputs_same_mst_disable_enable_nontiled_tiled_switching.py" Owner="akumarv" Priority="P3" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST085">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_same_mst_disable_enable_nontiled_tiled_switching.py -edp_a -dp_b -dp_c -plug_topologies MST_TILED_2 MST_TILED_2 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST086">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_same_mst_disable_enable_nontiled_tiled_switching.py -mipi_a -dp_d -dp_e -plug_topologies MST_TILED_2 MST_TILED_2 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST087">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_same_mst_disable_enable_nontiled_tiled_switching.py -edp_a -dp_b -dp_d -plug_topologies MST_TILED_2 MST_TILED_2 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_2_inputs_same_mst_plug_unplug_different_panel.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST088">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_same_mst_plug_unplug_different_panel.py -edp_a -dp_b -dp_c -plug_topologies SST_TP_5 SST_TP_6 SST_TP_3 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST089">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_same_mst_plug_unplug_different_panel.py -edp_a -dp_b -dp_d -plug_topologies SST_TP_5 SST_TP_6 SST_TP_3 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_2_inputs_same_mst_plug_unplug_nontiled_to_tiled.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST090">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_2_inputs_same_mst_plug_unplug_nontiled_to_tiled.py -edp_a -dp_b -dp_c -plug_topologies MST_TILED_2 MST_TILED_2 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_disable_enable_2_pipe_to_1_pipe_tiled.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST091">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_disable_enable_2_pipe_to_1_pipe_tiled.py -edp_a -dp_b -dp_c -plug_topologies SST_TP_5 SST_TP_6 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_disable_enable_tiled_to_nontiled_switching.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST092">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_disable_enable_tiled_to_nontiled_switching.py -edp_a -dp_b -dp_c -plug_topologies SST_TP_5 SST_TP_6 MST_TILED_1</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST093">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_disable_enable_tiled_to_nontiled_switching.py -edp_a -dp_b -dp_d -plug_topologies SST_TP_5 SST_TP_6 MST_TILED_1</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_disable_enable_tiled_to_tiled.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST094">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_disable_enable_tiled_to_tiled.py -edp_a -dp_b -dp_c -plug_topologies MST_TILED_1 SST_TP_5 SST_TP_6 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>Deployed@KBL_SOC;GLK_SOC;ICL_SOC</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST095">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_disable_enable_tiled_to_tiled.py -mipi_a -dp_d -dp_e -plug_topologies MST_TILED_1 SST_TP_5 SST_TP_6 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>LKF1</Platform>
                <TestEnvironment>LKF1_SOC;LKF1_DOD;LKF1_SIM;LKF1_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST096">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_disable_enable_tiled_to_tiled.py -edp_a -dp_b -dp_d -plug_topologies MST_TILED_1 SST_TP_5 SST_TP_6 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2019.WW27.4" Name="tiled_plug_unplug_during_power_events_tiled_nontiled_switching.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST097">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_plug_unplug_during_power_events_tiled_nontiled_switching.py -edp_a -dp_b -dp_c -plug_topologies SST_TP_5 SST_TP_6 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST98">
                <CommandLine>python Tests\Display_Port\DP_MST\tiled_plug_unplug_during_power_events_tiled_nontiled_switching.py -edp_a -dp_b -dp_d -plug_topologies SST_TP_5 SST_TP_6 MST_TILED_1 -config SINGLE</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ICL;TGL;ADLS;JSL;DG1;EHL;RKL;DG2</Platform>
                <TestEnvironment>ICL_SOC;ICL_DOD;ICL_SIM;ICL_EMU;TGL_SOC;TGL_DOD;TGL_SIM;TGL_EMU;ADLS_SOC;ADLS_DOD;ADLS_SIM;ADLS_EMU;JSL_SOC;JSL_DOD;JSL_SIM;JSL_EMU;DG1_SOC;DG1_DOD;DG1_SIM;DG1_EMU;EHL_SOC;EHL_DOD;EHL_SIM;EHL_EMU;RKL_SOC;RKL_DOD;RKL_SIM;RKL_EMU;DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
        <Test LastModifiedWW="2020.WW27.4" Name="mst_apply_all_config.py" Owner="akumarv" Priority="P1" Version="1">
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST099">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_apply_all_config.py -edp_a -dp_b -plug_topologies MST_1B1M_DP2 -config EXTENDED</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>DG2</Platform>
                <TestEnvironment>DG2_SOC;DG2_DOD;DG2_SIM;DG2_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
            <TestInstance Grids="CI;PreETM;ETM" Id="DPMST100">
                <CommandLine>python Tests\Display_Port\DP_MST\mst_apply_all_config.py -edp_a -dp_f_tc -plug_topologies MST_1B1M_DP2 -config EXTENDED</CommandLine>
                <OS>WinRS5;19H1;19H2;20H1</OS>
                <Platform>ADLP</Platform>
                <TestEnvironment>ADLP_SOC;ADLP_DOD;ADLP_SIM;ADLP_EMU</TestEnvironment>
                <ExecutionTime_mm>0</ExecutionTime_mm>
                <AdditionalTag>NONE</AdditionalTag>
                <QualificationStatus>NONE</QualificationStatus>
            </TestInstance>
        </Test>
    </Feature>
</Display_Automation_2.0>
