--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
init        |    2.716(R)|      SLOW  |    0.779(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
rows<0>     |         6.901(R)|      SLOW  |         2.841(R)|      FAST  |clk_BUFGP         |   0.000|
rows<1>     |         6.904(R)|      SLOW  |         2.844(R)|      FAST  |clk_BUFGP         |   0.000|
rows<2>     |         6.898(R)|      SLOW  |         2.838(R)|      FAST  |clk_BUFGP         |   0.000|
rows<3>     |         6.901(R)|      SLOW  |         2.841(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock cols<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
n<0>        |         9.198(F)|      SLOW  |         4.200(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<1>        |         8.900(F)|      SLOW  |         4.035(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<2>        |         9.205(F)|      SLOW  |         4.198(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<3>        |         9.208(F)|      SLOW  |         4.201(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock cols<1> to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
n<0>        |         9.287(F)|      SLOW  |         4.102(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<1>        |         8.989(F)|      SLOW  |         3.937(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<2>        |         9.294(F)|      SLOW  |         4.100(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<3>        |         9.297(F)|      SLOW  |         4.103(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock cols<2> to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
n<0>        |         9.332(F)|      SLOW  |         4.233(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<1>        |         9.034(F)|      SLOW  |         4.068(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<2>        |         9.339(F)|      SLOW  |         4.231(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<3>        |         9.342(F)|      SLOW  |         4.234(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock cols<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                        | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)       | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------+--------+
n<0>        |         9.164(F)|      SLOW  |         4.121(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<1>        |         8.866(F)|      SLOW  |         3.956(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<2>        |         9.171(F)|      SLOW  |         4.119(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
n<3>        |         9.174(F)|      SLOW  |         4.122(F)|      FAST  |rows[3]_cols[3]_MUX_54_o|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.349|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cols<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.152|         |
cols<0>        |         |         |    1.595|    2.007|
cols<1>        |         |         |    1.662|    2.007|
cols<2>        |         |         |    1.722|    2.007|
cols<3>        |         |         |    1.546|    2.007|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cols<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.152|         |
cols<0>        |         |         |    1.741|    2.007|
cols<1>        |         |         |    1.808|    2.007|
cols<2>        |         |         |    1.868|    2.007|
cols<3>        |         |         |    1.692|    2.007|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cols<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.152|         |
cols<0>        |         |         |    1.534|    2.007|
cols<1>        |         |         |    1.601|    2.007|
cols<2>        |         |         |    1.661|    2.007|
cols<3>        |         |         |    1.485|    2.007|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cols<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.152|         |
cols<0>        |         |         |    1.686|    2.007|
cols<1>        |         |         |    1.753|    2.007|
cols<2>        |         |         |    1.813|    2.007|
cols<3>        |         |         |    1.637|    2.007|
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul 24 18:29:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 753 MB



