# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831236

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 3544  
				add                 sp, sp, t1
i0000000000:	li                  x29, 10   
i0000000001:	sw                  s4, 0(sp)           
i0000000002:	sllw                t2, s8, t3
i0000000003:	fence                         
i0000000004:	rem                 t6, a6, a1
i0000000005:	div                 a1, a2, s11
i0000000006:	xori                s0, t6, -1309
i0000000007:	srai                a5, a5, 6 
				la                  sp, begin_signature
				li                  t1, 6256  
				add                 sp, sp, t1
i0000000008:	sw                  a0, 44(sp)          
i0000000009:	rem                 a1, a1, a1
i000000000a:	addi                a5, a5, -22
i000000000b:	divuw               a0, a7, s1
				la                  sp, begin_signature
				li                  t1, 4896  
				add                 sp, sp, t1
i000000000c:	lw                  a2, 64(sp)          
i000000000d:	srai                a1, a1, 6 
i000000000e:	srai                a4, a4, 5 
i000000000f:	addi                a4, sp, 120
i0000000010:	mulw                zero, zero, s6
				la                  sp, begin_signature
				li                  t1, 6600  
				add                 sp, sp, t1
i0000000011:	sw                  s0, 24(sp)          
i0000000012:	lui                 s10, 15   
i0000000013:	addi                a3, sp, 100
i0000000014:	srli                s0, s0, 7 
i0000000015:	subw                a2, a2, a3
i0000000016:	fence                         
i0000000017:	divw                s6, s0, a4
i0000000018:	lui                 s9, 491777
i0000000019:	lui                 s4, 31    
i000000001a:	srli                a1, a5, 24
i000000001b:	sd                  a5, -1696(sp)       
i000000001c:	lwu                 t3, -1436(sp)       
i000000001d:	sd                  s1, 40(sp)          
				la                  sp, begin_signature
				li                  t1, 5648  
				add                 sp, sp, t1
i000000001e:	lh                  a3, 1040(sp)        
i000000001f:	addi                a1, a1, -23
i0000000020:	subw                a5, a5, s1
i0000000021:	srli                s0, s0, 14
i0000000022:	fence                         
i0000000023:	mulh                t2, s0, s0
i0000000024:	divu                s4, tp, a0
				la                  sp, begin_signature
				li                  t1, 4656  
				add                 sp, sp, t1
i0000000025:	lw                  a5, 4(sp)           
i0000000026:	mulw                a1, s1, s8
i0000000027:	ld                  a1, 208(sp)         
i0000000028:	xor                 a2, a2, a0
				la                  sp, begin_signature
				li                  t1, 10616 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 4040  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 2424  
				add                 sp, sp, t1
				sw                  a5, 1604(sp)        
				lwu                 s0, -1084(sp)       
				lw                  s0, 0(sp)           
				srai                s1, s1, 11
				fence                         
				sw                  a4, 36(sp)          
				addiw               s5, s11, 241
	
b0000000029:
				la                  x17, i0000000034    
				jalr                x10, x17, 0         
	
				sraw                t2, s3, a6
				srai                a4, a4, 15
				remw                s5, s7, s6
				subw                s1, s1, s1
				fence                         
				addi                s8, zero, 15
				srai                a4, a4, 29
i0000000029:	addi                a1, sp, 24
i000000002a:	lb                  s11, 1200(sp)       
i000000002b:	divuw               a5, s0, s0
i000000002c:	sd                  s6, 176(sp)         
i000000002d:	sd                  a6, 144(sp)         
i000000002e:	addiw               a2, a2, -21
i000000002f:	addi                sp, sp, -176
				la                  sp, begin_signature
				li                  t1, 14096 
				add                 sp, sp, t1
i0000000030:	lwu                 s2, 2012(sp)        
i0000000031:	addi                a1, sp, 4 
i0000000032:	addiw               a4, a4, -2
i0000000033:	srai                s1, s1, 3 
i0000000034:	add                 a7, a7, t0
i0000000035:	add                 t3, t3, a1
i0000000036:	lwu                 s1, -720(sp)        
i0000000037:	mulw                a1, a5, a5
i0000000038:	div                 s0, s10, tp
i0000000039:	addw                s2, a5, a1
i000000003a:	sll                 a6, tp, t1
i000000003b:	addi                sp, sp, 96
i000000003c:	sb                  s3, -1340(sp)       
i000000003d:	remu                a1, s0, a5
i000000003e:	sraw                a2, s0, a1
i000000003f:	sd                  a1, 8(sp)           
i0000000040:	andi                a5, a5, -29
i0000000041:	fence                         
i0000000042:	lw                  a1, 1764(sp)        
i0000000043:	addiw               a0, a0, -26
i0000000044:	addi                a3, a3, -8
i0000000045:	addi                a5, t2, -1090
i0000000046:	lui                 tp, 471605
i0000000047:	sd                  a6, 216(sp)         
i0000000048:	sltu                a3, a1, a1
i0000000049:	srlw                a1, t3, a4
i000000004a:	addi                sp, sp, -384
i000000004b:	mulh                s3, a2, a2
i000000004c:	lw                  a5, 684(sp)         
i000000004d:	add                 s0, a2, a5
i000000004e:	srli                s0, s0, 12
i000000004f:	mulw                a2, a4, s10
i0000000050:	addi                t1, zero, -31
				li                  x22, 9    
				li                  x29, 10   
				la                  sp, begin_signature
				li                  t1, 5152  
				add                 sp, sp, t1
				addi                a5, sp, 436
				addi                sp, sp, -240
				add                 a4, a4, a5
				srlw                s0, s2, t3
				fence.i                       
				sb                  s0, -767(sp)        
				addi                sp, sp, -144
	
b0000000051:
				pre_branch_macro                        
				bge                 x22, x29, i000000006f
				post_branch_macro                       
	
				fence                         
				addi                s1, sp, 128
				subw                s11, a4, a5
				ld                  a6, -2000(sp)       
				sraiw               s8, s10, 9
				lbu                 a5, 1793(sp)        
				srli                s1, s1, 2 
				li                  x29, 10   
i0000000051:	lw                  a3, 36(sp)          
i0000000052:	remuw               a1, a1, a5
i0000000053:	andi                a5, a5, 5 
i0000000054:	addw                a5, s1, a7
i0000000055:	remu                s0, s0, a2
i0000000056:	lw                  a1, 44(sp)          
i0000000057:	fence                         
i0000000058:	addi                a3, sp, 300
i0000000059:	mulw                s0, a1, a1
i000000005a:	sd                  s0, 32(sp)          
i000000005b:	lw                  zero, 112(sp)       
i000000005c:	addi                a1, sp, 480
i000000005d:	addi                s1, sp, 296
i000000005e:	lui                 tp, 8     
i000000005f:	addw                a4, a4, a1
				la                  sp, begin_signature
				li                  t1, 5856  
				add                 sp, sp, t1
i0000000060:	sw                  a5, 60(sp)          
i0000000061:	srai                a4, a4, 16
i0000000062:	sw                  s7, 56(sp)          
i0000000063:	lwu                 s0, -912(sp)        
				la                  sp, begin_signature
				li                  t1, 5208  
				add                 sp, sp, t1
i0000000064:	ld                  s0, 48(sp)          
i0000000065:	ld                  a5, 56(sp)          
i0000000066:	fence                         
				la                  sp, begin_signature
				li                  t1, 13072 
				add                 sp, sp, t1
i0000000067:	lw                  a1, 72(sp)          
				la                  sp, begin_signature
				li                  t1, 12560 
				add                 sp, sp, t1
i0000000068:	ld                  s8, -360(sp)        
i0000000069:	addi                a4, sp, 448
i000000006a:	srai                a5, a5, 18
i000000006b:	divuw               t0, s3, a0
i000000006c:	remw                gp, s0, a5
i000000006d:	divw                s11, a1, a5
i000000006e:	mulw                a5, s6, t0
i000000006f:	fence                         
i0000000070:	addi                a1, sp, 204
i0000000071:	addi                sp, sp, 64
i0000000072:	fence                         
i0000000073:	add                 s0, s0, tp
i0000000074:	fsrmi               x0, 6     
i0000000075:	ld                  s1, 96(sp)          
i0000000076:	addw                s0, s0, a0
i0000000077:	lui                 t0, 17    
i0000000078:	fence                         
i0000000079:	lh                  s7, -870(sp)        
				li                  x24, 9    
				addi                a5, sp, 164
				add                 zero, zero, t3
				fence                         
				srai                s1, s1, 2 
				srli                a4, a4, 11
				or                  t6, a4, s0
				xori                s2, s4, -1586
	
b000000007a:
				pre_branch_macro                        
				blt                 x29, x24, i000000005d
				post_branch_macro                       
	
				addi                s0, sp, 348
				sw                  a4, 96(sp)          
				mulhsu              zero, a4, a4
				ld                  t3, -1456(sp)       
				subw                a6, s7, s11
				ld                  zero, -1320(sp)     
				addi                s1, sp, 144
				li                  x29, 10   
i000000007a:	remuw               s0, a2, s7
i000000007b:	mulhsu              zero, s10, s2
i000000007c:	andi                s0, a5, -190
i000000007d:	slliw               s1, a1, 13
i000000007e:	mulh                s11, a2, s4
i000000007f:	fence.i                       
i0000000080:	srli                a3, a3, 10
i0000000081:	ld                  a5, 16(sp)          
i0000000082:	addi                a1, sp, 148
i0000000083:	addi                a0, sp, 276
i0000000084:	sll                 s2, t6, s2
i0000000085:	divw                s8, s6, a7
				la                  sp, begin_signature
				li                  t1, 8232  
				add                 sp, sp, t1
i0000000086:	lhu                 a1, -64(sp)         
i0000000087:	fence.i                       
i0000000088:	addiw               a1, s4, 32
i0000000089:	addi                sp, sp, 224
i000000008a:	addi                sp, sp, -336
i000000008b:	srai                a5, a5, 6 
i000000008c:	addi                a5, sp, 136
i000000008d:	remw                a4, a5, a1
i000000008e:	sd                  a2, 32(sp)          
i000000008f:	add                 a5, zero, a5
i0000000090:	lw                  a5, 40(sp)          
i0000000091:	divuw               a5, s11, t2
i0000000092:	srai                s0, s0, 13
				la                  sp, begin_signature
				li                  t1, 5864  
				add                 sp, sp, t1
i0000000093:	lw                  s0, 8(sp)           
i0000000094:	divu                s5, s0, a5
i0000000095:	sltiu               a1, s10, -1631
i0000000096:	ld                  a2, 112(sp)         
i0000000097:	divw                a1, a1, a1
i0000000098:	remw                s0, a6, s1
i0000000099:	sd                  a3, 1648(sp)        
i000000009a:	sraiw               a1, a0, 5 
i000000009b:	srai                a1, a1, 6 
i000000009c:	lw                  a2, 40(sp)          
i000000009d:	ld                  a5, 136(sp)         
i000000009e:	remw                a2, a5, a5
i000000009f:	addiw               a6, s0, -1754
				la                  sp, begin_signature
				li                  t1, 13248 
				add                 sp, sp, t1
i00000000a0:	lbu                 s0, -781(sp)        
i00000000a1:	srai                a5, a5, 2 
				li                  x27, 10   
				li                  x29, 10   
				addi                a4, sp, 468
				addi                sp, sp, -160
				srli                s0, s0, 2 
				lb                  s10, -889(sp)       
				srlw                s6, a5, a4
				fence                         
				ld                  s0, 0(sp)           
	
b00000000a2:
				pre_branch_macro                        
				bne                 x29, x27, i00000000c0
				post_branch_macro                       
	
				mul                 tp, t3, s1
				ld                  s2, 168(sp)         
				srliw               s0, s3, 5 
				sd                  a5, -640(sp)        
