# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab3.srcs/sources_1/new/ConnectionBoard.v" \
"../../../../lab3.srcs/sources_1/new/sccpu.v" \
"../../../../lab3.srcs/sources_1/new/scdatamem.v" \
"../../../../lab3.srcs/sources_1/new/scinstmem.v" \
"../../../../lab3.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
