Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Mar 21 17:59:32 2022
| Host         : PC-096 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.604        0.000                      0                  204        0.142        0.000                      0                  204        9.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.604        0.000                      0                  204        0.142        0.000                      0                  204        9.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.604ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.704ns (18.127%)  route 3.180ns (81.873%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.656     9.254    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.560    24.918    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[17]/C
                         clock pessimism              0.431    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    24.858    ce_gen_i/clk_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 15.604    

Slack (MET) :             15.604ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.704ns (18.127%)  route 3.180ns (81.873%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.656     9.254    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.560    24.918    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[18]/C
                         clock pessimism              0.431    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X36Y60         FDRE (Setup_fdre_C_R)       -0.429    24.858    ce_gen_i/clk_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                 15.604    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.704ns (18.380%)  route 3.126ns (81.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.602     9.200    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/clk_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.562    24.920    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/clk_sig_reg[1]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/clk_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.704ns (18.380%)  route 3.126ns (81.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.602     9.200    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/clk_sig_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.562    24.920    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/clk_sig_reg[2]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/clk_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.704ns (18.380%)  route 3.126ns (81.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.602     9.200    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/clk_sig_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.562    24.920    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/clk_sig_reg[3]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/clk_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.657ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.704ns (18.380%)  route 3.126ns (81.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.602     9.200    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/clk_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.562    24.920    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  ce_gen_i/clk_sig_reg[4]/C
                         clock pessimism              0.428    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    24.857    ce_gen_i/clk_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 15.657    

Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.704ns (18.564%)  route 3.088ns (81.436%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.564     9.163    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[10]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 15.693    

Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.704ns (18.564%)  route 3.088ns (81.436%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.564     9.163    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[11]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 15.693    

Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.704ns (18.564%)  route 3.088ns (81.436%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.564     9.163    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[12]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 15.693    

Slack (MET) :             15.693ns  (required time - arrival time)
  Source:                 ce_gen_i/clk_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ce_gen_i/clk_sig_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.704ns (18.564%)  route 3.088ns (81.436%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.736     5.370    ce_gen_i/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  ce_gen_i/clk_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.456     5.826 f  ce_gen_i/clk_sig_reg[0]/Q
                         net (fo=3, routed)           1.607     7.433    ce_gen_i/clk_sig[0]
    SLICE_X37Y60         LUT3 (Prop_lut3_I2_O)        0.124     7.557 f  ce_gen_i/clk_sig[18]_i_4/O
                         net (fo=1, routed)           0.917     8.474    ce_gen_i/clk_sig[18]_i_4_n_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I2_O)        0.124     8.598 r  ce_gen_i/clk_sig[18]_i_1/O
                         net (fo=19, routed)          0.564     9.163    ce_gen_i/clk_sig[18]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.561    24.919    ce_gen_i/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  ce_gen_i/clk_sig_reg[9]/C
                         clock pessimism              0.428    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.429    24.856    ce_gen_i/clk_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 15.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.585     1.463    stopwatch_i/CLK
    SLICE_X39Y58         FDRE                                         r  stopwatch_i/cnt_0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  stopwatch_i/cnt_0_reg_reg[0]/Q
                         net (fo=6, routed)           0.099     1.703    stopwatch_i/cnt_0_reg[0]
    SLICE_X38Y58         FDRE                                         r  stopwatch_i/cnt_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.855     1.980    stopwatch_i/CLK
    SLICE_X38Y58         FDRE                                         r  stopwatch_i/cnt_0_reg[0]/C
                         clock pessimism             -0.504     1.476    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.085     1.561    stopwatch_i/cnt_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.109%)  route 0.130ns (47.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    stopwatch_i/CLK
    SLICE_X40Y59         FDRE                                         r  stopwatch_i/cnt_3_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  stopwatch_i/cnt_3_reg_reg[0]/Q
                         net (fo=5, routed)           0.130     1.736    stopwatch_i/cnt_3_reg[0]
    SLICE_X38Y58         FDRE                                         r  stopwatch_i/cnt_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.855     1.980    stopwatch_i/CLK
    SLICE_X38Y58         FDRE                                         r  stopwatch_i/cnt_3_reg[0]/C
                         clock pessimism             -0.481     1.499    
    SLICE_X38Y58         FDRE (Hold_fdre_C_D)         0.063     1.562    stopwatch_i/cnt_3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 gen_btn_in[3].btn_in_inst/sync_reg_i/sig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[3].btn_in_inst/debouncer_i/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.830%)  route 0.101ns (38.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.586     1.464    gen_btn_in[3].btn_in_inst/sync_reg_i/CLK
    SLICE_X38Y56         FDRE                                         r  gen_btn_in[3].btn_in_inst/sync_reg_i/sig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  gen_btn_in[3].btn_in_inst/sync_reg_i/sig_out_reg/Q
                         net (fo=1, routed)           0.101     1.729    gen_btn_in[3].btn_in_inst/debouncer_i/D[0]
    SLICE_X37Y57         FDRE                                         r  gen_btn_in[3].btn_in_inst/debouncer_i/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.855     1.980    gen_btn_in[3].btn_in_inst/debouncer_i/CLK
    SLICE_X37Y57         FDRE                                         r  gen_btn_in[3].btn_in_inst/debouncer_i/shreg_reg[0]/C
                         clock pessimism             -0.501     1.479    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.071     1.550    gen_btn_in[3].btn_in_inst/debouncer_i/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 stopwatch_i/cnt_2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stopwatch_i/cnt_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.584     1.462    stopwatch_i/CLK
    SLICE_X39Y60         FDRE                                         r  stopwatch_i/cnt_2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  stopwatch_i/cnt_2_reg_reg[2]/Q
                         net (fo=5, routed)           0.119     1.722    stopwatch_i/cnt_2_reg[2]
    SLICE_X38Y60         FDRE                                         r  stopwatch_i/cnt_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.854     1.979    stopwatch_i/CLK
    SLICE_X38Y60         FDRE                                         r  stopwatch_i/cnt_2_reg[2]/C
                         clock pessimism             -0.504     1.475    
    SLICE_X38Y60         FDRE (Hold_fdre_C_D)         0.063     1.538    stopwatch_i/cnt_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/debouncer_i/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    gen_btn_in[0].btn_in_inst/debouncer_i/CLK
    SLICE_X41Y59         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  gen_btn_in[0].btn_in_inst/debouncer_i/btn_out_reg/Q
                         net (fo=3, routed)           0.128     1.734    gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg_0
    SLICE_X41Y59         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.857     1.982    gen_btn_in[0].btn_in_inst/edge_detector_i/CLK
    SLICE_X41Y59         FDRE                                         r  gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.071     1.536    gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.585     1.463    gen_btn_in[0].btn_in_inst/debouncer_i/CLK
    SLICE_X37Y57         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[0]/Q
                         net (fo=2, routed)           0.113     1.717    gen_btn_in[0].btn_in_inst/debouncer_i/shreg[0]
    SLICE_X37Y57         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.855     1.980    gen_btn_in[0].btn_in_inst/debouncer_i/CLK
    SLICE_X37Y57         FDRE                                         r  gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[1]/C
                         clock pessimism             -0.517     1.463    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.047     1.510    gen_btn_in[0].btn_in_inst/debouncer_i/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    seg_disp_driver_i/clk
    SLICE_X40Y58         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.091     1.684    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.099     1.783 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.783    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.857     1.982    seg_disp_driver_i/clk
    SLICE_X40Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.092     1.557    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 gen_btn_in[3].btn_in_inst/debouncer_i/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    gen_btn_in[3].btn_in_inst/debouncer_i/CLK
    SLICE_X42Y59         FDRE                                         r  gen_btn_in[3].btn_in_inst/debouncer_i/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  gen_btn_in[3].btn_in_inst/debouncer_i/btn_out_reg/Q
                         net (fo=3, routed)           0.116     1.745    gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg_0
    SLICE_X42Y59         FDRE                                         r  gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.857     1.982    gen_btn_in[3].btn_in_inst/edge_detector_i/CLK
    SLICE_X42Y59         FDRE                                         r  gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.053     1.518    gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    seg_disp_driver_i/clk
    SLICE_X40Y58         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.092     1.685    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X40Y58         LUT3 (Prop_lut3_I1_O)        0.099     1.784 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X40Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.857     1.982    seg_disp_driver_i/clk
    SLICE_X40Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.091     1.556    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.030%)  route 0.158ns (45.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.587     1.465    seg_disp_driver_i/clk
    SLICE_X40Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=10, routed)          0.158     1.764    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.809 r  seg_disp_driver_i/disp_dig_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    seg_disp_driver_i/disp_dig_s[1]
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.857     1.982    seg_disp_driver_i/clk
    SLICE_X41Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[1]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.092     1.573    seg_disp_driver_i/disp_dig_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y58    FSM_i/FSM_sequential_pres_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y58    FSM_i/FSM_sequential_pres_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y58    FSM_i/FSM_sequential_pres_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y58    FSM_i/cnt_EN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y58    FSM_i/cnt_rst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y58    FSM_i/disp_EN_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y58    ce_gen_i/ce_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y60    ce_gen_i/clk_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y58    ce_gen_i/clk_sig_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56    ce_gen_i/clk_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56    ce_gen_i/clk_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56    ce_gen_i/clk_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y56    ce_gen_i/clk_sig_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    gen_btn_in[0].btn_in_inst/sync_reg_i/sig_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    gen_btn_in[0].btn_in_inst/sync_reg_i/sig_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    gen_btn_in[3].btn_in_inst/sync_reg_i/sig_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y56    gen_btn_in[3].btn_in_inst/sync_reg_i/sig_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    gen_btn_in[0].btn_in_inst/debouncer_i/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    gen_btn_in[0].btn_in_inst/edge_detector_i/edge_pos_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    gen_btn_in[0].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    gen_btn_in[3].btn_in_inst/debouncer_i/btn_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    gen_btn_in[3].btn_in_inst/edge_detector_i/edge_pos_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y59    gen_btn_in[3].btn_in_inst/edge_detector_i/sig_in_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/clk_en_seg_reg/C



