INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab9_PWM/lab9_PWM.srcs/sources_1/imports/new/duty_cycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Generator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/logtel/lab9_PWM/lab9_PWM.srcs/sim_1/imports/new/duty_cycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Generator_TB'
