$date
	Wed Jun 11 19:21:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pri_enc_4to2_tb $end
$var wire 1 ! q1 $end
$var wire 1 " q0 $end
$var reg 1 # d0 $end
$var reg 1 $ d1 $end
$var reg 1 % d2 $end
$var reg 1 & d3 $end
$scope module m $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end
$var reg 1 " q0 $end
$var reg 1 ! q1 $end
$upscope $end
$scope task init_val_test $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#5
0!
0"
1#
#10
1"
1$
0#
#15
1!
0"
1%
0$
#20
1"
1&
0%
#25
