# EECS251LA: Digital Circuits Lab
Project report on design of a RISC-V 3-stage pipelined CPU for EECS251A class at UC Berkeley
