[2025-08-03 08:55:00] core.schema_system.enhanced_base_agent - ERROR - ❌ analyze_code_quality 参数修复失败
[2025-08-03 08:55:44] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败 (0.07s): None
[2025-08-03 08:55:44] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败，标记为永久失败
[2025-08-03 08:55:44] core.schema_system.enhanced_base_agent - ERROR - ❌ 关键工具永久失败: run_simulation，停止后续工具执行
[2025-08-03 08:56:50] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败 (0.06s): None
[2025-08-03 08:56:50] core.schema_system.enhanced_base_agent - ERROR - ❌ run_simulation 执行失败，标记为永久失败
[2025-08-03 08:56:50] core.schema_system.enhanced_base_agent - ERROR - ❌ 关键工具永久失败: run_simulation，停止后续工具执行
ed statement
file_workspace/testbenches/testbench_adder_16bit.v:95: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:95: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:96: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:96: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:75: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:111: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:111: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:112: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:112: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:113: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:113: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:121: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:121: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:122: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:122: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:123: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:123: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:102: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:138: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:138: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:139: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:139: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:140: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:140: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:148: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:148: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:149: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:149: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:150: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:150: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:129: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:165: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:165: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:166: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:166: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:167: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:167: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:175: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:175: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:176: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:176: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:177: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:177: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:156: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:187: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:195: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:195: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:196: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:196: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:197: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:197: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:200: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:200: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:201: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:201: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:202: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:202: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:209: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:209: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:210: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:210: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:211: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:211: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:187: error: Incomprehensible for loop.
file_workspace/testbenches/testbench_adder_16bit.v:183: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.

[2025-08-03 08:55:44] Agent.enhanced_real_code_review_agent - ERROR - ❌ 仿真执行失败 (compilation): 编译失败: file_workspace/testbenches/testbench_adder_16bit.v:84: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:84: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:85: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:85: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:86: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:86: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:94: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:94: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:95: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:95: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:96: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:96: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:75: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:111: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:111: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:112: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:112: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:113: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:113: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:121: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:121: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:122: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:122: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:123: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:123: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:102: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:138: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:138: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:139: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:139: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:140: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:140: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:148: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:148: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:149: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:149: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:150: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:150: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:129: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:165: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:165: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:166: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:166: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:167: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:167: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:175: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:175: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:176: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:176: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:177: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:177: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:156: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:187: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:195: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:195: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:196: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:196: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:197: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:197: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:200: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:200: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:201: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:201: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:202: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:202: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:209: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:209: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:210: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:210: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:211: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:211: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:187: error: Incomprehensible for loop.
file_workspace/testbenches/testbench_adder_16bit.v:183: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.

[2025-08-03 08:56:50] Agent.enhanced_real_code_review_agent - ERROR - ❌ 编译失败，返回码: 68
[2025-08-03 08:56:50] Agent.enhanced_real_code_review_agent - ERROR - 编译错误: file_workspace/testbenches/testbench_adder_16bit.v:85: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:85: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:86: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:86: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:87: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:87: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:95: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:95: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:96: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:96: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:97: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:97: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:74: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:114: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:114: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:115: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:115: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:116: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:116: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:103: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:132: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:132: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:133: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:133: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:134: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:134: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:142: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:142: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:143: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:143: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:144: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:144: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:122: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:160: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:160: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:161: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:161: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:162: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:162: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:170: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:170: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:171: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:171: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:172: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:172: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:150: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:183: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:191: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:191: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:192: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:192: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:193: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:193: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:194: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:194: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:197: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:197: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:198: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:198: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:199: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:199: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:183: error: Incomprehensible for loop.
file_workspace/testbenches/testbench_adder_16bit.v:178: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.

[2025-08-03 08:56:50] Agent.enhanced_real_code_review_agent - ERROR - ❌ 仿真执行失败 (compilation): 编译失败: file_workspace/testbenches/testbench_adder_16bit.v:85: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:85: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:86: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:86: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:87: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:87: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:95: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:95: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:96: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:96: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:97: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:97: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:74: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:114: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:114: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:115: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:115: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:116: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:116: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:103: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:132: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:132: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:133: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:133: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:134: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:134: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:142: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:142: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:143: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:143: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:144: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:144: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:122: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:160: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:160: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:161: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:161: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:162: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:162: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:170: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:170: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:171: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:171: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:172: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:172: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:150: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:183: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:191: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:191: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:192: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:192: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:193: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:193: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:194: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:194: Syntax in assignment statement l-value.
file_workspace/testbenches/testbench_adder_16bit.v:197: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:197: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:198: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:198: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:199: syntax error
file_workspace/testbenches/testbench_adder_16bit.v:199: error: Malformed statement
file_workspace/testbenches/testbench_adder_16bit.v:183: error: Incomprehensible for loop.
file_workspace/testbenches/testbench_adder_16bit.v:178: error: Task body with multiple statements requires SystemVerilog.
file_workspace/testbenches/testbench_adder_16bit.v:1: error: Task body with multiple statements requires SystemVerilog.

