library verilog;
use verilog.vl_types.all;
entity parall_interf is
    port(
        sclk            : in     vl_logic;
        rst_n           : in     vl_logic;
        cs_n            : in     vl_logic;
        rd_n            : in     vl_logic;
        wr_n            : in     vl_logic;
        data            : inout  vl_logic_vector(15 downto 0);
        addr            : in     vl_logic_vector(7 downto 0)
    );
end parall_interf;
