;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @121, 103
	JMP 1, -6
	DJN 0, <-2
	MOV 501, 0
	MOV #501, 800
	SUB @121, 106
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	MOV 501, 0
	SUB #0, -40
	JMN -1, @-20
	JMP -0, <0
	SUB #0, -40
	JMP 0, #2
	JMN -1, @-20
	JMN -1, @-20
	MOV -1, <-20
	CMP @-412, <-11
	SUB @124, 506
	SUB @124, 506
	ADD -1, <-20
	CMP #-709, @-10
	CMP #-709, @-10
	SUB -700, 0
	SPL 0, <-2
	MOV -504, <-20
	MOV -504, <-20
	MOV -504, <-20
	SUB 501, 0
	SUB 270, 700
	SUB 501, 0
	SUB 270, 700
	SPL 0, <-2
	ADD #270, <1
	SPL 0, <-2
	JMP @-709, #-10
	SPL 0, <-2
	SPL 0, <-2
	SPL 300, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <-2
	SPL 0, <802
	CMP -207, <-128
	MOV -1, <-20
	MOV -67, <-20
	DJN -1, @-20
	ADD 84, @61
	ADD 84, @61
	SUB @0, @2
	SUB 0, 805
	SUB #0, 0
	SUB -7, <-129
	MOV 0, -0
	MOV -67, <-20
	SUB 0, 15
	SUB 0, 15
	SUB 100, 80
	MOV 1, <-1
	DAT #0, #1
	SUB 0, -0
	MOV 1, 0
	JMP @0
	SUB 1, 0
	ADD @127, 106
	SLT -67, <-20
	MOV 100, 80
	JMN @84, <61
	ADD #0, -33
	SUB @6, @2
	SLT -67, <-20
	SLT -67, <-20
	ADD 30, 9
	SLT -67, <-20
	SUB 100, 0
	SLT -67, <-20
	ADD 30, 9
	SLT #72, <292
	ADD 276, 60
	SUB -67, <-20
	MOV -68, <-20
	MOV -67, <-20
	SUB 1, 0
	SUB #82, @11
	SUB @10, 0
	CMP @127, 106
	MOV @127, 106
	SUB @0, @2
	SUB @0, @2
	MOV -67, <-20
	ADD 276, 60
	MOV -67, <-20
	MOV -67, <-20
