// Seed: 2044171965
module module_0 (
    output wand id_0,
    output tri module_0,
    input supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    output supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wire id_8
    , id_18,
    output tri1 id_9,
    input wire id_10,
    input supply1 id_11,
    input wand id_12,
    input tri1 id_13,
    output wire id_14,
    input supply0 id_15,
    input wand id_16
);
  wire id_19;
  ;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd93
) (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    output uwire id_3,
    input wand id_4,
    input tri0 id_5,
    input supply1 id_6,
    output wire id_7,
    output uwire id_8,
    output tri1 _id_9,
    input tri0 id_10,
    input supply0 id_11
);
  logic id_13;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_2,
      id_4,
      id_5,
      id_3,
      id_4,
      id_6,
      id_1,
      id_7,
      id_0,
      id_10,
      id_4,
      id_6,
      id_3,
      id_0,
      id_4
  );
  logic [id_9  (  -1  ) : 1] id_14;
endmodule
