

================================================================
== Vitis HLS Report for 'cpu_Pipeline_PROGRAM_LOOP'
================================================================
* Date:           Sat Jan 31 20:47:18 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        riscv_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PROGRAM_LOOP  |        ?|        ?|         7|          7|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 7, D = 7, States = { 2 3 4 5 7 6 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 8 
7 --> 6 
8 --> 9 10 2 
9 --> 11 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pc = alloca i32 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31]   --->   Operation 12 'alloca' 'pc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31]   --->   Operation 14 'store' 'store_ln31' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%pc_1 = load i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210]   --->   Operation 16 'load' 'pc_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %pc_1, i32 12, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42]   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.19ns)   --->   "%icmp_ln42 = icmp_eq  i20 %tmp, i20 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42]   --->   Operation 18 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %cleanup351.loopexit.exitStub.loopexit, void %cleanup.cont" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:42]   --->   Operation 19 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%pc_idx = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %pc_1, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:41]   --->   Operation 20 'partselect' 'pc_idx' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %pc_idx" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 21 'zext' 'zext_ln47' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 0, i64 %zext_ln47" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 22 'getelementptr' 'mem_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%insn = load i10 %mem_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 23 'load' 'insn' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 24 'specpipeline' 'specpipeline_ln47' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 25 'specloopname' 'specloopname_ln34' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] ( I:3.25ns O:3.25ns )   --->   "%insn = load i10 %mem_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47]   --->   Operation 26 'load' 'insn' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %insn" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:52]   --->   Operation 27 'trunc' 'opcode' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 7" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:53]   --->   Operation 28 'partselect' 'rd' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:54]   --->   Operation 29 'partselect' 'rs1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32, i32 %insn, i32 20" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:55]   --->   Operation 30 'partselect' 'rs2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:56]   --->   Operation 31 'partselect' 'func3' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%func7 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32, i32 %insn, i32 25" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:57]   --->   Operation 32 'partselect' 'func7' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.87ns)   --->   "%icmp_ln60 = icmp_eq  i7 %opcode, i7 51" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:60]   --->   Operation 33 'icmp' 'icmp_ln60' <Predicate = (icmp_ln42)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.99ns)   --->   "%func7_1 = select i1 %icmp_ln60, i7 %func7, i7 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:60]   --->   Operation 34 'select' 'func7_1' <Predicate = (icmp_ln42)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%funcx = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %func7_1, i3 %func3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:61]   --->   Operation 35 'bitconcatenate' 'funcx' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%immI = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %insn, i32 20, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:66]   --->   Operation 36 'partselect' 'immI' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i12 %immI" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:66]   --->   Operation 37 'sext' 'sext_ln66' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 7" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 38 'bitselect' 'tmp_4' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %insn, i32 8" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 39 'partselect' 'tmp_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %insn, i32 25, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 40 'partselect' 'tmp_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %insn, i32 7, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 41 'partselect' 'tmp_3' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%immS = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 42 'bitconcatenate' 'immS' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i12 %immS" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67]   --->   Operation 43 'sext' 'sext_ln67' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %insn, i32 25, i32 30" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68]   --->   Operation 44 'partselect' 'tmp_5' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68]   --->   Operation 45 'bitselect' 'tmp_6' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%imm_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_6, i1 %tmp_4, i6 %tmp_5, i4 %tmp_1, i1 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68]   --->   Operation 46 'bitconcatenate' 'imm_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i13 %imm_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68]   --->   Operation 47 'sext' 'sext_ln68' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32, i32 %insn, i32 21" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69]   --->   Operation 48 'partselect' 'tmp_s' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insn, i32 20" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69]   --->   Operation 49 'bitselect' 'tmp_8' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69]   --->   Operation 50 'partselect' 'tmp_9' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%imm_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i8.i1.i10.i1, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i1 %tmp_6, i8 %tmp_9, i1 %tmp_8, i10 %tmp_s, i1 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69]   --->   Operation 51 'bitconcatenate' 'imm_3' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32, i32 %insn, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:75]   --->   Operation 52 'partselect' 'tmp_7' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%imm_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_7, i12 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:75]   --->   Operation 53 'bitconcatenate' 'imm_4' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.06ns)   --->   "%switch_ln78 = switch i7 %opcode, void %sw.epilog, i7 19, void %sw.bb, i7 3, void %sw.bb, i7 103, void %sw.bb, i7 35, void %sw.bb71, i7 99, void %sw.bb72, i7 111, void %sw.bb73, i7 55, void %sw.bb74, i7 23, void %sw.bb74" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:78]   --->   Operation 54 'switch' 'switch_ln78' <Predicate = (icmp_ln42)> <Delay = 2.06>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %rs1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100]   --->   Operation 55 'zext' 'zext_ln100' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_addr = getelementptr i32 %reg_file, i64 0, i64 %zext_ln100" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100]   --->   Operation 56 'getelementptr' 'reg_file_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%src1 = load i5 %reg_file_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100]   --->   Operation 57 'load' 'src1' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %insn, i32 5, i32 6" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 58 'partselect' 'tmp_10' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i32 %insn" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 59 'trunc' 'trunc_ln101' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i1.i4, i2 %tmp_10, i1 1, i4 %trunc_ln101" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 60 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.87ns)   --->   "%icmp_ln101 = icmp_eq  i7 %or_ln, i7 51" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 61 'icmp' 'icmp_ln101' <Predicate = (icmp_ln42)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i5 %rs2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 62 'zext' 'zext_ln101' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%reg_file_addr_1 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln101" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 63 'getelementptr' 'reg_file_addr_1' <Predicate = (icmp_ln42 & icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%reg_file_load = load i5 %reg_file_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 64 'load' 'reg_file_load' <Predicate = (icmp_ln42 & icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.80>
ST_4 : Operation 65 [1/1] (2.06ns)   --->   "%br_ln96 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:96]   --->   Operation 65 'br' 'br_ln96' <Predicate = (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55)> <Delay = 2.06>
ST_4 : Operation 66 [1/1] (2.06ns)   --->   "%br_ln92 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:92]   --->   Operation 66 'br' 'br_ln92' <Predicate = (icmp_ln42 & opcode == 111)> <Delay = 2.06>
ST_4 : Operation 67 [1/1] (2.06ns)   --->   "%br_ln89 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:89]   --->   Operation 67 'br' 'br_ln89' <Predicate = (icmp_ln42 & opcode == 99)> <Delay = 2.06>
ST_4 : Operation 68 [1/1] (2.06ns)   --->   "%br_ln86 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:86]   --->   Operation 68 'br' 'br_ln86' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 2.06>
ST_4 : Operation 69 [1/1] (2.06ns)   --->   "%br_ln83 = br void %sw.epilog" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:83]   --->   Operation 69 'br' 'br_ln83' <Predicate = (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3) | (icmp_ln42 & opcode == 19)> <Delay = 2.06>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%imm_5 = phi i32 %imm_4, void %sw.bb74, i32 %imm_3, void %sw.bb73, i32 %sext_ln68, void %sw.bb72, i32 %sext_ln67, void %sw.bb71, i32 %sext_ln66, void %sw.bb, i32 0, void %cleanup.cont"   --->   Operation 70 'phi' 'imm_5' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 71 [1/2] ( I:3.25ns O:3.25ns )   --->   "%src1 = load i5 %reg_file_addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100]   --->   Operation 71 'load' 'src1' <Predicate = (icmp_ln42)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %sw.epilog._crit_edge, void" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 72 'br' 'br_ln101' <Predicate = (icmp_ln42)> <Delay = 1.58>
ST_4 : Operation 73 [1/2] ( I:3.25ns O:3.25ns )   --->   "%reg_file_load = load i5 %reg_file_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 73 'load' 'reg_file_load' <Predicate = (icmp_ln42 & icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln101 = br void %sw.epilog._crit_edge" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101]   --->   Operation 74 'br' 'br_ln101' <Predicate = (icmp_ln42 & icmp_ln101)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%src2 = phi i32 %reg_file_load, void, i32 %imm_5, void %sw.epilog"   --->   Operation 75 'phi' 'src2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (2.55ns)   --->   "%addr = add i32 %src1, i32 %imm_5" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105]   --->   Operation 76 'add' 'addr' <Predicate = (icmp_ln42)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %addr" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105]   --->   Operation 77 'trunc' 'trunc_ln105' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.55ns)   --->   "%res_b = add i32 %imm_5, i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:110]   --->   Operation 78 'add' 'res_b' <Predicate = (icmp_ln42)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (2.55ns)   --->   "%pc_2 = add i32 %pc_1, i32 4" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:111]   --->   Operation 79 'add' 'pc_2' <Predicate = (icmp_ln42)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%imm12 = shl i32 %imm_5, i32 12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:114]   --->   Operation 80 'shl' 'imm12' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (3.10ns)   --->   "%switch_ln119 = switch i7 %opcode, void %cleanup312.thread.exitStub, i7 23, void %sw.bb254, i7 51, void %sw.bb94, i7 19, void %sw.bb94, i7 3, void %sw.bb152, i7 35, void %sw.bb193, i7 99, void %sw.bb202, i7 111, void %sw.bb249, i7 103, void %sw.bb250, i7 55, void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:119]   --->   Operation 81 'switch' 'switch_ln119' <Predicate = (icmp_ln42)> <Delay = 3.10>
ST_4 : Operation 82 [1/1] (3.10ns)   --->   "%switch_ln185 = switch i3 %func3, void %sw.epilog261, i3 0, void %sw.bb204, i3 1, void %sw.bb210, i3 4, void %sw.bb216, i3 5, void %sw.bb224, i3 6, void %sw.bb232, i3 7, void %sw.bb240" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:185]   --->   Operation 82 'switch' 'switch_ln185' <Predicate = (icmp_ln42 & opcode == 99)> <Delay = 3.10>
ST_4 : Operation 83 [1/1] (1.65ns)   --->   "%switch_ln176 = switch i3 %func3, void %sw.epilog201, i3 0, void %sw.bb195, i3 1, void %sw.bb197, i3 2, void %sw.bb199" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:176]   --->   Operation 83 'switch' 'switch_ln176' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 1.65>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln179 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:179]   --->   Operation 84 'write' 'write_ln179' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 2)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln179 = br void %sw.epilog201" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:179]   --->   Operation 85 'br' 'br_ln179' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 2)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln178 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:178]   --->   Operation 86 'write' 'write_ln178' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln178 = br void %sw.epilog201" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:178]   --->   Operation 87 'br' 'br_ln178' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln177 = write void @_ssdm_op_Write.ap_auto.volatile.i4P0A, i4 %pstrb, i4 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:177]   --->   Operation 88 'write' 'write_ln177' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 0)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln177 = br void %sw.epilog201" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:177]   --->   Operation 89 'br' 'br_ln177' <Predicate = (icmp_ln42 & opcode == 35 & func3 == 0)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.73ns)   --->   "%switch_ln126 = switch i10 %funcx, void %sw.default, i10 0, void %sw.bb96, i10 256, void %sw.bb99, i10 64, void %sw.bb102, i10 96, void %sw.bb104, i10 112, void %sw.bb106, i10 1, void %sw.bb108, i10 5, void %sw.bb110, i10 261, void %sw.bb112, i10 2, void %sw.bb116, i10 3, void %sw.bb121" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:126]   --->   Operation 90 'switch' 'switch_ln126' <Predicate = (icmp_ln42 & opcode == 51) | (icmp_ln42 & opcode == 19)> <Delay = 1.73>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln60, void %cleanup312.thread.exitStub, void %land.lhs.true" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 91 'br' 'br_ln141' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3) | (icmp_ln42 & opcode == 19 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.87ns)   --->   "%icmp_ln141 = icmp_eq  i7 %func7_1, i7 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 92 'icmp' 'icmp_ln141' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.65ns)   --->   "%icmp_ln141_1 = icmp_eq  i3 %func3, i3 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 93 'icmp' 'icmp_ln141_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.97ns)   --->   "%and_ln141 = and i1 %icmp_ln141, i1 %icmp_ln141_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 94 'and' 'and_ln141' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %and_ln141, void %cleanup312.thread.exitStub, void %if.end150" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:141]   --->   Operation 95 'br' 'br_ln141' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%reg_file_addr_2 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln101" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 96 'getelementptr' 'reg_file_addr_2' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (3.25ns)   --->   "%reg_file_load_1 = load i5 %reg_file_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 97 'load' 'reg_file_load_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 4.42>
ST_5 : Operation 98 [1/1] (3.10ns)   --->   "%br_ln203 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:203]   --->   Operation 98 'br' 'br_ln203' <Predicate = (icmp_ln42 & opcode == 103)> <Delay = 3.10>
ST_5 : Operation 99 [1/1] (3.10ns)   --->   "%br_ln198 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:198]   --->   Operation 99 'br' 'br_ln198' <Predicate = (icmp_ln42 & opcode == 111)> <Delay = 3.10>
ST_5 : Operation 100 [1/1] (3.10ns)   --->   "%br_ln182 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:182]   --->   Operation 100 'br' 'br_ln182' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 3.10>
ST_5 : Operation 101 [1/1] (1.56ns)   --->   "%icmp_ln154 = icmp_eq  i2 %trunc_ln105, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:154]   --->   Operation 101 'icmp' 'icmp_ln154' <Predicate = (icmp_ln42 & opcode == 3)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %cleanup312.thread.exitStub, void %if.end160" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:154]   --->   Operation 102 'br' 'br_ln154' <Predicate = (icmp_ln42 & opcode == 3)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%idx = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %addr, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:159]   --->   Operation 103 'partselect' 'idx' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %addr, i32 12, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:160]   --->   Operation 104 'partselect' 'tmp_11' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (2.19ns)   --->   "%icmp_ln160 = icmp_eq  i20 %tmp_11, i20 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:160]   --->   Operation 105 'icmp' 'icmp_ln160' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %cleanup312.thread.exitStub, void %cleanup.cont173" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:160]   --->   Operation 106 'br' 'br_ln160' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i10 %idx" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164]   --->   Operation 107 'zext' 'zext_ln164' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 0, i64 %zext_ln164" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164]   --->   Operation 108 'getelementptr' 'mem_addr_1' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (3.25ns)   --->   "%val = load i10 %mem_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164]   --->   Operation 109 'load' 'val' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 110 [1/1] (4.42ns)   --->   "%res_10 = ashr i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134]   --->   Operation 110 'ashr' 'res_10' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 261)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (4.42ns)   --->   "%res_9 = lshr i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:133]   --->   Operation 111 'lshr' 'res_9' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 5)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (4.42ns)   --->   "%res_8 = shl i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:132]   --->   Operation 112 'shl' 'res_8' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 1)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/2] ( I:3.25ns O:3.25ns )   --->   "%reg_file_load_1 = load i5 %reg_file_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 113 'load' 'reg_file_load_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 6> <Delay = 6.91>
ST_6 : Operation 114 [1/1] (2.55ns)   --->   "%icmp_ln191 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:191]   --->   Operation 114 'icmp' 'icmp_ln191' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 7)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node res_j_8)   --->   "%xor_ln191 = xor i1 %icmp_ln191, i1 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:191]   --->   Operation 115 'xor' 'xor_ln191' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_j_8 = select i1 %xor_ln191, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:191]   --->   Operation 116 'select' 'res_j_8' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 7)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (3.10ns)   --->   "%br_ln191 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:191]   --->   Operation 117 'br' 'br_ln191' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 7)> <Delay = 3.10>
ST_6 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln190 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:190]   --->   Operation 118 'icmp' 'icmp_ln190' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 6)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.69ns)   --->   "%res_j_7 = select i1 %icmp_ln190, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:190]   --->   Operation 119 'select' 'res_j_7' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (3.10ns)   --->   "%br_ln190 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:190]   --->   Operation 120 'br' 'br_ln190' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 6)> <Delay = 3.10>
ST_6 : Operation 121 [1/1] (2.55ns)   --->   "%icmp_ln189 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 121 'icmp' 'icmp_ln189' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 5)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node res_j_6)   --->   "%xor_ln189 = xor i1 %icmp_ln189, i1 1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 122 'xor' 'xor_ln189' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%res_j_6 = select i1 %xor_ln189, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 123 'select' 'res_j_6' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 5)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (3.10ns)   --->   "%br_ln189 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:189]   --->   Operation 124 'br' 'br_ln189' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 5)> <Delay = 3.10>
ST_6 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln188 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:188]   --->   Operation 125 'icmp' 'icmp_ln188' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 4)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.69ns)   --->   "%res_j_5 = select i1 %icmp_ln188, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:188]   --->   Operation 126 'select' 'res_j_5' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (3.10ns)   --->   "%br_ln188 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:188]   --->   Operation 127 'br' 'br_ln188' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 4)> <Delay = 3.10>
ST_6 : Operation 128 [1/1] (2.55ns)   --->   "%icmp_ln187 = icmp_ne  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:187]   --->   Operation 128 'icmp' 'icmp_ln187' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.69ns)   --->   "%res_j_4 = select i1 %icmp_ln187, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:187]   --->   Operation 129 'select' 'res_j_4' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (3.10ns)   --->   "%br_ln187 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:187]   --->   Operation 130 'br' 'br_ln187' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 1)> <Delay = 3.10>
ST_6 : Operation 131 [1/1] (2.55ns)   --->   "%icmp_ln186 = icmp_eq  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:186]   --->   Operation 131 'icmp' 'icmp_ln186' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.69ns)   --->   "%res_j_3 = select i1 %icmp_ln186, i32 %res_b, i32 %pc_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:186]   --->   Operation 132 'select' 'res_j_3' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 0)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (3.10ns)   --->   "%br_ln186 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:186]   --->   Operation 133 'br' 'br_ln186' <Predicate = (icmp_ln42 & opcode == 99 & func3 == 0)> <Delay = 3.10>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%res_18 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:170]   --->   Operation 134 'trunc' 'res_18' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 5 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i16 %res_18" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:170]   --->   Operation 135 'zext' 'zext_ln170' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 5 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (3.10ns)   --->   "%br_ln170 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:170]   --->   Operation 136 'br' 'br_ln170' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 5 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%res_17 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169]   --->   Operation 137 'trunc' 'res_17' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 4 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i8 %res_17" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169]   --->   Operation 138 'zext' 'zext_ln169' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 4 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (3.10ns)   --->   "%br_ln169 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169]   --->   Operation 139 'br' 'br_ln169' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 4 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%res_16 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 140 'trunc' 'res_16' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 1 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i16 %res_16" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 141 'sext' 'sext_ln168' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 1 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (3.10ns)   --->   "%br_ln168 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168]   --->   Operation 142 'br' 'br_ln168' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 1 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%res_15 = trunc i32 %val" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:167]   --->   Operation 143 'trunc' 'res_15' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 0 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i8 %res_15" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:167]   --->   Operation 144 'sext' 'sext_ln167' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 0 & icmp_ln154 & icmp_ln160)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (3.10ns)   --->   "%br_ln167 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:167]   --->   Operation 145 'br' 'br_ln167' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 0 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_6 : Operation 146 [1/1] (2.55ns)   --->   "%res_12 = icmp_ult  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:136]   --->   Operation 146 'icmp' 'res_12' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 3)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i1 %res_12" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:136]   --->   Operation 147 'zext' 'zext_ln136' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 3)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (3.10ns)   --->   "%br_ln136 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:136]   --->   Operation 148 'br' 'br_ln136' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 3)> <Delay = 3.10>
ST_6 : Operation 149 [1/1] (2.55ns)   --->   "%res_11 = icmp_slt  i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135]   --->   Operation 149 'icmp' 'res_11' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 2)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i1 %res_11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135]   --->   Operation 150 'zext' 'zext_ln135' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 2)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (3.10ns)   --->   "%br_ln135 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135]   --->   Operation 151 'br' 'br_ln135' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 2)> <Delay = 3.10>
ST_6 : Operation 152 [1/1] (0.99ns)   --->   "%res_7 = and i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131]   --->   Operation 152 'and' 'res_7' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 112)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (3.10ns)   --->   "%br_ln131 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131]   --->   Operation 153 'br' 'br_ln131' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 112)> <Delay = 3.10>
ST_6 : Operation 154 [1/1] (0.99ns)   --->   "%res_6 = or i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:130]   --->   Operation 154 'or' 'res_6' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 96)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (3.10ns)   --->   "%br_ln130 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:130]   --->   Operation 155 'br' 'br_ln130' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 96)> <Delay = 3.10>
ST_6 : Operation 156 [1/1] (0.99ns)   --->   "%res_5 = xor i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:129]   --->   Operation 156 'xor' 'res_5' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 64)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (3.10ns)   --->   "%br_ln129 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:129]   --->   Operation 157 'br' 'br_ln129' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 64)> <Delay = 3.10>
ST_6 : Operation 158 [1/1] (2.55ns)   --->   "%res_4 = sub i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128]   --->   Operation 158 'sub' 'res_4' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 256)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (3.10ns)   --->   "%br_ln128 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128]   --->   Operation 159 'br' 'br_ln128' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 256)> <Delay = 3.10>
ST_6 : Operation 160 [1/1] (2.55ns)   --->   "%res_3 = add i32 %src1, i32 %src2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:127]   --->   Operation 160 'add' 'res_3' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (3.10ns)   --->   "%br_ln127 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:127]   --->   Operation 161 'br' 'br_ln127' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 3.10>
ST_6 : Operation 162 [1/2] (6.91ns)   --->   "%res_14 = mul i32 %reg_file_load_1, i32 %src1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 162 'mul' 'res_14' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (2.55ns)   --->   "%res = add i32 %imm12, i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210]   --->   Operation 163 'add' 'res' <Predicate = (icmp_ln42 & opcode == 23)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (3.10ns)   --->   "%br_ln211 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:211]   --->   Operation 164 'br' 'br_ln211' <Predicate = (icmp_ln42 & opcode == 23)> <Delay = 3.10>

State 7 <SV = 5> <Delay = 6.91>
ST_7 : Operation 165 [1/2] ( I:3.25ns O:3.25ns )   --->   "%val = load i10 %mem_addr_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164]   --->   Operation 165 'load' 'val' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 166 [1/1] (3.10ns)   --->   "%switch_ln166 = switch i3 %func3, void %sw.epilog261, i3 0, void %sw.bb175, i3 1, void %sw.bb180, i3 4, void %sw.bb185, i3 5, void %sw.bb188, i3 2, void %sw.bb191" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:166]   --->   Operation 166 'switch' 'switch_ln166' <Predicate = (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_7 : Operation 167 [1/1] (3.10ns)   --->   "%br_ln171 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:171]   --->   Operation 167 'br' 'br_ln171' <Predicate = (icmp_ln42 & opcode == 3 & func3 == 2 & icmp_ln154 & icmp_ln160)> <Delay = 3.10>
ST_7 : Operation 168 [1/1] (3.10ns)   --->   "%br_ln134 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134]   --->   Operation 168 'br' 'br_ln134' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 261)> <Delay = 3.10>
ST_7 : Operation 169 [1/1] (3.10ns)   --->   "%br_ln133 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:133]   --->   Operation 169 'br' 'br_ln133' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 5)> <Delay = 3.10>
ST_7 : Operation 170 [1/1] (3.10ns)   --->   "%br_ln132 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:132]   --->   Operation 170 'br' 'br_ln132' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 1)> <Delay = 3.10>
ST_7 : Operation 171 [2/2] (6.91ns)   --->   "%res_14 = mul i32 %reg_file_load_1, i32 %src1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143]   --->   Operation 171 'mul' 'res_14' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.36>
ST_8 : Operation 172 [1/1] (3.10ns)   --->   "%br_ln149 = br void %sw.epilog261" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:149]   --->   Operation 172 'br' 'br_ln149' <Predicate = (icmp_ln42 & opcode == 51 & funcx != 0 & funcx != 256 & funcx != 64 & funcx != 96 & funcx != 112 & funcx != 1 & funcx != 5 & funcx != 261 & funcx != 2 & funcx != 3 & and_ln141)> <Delay = 3.10>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%res_2 = phi i32 %res, void %sw.bb254, i32 %pc_2, void %sw.bb250, i32 %pc_2, void %sw.bb249, i32 %src2, void %sw.epilog201, i32 0, void %sw.bb240, i32 0, void %sw.bb232, i32 0, void %sw.bb224, i32 0, void %sw.bb216, i32 0, void %sw.bb210, i32 0, void %sw.bb204, i32 %val, void %sw.bb191, i32 %zext_ln170, void %sw.bb188, i32 %zext_ln169, void %sw.bb185, i32 %sext_ln168, void %sw.bb180, i32 %sext_ln167, void %sw.bb175, i32 %res_14, void %if.end150, i32 %zext_ln136, void %sw.bb121, i32 %zext_ln135, void %sw.bb116, i32 %res_10, void %sw.bb112, i32 %res_9, void %sw.bb110, i32 %res_8, void %sw.bb108, i32 %res_7, void %sw.bb106, i32 %res_6, void %sw.bb104, i32 %res_5, void %sw.bb102, i32 %res_4, void %sw.bb99, i32 %res_3, void %sw.bb96, i32 %imm12, void %sw.epilog._crit_edge, i32 0, void %cleanup.cont173, i32 0, void %sw.bb202"   --->   Operation 173 'phi' 'res_2' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%res_j_1 = phi i32 0, void %sw.bb254, i32 %addr, void %sw.bb250, i32 %res_b, void %sw.bb249, i32 0, void %sw.epilog201, i32 %res_j_8, void %sw.bb240, i32 %res_j_7, void %sw.bb232, i32 %res_j_6, void %sw.bb224, i32 %res_j_5, void %sw.bb216, i32 %res_j_4, void %sw.bb210, i32 %res_j_3, void %sw.bb204, i32 0, void %sw.bb191, i32 0, void %sw.bb188, i32 0, void %sw.bb185, i32 0, void %sw.bb180, i32 0, void %sw.bb175, i32 0, void %if.end150, i32 0, void %sw.bb121, i32 0, void %sw.bb116, i32 0, void %sw.bb112, i32 0, void %sw.bb110, i32 0, void %sw.bb108, i32 0, void %sw.bb106, i32 0, void %sw.bb104, i32 0, void %sw.bb102, i32 0, void %sw.bb99, i32 0, void %sw.bb96, i32 0, void %sw.epilog._crit_edge, i32 0, void %cleanup.cont173, i32 0, void %sw.bb202"   --->   Operation 174 'phi' 'res_j_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (1.87ns)   --->   "%switch_ln219 = switch i7 %opcode, void %land.lhs.true289, i7 35, void %if.then263, i7 99, void %if.end294" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:219]   --->   Operation 175 'switch' 'switch_ln219' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.87>
ST_8 : Operation 176 [1/1] (1.56ns)   --->   "%icmp_ln220 = icmp_eq  i2 %trunc_ln105, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:220]   --->   Operation 176 'icmp' 'icmp_ln220' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %icmp_ln220, void %if.end286, void %if.else271" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:220]   --->   Operation 177 'br' 'br_ln220' <Predicate = (icmp_ln42 & opcode == 35)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%idx_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %addr, i32 2, i32 11" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:223]   --->   Operation 178 'partselect' 'idx_1' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %addr, i32 12, i32 31" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:224]   --->   Operation 179 'partselect' 'tmp_12' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (2.19ns)   --->   "%icmp_ln224 = icmp_eq  i20 %tmp_12, i20 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:224]   --->   Operation 180 'icmp' 'icmp_ln224' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %icmp_ln224, void %cleanup312.thread.exitStub, void %if.end280" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:224]   --->   Operation 181 'br' 'br_ln224' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i10 %idx_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:228]   --->   Operation 182 'zext' 'zext_ln228' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220 & icmp_ln224)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 0, i64 %zext_ln228" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:228]   --->   Operation 183 'getelementptr' 'mem_addr_2' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220 & icmp_ln224)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln228 = store i32 %res_2, i10 %mem_addr_2" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:228]   --->   Operation 184 'store' 'store_ln228' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220 & icmp_ln224)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end286"   --->   Operation 185 'br' 'br_ln0' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln220 & icmp_ln224)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln230 = br void %if.end295" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:230]   --->   Operation 186 'br' 'br_ln230' <Predicate = (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (1.78ns)   --->   "%icmp_ln230 = icmp_eq  i5 %rd, i5 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:230]   --->   Operation 187 'icmp' 'icmp_ln230' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln230, void %if.then291, void %if.end294" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:230]   --->   Operation 188 'br' 'br_ln230' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i5 %rd" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:231]   --->   Operation 189 'zext' 'zext_ln231' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln230) | (icmp_ln42 & opcode == 23 & !icmp_ln230) | (icmp_ln42 & opcode == 55 & !icmp_ln230) | (icmp_ln42 & opcode == 111 & !icmp_ln230) | (icmp_ln42 & opcode == 103 & !icmp_ln230) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%reg_file_addr_3 = getelementptr i32 %reg_file, i64 0, i64 %zext_ln231" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:231]   --->   Operation 190 'getelementptr' 'reg_file_addr_3' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln230) | (icmp_ln42 & opcode == 23 & !icmp_ln230) | (icmp_ln42 & opcode == 55 & !icmp_ln230) | (icmp_ln42 & opcode == 111 & !icmp_ln230) | (icmp_ln42 & opcode == 103 & !icmp_ln230) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 191 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i32 %res_2, i5 %reg_file_addr_3" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:231]   --->   Operation 191 'store' 'store_ln231' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln230) | (icmp_ln42 & opcode == 23 & !icmp_ln230) | (icmp_ln42 & opcode == 55 & !icmp_ln230) | (icmp_ln42 & opcode == 111 & !icmp_ln230) | (icmp_ln42 & opcode == 103 & !icmp_ln230) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln230)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln232 = br void %if.end294" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:232]   --->   Operation 192 'br' 'br_ln232' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln230) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln230) | (icmp_ln42 & opcode == 23 & !icmp_ln230) | (icmp_ln42 & opcode == 55 & !icmp_ln230) | (icmp_ln42 & opcode == 111 & !icmp_ln230) | (icmp_ln42 & opcode == 103 & !icmp_ln230) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln230) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln230)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end295"   --->   Operation 193 'br' 'br_ln0' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (1.87ns)   --->   "%icmp_ln19 = icmp_eq  i7 %opcode, i7 111" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 194 'icmp' 'icmp_ln19' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (1.87ns)   --->   "%icmp_ln19_1 = icmp_eq  i7 %opcode, i7 103" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 195 'icmp' 'icmp_ln19_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_1)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 196 'or' 'or_ln19' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (1.87ns)   --->   "%icmp_ln19_2 = icmp_eq  i7 %opcode, i7 99" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 197 'icmp' 'icmp_ln19_2' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_1 = or i1 %icmp_ln19_2, i1 %or_ln19" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 198 'or' 'or_ln19_1' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %or_ln19_1, void %if.end295.cleanup.cont336_crit_edge, void %if.then300" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19]   --->   Operation 199 'br' 'br_ln19' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3) | (icmp_ln42 & opcode == 51 & funcx == 2) | (icmp_ln42 & opcode == 51 & funcx == 261) | (icmp_ln42 & opcode == 51 & funcx == 5) | (icmp_ln42 & opcode == 51 & funcx == 1) | (icmp_ln42 & opcode == 51 & funcx == 112) | (icmp_ln42 & opcode == 51 & funcx == 96) | (icmp_ln42 & opcode == 51 & funcx == 64) | (icmp_ln42 & opcode == 51 & funcx == 256) | (icmp_ln42 & opcode == 51 & funcx == 0) | (icmp_ln42 & opcode == 51 & and_ln141) | (icmp_ln42 & opcode == 23) | (icmp_ln42 & opcode == 55) | (icmp_ln42 & opcode == 111) | (icmp_ln42 & opcode == 99) | (icmp_ln42 & opcode == 35 & icmp_ln224) | (icmp_ln42 & opcode == 35 & !icmp_ln220) | (icmp_ln42 & opcode == 103) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160) | (icmp_ln42 & opcode == 19 & funcx == 3) | (icmp_ln42 & opcode == 19 & funcx == 2) | (icmp_ln42 & opcode == 19 & funcx == 261) | (icmp_ln42 & opcode == 19 & funcx == 5) | (icmp_ln42 & opcode == 19 & funcx == 1) | (icmp_ln42 & opcode == 19 & funcx == 112) | (icmp_ln42 & opcode == 19 & funcx == 96) | (icmp_ln42 & opcode == 19 & funcx == 64) | (icmp_ln42 & opcode == 19 & funcx == 256) | (icmp_ln42 & opcode == 19 & funcx == 0)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 %pc_2, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31]   --->   Operation 200 'store' 'store_ln31' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & !or_ln19_1) | (icmp_ln42 & opcode == 23 & !or_ln19_1) | (icmp_ln42 & opcode == 55 & !or_ln19_1) | (icmp_ln42 & opcode == 111 & !or_ln19_1) | (icmp_ln42 & opcode == 99 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & !or_ln19_1) | (icmp_ln42 & opcode == 103 & !or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & !or_ln19_1)> <Delay = 1.70>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont336"   --->   Operation 201 'br' 'br_ln0' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & !or_ln19_1) | (icmp_ln42 & opcode == 23 & !or_ln19_1) | (icmp_ln42 & opcode == 55 & !or_ln19_1) | (icmp_ln42 & opcode == 111 & !or_ln19_1) | (icmp_ln42 & opcode == 99 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & !or_ln19_1) | (icmp_ln42 & opcode == 103 & !or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & !or_ln19_1)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln236 = trunc i32 %pc_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:236]   --->   Operation 202 'trunc' 'trunc_ln236' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1) | (icmp_ln42 & opcode == 23 & or_ln19_1) | (icmp_ln42 & opcode == 55 & or_ln19_1) | (icmp_ln42 & opcode == 111 & or_ln19_1) | (icmp_ln42 & opcode == 99 & or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1) | (icmp_ln42 & opcode == 103 & or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (1.56ns)   --->   "%icmp_ln236 = icmp_ne  i2 %trunc_ln236, i2 0" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:236]   --->   Operation 203 'icmp' 'icmp_ln236' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1) | (icmp_ln42 & opcode == 23 & or_ln19_1) | (icmp_ln42 & opcode == 55 & or_ln19_1) | (icmp_ln42 & opcode == 111 & or_ln19_1) | (icmp_ln42 & opcode == 99 & or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1) | (icmp_ln42 & opcode == 103 & or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.69ns)   --->   "%spec_select = select i1 %icmp_ln236, i32 %pc_1, i32 %res_j_1" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:236]   --->   Operation 204 'select' 'spec_select' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1) | (icmp_ln42 & opcode == 23 & or_ln19_1) | (icmp_ln42 & opcode == 55 & or_ln19_1) | (icmp_ln42 & opcode == 111 & or_ln19_1) | (icmp_ln42 & opcode == 99 & or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1) | (icmp_ln42 & opcode == 103 & or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %if.then300.cleanup.cont336_crit_edge, void %cleanup351.loopexit.exitStub.loopexit" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:236]   --->   Operation 205 'br' 'br_ln236' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1) | (icmp_ln42 & opcode == 23 & or_ln19_1) | (icmp_ln42 & opcode == 55 & or_ln19_1) | (icmp_ln42 & opcode == 111 & or_ln19_1) | (icmp_ln42 & opcode == 99 & or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1) | (icmp_ln42 & opcode == 103 & or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 %spec_select, i32 %pc" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31]   --->   Operation 206 'store' 'store_ln31' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 23 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 55 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 111 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 99 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 103 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1 & !icmp_ln236)> <Delay = 1.70>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.cont336"   --->   Operation 207 'br' 'br_ln0' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 2 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 261 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 5 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 1 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 112 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 96 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 64 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 256 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 0 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & and_ln141 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 23 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 55 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 111 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 99 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & icmp_ln224 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 103 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 3 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 2 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 261 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 5 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 1 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 112 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 96 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 64 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 256 & or_ln19_1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 0 & or_ln19_1 & !icmp_ln236)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln34 = br void %while.body" [../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:34]   --->   Operation 208 'br' 'br_ln34' <Predicate = (icmp_ln42 & opcode == 51 & funcx == 3 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 2 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 261 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 5 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 1 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 112 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 96 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 64 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 256 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & funcx == 0 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & funcx == 0 & !or_ln19_1) | (icmp_ln42 & opcode == 51 & and_ln141 & !icmp_ln236) | (icmp_ln42 & opcode == 51 & and_ln141 & !or_ln19_1) | (icmp_ln42 & opcode == 23 & !icmp_ln236) | (icmp_ln42 & opcode == 23 & !or_ln19_1) | (icmp_ln42 & opcode == 55 & !icmp_ln236) | (icmp_ln42 & opcode == 55 & !or_ln19_1) | (icmp_ln42 & opcode == 111 & !icmp_ln236) | (icmp_ln42 & opcode == 111 & !or_ln19_1) | (icmp_ln42 & opcode == 99 & !icmp_ln236) | (icmp_ln42 & opcode == 99 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & icmp_ln224 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & icmp_ln224 & !or_ln19_1) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & !icmp_ln236) | (icmp_ln42 & opcode == 35 & !icmp_ln220 & !or_ln19_1) | (icmp_ln42 & opcode == 103 & !icmp_ln236) | (icmp_ln42 & opcode == 103 & !or_ln19_1) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !icmp_ln236) | (icmp_ln42 & opcode == 3 & icmp_ln154 & icmp_ln160 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 3 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 3 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 2 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 2 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 261 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 261 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 5 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 5 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 1 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 1 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 112 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 112 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 96 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 96 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 64 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 64 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 256 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 256 & !or_ln19_1) | (icmp_ln42 & opcode == 19 & funcx == 0 & !icmp_ln236) | (icmp_ln42 & opcode == 19 & funcx == 0 & !or_ln19_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup351.loopexit.exitStub"   --->   Operation 209 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup351.loopexit.exitStub"   --->   Operation 210 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 1.58>
ST_11 : Operation 211 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 211 'ret' 'ret_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('pc', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31) [4]  (0.000 ns)
	'store' operation 0 bit ('store_ln31', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31) of constant 0 on local variable 'pc', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31 [6]  (1.707 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('pc', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210) on local variable 'pc', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:31 [9]  (0.000 ns)
	'getelementptr' operation 10 bit ('mem_addr', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47) [18]  (0.000 ns)
	'load' operation 32 bit ('insn', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47) on array 'mem' [19]  (3.254 ns)

 <State 3>: 6.508ns
The critical path consists of the following:
	'load' operation 32 bit ('insn', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:47) on array 'mem' [19]  (3.254 ns)
	'getelementptr' operation 5 bit ('reg_file_addr_1', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101) [70]  (0.000 ns)
	'load' operation 32 bit ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101) on array 'reg_file' [71]  (3.254 ns)

 <State 4>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('src1', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:100) on array 'reg_file' [62]  (3.254 ns)
	'add' operation 32 bit ('addr', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:105) [75]  (2.552 ns)

 <State 5>: 4.420ns
The critical path consists of the following:
	'ashr' operation 32 bit ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134) [168]  (4.420 ns)

 <State 6>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143) [201]  (6.912 ns)

 <State 7>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143) [201]  (6.912 ns)

 <State 8>: 6.364ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('imm12') with incoming values : ('sext_ln66', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:66) ('sext_ln67', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67) ('sext_ln68', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:75) ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101) ('res_n', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:111) ('imm12', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:114) ('val', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164) ('zext_ln170', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:170) ('zext_ln169', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169) ('sext_ln168', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168) ('sext_ln167', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:167) ('zext_ln136', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:136) ('zext_ln135', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:133) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:132) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:130) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:129) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:127) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210) [207]  (3.110 ns)
	'phi' operation 32 bit ('imm12') with incoming values : ('sext_ln66', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:66) ('sext_ln67', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:67) ('sext_ln68', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:68) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:69) ('imm', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:75) ('reg_file_load', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:101) ('res_n', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:111) ('imm12', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:114) ('val', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:164) ('zext_ln170', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:170) ('zext_ln169', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:169) ('sext_ln168', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:168) ('sext_ln167', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:167) ('zext_ln136', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:136) ('zext_ln135', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:135) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:134) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:133) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:132) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:131) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:130) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:129) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:128) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:127) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:143) ('res', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:210) [207]  (0.000 ns)
	'store' operation 0 bit ('store_ln231', ../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:231) of variable 'imm12' on array 'reg_file' [231]  (3.254 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.588ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
