# ğŸ“¡ Design of Phase-Locked Loop (PLL) for 2.4 GHz Frequency in 180nm CMOS Technology

A comprehensive transistor-level design and simulation of a low-power **Phase-Locked Loop (PLL)** operating at **2.4 GHz**, implemented using **180nm CMOS technology** and verified via **LTspice**. The project aims at building a frequency synthesizer suitable for **ISM band** applications such as **Wi-Fi**, **Bluetooth**, and **ZigBee** transceivers.

---

## ğŸ“˜ Abstract

This project details the design and simulation of a fully integrated **Phase-Locked Loop (PLL)** that synthesizes a 2.4 GHz output from a 100 MHz reference using a divide-by-24 feedback loop. All sub-circuits including the **LC-based VCO**, **Phase Frequency Detector (PFD)**, **Charge Pump**, **Loop Filter**, and **Frequency Divider** are implemented at the transistor level using the 180nm technology node. The PLL is optimized for **low power consumption (6.36 mW)** and demonstrates stable locking characteristics with a control voltage of ~0.5 V.

---

## ğŸ”§ Technologies Used

- CMOS 180nm Process Technology  
- LTspice for transistor-level simulation  
---

## ğŸ“ PLL Architecture Overview

The PLL is composed of the following blocks:

1. **Phase Frequency Detector (PFD)**: Detects phase and frequency differences between reference and feedback signals using edge-triggered logic.  
2. **Charge Pump (CP)**: Converts digital UP/DN pulses from the PFD into current pulses.  
3. **Loop Filter (LF)**: Smooths the current from CP into a control voltage (Vctrl) using a 2nd order passive RC filter.  
4. **Voltage-Controlled Oscillator (VCO)**: LC-based VCO using cross-coupled NMOS for negative resistance and MOS varactors for tuning.  
5. **Frequency Divider**: MOD-24 divider using cascaded MOD-6 and MOD-4 Johnson counters built with TSPC flip-flops.

---

## ğŸ“ˆ Performance Metrics

| Parameter                  | Value         |
|---------------------------|---------------|
| Technology Node           | 180nm CMOS    |
| Supply Voltage (VDD)      | 1.5 V         |
| Reference Frequency       | 100 MHz       |
| Output Frequency          | 2.4 GHz       |
| Divider Ratio             | 24            |
| Locking Time              | ~12 Âµs        |
| Control Voltage (Vctrl)   | ~0.5 V        |
| VCO Gain (Kvco)           | 177 MHz/V     |
| Control Voltage Ripple    | ~20 mV        |
| Power Dissipation         | 6.36 mW       |

---


## ğŸ§ª Simulation Snapshots

> Place the following images inside the `/assets` folder and use these names to ensure correct rendering.

### ğŸ”¸ PLL Block Diagram  
![PLL Block Diagram](assets/pll_block_diagram.png)

### ğŸ”¸ VCO Differential Output at 2.4 GHz  
![VCO Output](assets/vco_diff_output.png)

### ğŸ”¸ Kvco vs. Control Voltage  
![Kvco Plot](assets/kvco_plot.png)

### ğŸ”¸ Divider Output  
![Divider Output](assets/divider_output.png)

### ğŸ”¸ Locking Behavior of PLL  
![PLL Locking](assets/pll_locking.png)

---

## ğŸ§  Design Highlights

### âœ… LC VCO
- LC Tank: 1 nH inductor and ~4.3 pF MOS varactor
- Cross-coupled NMOS pair for negative resistance generation
- Center frequency at 2.4 GHz with Kvco = 177 MHz/V

### âœ… Frequency Divider
- MOD-6 Ã— MOD-4 Johnson counter configuration = MOD-24
- Built using TSPC logic-based D flip-flops for high-speed operation
- Final output: 100 MHz digital signal from 2.4 GHz input

### âœ… PFD & Charge Pump
- NAND-based topology for detecting both phase and frequency differences
- 100 ÂµA charge pump current
- 2nd-order passive loop filter:  
  - Rs = 15 kâ„¦  
  - Cs = 18 pF  
  - Cp = 1 pF  
  - Bandwidth â‰ˆ 1.76 MHz

---

## ğŸ”­ Future Work

- **Post-layout simulation** with parasitic extraction in Cadence  
- **Jitter optimization** through better CP matching and noise filtering  
- **Clock injection techniques** to enhance locking speed  
- **Power minimization** via bias optimization and advanced CMOS scaling  

---

## ğŸ‘¨â€ğŸ“ Contributors

| Name                        | Roll No.    |
|-----------------------------|-------------|
| Afzal Malik                | 21ELB173    |
| Mohammed Musayyeb Sherwani | 21ELB283    |

**Supervisor:** Prof. Naushad Alam  
Department of Electronics Engineering  
Zakir Husain College of Engineering & Technology  
**Aligarh Muslim University**

---

## ğŸ“š References

1. B. Razavi, *Design of Analog CMOS Integrated Circuits*, McGraw-Hill  
2. Hokrani et al., â€œPLL Design in 180nm Technology,â€ IEEE I2CT, 2018  
3. Hamel & Norris, â€œLC Tank VCO Tutorial,â€ University of Waterloo  
4. IEEE RFIT 2021: â€œ2.4 GHz Wide-tuning VCO using Switchable IMOS Varactorâ€  

---

## ğŸ“œ License

Â© 2025 Aligarh Muslim University â€” All rights reserved.

---

