{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395940157165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395940157165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 12:09:16 2014 " "Processing started: Thu Mar 27 12:09:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395940157165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395940157165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_SDRAM -c DE0_SDRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_SDRAM -c DE0_SDRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395940157165 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395940157735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_rw " "Found entity 1: sdram_rw" {  } { { "sdram_rw.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/sdram_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395940158295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395940158295 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(148) " "Verilog HDL warning at sdram_controller.v(148): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/sdram_controller.v" 148 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395940158385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(391) " "Verilog HDL warning at sdram_controller.v(391): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/sdram_controller.v" 391 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395940158385 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(395) " "Verilog HDL warning at sdram_controller.v(395): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/sdram_controller.v" 395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395940158395 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(398) " "Verilog HDL warning at sdram_controller.v(398): extended using \"x\" or \"z\"" {  } { { "sdram_controller.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/sdram_controller.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395940158395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/sdram_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395940158395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395940158395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/sdram.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395940158395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395940158395 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" de0_sdram.v(26) " "Verilog HDL syntax error at de0_sdram.v(26) near text \"output\";  expecting \")\"" {  } { { "de0_sdram.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/de0_sdram.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1395940158495 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE0_SDRAM de0_sdram.v(2) " "Ignored design unit \"DE0_SDRAM\" at de0_sdram.v(2) due to previous errors" {  } { { "de0_sdram.v" "" { Text "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/de0_sdram.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1395940158495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/output_files/DE0_SDRAM.map.smsg " "Generated suppressed messages file C:/Users/MacroFab_00/Desktop/Atlera_SDRAM/output_files/DE0_SDRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1395940158565 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395940158645 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 27 12:09:18 2014 " "Processing ended: Thu Mar 27 12:09:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395940158645 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395940158645 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395940158645 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395940158645 ""}
