Time resolution is 1 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 8692586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 8692586 ps, Data Event Time Stamp: 8692485 ps, Ref Event Time Stamp: 8692586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 17322586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 17322586 ps, Data Event Time Stamp: 17322485 ps, Ref Event Time Stamp: 17322586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 25952586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 25952586 ps, Data Event Time Stamp: 25952485 ps, Ref Event Time Stamp: 25952586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 87732586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 87732586 ps, Data Event Time Stamp: 87732485 ps, Ref Event Time Stamp: 87732586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 96362586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 96362586 ps, Data Event Time Stamp: 96362485 ps, Ref Event Time Stamp: 96362586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 104992586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 104992586 ps, Data Event Time Stamp: 104992485 ps, Ref Event Time Stamp: 104992586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 113622586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 113622586 ps, Data Event Time Stamp: 113622485 ps, Ref Event Time Stamp: 113622586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 175402586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 175402586 ps, Data Event Time Stamp: 175402485 ps, Ref Event Time Stamp: 175402586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 184032586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 184032586 ps, Data Event Time Stamp: 184032485 ps, Ref Event Time Stamp: 184032586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 263072586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 263072586 ps, Data Event Time Stamp: 263072485 ps, Ref Event Time Stamp: 263072586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 271702586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 271702586 ps, Data Event Time Stamp: 271702485 ps, Ref Event Time Stamp: 271702586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 350742586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 350742586 ps, Data Event Time Stamp: 350742485 ps, Ref Event Time Stamp: 350742586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 359372586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 359372586 ps, Data Event Time Stamp: 359372485 ps, Ref Event Time Stamp: 359372586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 438412586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 438412586 ps, Data Event Time Stamp: 438412485 ps, Ref Event Time Stamp: 438412586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 447042586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 447042586 ps, Data Event Time Stamp: 447042485 ps, Ref Event Time Stamp: 447042586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 526082586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 526082586 ps, Data Event Time Stamp: 526082485 ps, Ref Event Time Stamp: 526082586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 534712586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 534712586 ps, Data Event Time Stamp: 534712485 ps, Ref Event Time Stamp: 534712586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 613752586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 613752586 ps, Data Event Time Stamp: 613752485 ps, Ref Event Time Stamp: 613752586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 622382586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 622382586 ps, Data Event Time Stamp: 622382485 ps, Ref Event Time Stamp: 622382586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 665532586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 665532586 ps, Data Event Time Stamp: 665532485 ps, Ref Event Time Stamp: 665532586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk140_85463 at time 674162586 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 674162586 ps, Data Event Time Stamp: 674162485 ps, Ref Event Time Stamp: 674162586 ps, Limit: 154 ps
WARNING: "D:/Software/Vivado/Vivado/2023.1/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /Top_tb/Top_Inst1/u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/TChk142_85465 at time 701422586 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 701422586 ps, Data Event Time Stamp: 701422485 ps, Ref Event Time Stamp: 701422586 ps, Limit: 154 ps
INFO: xsimkernel Simulation Memory Usage: 115624 KB (Peak: 115624 KB), Simulation CPU Usage: 504468 ms
