WindowType IncrementalSchematic
DesignChecksum ZnGjdU?o<5hcB81mS@_UE1
RoutedNets {/tb_top/initexp1_vif/HREADY 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/HREADYINITEXP1 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/HREADYOUTINITEXP1 2 {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp9_HRESPS_1[1:0]} 3 /tb_top/u_dut/initexp1hready 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp18_36 2 {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/data_out_port[3:0]} 1 /tb_top/u_dut/u_iot_top/INITEXP1HREADY 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/slave_sel 1 {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/dbgTemp5_data_out_port_3[3:0]} 1 /tb_top/u_dut/u_iot_top/TARGEXP0HREADYOUT 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp8_76 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/pend_tran_reg 1 /tb_top/targexp0_vif/HREADYOUT 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp21_pend_tran_1 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dft_slv 3 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec6 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/dbgTemp10_slave_sel_3 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/INITEXP1HREADY 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/hreadyoutinitexp1 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/i_hreadymuxm 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/HREADYOUTS 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp9_HREADYOUTS_1 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/i_readyout3 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/load_reg 1 /tb_top/u_dut/targexp0hreadyout 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/readyout_ip 2 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp19_36 3 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/i_hreadyout 1}
RoutedInst {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__37 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__92 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__38 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__39 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/__9 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__77 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__14 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__43 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/__12 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__79 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/__5 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__28 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__83 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/__383 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__84 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__20 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__2 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/__37 1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__89 1}
WindowPreferences {showhierarchy 1 showacttime 1 inoutlocation 1 selequivnets 0 hidebuffers 0 hidecells 1 hideinverters 0 selectenv 1 autowave 1 lognets 1 popupenabled 1 mouseoverenabled 1 showdunames 0 showinstnames 1 shownetnames 0 shownetnamestyle corner shownetstate 0 showpinnames 1 showripindices 1 showvalues 1 verticaltext 1 netxFollowsControlLogic 0 netxMaxGates 1024 netxMaxLevels 32 use_code_preview 1 time0_warning 1 depth_warning 1 add_error_warning 1 diverge_warning 1}
EndOfStateInfo
# File saved with Nlview version 6.8.69_0 (04/08/25-18:45:38 bk=1.779)
#
property -reset
property autobundle 20
property boxcolor0 #00ffff
property boxcolor1 #999999
property boxinstcolor #ffffff
property boxpincolor #00ffff
property buscolor #ffff00
property closeenough 3
property enablebufferchaincollapsing 1
property enablescrollrect 1
property evaluateattrvalue 1
property extractsequentiallogic 2
property gatepinname 1
property inferbundlename 1
property instattrmax 50
property objecthighlight3 #008000
property objecthighlight4 #ff00ff
property objecthighlight5 #ffd700
property objecthighlight6 #0000ff
property objecthighlight9 #fa8072
property outboxcolor1 #a52a2a
property outboxcolor2 #000000
property outboxcolor4 #000000
property picksubnet 1
property pinattrmax 50
property pinorder 2
property recursivecallerrorlen 10
property searchvisibleobjects 1
property selectbycolor9 1
property showcellname 0
property showmarks 1
property shownetattr 4
property showripindex 3
property timelimit 50

module new v {} -nosplit
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 v GEN portBus Q output.right 4 {data_out_port[0]} {data_out_port[1]} {data_out_port[2]} {data_out_port[3]} port R input.bot portBus D input.left 4 {dbgTemp5_data_out_port_3[3]} {dbgTemp5_data_out_port_3[2]} {dbgTemp5_data_out_port_3[1]} {dbgTemp5_data_out_port_3[0]} port CK input.clk.left
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 v MUX portBus HRESPS output.right 2 {HRESPS[0]} {HRESPS[1]} portBus 2'b00 input.left 1 2'b00_0 portBus dbgTemp9_HRESPS_1 input.left 2 {dbgTemp9_HRESPS_1[1]} {dbgTemp9_HRESPS_1[0]} port dbgTemp8_76 input.bot
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__39 v AND port dbgTemp18_36 output port active_ip input port readyout_ip input
load symbol work.p_beid_interconnect_f0(fast) v HIERGEN portBus APBTARGEXP8PSTRB output.right 4 {APBTARGEXP8PSTRB[0]} {APBTARGEXP8PSTRB[1]} {APBTARGEXP8PSTRB[2]} {APBTARGEXP8PSTRB[3]} portBus INITEXP0HBURST input.left 3 {INITEXP0HBURST[0]} {INITEXP0HBURST[1]} {INITEXP0HBURST[2]} portBus TARGSRAM0HBURST output.right 3 {TARGSRAM0HBURST[0]} {TARGSRAM0HBURST[1]} {TARGSRAM0HBURST[2]} port TARGSRAM3EXRESP input.left portBus MEMATTRI input.left 2 {MEMATTRI[0]} {MEMATTRI[1]} port TARGSRAM3HAUSER output.right port HAUSERINITCM3DI input.left portBus APBTARGEXP13PSTRB output.right 4 {APBTARGEXP13PSTRB[0]} {APBTARGEXP13PSTRB[1]} {APBTARGEXP13PSTRB[2]} {APBTARGEXP13PSTRB[3]} portBus INITEXP1HSIZE input.left 3 {INITEXP1HSIZE[0]} {INITEXP1HSIZE[1]} {INITEXP1HSIZE[2]} portBus TARGSRAM1HSIZE output.right 3 {TARGSRAM1HSIZE[0]} {TARGSRAM1HSIZE[1]} {TARGSRAM1HSIZE[2]} portBus APBTARGEXP5PSTRB output.right 4 {APBTARGEXP5PSTRB[0]} {APBTARGEXP5PSTRB[1]} {APBTARGEXP5PSTRB[2]} {APBTARGEXP5PSTRB[3]} port APBTARGEXP3PREADY input.left port TARGSRAM3HRESP input.left port APBTARGEXP6PWRITE output.right portBus INITEXP0HWUSER input.left 4 {INITEXP0HWUSER[0]} {INITEXP0HWUSER[1]} {INITEXP0HWUSER[2]} {INITEXP0HWUSER[3]} portBus TARGSRAM0HWUSER output.right 4 {TARGSRAM0HWUSER[0]} {TARGSRAM0HWUSER[1]} {TARGSRAM0HWUSER[2]} {TARGSRAM0HWUSER[3]} portBus HWUSERINITCM3S input.left 4 {HWUSERINITCM3S[0]} {HWUSERINITCM3S[1]} {HWUSERINITCM3S[2]} {HWUSERINITCM3S[3]} port APBTARGEXP15PSLVERR input.left portBus APBTARGEXP10PSTRB output.right 4 {APBTARGEXP10PSTRB[0]} {APBTARGEXP10PSTRB[1]} {APBTARGEXP10PSTRB[2]} {APBTARGEXP10PSTRB[3]} portBus HWUSERINITCM3DI input.left 4 {HWUSERINITCM3DI[0]} {HWUSERINITCM3DI[1]} {HWUSERINITCM3DI[2]} {HWUSERINITCM3DI[3]} port APBTARGEXP15PENABLE output.right portBus APBTARGEXP2PSTRB output.right 4 {APBTARGEXP2PSTRB[0]} {APBTARGEXP2PSTRB[1]} {APBTARGEXP2PSTRB[2]} {APBTARGEXP2PSTRB[3]} port INITEXP0HRESP output.right port TARGSRAM0HRESP input.left port APBTARGEXP10PREADY input.left port APBTARGEXP0PSLVERR input.left portBus TARGSRAM3HTRANS output.right 2 {TARGSRAM3HTRANS[0]} {TARGSRAM3HTRANS[1]} portBus TARGEXP1HBURST output.right 3 {TARGEXP1HBURST[0]} {TARGEXP1HBURST[1]} {TARGEXP1HBURST[2]} port APBTARGEXP13PWRITE output.right port APBTARGEXP0PENABLE output.right portBus MEMATTRS input.left 2 {MEMATTRS[0]} {MEMATTRS[1]} portBus TARGFLASH0HRUSER input.left 3 {TARGFLASH0HRUSER[0]} {TARGFLASH0HRUSER[1]} {TARGFLASH0HRUSER[2]} portBus TARGSRAM3HRDATA input.left 32 {TARGSRAM3HRDATA[0]} {TARGSRAM3HRDATA[1]} {TARGSRAM3HRDATA[2]} {TARGSRAM3HRDATA[3]} {TARGSRAM3HRDATA[4]} {TARGSRAM3HRDATA[5]} {TARGSRAM3HRDATA[6]} {TARGSRAM3HRDATA[7]} {TARGSRAM3HRDATA[8]} {TARGSRAM3HRDATA[9]} {TARGSRAM3HRDATA[10]} {TARGSRAM3HRDATA[11]} {TARGSRAM3HRDATA[12]} {TARGSRAM3HRDATA[13]} {TARGSRAM3HRDATA[14]} {TARGSRAM3HRDATA[15]} {TARGSRAM3HRDATA[16]} {TARGSRAM3HRDATA[17]} {TARGSRAM3HRDATA[18]} {TARGSRAM3HRDATA[19]} {TARGSRAM3HRDATA[20]} {TARGSRAM3HRDATA[21]} {TARGSRAM3HRDATA[22]} {TARGSRAM3HRDATA[23]} {TARGSRAM3HRDATA[24]} {TARGSRAM3HRDATA[25]} {TARGSRAM3HRDATA[26]} {TARGSRAM3HRDATA[27]} {TARGSRAM3HRDATA[28]} {TARGSRAM3HRDATA[29]} {TARGSRAM3HRDATA[30]} {TARGSRAM3HRDATA[31]} portBus TARGEXP1HMASTER output.right 4 {TARGEXP1HMASTER[0]} {TARGEXP1HMASTER[1]} {TARGEXP1HMASTER[2]} {TARGEXP1HMASTER[3]} port TARGSRAM2EXRESP input.left portBus TARGEXP1HWUSER output.right 4 {TARGEXP1HWUSER[0]} {TARGEXP1HWUSER[1]} {TARGEXP1HWUSER[2]} {TARGEXP1HWUSER[3]} port TARGSRAM2HAUSER output.right port TARGFLASH0HREADYMUX output.right port APBTARGEXP2PREADY input.left port APBTARGEXP5PWRITE output.right port APBTARGEXP5PSEL output.right port APBTARGEXP13PSLVERR input.left portBus TARGSRAM3HMASTER output.right 4 {TARGSRAM3HMASTER[0]} {TARGSRAM3HMASTER[1]} {TARGSRAM3HMASTER[2]} {TARGSRAM3HMASTER[3]} port APBTARGEXP13PENABLE output.right port TARGSRAM3HREADYOUT input.left portBus TARGEXP0HBURST output.right 3 {TARGEXP0HBURST[0]} {TARGEXP0HBURST[1]} {TARGEXP0HBURST[2]} portBus TARGSRAM2HTRANS output.right 2 {TARGSRAM2HTRANS[0]} {TARGSRAM2HTRANS[1]} port APBTARGEXP12PWRITE output.right portBus TARGSRAM2HADDR output.right 32 {TARGSRAM2HADDR[0]} {TARGSRAM2HADDR[1]} {TARGSRAM2HADDR[2]} {TARGSRAM2HADDR[3]} {TARGSRAM2HADDR[4]} {TARGSRAM2HADDR[5]} {TARGSRAM2HADDR[6]} {TARGSRAM2HADDR[7]} {TARGSRAM2HADDR[8]} {TARGSRAM2HADDR[9]} {TARGSRAM2HADDR[10]} {TARGSRAM2HADDR[11]} {TARGSRAM2HADDR[12]} {TARGSRAM2HADDR[13]} {TARGSRAM2HADDR[14]} {TARGSRAM2HADDR[15]} {TARGSRAM2HADDR[16]} {TARGSRAM2HADDR[17]} {TARGSRAM2HADDR[18]} {TARGSRAM2HADDR[19]} {TARGSRAM2HADDR[20]} {TARGSRAM2HADDR[21]} {TARGSRAM2HADDR[22]} {TARGSRAM2HADDR[23]} {TARGSRAM2HADDR[24]} {TARGSRAM2HADDR[25]} {TARGSRAM2HADDR[26]} {TARGSRAM2HADDR[27]} {TARGSRAM2HADDR[28]} {TARGSRAM2HADDR[29]} {TARGSRAM2HADDR[30]} {TARGSRAM2HADDR[31]} portBus TARGSRAM2HRDATA input.left 32 {TARGSRAM2HRDATA[0]} {TARGSRAM2HRDATA[1]} {TARGSRAM2HRDATA[2]} {TARGSRAM2HRDATA[3]} {TARGSRAM2HRDATA[4]} {TARGSRAM2HRDATA[5]} {TARGSRAM2HRDATA[6]} {TARGSRAM2HRDATA[7]} {TARGSRAM2HRDATA[8]} {TARGSRAM2HRDATA[9]} {TARGSRAM2HRDATA[10]} {TARGSRAM2HRDATA[11]} {TARGSRAM2HRDATA[12]} {TARGSRAM2HRDATA[13]} {TARGSRAM2HRDATA[14]} {TARGSRAM2HRDATA[15]} {TARGSRAM2HRDATA[16]} {TARGSRAM2HRDATA[17]} {TARGSRAM2HRDATA[18]} {TARGSRAM2HRDATA[19]} {TARGSRAM2HRDATA[20]} {TARGSRAM2HRDATA[21]} {TARGSRAM2HRDATA[22]} {TARGSRAM2HRDATA[23]} {TARGSRAM2HRDATA[24]} {TARGSRAM2HRDATA[25]} {TARGSRAM2HRDATA[26]} {TARGSRAM2HRDATA[27]} {TARGSRAM2HRDATA[28]} {TARGSRAM2HRDATA[29]} {TARGSRAM2HRDATA[30]} {TARGSRAM2HRDATA[31]} port APBTARGEXP15PSEL output.right portBus TARGEXP0HPROT output.right 4 {TARGEXP0HPROT[0]} {TARGEXP0HPROT[1]} {TARGEXP0HPROT[2]} {TARGEXP0HPROT[3]} portBus APBTARGEXP15PPROT output.right 3 {APBTARGEXP15PPROT[0]} {APBTARGEXP15PPROT[1]} {APBTARGEXP15PPROT[2]} port INITEXP1EXRESP output.right portBus TARGEXP0HWUSER output.right 4 {TARGEXP0HWUSER[0]} {TARGEXP0HWUSER[1]} {TARGEXP0HWUSER[2]} {TARGEXP0HWUSER[3]} port TARGSRAM1EXRESP input.left portBus APBTARGEXP7PPROT output.right 3 {APBTARGEXP7PPROT[0]} {APBTARGEXP7PPROT[1]} {APBTARGEXP7PPROT[2]} port INITEXP1HAUSER input.left port TARGSRAM1HAUSER output.right port APBTARGEXP1PREADY input.left port APBTARGEXP4PWRITE output.right portBus APBTARGEXP12PPROT output.right 3 {APBTARGEXP12PPROT[0]} {APBTARGEXP12PPROT[1]} {APBTARGEXP12PPROT[2]} port APBTARGEXP11PSLVERR input.left portBus INITEXP1HMASTER input.left 4 {INITEXP1HMASTER[0]} {INITEXP1HMASTER[1]} {INITEXP1HMASTER[2]} {INITEXP1HMASTER[3]} portBus TARGEXP0HSIZE output.right 3 {TARGEXP0HSIZE[0]} {TARGEXP0HSIZE[1]} {TARGEXP0HSIZE[2]} portBus TARGSRAM1HMASTER output.right 4 {TARGSRAM1HMASTER[0]} {TARGSRAM1HMASTER[1]} {TARGSRAM1HMASTER[2]} {TARGSRAM1HMASTER[3]} port APBTARGEXP11PENABLE output.right portBus APBTARGEXP4PPROT output.right 3 {APBTARGEXP4PPROT[0]} {APBTARGEXP4PPROT[1]} {APBTARGEXP4PPROT[2]} portBus INITEXP1HTRANS input.left 2 {INITEXP1HTRANS[0]} {INITEXP1HTRANS[1]} portBus TARGSRAM1HTRANS output.right 2 {TARGSRAM1HTRANS[0]} {TARGSRAM1HTRANS[1]} port APBTARGEXP11PWRITE output.right portBus APBTARGEXP1PPROT output.right 3 {APBTARGEXP1PPROT[0]} {APBTARGEXP1PPROT[1]} {APBTARGEXP1PPROT[2]} portBus TARGFLASH0HBURST output.right 3 {TARGFLASH0HBURST[0]} {TARGFLASH0HBURST[1]} {TARGFLASH0HBURST[2]} portBus INITEXP1HRDATA output.right 32 {INITEXP1HRDATA[0]} {INITEXP1HRDATA[1]} {INITEXP1HRDATA[2]} {INITEXP1HRDATA[3]} {INITEXP1HRDATA[4]} {INITEXP1HRDATA[5]} {INITEXP1HRDATA[6]} {INITEXP1HRDATA[7]} {INITEXP1HRDATA[8]} {INITEXP1HRDATA[9]} {INITEXP1HRDATA[10]} {INITEXP1HRDATA[11]} {INITEXP1HRDATA[12]} {INITEXP1HRDATA[13]} {INITEXP1HRDATA[14]} {INITEXP1HRDATA[15]} {INITEXP1HRDATA[16]} {INITEXP1HRDATA[17]} {INITEXP1HRDATA[18]} {INITEXP1HRDATA[19]} {INITEXP1HRDATA[20]} {INITEXP1HRDATA[21]} {INITEXP1HRDATA[22]} {INITEXP1HRDATA[23]} {INITEXP1HRDATA[24]} {INITEXP1HRDATA[25]} {INITEXP1HRDATA[26]} {INITEXP1HRDATA[27]} {INITEXP1HRDATA[28]} {INITEXP1HRDATA[29]} {INITEXP1HRDATA[30]} {INITEXP1HRDATA[31]} portBus TARGSRAM1HRDATA input.left 32 {TARGSRAM1HRDATA[0]} {TARGSRAM1HRDATA[1]} {TARGSRAM1HRDATA[2]} {TARGSRAM1HRDATA[3]} {TARGSRAM1HRDATA[4]} {TARGSRAM1HRDATA[5]} {TARGSRAM1HRDATA[6]} {TARGSRAM1HRDATA[7]} {TARGSRAM1HRDATA[8]} {TARGSRAM1HRDATA[9]} {TARGSRAM1HRDATA[10]} {TARGSRAM1HRDATA[11]} {TARGSRAM1HRDATA[12]} {TARGSRAM1HRDATA[13]} {TARGSRAM1HRDATA[14]} {TARGSRAM1HRDATA[15]} {TARGSRAM1HRDATA[16]} {TARGSRAM1HRDATA[17]} {TARGSRAM1HRDATA[18]} {TARGSRAM1HRDATA[19]} {TARGSRAM1HRDATA[20]} {TARGSRAM1HRDATA[21]} {TARGSRAM1HRDATA[22]} {TARGSRAM1HRDATA[23]} {TARGSRAM1HRDATA[24]} {TARGSRAM1HRDATA[25]} {TARGSRAM1HRDATA[26]} {TARGSRAM1HRDATA[27]} {TARGSRAM1HRDATA[28]} {TARGSRAM1HRDATA[29]} {TARGSRAM1HRDATA[30]} {TARGSRAM1HRDATA[31]} port TARGSRAM2HSEL output.right port TARGSRAM2EXREQ output.right port INITEXP0EXRESP output.right portBus TARGFLASH0HMASTER output.right 4 {TARGFLASH0HMASTER[0]} {TARGFLASH0HMASTER[1]} {TARGFLASH0HMASTER[2]} {TARGFLASH0HMASTER[3]} port TARGSRAM0EXRESP input.left port INITEXP0HAUSER input.left port TARGSRAM0HAUSER output.right port TARGSRAM2HREADYMUX output.right portBus TARGFLASH0HWUSER output.right 4 {TARGFLASH0HWUSER[0]} {TARGFLASH0HWUSER[1]} {TARGFLASH0HWUSER[2]} {TARGFLASH0HWUSER[3]} port APBTARGEXP0PREADY input.left port APBTARGEXP3PWRITE output.right port APBTARGEXP2PSEL output.right portBus TARGSRAM3HWDATA output.right 32 {TARGSRAM3HWDATA[0]} {TARGSRAM3HWDATA[1]} {TARGSRAM3HWDATA[2]} {TARGSRAM3HWDATA[3]} {TARGSRAM3HWDATA[4]} {TARGSRAM3HWDATA[5]} {TARGSRAM3HWDATA[6]} {TARGSRAM3HWDATA[7]} {TARGSRAM3HWDATA[8]} {TARGSRAM3HWDATA[9]} {TARGSRAM3HWDATA[10]} {TARGSRAM3HWDATA[11]} {TARGSRAM3HWDATA[12]} {TARGSRAM3HWDATA[13]} {TARGSRAM3HWDATA[14]} {TARGSRAM3HWDATA[15]} {TARGSRAM3HWDATA[16]} {TARGSRAM3HWDATA[17]} {TARGSRAM3HWDATA[18]} {TARGSRAM3HWDATA[19]} {TARGSRAM3HWDATA[20]} {TARGSRAM3HWDATA[21]} {TARGSRAM3HWDATA[22]} {TARGSRAM3HWDATA[23]} {TARGSRAM3HWDATA[24]} {TARGSRAM3HWDATA[25]} {TARGSRAM3HWDATA[26]} {TARGSRAM3HWDATA[27]} {TARGSRAM3HWDATA[28]} {TARGSRAM3HWDATA[29]} {TARGSRAM3HWDATA[30]} {TARGSRAM3HWDATA[31]} portBus HWDATAD input.left 32 {HWDATAD[0]} {HWDATAD[1]} {HWDATAD[2]} {HWDATAD[3]} {HWDATAD[4]} {HWDATAD[5]} {HWDATAD[6]} {HWDATAD[7]} {HWDATAD[8]} {HWDATAD[9]} {HWDATAD[10]} {HWDATAD[11]} {HWDATAD[12]} {HWDATAD[13]} {HWDATAD[14]} {HWDATAD[15]} {HWDATAD[16]} {HWDATAD[17]} {HWDATAD[18]} {HWDATAD[19]} {HWDATAD[20]} {HWDATAD[21]} {HWDATAD[22]} {HWDATAD[23]} {HWDATAD[24]} {HWDATAD[25]} {HWDATAD[26]} {HWDATAD[27]} {HWDATAD[28]} {HWDATAD[29]} {HWDATAD[30]} {HWDATAD[31]} portBus INITEXP0HTRANS input.left 2 {INITEXP0HTRANS[0]} {INITEXP0HTRANS[1]} portBus TARGSRAM0HTRANS output.right 2 {TARGSRAM0HTRANS[0]} {TARGSRAM0HTRANS[1]} port APBTARGEXP10PWRITE output.right port TARGSRAM3HMASTLOCK output.right port TARGEXP1EXRESP input.left port TARGEXP1HAUSER output.right port APBTARGEXP12PSEL output.right portBus INITEXP0HRDATA output.right 32 {INITEXP0HRDATA[0]} {INITEXP0HRDATA[1]} {INITEXP0HRDATA[2]} {INITEXP0HRDATA[3]} {INITEXP0HRDATA[4]} {INITEXP0HRDATA[5]} {INITEXP0HRDATA[6]} {INITEXP0HRDATA[7]} {INITEXP0HRDATA[8]} {INITEXP0HRDATA[9]} {INITEXP0HRDATA[10]} {INITEXP0HRDATA[11]} {INITEXP0HRDATA[12]} {INITEXP0HRDATA[13]} {INITEXP0HRDATA[14]} {INITEXP0HRDATA[15]} {INITEXP0HRDATA[16]} {INITEXP0HRDATA[17]} {INITEXP0HRDATA[18]} {INITEXP0HRDATA[19]} {INITEXP0HRDATA[20]} {INITEXP0HRDATA[21]} {INITEXP0HRDATA[22]} {INITEXP0HRDATA[23]} {INITEXP0HRDATA[24]} {INITEXP0HRDATA[25]} {INITEXP0HRDATA[26]} {INITEXP0HRDATA[27]} {INITEXP0HRDATA[28]} {INITEXP0HRDATA[29]} {INITEXP0HRDATA[30]} {INITEXP0HRDATA[31]} portBus TARGSRAM0HRDATA input.left 32 {TARGSRAM0HRDATA[0]} {TARGSRAM0HRDATA[1]} {TARGSRAM0HRDATA[2]} {TARGSRAM0HRDATA[3]} {TARGSRAM0HRDATA[4]} {TARGSRAM0HRDATA[5]} {TARGSRAM0HRDATA[6]} {TARGSRAM0HRDATA[7]} {TARGSRAM0HRDATA[8]} {TARGSRAM0HRDATA[9]} {TARGSRAM0HRDATA[10]} {TARGSRAM0HRDATA[11]} {TARGSRAM0HRDATA[12]} {TARGSRAM0HRDATA[13]} {TARGSRAM0HRDATA[14]} {TARGSRAM0HRDATA[15]} {TARGSRAM0HRDATA[16]} {TARGSRAM0HRDATA[17]} {TARGSRAM0HRDATA[18]} {TARGSRAM0HRDATA[19]} {TARGSRAM0HRDATA[20]} {TARGSRAM0HRDATA[21]} {TARGSRAM0HRDATA[22]} {TARGSRAM0HRDATA[23]} {TARGSRAM0HRDATA[24]} {TARGSRAM0HRDATA[25]} {TARGSRAM0HRDATA[26]} {TARGSRAM0HRDATA[27]} {TARGSRAM0HRDATA[28]} {TARGSRAM0HRDATA[29]} {TARGSRAM0HRDATA[30]} {TARGSRAM0HRDATA[31]} port TARGSRAM0HREADYOUT input.left portBus TARGEXP1HADDR output.right 32 {TARGEXP1HADDR[0]} {TARGEXP1HADDR[1]} {TARGEXP1HADDR[2]} {TARGEXP1HADDR[3]} {TARGEXP1HADDR[4]} {TARGEXP1HADDR[5]} {TARGEXP1HADDR[6]} {TARGEXP1HADDR[7]} {TARGEXP1HADDR[8]} {TARGEXP1HADDR[9]} {TARGEXP1HADDR[10]} {TARGEXP1HADDR[11]} {TARGEXP1HADDR[12]} {TARGEXP1HADDR[13]} {TARGEXP1HADDR[14]} {TARGEXP1HADDR[15]} {TARGEXP1HADDR[16]} {TARGEXP1HADDR[17]} {TARGEXP1HADDR[18]} {TARGEXP1HADDR[19]} {TARGEXP1HADDR[20]} {TARGEXP1HADDR[21]} {TARGEXP1HADDR[22]} {TARGEXP1HADDR[23]} {TARGEXP1HADDR[24]} {TARGEXP1HADDR[25]} {TARGEXP1HADDR[26]} {TARGEXP1HADDR[27]} {TARGEXP1HADDR[28]} {TARGEXP1HADDR[29]} {TARGEXP1HADDR[30]} {TARGEXP1HADDR[31]} portBus APBTARGEXP8PADDR output.right 12 {APBTARGEXP8PADDR[0]} {APBTARGEXP8PADDR[1]} {APBTARGEXP8PADDR[2]} {APBTARGEXP8PADDR[3]} {APBTARGEXP8PADDR[4]} {APBTARGEXP8PADDR[5]} {APBTARGEXP8PADDR[6]} {APBTARGEXP8PADDR[7]} {APBTARGEXP8PADDR[8]} {APBTARGEXP8PADDR[9]} {APBTARGEXP8PADDR[10]} {APBTARGEXP8PADDR[11]} port APBTARGEXP2PWRITE output.right portBus TARGSRAM2HWDATA output.right 32 {TARGSRAM2HWDATA[0]} {TARGSRAM2HWDATA[1]} {TARGSRAM2HWDATA[2]} {TARGSRAM2HWDATA[3]} {TARGSRAM2HWDATA[4]} {TARGSRAM2HWDATA[5]} {TARGSRAM2HWDATA[6]} {TARGSRAM2HWDATA[7]} {TARGSRAM2HWDATA[8]} {TARGSRAM2HWDATA[9]} {TARGSRAM2HWDATA[10]} {TARGSRAM2HWDATA[11]} {TARGSRAM2HWDATA[12]} {TARGSRAM2HWDATA[13]} {TARGSRAM2HWDATA[14]} {TARGSRAM2HWDATA[15]} {TARGSRAM2HWDATA[16]} {TARGSRAM2HWDATA[17]} {TARGSRAM2HWDATA[18]} {TARGSRAM2HWDATA[19]} {TARGSRAM2HWDATA[20]} {TARGSRAM2HWDATA[21]} {TARGSRAM2HWDATA[22]} {TARGSRAM2HWDATA[23]} {TARGSRAM2HWDATA[24]} {TARGSRAM2HWDATA[25]} {TARGSRAM2HWDATA[26]} {TARGSRAM2HWDATA[27]} {TARGSRAM2HWDATA[28]} {TARGSRAM2HWDATA[29]} {TARGSRAM2HWDATA[30]} {TARGSRAM2HWDATA[31]} portBus HWDATAS input.left 32 {HWDATAS[0]} {HWDATAS[1]} {HWDATAS[2]} {HWDATAS[3]} {HWDATAS[4]} {HWDATAS[5]} {HWDATAS[6]} {HWDATAS[7]} {HWDATAS[8]} {HWDATAS[9]} {HWDATAS[10]} {HWDATAS[11]} {HWDATAS[12]} {HWDATAS[13]} {HWDATAS[14]} {HWDATAS[15]} {HWDATAS[16]} {HWDATAS[17]} {HWDATAS[18]} {HWDATAS[19]} {HWDATAS[20]} {HWDATAS[21]} {HWDATAS[22]} {HWDATAS[23]} {HWDATAS[24]} {HWDATAS[25]} {HWDATAS[26]} {HWDATAS[27]} {HWDATAS[28]} {HWDATAS[29]} {HWDATAS[30]} {HWDATAS[31]} portBus TARGEXP1HTRANS output.right 2 {TARGEXP1HTRANS[0]} {TARGEXP1HTRANS[1]} portBus APBTARGEXP13PADDR output.right 12 {APBTARGEXP13PADDR[0]} {APBTARGEXP13PADDR[1]} {APBTARGEXP13PADDR[2]} {APBTARGEXP13PADDR[3]} {APBTARGEXP13PADDR[4]} {APBTARGEXP13PADDR[5]} {APBTARGEXP13PADDR[6]} {APBTARGEXP13PADDR[7]} {APBTARGEXP13PADDR[8]} {APBTARGEXP13PADDR[9]} {APBTARGEXP13PADDR[10]} {APBTARGEXP13PADDR[11]} portBus APBTARGEXP5PADDR output.right 12 {APBTARGEXP5PADDR[0]} {APBTARGEXP5PADDR[1]} {APBTARGEXP5PADDR[2]} {APBTARGEXP5PADDR[3]} {APBTARGEXP5PADDR[4]} {APBTARGEXP5PADDR[5]} {APBTARGEXP5PADDR[6]} {APBTARGEXP5PADDR[7]} {APBTARGEXP5PADDR[8]} {APBTARGEXP5PADDR[9]} {APBTARGEXP5PADDR[10]} {APBTARGEXP5PADDR[11]} port SCANINHCLK input.left port TARGEXP0HREADYOUT input.left portBus TARGEXP1HRDATA input.left 32 {TARGEXP1HRDATA[0]} {TARGEXP1HRDATA[1]} {TARGEXP1HRDATA[2]} {TARGEXP1HRDATA[3]} {TARGEXP1HRDATA[4]} {TARGEXP1HRDATA[5]} {TARGEXP1HRDATA[6]} {TARGEXP1HRDATA[7]} {TARGEXP1HRDATA[8]} {TARGEXP1HRDATA[9]} {TARGEXP1HRDATA[10]} {TARGEXP1HRDATA[11]} {TARGEXP1HRDATA[12]} {TARGEXP1HRDATA[13]} {TARGEXP1HRDATA[14]} {TARGEXP1HRDATA[15]} {TARGEXP1HRDATA[16]} {TARGEXP1HRDATA[17]} {TARGEXP1HRDATA[18]} {TARGEXP1HRDATA[19]} {TARGEXP1HRDATA[20]} {TARGEXP1HRDATA[21]} {TARGEXP1HRDATA[22]} {TARGEXP1HRDATA[23]} {TARGEXP1HRDATA[24]} {TARGEXP1HRDATA[25]} {TARGEXP1HRDATA[26]} {TARGEXP1HRDATA[27]} {TARGEXP1HRDATA[28]} {TARGEXP1HRDATA[29]} {TARGEXP1HRDATA[30]} {TARGEXP1HRDATA[31]} portBus APBTARGEXP10PADDR output.right 12 {APBTARGEXP10PADDR[0]} {APBTARGEXP10PADDR[1]} {APBTARGEXP10PADDR[2]} {APBTARGEXP10PADDR[3]} {APBTARGEXP10PADDR[4]} {APBTARGEXP10PADDR[5]} {APBTARGEXP10PADDR[6]} {APBTARGEXP10PADDR[7]} {APBTARGEXP10PADDR[8]} {APBTARGEXP10PADDR[9]} {APBTARGEXP10PADDR[10]} {APBTARGEXP10PADDR[11]} port TARGEXP0EXRESP input.left portBus APBTARGEXP9PRDATA input.left 32 {APBTARGEXP9PRDATA[0]} {APBTARGEXP9PRDATA[1]} {APBTARGEXP9PRDATA[2]} {APBTARGEXP9PRDATA[3]} {APBTARGEXP9PRDATA[4]} {APBTARGEXP9PRDATA[5]} {APBTARGEXP9PRDATA[6]} {APBTARGEXP9PRDATA[7]} {APBTARGEXP9PRDATA[8]} {APBTARGEXP9PRDATA[9]} {APBTARGEXP9PRDATA[10]} {APBTARGEXP9PRDATA[11]} {APBTARGEXP9PRDATA[12]} {APBTARGEXP9PRDATA[13]} {APBTARGEXP9PRDATA[14]} {APBTARGEXP9PRDATA[15]} {APBTARGEXP9PRDATA[16]} {APBTARGEXP9PRDATA[17]} {APBTARGEXP9PRDATA[18]} {APBTARGEXP9PRDATA[19]} {APBTARGEXP9PRDATA[20]} {APBTARGEXP9PRDATA[21]} {APBTARGEXP9PRDATA[22]} {APBTARGEXP9PRDATA[23]} {APBTARGEXP9PRDATA[24]} {APBTARGEXP9PRDATA[25]} {APBTARGEXP9PRDATA[26]} {APBTARGEXP9PRDATA[27]} {APBTARGEXP9PRDATA[28]} {APBTARGEXP9PRDATA[29]} {APBTARGEXP9PRDATA[30]} {APBTARGEXP9PRDATA[31]} portBus APBTARGEXP2PADDR output.right 12 {APBTARGEXP2PADDR[0]} {APBTARGEXP2PADDR[1]} {APBTARGEXP2PADDR[2]} {APBTARGEXP2PADDR[3]} {APBTARGEXP2PADDR[4]} {APBTARGEXP2PADDR[5]} {APBTARGEXP2PADDR[6]} {APBTARGEXP2PADDR[7]} {APBTARGEXP2PADDR[8]} {APBTARGEXP2PADDR[9]} {APBTARGEXP2PADDR[10]} {APBTARGEXP2PADDR[11]} port TARGEXP0HAUSER output.right port APBTARGEXP9PSLVERR input.left port APBTARGEXP9PENABLE output.right portBus TARGEXP1MEMATTR output.right 2 {TARGEXP1MEMATTR[0]} {TARGEXP1MEMATTR[1]} portBus TARGSRAM3HPROT output.right 4 {TARGSRAM3HPROT[0]} {TARGSRAM3HPROT[1]} {TARGSRAM3HPROT[2]} {TARGSRAM3HPROT[3]} port HMASTLOCKS input.left port HREADYD output.right port TARGEXP1EXREQ output.right port APBTARGEXP1PWRITE output.right portBus INITEXP1HWDATA input.left 32 {INITEXP1HWDATA[0]} {INITEXP1HWDATA[1]} {INITEXP1HWDATA[2]} {INITEXP1HWDATA[3]} {INITEXP1HWDATA[4]} {INITEXP1HWDATA[5]} {INITEXP1HWDATA[6]} {INITEXP1HWDATA[7]} {INITEXP1HWDATA[8]} {INITEXP1HWDATA[9]} {INITEXP1HWDATA[10]} {INITEXP1HWDATA[11]} {INITEXP1HWDATA[12]} {INITEXP1HWDATA[13]} {INITEXP1HWDATA[14]} {INITEXP1HWDATA[15]} {INITEXP1HWDATA[16]} {INITEXP1HWDATA[17]} {INITEXP1HWDATA[18]} {INITEXP1HWDATA[19]} {INITEXP1HWDATA[20]} {INITEXP1HWDATA[21]} {INITEXP1HWDATA[22]} {INITEXP1HWDATA[23]} {INITEXP1HWDATA[24]} {INITEXP1HWDATA[25]} {INITEXP1HWDATA[26]} {INITEXP1HWDATA[27]} {INITEXP1HWDATA[28]} {INITEXP1HWDATA[29]} {INITEXP1HWDATA[30]} {INITEXP1HWDATA[31]} portBus TARGEXP0HTRANS output.right 2 {TARGEXP0HTRANS[0]} {TARGEXP0HTRANS[1]} portBus TARGSRAM1HWDATA output.right 32 {TARGSRAM1HWDATA[0]} {TARGSRAM1HWDATA[1]} {TARGSRAM1HWDATA[2]} {TARGSRAM1HWDATA[3]} {TARGSRAM1HWDATA[4]} {TARGSRAM1HWDATA[5]} {TARGSRAM1HWDATA[6]} {TARGSRAM1HWDATA[7]} {TARGSRAM1HWDATA[8]} {TARGSRAM1HWDATA[9]} {TARGSRAM1HWDATA[10]} {TARGSRAM1HWDATA[11]} {TARGSRAM1HWDATA[12]} {TARGSRAM1HWDATA[13]} {TARGSRAM1HWDATA[14]} {TARGSRAM1HWDATA[15]} {TARGSRAM1HWDATA[16]} {TARGSRAM1HWDATA[17]} {TARGSRAM1HWDATA[18]} {TARGSRAM1HWDATA[19]} {TARGSRAM1HWDATA[20]} {TARGSRAM1HWDATA[21]} {TARGSRAM1HWDATA[22]} {TARGSRAM1HWDATA[23]} {TARGSRAM1HWDATA[24]} {TARGSRAM1HWDATA[25]} {TARGSRAM1HWDATA[26]} {TARGSRAM1HWDATA[27]} {TARGSRAM1HWDATA[28]} {TARGSRAM1HWDATA[29]} {TARGSRAM1HWDATA[30]} {TARGSRAM1HWDATA[31]} portBus TARGSRAM3MEMATTR output.right 2 {TARGSRAM3MEMATTR[0]} {TARGSRAM3MEMATTR[1]} port HREADYI output.right portBus INITEXP0HPROT input.left 4 {INITEXP0HPROT[0]} {INITEXP0HPROT[1]} {INITEXP0HPROT[2]} {INITEXP0HPROT[3]} portBus TARGSRAM0HPROT output.right 4 {TARGSRAM0HPROT[0]} {TARGSRAM0HPROT[1]} {TARGSRAM0HPROT[2]} {TARGSRAM0HPROT[3]} portBus APBTARGEXP15PSTRB output.right 4 {APBTARGEXP15PSTRB[0]} {APBTARGEXP15PSTRB[1]} {APBTARGEXP15PSTRB[2]} {APBTARGEXP15PSTRB[3]} portBus TARGSRAM3HSIZE output.right 3 {TARGSRAM3HSIZE[0]} {TARGSRAM3HSIZE[1]} {TARGSRAM3HSIZE[2]} portBus TARGEXP0HRDATA input.left 32 {TARGEXP0HRDATA[0]} {TARGEXP0HRDATA[1]} {TARGEXP0HRDATA[2]} {TARGEXP0HRDATA[3]} {TARGEXP0HRDATA[4]} {TARGEXP0HRDATA[5]} {TARGEXP0HRDATA[6]} {TARGEXP0HRDATA[7]} {TARGEXP0HRDATA[8]} {TARGEXP0HRDATA[9]} {TARGEXP0HRDATA[10]} {TARGEXP0HRDATA[11]} {TARGEXP0HRDATA[12]} {TARGEXP0HRDATA[13]} {TARGEXP0HRDATA[14]} {TARGEXP0HRDATA[15]} {TARGEXP0HRDATA[16]} {TARGEXP0HRDATA[17]} {TARGEXP0HRDATA[18]} {TARGEXP0HRDATA[19]} {TARGEXP0HRDATA[20]} {TARGEXP0HRDATA[21]} {TARGEXP0HRDATA[22]} {TARGEXP0HRDATA[23]} {TARGEXP0HRDATA[24]} {TARGEXP0HRDATA[25]} {TARGEXP0HRDATA[26]} {TARGEXP0HRDATA[27]} {TARGEXP0HRDATA[28]} {TARGEXP0HRDATA[29]} {TARGEXP0HRDATA[30]} {TARGEXP0HRDATA[31]} portBus APBTARGEXP7PSTRB output.right 4 {APBTARGEXP7PSTRB[0]} {APBTARGEXP7PSTRB[1]} {APBTARGEXP7PSTRB[2]} {APBTARGEXP7PSTRB[3]} port APBTARGEXP7PSEL output.right port EXREQD input.left portBus APBTARGEXP8PRDATA input.left 32 {APBTARGEXP8PRDATA[0]} {APBTARGEXP8PRDATA[1]} {APBTARGEXP8PRDATA[2]} {APBTARGEXP8PRDATA[3]} {APBTARGEXP8PRDATA[4]} {APBTARGEXP8PRDATA[5]} {APBTARGEXP8PRDATA[6]} {APBTARGEXP8PRDATA[7]} {APBTARGEXP8PRDATA[8]} {APBTARGEXP8PRDATA[9]} {APBTARGEXP8PRDATA[10]} {APBTARGEXP8PRDATA[11]} {APBTARGEXP8PRDATA[12]} {APBTARGEXP8PRDATA[13]} {APBTARGEXP8PRDATA[14]} {APBTARGEXP8PRDATA[15]} {APBTARGEXP8PRDATA[16]} {APBTARGEXP8PRDATA[17]} {APBTARGEXP8PRDATA[18]} {APBTARGEXP8PRDATA[19]} {APBTARGEXP8PRDATA[20]} {APBTARGEXP8PRDATA[21]} {APBTARGEXP8PRDATA[22]} {APBTARGEXP8PRDATA[23]} {APBTARGEXP8PRDATA[24]} {APBTARGEXP8PRDATA[25]} {APBTARGEXP8PRDATA[26]} {APBTARGEXP8PRDATA[27]} {APBTARGEXP8PRDATA[28]} {APBTARGEXP8PRDATA[29]} {APBTARGEXP8PRDATA[30]} {APBTARGEXP8PRDATA[31]} port APBTARGEXP7PSLVERR input.left port TARGFLASH0EXRESP input.left portBus APBTARGEXP12PSTRB output.right 4 {APBTARGEXP12PSTRB[0]} {APBTARGEXP12PSTRB[1]} {APBTARGEXP12PSTRB[2]} {APBTARGEXP12PSTRB[3]} port APBTARGEXP7PENABLE output.right port SCANENABLE input.left portBus INITEXP0HSIZE input.left 3 {INITEXP0HSIZE[0]} {INITEXP0HSIZE[1]} {INITEXP0HSIZE[2]} port TARGFLASH0HAUSER output.right portBus TARGSRAM0HSIZE output.right 3 {TARGSRAM0HSIZE[0]} {TARGSRAM0HSIZE[1]} {TARGSRAM0HSIZE[2]} portBus APBTARGEXP4PSTRB output.right 4 {APBTARGEXP4PSTRB[0]} {APBTARGEXP4PSTRB[1]} {APBTARGEXP4PSTRB[2]} {APBTARGEXP4PSTRB[3]} port TARGSRAM2HRESP input.left port INITEXP0HMASTLOCK input.left portBus TARGFLASH0HADDR output.right 32 {TARGFLASH0HADDR[0]} {TARGFLASH0HADDR[1]} {TARGFLASH0HADDR[2]} {TARGFLASH0HADDR[3]} {TARGFLASH0HADDR[4]} {TARGFLASH0HADDR[5]} {TARGFLASH0HADDR[6]} {TARGFLASH0HADDR[7]} {TARGFLASH0HADDR[8]} {TARGFLASH0HADDR[9]} {TARGFLASH0HADDR[10]} {TARGFLASH0HADDR[11]} {TARGFLASH0HADDR[12]} {TARGFLASH0HADDR[13]} {TARGFLASH0HADDR[14]} {TARGFLASH0HADDR[15]} {TARGFLASH0HADDR[16]} {TARGFLASH0HADDR[17]} {TARGFLASH0HADDR[18]} {TARGFLASH0HADDR[19]} {TARGFLASH0HADDR[20]} {TARGFLASH0HADDR[21]} {TARGFLASH0HADDR[22]} {TARGFLASH0HADDR[23]} {TARGFLASH0HADDR[24]} {TARGFLASH0HADDR[25]} {TARGFLASH0HADDR[26]} {TARGFLASH0HADDR[27]} {TARGFLASH0HADDR[28]} {TARGFLASH0HADDR[29]} {TARGFLASH0HADDR[30]} {TARGFLASH0HADDR[31]} port TARGSRAM0HMASTLOCK output.right portBus APBTARGEXP15PRDATA input.left 32 {APBTARGEXP15PRDATA[0]} {APBTARGEXP15PRDATA[1]} {APBTARGEXP15PRDATA[2]} {APBTARGEXP15PRDATA[3]} {APBTARGEXP15PRDATA[4]} {APBTARGEXP15PRDATA[5]} {APBTARGEXP15PRDATA[6]} {APBTARGEXP15PRDATA[7]} {APBTARGEXP15PRDATA[8]} {APBTARGEXP15PRDATA[9]} {APBTARGEXP15PRDATA[10]} {APBTARGEXP15PRDATA[11]} {APBTARGEXP15PRDATA[12]} {APBTARGEXP15PRDATA[13]} {APBTARGEXP15PRDATA[14]} {APBTARGEXP15PRDATA[15]} {APBTARGEXP15PRDATA[16]} {APBTARGEXP15PRDATA[17]} {APBTARGEXP15PRDATA[18]} {APBTARGEXP15PRDATA[19]} {APBTARGEXP15PRDATA[20]} {APBTARGEXP15PRDATA[21]} {APBTARGEXP15PRDATA[22]} {APBTARGEXP15PRDATA[23]} {APBTARGEXP15PRDATA[24]} {APBTARGEXP15PRDATA[25]} {APBTARGEXP15PRDATA[26]} {APBTARGEXP15PRDATA[27]} {APBTARGEXP15PRDATA[28]} {APBTARGEXP15PRDATA[29]} {APBTARGEXP15PRDATA[30]} {APBTARGEXP15PRDATA[31]} port HREADYS output.right port APBTARGEXP0PWRITE output.right portBus APBTARGEXP1PSTRB output.right 4 {APBTARGEXP1PSTRB[0]} {APBTARGEXP1PSTRB[1]} {APBTARGEXP1PSTRB[2]} {APBTARGEXP1PSTRB[3]} portBus INITEXP0HWDATA input.left 32 {INITEXP0HWDATA[0]} {INITEXP0HWDATA[1]} {INITEXP0HWDATA[2]} {INITEXP0HWDATA[3]} {INITEXP0HWDATA[4]} {INITEXP0HWDATA[5]} {INITEXP0HWDATA[6]} {INITEXP0HWDATA[7]} {INITEXP0HWDATA[8]} {INITEXP0HWDATA[9]} {INITEXP0HWDATA[10]} {INITEXP0HWDATA[11]} {INITEXP0HWDATA[12]} {INITEXP0HWDATA[13]} {INITEXP0HWDATA[14]} {INITEXP0HWDATA[15]} {INITEXP0HWDATA[16]} {INITEXP0HWDATA[17]} {INITEXP0HWDATA[18]} {INITEXP0HWDATA[19]} {INITEXP0HWDATA[20]} {INITEXP0HWDATA[21]} {INITEXP0HWDATA[22]} {INITEXP0HWDATA[23]} {INITEXP0HWDATA[24]} {INITEXP0HWDATA[25]} {INITEXP0HWDATA[26]} {INITEXP0HWDATA[27]} {INITEXP0HWDATA[28]} {INITEXP0HWDATA[29]} {INITEXP0HWDATA[30]} {INITEXP0HWDATA[31]} portBus TARGSRAM0HWDATA output.right 32 {TARGSRAM0HWDATA[0]} {TARGSRAM0HWDATA[1]} {TARGSRAM0HWDATA[2]} {TARGSRAM0HWDATA[3]} {TARGSRAM0HWDATA[4]} {TARGSRAM0HWDATA[5]} {TARGSRAM0HWDATA[6]} {TARGSRAM0HWDATA[7]} {TARGSRAM0HWDATA[8]} {TARGSRAM0HWDATA[9]} {TARGSRAM0HWDATA[10]} {TARGSRAM0HWDATA[11]} {TARGSRAM0HWDATA[12]} {TARGSRAM0HWDATA[13]} {TARGSRAM0HWDATA[14]} {TARGSRAM0HWDATA[15]} {TARGSRAM0HWDATA[16]} {TARGSRAM0HWDATA[17]} {TARGSRAM0HWDATA[18]} {TARGSRAM0HWDATA[19]} {TARGSRAM0HWDATA[20]} {TARGSRAM0HWDATA[21]} {TARGSRAM0HWDATA[22]} {TARGSRAM0HWDATA[23]} {TARGSRAM0HWDATA[24]} {TARGSRAM0HWDATA[25]} {TARGSRAM0HWDATA[26]} {TARGSRAM0HWDATA[27]} {TARGSRAM0HWDATA[28]} {TARGSRAM0HWDATA[29]} {TARGSRAM0HWDATA[30]} {TARGSRAM0HWDATA[31]} portBus INITEXP1MEMATTR input.left 2 {INITEXP1MEMATTR[0]} {INITEXP1MEMATTR[1]} portBus TARGFLASH0HTRANS output.right 2 {TARGFLASH0HTRANS[0]} {TARGFLASH0HTRANS[1]} portBus TARGSRAM1MEMATTR output.right 2 {TARGSRAM1MEMATTR[0]} {TARGSRAM1MEMATTR[1]} port EXREQS input.left portBus TARGFLASH0HRDATA input.left 32 {TARGFLASH0HRDATA[0]} {TARGFLASH0HRDATA[1]} {TARGFLASH0HRDATA[2]} {TARGFLASH0HRDATA[3]} {TARGFLASH0HRDATA[4]} {TARGFLASH0HRDATA[5]} {TARGFLASH0HRDATA[6]} {TARGFLASH0HRDATA[7]} {TARGFLASH0HRDATA[8]} {TARGFLASH0HRDATA[9]} {TARGFLASH0HRDATA[10]} {TARGFLASH0HRDATA[11]} {TARGFLASH0HRDATA[12]} {TARGFLASH0HRDATA[13]} {TARGFLASH0HRDATA[14]} {TARGFLASH0HRDATA[15]} {TARGFLASH0HRDATA[16]} {TARGFLASH0HRDATA[17]} {TARGFLASH0HRDATA[18]} {TARGFLASH0HRDATA[19]} {TARGFLASH0HRDATA[20]} {TARGFLASH0HRDATA[21]} {TARGFLASH0HRDATA[22]} {TARGFLASH0HRDATA[23]} {TARGFLASH0HRDATA[24]} {TARGFLASH0HRDATA[25]} {TARGFLASH0HRDATA[26]} {TARGFLASH0HRDATA[27]} {TARGFLASH0HRDATA[28]} {TARGFLASH0HRDATA[29]} {TARGFLASH0HRDATA[30]} {TARGFLASH0HRDATA[31]} portBus APBTARGEXP7PRDATA input.left 32 {APBTARGEXP7PRDATA[0]} {APBTARGEXP7PRDATA[1]} {APBTARGEXP7PRDATA[2]} {APBTARGEXP7PRDATA[3]} {APBTARGEXP7PRDATA[4]} {APBTARGEXP7PRDATA[5]} {APBTARGEXP7PRDATA[6]} {APBTARGEXP7PRDATA[7]} {APBTARGEXP7PRDATA[8]} {APBTARGEXP7PRDATA[9]} {APBTARGEXP7PRDATA[10]} {APBTARGEXP7PRDATA[11]} {APBTARGEXP7PRDATA[12]} {APBTARGEXP7PRDATA[13]} {APBTARGEXP7PRDATA[14]} {APBTARGEXP7PRDATA[15]} {APBTARGEXP7PRDATA[16]} {APBTARGEXP7PRDATA[17]} {APBTARGEXP7PRDATA[18]} {APBTARGEXP7PRDATA[19]} {APBTARGEXP7PRDATA[20]} {APBTARGEXP7PRDATA[21]} {APBTARGEXP7PRDATA[22]} {APBTARGEXP7PRDATA[23]} {APBTARGEXP7PRDATA[24]} {APBTARGEXP7PRDATA[25]} {APBTARGEXP7PRDATA[26]} {APBTARGEXP7PRDATA[27]} {APBTARGEXP7PRDATA[28]} {APBTARGEXP7PRDATA[29]} {APBTARGEXP7PRDATA[30]} {APBTARGEXP7PRDATA[31]} port APBTARGEXP5PSLVERR input.left port TARGEXP0HMASTLOCK output.right port APBTARGEXP5PENABLE output.right portBus TARGEXP1HWDATA output.right 32 {TARGEXP1HWDATA[0]} {TARGEXP1HWDATA[1]} {TARGEXP1HWDATA[2]} {TARGEXP1HWDATA[3]} {TARGEXP1HWDATA[4]} {TARGEXP1HWDATA[5]} {TARGEXP1HWDATA[6]} {TARGEXP1HWDATA[7]} {TARGEXP1HWDATA[8]} {TARGEXP1HWDATA[9]} {TARGEXP1HWDATA[10]} {TARGEXP1HWDATA[11]} {TARGEXP1HWDATA[12]} {TARGEXP1HWDATA[13]} {TARGEXP1HWDATA[14]} {TARGEXP1HWDATA[15]} {TARGEXP1HWDATA[16]} {TARGEXP1HWDATA[17]} {TARGEXP1HWDATA[18]} {TARGEXP1HWDATA[19]} {TARGEXP1HWDATA[20]} {TARGEXP1HWDATA[21]} {TARGEXP1HWDATA[22]} {TARGEXP1HWDATA[23]} {TARGEXP1HWDATA[24]} {TARGEXP1HWDATA[25]} {TARGEXP1HWDATA[26]} {TARGEXP1HWDATA[27]} {TARGEXP1HWDATA[28]} {TARGEXP1HWDATA[29]} {TARGEXP1HWDATA[30]} {TARGEXP1HWDATA[31]} portBus TARGFLASH0MEMATTR output.right 2 {TARGFLASH0MEMATTR[0]} {TARGFLASH0MEMATTR[1]} portBus APBTARGEXP14PRDATA input.left 32 {APBTARGEXP14PRDATA[0]} {APBTARGEXP14PRDATA[1]} {APBTARGEXP14PRDATA[2]} {APBTARGEXP14PRDATA[3]} {APBTARGEXP14PRDATA[4]} {APBTARGEXP14PRDATA[5]} {APBTARGEXP14PRDATA[6]} {APBTARGEXP14PRDATA[7]} {APBTARGEXP14PRDATA[8]} {APBTARGEXP14PRDATA[9]} {APBTARGEXP14PRDATA[10]} {APBTARGEXP14PRDATA[11]} {APBTARGEXP14PRDATA[12]} {APBTARGEXP14PRDATA[13]} {APBTARGEXP14PRDATA[14]} {APBTARGEXP14PRDATA[15]} {APBTARGEXP14PRDATA[16]} {APBTARGEXP14PRDATA[17]} {APBTARGEXP14PRDATA[18]} {APBTARGEXP14PRDATA[19]} {APBTARGEXP14PRDATA[20]} {APBTARGEXP14PRDATA[21]} {APBTARGEXP14PRDATA[22]} {APBTARGEXP14PRDATA[23]} {APBTARGEXP14PRDATA[24]} {APBTARGEXP14PRDATA[25]} {APBTARGEXP14PRDATA[26]} {APBTARGEXP14PRDATA[27]} {APBTARGEXP14PRDATA[28]} {APBTARGEXP14PRDATA[29]} {APBTARGEXP14PRDATA[30]} {APBTARGEXP14PRDATA[31]} portBus APBTARGEXP9PWDATA output.right 32 {APBTARGEXP9PWDATA[0]} {APBTARGEXP9PWDATA[1]} {APBTARGEXP9PWDATA[2]} {APBTARGEXP9PWDATA[3]} {APBTARGEXP9PWDATA[4]} {APBTARGEXP9PWDATA[5]} {APBTARGEXP9PWDATA[6]} {APBTARGEXP9PWDATA[7]} {APBTARGEXP9PWDATA[8]} {APBTARGEXP9PWDATA[9]} {APBTARGEXP9PWDATA[10]} {APBTARGEXP9PWDATA[11]} {APBTARGEXP9PWDATA[12]} {APBTARGEXP9PWDATA[13]} {APBTARGEXP9PWDATA[14]} {APBTARGEXP9PWDATA[15]} {APBTARGEXP9PWDATA[16]} {APBTARGEXP9PWDATA[17]} {APBTARGEXP9PWDATA[18]} {APBTARGEXP9PWDATA[19]} {APBTARGEXP9PWDATA[20]} {APBTARGEXP9PWDATA[21]} {APBTARGEXP9PWDATA[22]} {APBTARGEXP9PWDATA[23]} {APBTARGEXP9PWDATA[24]} {APBTARGEXP9PWDATA[25]} {APBTARGEXP9PWDATA[26]} {APBTARGEXP9PWDATA[27]} {APBTARGEXP9PWDATA[28]} {APBTARGEXP9PWDATA[29]} {APBTARGEXP9PWDATA[30]} {APBTARGEXP9PWDATA[31]} port TARGFLASH0EXREQ output.right port AHB2APBHCLK input.left port EXRESPD output.right portBus APBTARGEXP9PPROT output.right 3 {APBTARGEXP9PPROT[0]} {APBTARGEXP9PPROT[1]} {APBTARGEXP9PPROT[2]} portBus INITEXP1HADDR input.left 32 {INITEXP1HADDR[0]} {INITEXP1HADDR[1]} {INITEXP1HADDR[2]} {INITEXP1HADDR[3]} {INITEXP1HADDR[4]} {INITEXP1HADDR[5]} {INITEXP1HADDR[6]} {INITEXP1HADDR[7]} {INITEXP1HADDR[8]} {INITEXP1HADDR[9]} {INITEXP1HADDR[10]} {INITEXP1HADDR[11]} {INITEXP1HADDR[12]} {INITEXP1HADDR[13]} {INITEXP1HADDR[14]} {INITEXP1HADDR[15]} {INITEXP1HADDR[16]} {INITEXP1HADDR[17]} {INITEXP1HADDR[18]} {INITEXP1HADDR[19]} {INITEXP1HADDR[20]} {INITEXP1HADDR[21]} {INITEXP1HADDR[22]} {INITEXP1HADDR[23]} {INITEXP1HADDR[24]} {INITEXP1HADDR[25]} {INITEXP1HADDR[26]} {INITEXP1HADDR[27]} {INITEXP1HADDR[28]} {INITEXP1HADDR[29]} {INITEXP1HADDR[30]} {INITEXP1HADDR[31]} portBus TARGSRAM1HADDR output.right 32 {TARGSRAM1HADDR[0]} {TARGSRAM1HADDR[1]} {TARGSRAM1HADDR[2]} {TARGSRAM1HADDR[3]} {TARGSRAM1HADDR[4]} {TARGSRAM1HADDR[5]} {TARGSRAM1HADDR[6]} {TARGSRAM1HADDR[7]} {TARGSRAM1HADDR[8]} {TARGSRAM1HADDR[9]} {TARGSRAM1HADDR[10]} {TARGSRAM1HADDR[11]} {TARGSRAM1HADDR[12]} {TARGSRAM1HADDR[13]} {TARGSRAM1HADDR[14]} {TARGSRAM1HADDR[15]} {TARGSRAM1HADDR[16]} {TARGSRAM1HADDR[17]} {TARGSRAM1HADDR[18]} {TARGSRAM1HADDR[19]} {TARGSRAM1HADDR[20]} {TARGSRAM1HADDR[21]} {TARGSRAM1HADDR[22]} {TARGSRAM1HADDR[23]} {TARGSRAM1HADDR[24]} {TARGSRAM1HADDR[25]} {TARGSRAM1HADDR[26]} {TARGSRAM1HADDR[27]} {TARGSRAM1HADDR[28]} {TARGSRAM1HADDR[29]} {TARGSRAM1HADDR[30]} {TARGSRAM1HADDR[31]} port APBTARGEXP4PSEL output.right port APBTARGEXP3PSLVERR input.left portBus APBTARGEXP14PPROT output.right 3 {APBTARGEXP14PPROT[0]} {APBTARGEXP14PPROT[1]} {APBTARGEXP14PPROT[2]} portBus APBTARGEXP6PRDATA input.left 32 {APBTARGEXP6PRDATA[0]} {APBTARGEXP6PRDATA[1]} {APBTARGEXP6PRDATA[2]} {APBTARGEXP6PRDATA[3]} {APBTARGEXP6PRDATA[4]} {APBTARGEXP6PRDATA[5]} {APBTARGEXP6PRDATA[6]} {APBTARGEXP6PRDATA[7]} {APBTARGEXP6PRDATA[8]} {APBTARGEXP6PRDATA[9]} {APBTARGEXP6PRDATA[10]} {APBTARGEXP6PRDATA[11]} {APBTARGEXP6PRDATA[12]} {APBTARGEXP6PRDATA[13]} {APBTARGEXP6PRDATA[14]} {APBTARGEXP6PRDATA[15]} {APBTARGEXP6PRDATA[16]} {APBTARGEXP6PRDATA[17]} {APBTARGEXP6PRDATA[18]} {APBTARGEXP6PRDATA[19]} {APBTARGEXP6PRDATA[20]} {APBTARGEXP6PRDATA[21]} {APBTARGEXP6PRDATA[22]} {APBTARGEXP6PRDATA[23]} {APBTARGEXP6PRDATA[24]} {APBTARGEXP6PRDATA[25]} {APBTARGEXP6PRDATA[26]} {APBTARGEXP6PRDATA[27]} {APBTARGEXP6PRDATA[28]} {APBTARGEXP6PRDATA[29]} {APBTARGEXP6PRDATA[30]} {APBTARGEXP6PRDATA[31]} port APBTARGEXP3PENABLE output.right portBus APBTARGEXP6PPROT output.right 3 {APBTARGEXP6PPROT[0]} {APBTARGEXP6PPROT[1]} {APBTARGEXP6PPROT[2]} port TARGSRAM3HREADYMUX output.right port MTXHCLK input.left portBus TARGEXP0HWDATA output.right 32 {TARGEXP0HWDATA[0]} {TARGEXP0HWDATA[1]} {TARGEXP0HWDATA[2]} {TARGEXP0HWDATA[3]} {TARGEXP0HWDATA[4]} {TARGEXP0HWDATA[5]} {TARGEXP0HWDATA[6]} {TARGEXP0HWDATA[7]} {TARGEXP0HWDATA[8]} {TARGEXP0HWDATA[9]} {TARGEXP0HWDATA[10]} {TARGEXP0HWDATA[11]} {TARGEXP0HWDATA[12]} {TARGEXP0HWDATA[13]} {TARGEXP0HWDATA[14]} {TARGEXP0HWDATA[15]} {TARGEXP0HWDATA[16]} {TARGEXP0HWDATA[17]} {TARGEXP0HWDATA[18]} {TARGEXP0HWDATA[19]} {TARGEXP0HWDATA[20]} {TARGEXP0HWDATA[21]} {TARGEXP0HWDATA[22]} {TARGEXP0HWDATA[23]} {TARGEXP0HWDATA[24]} {TARGEXP0HWDATA[25]} {TARGEXP0HWDATA[26]} {TARGEXP0HWDATA[27]} {TARGEXP0HWDATA[28]} {TARGEXP0HWDATA[29]} {TARGEXP0HWDATA[30]} {TARGEXP0HWDATA[31]} portBus APBTARGEXP11PPROT output.right 3 {APBTARGEXP11PPROT[0]} {APBTARGEXP11PPROT[1]} {APBTARGEXP11PPROT[2]} portBus HRUSERINITCM3DI output.right 3 {HRUSERINITCM3DI[0]} {HRUSERINITCM3DI[1]} {HRUSERINITCM3DI[2]} portBus APBTARGEXP13PRDATA input.left 32 {APBTARGEXP13PRDATA[0]} {APBTARGEXP13PRDATA[1]} {APBTARGEXP13PRDATA[2]} {APBTARGEXP13PRDATA[3]} {APBTARGEXP13PRDATA[4]} {APBTARGEXP13PRDATA[5]} {APBTARGEXP13PRDATA[6]} {APBTARGEXP13PRDATA[7]} {APBTARGEXP13PRDATA[8]} {APBTARGEXP13PRDATA[9]} {APBTARGEXP13PRDATA[10]} {APBTARGEXP13PRDATA[11]} {APBTARGEXP13PRDATA[12]} {APBTARGEXP13PRDATA[13]} {APBTARGEXP13PRDATA[14]} {APBTARGEXP13PRDATA[15]} {APBTARGEXP13PRDATA[16]} {APBTARGEXP13PRDATA[17]} {APBTARGEXP13PRDATA[18]} {APBTARGEXP13PRDATA[19]} {APBTARGEXP13PRDATA[20]} {APBTARGEXP13PRDATA[21]} {APBTARGEXP13PRDATA[22]} {APBTARGEXP13PRDATA[23]} {APBTARGEXP13PRDATA[24]} {APBTARGEXP13PRDATA[25]} {APBTARGEXP13PRDATA[26]} {APBTARGEXP13PRDATA[27]} {APBTARGEXP13PRDATA[28]} {APBTARGEXP13PRDATA[29]} {APBTARGEXP13PRDATA[30]} {APBTARGEXP13PRDATA[31]} portBus APBTARGEXP3PPROT output.right 3 {APBTARGEXP3PPROT[0]} {APBTARGEXP3PPROT[1]} {APBTARGEXP3PPROT[2]} port TARGEXP1HRESP input.left port APBTARGEXP14PSEL output.right portBus APBTARGEXP8PWDATA output.right 32 {APBTARGEXP8PWDATA[0]} {APBTARGEXP8PWDATA[1]} {APBTARGEXP8PWDATA[2]} {APBTARGEXP8PWDATA[3]} {APBTARGEXP8PWDATA[4]} {APBTARGEXP8PWDATA[5]} {APBTARGEXP8PWDATA[6]} {APBTARGEXP8PWDATA[7]} {APBTARGEXP8PWDATA[8]} {APBTARGEXP8PWDATA[9]} {APBTARGEXP8PWDATA[10]} {APBTARGEXP8PWDATA[11]} {APBTARGEXP8PWDATA[12]} {APBTARGEXP8PWDATA[13]} {APBTARGEXP8PWDATA[14]} {APBTARGEXP8PWDATA[15]} {APBTARGEXP8PWDATA[16]} {APBTARGEXP8PWDATA[17]} {APBTARGEXP8PWDATA[18]} {APBTARGEXP8PWDATA[19]} {APBTARGEXP8PWDATA[20]} {APBTARGEXP8PWDATA[21]} {APBTARGEXP8PWDATA[22]} {APBTARGEXP8PWDATA[23]} {APBTARGEXP8PWDATA[24]} {APBTARGEXP8PWDATA[25]} {APBTARGEXP8PWDATA[26]} {APBTARGEXP8PWDATA[27]} {APBTARGEXP8PWDATA[28]} {APBTARGEXP8PWDATA[29]} {APBTARGEXP8PWDATA[30]} {APBTARGEXP8PWDATA[31]} port EXRESPS output.right portBus APBTARGEXP0PPROT output.right 3 {APBTARGEXP0PPROT[0]} {APBTARGEXP0PPROT[1]} {APBTARGEXP0PPROT[2]} portBus APBTARGEXP15PWDATA output.right 32 {APBTARGEXP15PWDATA[0]} {APBTARGEXP15PWDATA[1]} {APBTARGEXP15PWDATA[2]} {APBTARGEXP15PWDATA[3]} {APBTARGEXP15PWDATA[4]} {APBTARGEXP15PWDATA[5]} {APBTARGEXP15PWDATA[6]} {APBTARGEXP15PWDATA[7]} {APBTARGEXP15PWDATA[8]} {APBTARGEXP15PWDATA[9]} {APBTARGEXP15PWDATA[10]} {APBTARGEXP15PWDATA[11]} {APBTARGEXP15PWDATA[12]} {APBTARGEXP15PWDATA[13]} {APBTARGEXP15PWDATA[14]} {APBTARGEXP15PWDATA[15]} {APBTARGEXP15PWDATA[16]} {APBTARGEXP15PWDATA[17]} {APBTARGEXP15PWDATA[18]} {APBTARGEXP15PWDATA[19]} {APBTARGEXP15PWDATA[20]} {APBTARGEXP15PWDATA[21]} {APBTARGEXP15PWDATA[22]} {APBTARGEXP15PWDATA[23]} {APBTARGEXP15PWDATA[24]} {APBTARGEXP15PWDATA[25]} {APBTARGEXP15PWDATA[26]} {APBTARGEXP15PWDATA[27]} {APBTARGEXP15PWDATA[28]} {APBTARGEXP15PWDATA[29]} {APBTARGEXP15PWDATA[30]} {APBTARGEXP15PWDATA[31]} port APBTARGEXP1PSLVERR input.left port APBTARGEXP1PENABLE output.right portBus APBTARGEXP5PRDATA input.left 32 {APBTARGEXP5PRDATA[0]} {APBTARGEXP5PRDATA[1]} {APBTARGEXP5PRDATA[2]} {APBTARGEXP5PRDATA[3]} {APBTARGEXP5PRDATA[4]} {APBTARGEXP5PRDATA[5]} {APBTARGEXP5PRDATA[6]} {APBTARGEXP5PRDATA[7]} {APBTARGEXP5PRDATA[8]} {APBTARGEXP5PRDATA[9]} {APBTARGEXP5PRDATA[10]} {APBTARGEXP5PRDATA[11]} {APBTARGEXP5PRDATA[12]} {APBTARGEXP5PRDATA[13]} {APBTARGEXP5PRDATA[14]} {APBTARGEXP5PRDATA[15]} {APBTARGEXP5PRDATA[16]} {APBTARGEXP5PRDATA[17]} {APBTARGEXP5PRDATA[18]} {APBTARGEXP5PRDATA[19]} {APBTARGEXP5PRDATA[20]} {APBTARGEXP5PRDATA[21]} {APBTARGEXP5PRDATA[22]} {APBTARGEXP5PRDATA[23]} {APBTARGEXP5PRDATA[24]} {APBTARGEXP5PRDATA[25]} {APBTARGEXP5PRDATA[26]} {APBTARGEXP5PRDATA[27]} {APBTARGEXP5PRDATA[28]} {APBTARGEXP5PRDATA[29]} {APBTARGEXP5PRDATA[30]} {APBTARGEXP5PRDATA[31]} port INITEXP1EXREQ input.left port TARGSRAM1EXREQ output.right port TARGSRAM1HREADYOUT input.left port TARGEXP1HSEL output.right portBus APBTARGEXP12PRDATA input.left 32 {APBTARGEXP12PRDATA[0]} {APBTARGEXP12PRDATA[1]} {APBTARGEXP12PRDATA[2]} {APBTARGEXP12PRDATA[3]} {APBTARGEXP12PRDATA[4]} {APBTARGEXP12PRDATA[5]} {APBTARGEXP12PRDATA[6]} {APBTARGEXP12PRDATA[7]} {APBTARGEXP12PRDATA[8]} {APBTARGEXP12PRDATA[9]} {APBTARGEXP12PRDATA[10]} {APBTARGEXP12PRDATA[11]} {APBTARGEXP12PRDATA[12]} {APBTARGEXP12PRDATA[13]} {APBTARGEXP12PRDATA[14]} {APBTARGEXP12PRDATA[15]} {APBTARGEXP12PRDATA[16]} {APBTARGEXP12PRDATA[17]} {APBTARGEXP12PRDATA[18]} {APBTARGEXP12PRDATA[19]} {APBTARGEXP12PRDATA[20]} {APBTARGEXP12PRDATA[21]} {APBTARGEXP12PRDATA[22]} {APBTARGEXP12PRDATA[23]} {APBTARGEXP12PRDATA[24]} {APBTARGEXP12PRDATA[25]} {APBTARGEXP12PRDATA[26]} {APBTARGEXP12PRDATA[27]} {APBTARGEXP12PRDATA[28]} {APBTARGEXP12PRDATA[29]} {APBTARGEXP12PRDATA[30]} {APBTARGEXP12PRDATA[31]} portBus TARGFLASH0HWDATA output.right 32 {TARGFLASH0HWDATA[0]} {TARGFLASH0HWDATA[1]} {TARGFLASH0HWDATA[2]} {TARGFLASH0HWDATA[3]} {TARGFLASH0HWDATA[4]} {TARGFLASH0HWDATA[5]} {TARGFLASH0HWDATA[6]} {TARGFLASH0HWDATA[7]} {TARGFLASH0HWDATA[8]} {TARGFLASH0HWDATA[9]} {TARGFLASH0HWDATA[10]} {TARGFLASH0HWDATA[11]} {TARGFLASH0HWDATA[12]} {TARGFLASH0HWDATA[13]} {TARGFLASH0HWDATA[14]} {TARGFLASH0HWDATA[15]} {TARGFLASH0HWDATA[16]} {TARGFLASH0HWDATA[17]} {TARGFLASH0HWDATA[18]} {TARGFLASH0HWDATA[19]} {TARGFLASH0HWDATA[20]} {TARGFLASH0HWDATA[21]} {TARGFLASH0HWDATA[22]} {TARGFLASH0HWDATA[23]} {TARGFLASH0HWDATA[24]} {TARGFLASH0HWDATA[25]} {TARGFLASH0HWDATA[26]} {TARGFLASH0HWDATA[27]} {TARGFLASH0HWDATA[28]} {TARGFLASH0HWDATA[29]} {TARGFLASH0HWDATA[30]} {TARGFLASH0HWDATA[31]} portBus APBTARGEXP7PWDATA output.right 32 {APBTARGEXP7PWDATA[0]} {APBTARGEXP7PWDATA[1]} {APBTARGEXP7PWDATA[2]} {APBTARGEXP7PWDATA[3]} {APBTARGEXP7PWDATA[4]} {APBTARGEXP7PWDATA[5]} {APBTARGEXP7PWDATA[6]} {APBTARGEXP7PWDATA[7]} {APBTARGEXP7PWDATA[8]} {APBTARGEXP7PWDATA[9]} {APBTARGEXP7PWDATA[10]} {APBTARGEXP7PWDATA[11]} {APBTARGEXP7PWDATA[12]} {APBTARGEXP7PWDATA[13]} {APBTARGEXP7PWDATA[14]} {APBTARGEXP7PWDATA[15]} {APBTARGEXP7PWDATA[16]} {APBTARGEXP7PWDATA[17]} {APBTARGEXP7PWDATA[18]} {APBTARGEXP7PWDATA[19]} {APBTARGEXP7PWDATA[20]} {APBTARGEXP7PWDATA[21]} {APBTARGEXP7PWDATA[22]} {APBTARGEXP7PWDATA[23]} {APBTARGEXP7PWDATA[24]} {APBTARGEXP7PWDATA[25]} {APBTARGEXP7PWDATA[26]} {APBTARGEXP7PWDATA[27]} {APBTARGEXP7PWDATA[28]} {APBTARGEXP7PWDATA[29]} {APBTARGEXP7PWDATA[30]} {APBTARGEXP7PWDATA[31]} port INITEXP1HSEL input.left port TARGSRAM1HSEL output.right port INITEXP1HREADY output.right port APBTARGEXP14PSLVERR input.left portBus HPROTD input.left 4 {HPROTD[0]} {HPROTD[1]} {HPROTD[2]} {HPROTD[3]} port TARGEXP1HREADYOUT input.left port APBTARGEXP14PENABLE output.right port APBTARGEXP1PSEL output.right portBus APBTARGEXP14PWDATA output.right 32 {APBTARGEXP14PWDATA[0]} {APBTARGEXP14PWDATA[1]} {APBTARGEXP14PWDATA[2]} {APBTARGEXP14PWDATA[3]} {APBTARGEXP14PWDATA[4]} {APBTARGEXP14PWDATA[5]} {APBTARGEXP14PWDATA[6]} {APBTARGEXP14PWDATA[7]} {APBTARGEXP14PWDATA[8]} {APBTARGEXP14PWDATA[9]} {APBTARGEXP14PWDATA[10]} {APBTARGEXP14PWDATA[11]} {APBTARGEXP14PWDATA[12]} {APBTARGEXP14PWDATA[13]} {APBTARGEXP14PWDATA[14]} {APBTARGEXP14PWDATA[15]} {APBTARGEXP14PWDATA[16]} {APBTARGEXP14PWDATA[17]} {APBTARGEXP14PWDATA[18]} {APBTARGEXP14PWDATA[19]} {APBTARGEXP14PWDATA[20]} {APBTARGEXP14PWDATA[21]} {APBTARGEXP14PWDATA[22]} {APBTARGEXP14PWDATA[23]} {APBTARGEXP14PWDATA[24]} {APBTARGEXP14PWDATA[25]} {APBTARGEXP14PWDATA[26]} {APBTARGEXP14PWDATA[27]} {APBTARGEXP14PWDATA[28]} {APBTARGEXP14PWDATA[29]} {APBTARGEXP14PWDATA[30]} {APBTARGEXP14PWDATA[31]} portBus APBTARGEXP4PRDATA input.left 32 {APBTARGEXP4PRDATA[0]} {APBTARGEXP4PRDATA[1]} {APBTARGEXP4PRDATA[2]} {APBTARGEXP4PRDATA[3]} {APBTARGEXP4PRDATA[4]} {APBTARGEXP4PRDATA[5]} {APBTARGEXP4PRDATA[6]} {APBTARGEXP4PRDATA[7]} {APBTARGEXP4PRDATA[8]} {APBTARGEXP4PRDATA[9]} {APBTARGEXP4PRDATA[10]} {APBTARGEXP4PRDATA[11]} {APBTARGEXP4PRDATA[12]} {APBTARGEXP4PRDATA[13]} {APBTARGEXP4PRDATA[14]} {APBTARGEXP4PRDATA[15]} {APBTARGEXP4PRDATA[16]} {APBTARGEXP4PRDATA[17]} {APBTARGEXP4PRDATA[18]} {APBTARGEXP4PRDATA[19]} {APBTARGEXP4PRDATA[20]} {APBTARGEXP4PRDATA[21]} {APBTARGEXP4PRDATA[22]} {APBTARGEXP4PRDATA[23]} {APBTARGEXP4PRDATA[24]} {APBTARGEXP4PRDATA[25]} {APBTARGEXP4PRDATA[26]} {APBTARGEXP4PRDATA[27]} {APBTARGEXP4PRDATA[28]} {APBTARGEXP4PRDATA[29]} {APBTARGEXP4PRDATA[30]} {APBTARGEXP4PRDATA[31]} portBus MTXREMAP input.left 4 {MTXREMAP[0]} {MTXREMAP[1]} {MTXREMAP[2]} {MTXREMAP[3]} portBus HPROTI input.left 4 {HPROTI[0]} {HPROTI[1]} {HPROTI[2]} {HPROTI[3]} portBus TARGEXP0HADDR output.right 32 {TARGEXP0HADDR[0]} {TARGEXP0HADDR[1]} {TARGEXP0HADDR[2]} {TARGEXP0HADDR[3]} {TARGEXP0HADDR[4]} {TARGEXP0HADDR[5]} {TARGEXP0HADDR[6]} {TARGEXP0HADDR[7]} {TARGEXP0HADDR[8]} {TARGEXP0HADDR[9]} {TARGEXP0HADDR[10]} {TARGEXP0HADDR[11]} {TARGEXP0HADDR[12]} {TARGEXP0HADDR[13]} {TARGEXP0HADDR[14]} {TARGEXP0HADDR[15]} {TARGEXP0HADDR[16]} {TARGEXP0HADDR[17]} {TARGEXP0HADDR[18]} {TARGEXP0HADDR[19]} {TARGEXP0HADDR[20]} {TARGEXP0HADDR[21]} {TARGEXP0HADDR[22]} {TARGEXP0HADDR[23]} {TARGEXP0HADDR[24]} {TARGEXP0HADDR[25]} {TARGEXP0HADDR[26]} {TARGEXP0HADDR[27]} {TARGEXP0HADDR[28]} {TARGEXP0HADDR[29]} {TARGEXP0HADDR[30]} {TARGEXP0HADDR[31]} portBus APBTARGEXP15PADDR output.right 12 {APBTARGEXP15PADDR[0]} {APBTARGEXP15PADDR[1]} {APBTARGEXP15PADDR[2]} {APBTARGEXP15PADDR[3]} {APBTARGEXP15PADDR[4]} {APBTARGEXP15PADDR[5]} {APBTARGEXP15PADDR[6]} {APBTARGEXP15PADDR[7]} {APBTARGEXP15PADDR[8]} {APBTARGEXP15PADDR[9]} {APBTARGEXP15PADDR[10]} {APBTARGEXP15PADDR[11]} portBus TARGEXP0HMASTER output.right 4 {TARGEXP0HMASTER[0]} {TARGEXP0HMASTER[1]} {TARGEXP0HMASTER[2]} {TARGEXP0HMASTER[3]} portBus APBTARGEXP7PADDR output.right 12 {APBTARGEXP7PADDR[0]} {APBTARGEXP7PADDR[1]} {APBTARGEXP7PADDR[2]} {APBTARGEXP7PADDR[3]} {APBTARGEXP7PADDR[4]} {APBTARGEXP7PADDR[5]} {APBTARGEXP7PADDR[6]} {APBTARGEXP7PADDR[7]} {APBTARGEXP7PADDR[8]} {APBTARGEXP7PADDR[9]} {APBTARGEXP7PADDR[10]} {APBTARGEXP7PADDR[11]} port APBTARGEXP9PSEL output.right portBus APBTARGEXP12PADDR output.right 12 {APBTARGEXP12PADDR[0]} {APBTARGEXP12PADDR[1]} {APBTARGEXP12PADDR[2]} {APBTARGEXP12PADDR[3]} {APBTARGEXP12PADDR[4]} {APBTARGEXP12PADDR[5]} {APBTARGEXP12PADDR[6]} {APBTARGEXP12PADDR[7]} {APBTARGEXP12PADDR[8]} {APBTARGEXP12PADDR[9]} {APBTARGEXP12PADDR[10]} {APBTARGEXP12PADDR[11]} portBus APBTARGEXP11PRDATA input.left 32 {APBTARGEXP11PRDATA[0]} {APBTARGEXP11PRDATA[1]} {APBTARGEXP11PRDATA[2]} {APBTARGEXP11PRDATA[3]} {APBTARGEXP11PRDATA[4]} {APBTARGEXP11PRDATA[5]} {APBTARGEXP11PRDATA[6]} {APBTARGEXP11PRDATA[7]} {APBTARGEXP11PRDATA[8]} {APBTARGEXP11PRDATA[9]} {APBTARGEXP11PRDATA[10]} {APBTARGEXP11PRDATA[11]} {APBTARGEXP11PRDATA[12]} {APBTARGEXP11PRDATA[13]} {APBTARGEXP11PRDATA[14]} {APBTARGEXP11PRDATA[15]} {APBTARGEXP11PRDATA[16]} {APBTARGEXP11PRDATA[17]} {APBTARGEXP11PRDATA[18]} {APBTARGEXP11PRDATA[19]} {APBTARGEXP11PRDATA[20]} {APBTARGEXP11PRDATA[21]} {APBTARGEXP11PRDATA[22]} {APBTARGEXP11PRDATA[23]} {APBTARGEXP11PRDATA[24]} {APBTARGEXP11PRDATA[25]} {APBTARGEXP11PRDATA[26]} {APBTARGEXP11PRDATA[27]} {APBTARGEXP11PRDATA[28]} {APBTARGEXP11PRDATA[29]} {APBTARGEXP11PRDATA[30]} {APBTARGEXP11PRDATA[31]} port APBTARGEXP11PSEL output.right portBus APBTARGEXP6PWDATA output.right 32 {APBTARGEXP6PWDATA[0]} {APBTARGEXP6PWDATA[1]} {APBTARGEXP6PWDATA[2]} {APBTARGEXP6PWDATA[3]} {APBTARGEXP6PWDATA[4]} {APBTARGEXP6PWDATA[5]} {APBTARGEXP6PWDATA[6]} {APBTARGEXP6PWDATA[7]} {APBTARGEXP6PWDATA[8]} {APBTARGEXP6PWDATA[9]} {APBTARGEXP6PWDATA[10]} {APBTARGEXP6PWDATA[11]} {APBTARGEXP6PWDATA[12]} {APBTARGEXP6PWDATA[13]} {APBTARGEXP6PWDATA[14]} {APBTARGEXP6PWDATA[15]} {APBTARGEXP6PWDATA[16]} {APBTARGEXP6PWDATA[17]} {APBTARGEXP6PWDATA[18]} {APBTARGEXP6PWDATA[19]} {APBTARGEXP6PWDATA[20]} {APBTARGEXP6PWDATA[21]} {APBTARGEXP6PWDATA[22]} {APBTARGEXP6PWDATA[23]} {APBTARGEXP6PWDATA[24]} {APBTARGEXP6PWDATA[25]} {APBTARGEXP6PWDATA[26]} {APBTARGEXP6PWDATA[27]} {APBTARGEXP6PWDATA[28]} {APBTARGEXP6PWDATA[29]} {APBTARGEXP6PWDATA[30]} {APBTARGEXP6PWDATA[31]} portBus APBTARGEXP4PADDR output.right 12 {APBTARGEXP4PADDR[0]} {APBTARGEXP4PADDR[1]} {APBTARGEXP4PADDR[2]} {APBTARGEXP4PADDR[3]} {APBTARGEXP4PADDR[4]} {APBTARGEXP4PADDR[5]} {APBTARGEXP4PADDR[6]} {APBTARGEXP4PADDR[7]} {APBTARGEXP4PADDR[8]} {APBTARGEXP4PADDR[9]} {APBTARGEXP4PADDR[10]} {APBTARGEXP4PADDR[11]} port INITEXP0HREADY output.right port TARGFLASH0HRESP input.left port APBTARGEXP12PSLVERR input.left port TARGSRAM3HWRITE output.right portBus TARGSRAM2HMASTER output.right 4 {TARGSRAM2HMASTER[0]} {TARGSRAM2HMASTER[1]} {TARGSRAM2HMASTER[2]} {TARGSRAM2HMASTER[3]} port APBTARGEXP12PENABLE output.right portBus HPROTS input.left 4 {HPROTS[0]} {HPROTS[1]} {HPROTS[2]} {HPROTS[3]} port TARGSRAM0HREADYMUX output.right portBus APBTARGEXP1PADDR output.right 12 {APBTARGEXP1PADDR[0]} {APBTARGEXP1PADDR[1]} {APBTARGEXP1PADDR[2]} {APBTARGEXP1PADDR[3]} {APBTARGEXP1PADDR[4]} {APBTARGEXP1PADDR[5]} {APBTARGEXP1PADDR[6]} {APBTARGEXP1PADDR[7]} {APBTARGEXP1PADDR[8]} {APBTARGEXP1PADDR[9]} {APBTARGEXP1PADDR[10]} {APBTARGEXP1PADDR[11]} portBus APBTARGEXP13PWDATA output.right 32 {APBTARGEXP13PWDATA[0]} {APBTARGEXP13PWDATA[1]} {APBTARGEXP13PWDATA[2]} {APBTARGEXP13PWDATA[3]} {APBTARGEXP13PWDATA[4]} {APBTARGEXP13PWDATA[5]} {APBTARGEXP13PWDATA[6]} {APBTARGEXP13PWDATA[7]} {APBTARGEXP13PWDATA[8]} {APBTARGEXP13PWDATA[9]} {APBTARGEXP13PWDATA[10]} {APBTARGEXP13PWDATA[11]} {APBTARGEXP13PWDATA[12]} {APBTARGEXP13PWDATA[13]} {APBTARGEXP13PWDATA[14]} {APBTARGEXP13PWDATA[15]} {APBTARGEXP13PWDATA[16]} {APBTARGEXP13PWDATA[17]} {APBTARGEXP13PWDATA[18]} {APBTARGEXP13PWDATA[19]} {APBTARGEXP13PWDATA[20]} {APBTARGEXP13PWDATA[21]} {APBTARGEXP13PWDATA[22]} {APBTARGEXP13PWDATA[23]} {APBTARGEXP13PWDATA[24]} {APBTARGEXP13PWDATA[25]} {APBTARGEXP13PWDATA[26]} {APBTARGEXP13PWDATA[27]} {APBTARGEXP13PWDATA[28]} {APBTARGEXP13PWDATA[29]} {APBTARGEXP13PWDATA[30]} {APBTARGEXP13PWDATA[31]} portBus HRUSERINITCM3S output.right 3 {HRUSERINITCM3S[0]} {HRUSERINITCM3S[1]} {HRUSERINITCM3S[2]} portBus APBTARGEXP3PRDATA input.left 32 {APBTARGEXP3PRDATA[0]} {APBTARGEXP3PRDATA[1]} {APBTARGEXP3PRDATA[2]} {APBTARGEXP3PRDATA[3]} {APBTARGEXP3PRDATA[4]} {APBTARGEXP3PRDATA[5]} {APBTARGEXP3PRDATA[6]} {APBTARGEXP3PRDATA[7]} {APBTARGEXP3PRDATA[8]} {APBTARGEXP3PRDATA[9]} {APBTARGEXP3PRDATA[10]} {APBTARGEXP3PRDATA[11]} {APBTARGEXP3PRDATA[12]} {APBTARGEXP3PRDATA[13]} {APBTARGEXP3PRDATA[14]} {APBTARGEXP3PRDATA[15]} {APBTARGEXP3PRDATA[16]} {APBTARGEXP3PRDATA[17]} {APBTARGEXP3PRDATA[18]} {APBTARGEXP3PRDATA[19]} {APBTARGEXP3PRDATA[20]} {APBTARGEXP3PRDATA[21]} {APBTARGEXP3PRDATA[22]} {APBTARGEXP3PRDATA[23]} {APBTARGEXP3PRDATA[24]} {APBTARGEXP3PRDATA[25]} {APBTARGEXP3PRDATA[26]} {APBTARGEXP3PRDATA[27]} {APBTARGEXP3PRDATA[28]} {APBTARGEXP3PRDATA[29]} {APBTARGEXP3PRDATA[30]} {APBTARGEXP3PRDATA[31]} portBus TARGSRAM2HPROT output.right 4 {TARGSRAM2HPROT[0]} {TARGSRAM2HPROT[1]} {TARGSRAM2HPROT[2]} {TARGSRAM2HPROT[3]} port INITEXP1HMASTLOCK input.left port TARGEXP0EXREQ output.right port TARGFLASH0HSEL output.right port TARGSRAM1HMASTLOCK output.right portBus APBTARGEXP9PSTRB output.right 4 {APBTARGEXP9PSTRB[0]} {APBTARGEXP9PSTRB[1]} {APBTARGEXP9PSTRB[2]} {APBTARGEXP9PSTRB[3]} port TARGEXP0HREADYMUX output.right portBus APBTARGEXP10PRDATA input.left 32 {APBTARGEXP10PRDATA[0]} {APBTARGEXP10PRDATA[1]} {APBTARGEXP10PRDATA[2]} {APBTARGEXP10PRDATA[3]} {APBTARGEXP10PRDATA[4]} {APBTARGEXP10PRDATA[5]} {APBTARGEXP10PRDATA[6]} {APBTARGEXP10PRDATA[7]} {APBTARGEXP10PRDATA[8]} {APBTARGEXP10PRDATA[9]} {APBTARGEXP10PRDATA[10]} {APBTARGEXP10PRDATA[11]} {APBTARGEXP10PRDATA[12]} {APBTARGEXP10PRDATA[13]} {APBTARGEXP10PRDATA[14]} {APBTARGEXP10PRDATA[15]} {APBTARGEXP10PRDATA[16]} {APBTARGEXP10PRDATA[17]} {APBTARGEXP10PRDATA[18]} {APBTARGEXP10PRDATA[19]} {APBTARGEXP10PRDATA[20]} {APBTARGEXP10PRDATA[21]} {APBTARGEXP10PRDATA[22]} {APBTARGEXP10PRDATA[23]} {APBTARGEXP10PRDATA[24]} {APBTARGEXP10PRDATA[25]} {APBTARGEXP10PRDATA[26]} {APBTARGEXP10PRDATA[27]} {APBTARGEXP10PRDATA[28]} {APBTARGEXP10PRDATA[29]} {APBTARGEXP10PRDATA[30]} {APBTARGEXP10PRDATA[31]} port APBTARGEXP9PREADY input.left portBus APBTARGEXP5PWDATA output.right 32 {APBTARGEXP5PWDATA[0]} {APBTARGEXP5PWDATA[1]} {APBTARGEXP5PWDATA[2]} {APBTARGEXP5PWDATA[3]} {APBTARGEXP5PWDATA[4]} {APBTARGEXP5PWDATA[5]} {APBTARGEXP5PWDATA[6]} {APBTARGEXP5PWDATA[7]} {APBTARGEXP5PWDATA[8]} {APBTARGEXP5PWDATA[9]} {APBTARGEXP5PWDATA[10]} {APBTARGEXP5PWDATA[11]} {APBTARGEXP5PWDATA[12]} {APBTARGEXP5PWDATA[13]} {APBTARGEXP5PWDATA[14]} {APBTARGEXP5PWDATA[15]} {APBTARGEXP5PWDATA[16]} {APBTARGEXP5PWDATA[17]} {APBTARGEXP5PWDATA[18]} {APBTARGEXP5PWDATA[19]} {APBTARGEXP5PWDATA[20]} {APBTARGEXP5PWDATA[21]} {APBTARGEXP5PWDATA[22]} {APBTARGEXP5PWDATA[23]} {APBTARGEXP5PWDATA[24]} {APBTARGEXP5PWDATA[25]} {APBTARGEXP5PWDATA[26]} {APBTARGEXP5PWDATA[27]} {APBTARGEXP5PWDATA[28]} {APBTARGEXP5PWDATA[29]} {APBTARGEXP5PWDATA[30]} {APBTARGEXP5PWDATA[31]} port APBTARGEXP10PSLVERR input.left portBus INITEXP0HMASTER input.left 4 {INITEXP0HMASTER[0]} {INITEXP0HMASTER[1]} {INITEXP0HMASTER[2]} {INITEXP0HMASTER[3]} portBus TARGSRAM0HMASTER output.right 4 {TARGSRAM0HMASTER[0]} {TARGSRAM0HMASTER[1]} {TARGSRAM0HMASTER[2]} {TARGSRAM0HMASTER[3]} portBus APBTARGEXP14PSTRB output.right 4 {APBTARGEXP14PSTRB[0]} {APBTARGEXP14PSTRB[1]} {APBTARGEXP14PSTRB[2]} {APBTARGEXP14PSTRB[3]} port APBTARGEXP10PENABLE output.right portBus TARGSRAM2HSIZE output.right 3 {TARGSRAM2HSIZE[0]} {TARGSRAM2HSIZE[1]} {TARGSRAM2HSIZE[2]} port TARGSRAM2HWRITE output.right portBus APBTARGEXP6PSTRB output.right 4 {APBTARGEXP6PSTRB[0]} {APBTARGEXP6PSTRB[1]} {APBTARGEXP6PSTRB[2]} {APBTARGEXP6PSTRB[3]} port TARGFLASH0HREADYOUT input.left portBus APBTARGEXP12PWDATA output.right 32 {APBTARGEXP12PWDATA[0]} {APBTARGEXP12PWDATA[1]} {APBTARGEXP12PWDATA[2]} {APBTARGEXP12PWDATA[3]} {APBTARGEXP12PWDATA[4]} {APBTARGEXP12PWDATA[5]} {APBTARGEXP12PWDATA[6]} {APBTARGEXP12PWDATA[7]} {APBTARGEXP12PWDATA[8]} {APBTARGEXP12PWDATA[9]} {APBTARGEXP12PWDATA[10]} {APBTARGEXP12PWDATA[11]} {APBTARGEXP12PWDATA[12]} {APBTARGEXP12PWDATA[13]} {APBTARGEXP12PWDATA[14]} {APBTARGEXP12PWDATA[15]} {APBTARGEXP12PWDATA[16]} {APBTARGEXP12PWDATA[17]} {APBTARGEXP12PWDATA[18]} {APBTARGEXP12PWDATA[19]} {APBTARGEXP12PWDATA[20]} {APBTARGEXP12PWDATA[21]} {APBTARGEXP12PWDATA[22]} {APBTARGEXP12PWDATA[23]} {APBTARGEXP12PWDATA[24]} {APBTARGEXP12PWDATA[25]} {APBTARGEXP12PWDATA[26]} {APBTARGEXP12PWDATA[27]} {APBTARGEXP12PWDATA[28]} {APBTARGEXP12PWDATA[29]} {APBTARGEXP12PWDATA[30]} {APBTARGEXP12PWDATA[31]} port HAUSERINITCM3S input.left port TARGEXP1HMASTLOCK output.right portBus APBTARGEXP11PSTRB output.right 4 {APBTARGEXP11PSTRB[0]} {APBTARGEXP11PSTRB[1]} {APBTARGEXP11PSTRB[2]} {APBTARGEXP11PSTRB[3]} portBus APBTARGEXP3PSTRB output.right 4 {APBTARGEXP3PSTRB[0]} {APBTARGEXP3PSTRB[1]} {APBTARGEXP3PSTRB[2]} {APBTARGEXP3PSTRB[3]} portBus APBTARGEXP2PRDATA input.left 32 {APBTARGEXP2PRDATA[0]} {APBTARGEXP2PRDATA[1]} {APBTARGEXP2PRDATA[2]} {APBTARGEXP2PRDATA[3]} {APBTARGEXP2PRDATA[4]} {APBTARGEXP2PRDATA[5]} {APBTARGEXP2PRDATA[6]} {APBTARGEXP2PRDATA[7]} {APBTARGEXP2PRDATA[8]} {APBTARGEXP2PRDATA[9]} {APBTARGEXP2PRDATA[10]} {APBTARGEXP2PRDATA[11]} {APBTARGEXP2PRDATA[12]} {APBTARGEXP2PRDATA[13]} {APBTARGEXP2PRDATA[14]} {APBTARGEXP2PRDATA[15]} {APBTARGEXP2PRDATA[16]} {APBTARGEXP2PRDATA[17]} {APBTARGEXP2PRDATA[18]} {APBTARGEXP2PRDATA[19]} {APBTARGEXP2PRDATA[20]} {APBTARGEXP2PRDATA[21]} {APBTARGEXP2PRDATA[22]} {APBTARGEXP2PRDATA[23]} {APBTARGEXP2PRDATA[24]} {APBTARGEXP2PRDATA[25]} {APBTARGEXP2PRDATA[26]} {APBTARGEXP2PRDATA[27]} {APBTARGEXP2PRDATA[28]} {APBTARGEXP2PRDATA[29]} {APBTARGEXP2PRDATA[30]} {APBTARGEXP2PRDATA[31]} port INITEXP1HRESP output.right port TARGSRAM1HRESP input.left portBus TARGSRAM3HRUSER input.left 3 {TARGSRAM3HRUSER[0]} {TARGSRAM3HRUSER[1]} {TARGSRAM3HRUSER[2]} portBus HADDRD input.left 32 {HADDRD[0]} {HADDRD[1]} {HADDRD[2]} {HADDRD[3]} {HADDRD[4]} {HADDRD[5]} {HADDRD[6]} {HADDRD[7]} {HADDRD[8]} {HADDRD[9]} {HADDRD[10]} {HADDRD[11]} {HADDRD[12]} {HADDRD[13]} {HADDRD[14]} {HADDRD[15]} {HADDRD[16]} {HADDRD[17]} {HADDRD[18]} {HADDRD[19]} {HADDRD[20]} {HADDRD[21]} {HADDRD[22]} {HADDRD[23]} {HADDRD[24]} {HADDRD[25]} {HADDRD[26]} {HADDRD[27]} {HADDRD[28]} {HADDRD[29]} {HADDRD[30]} {HADDRD[31]} port APBTARGEXP6PSEL output.right portBus APBTARGEXP0PSTRB output.right 4 {APBTARGEXP0PSTRB[0]} {APBTARGEXP0PSTRB[1]} {APBTARGEXP0PSTRB[2]} {APBTARGEXP0PSTRB[3]} port APBTARGEXP8PREADY input.left portBus APBTARGEXP4PWDATA output.right 32 {APBTARGEXP4PWDATA[0]} {APBTARGEXP4PWDATA[1]} {APBTARGEXP4PWDATA[2]} {APBTARGEXP4PWDATA[3]} {APBTARGEXP4PWDATA[4]} {APBTARGEXP4PWDATA[5]} {APBTARGEXP4PWDATA[6]} {APBTARGEXP4PWDATA[7]} {APBTARGEXP4PWDATA[8]} {APBTARGEXP4PWDATA[9]} {APBTARGEXP4PWDATA[10]} {APBTARGEXP4PWDATA[11]} {APBTARGEXP4PWDATA[12]} {APBTARGEXP4PWDATA[13]} {APBTARGEXP4PWDATA[14]} {APBTARGEXP4PWDATA[15]} {APBTARGEXP4PWDATA[16]} {APBTARGEXP4PWDATA[17]} {APBTARGEXP4PWDATA[18]} {APBTARGEXP4PWDATA[19]} {APBTARGEXP4PWDATA[20]} {APBTARGEXP4PWDATA[21]} {APBTARGEXP4PWDATA[22]} {APBTARGEXP4PWDATA[23]} {APBTARGEXP4PWDATA[24]} {APBTARGEXP4PWDATA[25]} {APBTARGEXP4PWDATA[26]} {APBTARGEXP4PWDATA[27]} {APBTARGEXP4PWDATA[28]} {APBTARGEXP4PWDATA[29]} {APBTARGEXP4PWDATA[30]} {APBTARGEXP4PWDATA[31]} portBus HADDRI input.left 32 {HADDRI[0]} {HADDRI[1]} {HADDRI[2]} {HADDRI[3]} {HADDRI[4]} {HADDRI[5]} {HADDRI[6]} {HADDRI[7]} {HADDRI[8]} {HADDRI[9]} {HADDRI[10]} {HADDRI[11]} {HADDRI[12]} {HADDRI[13]} {HADDRI[14]} {HADDRI[15]} {HADDRI[16]} {HADDRI[17]} {HADDRI[18]} {HADDRI[19]} {HADDRI[20]} {HADDRI[21]} {HADDRI[22]} {HADDRI[23]} {HADDRI[24]} {HADDRI[25]} {HADDRI[26]} {HADDRI[27]} {HADDRI[28]} {HADDRI[29]} {HADDRI[30]} {HADDRI[31]} port INITEXP1HWRITE input.left port TARGSRAM1HWRITE output.right port APBTARGEXP15PREADY input.left portBus APBTARGEXP11PWDATA output.right 32 {APBTARGEXP11PWDATA[0]} {APBTARGEXP11PWDATA[1]} {APBTARGEXP11PWDATA[2]} {APBTARGEXP11PWDATA[3]} {APBTARGEXP11PWDATA[4]} {APBTARGEXP11PWDATA[5]} {APBTARGEXP11PWDATA[6]} {APBTARGEXP11PWDATA[7]} {APBTARGEXP11PWDATA[8]} {APBTARGEXP11PWDATA[9]} {APBTARGEXP11PWDATA[10]} {APBTARGEXP11PWDATA[11]} {APBTARGEXP11PWDATA[12]} {APBTARGEXP11PWDATA[13]} {APBTARGEXP11PWDATA[14]} {APBTARGEXP11PWDATA[15]} {APBTARGEXP11PWDATA[16]} {APBTARGEXP11PWDATA[17]} {APBTARGEXP11PWDATA[18]} {APBTARGEXP11PWDATA[19]} {APBTARGEXP11PWDATA[20]} {APBTARGEXP11PWDATA[21]} {APBTARGEXP11PWDATA[22]} {APBTARGEXP11PWDATA[23]} {APBTARGEXP11PWDATA[24]} {APBTARGEXP11PWDATA[25]} {APBTARGEXP11PWDATA[26]} {APBTARGEXP11PWDATA[27]} {APBTARGEXP11PWDATA[28]} {APBTARGEXP11PWDATA[29]} {APBTARGEXP11PWDATA[30]} {APBTARGEXP11PWDATA[31]} port MTXHRESETn input.left portBus APBTARGEXP1PRDATA input.left 32 {APBTARGEXP1PRDATA[0]} {APBTARGEXP1PRDATA[1]} {APBTARGEXP1PRDATA[2]} {APBTARGEXP1PRDATA[3]} {APBTARGEXP1PRDATA[4]} {APBTARGEXP1PRDATA[5]} {APBTARGEXP1PRDATA[6]} {APBTARGEXP1PRDATA[7]} {APBTARGEXP1PRDATA[8]} {APBTARGEXP1PRDATA[9]} {APBTARGEXP1PRDATA[10]} {APBTARGEXP1PRDATA[11]} {APBTARGEXP1PRDATA[12]} {APBTARGEXP1PRDATA[13]} {APBTARGEXP1PRDATA[14]} {APBTARGEXP1PRDATA[15]} {APBTARGEXP1PRDATA[16]} {APBTARGEXP1PRDATA[17]} {APBTARGEXP1PRDATA[18]} {APBTARGEXP1PRDATA[19]} {APBTARGEXP1PRDATA[20]} {APBTARGEXP1PRDATA[21]} {APBTARGEXP1PRDATA[22]} {APBTARGEXP1PRDATA[23]} {APBTARGEXP1PRDATA[24]} {APBTARGEXP1PRDATA[25]} {APBTARGEXP1PRDATA[26]} {APBTARGEXP1PRDATA[27]} {APBTARGEXP1PRDATA[28]} {APBTARGEXP1PRDATA[29]} {APBTARGEXP1PRDATA[30]} {APBTARGEXP1PRDATA[31]} portBus TARGSRAM2HRUSER input.left 3 {TARGSRAM2HRUSER[0]} {TARGSRAM2HRUSER[1]} {TARGSRAM2HRUSER[2]} portBus HTRANSD input.left 2 {HTRANSD[0]} {HTRANSD[1]} portBus HADDRS input.left 32 {HADDRS[0]} {HADDRS[1]} {HADDRS[2]} {HADDRS[3]} {HADDRS[4]} {HADDRS[5]} {HADDRS[6]} {HADDRS[7]} {HADDRS[8]} {HADDRS[9]} {HADDRS[10]} {HADDRS[11]} {HADDRS[12]} {HADDRS[13]} {HADDRS[14]} {HADDRS[15]} {HADDRS[16]} {HADDRS[17]} {HADDRS[18]} {HADDRS[19]} {HADDRS[20]} {HADDRS[21]} {HADDRS[22]} {HADDRS[23]} {HADDRS[24]} {HADDRS[25]} {HADDRS[26]} {HADDRS[27]} {HADDRS[28]} {HADDRS[29]} {HADDRS[30]} {HADDRS[31]} portBus TARGSRAM3HADDR output.right 32 {TARGSRAM3HADDR[0]} {TARGSRAM3HADDR[1]} {TARGSRAM3HADDR[2]} {TARGSRAM3HADDR[3]} {TARGSRAM3HADDR[4]} {TARGSRAM3HADDR[5]} {TARGSRAM3HADDR[6]} {TARGSRAM3HADDR[7]} {TARGSRAM3HADDR[8]} {TARGSRAM3HADDR[9]} {TARGSRAM3HADDR[10]} {TARGSRAM3HADDR[11]} {TARGSRAM3HADDR[12]} {TARGSRAM3HADDR[13]} {TARGSRAM3HADDR[14]} {TARGSRAM3HADDR[15]} {TARGSRAM3HADDR[16]} {TARGSRAM3HADDR[17]} {TARGSRAM3HADDR[18]} {TARGSRAM3HADDR[19]} {TARGSRAM3HADDR[20]} {TARGSRAM3HADDR[21]} {TARGSRAM3HADDR[22]} {TARGSRAM3HADDR[23]} {TARGSRAM3HADDR[24]} {TARGSRAM3HADDR[25]} {TARGSRAM3HADDR[26]} {TARGSRAM3HADDR[27]} {TARGSRAM3HADDR[28]} {TARGSRAM3HADDR[29]} {TARGSRAM3HADDR[30]} {TARGSRAM3HADDR[31]} portBus HSIZED input.left 3 {HSIZED[0]} {HSIZED[1]} {HSIZED[2]} portBus HTRANSI input.left 2 {HTRANSI[0]} {HTRANSI[1]} portBus TARGEXP1HPROT output.right 4 {TARGEXP1HPROT[0]} {TARGEXP1HPROT[1]} {TARGEXP1HPROT[2]} {TARGEXP1HPROT[3]} port APBTARGEXP7PREADY input.left portBus APBTARGEXP3PWDATA output.right 32 {APBTARGEXP3PWDATA[0]} {APBTARGEXP3PWDATA[1]} {APBTARGEXP3PWDATA[2]} {APBTARGEXP3PWDATA[3]} {APBTARGEXP3PWDATA[4]} {APBTARGEXP3PWDATA[5]} {APBTARGEXP3PWDATA[6]} {APBTARGEXP3PWDATA[7]} {APBTARGEXP3PWDATA[8]} {APBTARGEXP3PWDATA[9]} {APBTARGEXP3PWDATA[10]} {APBTARGEXP3PWDATA[11]} {APBTARGEXP3PWDATA[12]} {APBTARGEXP3PWDATA[13]} {APBTARGEXP3PWDATA[14]} {APBTARGEXP3PWDATA[15]} {APBTARGEXP3PWDATA[16]} {APBTARGEXP3PWDATA[17]} {APBTARGEXP3PWDATA[18]} {APBTARGEXP3PWDATA[19]} {APBTARGEXP3PWDATA[20]} {APBTARGEXP3PWDATA[21]} {APBTARGEXP3PWDATA[22]} {APBTARGEXP3PWDATA[23]} {APBTARGEXP3PWDATA[24]} {APBTARGEXP3PWDATA[25]} {APBTARGEXP3PWDATA[26]} {APBTARGEXP3PWDATA[27]} {APBTARGEXP3PWDATA[28]} {APBTARGEXP3PWDATA[29]} {APBTARGEXP3PWDATA[30]} {APBTARGEXP3PWDATA[31]} portBus APBTARGEXP8PPROT output.right 3 {APBTARGEXP8PPROT[0]} {APBTARGEXP8PPROT[1]} {APBTARGEXP8PPROT[2]} portBus HBURSTD input.left 3 {HBURSTD[0]} {HBURSTD[1]} {HBURSTD[2]} portBus HSIZEI input.left 3 {HSIZEI[0]} {HSIZEI[1]} {HSIZEI[2]} portBus INITEXP0HADDR input.left 32 {INITEXP0HADDR[0]} {INITEXP0HADDR[1]} {INITEXP0HADDR[2]} {INITEXP0HADDR[3]} {INITEXP0HADDR[4]} {INITEXP0HADDR[5]} {INITEXP0HADDR[6]} {INITEXP0HADDR[7]} {INITEXP0HADDR[8]} {INITEXP0HADDR[9]} {INITEXP0HADDR[10]} {INITEXP0HADDR[11]} {INITEXP0HADDR[12]} {INITEXP0HADDR[13]} {INITEXP0HADDR[14]} {INITEXP0HADDR[15]} {INITEXP0HADDR[16]} {INITEXP0HADDR[17]} {INITEXP0HADDR[18]} {INITEXP0HADDR[19]} {INITEXP0HADDR[20]} {INITEXP0HADDR[21]} {INITEXP0HADDR[22]} {INITEXP0HADDR[23]} {INITEXP0HADDR[24]} {INITEXP0HADDR[25]} {INITEXP0HADDR[26]} {INITEXP0HADDR[27]} {INITEXP0HADDR[28]} {INITEXP0HADDR[29]} {INITEXP0HADDR[30]} {INITEXP0HADDR[31]} port INITEXP0HWRITE input.left portBus TARGSRAM0HADDR output.right 32 {TARGSRAM0HADDR[0]} {TARGSRAM0HADDR[1]} {TARGSRAM0HADDR[2]} {TARGSRAM0HADDR[3]} {TARGSRAM0HADDR[4]} {TARGSRAM0HADDR[5]} {TARGSRAM0HADDR[6]} {TARGSRAM0HADDR[7]} {TARGSRAM0HADDR[8]} {TARGSRAM0HADDR[9]} {TARGSRAM0HADDR[10]} {TARGSRAM0HADDR[11]} {TARGSRAM0HADDR[12]} {TARGSRAM0HADDR[13]} {TARGSRAM0HADDR[14]} {TARGSRAM0HADDR[15]} {TARGSRAM0HADDR[16]} {TARGSRAM0HADDR[17]} {TARGSRAM0HADDR[18]} {TARGSRAM0HADDR[19]} {TARGSRAM0HADDR[20]} {TARGSRAM0HADDR[21]} {TARGSRAM0HADDR[22]} {TARGSRAM0HADDR[23]} {TARGSRAM0HADDR[24]} {TARGSRAM0HADDR[25]} {TARGSRAM0HADDR[26]} {TARGSRAM0HADDR[27]} {TARGSRAM0HADDR[28]} {TARGSRAM0HADDR[29]} {TARGSRAM0HADDR[30]} {TARGSRAM0HADDR[31]} port TARGSRAM0HWRITE output.right portBus APBTARGEXP13PPROT output.right 3 {APBTARGEXP13PPROT[0]} {APBTARGEXP13PPROT[1]} {APBTARGEXP13PPROT[2]} portBus TARGEXP1HSIZE output.right 3 {TARGEXP1HSIZE[0]} {TARGEXP1HSIZE[1]} {TARGEXP1HSIZE[2]} port APBTARGEXP14PREADY input.left portBus APBTARGEXP10PWDATA output.right 32 {APBTARGEXP10PWDATA[0]} {APBTARGEXP10PWDATA[1]} {APBTARGEXP10PWDATA[2]} {APBTARGEXP10PWDATA[3]} {APBTARGEXP10PWDATA[4]} {APBTARGEXP10PWDATA[5]} {APBTARGEXP10PWDATA[6]} {APBTARGEXP10PWDATA[7]} {APBTARGEXP10PWDATA[8]} {APBTARGEXP10PWDATA[9]} {APBTARGEXP10PWDATA[10]} {APBTARGEXP10PWDATA[11]} {APBTARGEXP10PWDATA[12]} {APBTARGEXP10PWDATA[13]} {APBTARGEXP10PWDATA[14]} {APBTARGEXP10PWDATA[15]} {APBTARGEXP10PWDATA[16]} {APBTARGEXP10PWDATA[17]} {APBTARGEXP10PWDATA[18]} {APBTARGEXP10PWDATA[19]} {APBTARGEXP10PWDATA[20]} {APBTARGEXP10PWDATA[21]} {APBTARGEXP10PWDATA[22]} {APBTARGEXP10PWDATA[23]} {APBTARGEXP10PWDATA[24]} {APBTARGEXP10PWDATA[25]} {APBTARGEXP10PWDATA[26]} {APBTARGEXP10PWDATA[27]} {APBTARGEXP10PWDATA[28]} {APBTARGEXP10PWDATA[29]} {APBTARGEXP10PWDATA[30]} {APBTARGEXP10PWDATA[31]} portBus APBTARGEXP5PPROT output.right 3 {APBTARGEXP5PPROT[0]} {APBTARGEXP5PPROT[1]} {APBTARGEXP5PPROT[2]} port TARGSRAM3HSEL output.right port TARGSRAM2HREADYOUT input.left portBus HMASTERD input.left 2 {HMASTERD[0]} {HMASTERD[1]} portBus HBURSTI input.left 3 {HBURSTI[0]} {HBURSTI[1]} {HBURSTI[2]} portBus APBTARGEXP0PRDATA input.left 32 {APBTARGEXP0PRDATA[0]} {APBTARGEXP0PRDATA[1]} {APBTARGEXP0PRDATA[2]} {APBTARGEXP0PRDATA[3]} {APBTARGEXP0PRDATA[4]} {APBTARGEXP0PRDATA[5]} {APBTARGEXP0PRDATA[6]} {APBTARGEXP0PRDATA[7]} {APBTARGEXP0PRDATA[8]} {APBTARGEXP0PRDATA[9]} {APBTARGEXP0PRDATA[10]} {APBTARGEXP0PRDATA[11]} {APBTARGEXP0PRDATA[12]} {APBTARGEXP0PRDATA[13]} {APBTARGEXP0PRDATA[14]} {APBTARGEXP0PRDATA[15]} {APBTARGEXP0PRDATA[16]} {APBTARGEXP0PRDATA[17]} {APBTARGEXP0PRDATA[18]} {APBTARGEXP0PRDATA[19]} {APBTARGEXP0PRDATA[20]} {APBTARGEXP0PRDATA[21]} {APBTARGEXP0PRDATA[22]} {APBTARGEXP0PRDATA[23]} {APBTARGEXP0PRDATA[24]} {APBTARGEXP0PRDATA[25]} {APBTARGEXP0PRDATA[26]} {APBTARGEXP0PRDATA[27]} {APBTARGEXP0PRDATA[28]} {APBTARGEXP0PRDATA[29]} {APBTARGEXP0PRDATA[30]} {APBTARGEXP0PRDATA[31]} port TARGFLASH0HMASTLOCK output.right portBus HTRANSS input.left 2 {HTRANSS[0]} {HTRANSS[1]} portBus INITEXP1HRUSER output.right 3 {INITEXP1HRUSER[0]} {INITEXP1HRUSER[1]} {INITEXP1HRUSER[2]} portBus TARGSRAM1HRUSER input.left 3 {TARGSRAM1HRUSER[0]} {TARGSRAM1HRUSER[1]} {TARGSRAM1HRUSER[2]} portBus APBTARGEXP10PPROT output.right 3 {APBTARGEXP10PPROT[0]} {APBTARGEXP10PPROT[1]} {APBTARGEXP10PPROT[2]} port APBTARGEXP8PSLVERR input.left portBus TARGSRAM3HBURST output.right 3 {TARGSRAM3HBURST[0]} {TARGSRAM3HBURST[1]} {TARGSRAM3HBURST[2]} port APBTARGEXP8PENABLE output.right port APBTARGEXP3PSEL output.right portBus APBTARGEXP2PPROT output.right 3 {APBTARGEXP2PPROT[0]} {APBTARGEXP2PPROT[1]} {APBTARGEXP2PPROT[2]} portBus TARGEXP0MEMATTR output.right 2 {TARGEXP0MEMATTR[0]} {TARGEXP0MEMATTR[1]} port TARGEXP0HRESP input.left portBus HSIZES input.left 3 {HSIZES[0]} {HSIZES[1]} {HSIZES[2]} port TARGEXP1HWRITE output.right port APBTARGEXP6PREADY input.left portBus APBTARGEXP2PWDATA output.right 32 {APBTARGEXP2PWDATA[0]} {APBTARGEXP2PWDATA[1]} {APBTARGEXP2PWDATA[2]} {APBTARGEXP2PWDATA[3]} {APBTARGEXP2PWDATA[4]} {APBTARGEXP2PWDATA[5]} {APBTARGEXP2PWDATA[6]} {APBTARGEXP2PWDATA[7]} {APBTARGEXP2PWDATA[8]} {APBTARGEXP2PWDATA[9]} {APBTARGEXP2PWDATA[10]} {APBTARGEXP2PWDATA[11]} {APBTARGEXP2PWDATA[12]} {APBTARGEXP2PWDATA[13]} {APBTARGEXP2PWDATA[14]} {APBTARGEXP2PWDATA[15]} {APBTARGEXP2PWDATA[16]} {APBTARGEXP2PWDATA[17]} {APBTARGEXP2PWDATA[18]} {APBTARGEXP2PWDATA[19]} {APBTARGEXP2PWDATA[20]} {APBTARGEXP2PWDATA[21]} {APBTARGEXP2PWDATA[22]} {APBTARGEXP2PWDATA[23]} {APBTARGEXP2PWDATA[24]} {APBTARGEXP2PWDATA[25]} {APBTARGEXP2PWDATA[26]} {APBTARGEXP2PWDATA[27]} {APBTARGEXP2PWDATA[28]} {APBTARGEXP2PWDATA[29]} {APBTARGEXP2PWDATA[30]} {APBTARGEXP2PWDATA[31]} port TARGSRAM3EXREQ output.right port APBTARGEXP9PWRITE output.right portBus TARGSRAM3HWUSER output.right 4 {TARGSRAM3HWUSER[0]} {TARGSRAM3HWUSER[1]} {TARGSRAM3HWUSER[2]} {TARGSRAM3HWUSER[3]} portBus HBURSTS input.left 3 {HBURSTS[0]} {HBURSTS[1]} {HBURSTS[2]} portBus TARGSRAM2MEMATTR output.right 2 {TARGSRAM2MEMATTR[0]} {TARGSRAM2MEMATTR[1]} port APBTARGEXP13PSEL output.right port INITEXP0EXREQ input.left port TARGSRAM0EXREQ output.right port APBTARGEXP13PREADY input.left portBus HMASTERS input.left 2 {HMASTERS[0]} {HMASTERS[1]} port APBTARGEXP6PSLVERR input.left portBus INITEXP0HRUSER output.right 3 {INITEXP0HRUSER[0]} {INITEXP0HRUSER[1]} {INITEXP0HRUSER[2]} portBus TARGSRAM0HRUSER input.left 3 {TARGSRAM0HRUSER[0]} {TARGSRAM0HRUSER[1]} {TARGSRAM0HRUSER[2]} port APBTARGEXP6PENABLE output.right portBus TARGSRAM2HBURST output.right 3 {TARGSRAM2HBURST[0]} {TARGSRAM2HBURST[1]} {TARGSRAM2HBURST[2]} port TARGEXP0HWRITE output.right port TARGEXP0HSEL output.right port APBTARGEXP5PREADY input.left portBus APBTARGEXP1PWDATA output.right 32 {APBTARGEXP1PWDATA[0]} {APBTARGEXP1PWDATA[1]} {APBTARGEXP1PWDATA[2]} {APBTARGEXP1PWDATA[3]} {APBTARGEXP1PWDATA[4]} {APBTARGEXP1PWDATA[5]} {APBTARGEXP1PWDATA[6]} {APBTARGEXP1PWDATA[7]} {APBTARGEXP1PWDATA[8]} {APBTARGEXP1PWDATA[9]} {APBTARGEXP1PWDATA[10]} {APBTARGEXP1PWDATA[11]} {APBTARGEXP1PWDATA[12]} {APBTARGEXP1PWDATA[13]} {APBTARGEXP1PWDATA[14]} {APBTARGEXP1PWDATA[15]} {APBTARGEXP1PWDATA[16]} {APBTARGEXP1PWDATA[17]} {APBTARGEXP1PWDATA[18]} {APBTARGEXP1PWDATA[19]} {APBTARGEXP1PWDATA[20]} {APBTARGEXP1PWDATA[21]} {APBTARGEXP1PWDATA[22]} {APBTARGEXP1PWDATA[23]} {APBTARGEXP1PWDATA[24]} {APBTARGEXP1PWDATA[25]} {APBTARGEXP1PWDATA[26]} {APBTARGEXP1PWDATA[27]} {APBTARGEXP1PWDATA[28]} {APBTARGEXP1PWDATA[29]} {APBTARGEXP1PWDATA[30]} {APBTARGEXP1PWDATA[31]} portBus HRDATAD output.right 32 {HRDATAD[0]} {HRDATAD[1]} {HRDATAD[2]} {HRDATAD[3]} {HRDATAD[4]} {HRDATAD[5]} {HRDATAD[6]} {HRDATAD[7]} {HRDATAD[8]} {HRDATAD[9]} {HRDATAD[10]} {HRDATAD[11]} {HRDATAD[12]} {HRDATAD[13]} {HRDATAD[14]} {HRDATAD[15]} {HRDATAD[16]} {HRDATAD[17]} {HRDATAD[18]} {HRDATAD[19]} {HRDATAD[20]} {HRDATAD[21]} {HRDATAD[22]} {HRDATAD[23]} {HRDATAD[24]} {HRDATAD[25]} {HRDATAD[26]} {HRDATAD[27]} {HRDATAD[28]} {HRDATAD[29]} {HRDATAD[30]} {HRDATAD[31]} port APBTARGEXP8PWRITE output.right portBus TARGSRAM2HWUSER output.right 4 {TARGSRAM2HWUSER[0]} {TARGSRAM2HWUSER[1]} {TARGSRAM2HWUSER[2]} {TARGSRAM2HWUSER[3]} portBus TARGFLASH0HPROT output.right 4 {TARGFLASH0HPROT[0]} {TARGFLASH0HPROT[1]} {TARGFLASH0HPROT[2]} {TARGFLASH0HPROT[3]} port TARGSRAM1HREADYMUX output.right portBus APBTARGEXP9PADDR output.right 12 {APBTARGEXP9PADDR[0]} {APBTARGEXP9PADDR[1]} {APBTARGEXP9PADDR[2]} {APBTARGEXP9PADDR[3]} {APBTARGEXP9PADDR[4]} {APBTARGEXP9PADDR[5]} {APBTARGEXP9PADDR[6]} {APBTARGEXP9PADDR[7]} {APBTARGEXP9PADDR[8]} {APBTARGEXP9PADDR[9]} {APBTARGEXP9PADDR[10]} {APBTARGEXP9PADDR[11]} portBus INITEXP0MEMATTR input.left 2 {INITEXP0MEMATTR[0]} {INITEXP0MEMATTR[1]} portBus TARGSRAM0MEMATTR output.right 2 {TARGSRAM0MEMATTR[0]} {TARGSRAM0MEMATTR[1]} portBus HRDATAI output.right 32 {HRDATAI[0]} {HRDATAI[1]} {HRDATAI[2]} {HRDATAI[3]} {HRDATAI[4]} {HRDATAI[5]} {HRDATAI[6]} {HRDATAI[7]} {HRDATAI[8]} {HRDATAI[9]} {HRDATAI[10]} {HRDATAI[11]} {HRDATAI[12]} {HRDATAI[13]} {HRDATAI[14]} {HRDATAI[15]} {HRDATAI[16]} {HRDATAI[17]} {HRDATAI[18]} {HRDATAI[19]} {HRDATAI[20]} {HRDATAI[21]} {HRDATAI[22]} {HRDATAI[23]} {HRDATAI[24]} {HRDATAI[25]} {HRDATAI[26]} {HRDATAI[27]} {HRDATAI[28]} {HRDATAI[29]} {HRDATAI[30]} {HRDATAI[31]} port INITEXP0HSEL input.left portBus TARGEXP1HRUSER input.left 3 {TARGEXP1HRUSER[0]} {TARGEXP1HRUSER[1]} {TARGEXP1HRUSER[2]} port TARGSRAM0HSEL output.right portBus APBTARGEXP14PADDR output.right 12 {APBTARGEXP14PADDR[0]} {APBTARGEXP14PADDR[1]} {APBTARGEXP14PADDR[2]} {APBTARGEXP14PADDR[3]} {APBTARGEXP14PADDR[4]} {APBTARGEXP14PADDR[5]} {APBTARGEXP14PADDR[6]} {APBTARGEXP14PADDR[7]} {APBTARGEXP14PADDR[8]} {APBTARGEXP14PADDR[9]} {APBTARGEXP14PADDR[10]} {APBTARGEXP14PADDR[11]} port APBTARGEXP12PREADY input.left portBus HRESPD output.right 2 {HRESPD[0]} {HRESPD[1]} port APBTARGEXP15PWRITE output.right portBus APBTARGEXP6PADDR output.right 12 {APBTARGEXP6PADDR[0]} {APBTARGEXP6PADDR[1]} {APBTARGEXP6PADDR[2]} {APBTARGEXP6PADDR[3]} {APBTARGEXP6PADDR[4]} {APBTARGEXP6PADDR[5]} {APBTARGEXP6PADDR[6]} {APBTARGEXP6PADDR[7]} {APBTARGEXP6PADDR[8]} {APBTARGEXP6PADDR[9]} {APBTARGEXP6PADDR[10]} {APBTARGEXP6PADDR[11]} port HWRITED input.left portBus TARGFLASH0HSIZE output.right 3 {TARGFLASH0HSIZE[0]} {TARGFLASH0HSIZE[1]} {TARGFLASH0HSIZE[2]} port APBTARGEXP4PSLVERR input.left port APBQACTIVE output.right port APBTARGEXP4PENABLE output.right port TARGSRAM2HMASTLOCK output.right port APBTARGEXP0PSEL output.right portBus INITEXP1HBURST input.left 3 {INITEXP1HBURST[0]} {INITEXP1HBURST[1]} {INITEXP1HBURST[2]} portBus TARGSRAM1HBURST output.right 3 {TARGSRAM1HBURST[0]} {TARGSRAM1HBURST[1]} {TARGSRAM1HBURST[2]} portBus APBTARGEXP11PADDR output.right 12 {APBTARGEXP11PADDR[0]} {APBTARGEXP11PADDR[1]} {APBTARGEXP11PADDR[2]} {APBTARGEXP11PADDR[3]} {APBTARGEXP11PADDR[4]} {APBTARGEXP11PADDR[5]} {APBTARGEXP11PADDR[6]} {APBTARGEXP11PADDR[7]} {APBTARGEXP11PADDR[8]} {APBTARGEXP11PADDR[9]} {APBTARGEXP11PADDR[10]} {APBTARGEXP11PADDR[11]} portBus HRESPI output.right 2 {HRESPI[0]} {HRESPI[1]} port TARGEXP1HREADYMUX output.right portBus APBTARGEXP3PADDR output.right 12 {APBTARGEXP3PADDR[0]} {APBTARGEXP3PADDR[1]} {APBTARGEXP3PADDR[2]} {APBTARGEXP3PADDR[3]} {APBTARGEXP3PADDR[4]} {APBTARGEXP3PADDR[5]} {APBTARGEXP3PADDR[6]} {APBTARGEXP3PADDR[7]} {APBTARGEXP3PADDR[8]} {APBTARGEXP3PADDR[9]} {APBTARGEXP3PADDR[10]} {APBTARGEXP3PADDR[11]} port APBTARGEXP4PREADY input.left portBus APBTARGEXP0PWDATA output.right 32 {APBTARGEXP0PWDATA[0]} {APBTARGEXP0PWDATA[1]} {APBTARGEXP0PWDATA[2]} {APBTARGEXP0PWDATA[3]} {APBTARGEXP0PWDATA[4]} {APBTARGEXP0PWDATA[5]} {APBTARGEXP0PWDATA[6]} {APBTARGEXP0PWDATA[7]} {APBTARGEXP0PWDATA[8]} {APBTARGEXP0PWDATA[9]} {APBTARGEXP0PWDATA[10]} {APBTARGEXP0PWDATA[11]} {APBTARGEXP0PWDATA[12]} {APBTARGEXP0PWDATA[13]} {APBTARGEXP0PWDATA[14]} {APBTARGEXP0PWDATA[15]} {APBTARGEXP0PWDATA[16]} {APBTARGEXP0PWDATA[17]} {APBTARGEXP0PWDATA[18]} {APBTARGEXP0PWDATA[19]} {APBTARGEXP0PWDATA[20]} {APBTARGEXP0PWDATA[21]} {APBTARGEXP0PWDATA[22]} {APBTARGEXP0PWDATA[23]} {APBTARGEXP0PWDATA[24]} {APBTARGEXP0PWDATA[25]} {APBTARGEXP0PWDATA[26]} {APBTARGEXP0PWDATA[27]} {APBTARGEXP0PWDATA[28]} {APBTARGEXP0PWDATA[29]} {APBTARGEXP0PWDATA[30]} {APBTARGEXP0PWDATA[31]} portBus HRDATAS output.right 32 {HRDATAS[0]} {HRDATAS[1]} {HRDATAS[2]} {HRDATAS[3]} {HRDATAS[4]} {HRDATAS[5]} {HRDATAS[6]} {HRDATAS[7]} {HRDATAS[8]} {HRDATAS[9]} {HRDATAS[10]} {HRDATAS[11]} {HRDATAS[12]} {HRDATAS[13]} {HRDATAS[14]} {HRDATAS[15]} {HRDATAS[16]} {HRDATAS[17]} {HRDATAS[18]} {HRDATAS[19]} {HRDATAS[20]} {HRDATAS[21]} {HRDATAS[22]} {HRDATAS[23]} {HRDATAS[24]} {HRDATAS[25]} {HRDATAS[26]} {HRDATAS[27]} {HRDATAS[28]} {HRDATAS[29]} {HRDATAS[30]} {HRDATAS[31]} port TARGFLASH0HWRITE output.right port APBTARGEXP7PWRITE output.right portBus INITEXP1HWUSER input.left 4 {INITEXP1HWUSER[0]} {INITEXP1HWUSER[1]} {INITEXP1HWUSER[2]} {INITEXP1HWUSER[3]} portBus TARGSRAM1HWUSER output.right 4 {TARGSRAM1HWUSER[0]} {TARGSRAM1HWUSER[1]} {TARGSRAM1HWUSER[2]} {TARGSRAM1HWUSER[3]} portBus APBTARGEXP0PADDR output.right 12 {APBTARGEXP0PADDR[0]} {APBTARGEXP0PADDR[1]} {APBTARGEXP0PADDR[2]} {APBTARGEXP0PADDR[3]} {APBTARGEXP0PADDR[4]} {APBTARGEXP0PADDR[5]} {APBTARGEXP0PADDR[6]} {APBTARGEXP0PADDR[7]} {APBTARGEXP0PADDR[8]} {APBTARGEXP0PADDR[9]} {APBTARGEXP0PADDR[10]} {APBTARGEXP0PADDR[11]} port APBTARGEXP8PSEL output.right port APBTARGEXP10PSEL output.right portBus TARGEXP0HRUSER input.left 3 {TARGEXP0HRUSER[0]} {TARGEXP0HRUSER[1]} {TARGEXP0HRUSER[2]} port APBTARGEXP11PREADY input.left portBus HRESPS output.right 2 {HRESPS[0]} {HRESPS[1]} port APBTARGEXP14PWRITE output.right port APBTARGEXP2PSLVERR input.left port HWRITES input.left portBus MEMATTRD input.left 2 {MEMATTRD[0]} {MEMATTRD[1]} port APBTARGEXP2PENABLE output.right port SCANOUTHCLK output.right portBus INITEXP1HPROT input.left 4 {INITEXP1HPROT[0]} {INITEXP1HPROT[1]} {INITEXP1HPROT[2]} {INITEXP1HPROT[3]} portBus TARGSRAM1HPROT output.right 4 {TARGSRAM1HPROT[0]} {TARGSRAM1HPROT[1]} {TARGSRAM1HPROT[2]} {TARGSRAM1HPROT[3]} boxcolor 1
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__43 v GEN port Q output.right port R input.bot port D input.left port CK input.clk.left
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 v MUX portBus dbgTemp5_data_out_port_3 output.right 4 {dbgTemp5_data_out_port_3[3]} {dbgTemp5_data_out_port_3[2]} {dbgTemp5_data_out_port_3[1]} {dbgTemp5_data_out_port_3[0]} portBus addr_out_port input.left 4 {addr_out_port[0]} {addr_out_port[1]} {addr_out_port[2]} {addr_out_port[3]} portBus data_out_port input.left 4 {data_out_port[0]} {data_out_port[1]} {data_out_port[2]} {data_out_port[3]} port HREADYS input.bot
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__28 v AND port load_reg output port addr_valid input port HREADYS input
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__83 v GEN port Q output.right port R input.bot port D input.left port CK input.clk.left
load symbol work.ahb_if(fast__2) v HIERGEN port hresetn input.left port hclk input.left boxcolor 1
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__79 v MUX port dbgTemp9_HREADYOUTS_1 output.right port 1'b0 input.left port readyout_ip input.left port pend_tran_reg input.bot
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__84 v MUX port dbgTemp10_slave_sel_3 output.right port i_hselm input.left port slave_sel input.left port i_hreadymuxm input.bot
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__14 v GEN port Q output.right port S input.top port D input.left port CK input.clk.left
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40_1 v INV port _internal_40_0 output port active_ip input
load symbol work.p_beid_interconnect_f0_ahb_mtx_output_stageTARGEXP0(fast) v HIERGEN portBus HADDRM output.right 32 {HADDRM[0]} {HADDRM[1]} {HADDRM[2]} {HADDRM[3]} {HADDRM[4]} {HADDRM[5]} {HADDRM[6]} {HADDRM[7]} {HADDRM[8]} {HADDRM[9]} {HADDRM[10]} {HADDRM[11]} {HADDRM[12]} {HADDRM[13]} {HADDRM[14]} {HADDRM[15]} {HADDRM[16]} {HADDRM[17]} {HADDRM[18]} {HADDRM[19]} {HADDRM[20]} {HADDRM[21]} {HADDRM[22]} {HADDRM[23]} {HADDRM[24]} {HADDRM[25]} {HADDRM[26]} {HADDRM[27]} {HADDRM[28]} {HADDRM[29]} {HADDRM[30]} {HADDRM[31]} portBus prot_op1 input.left 4 {prot_op1[0]} {prot_op1[1]} {prot_op1[2]} {prot_op1[3]} portBus prot_op2 input.left 4 {prot_op2[0]} {prot_op2[1]} {prot_op2[2]} {prot_op2[3]} portBus HAUSERM output.right 4 {HAUSERM[0]} {HAUSERM[1]} {HAUSERM[2]} {HAUSERM[3]} portBus prot_op3 input.left 4 {prot_op3[0]} {prot_op3[1]} {prot_op3[2]} {prot_op3[3]} portBus size_op1 input.left 3 {size_op1[0]} {size_op1[1]} {size_op1[2]} portBus HWUSERM output.right 4 {HWUSERM[0]} {HWUSERM[1]} {HWUSERM[2]} {HWUSERM[3]} port HMASTLOCKM output.right portBus size_op2 input.left 3 {size_op2[0]} {size_op2[1]} {size_op2[2]} portBus size_op3 input.left 3 {size_op3[0]} {size_op3[1]} {size_op3[2]} portBus HTRANSM output.right 2 {HTRANSM[0]} {HTRANSM[1]} port mastlock_op1 input.left port mastlock_op2 input.left port mastlock_op3 input.left portBus HSIZEM output.right 3 {HSIZEM[0]} {HSIZEM[1]} {HSIZEM[2]} port write_op1 input.left port write_op2 input.left port HREADYMUXM output.right port write_op3 input.left portBus HBURSTM output.right 3 {HBURSTM[0]} {HBURSTM[1]} {HBURSTM[2]} portBus auser_op1 input.left 4 {auser_op1[0]} {auser_op1[1]} {auser_op1[2]} {auser_op1[3]} portBus auser_op2 input.left 4 {auser_op2[0]} {auser_op2[1]} {auser_op2[2]} {auser_op2[3]} portBus HMASTERM output.right 4 {HMASTERM[0]} {HMASTERM[1]} {HMASTERM[2]} {HMASTERM[3]} portBus auser_op3 input.left 4 {auser_op3[0]} {auser_op3[1]} {auser_op3[2]} {auser_op3[3]} portBus HPROTM output.right 4 {HPROTM[0]} {HPROTM[1]} {HPROTM[2]} {HPROTM[3]} portBus trans_op1 input.left 2 {trans_op1[0]} {trans_op1[1]} portBus trans_op2 input.left 2 {trans_op2[0]} {trans_op2[1]} port HRESETn input.left portBus trans_op3 input.left 2 {trans_op3[0]} {trans_op3[1]} port HREADYOUTM input.left port sel_op1 input.left port sel_op2 input.left port sel_op3 input.left portBus burst_op1 input.left 3 {burst_op1[0]} {burst_op1[1]} {burst_op1[2]} portBus wdata_op1 input.left 32 {wdata_op1[0]} {wdata_op1[1]} {wdata_op1[2]} {wdata_op1[3]} {wdata_op1[4]} {wdata_op1[5]} {wdata_op1[6]} {wdata_op1[7]} {wdata_op1[8]} {wdata_op1[9]} {wdata_op1[10]} {wdata_op1[11]} {wdata_op1[12]} {wdata_op1[13]} {wdata_op1[14]} {wdata_op1[15]} {wdata_op1[16]} {wdata_op1[17]} {wdata_op1[18]} {wdata_op1[19]} {wdata_op1[20]} {wdata_op1[21]} {wdata_op1[22]} {wdata_op1[23]} {wdata_op1[24]} {wdata_op1[25]} {wdata_op1[26]} {wdata_op1[27]} {wdata_op1[28]} {wdata_op1[29]} {wdata_op1[30]} {wdata_op1[31]} portBus burst_op2 input.left 3 {burst_op2[0]} {burst_op2[1]} {burst_op2[2]} portBus wdata_op2 input.left 32 {wdata_op2[0]} {wdata_op2[1]} {wdata_op2[2]} {wdata_op2[3]} {wdata_op2[4]} {wdata_op2[5]} {wdata_op2[6]} {wdata_op2[7]} {wdata_op2[8]} {wdata_op2[9]} {wdata_op2[10]} {wdata_op2[11]} {wdata_op2[12]} {wdata_op2[13]} {wdata_op2[14]} {wdata_op2[15]} {wdata_op2[16]} {wdata_op2[17]} {wdata_op2[18]} {wdata_op2[19]} {wdata_op2[20]} {wdata_op2[21]} {wdata_op2[22]} {wdata_op2[23]} {wdata_op2[24]} {wdata_op2[25]} {wdata_op2[26]} {wdata_op2[27]} {wdata_op2[28]} {wdata_op2[29]} {wdata_op2[30]} {wdata_op2[31]} portBus burst_op3 input.left 3 {burst_op3[0]} {burst_op3[1]} {burst_op3[2]} portBus wdata_op3 input.left 32 {wdata_op3[0]} {wdata_op3[1]} {wdata_op3[2]} {wdata_op3[3]} {wdata_op3[4]} {wdata_op3[5]} {wdata_op3[6]} {wdata_op3[7]} {wdata_op3[8]} {wdata_op3[9]} {wdata_op3[10]} {wdata_op3[11]} {wdata_op3[12]} {wdata_op3[13]} {wdata_op3[14]} {wdata_op3[15]} {wdata_op3[16]} {wdata_op3[17]} {wdata_op3[18]} {wdata_op3[19]} {wdata_op3[20]} {wdata_op3[21]} {wdata_op3[22]} {wdata_op3[23]} {wdata_op3[24]} {wdata_op3[25]} {wdata_op3[26]} {wdata_op3[27]} {wdata_op3[28]} {wdata_op3[29]} {wdata_op3[30]} {wdata_op3[31]} portBus master_op1 input.left 4 {master_op1[0]} {master_op1[1]} {master_op1[2]} {master_op1[3]} port active_op1 output.right portBus master_op2 input.left 4 {master_op2[0]} {master_op2[1]} {master_op2[2]} {master_op2[3]} port active_op2 output.right portBus wuser_op1 input.left 4 {wuser_op1[0]} {wuser_op1[1]} {wuser_op1[2]} {wuser_op1[3]} portBus master_op3 input.left 4 {master_op3[0]} {master_op3[1]} {master_op3[2]} {master_op3[3]} port active_op3 output.right portBus wuser_op2 input.left 4 {wuser_op2[0]} {wuser_op2[1]} {wuser_op2[2]} {wuser_op2[3]} portBus wuser_op3 input.left 4 {wuser_op3[0]} {wuser_op3[1]} {wuser_op3[2]} {wuser_op3[3]} port HSELM output.right port HCLK input.left port HWRITEM output.right port held_tran_op1 input.left port held_tran_op2 input.left portBus addr_op1 input.left 32 {addr_op1[0]} {addr_op1[1]} {addr_op1[2]} {addr_op1[3]} {addr_op1[4]} {addr_op1[5]} {addr_op1[6]} {addr_op1[7]} {addr_op1[8]} {addr_op1[9]} {addr_op1[10]} {addr_op1[11]} {addr_op1[12]} {addr_op1[13]} {addr_op1[14]} {addr_op1[15]} {addr_op1[16]} {addr_op1[17]} {addr_op1[18]} {addr_op1[19]} {addr_op1[20]} {addr_op1[21]} {addr_op1[22]} {addr_op1[23]} {addr_op1[24]} {addr_op1[25]} {addr_op1[26]} {addr_op1[27]} {addr_op1[28]} {addr_op1[29]} {addr_op1[30]} {addr_op1[31]} port held_tran_op3 input.left portBus addr_op2 input.left 32 {addr_op2[0]} {addr_op2[1]} {addr_op2[2]} {addr_op2[3]} {addr_op2[4]} {addr_op2[5]} {addr_op2[6]} {addr_op2[7]} {addr_op2[8]} {addr_op2[9]} {addr_op2[10]} {addr_op2[11]} {addr_op2[12]} {addr_op2[13]} {addr_op2[14]} {addr_op2[15]} {addr_op2[16]} {addr_op2[17]} {addr_op2[18]} {addr_op2[19]} {addr_op2[20]} {addr_op2[21]} {addr_op2[22]} {addr_op2[23]} {addr_op2[24]} {addr_op2[25]} {addr_op2[26]} {addr_op2[27]} {addr_op2[28]} {addr_op2[29]} {addr_op2[30]} {addr_op2[31]} portBus addr_op3 input.left 32 {addr_op3[0]} {addr_op3[1]} {addr_op3[2]} {addr_op3[3]} {addr_op3[4]} {addr_op3[5]} {addr_op3[6]} {addr_op3[7]} {addr_op3[8]} {addr_op3[9]} {addr_op3[10]} {addr_op3[11]} {addr_op3[12]} {addr_op3[13]} {addr_op3[14]} {addr_op3[15]} {addr_op3[16]} {addr_op3[17]} {addr_op3[18]} {addr_op3[19]} {addr_op3[20]} {addr_op3[21]} {addr_op3[22]} {addr_op3[23]} {addr_op3[24]} {addr_op3[25]} {addr_op3[26]} {addr_op3[27]} {addr_op3[28]} {addr_op3[29]} {addr_op3[30]} {addr_op3[31]} portBus HWDATAM output.right 32 {HWDATAM[0]} {HWDATAM[1]} {HWDATAM[2]} {HWDATAM[3]} {HWDATAM[4]} {HWDATAM[5]} {HWDATAM[6]} {HWDATAM[7]} {HWDATAM[8]} {HWDATAM[9]} {HWDATAM[10]} {HWDATAM[11]} {HWDATAM[12]} {HWDATAM[13]} {HWDATAM[14]} {HWDATAM[15]} {HWDATAM[16]} {HWDATAM[17]} {HWDATAM[18]} {HWDATAM[19]} {HWDATAM[20]} {HWDATAM[21]} {HWDATAM[22]} {HWDATAM[23]} {HWDATAM[24]} {HWDATAM[25]} {HWDATAM[26]} {HWDATAM[27]} {HWDATAM[28]} {HWDATAM[29]} {HWDATAM[30]} {HWDATAM[31]} boxcolor 1
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 v MUX port HREADYOUTS output.right port readyout_dec0 input.left port readyout_dec1 input.left port readyout_dec2 input.left port readyout_dec3 input.left port readyout_dec4 input.left port readyout_dec5 input.left port readyout_dec6 input.left port readyout_dec7 input.left port readyout_dft_slv input.left port 1'bx input.left portBus data_out_port input.bot 4 {data_out_port[0]} {data_out_port[1]} {data_out_port[2]} {data_out_port[3]}
load symbol work.m3ds_iot_top(fast) v HIERGEN port DFTSCANMODE input.left portBus APBTARGEXP8PSTRB output.right 4 {APBTARGEXP8PSTRB[0]} {APBTARGEXP8PSTRB[1]} {APBTARGEXP8PSTRB[2]} {APBTARGEXP8PSTRB[3]} portBus INITEXP0HBURST input.left 3 {INITEXP0HBURST[0]} {INITEXP0HBURST[1]} {INITEXP0HBURST[2]} portBus APBTARGEXP13PSTRB output.right 4 {APBTARGEXP13PSTRB[0]} {APBTARGEXP13PSTRB[1]} {APBTARGEXP13PSTRB[2]} {APBTARGEXP13PSTRB[3]} portBus INITEXP1HSIZE input.left 3 {INITEXP1HSIZE[0]} {INITEXP1HSIZE[1]} {INITEXP1HSIZE[2]} port APBTARGEXP3PREADY input.left portBus APBTARGEXP5PSTRB output.right 4 {APBTARGEXP5PSTRB[0]} {APBTARGEXP5PSTRB[1]} {APBTARGEXP5PSTRB[2]} {APBTARGEXP5PSTRB[3]} portBus INITEXP0HWUSER input.left 4 {INITEXP0HWUSER[0]} {INITEXP0HWUSER[1]} {INITEXP0HWUSER[2]} {INITEXP0HWUSER[3]} port APBTARGEXP6PWRITE output.right portBus SRAM1RDATA input.left 32 {SRAM1RDATA[0]} {SRAM1RDATA[1]} {SRAM1RDATA[2]} {SRAM1RDATA[3]} {SRAM1RDATA[4]} {SRAM1RDATA[5]} {SRAM1RDATA[6]} {SRAM1RDATA[7]} {SRAM1RDATA[8]} {SRAM1RDATA[9]} {SRAM1RDATA[10]} {SRAM1RDATA[11]} {SRAM1RDATA[12]} {SRAM1RDATA[13]} {SRAM1RDATA[14]} {SRAM1RDATA[15]} {SRAM1RDATA[16]} {SRAM1RDATA[17]} {SRAM1RDATA[18]} {SRAM1RDATA[19]} {SRAM1RDATA[20]} {SRAM1RDATA[21]} {SRAM1RDATA[22]} {SRAM1RDATA[23]} {SRAM1RDATA[24]} {SRAM1RDATA[25]} {SRAM1RDATA[26]} {SRAM1RDATA[27]} {SRAM1RDATA[28]} {SRAM1RDATA[29]} {SRAM1RDATA[30]} {SRAM1RDATA[31]} portBus CPU0HTMDHPROT output.right 4 {CPU0HTMDHPROT[0]} {CPU0HTMDHPROT[1]} {CPU0HTMDHPROT[2]} {CPU0HTMDHPROT[3]} port APBTARGEXP15PSLVERR input.left portBus APBTARGEXP10PSTRB output.right 4 {APBTARGEXP10PSTRB[0]} {APBTARGEXP10PSTRB[1]} {APBTARGEXP10PSTRB[2]} {APBTARGEXP10PSTRB[3]} port DFTCGEN input.left port APBTARGEXP15PENABLE output.right port INITEXP0HRESP output.right portBus APBTARGEXP2PSTRB output.right 4 {APBTARGEXP2PSTRB[0]} {APBTARGEXP2PSTRB[1]} {APBTARGEXP2PSTRB[2]} {APBTARGEXP2PSTRB[3]} port APBTARGEXP10PREADY input.left portBus TARGEXP1HBURST output.right 3 {TARGEXP1HBURST[0]} {TARGEXP1HBURST[1]} {TARGEXP1HBURST[2]} port APBTARGEXP13PWRITE output.right portBus TARGFLASH0HRUSER input.left 3 {TARGFLASH0HRUSER[0]} {TARGFLASH0HRUSER[1]} {TARGFLASH0HRUSER[2]} portBus CPU0HTMDHSIZE output.right 3 {CPU0HTMDHSIZE[0]} {CPU0HTMDHSIZE[1]} {CPU0HTMDHSIZE[2]} portBus TARGEXP1HMASTER output.right 4 {TARGEXP1HMASTER[0]} {TARGEXP1HMASTER[1]} {TARGEXP1HMASTER[2]} {TARGEXP1HMASTER[3]} portBus TARGEXP1HWUSER output.right 4 {TARGEXP1HWUSER[0]} {TARGEXP1HWUSER[1]} {TARGEXP1HWUSER[2]} {TARGEXP1HWUSER[3]} port CPU0GATEHCLK output.right port TARGFLASH0HREADYMUX output.right port CPU0WICENACK output.right port APBTARGEXP2PREADY input.left port APBTARGEXP5PWRITE output.right port CPU0TXEV output.right port APBTARGEXP5PSEL output.right port APBTARGEXP13PSLVERR input.left portBus SRAM1WREN output.right 4 {SRAM1WREN[0]} {SRAM1WREN[1]} {SRAM1WREN[2]} {SRAM1WREN[3]} port APBTARGEXP13PENABLE output.right port CPU0STCLK input.left portBus TARGEXP0HBURST output.right 3 {TARGEXP0HBURST[0]} {TARGEXP0HBURST[1]} {TARGEXP0HBURST[2]} port APBTARGEXP12PWRITE output.right port TIMER0TIMERINT output.right port JTAGNSW output.right port CPU0HTMDHWRITE output.right port APBTARGEXP15PSEL output.right port SRAM3HCLK input.left portBus TARGEXP0HPROT output.right 4 {TARGEXP0HPROT[0]} {TARGEXP0HPROT[1]} {TARGEXP0HPROT[2]} {TARGEXP0HPROT[3]} portBus APBTARGEXP15PPROT output.right 3 {APBTARGEXP15PPROT[0]} {APBTARGEXP15PPROT[1]} {APBTARGEXP15PPROT[2]} portBus TARGEXP0HWUSER output.right 4 {TARGEXP0HWUSER[0]} {TARGEXP0HWUSER[1]} {TARGEXP0HWUSER[2]} {TARGEXP0HWUSER[3]} port INITEXP1EXRESP output.right portBus CPU0AUXFAULT input.left 32 {CPU0AUXFAULT[0]} {CPU0AUXFAULT[1]} {CPU0AUXFAULT[2]} {CPU0AUXFAULT[3]} {CPU0AUXFAULT[4]} {CPU0AUXFAULT[5]} {CPU0AUXFAULT[6]} {CPU0AUXFAULT[7]} {CPU0AUXFAULT[8]} {CPU0AUXFAULT[9]} {CPU0AUXFAULT[10]} {CPU0AUXFAULT[11]} {CPU0AUXFAULT[12]} {CPU0AUXFAULT[13]} {CPU0AUXFAULT[14]} {CPU0AUXFAULT[15]} {CPU0AUXFAULT[16]} {CPU0AUXFAULT[17]} {CPU0AUXFAULT[18]} {CPU0AUXFAULT[19]} {CPU0AUXFAULT[20]} {CPU0AUXFAULT[21]} {CPU0AUXFAULT[22]} {CPU0AUXFAULT[23]} {CPU0AUXFAULT[24]} {CPU0AUXFAULT[25]} {CPU0AUXFAULT[26]} {CPU0AUXFAULT[27]} {CPU0AUXFAULT[28]} {CPU0AUXFAULT[29]} {CPU0AUXFAULT[30]} {CPU0AUXFAULT[31]} portBus APBTARGEXP7PPROT output.right 3 {APBTARGEXP7PPROT[0]} {APBTARGEXP7PPROT[1]} {APBTARGEXP7PPROT[2]} port INITEXP1HAUSER input.left port TIMER0PCLK input.left port APBTARGEXP4PWRITE output.right portBus APBTARGEXP12PPROT output.right 3 {APBTARGEXP12PPROT[0]} {APBTARGEXP12PPROT[1]} {APBTARGEXP12PPROT[2]} port APBTARGEXP11PSLVERR input.left portBus TARGEXP0HSIZE output.right 3 {TARGEXP0HSIZE[0]} {TARGEXP0HSIZE[1]} {TARGEXP0HSIZE[2]} portBus INITEXP1HMASTER input.left 4 {INITEXP1HMASTER[0]} {INITEXP1HMASTER[1]} {INITEXP1HMASTER[2]} {INITEXP1HMASTER[3]} port APBTARGEXP11PENABLE output.right portBus APBTARGEXP4PPROT output.right 3 {APBTARGEXP4PPROT[0]} {APBTARGEXP4PPROT[1]} {APBTARGEXP4PPROT[2]} port TIMER0PRESETn input.left portBus INITEXP1HTRANS input.left 2 {INITEXP1HTRANS[0]} {INITEXP1HTRANS[1]} port APBTARGEXP11PWRITE output.right port TIMER1PCLKG input.left portBus TARGFLASH0HBURST output.right 3 {TARGFLASH0HBURST[0]} {TARGFLASH0HBURST[1]} {TARGFLASH0HBURST[2]} portBus SRAM1WDATA output.right 32 {SRAM1WDATA[0]} {SRAM1WDATA[1]} {SRAM1WDATA[2]} {SRAM1WDATA[3]} {SRAM1WDATA[4]} {SRAM1WDATA[5]} {SRAM1WDATA[6]} {SRAM1WDATA[7]} {SRAM1WDATA[8]} {SRAM1WDATA[9]} {SRAM1WDATA[10]} {SRAM1WDATA[11]} {SRAM1WDATA[12]} {SRAM1WDATA[13]} {SRAM1WDATA[14]} {SRAM1WDATA[15]} {SRAM1WDATA[16]} {SRAM1WDATA[17]} {SRAM1WDATA[18]} {SRAM1WDATA[19]} {SRAM1WDATA[20]} {SRAM1WDATA[21]} {SRAM1WDATA[22]} {SRAM1WDATA[23]} {SRAM1WDATA[24]} {SRAM1WDATA[25]} {SRAM1WDATA[26]} {SRAM1WDATA[27]} {SRAM1WDATA[28]} {SRAM1WDATA[29]} {SRAM1WDATA[30]} {SRAM1WDATA[31]} portBus INITEXP1HRDATA output.right 32 {INITEXP1HRDATA[0]} {INITEXP1HRDATA[1]} {INITEXP1HRDATA[2]} {INITEXP1HRDATA[3]} {INITEXP1HRDATA[4]} {INITEXP1HRDATA[5]} {INITEXP1HRDATA[6]} {INITEXP1HRDATA[7]} {INITEXP1HRDATA[8]} {INITEXP1HRDATA[9]} {INITEXP1HRDATA[10]} {INITEXP1HRDATA[11]} {INITEXP1HRDATA[12]} {INITEXP1HRDATA[13]} {INITEXP1HRDATA[14]} {INITEXP1HRDATA[15]} {INITEXP1HRDATA[16]} {INITEXP1HRDATA[17]} {INITEXP1HRDATA[18]} {INITEXP1HRDATA[19]} {INITEXP1HRDATA[20]} {INITEXP1HRDATA[21]} {INITEXP1HRDATA[22]} {INITEXP1HRDATA[23]} {INITEXP1HRDATA[24]} {INITEXP1HRDATA[25]} {INITEXP1HRDATA[26]} {INITEXP1HRDATA[27]} {INITEXP1HRDATA[28]} {INITEXP1HRDATA[29]} {INITEXP1HRDATA[30]} {INITEXP1HRDATA[31]} portBus TARGFLASH0HMASTER output.right 4 {TARGFLASH0HMASTER[0]} {TARGFLASH0HMASTER[1]} {TARGFLASH0HMASTER[2]} {TARGFLASH0HMASTER[3]} port INITEXP0EXRESP output.right port INITEXP0HAUSER input.left portBus TARGFLASH0HWUSER output.right 4 {TARGFLASH0HWUSER[0]} {TARGFLASH0HWUSER[1]} {TARGFLASH0HWUSER[2]} {TARGFLASH0HWUSER[3]} port APBTARGEXP2PSEL output.right port APBTARGEXP3PWRITE output.right portBus INITEXP0HTRANS input.left 2 {INITEXP0HTRANS[0]} {INITEXP0HTRANS[1]} port APBTARGEXP10PWRITE output.right port CPU0DBGRESTARTED output.right port TARGEXP1EXRESP input.left port SRAM3CS output.right port TARGEXP1HAUSER output.right port APBTARGEXP12PSEL output.right port SRAM0HCLK input.left portBus INITEXP0HRDATA output.right 32 {INITEXP0HRDATA[0]} {INITEXP0HRDATA[1]} {INITEXP0HRDATA[2]} {INITEXP0HRDATA[3]} {INITEXP0HRDATA[4]} {INITEXP0HRDATA[5]} {INITEXP0HRDATA[6]} {INITEXP0HRDATA[7]} {INITEXP0HRDATA[8]} {INITEXP0HRDATA[9]} {INITEXP0HRDATA[10]} {INITEXP0HRDATA[11]} {INITEXP0HRDATA[12]} {INITEXP0HRDATA[13]} {INITEXP0HRDATA[14]} {INITEXP0HRDATA[15]} {INITEXP0HRDATA[16]} {INITEXP0HRDATA[17]} {INITEXP0HRDATA[18]} {INITEXP0HRDATA[19]} {INITEXP0HRDATA[20]} {INITEXP0HRDATA[21]} {INITEXP0HRDATA[22]} {INITEXP0HRDATA[23]} {INITEXP0HRDATA[24]} {INITEXP0HRDATA[25]} {INITEXP0HRDATA[26]} {INITEXP0HRDATA[27]} {INITEXP0HRDATA[28]} {INITEXP0HRDATA[29]} {INITEXP0HRDATA[30]} {INITEXP0HRDATA[31]} portBus TARGEXP1HADDR output.right 32 {TARGEXP1HADDR[0]} {TARGEXP1HADDR[1]} {TARGEXP1HADDR[2]} {TARGEXP1HADDR[3]} {TARGEXP1HADDR[4]} {TARGEXP1HADDR[5]} {TARGEXP1HADDR[6]} {TARGEXP1HADDR[7]} {TARGEXP1HADDR[8]} {TARGEXP1HADDR[9]} {TARGEXP1HADDR[10]} {TARGEXP1HADDR[11]} {TARGEXP1HADDR[12]} {TARGEXP1HADDR[13]} {TARGEXP1HADDR[14]} {TARGEXP1HADDR[15]} {TARGEXP1HADDR[16]} {TARGEXP1HADDR[17]} {TARGEXP1HADDR[18]} {TARGEXP1HADDR[19]} {TARGEXP1HADDR[20]} {TARGEXP1HADDR[21]} {TARGEXP1HADDR[22]} {TARGEXP1HADDR[23]} {TARGEXP1HADDR[24]} {TARGEXP1HADDR[25]} {TARGEXP1HADDR[26]} {TARGEXP1HADDR[27]} {TARGEXP1HADDR[28]} {TARGEXP1HADDR[29]} {TARGEXP1HADDR[30]} {TARGEXP1HADDR[31]} port TDI input.left portBus APBTARGEXP8PADDR output.right 12 {APBTARGEXP8PADDR[0]} {APBTARGEXP8PADDR[1]} {APBTARGEXP8PADDR[2]} {APBTARGEXP8PADDR[3]} {APBTARGEXP8PADDR[4]} {APBTARGEXP8PADDR[5]} {APBTARGEXP8PADDR[6]} {APBTARGEXP8PADDR[7]} {APBTARGEXP8PADDR[8]} {APBTARGEXP8PADDR[9]} {APBTARGEXP8PADDR[10]} {APBTARGEXP8PADDR[11]} portBus SRAM3ADDR output.right 13 {SRAM3ADDR[0]} {SRAM3ADDR[1]} {SRAM3ADDR[2]} {SRAM3ADDR[3]} {SRAM3ADDR[4]} {SRAM3ADDR[5]} {SRAM3ADDR[6]} {SRAM3ADDR[7]} {SRAM3ADDR[8]} {SRAM3ADDR[9]} {SRAM3ADDR[10]} {SRAM3ADDR[11]} {SRAM3ADDR[12]} port APBTARGEXP2PWRITE output.right portBus TARGEXP1HTRANS output.right 2 {TARGEXP1HTRANS[0]} {TARGEXP1HTRANS[1]} portBus APBTARGEXP13PADDR output.right 12 {APBTARGEXP13PADDR[0]} {APBTARGEXP13PADDR[1]} {APBTARGEXP13PADDR[2]} {APBTARGEXP13PADDR[3]} {APBTARGEXP13PADDR[4]} {APBTARGEXP13PADDR[5]} {APBTARGEXP13PADDR[6]} {APBTARGEXP13PADDR[7]} {APBTARGEXP13PADDR[8]} {APBTARGEXP13PADDR[9]} {APBTARGEXP13PADDR[10]} {APBTARGEXP13PADDR[11]} port TIMER0PRIVMODEN input.left portBus APBTARGEXP5PADDR output.right 12 {APBTARGEXP5PADDR[0]} {APBTARGEXP5PADDR[1]} {APBTARGEXP5PADDR[2]} {APBTARGEXP5PADDR[3]} {APBTARGEXP5PADDR[4]} {APBTARGEXP5PADDR[5]} {APBTARGEXP5PADDR[6]} {APBTARGEXP5PADDR[7]} {APBTARGEXP5PADDR[8]} {APBTARGEXP5PADDR[9]} {APBTARGEXP5PADDR[10]} {APBTARGEXP5PADDR[11]} port TDO output.right port TARGEXP0HREADYOUT input.left portBus TARGEXP1HRDATA input.left 32 {TARGEXP1HRDATA[0]} {TARGEXP1HRDATA[1]} {TARGEXP1HRDATA[2]} {TARGEXP1HRDATA[3]} {TARGEXP1HRDATA[4]} {TARGEXP1HRDATA[5]} {TARGEXP1HRDATA[6]} {TARGEXP1HRDATA[7]} {TARGEXP1HRDATA[8]} {TARGEXP1HRDATA[9]} {TARGEXP1HRDATA[10]} {TARGEXP1HRDATA[11]} {TARGEXP1HRDATA[12]} {TARGEXP1HRDATA[13]} {TARGEXP1HRDATA[14]} {TARGEXP1HRDATA[15]} {TARGEXP1HRDATA[16]} {TARGEXP1HRDATA[17]} {TARGEXP1HRDATA[18]} {TARGEXP1HRDATA[19]} {TARGEXP1HRDATA[20]} {TARGEXP1HRDATA[21]} {TARGEXP1HRDATA[22]} {TARGEXP1HRDATA[23]} {TARGEXP1HRDATA[24]} {TARGEXP1HRDATA[25]} {TARGEXP1HRDATA[26]} {TARGEXP1HRDATA[27]} {TARGEXP1HRDATA[28]} {TARGEXP1HRDATA[29]} {TARGEXP1HRDATA[30]} {TARGEXP1HRDATA[31]} port CPU0BIGEND output.right port SRAM0CS output.right port CPU0SYSRESETREQ output.right portBus APBTARGEXP10PADDR output.right 12 {APBTARGEXP10PADDR[0]} {APBTARGEXP10PADDR[1]} {APBTARGEXP10PADDR[2]} {APBTARGEXP10PADDR[3]} {APBTARGEXP10PADDR[4]} {APBTARGEXP10PADDR[5]} {APBTARGEXP10PADDR[6]} {APBTARGEXP10PADDR[7]} {APBTARGEXP10PADDR[8]} {APBTARGEXP10PADDR[9]} {APBTARGEXP10PADDR[10]} {APBTARGEXP10PADDR[11]} port TARGEXP0EXRESP input.left portBus APBTARGEXP9PRDATA input.left 32 {APBTARGEXP9PRDATA[0]} {APBTARGEXP9PRDATA[1]} {APBTARGEXP9PRDATA[2]} {APBTARGEXP9PRDATA[3]} {APBTARGEXP9PRDATA[4]} {APBTARGEXP9PRDATA[5]} {APBTARGEXP9PRDATA[6]} {APBTARGEXP9PRDATA[7]} {APBTARGEXP9PRDATA[8]} {APBTARGEXP9PRDATA[9]} {APBTARGEXP9PRDATA[10]} {APBTARGEXP9PRDATA[11]} {APBTARGEXP9PRDATA[12]} {APBTARGEXP9PRDATA[13]} {APBTARGEXP9PRDATA[14]} {APBTARGEXP9PRDATA[15]} {APBTARGEXP9PRDATA[16]} {APBTARGEXP9PRDATA[17]} {APBTARGEXP9PRDATA[18]} {APBTARGEXP9PRDATA[19]} {APBTARGEXP9PRDATA[20]} {APBTARGEXP9PRDATA[21]} {APBTARGEXP9PRDATA[22]} {APBTARGEXP9PRDATA[23]} {APBTARGEXP9PRDATA[24]} {APBTARGEXP9PRDATA[25]} {APBTARGEXP9PRDATA[26]} {APBTARGEXP9PRDATA[27]} {APBTARGEXP9PRDATA[28]} {APBTARGEXP9PRDATA[29]} {APBTARGEXP9PRDATA[30]} {APBTARGEXP9PRDATA[31]} port TARGEXP0HAUSER output.right portBus APBTARGEXP2PADDR output.right 12 {APBTARGEXP2PADDR[0]} {APBTARGEXP2PADDR[1]} {APBTARGEXP2PADDR[2]} {APBTARGEXP2PADDR[3]} {APBTARGEXP2PADDR[4]} {APBTARGEXP2PADDR[5]} {APBTARGEXP2PADDR[6]} {APBTARGEXP2PADDR[7]} {APBTARGEXP2PADDR[8]} {APBTARGEXP2PADDR[9]} {APBTARGEXP2PADDR[10]} {APBTARGEXP2PADDR[11]} port APBTARGEXP9PSLVERR input.left port APBTARGEXP9PENABLE output.right portBus TARGEXP1MEMATTR output.right 2 {TARGEXP1MEMATTR[0]} {TARGEXP1MEMATTR[1]} portBus TRACEDATA output.right 4 {TRACEDATA[0]} {TRACEDATA[1]} {TRACEDATA[2]} {TRACEDATA[3]} port TARGEXP1EXREQ output.right port TPIUTRACECLKIN input.left portBus TARGEXP0HTRANS output.right 2 {TARGEXP0HTRANS[0]} {TARGEXP0HTRANS[1]} portBus INITEXP1HWDATA input.left 32 {INITEXP1HWDATA[0]} {INITEXP1HWDATA[1]} {INITEXP1HWDATA[2]} {INITEXP1HWDATA[3]} {INITEXP1HWDATA[4]} {INITEXP1HWDATA[5]} {INITEXP1HWDATA[6]} {INITEXP1HWDATA[7]} {INITEXP1HWDATA[8]} {INITEXP1HWDATA[9]} {INITEXP1HWDATA[10]} {INITEXP1HWDATA[11]} {INITEXP1HWDATA[12]} {INITEXP1HWDATA[13]} {INITEXP1HWDATA[14]} {INITEXP1HWDATA[15]} {INITEXP1HWDATA[16]} {INITEXP1HWDATA[17]} {INITEXP1HWDATA[18]} {INITEXP1HWDATA[19]} {INITEXP1HWDATA[20]} {INITEXP1HWDATA[21]} {INITEXP1HWDATA[22]} {INITEXP1HWDATA[23]} {INITEXP1HWDATA[24]} {INITEXP1HWDATA[25]} {INITEXP1HWDATA[26]} {INITEXP1HWDATA[27]} {INITEXP1HWDATA[28]} {INITEXP1HWDATA[29]} {INITEXP1HWDATA[30]} {INITEXP1HWDATA[31]} portBus CPU0HTMDHBURST output.right 3 {CPU0HTMDHBURST[0]} {CPU0HTMDHBURST[1]} {CPU0HTMDHBURST[2]} portBus INITEXP0HPROT input.left 4 {INITEXP0HPROT[0]} {INITEXP0HPROT[1]} {INITEXP0HPROT[2]} {INITEXP0HPROT[3]} portBus APBTARGEXP15PSTRB output.right 4 {APBTARGEXP15PSTRB[0]} {APBTARGEXP15PSTRB[1]} {APBTARGEXP15PSTRB[2]} {APBTARGEXP15PSTRB[3]} portBus TARGEXP0HRDATA input.left 32 {TARGEXP0HRDATA[0]} {TARGEXP0HRDATA[1]} {TARGEXP0HRDATA[2]} {TARGEXP0HRDATA[3]} {TARGEXP0HRDATA[4]} {TARGEXP0HRDATA[5]} {TARGEXP0HRDATA[6]} {TARGEXP0HRDATA[7]} {TARGEXP0HRDATA[8]} {TARGEXP0HRDATA[9]} {TARGEXP0HRDATA[10]} {TARGEXP0HRDATA[11]} {TARGEXP0HRDATA[12]} {TARGEXP0HRDATA[13]} {TARGEXP0HRDATA[14]} {TARGEXP0HRDATA[15]} {TARGEXP0HRDATA[16]} {TARGEXP0HRDATA[17]} {TARGEXP0HRDATA[18]} {TARGEXP0HRDATA[19]} {TARGEXP0HRDATA[20]} {TARGEXP0HRDATA[21]} {TARGEXP0HRDATA[22]} {TARGEXP0HRDATA[23]} {TARGEXP0HRDATA[24]} {TARGEXP0HRDATA[25]} {TARGEXP0HRDATA[26]} {TARGEXP0HRDATA[27]} {TARGEXP0HRDATA[28]} {TARGEXP0HRDATA[29]} {TARGEXP0HRDATA[30]} {TARGEXP0HRDATA[31]} portBus APBTARGEXP7PSTRB output.right 4 {APBTARGEXP7PSTRB[0]} {APBTARGEXP7PSTRB[1]} {APBTARGEXP7PSTRB[2]} {APBTARGEXP7PSTRB[3]} port APBTARGEXP7PSEL output.right portBus APBTARGEXP8PRDATA input.left 32 {APBTARGEXP8PRDATA[0]} {APBTARGEXP8PRDATA[1]} {APBTARGEXP8PRDATA[2]} {APBTARGEXP8PRDATA[3]} {APBTARGEXP8PRDATA[4]} {APBTARGEXP8PRDATA[5]} {APBTARGEXP8PRDATA[6]} {APBTARGEXP8PRDATA[7]} {APBTARGEXP8PRDATA[8]} {APBTARGEXP8PRDATA[9]} {APBTARGEXP8PRDATA[10]} {APBTARGEXP8PRDATA[11]} {APBTARGEXP8PRDATA[12]} {APBTARGEXP8PRDATA[13]} {APBTARGEXP8PRDATA[14]} {APBTARGEXP8PRDATA[15]} {APBTARGEXP8PRDATA[16]} {APBTARGEXP8PRDATA[17]} {APBTARGEXP8PRDATA[18]} {APBTARGEXP8PRDATA[19]} {APBTARGEXP8PRDATA[20]} {APBTARGEXP8PRDATA[21]} {APBTARGEXP8PRDATA[22]} {APBTARGEXP8PRDATA[23]} {APBTARGEXP8PRDATA[24]} {APBTARGEXP8PRDATA[25]} {APBTARGEXP8PRDATA[26]} {APBTARGEXP8PRDATA[27]} {APBTARGEXP8PRDATA[28]} {APBTARGEXP8PRDATA[29]} {APBTARGEXP8PRDATA[30]} {APBTARGEXP8PRDATA[31]} portBus SRAM3WREN output.right 4 {SRAM3WREN[0]} {SRAM3WREN[1]} {SRAM3WREN[2]} {SRAM3WREN[3]} portBus SRAM3RDATA input.left 32 {SRAM3RDATA[0]} {SRAM3RDATA[1]} {SRAM3RDATA[2]} {SRAM3RDATA[3]} {SRAM3RDATA[4]} {SRAM3RDATA[5]} {SRAM3RDATA[6]} {SRAM3RDATA[7]} {SRAM3RDATA[8]} {SRAM3RDATA[9]} {SRAM3RDATA[10]} {SRAM3RDATA[11]} {SRAM3RDATA[12]} {SRAM3RDATA[13]} {SRAM3RDATA[14]} {SRAM3RDATA[15]} {SRAM3RDATA[16]} {SRAM3RDATA[17]} {SRAM3RDATA[18]} {SRAM3RDATA[19]} {SRAM3RDATA[20]} {SRAM3RDATA[21]} {SRAM3RDATA[22]} {SRAM3RDATA[23]} {SRAM3RDATA[24]} {SRAM3RDATA[25]} {SRAM3RDATA[26]} {SRAM3RDATA[27]} {SRAM3RDATA[28]} {SRAM3RDATA[29]} {SRAM3RDATA[30]} {SRAM3RDATA[31]} port APBTARGEXP7PSLVERR input.left port TARGFLASH0EXRESP input.left portBus APBTARGEXP12PSTRB output.right 4 {APBTARGEXP12PSTRB[0]} {APBTARGEXP12PSTRB[1]} {APBTARGEXP12PSTRB[2]} {APBTARGEXP12PSTRB[3]} port APBTARGEXP7PENABLE output.right port TARGFLASH0HAUSER output.right portBus INITEXP0HSIZE input.left 3 {INITEXP0HSIZE[0]} {INITEXP0HSIZE[1]} {INITEXP0HSIZE[2]} port CPU0FIXMASTERTYPE input.left portBus APBTARGEXP4PSTRB output.right 4 {APBTARGEXP4PSTRB[0]} {APBTARGEXP4PSTRB[1]} {APBTARGEXP4PSTRB[2]} {APBTARGEXP4PSTRB[3]} port TIMER1TIMERINT output.right portBus SRAM0ADDR output.right 13 {SRAM0ADDR[0]} {SRAM0ADDR[1]} {SRAM0ADDR[2]} {SRAM0ADDR[3]} {SRAM0ADDR[4]} {SRAM0ADDR[5]} {SRAM0ADDR[6]} {SRAM0ADDR[7]} {SRAM0ADDR[8]} {SRAM0ADDR[9]} {SRAM0ADDR[10]} {SRAM0ADDR[11]} {SRAM0ADDR[12]} portBus TARGFLASH0HADDR output.right 32 {TARGFLASH0HADDR[0]} {TARGFLASH0HADDR[1]} {TARGFLASH0HADDR[2]} {TARGFLASH0HADDR[3]} {TARGFLASH0HADDR[4]} {TARGFLASH0HADDR[5]} {TARGFLASH0HADDR[6]} {TARGFLASH0HADDR[7]} {TARGFLASH0HADDR[8]} {TARGFLASH0HADDR[9]} {TARGFLASH0HADDR[10]} {TARGFLASH0HADDR[11]} {TARGFLASH0HADDR[12]} {TARGFLASH0HADDR[13]} {TARGFLASH0HADDR[14]} {TARGFLASH0HADDR[15]} {TARGFLASH0HADDR[16]} {TARGFLASH0HADDR[17]} {TARGFLASH0HADDR[18]} {TARGFLASH0HADDR[19]} {TARGFLASH0HADDR[20]} {TARGFLASH0HADDR[21]} {TARGFLASH0HADDR[22]} {TARGFLASH0HADDR[23]} {TARGFLASH0HADDR[24]} {TARGFLASH0HADDR[25]} {TARGFLASH0HADDR[26]} {TARGFLASH0HADDR[27]} {TARGFLASH0HADDR[28]} {TARGFLASH0HADDR[29]} {TARGFLASH0HADDR[30]} {TARGFLASH0HADDR[31]} portBus SRAM0RDATA input.left 32 {SRAM0RDATA[0]} {SRAM0RDATA[1]} {SRAM0RDATA[2]} {SRAM0RDATA[3]} {SRAM0RDATA[4]} {SRAM0RDATA[5]} {SRAM0RDATA[6]} {SRAM0RDATA[7]} {SRAM0RDATA[8]} {SRAM0RDATA[9]} {SRAM0RDATA[10]} {SRAM0RDATA[11]} {SRAM0RDATA[12]} {SRAM0RDATA[13]} {SRAM0RDATA[14]} {SRAM0RDATA[15]} {SRAM0RDATA[16]} {SRAM0RDATA[17]} {SRAM0RDATA[18]} {SRAM0RDATA[19]} {SRAM0RDATA[20]} {SRAM0RDATA[21]} {SRAM0RDATA[22]} {SRAM0RDATA[23]} {SRAM0RDATA[24]} {SRAM0RDATA[25]} {SRAM0RDATA[26]} {SRAM0RDATA[27]} {SRAM0RDATA[28]} {SRAM0RDATA[29]} {SRAM0RDATA[30]} {SRAM0RDATA[31]} port INITEXP0HMASTLOCK input.left portBus APBTARGEXP15PRDATA input.left 32 {APBTARGEXP15PRDATA[0]} {APBTARGEXP15PRDATA[1]} {APBTARGEXP15PRDATA[2]} {APBTARGEXP15PRDATA[3]} {APBTARGEXP15PRDATA[4]} {APBTARGEXP15PRDATA[5]} {APBTARGEXP15PRDATA[6]} {APBTARGEXP15PRDATA[7]} {APBTARGEXP15PRDATA[8]} {APBTARGEXP15PRDATA[9]} {APBTARGEXP15PRDATA[10]} {APBTARGEXP15PRDATA[11]} {APBTARGEXP15PRDATA[12]} {APBTARGEXP15PRDATA[13]} {APBTARGEXP15PRDATA[14]} {APBTARGEXP15PRDATA[15]} {APBTARGEXP15PRDATA[16]} {APBTARGEXP15PRDATA[17]} {APBTARGEXP15PRDATA[18]} {APBTARGEXP15PRDATA[19]} {APBTARGEXP15PRDATA[20]} {APBTARGEXP15PRDATA[21]} {APBTARGEXP15PRDATA[22]} {APBTARGEXP15PRDATA[23]} {APBTARGEXP15PRDATA[24]} {APBTARGEXP15PRDATA[25]} {APBTARGEXP15PRDATA[26]} {APBTARGEXP15PRDATA[27]} {APBTARGEXP15PRDATA[28]} {APBTARGEXP15PRDATA[29]} {APBTARGEXP15PRDATA[30]} {APBTARGEXP15PRDATA[31]} portBus INITEXP0HWDATA input.left 32 {INITEXP0HWDATA[0]} {INITEXP0HWDATA[1]} {INITEXP0HWDATA[2]} {INITEXP0HWDATA[3]} {INITEXP0HWDATA[4]} {INITEXP0HWDATA[5]} {INITEXP0HWDATA[6]} {INITEXP0HWDATA[7]} {INITEXP0HWDATA[8]} {INITEXP0HWDATA[9]} {INITEXP0HWDATA[10]} {INITEXP0HWDATA[11]} {INITEXP0HWDATA[12]} {INITEXP0HWDATA[13]} {INITEXP0HWDATA[14]} {INITEXP0HWDATA[15]} {INITEXP0HWDATA[16]} {INITEXP0HWDATA[17]} {INITEXP0HWDATA[18]} {INITEXP0HWDATA[19]} {INITEXP0HWDATA[20]} {INITEXP0HWDATA[21]} {INITEXP0HWDATA[22]} {INITEXP0HWDATA[23]} {INITEXP0HWDATA[24]} {INITEXP0HWDATA[25]} {INITEXP0HWDATA[26]} {INITEXP0HWDATA[27]} {INITEXP0HWDATA[28]} {INITEXP0HWDATA[29]} {INITEXP0HWDATA[30]} {INITEXP0HWDATA[31]} portBus TARGFLASH0HTRANS output.right 2 {TARGFLASH0HTRANS[0]} {TARGFLASH0HTRANS[1]} portBus INITEXP1MEMATTR input.left 2 {INITEXP1MEMATTR[0]} {INITEXP1MEMATTR[1]} port CPU0RXEV input.left port CPU0ISOLATEn input.left portBus TARGFLASH0HRDATA input.left 32 {TARGFLASH0HRDATA[0]} {TARGFLASH0HRDATA[1]} {TARGFLASH0HRDATA[2]} {TARGFLASH0HRDATA[3]} {TARGFLASH0HRDATA[4]} {TARGFLASH0HRDATA[5]} {TARGFLASH0HRDATA[6]} {TARGFLASH0HRDATA[7]} {TARGFLASH0HRDATA[8]} {TARGFLASH0HRDATA[9]} {TARGFLASH0HRDATA[10]} {TARGFLASH0HRDATA[11]} {TARGFLASH0HRDATA[12]} {TARGFLASH0HRDATA[13]} {TARGFLASH0HRDATA[14]} {TARGFLASH0HRDATA[15]} {TARGFLASH0HRDATA[16]} {TARGFLASH0HRDATA[17]} {TARGFLASH0HRDATA[18]} {TARGFLASH0HRDATA[19]} {TARGFLASH0HRDATA[20]} {TARGFLASH0HRDATA[21]} {TARGFLASH0HRDATA[22]} {TARGFLASH0HRDATA[23]} {TARGFLASH0HRDATA[24]} {TARGFLASH0HRDATA[25]} {TARGFLASH0HRDATA[26]} {TARGFLASH0HRDATA[27]} {TARGFLASH0HRDATA[28]} {TARGFLASH0HRDATA[29]} {TARGFLASH0HRDATA[30]} {TARGFLASH0HRDATA[31]} portBus APBTARGEXP7PRDATA input.left 32 {APBTARGEXP7PRDATA[0]} {APBTARGEXP7PRDATA[1]} {APBTARGEXP7PRDATA[2]} {APBTARGEXP7PRDATA[3]} {APBTARGEXP7PRDATA[4]} {APBTARGEXP7PRDATA[5]} {APBTARGEXP7PRDATA[6]} {APBTARGEXP7PRDATA[7]} {APBTARGEXP7PRDATA[8]} {APBTARGEXP7PRDATA[9]} {APBTARGEXP7PRDATA[10]} {APBTARGEXP7PRDATA[11]} {APBTARGEXP7PRDATA[12]} {APBTARGEXP7PRDATA[13]} {APBTARGEXP7PRDATA[14]} {APBTARGEXP7PRDATA[15]} {APBTARGEXP7PRDATA[16]} {APBTARGEXP7PRDATA[17]} {APBTARGEXP7PRDATA[18]} {APBTARGEXP7PRDATA[19]} {APBTARGEXP7PRDATA[20]} {APBTARGEXP7PRDATA[21]} {APBTARGEXP7PRDATA[22]} {APBTARGEXP7PRDATA[23]} {APBTARGEXP7PRDATA[24]} {APBTARGEXP7PRDATA[25]} {APBTARGEXP7PRDATA[26]} {APBTARGEXP7PRDATA[27]} {APBTARGEXP7PRDATA[28]} {APBTARGEXP7PRDATA[29]} {APBTARGEXP7PRDATA[30]} {APBTARGEXP7PRDATA[31]} port TARGEXP0HMASTLOCK output.right port APBTARGEXP5PSLVERR input.left port CPU0DBGRESTART input.left port APBTARGEXP5PENABLE output.right portBus TARGEXP1HWDATA output.right 32 {TARGEXP1HWDATA[0]} {TARGEXP1HWDATA[1]} {TARGEXP1HWDATA[2]} {TARGEXP1HWDATA[3]} {TARGEXP1HWDATA[4]} {TARGEXP1HWDATA[5]} {TARGEXP1HWDATA[6]} {TARGEXP1HWDATA[7]} {TARGEXP1HWDATA[8]} {TARGEXP1HWDATA[9]} {TARGEXP1HWDATA[10]} {TARGEXP1HWDATA[11]} {TARGEXP1HWDATA[12]} {TARGEXP1HWDATA[13]} {TARGEXP1HWDATA[14]} {TARGEXP1HWDATA[15]} {TARGEXP1HWDATA[16]} {TARGEXP1HWDATA[17]} {TARGEXP1HWDATA[18]} {TARGEXP1HWDATA[19]} {TARGEXP1HWDATA[20]} {TARGEXP1HWDATA[21]} {TARGEXP1HWDATA[22]} {TARGEXP1HWDATA[23]} {TARGEXP1HWDATA[24]} {TARGEXP1HWDATA[25]} {TARGEXP1HWDATA[26]} {TARGEXP1HWDATA[27]} {TARGEXP1HWDATA[28]} {TARGEXP1HWDATA[29]} {TARGEXP1HWDATA[30]} {TARGEXP1HWDATA[31]} portBus TARGFLASH0MEMATTR output.right 2 {TARGFLASH0MEMATTR[0]} {TARGFLASH0MEMATTR[1]} portBus APBTARGEXP14PRDATA input.left 32 {APBTARGEXP14PRDATA[0]} {APBTARGEXP14PRDATA[1]} {APBTARGEXP14PRDATA[2]} {APBTARGEXP14PRDATA[3]} {APBTARGEXP14PRDATA[4]} {APBTARGEXP14PRDATA[5]} {APBTARGEXP14PRDATA[6]} {APBTARGEXP14PRDATA[7]} {APBTARGEXP14PRDATA[8]} {APBTARGEXP14PRDATA[9]} {APBTARGEXP14PRDATA[10]} {APBTARGEXP14PRDATA[11]} {APBTARGEXP14PRDATA[12]} {APBTARGEXP14PRDATA[13]} {APBTARGEXP14PRDATA[14]} {APBTARGEXP14PRDATA[15]} {APBTARGEXP14PRDATA[16]} {APBTARGEXP14PRDATA[17]} {APBTARGEXP14PRDATA[18]} {APBTARGEXP14PRDATA[19]} {APBTARGEXP14PRDATA[20]} {APBTARGEXP14PRDATA[21]} {APBTARGEXP14PRDATA[22]} {APBTARGEXP14PRDATA[23]} {APBTARGEXP14PRDATA[24]} {APBTARGEXP14PRDATA[25]} {APBTARGEXP14PRDATA[26]} {APBTARGEXP14PRDATA[27]} {APBTARGEXP14PRDATA[28]} {APBTARGEXP14PRDATA[29]} {APBTARGEXP14PRDATA[30]} {APBTARGEXP14PRDATA[31]} port CPU0DBGEN input.left port TIMER0PCLKQACTIVE output.right portBus APBTARGEXP9PWDATA output.right 32 {APBTARGEXP9PWDATA[0]} {APBTARGEXP9PWDATA[1]} {APBTARGEXP9PWDATA[2]} {APBTARGEXP9PWDATA[3]} {APBTARGEXP9PWDATA[4]} {APBTARGEXP9PWDATA[5]} {APBTARGEXP9PWDATA[6]} {APBTARGEXP9PWDATA[7]} {APBTARGEXP9PWDATA[8]} {APBTARGEXP9PWDATA[9]} {APBTARGEXP9PWDATA[10]} {APBTARGEXP9PWDATA[11]} {APBTARGEXP9PWDATA[12]} {APBTARGEXP9PWDATA[13]} {APBTARGEXP9PWDATA[14]} {APBTARGEXP9PWDATA[15]} {APBTARGEXP9PWDATA[16]} {APBTARGEXP9PWDATA[17]} {APBTARGEXP9PWDATA[18]} {APBTARGEXP9PWDATA[19]} {APBTARGEXP9PWDATA[20]} {APBTARGEXP9PWDATA[21]} {APBTARGEXP9PWDATA[22]} {APBTARGEXP9PWDATA[23]} {APBTARGEXP9PWDATA[24]} {APBTARGEXP9PWDATA[25]} {APBTARGEXP9PWDATA[26]} {APBTARGEXP9PWDATA[27]} {APBTARGEXP9PWDATA[28]} {APBTARGEXP9PWDATA[29]} {APBTARGEXP9PWDATA[30]} {APBTARGEXP9PWDATA[31]} port TARGFLASH0EXREQ output.right port AHB2APBHCLK input.left portBus APBTARGEXP9PPROT output.right 3 {APBTARGEXP9PPROT[0]} {APBTARGEXP9PPROT[1]} {APBTARGEXP9PPROT[2]} portBus INITEXP1HADDR input.left 32 {INITEXP1HADDR[0]} {INITEXP1HADDR[1]} {INITEXP1HADDR[2]} {INITEXP1HADDR[3]} {INITEXP1HADDR[4]} {INITEXP1HADDR[5]} {INITEXP1HADDR[6]} {INITEXP1HADDR[7]} {INITEXP1HADDR[8]} {INITEXP1HADDR[9]} {INITEXP1HADDR[10]} {INITEXP1HADDR[11]} {INITEXP1HADDR[12]} {INITEXP1HADDR[13]} {INITEXP1HADDR[14]} {INITEXP1HADDR[15]} {INITEXP1HADDR[16]} {INITEXP1HADDR[17]} {INITEXP1HADDR[18]} {INITEXP1HADDR[19]} {INITEXP1HADDR[20]} {INITEXP1HADDR[21]} {INITEXP1HADDR[22]} {INITEXP1HADDR[23]} {INITEXP1HADDR[24]} {INITEXP1HADDR[25]} {INITEXP1HADDR[26]} {INITEXP1HADDR[27]} {INITEXP1HADDR[28]} {INITEXP1HADDR[29]} {INITEXP1HADDR[30]} {INITEXP1HADDR[31]} port CPU0LOCKUP output.right port APBTARGEXP4PSEL output.right portBus SRAM0WREN output.right 4 {SRAM0WREN[0]} {SRAM0WREN[1]} {SRAM0WREN[2]} {SRAM0WREN[3]} port APBTARGEXP3PSLVERR input.left portBus APBTARGEXP14PPROT output.right 3 {APBTARGEXP14PPROT[0]} {APBTARGEXP14PPROT[1]} {APBTARGEXP14PPROT[2]} port APBTARGEXP3PENABLE output.right portBus APBTARGEXP6PRDATA input.left 32 {APBTARGEXP6PRDATA[0]} {APBTARGEXP6PRDATA[1]} {APBTARGEXP6PRDATA[2]} {APBTARGEXP6PRDATA[3]} {APBTARGEXP6PRDATA[4]} {APBTARGEXP6PRDATA[5]} {APBTARGEXP6PRDATA[6]} {APBTARGEXP6PRDATA[7]} {APBTARGEXP6PRDATA[8]} {APBTARGEXP6PRDATA[9]} {APBTARGEXP6PRDATA[10]} {APBTARGEXP6PRDATA[11]} {APBTARGEXP6PRDATA[12]} {APBTARGEXP6PRDATA[13]} {APBTARGEXP6PRDATA[14]} {APBTARGEXP6PRDATA[15]} {APBTARGEXP6PRDATA[16]} {APBTARGEXP6PRDATA[17]} {APBTARGEXP6PRDATA[18]} {APBTARGEXP6PRDATA[19]} {APBTARGEXP6PRDATA[20]} {APBTARGEXP6PRDATA[21]} {APBTARGEXP6PRDATA[22]} {APBTARGEXP6PRDATA[23]} {APBTARGEXP6PRDATA[24]} {APBTARGEXP6PRDATA[25]} {APBTARGEXP6PRDATA[26]} {APBTARGEXP6PRDATA[27]} {APBTARGEXP6PRDATA[28]} {APBTARGEXP6PRDATA[29]} {APBTARGEXP6PRDATA[30]} {APBTARGEXP6PRDATA[31]} portBus APBTARGEXP6PPROT output.right 3 {APBTARGEXP6PPROT[0]} {APBTARGEXP6PPROT[1]} {APBTARGEXP6PPROT[2]} port CPU0HCLK input.left port MTXHCLK input.left portBus TARGEXP0HWDATA output.right 32 {TARGEXP0HWDATA[0]} {TARGEXP0HWDATA[1]} {TARGEXP0HWDATA[2]} {TARGEXP0HWDATA[3]} {TARGEXP0HWDATA[4]} {TARGEXP0HWDATA[5]} {TARGEXP0HWDATA[6]} {TARGEXP0HWDATA[7]} {TARGEXP0HWDATA[8]} {TARGEXP0HWDATA[9]} {TARGEXP0HWDATA[10]} {TARGEXP0HWDATA[11]} {TARGEXP0HWDATA[12]} {TARGEXP0HWDATA[13]} {TARGEXP0HWDATA[14]} {TARGEXP0HWDATA[15]} {TARGEXP0HWDATA[16]} {TARGEXP0HWDATA[17]} {TARGEXP0HWDATA[18]} {TARGEXP0HWDATA[19]} {TARGEXP0HWDATA[20]} {TARGEXP0HWDATA[21]} {TARGEXP0HWDATA[22]} {TARGEXP0HWDATA[23]} {TARGEXP0HWDATA[24]} {TARGEXP0HWDATA[25]} {TARGEXP0HWDATA[26]} {TARGEXP0HWDATA[27]} {TARGEXP0HWDATA[28]} {TARGEXP0HWDATA[29]} {TARGEXP0HWDATA[30]} {TARGEXP0HWDATA[31]} portBus APBTARGEXP11PPROT output.right 3 {APBTARGEXP11PPROT[0]} {APBTARGEXP11PPROT[1]} {APBTARGEXP11PPROT[2]} portBus APBTARGEXP13PRDATA input.left 32 {APBTARGEXP13PRDATA[0]} {APBTARGEXP13PRDATA[1]} {APBTARGEXP13PRDATA[2]} {APBTARGEXP13PRDATA[3]} {APBTARGEXP13PRDATA[4]} {APBTARGEXP13PRDATA[5]} {APBTARGEXP13PRDATA[6]} {APBTARGEXP13PRDATA[7]} {APBTARGEXP13PRDATA[8]} {APBTARGEXP13PRDATA[9]} {APBTARGEXP13PRDATA[10]} {APBTARGEXP13PRDATA[11]} {APBTARGEXP13PRDATA[12]} {APBTARGEXP13PRDATA[13]} {APBTARGEXP13PRDATA[14]} {APBTARGEXP13PRDATA[15]} {APBTARGEXP13PRDATA[16]} {APBTARGEXP13PRDATA[17]} {APBTARGEXP13PRDATA[18]} {APBTARGEXP13PRDATA[19]} {APBTARGEXP13PRDATA[20]} {APBTARGEXP13PRDATA[21]} {APBTARGEXP13PRDATA[22]} {APBTARGEXP13PRDATA[23]} {APBTARGEXP13PRDATA[24]} {APBTARGEXP13PRDATA[25]} {APBTARGEXP13PRDATA[26]} {APBTARGEXP13PRDATA[27]} {APBTARGEXP13PRDATA[28]} {APBTARGEXP13PRDATA[29]} {APBTARGEXP13PRDATA[30]} {APBTARGEXP13PRDATA[31]} port TARGEXP1HRESP input.left portBus APBTARGEXP3PPROT output.right 3 {APBTARGEXP3PPROT[0]} {APBTARGEXP3PPROT[1]} {APBTARGEXP3PPROT[2]} port APBTARGEXP14PSEL output.right portBus APBTARGEXP8PWDATA output.right 32 {APBTARGEXP8PWDATA[0]} {APBTARGEXP8PWDATA[1]} {APBTARGEXP8PWDATA[2]} {APBTARGEXP8PWDATA[3]} {APBTARGEXP8PWDATA[4]} {APBTARGEXP8PWDATA[5]} {APBTARGEXP8PWDATA[6]} {APBTARGEXP8PWDATA[7]} {APBTARGEXP8PWDATA[8]} {APBTARGEXP8PWDATA[9]} {APBTARGEXP8PWDATA[10]} {APBTARGEXP8PWDATA[11]} {APBTARGEXP8PWDATA[12]} {APBTARGEXP8PWDATA[13]} {APBTARGEXP8PWDATA[14]} {APBTARGEXP8PWDATA[15]} {APBTARGEXP8PWDATA[16]} {APBTARGEXP8PWDATA[17]} {APBTARGEXP8PWDATA[18]} {APBTARGEXP8PWDATA[19]} {APBTARGEXP8PWDATA[20]} {APBTARGEXP8PWDATA[21]} {APBTARGEXP8PWDATA[22]} {APBTARGEXP8PWDATA[23]} {APBTARGEXP8PWDATA[24]} {APBTARGEXP8PWDATA[25]} {APBTARGEXP8PWDATA[26]} {APBTARGEXP8PWDATA[27]} {APBTARGEXP8PWDATA[28]} {APBTARGEXP8PWDATA[29]} {APBTARGEXP8PWDATA[30]} {APBTARGEXP8PWDATA[31]} portBus SRAM3WDATA output.right 32 {SRAM3WDATA[0]} {SRAM3WDATA[1]} {SRAM3WDATA[2]} {SRAM3WDATA[3]} {SRAM3WDATA[4]} {SRAM3WDATA[5]} {SRAM3WDATA[6]} {SRAM3WDATA[7]} {SRAM3WDATA[8]} {SRAM3WDATA[9]} {SRAM3WDATA[10]} {SRAM3WDATA[11]} {SRAM3WDATA[12]} {SRAM3WDATA[13]} {SRAM3WDATA[14]} {SRAM3WDATA[15]} {SRAM3WDATA[16]} {SRAM3WDATA[17]} {SRAM3WDATA[18]} {SRAM3WDATA[19]} {SRAM3WDATA[20]} {SRAM3WDATA[21]} {SRAM3WDATA[22]} {SRAM3WDATA[23]} {SRAM3WDATA[24]} {SRAM3WDATA[25]} {SRAM3WDATA[26]} {SRAM3WDATA[27]} {SRAM3WDATA[28]} {SRAM3WDATA[29]} {SRAM3WDATA[30]} {SRAM3WDATA[31]} port SRAM2HCLK input.left portBus CPU0HTMDHADDR output.right 32 {CPU0HTMDHADDR[0]} {CPU0HTMDHADDR[1]} {CPU0HTMDHADDR[2]} {CPU0HTMDHADDR[3]} {CPU0HTMDHADDR[4]} {CPU0HTMDHADDR[5]} {CPU0HTMDHADDR[6]} {CPU0HTMDHADDR[7]} {CPU0HTMDHADDR[8]} {CPU0HTMDHADDR[9]} {CPU0HTMDHADDR[10]} {CPU0HTMDHADDR[11]} {CPU0HTMDHADDR[12]} {CPU0HTMDHADDR[13]} {CPU0HTMDHADDR[14]} {CPU0HTMDHADDR[15]} {CPU0HTMDHADDR[16]} {CPU0HTMDHADDR[17]} {CPU0HTMDHADDR[18]} {CPU0HTMDHADDR[19]} {CPU0HTMDHADDR[20]} {CPU0HTMDHADDR[21]} {CPU0HTMDHADDR[22]} {CPU0HTMDHADDR[23]} {CPU0HTMDHADDR[24]} {CPU0HTMDHADDR[25]} {CPU0HTMDHADDR[26]} {CPU0HTMDHADDR[27]} {CPU0HTMDHADDR[28]} {CPU0HTMDHADDR[29]} {CPU0HTMDHADDR[30]} {CPU0HTMDHADDR[31]} port TIMER0PCLKG input.left portBus SRAM0WDATA output.right 32 {SRAM0WDATA[0]} {SRAM0WDATA[1]} {SRAM0WDATA[2]} {SRAM0WDATA[3]} {SRAM0WDATA[4]} {SRAM0WDATA[5]} {SRAM0WDATA[6]} {SRAM0WDATA[7]} {SRAM0WDATA[8]} {SRAM0WDATA[9]} {SRAM0WDATA[10]} {SRAM0WDATA[11]} {SRAM0WDATA[12]} {SRAM0WDATA[13]} {SRAM0WDATA[14]} {SRAM0WDATA[15]} {SRAM0WDATA[16]} {SRAM0WDATA[17]} {SRAM0WDATA[18]} {SRAM0WDATA[19]} {SRAM0WDATA[20]} {SRAM0WDATA[21]} {SRAM0WDATA[22]} {SRAM0WDATA[23]} {SRAM0WDATA[24]} {SRAM0WDATA[25]} {SRAM0WDATA[26]} {SRAM0WDATA[27]} {SRAM0WDATA[28]} {SRAM0WDATA[29]} {SRAM0WDATA[30]} {SRAM0WDATA[31]} port CPU0CDBGPWRUPACK input.left portBus APBTARGEXP15PWDATA output.right 32 {APBTARGEXP15PWDATA[0]} {APBTARGEXP15PWDATA[1]} {APBTARGEXP15PWDATA[2]} {APBTARGEXP15PWDATA[3]} {APBTARGEXP15PWDATA[4]} {APBTARGEXP15PWDATA[5]} {APBTARGEXP15PWDATA[6]} {APBTARGEXP15PWDATA[7]} {APBTARGEXP15PWDATA[8]} {APBTARGEXP15PWDATA[9]} {APBTARGEXP15PWDATA[10]} {APBTARGEXP15PWDATA[11]} {APBTARGEXP15PWDATA[12]} {APBTARGEXP15PWDATA[13]} {APBTARGEXP15PWDATA[14]} {APBTARGEXP15PWDATA[15]} {APBTARGEXP15PWDATA[16]} {APBTARGEXP15PWDATA[17]} {APBTARGEXP15PWDATA[18]} {APBTARGEXP15PWDATA[19]} {APBTARGEXP15PWDATA[20]} {APBTARGEXP15PWDATA[21]} {APBTARGEXP15PWDATA[22]} {APBTARGEXP15PWDATA[23]} {APBTARGEXP15PWDATA[24]} {APBTARGEXP15PWDATA[25]} {APBTARGEXP15PWDATA[26]} {APBTARGEXP15PWDATA[27]} {APBTARGEXP15PWDATA[28]} {APBTARGEXP15PWDATA[29]} {APBTARGEXP15PWDATA[30]} {APBTARGEXP15PWDATA[31]} port INITEXP1EXREQ input.left portBus APBTARGEXP5PRDATA input.left 32 {APBTARGEXP5PRDATA[0]} {APBTARGEXP5PRDATA[1]} {APBTARGEXP5PRDATA[2]} {APBTARGEXP5PRDATA[3]} {APBTARGEXP5PRDATA[4]} {APBTARGEXP5PRDATA[5]} {APBTARGEXP5PRDATA[6]} {APBTARGEXP5PRDATA[7]} {APBTARGEXP5PRDATA[8]} {APBTARGEXP5PRDATA[9]} {APBTARGEXP5PRDATA[10]} {APBTARGEXP5PRDATA[11]} {APBTARGEXP5PRDATA[12]} {APBTARGEXP5PRDATA[13]} {APBTARGEXP5PRDATA[14]} {APBTARGEXP5PRDATA[15]} {APBTARGEXP5PRDATA[16]} {APBTARGEXP5PRDATA[17]} {APBTARGEXP5PRDATA[18]} {APBTARGEXP5PRDATA[19]} {APBTARGEXP5PRDATA[20]} {APBTARGEXP5PRDATA[21]} {APBTARGEXP5PRDATA[22]} {APBTARGEXP5PRDATA[23]} {APBTARGEXP5PRDATA[24]} {APBTARGEXP5PRDATA[25]} {APBTARGEXP5PRDATA[26]} {APBTARGEXP5PRDATA[27]} {APBTARGEXP5PRDATA[28]} {APBTARGEXP5PRDATA[29]} {APBTARGEXP5PRDATA[30]} {APBTARGEXP5PRDATA[31]} port TARGEXP1HSEL output.right port TIMER1PCLKQACTIVE output.right port TIMER1EXTIN input.left portBus CPU0HTMDHTRANS output.right 2 {CPU0HTMDHTRANS[0]} {CPU0HTMDHTRANS[1]} portBus APBTARGEXP12PRDATA input.left 32 {APBTARGEXP12PRDATA[0]} {APBTARGEXP12PRDATA[1]} {APBTARGEXP12PRDATA[2]} {APBTARGEXP12PRDATA[3]} {APBTARGEXP12PRDATA[4]} {APBTARGEXP12PRDATA[5]} {APBTARGEXP12PRDATA[6]} {APBTARGEXP12PRDATA[7]} {APBTARGEXP12PRDATA[8]} {APBTARGEXP12PRDATA[9]} {APBTARGEXP12PRDATA[10]} {APBTARGEXP12PRDATA[11]} {APBTARGEXP12PRDATA[12]} {APBTARGEXP12PRDATA[13]} {APBTARGEXP12PRDATA[14]} {APBTARGEXP12PRDATA[15]} {APBTARGEXP12PRDATA[16]} {APBTARGEXP12PRDATA[17]} {APBTARGEXP12PRDATA[18]} {APBTARGEXP12PRDATA[19]} {APBTARGEXP12PRDATA[20]} {APBTARGEXP12PRDATA[21]} {APBTARGEXP12PRDATA[22]} {APBTARGEXP12PRDATA[23]} {APBTARGEXP12PRDATA[24]} {APBTARGEXP12PRDATA[25]} {APBTARGEXP12PRDATA[26]} {APBTARGEXP12PRDATA[27]} {APBTARGEXP12PRDATA[28]} {APBTARGEXP12PRDATA[29]} {APBTARGEXP12PRDATA[30]} {APBTARGEXP12PRDATA[31]} portBus TARGFLASH0HWDATA output.right 32 {TARGFLASH0HWDATA[0]} {TARGFLASH0HWDATA[1]} {TARGFLASH0HWDATA[2]} {TARGFLASH0HWDATA[3]} {TARGFLASH0HWDATA[4]} {TARGFLASH0HWDATA[5]} {TARGFLASH0HWDATA[6]} {TARGFLASH0HWDATA[7]} {TARGFLASH0HWDATA[8]} {TARGFLASH0HWDATA[9]} {TARGFLASH0HWDATA[10]} {TARGFLASH0HWDATA[11]} {TARGFLASH0HWDATA[12]} {TARGFLASH0HWDATA[13]} {TARGFLASH0HWDATA[14]} {TARGFLASH0HWDATA[15]} {TARGFLASH0HWDATA[16]} {TARGFLASH0HWDATA[17]} {TARGFLASH0HWDATA[18]} {TARGFLASH0HWDATA[19]} {TARGFLASH0HWDATA[20]} {TARGFLASH0HWDATA[21]} {TARGFLASH0HWDATA[22]} {TARGFLASH0HWDATA[23]} {TARGFLASH0HWDATA[24]} {TARGFLASH0HWDATA[25]} {TARGFLASH0HWDATA[26]} {TARGFLASH0HWDATA[27]} {TARGFLASH0HWDATA[28]} {TARGFLASH0HWDATA[29]} {TARGFLASH0HWDATA[30]} {TARGFLASH0HWDATA[31]} port CPU0WICENREQ input.left port CPU0MPUDISABLE input.left portBus APBTARGEXP7PWDATA output.right 32 {APBTARGEXP7PWDATA[0]} {APBTARGEXP7PWDATA[1]} {APBTARGEXP7PWDATA[2]} {APBTARGEXP7PWDATA[3]} {APBTARGEXP7PWDATA[4]} {APBTARGEXP7PWDATA[5]} {APBTARGEXP7PWDATA[6]} {APBTARGEXP7PWDATA[7]} {APBTARGEXP7PWDATA[8]} {APBTARGEXP7PWDATA[9]} {APBTARGEXP7PWDATA[10]} {APBTARGEXP7PWDATA[11]} {APBTARGEXP7PWDATA[12]} {APBTARGEXP7PWDATA[13]} {APBTARGEXP7PWDATA[14]} {APBTARGEXP7PWDATA[15]} {APBTARGEXP7PWDATA[16]} {APBTARGEXP7PWDATA[17]} {APBTARGEXP7PWDATA[18]} {APBTARGEXP7PWDATA[19]} {APBTARGEXP7PWDATA[20]} {APBTARGEXP7PWDATA[21]} {APBTARGEXP7PWDATA[22]} {APBTARGEXP7PWDATA[23]} {APBTARGEXP7PWDATA[24]} {APBTARGEXP7PWDATA[25]} {APBTARGEXP7PWDATA[26]} {APBTARGEXP7PWDATA[27]} {APBTARGEXP7PWDATA[28]} {APBTARGEXP7PWDATA[29]} {APBTARGEXP7PWDATA[30]} {APBTARGEXP7PWDATA[31]} port TIMER1PRIVMODEN input.left port INITEXP1HSEL input.left port CPU0SLEEPDEEP output.right port INITEXP1HREADY output.right port CPU0PORESETn input.left portBus CPU0INTISR input.left 240 {CPU0INTISR[0]} {CPU0INTISR[1]} {CPU0INTISR[2]} {CPU0INTISR[3]} {CPU0INTISR[4]} {CPU0INTISR[5]} {CPU0INTISR[6]} {CPU0INTISR[7]} {CPU0INTISR[8]} {CPU0INTISR[9]} {CPU0INTISR[10]} {CPU0INTISR[11]} {CPU0INTISR[12]} {CPU0INTISR[13]} {CPU0INTISR[14]} {CPU0INTISR[15]} {CPU0INTISR[16]} {CPU0INTISR[17]} {CPU0INTISR[18]} {CPU0INTISR[19]} {CPU0INTISR[20]} {CPU0INTISR[21]} {CPU0INTISR[22]} {CPU0INTISR[23]} {CPU0INTISR[24]} {CPU0INTISR[25]} {CPU0INTISR[26]} {CPU0INTISR[27]} {CPU0INTISR[28]} {CPU0INTISR[29]} {CPU0INTISR[30]} {CPU0INTISR[31]} {CPU0INTISR[32]} {CPU0INTISR[33]} {CPU0INTISR[34]} {CPU0INTISR[35]} {CPU0INTISR[36]} {CPU0INTISR[37]} {CPU0INTISR[38]} {CPU0INTISR[39]} {CPU0INTISR[40]} {CPU0INTISR[41]} {CPU0INTISR[42]} {CPU0INTISR[43]} {CPU0INTISR[44]} {CPU0INTISR[45]} {CPU0INTISR[46]} {CPU0INTISR[47]} {CPU0INTISR[48]} {CPU0INTISR[49]} {CPU0INTISR[50]} {CPU0INTISR[51]} {CPU0INTISR[52]} {CPU0INTISR[53]} {CPU0INTISR[54]} {CPU0INTISR[55]} {CPU0INTISR[56]} {CPU0INTISR[57]} {CPU0INTISR[58]} {CPU0INTISR[59]} {CPU0INTISR[60]} {CPU0INTISR[61]} {CPU0INTISR[62]} {CPU0INTISR[63]} {CPU0INTISR[64]} {CPU0INTISR[65]} {CPU0INTISR[66]} {CPU0INTISR[67]} {CPU0INTISR[68]} {CPU0INTISR[69]} {CPU0INTISR[70]} {CPU0INTISR[71]} {CPU0INTISR[72]} {CPU0INTISR[73]} {CPU0INTISR[74]} {CPU0INTISR[75]} {CPU0INTISR[76]} {CPU0INTISR[77]} {CPU0INTISR[78]} {CPU0INTISR[79]} {CPU0INTISR[80]} {CPU0INTISR[81]} {CPU0INTISR[82]} {CPU0INTISR[83]} {CPU0INTISR[84]} {CPU0INTISR[85]} {CPU0INTISR[86]} {CPU0INTISR[87]} {CPU0INTISR[88]} {CPU0INTISR[89]} {CPU0INTISR[90]} {CPU0INTISR[91]} {CPU0INTISR[92]} {CPU0INTISR[93]} {CPU0INTISR[94]} {CPU0INTISR[95]} {CPU0INTISR[96]} {CPU0INTISR[97]} {CPU0INTISR[98]} {CPU0INTISR[99]} {CPU0INTISR[100]} {CPU0INTISR[101]} {CPU0INTISR[102]} {CPU0INTISR[103]} {CPU0INTISR[104]} {CPU0INTISR[105]} {CPU0INTISR[106]} {CPU0INTISR[107]} {CPU0INTISR[108]} {CPU0INTISR[109]} {CPU0INTISR[110]} {CPU0INTISR[111]} {CPU0INTISR[112]} {CPU0INTISR[113]} {CPU0INTISR[114]} {CPU0INTISR[115]} {CPU0INTISR[116]} {CPU0INTISR[117]} {CPU0INTISR[118]} {CPU0INTISR[119]} {CPU0INTISR[120]} {CPU0INTISR[121]} {CPU0INTISR[122]} {CPU0INTISR[123]} {CPU0INTISR[124]} {CPU0INTISR[125]} {CPU0INTISR[126]} {CPU0INTISR[127]} {CPU0INTISR[128]} {CPU0INTISR[129]} {CPU0INTISR[130]} {CPU0INTISR[131]} {CPU0INTISR[132]} {CPU0INTISR[133]} {CPU0INTISR[134]} {CPU0INTISR[135]} {CPU0INTISR[136]} {CPU0INTISR[137]} {CPU0INTISR[138]} {CPU0INTISR[139]} {CPU0INTISR[140]} {CPU0INTISR[141]} {CPU0INTISR[142]} {CPU0INTISR[143]} {CPU0INTISR[144]} {CPU0INTISR[145]} {CPU0INTISR[146]} {CPU0INTISR[147]} {CPU0INTISR[148]} {CPU0INTISR[149]} {CPU0INTISR[150]} {CPU0INTISR[151]} {CPU0INTISR[152]} {CPU0INTISR[153]} {CPU0INTISR[154]} {CPU0INTISR[155]} {CPU0INTISR[156]} {CPU0INTISR[157]} {CPU0INTISR[158]} {CPU0INTISR[159]} {CPU0INTISR[160]} {CPU0INTISR[161]} {CPU0INTISR[162]} {CPU0INTISR[163]} {CPU0INTISR[164]} {CPU0INTISR[165]} {CPU0INTISR[166]} {CPU0INTISR[167]} {CPU0INTISR[168]} {CPU0INTISR[169]} {CPU0INTISR[170]} {CPU0INTISR[171]} {CPU0INTISR[172]} {CPU0INTISR[173]} {CPU0INTISR[174]} {CPU0INTISR[175]} {CPU0INTISR[176]} {CPU0INTISR[177]} {CPU0INTISR[178]} {CPU0INTISR[179]} {CPU0INTISR[180]} {CPU0INTISR[181]} {CPU0INTISR[182]} {CPU0INTISR[183]} {CPU0INTISR[184]} {CPU0INTISR[185]} {CPU0INTISR[186]} {CPU0INTISR[187]} {CPU0INTISR[188]} {CPU0INTISR[189]} {CPU0INTISR[190]} {CPU0INTISR[191]} {CPU0INTISR[192]} {CPU0INTISR[193]} {CPU0INTISR[194]} {CPU0INTISR[195]} {CPU0INTISR[196]} {CPU0INTISR[197]} {CPU0INTISR[198]} {CPU0INTISR[199]} {CPU0INTISR[200]} {CPU0INTISR[201]} {CPU0INTISR[202]} {CPU0INTISR[203]} {CPU0INTISR[204]} {CPU0INTISR[205]} {CPU0INTISR[206]} {CPU0INTISR[207]} {CPU0INTISR[208]} {CPU0INTISR[209]} {CPU0INTISR[210]} {CPU0INTISR[211]} {CPU0INTISR[212]} {CPU0INTISR[213]} {CPU0INTISR[214]} {CPU0INTISR[215]} {CPU0INTISR[216]} {CPU0INTISR[217]} {CPU0INTISR[218]} {CPU0INTISR[219]} {CPU0INTISR[220]} {CPU0INTISR[221]} {CPU0INTISR[222]} {CPU0INTISR[223]} {CPU0INTISR[224]} {CPU0INTISR[225]} {CPU0INTISR[226]} {CPU0INTISR[227]} {CPU0INTISR[228]} {CPU0INTISR[229]} {CPU0INTISR[230]} {CPU0INTISR[231]} {CPU0INTISR[232]} {CPU0INTISR[233]} {CPU0INTISR[234]} {CPU0INTISR[235]} {CPU0INTISR[236]} {CPU0INTISR[237]} {CPU0INTISR[238]} {CPU0INTISR[239]} portBus CPU0HTMDHRDATA output.right 32 {CPU0HTMDHRDATA[0]} {CPU0HTMDHRDATA[1]} {CPU0HTMDHRDATA[2]} {CPU0HTMDHRDATA[3]} {CPU0HTMDHRDATA[4]} {CPU0HTMDHRDATA[5]} {CPU0HTMDHRDATA[6]} {CPU0HTMDHRDATA[7]} {CPU0HTMDHRDATA[8]} {CPU0HTMDHRDATA[9]} {CPU0HTMDHRDATA[10]} {CPU0HTMDHRDATA[11]} {CPU0HTMDHRDATA[12]} {CPU0HTMDHRDATA[13]} {CPU0HTMDHRDATA[14]} {CPU0HTMDHRDATA[15]} {CPU0HTMDHRDATA[16]} {CPU0HTMDHRDATA[17]} {CPU0HTMDHRDATA[18]} {CPU0HTMDHRDATA[19]} {CPU0HTMDHRDATA[20]} {CPU0HTMDHRDATA[21]} {CPU0HTMDHRDATA[22]} {CPU0HTMDHRDATA[23]} {CPU0HTMDHRDATA[24]} {CPU0HTMDHRDATA[25]} {CPU0HTMDHRDATA[26]} {CPU0HTMDHRDATA[27]} {CPU0HTMDHRDATA[28]} {CPU0HTMDHRDATA[29]} {CPU0HTMDHRDATA[30]} {CPU0HTMDHRDATA[31]} port APBTARGEXP14PSLVERR input.left port TARGEXP1HREADYOUT input.left port APBTARGEXP14PENABLE output.right port nTRST input.left portBus APBTARGEXP14PWDATA output.right 32 {APBTARGEXP14PWDATA[0]} {APBTARGEXP14PWDATA[1]} {APBTARGEXP14PWDATA[2]} {APBTARGEXP14PWDATA[3]} {APBTARGEXP14PWDATA[4]} {APBTARGEXP14PWDATA[5]} {APBTARGEXP14PWDATA[6]} {APBTARGEXP14PWDATA[7]} {APBTARGEXP14PWDATA[8]} {APBTARGEXP14PWDATA[9]} {APBTARGEXP14PWDATA[10]} {APBTARGEXP14PWDATA[11]} {APBTARGEXP14PWDATA[12]} {APBTARGEXP14PWDATA[13]} {APBTARGEXP14PWDATA[14]} {APBTARGEXP14PWDATA[15]} {APBTARGEXP14PWDATA[16]} {APBTARGEXP14PWDATA[17]} {APBTARGEXP14PWDATA[18]} {APBTARGEXP14PWDATA[19]} {APBTARGEXP14PWDATA[20]} {APBTARGEXP14PWDATA[21]} {APBTARGEXP14PWDATA[22]} {APBTARGEXP14PWDATA[23]} {APBTARGEXP14PWDATA[24]} {APBTARGEXP14PWDATA[25]} {APBTARGEXP14PWDATA[26]} {APBTARGEXP14PWDATA[27]} {APBTARGEXP14PWDATA[28]} {APBTARGEXP14PWDATA[29]} {APBTARGEXP14PWDATA[30]} {APBTARGEXP14PWDATA[31]} port SWDO output.right portBus MTXREMAP input.left 3 {MTXREMAP[1]} {MTXREMAP[2]} {MTXREMAP[3]} portBus TARGEXP0HADDR output.right 32 {TARGEXP0HADDR[0]} {TARGEXP0HADDR[1]} {TARGEXP0HADDR[2]} {TARGEXP0HADDR[3]} {TARGEXP0HADDR[4]} {TARGEXP0HADDR[5]} {TARGEXP0HADDR[6]} {TARGEXP0HADDR[7]} {TARGEXP0HADDR[8]} {TARGEXP0HADDR[9]} {TARGEXP0HADDR[10]} {TARGEXP0HADDR[11]} {TARGEXP0HADDR[12]} {TARGEXP0HADDR[13]} {TARGEXP0HADDR[14]} {TARGEXP0HADDR[15]} {TARGEXP0HADDR[16]} {TARGEXP0HADDR[17]} {TARGEXP0HADDR[18]} {TARGEXP0HADDR[19]} {TARGEXP0HADDR[20]} {TARGEXP0HADDR[21]} {TARGEXP0HADDR[22]} {TARGEXP0HADDR[23]} {TARGEXP0HADDR[24]} {TARGEXP0HADDR[25]} {TARGEXP0HADDR[26]} {TARGEXP0HADDR[27]} {TARGEXP0HADDR[28]} {TARGEXP0HADDR[29]} {TARGEXP0HADDR[30]} {TARGEXP0HADDR[31]} portBus APBTARGEXP4PRDATA input.left 32 {APBTARGEXP4PRDATA[0]} {APBTARGEXP4PRDATA[1]} {APBTARGEXP4PRDATA[2]} {APBTARGEXP4PRDATA[3]} {APBTARGEXP4PRDATA[4]} {APBTARGEXP4PRDATA[5]} {APBTARGEXP4PRDATA[6]} {APBTARGEXP4PRDATA[7]} {APBTARGEXP4PRDATA[8]} {APBTARGEXP4PRDATA[9]} {APBTARGEXP4PRDATA[10]} {APBTARGEXP4PRDATA[11]} {APBTARGEXP4PRDATA[12]} {APBTARGEXP4PRDATA[13]} {APBTARGEXP4PRDATA[14]} {APBTARGEXP4PRDATA[15]} {APBTARGEXP4PRDATA[16]} {APBTARGEXP4PRDATA[17]} {APBTARGEXP4PRDATA[18]} {APBTARGEXP4PRDATA[19]} {APBTARGEXP4PRDATA[20]} {APBTARGEXP4PRDATA[21]} {APBTARGEXP4PRDATA[22]} {APBTARGEXP4PRDATA[23]} {APBTARGEXP4PRDATA[24]} {APBTARGEXP4PRDATA[25]} {APBTARGEXP4PRDATA[26]} {APBTARGEXP4PRDATA[27]} {APBTARGEXP4PRDATA[28]} {APBTARGEXP4PRDATA[29]} {APBTARGEXP4PRDATA[30]} {APBTARGEXP4PRDATA[31]} portBus APBTARGEXP15PADDR output.right 12 {APBTARGEXP15PADDR[0]} {APBTARGEXP15PADDR[1]} {APBTARGEXP15PADDR[2]} {APBTARGEXP15PADDR[3]} {APBTARGEXP15PADDR[4]} {APBTARGEXP15PADDR[5]} {APBTARGEXP15PADDR[6]} {APBTARGEXP15PADDR[7]} {APBTARGEXP15PADDR[8]} {APBTARGEXP15PADDR[9]} {APBTARGEXP15PADDR[10]} {APBTARGEXP15PADDR[11]} portBus TARGEXP0HMASTER output.right 4 {TARGEXP0HMASTER[0]} {TARGEXP0HMASTER[1]} {TARGEXP0HMASTER[2]} {TARGEXP0HMASTER[3]} portBus APBTARGEXP7PADDR output.right 12 {APBTARGEXP7PADDR[0]} {APBTARGEXP7PADDR[1]} {APBTARGEXP7PADDR[2]} {APBTARGEXP7PADDR[3]} {APBTARGEXP7PADDR[4]} {APBTARGEXP7PADDR[5]} {APBTARGEXP7PADDR[6]} {APBTARGEXP7PADDR[7]} {APBTARGEXP7PADDR[8]} {APBTARGEXP7PADDR[9]} {APBTARGEXP7PADDR[10]} {APBTARGEXP7PADDR[11]} port TRACECLK output.right port SRAM1CS output.right port APBTARGEXP9PSEL output.right portBus APBTARGEXP12PADDR output.right 12 {APBTARGEXP12PADDR[0]} {APBTARGEXP12PADDR[1]} {APBTARGEXP12PADDR[2]} {APBTARGEXP12PADDR[3]} {APBTARGEXP12PADDR[4]} {APBTARGEXP12PADDR[5]} {APBTARGEXP12PADDR[6]} {APBTARGEXP12PADDR[7]} {APBTARGEXP12PADDR[8]} {APBTARGEXP12PADDR[9]} {APBTARGEXP12PADDR[10]} {APBTARGEXP12PADDR[11]} portBus APBTARGEXP11PRDATA input.left 32 {APBTARGEXP11PRDATA[0]} {APBTARGEXP11PRDATA[1]} {APBTARGEXP11PRDATA[2]} {APBTARGEXP11PRDATA[3]} {APBTARGEXP11PRDATA[4]} {APBTARGEXP11PRDATA[5]} {APBTARGEXP11PRDATA[6]} {APBTARGEXP11PRDATA[7]} {APBTARGEXP11PRDATA[8]} {APBTARGEXP11PRDATA[9]} {APBTARGEXP11PRDATA[10]} {APBTARGEXP11PRDATA[11]} {APBTARGEXP11PRDATA[12]} {APBTARGEXP11PRDATA[13]} {APBTARGEXP11PRDATA[14]} {APBTARGEXP11PRDATA[15]} {APBTARGEXP11PRDATA[16]} {APBTARGEXP11PRDATA[17]} {APBTARGEXP11PRDATA[18]} {APBTARGEXP11PRDATA[19]} {APBTARGEXP11PRDATA[20]} {APBTARGEXP11PRDATA[21]} {APBTARGEXP11PRDATA[22]} {APBTARGEXP11PRDATA[23]} {APBTARGEXP11PRDATA[24]} {APBTARGEXP11PRDATA[25]} {APBTARGEXP11PRDATA[26]} {APBTARGEXP11PRDATA[27]} {APBTARGEXP11PRDATA[28]} {APBTARGEXP11PRDATA[29]} {APBTARGEXP11PRDATA[30]} {APBTARGEXP11PRDATA[31]} port APBTARGEXP11PSEL output.right portBus APBTARGEXP4PADDR output.right 12 {APBTARGEXP4PADDR[0]} {APBTARGEXP4PADDR[1]} {APBTARGEXP4PADDR[2]} {APBTARGEXP4PADDR[3]} {APBTARGEXP4PADDR[4]} {APBTARGEXP4PADDR[5]} {APBTARGEXP4PADDR[6]} {APBTARGEXP4PADDR[7]} {APBTARGEXP4PADDR[8]} {APBTARGEXP4PADDR[9]} {APBTARGEXP4PADDR[10]} {APBTARGEXP4PADDR[11]} portBus APBTARGEXP6PWDATA output.right 32 {APBTARGEXP6PWDATA[0]} {APBTARGEXP6PWDATA[1]} {APBTARGEXP6PWDATA[2]} {APBTARGEXP6PWDATA[3]} {APBTARGEXP6PWDATA[4]} {APBTARGEXP6PWDATA[5]} {APBTARGEXP6PWDATA[6]} {APBTARGEXP6PWDATA[7]} {APBTARGEXP6PWDATA[8]} {APBTARGEXP6PWDATA[9]} {APBTARGEXP6PWDATA[10]} {APBTARGEXP6PWDATA[11]} {APBTARGEXP6PWDATA[12]} {APBTARGEXP6PWDATA[13]} {APBTARGEXP6PWDATA[14]} {APBTARGEXP6PWDATA[15]} {APBTARGEXP6PWDATA[16]} {APBTARGEXP6PWDATA[17]} {APBTARGEXP6PWDATA[18]} {APBTARGEXP6PWDATA[19]} {APBTARGEXP6PWDATA[20]} {APBTARGEXP6PWDATA[21]} {APBTARGEXP6PWDATA[22]} {APBTARGEXP6PWDATA[23]} {APBTARGEXP6PWDATA[24]} {APBTARGEXP6PWDATA[25]} {APBTARGEXP6PWDATA[26]} {APBTARGEXP6PWDATA[27]} {APBTARGEXP6PWDATA[28]} {APBTARGEXP6PWDATA[29]} {APBTARGEXP6PWDATA[30]} {APBTARGEXP6PWDATA[31]} port TARGFLASH0HRESP input.left port INITEXP0HREADY output.right port APBTARGEXP12PSLVERR input.left port APBTARGEXP12PENABLE output.right portBus SRAM2ADDR output.right 13 {SRAM2ADDR[0]} {SRAM2ADDR[1]} {SRAM2ADDR[2]} {SRAM2ADDR[3]} {SRAM2ADDR[4]} {SRAM2ADDR[5]} {SRAM2ADDR[6]} {SRAM2ADDR[7]} {SRAM2ADDR[8]} {SRAM2ADDR[9]} {SRAM2ADDR[10]} {SRAM2ADDR[11]} {SRAM2ADDR[12]} portBus APBTARGEXP13PWDATA output.right 32 {APBTARGEXP13PWDATA[0]} {APBTARGEXP13PWDATA[1]} {APBTARGEXP13PWDATA[2]} {APBTARGEXP13PWDATA[3]} {APBTARGEXP13PWDATA[4]} {APBTARGEXP13PWDATA[5]} {APBTARGEXP13PWDATA[6]} {APBTARGEXP13PWDATA[7]} {APBTARGEXP13PWDATA[8]} {APBTARGEXP13PWDATA[9]} {APBTARGEXP13PWDATA[10]} {APBTARGEXP13PWDATA[11]} {APBTARGEXP13PWDATA[12]} {APBTARGEXP13PWDATA[13]} {APBTARGEXP13PWDATA[14]} {APBTARGEXP13PWDATA[15]} {APBTARGEXP13PWDATA[16]} {APBTARGEXP13PWDATA[17]} {APBTARGEXP13PWDATA[18]} {APBTARGEXP13PWDATA[19]} {APBTARGEXP13PWDATA[20]} {APBTARGEXP13PWDATA[21]} {APBTARGEXP13PWDATA[22]} {APBTARGEXP13PWDATA[23]} {APBTARGEXP13PWDATA[24]} {APBTARGEXP13PWDATA[25]} {APBTARGEXP13PWDATA[26]} {APBTARGEXP13PWDATA[27]} {APBTARGEXP13PWDATA[28]} {APBTARGEXP13PWDATA[29]} {APBTARGEXP13PWDATA[30]} {APBTARGEXP13PWDATA[31]} port TIMER1PRESETn input.left port TRCENA output.right portBus APBTARGEXP3PRDATA input.left 32 {APBTARGEXP3PRDATA[0]} {APBTARGEXP3PRDATA[1]} {APBTARGEXP3PRDATA[2]} {APBTARGEXP3PRDATA[3]} {APBTARGEXP3PRDATA[4]} {APBTARGEXP3PRDATA[5]} {APBTARGEXP3PRDATA[6]} {APBTARGEXP3PRDATA[7]} {APBTARGEXP3PRDATA[8]} {APBTARGEXP3PRDATA[9]} {APBTARGEXP3PRDATA[10]} {APBTARGEXP3PRDATA[11]} {APBTARGEXP3PRDATA[12]} {APBTARGEXP3PRDATA[13]} {APBTARGEXP3PRDATA[14]} {APBTARGEXP3PRDATA[15]} {APBTARGEXP3PRDATA[16]} {APBTARGEXP3PRDATA[17]} {APBTARGEXP3PRDATA[18]} {APBTARGEXP3PRDATA[19]} {APBTARGEXP3PRDATA[20]} {APBTARGEXP3PRDATA[21]} {APBTARGEXP3PRDATA[22]} {APBTARGEXP3PRDATA[23]} {APBTARGEXP3PRDATA[24]} {APBTARGEXP3PRDATA[25]} {APBTARGEXP3PRDATA[26]} {APBTARGEXP3PRDATA[27]} {APBTARGEXP3PRDATA[28]} {APBTARGEXP3PRDATA[29]} {APBTARGEXP3PRDATA[30]} {APBTARGEXP3PRDATA[31]} port SWV output.right port TARGFLASH0HSEL output.right port TARGEXP0EXREQ output.right port INITEXP1HMASTLOCK input.left portBus CPU0ETMINTNUM output.right 9 {CPU0ETMINTNUM[0]} {CPU0ETMINTNUM[1]} {CPU0ETMINTNUM[2]} {CPU0ETMINTNUM[3]} {CPU0ETMINTNUM[4]} {CPU0ETMINTNUM[5]} {CPU0ETMINTNUM[6]} {CPU0ETMINTNUM[7]} {CPU0ETMINTNUM[8]} portBus APBTARGEXP9PSTRB output.right 4 {APBTARGEXP9PSTRB[0]} {APBTARGEXP9PSTRB[1]} {APBTARGEXP9PSTRB[2]} {APBTARGEXP9PSTRB[3]} port TARGEXP0HREADYMUX output.right portBus APBTARGEXP10PRDATA input.left 32 {APBTARGEXP10PRDATA[0]} {APBTARGEXP10PRDATA[1]} {APBTARGEXP10PRDATA[2]} {APBTARGEXP10PRDATA[3]} {APBTARGEXP10PRDATA[4]} {APBTARGEXP10PRDATA[5]} {APBTARGEXP10PRDATA[6]} {APBTARGEXP10PRDATA[7]} {APBTARGEXP10PRDATA[8]} {APBTARGEXP10PRDATA[9]} {APBTARGEXP10PRDATA[10]} {APBTARGEXP10PRDATA[11]} {APBTARGEXP10PRDATA[12]} {APBTARGEXP10PRDATA[13]} {APBTARGEXP10PRDATA[14]} {APBTARGEXP10PRDATA[15]} {APBTARGEXP10PRDATA[16]} {APBTARGEXP10PRDATA[17]} {APBTARGEXP10PRDATA[18]} {APBTARGEXP10PRDATA[19]} {APBTARGEXP10PRDATA[20]} {APBTARGEXP10PRDATA[21]} {APBTARGEXP10PRDATA[22]} {APBTARGEXP10PRDATA[23]} {APBTARGEXP10PRDATA[24]} {APBTARGEXP10PRDATA[25]} {APBTARGEXP10PRDATA[26]} {APBTARGEXP10PRDATA[27]} {APBTARGEXP10PRDATA[28]} {APBTARGEXP10PRDATA[29]} {APBTARGEXP10PRDATA[30]} {APBTARGEXP10PRDATA[31]} port APBTARGEXP9PREADY input.left portBus APBTARGEXP5PWDATA output.right 32 {APBTARGEXP5PWDATA[0]} {APBTARGEXP5PWDATA[1]} {APBTARGEXP5PWDATA[2]} {APBTARGEXP5PWDATA[3]} {APBTARGEXP5PWDATA[4]} {APBTARGEXP5PWDATA[5]} {APBTARGEXP5PWDATA[6]} {APBTARGEXP5PWDATA[7]} {APBTARGEXP5PWDATA[8]} {APBTARGEXP5PWDATA[9]} {APBTARGEXP5PWDATA[10]} {APBTARGEXP5PWDATA[11]} {APBTARGEXP5PWDATA[12]} {APBTARGEXP5PWDATA[13]} {APBTARGEXP5PWDATA[14]} {APBTARGEXP5PWDATA[15]} {APBTARGEXP5PWDATA[16]} {APBTARGEXP5PWDATA[17]} {APBTARGEXP5PWDATA[18]} {APBTARGEXP5PWDATA[19]} {APBTARGEXP5PWDATA[20]} {APBTARGEXP5PWDATA[21]} {APBTARGEXP5PWDATA[22]} {APBTARGEXP5PWDATA[23]} {APBTARGEXP5PWDATA[24]} {APBTARGEXP5PWDATA[25]} {APBTARGEXP5PWDATA[26]} {APBTARGEXP5PWDATA[27]} {APBTARGEXP5PWDATA[28]} {APBTARGEXP5PWDATA[29]} {APBTARGEXP5PWDATA[30]} {APBTARGEXP5PWDATA[31]} port CPU0SLEEPHOLDACKn output.right port APBTARGEXP10PSLVERR input.left portBus INITEXP0HMASTER input.left 4 {INITEXP0HMASTER[0]} {INITEXP0HMASTER[1]} {INITEXP0HMASTER[2]} {INITEXP0HMASTER[3]} portBus APBTARGEXP14PSTRB output.right 4 {APBTARGEXP14PSTRB[0]} {APBTARGEXP14PSTRB[1]} {APBTARGEXP14PSTRB[2]} {APBTARGEXP14PSTRB[3]} port APBTARGEXP10PENABLE output.right portBus APBTARGEXP6PSTRB output.right 4 {APBTARGEXP6PSTRB[0]} {APBTARGEXP6PSTRB[1]} {APBTARGEXP6PSTRB[2]} {APBTARGEXP6PSTRB[3]} portBus SRAM2RDATA input.left 32 {SRAM2RDATA[0]} {SRAM2RDATA[1]} {SRAM2RDATA[2]} {SRAM2RDATA[3]} {SRAM2RDATA[4]} {SRAM2RDATA[5]} {SRAM2RDATA[6]} {SRAM2RDATA[7]} {SRAM2RDATA[8]} {SRAM2RDATA[9]} {SRAM2RDATA[10]} {SRAM2RDATA[11]} {SRAM2RDATA[12]} {SRAM2RDATA[13]} {SRAM2RDATA[14]} {SRAM2RDATA[15]} {SRAM2RDATA[16]} {SRAM2RDATA[17]} {SRAM2RDATA[18]} {SRAM2RDATA[19]} {SRAM2RDATA[20]} {SRAM2RDATA[21]} {SRAM2RDATA[22]} {SRAM2RDATA[23]} {SRAM2RDATA[24]} {SRAM2RDATA[25]} {SRAM2RDATA[26]} {SRAM2RDATA[27]} {SRAM2RDATA[28]} {SRAM2RDATA[29]} {SRAM2RDATA[30]} {SRAM2RDATA[31]} port TARGFLASH0HREADYOUT input.left portBus APBTARGEXP12PWDATA output.right 32 {APBTARGEXP12PWDATA[0]} {APBTARGEXP12PWDATA[1]} {APBTARGEXP12PWDATA[2]} {APBTARGEXP12PWDATA[3]} {APBTARGEXP12PWDATA[4]} {APBTARGEXP12PWDATA[5]} {APBTARGEXP12PWDATA[6]} {APBTARGEXP12PWDATA[7]} {APBTARGEXP12PWDATA[8]} {APBTARGEXP12PWDATA[9]} {APBTARGEXP12PWDATA[10]} {APBTARGEXP12PWDATA[11]} {APBTARGEXP12PWDATA[12]} {APBTARGEXP12PWDATA[13]} {APBTARGEXP12PWDATA[14]} {APBTARGEXP12PWDATA[15]} {APBTARGEXP12PWDATA[16]} {APBTARGEXP12PWDATA[17]} {APBTARGEXP12PWDATA[18]} {APBTARGEXP12PWDATA[19]} {APBTARGEXP12PWDATA[20]} {APBTARGEXP12PWDATA[21]} {APBTARGEXP12PWDATA[22]} {APBTARGEXP12PWDATA[23]} {APBTARGEXP12PWDATA[24]} {APBTARGEXP12PWDATA[25]} {APBTARGEXP12PWDATA[26]} {APBTARGEXP12PWDATA[27]} {APBTARGEXP12PWDATA[28]} {APBTARGEXP12PWDATA[29]} {APBTARGEXP12PWDATA[30]} {APBTARGEXP12PWDATA[31]} port TARGEXP1HMASTLOCK output.right portBus APBTARGEXP11PSTRB output.right 4 {APBTARGEXP11PSTRB[0]} {APBTARGEXP11PSTRB[1]} {APBTARGEXP11PSTRB[2]} {APBTARGEXP11PSTRB[3]} port INITEXP1HRESP output.right portBus APBTARGEXP2PRDATA input.left 32 {APBTARGEXP2PRDATA[0]} {APBTARGEXP2PRDATA[1]} {APBTARGEXP2PRDATA[2]} {APBTARGEXP2PRDATA[3]} {APBTARGEXP2PRDATA[4]} {APBTARGEXP2PRDATA[5]} {APBTARGEXP2PRDATA[6]} {APBTARGEXP2PRDATA[7]} {APBTARGEXP2PRDATA[8]} {APBTARGEXP2PRDATA[9]} {APBTARGEXP2PRDATA[10]} {APBTARGEXP2PRDATA[11]} {APBTARGEXP2PRDATA[12]} {APBTARGEXP2PRDATA[13]} {APBTARGEXP2PRDATA[14]} {APBTARGEXP2PRDATA[15]} {APBTARGEXP2PRDATA[16]} {APBTARGEXP2PRDATA[17]} {APBTARGEXP2PRDATA[18]} {APBTARGEXP2PRDATA[19]} {APBTARGEXP2PRDATA[20]} {APBTARGEXP2PRDATA[21]} {APBTARGEXP2PRDATA[22]} {APBTARGEXP2PRDATA[23]} {APBTARGEXP2PRDATA[24]} {APBTARGEXP2PRDATA[25]} {APBTARGEXP2PRDATA[26]} {APBTARGEXP2PRDATA[27]} {APBTARGEXP2PRDATA[28]} {APBTARGEXP2PRDATA[29]} {APBTARGEXP2PRDATA[30]} {APBTARGEXP2PRDATA[31]} portBus APBTARGEXP3PSTRB output.right 4 {APBTARGEXP3PSTRB[0]} {APBTARGEXP3PSTRB[1]} {APBTARGEXP3PSTRB[2]} {APBTARGEXP3PSTRB[3]} port CPU0EDBGRQ input.left port CPU0NIDEN input.left portBus CPU0HTMDHWDATA output.right 32 {CPU0HTMDHWDATA[0]} {CPU0HTMDHWDATA[1]} {CPU0HTMDHWDATA[2]} {CPU0HTMDHWDATA[3]} {CPU0HTMDHWDATA[4]} {CPU0HTMDHWDATA[5]} {CPU0HTMDHWDATA[6]} {CPU0HTMDHWDATA[7]} {CPU0HTMDHWDATA[8]} {CPU0HTMDHWDATA[9]} {CPU0HTMDHWDATA[10]} {CPU0HTMDHWDATA[11]} {CPU0HTMDHWDATA[12]} {CPU0HTMDHWDATA[13]} {CPU0HTMDHWDATA[14]} {CPU0HTMDHWDATA[15]} {CPU0HTMDHWDATA[16]} {CPU0HTMDHWDATA[17]} {CPU0HTMDHWDATA[18]} {CPU0HTMDHWDATA[19]} {CPU0HTMDHWDATA[20]} {CPU0HTMDHWDATA[21]} {CPU0HTMDHWDATA[22]} {CPU0HTMDHWDATA[23]} {CPU0HTMDHWDATA[24]} {CPU0HTMDHWDATA[25]} {CPU0HTMDHWDATA[26]} {CPU0HTMDHWDATA[27]} {CPU0HTMDHWDATA[28]} {CPU0HTMDHWDATA[29]} {CPU0HTMDHWDATA[30]} {CPU0HTMDHWDATA[31]} port APBTARGEXP6PSEL output.right portBus SRAM2WREN output.right 4 {SRAM2WREN[0]} {SRAM2WREN[1]} {SRAM2WREN[2]} {SRAM2WREN[3]} portBus CPU0STCALIB input.left 26 {CPU0STCALIB[0]} {CPU0STCALIB[1]} {CPU0STCALIB[2]} {CPU0STCALIB[3]} {CPU0STCALIB[4]} {CPU0STCALIB[5]} {CPU0STCALIB[6]} {CPU0STCALIB[7]} {CPU0STCALIB[8]} {CPU0STCALIB[9]} {CPU0STCALIB[10]} {CPU0STCALIB[11]} {CPU0STCALIB[12]} {CPU0STCALIB[13]} {CPU0STCALIB[14]} {CPU0STCALIB[15]} {CPU0STCALIB[16]} {CPU0STCALIB[17]} {CPU0STCALIB[18]} {CPU0STCALIB[19]} {CPU0STCALIB[20]} {CPU0STCALIB[21]} {CPU0STCALIB[22]} {CPU0STCALIB[23]} {CPU0STCALIB[24]} {CPU0STCALIB[25]} portBus CPU0BRCHSTAT output.right 4 {CPU0BRCHSTAT[0]} {CPU0BRCHSTAT[1]} {CPU0BRCHSTAT[2]} {CPU0BRCHSTAT[3]} port APBTARGEXP8PREADY input.left portBus APBTARGEXP4PWDATA output.right 32 {APBTARGEXP4PWDATA[0]} {APBTARGEXP4PWDATA[1]} {APBTARGEXP4PWDATA[2]} {APBTARGEXP4PWDATA[3]} {APBTARGEXP4PWDATA[4]} {APBTARGEXP4PWDATA[5]} {APBTARGEXP4PWDATA[6]} {APBTARGEXP4PWDATA[7]} {APBTARGEXP4PWDATA[8]} {APBTARGEXP4PWDATA[9]} {APBTARGEXP4PWDATA[10]} {APBTARGEXP4PWDATA[11]} {APBTARGEXP4PWDATA[12]} {APBTARGEXP4PWDATA[13]} {APBTARGEXP4PWDATA[14]} {APBTARGEXP4PWDATA[15]} {APBTARGEXP4PWDATA[16]} {APBTARGEXP4PWDATA[17]} {APBTARGEXP4PWDATA[18]} {APBTARGEXP4PWDATA[19]} {APBTARGEXP4PWDATA[20]} {APBTARGEXP4PWDATA[21]} {APBTARGEXP4PWDATA[22]} {APBTARGEXP4PWDATA[23]} {APBTARGEXP4PWDATA[24]} {APBTARGEXP4PWDATA[25]} {APBTARGEXP4PWDATA[26]} {APBTARGEXP4PWDATA[27]} {APBTARGEXP4PWDATA[28]} {APBTARGEXP4PWDATA[29]} {APBTARGEXP4PWDATA[30]} {APBTARGEXP4PWDATA[31]} port INITEXP1HWRITE input.left portBus CPU0HTMDHRESP output.right 2 {CPU0HTMDHRESP[0]} {CPU0HTMDHRESP[1]} port APBTARGEXP15PREADY input.left portBus APBTARGEXP11PWDATA output.right 32 {APBTARGEXP11PWDATA[0]} {APBTARGEXP11PWDATA[1]} {APBTARGEXP11PWDATA[2]} {APBTARGEXP11PWDATA[3]} {APBTARGEXP11PWDATA[4]} {APBTARGEXP11PWDATA[5]} {APBTARGEXP11PWDATA[6]} {APBTARGEXP11PWDATA[7]} {APBTARGEXP11PWDATA[8]} {APBTARGEXP11PWDATA[9]} {APBTARGEXP11PWDATA[10]} {APBTARGEXP11PWDATA[11]} {APBTARGEXP11PWDATA[12]} {APBTARGEXP11PWDATA[13]} {APBTARGEXP11PWDATA[14]} {APBTARGEXP11PWDATA[15]} {APBTARGEXP11PWDATA[16]} {APBTARGEXP11PWDATA[17]} {APBTARGEXP11PWDATA[18]} {APBTARGEXP11PWDATA[19]} {APBTARGEXP11PWDATA[20]} {APBTARGEXP11PWDATA[21]} {APBTARGEXP11PWDATA[22]} {APBTARGEXP11PWDATA[23]} {APBTARGEXP11PWDATA[24]} {APBTARGEXP11PWDATA[25]} {APBTARGEXP11PWDATA[26]} {APBTARGEXP11PWDATA[27]} {APBTARGEXP11PWDATA[28]} {APBTARGEXP11PWDATA[29]} {APBTARGEXP11PWDATA[30]} {APBTARGEXP11PWDATA[31]} port MTXHRESETn input.left port TIMER1PCLK input.left portBus CPU0ETMINTSTAT output.right 3 {CPU0ETMINTSTAT[0]} {CPU0ETMINTSTAT[1]} {CPU0ETMINTSTAT[2]} portBus CPU0TSVALUEB input.left 48 {CPU0TSVALUEB[0]} {CPU0TSVALUEB[1]} {CPU0TSVALUEB[2]} {CPU0TSVALUEB[3]} {CPU0TSVALUEB[4]} {CPU0TSVALUEB[5]} {CPU0TSVALUEB[6]} {CPU0TSVALUEB[7]} {CPU0TSVALUEB[8]} {CPU0TSVALUEB[9]} {CPU0TSVALUEB[10]} {CPU0TSVALUEB[11]} {CPU0TSVALUEB[12]} {CPU0TSVALUEB[13]} {CPU0TSVALUEB[14]} {CPU0TSVALUEB[15]} {CPU0TSVALUEB[16]} {CPU0TSVALUEB[17]} {CPU0TSVALUEB[18]} {CPU0TSVALUEB[19]} {CPU0TSVALUEB[20]} {CPU0TSVALUEB[21]} {CPU0TSVALUEB[22]} {CPU0TSVALUEB[23]} {CPU0TSVALUEB[24]} {CPU0TSVALUEB[25]} {CPU0TSVALUEB[26]} {CPU0TSVALUEB[27]} {CPU0TSVALUEB[28]} {CPU0TSVALUEB[29]} {CPU0TSVALUEB[30]} {CPU0TSVALUEB[31]} {CPU0TSVALUEB[32]} {CPU0TSVALUEB[33]} {CPU0TSVALUEB[34]} {CPU0TSVALUEB[35]} {CPU0TSVALUEB[36]} {CPU0TSVALUEB[37]} {CPU0TSVALUEB[38]} {CPU0TSVALUEB[39]} {CPU0TSVALUEB[40]} {CPU0TSVALUEB[41]} {CPU0TSVALUEB[42]} {CPU0TSVALUEB[43]} {CPU0TSVALUEB[44]} {CPU0TSVALUEB[45]} {CPU0TSVALUEB[46]} {CPU0TSVALUEB[47]} portBus CPU0CURRPRI output.right 8 {CPU0CURRPRI[0]} {CPU0CURRPRI[1]} {CPU0CURRPRI[2]} {CPU0CURRPRI[3]} {CPU0CURRPRI[4]} {CPU0CURRPRI[5]} {CPU0CURRPRI[6]} {CPU0CURRPRI[7]} port CPU0FCLK input.left portBus TARGEXP1HPROT output.right 4 {TARGEXP1HPROT[0]} {TARGEXP1HPROT[1]} {TARGEXP1HPROT[2]} {TARGEXP1HPROT[3]} port APBTARGEXP7PREADY input.left portBus APBTARGEXP3PWDATA output.right 32 {APBTARGEXP3PWDATA[0]} {APBTARGEXP3PWDATA[1]} {APBTARGEXP3PWDATA[2]} {APBTARGEXP3PWDATA[3]} {APBTARGEXP3PWDATA[4]} {APBTARGEXP3PWDATA[5]} {APBTARGEXP3PWDATA[6]} {APBTARGEXP3PWDATA[7]} {APBTARGEXP3PWDATA[8]} {APBTARGEXP3PWDATA[9]} {APBTARGEXP3PWDATA[10]} {APBTARGEXP3PWDATA[11]} {APBTARGEXP3PWDATA[12]} {APBTARGEXP3PWDATA[13]} {APBTARGEXP3PWDATA[14]} {APBTARGEXP3PWDATA[15]} {APBTARGEXP3PWDATA[16]} {APBTARGEXP3PWDATA[17]} {APBTARGEXP3PWDATA[18]} {APBTARGEXP3PWDATA[19]} {APBTARGEXP3PWDATA[20]} {APBTARGEXP3PWDATA[21]} {APBTARGEXP3PWDATA[22]} {APBTARGEXP3PWDATA[23]} {APBTARGEXP3PWDATA[24]} {APBTARGEXP3PWDATA[25]} {APBTARGEXP3PWDATA[26]} {APBTARGEXP3PWDATA[27]} {APBTARGEXP3PWDATA[28]} {APBTARGEXP3PWDATA[29]} {APBTARGEXP3PWDATA[30]} {APBTARGEXP3PWDATA[31]} portBus APBTARGEXP8PPROT output.right 3 {APBTARGEXP8PPROT[0]} {APBTARGEXP8PPROT[1]} {APBTARGEXP8PPROT[2]} portBus INITEXP0HADDR input.left 32 {INITEXP0HADDR[0]} {INITEXP0HADDR[1]} {INITEXP0HADDR[2]} {INITEXP0HADDR[3]} {INITEXP0HADDR[4]} {INITEXP0HADDR[5]} {INITEXP0HADDR[6]} {INITEXP0HADDR[7]} {INITEXP0HADDR[8]} {INITEXP0HADDR[9]} {INITEXP0HADDR[10]} {INITEXP0HADDR[11]} {INITEXP0HADDR[12]} {INITEXP0HADDR[13]} {INITEXP0HADDR[14]} {INITEXP0HADDR[15]} {INITEXP0HADDR[16]} {INITEXP0HADDR[17]} {INITEXP0HADDR[18]} {INITEXP0HADDR[19]} {INITEXP0HADDR[20]} {INITEXP0HADDR[21]} {INITEXP0HADDR[22]} {INITEXP0HADDR[23]} {INITEXP0HADDR[24]} {INITEXP0HADDR[25]} {INITEXP0HADDR[26]} {INITEXP0HADDR[27]} {INITEXP0HADDR[28]} {INITEXP0HADDR[29]} {INITEXP0HADDR[30]} {INITEXP0HADDR[31]} port INITEXP0HWRITE input.left port CPU0WAKEUP output.right portBus APBTARGEXP13PPROT output.right 3 {APBTARGEXP13PPROT[0]} {APBTARGEXP13PPROT[1]} {APBTARGEXP13PPROT[2]} portBus TARGEXP1HSIZE output.right 3 {TARGEXP1HSIZE[0]} {TARGEXP1HSIZE[1]} {TARGEXP1HSIZE[2]} port nTDOEN output.right port APBTARGEXP14PREADY input.left portBus APBTARGEXP10PWDATA output.right 32 {APBTARGEXP10PWDATA[0]} {APBTARGEXP10PWDATA[1]} {APBTARGEXP10PWDATA[2]} {APBTARGEXP10PWDATA[3]} {APBTARGEXP10PWDATA[4]} {APBTARGEXP10PWDATA[5]} {APBTARGEXP10PWDATA[6]} {APBTARGEXP10PWDATA[7]} {APBTARGEXP10PWDATA[8]} {APBTARGEXP10PWDATA[9]} {APBTARGEXP10PWDATA[10]} {APBTARGEXP10PWDATA[11]} {APBTARGEXP10PWDATA[12]} {APBTARGEXP10PWDATA[13]} {APBTARGEXP10PWDATA[14]} {APBTARGEXP10PWDATA[15]} {APBTARGEXP10PWDATA[16]} {APBTARGEXP10PWDATA[17]} {APBTARGEXP10PWDATA[18]} {APBTARGEXP10PWDATA[19]} {APBTARGEXP10PWDATA[20]} {APBTARGEXP10PWDATA[21]} {APBTARGEXP10PWDATA[22]} {APBTARGEXP10PWDATA[23]} {APBTARGEXP10PWDATA[24]} {APBTARGEXP10PWDATA[25]} {APBTARGEXP10PWDATA[26]} {APBTARGEXP10PWDATA[27]} {APBTARGEXP10PWDATA[28]} {APBTARGEXP10PWDATA[29]} {APBTARGEXP10PWDATA[30]} {APBTARGEXP10PWDATA[31]} portBus APBTARGEXP5PPROT output.right 3 {APBTARGEXP5PPROT[0]} {APBTARGEXP5PPROT[1]} {APBTARGEXP5PPROT[2]} port TARGFLASH0HMASTLOCK output.right port SWDITMS input.left portBus INITEXP1HRUSER output.right 3 {INITEXP1HRUSER[0]} {INITEXP1HRUSER[1]} {INITEXP1HRUSER[2]} portBus APBTARGEXP10PPROT output.right 3 {APBTARGEXP10PPROT[0]} {APBTARGEXP10PPROT[1]} {APBTARGEXP10PPROT[2]} port APBTARGEXP8PSLVERR input.left port APBTARGEXP8PENABLE output.right portBus TARGEXP0MEMATTR output.right 2 {TARGEXP0MEMATTR[0]} {TARGEXP0MEMATTR[1]} port TARGEXP0HRESP input.left portBus APBTARGEXP2PPROT output.right 3 {APBTARGEXP2PPROT[0]} {APBTARGEXP2PPROT[1]} {APBTARGEXP2PPROT[2]} port APBTARGEXP3PSEL output.right portBus SRAM2WDATA output.right 32 {SRAM2WDATA[0]} {SRAM2WDATA[1]} {SRAM2WDATA[2]} {SRAM2WDATA[3]} {SRAM2WDATA[4]} {SRAM2WDATA[5]} {SRAM2WDATA[6]} {SRAM2WDATA[7]} {SRAM2WDATA[8]} {SRAM2WDATA[9]} {SRAM2WDATA[10]} {SRAM2WDATA[11]} {SRAM2WDATA[12]} {SRAM2WDATA[13]} {SRAM2WDATA[14]} {SRAM2WDATA[15]} {SRAM2WDATA[16]} {SRAM2WDATA[17]} {SRAM2WDATA[18]} {SRAM2WDATA[19]} {SRAM2WDATA[20]} {SRAM2WDATA[21]} {SRAM2WDATA[22]} {SRAM2WDATA[23]} {SRAM2WDATA[24]} {SRAM2WDATA[25]} {SRAM2WDATA[26]} {SRAM2WDATA[27]} {SRAM2WDATA[28]} {SRAM2WDATA[29]} {SRAM2WDATA[30]} {SRAM2WDATA[31]} port TARGEXP1HWRITE output.right portBus APBTARGEXP2PWDATA output.right 32 {APBTARGEXP2PWDATA[0]} {APBTARGEXP2PWDATA[1]} {APBTARGEXP2PWDATA[2]} {APBTARGEXP2PWDATA[3]} {APBTARGEXP2PWDATA[4]} {APBTARGEXP2PWDATA[5]} {APBTARGEXP2PWDATA[6]} {APBTARGEXP2PWDATA[7]} {APBTARGEXP2PWDATA[8]} {APBTARGEXP2PWDATA[9]} {APBTARGEXP2PWDATA[10]} {APBTARGEXP2PWDATA[11]} {APBTARGEXP2PWDATA[12]} {APBTARGEXP2PWDATA[13]} {APBTARGEXP2PWDATA[14]} {APBTARGEXP2PWDATA[15]} {APBTARGEXP2PWDATA[16]} {APBTARGEXP2PWDATA[17]} {APBTARGEXP2PWDATA[18]} {APBTARGEXP2PWDATA[19]} {APBTARGEXP2PWDATA[20]} {APBTARGEXP2PWDATA[21]} {APBTARGEXP2PWDATA[22]} {APBTARGEXP2PWDATA[23]} {APBTARGEXP2PWDATA[24]} {APBTARGEXP2PWDATA[25]} {APBTARGEXP2PWDATA[26]} {APBTARGEXP2PWDATA[27]} {APBTARGEXP2PWDATA[28]} {APBTARGEXP2PWDATA[29]} {APBTARGEXP2PWDATA[30]} {APBTARGEXP2PWDATA[31]} port APBTARGEXP6PREADY input.left port APBTARGEXP9PWRITE output.right port DFTSE input.left port APBTARGEXP13PSEL output.right port SRAM1HCLK input.left port INITEXP0EXREQ input.left port APBTARGEXP13PREADY input.left port SWDOEN output.right port TIMER0EXTIN input.left port CPU0HALTED output.right portBus INITEXP0HRUSER output.right 3 {INITEXP0HRUSER[0]} {INITEXP0HRUSER[1]} {INITEXP0HRUSER[2]} port APBTARGEXP6PSLVERR input.left port APBTARGEXP6PENABLE output.right port TARGEXP0HWRITE output.right port CPU0INTNMI input.left port TARGEXP0HSEL output.right port CPU0SYSRESETn input.left port APBTARGEXP5PREADY input.left portBus CPU0WICSENSE output.right 67 {CPU0WICSENSE[0]} {CPU0WICSENSE[1]} {CPU0WICSENSE[2]} {CPU0WICSENSE[3]} {CPU0WICSENSE[4]} {CPU0WICSENSE[5]} {CPU0WICSENSE[6]} {CPU0WICSENSE[7]} {CPU0WICSENSE[8]} {CPU0WICSENSE[9]} {CPU0WICSENSE[10]} {CPU0WICSENSE[11]} {CPU0WICSENSE[12]} {CPU0WICSENSE[13]} {CPU0WICSENSE[14]} {CPU0WICSENSE[15]} {CPU0WICSENSE[16]} {CPU0WICSENSE[17]} {CPU0WICSENSE[18]} {CPU0WICSENSE[19]} {CPU0WICSENSE[20]} {CPU0WICSENSE[21]} {CPU0WICSENSE[22]} {CPU0WICSENSE[23]} {CPU0WICSENSE[24]} {CPU0WICSENSE[25]} {CPU0WICSENSE[26]} {CPU0WICSENSE[27]} {CPU0WICSENSE[28]} {CPU0WICSENSE[29]} {CPU0WICSENSE[30]} {CPU0WICSENSE[31]} {CPU0WICSENSE[32]} {CPU0WICSENSE[33]} {CPU0WICSENSE[34]} {CPU0WICSENSE[35]} {CPU0WICSENSE[36]} {CPU0WICSENSE[37]} {CPU0WICSENSE[38]} {CPU0WICSENSE[39]} {CPU0WICSENSE[40]} {CPU0WICSENSE[41]} {CPU0WICSENSE[42]} {CPU0WICSENSE[43]} {CPU0WICSENSE[44]} {CPU0WICSENSE[45]} {CPU0WICSENSE[46]} {CPU0WICSENSE[47]} {CPU0WICSENSE[48]} {CPU0WICSENSE[49]} {CPU0WICSENSE[50]} {CPU0WICSENSE[51]} {CPU0WICSENSE[52]} {CPU0WICSENSE[53]} {CPU0WICSENSE[54]} {CPU0WICSENSE[55]} {CPU0WICSENSE[56]} {CPU0WICSENSE[57]} {CPU0WICSENSE[58]} {CPU0WICSENSE[59]} {CPU0WICSENSE[60]} {CPU0WICSENSE[61]} {CPU0WICSENSE[62]} {CPU0WICSENSE[63]} {CPU0WICSENSE[64]} {CPU0WICSENSE[65]} {CPU0WICSENSE[66]} port APBTARGEXP8PWRITE output.right portBus TARGFLASH0HPROT output.right 4 {TARGFLASH0HPROT[0]} {TARGFLASH0HPROT[1]} {TARGFLASH0HPROT[2]} {TARGFLASH0HPROT[3]} portBus APBTARGEXP9PADDR output.right 12 {APBTARGEXP9PADDR[0]} {APBTARGEXP9PADDR[1]} {APBTARGEXP9PADDR[2]} {APBTARGEXP9PADDR[3]} {APBTARGEXP9PADDR[4]} {APBTARGEXP9PADDR[5]} {APBTARGEXP9PADDR[6]} {APBTARGEXP9PADDR[7]} {APBTARGEXP9PADDR[8]} {APBTARGEXP9PADDR[9]} {APBTARGEXP9PADDR[10]} {APBTARGEXP9PADDR[11]} port SRAM2CS output.right portBus INITEXP0MEMATTR input.left 2 {INITEXP0MEMATTR[0]} {INITEXP0MEMATTR[1]} portBus TARGEXP1HRUSER input.left 3 {TARGEXP1HRUSER[0]} {TARGEXP1HRUSER[1]} {TARGEXP1HRUSER[2]} port INITEXP0HSEL input.left port CPU0SLEEPHOLDREQn input.left portBus APBTARGEXP14PADDR output.right 12 {APBTARGEXP14PADDR[0]} {APBTARGEXP14PADDR[1]} {APBTARGEXP14PADDR[2]} {APBTARGEXP14PADDR[3]} {APBTARGEXP14PADDR[4]} {APBTARGEXP14PADDR[5]} {APBTARGEXP14PADDR[6]} {APBTARGEXP14PADDR[7]} {APBTARGEXP14PADDR[8]} {APBTARGEXP14PADDR[9]} {APBTARGEXP14PADDR[10]} {APBTARGEXP14PADDR[11]} port APBTARGEXP12PREADY input.left port CPU0SLEEPING output.right port APBTARGEXP15PWRITE output.right portBus TARGFLASH0HSIZE output.right 3 {TARGFLASH0HSIZE[0]} {TARGFLASH0HSIZE[1]} {TARGFLASH0HSIZE[2]} portBus APBTARGEXP6PADDR output.right 12 {APBTARGEXP6PADDR[0]} {APBTARGEXP6PADDR[1]} {APBTARGEXP6PADDR[2]} {APBTARGEXP6PADDR[3]} {APBTARGEXP6PADDR[4]} {APBTARGEXP6PADDR[5]} {APBTARGEXP6PADDR[6]} {APBTARGEXP6PADDR[7]} {APBTARGEXP6PADDR[8]} {APBTARGEXP6PADDR[9]} {APBTARGEXP6PADDR[10]} {APBTARGEXP6PADDR[11]} port APBQACTIVE output.right port APBTARGEXP4PSLVERR input.left port APBTARGEXP4PENABLE output.right port CPU0HTMDHREADY output.right portBus INITEXP1HBURST input.left 3 {INITEXP1HBURST[0]} {INITEXP1HBURST[1]} {INITEXP1HBURST[2]} portBus APBTARGEXP11PADDR output.right 12 {APBTARGEXP11PADDR[0]} {APBTARGEXP11PADDR[1]} {APBTARGEXP11PADDR[2]} {APBTARGEXP11PADDR[3]} {APBTARGEXP11PADDR[4]} {APBTARGEXP11PADDR[5]} {APBTARGEXP11PADDR[6]} {APBTARGEXP11PADDR[7]} {APBTARGEXP11PADDR[8]} {APBTARGEXP11PADDR[9]} {APBTARGEXP11PADDR[10]} {APBTARGEXP11PADDR[11]} port TARGEXP1HREADYMUX output.right portBus APBTARGEXP3PADDR output.right 12 {APBTARGEXP3PADDR[0]} {APBTARGEXP3PADDR[1]} {APBTARGEXP3PADDR[2]} {APBTARGEXP3PADDR[3]} {APBTARGEXP3PADDR[4]} {APBTARGEXP3PADDR[5]} {APBTARGEXP3PADDR[6]} {APBTARGEXP3PADDR[7]} {APBTARGEXP3PADDR[8]} {APBTARGEXP3PADDR[9]} {APBTARGEXP3PADDR[10]} {APBTARGEXP3PADDR[11]} port SWCLKTCK input.left port TARGFLASH0HWRITE output.right port APBTARGEXP4PREADY input.left port APBTARGEXP7PWRITE output.right portBus INITEXP1HWUSER input.left 4 {INITEXP1HWUSER[0]} {INITEXP1HWUSER[1]} {INITEXP1HWUSER[2]} {INITEXP1HWUSER[3]} port CPU0RETAINn input.left port APBTARGEXP8PSEL output.right port APBTARGEXP10PSEL output.right portBus TARGEXP0HRUSER input.left 3 {TARGEXP0HRUSER[0]} {TARGEXP0HRUSER[1]} {TARGEXP0HRUSER[2]} port APBTARGEXP11PREADY input.left port CPU0CDBGPWRUPREQ output.right port APBTARGEXP14PWRITE output.right port APBTARGEXP2PSLVERR input.left portBus SRAM1ADDR output.right 13 {SRAM1ADDR[0]} {SRAM1ADDR[1]} {SRAM1ADDR[2]} {SRAM1ADDR[3]} {SRAM1ADDR[4]} {SRAM1ADDR[5]} {SRAM1ADDR[6]} {SRAM1ADDR[7]} {SRAM1ADDR[8]} {SRAM1ADDR[9]} {SRAM1ADDR[10]} {SRAM1ADDR[11]} {SRAM1ADDR[12]} portBus INITEXP1HPROT input.left 4 {INITEXP1HPROT[0]} {INITEXP1HPROT[1]} {INITEXP1HPROT[2]} {INITEXP1HPROT[3]} port APBTARGEXP2PENABLE output.right boxcolor 1
load symbol work.dut_wrapper(fast) v HIERGEN port fclk input.left portBus apbtargexp15pprot output.right 3 {apbtargexp15pprot[0]} {apbtargexp15pprot[1]} {apbtargexp15pprot[2]} portBus initexp0hwdata input.left 32 {initexp0hwdata[0]} {initexp0hwdata[1]} {initexp0hwdata[2]} {initexp0hwdata[3]} {initexp0hwdata[4]} {initexp0hwdata[5]} {initexp0hwdata[6]} {initexp0hwdata[7]} {initexp0hwdata[8]} {initexp0hwdata[9]} {initexp0hwdata[10]} {initexp0hwdata[11]} {initexp0hwdata[12]} {initexp0hwdata[13]} {initexp0hwdata[14]} {initexp0hwdata[15]} {initexp0hwdata[16]} {initexp0hwdata[17]} {initexp0hwdata[18]} {initexp0hwdata[19]} {initexp0hwdata[20]} {initexp0hwdata[21]} {initexp0hwdata[22]} {initexp0hwdata[23]} {initexp0hwdata[24]} {initexp0hwdata[25]} {initexp0hwdata[26]} {initexp0hwdata[27]} {initexp0hwdata[28]} {initexp0hwdata[29]} {initexp0hwdata[30]} {initexp0hwdata[31]} port apbtargexp6pslverr input.left portBus apbtargexp7pprot output.right 3 {apbtargexp7pprot[0]} {apbtargexp7pprot[1]} {apbtargexp7pprot[2]} port cpu0halted output.right port apbtargexp6penable output.right portBus apbtargexp12pprot output.right 3 {apbtargexp12pprot[0]} {apbtargexp12pprot[1]} {apbtargexp12pprot[2]} port apbtargexp3pready input.left port cpu0_isolaten input.left port initexp1exreq input.left portBus apbtargexp4pprot output.right 3 {apbtargexp4pprot[0]} {apbtargexp4pprot[1]} {apbtargexp4pprot[2]} port apbtargexp6pwrite output.right port apbtargexp10pready input.left portBus targexp1hwdata output.right 32 {targexp1hwdata[0]} {targexp1hwdata[1]} {targexp1hwdata[2]} {targexp1hwdata[3]} {targexp1hwdata[4]} {targexp1hwdata[5]} {targexp1hwdata[6]} {targexp1hwdata[7]} {targexp1hwdata[8]} {targexp1hwdata[9]} {targexp1hwdata[10]} {targexp1hwdata[11]} {targexp1hwdata[12]} {targexp1hwdata[13]} {targexp1hwdata[14]} {targexp1hwdata[15]} {targexp1hwdata[16]} {targexp1hwdata[17]} {targexp1hwdata[18]} {targexp1hwdata[19]} {targexp1hwdata[20]} {targexp1hwdata[21]} {targexp1hwdata[22]} {targexp1hwdata[23]} {targexp1hwdata[24]} {targexp1hwdata[25]} {targexp1hwdata[26]} {targexp1hwdata[27]} {targexp1hwdata[28]} {targexp1hwdata[29]} {targexp1hwdata[30]} {targexp1hwdata[31]} port apbtargexp13pwrite output.right portBus targexp1memattr output.right 2 {targexp1memattr[0]} {targexp1memattr[1]} port apbtargexp4pslverr input.left port cpu0_stclk input.left port apbtargexp4penable output.right port cpu0_fixmastertype input.left port apbtargexp2pready input.left port cpu0_sys_reset_n input.left portBus targexp0haddr output.right 32 {targexp0haddr[0]} {targexp0haddr[1]} {targexp0haddr[2]} {targexp0haddr[3]} {targexp0haddr[4]} {targexp0haddr[5]} {targexp0haddr[6]} {targexp0haddr[7]} {targexp0haddr[8]} {targexp0haddr[9]} {targexp0haddr[10]} {targexp0haddr[11]} {targexp0haddr[12]} {targexp0haddr[13]} {targexp0haddr[14]} {targexp0haddr[15]} {targexp0haddr[16]} {targexp0haddr[17]} {targexp0haddr[18]} {targexp0haddr[19]} {targexp0haddr[20]} {targexp0haddr[21]} {targexp0haddr[22]} {targexp0haddr[23]} {targexp0haddr[24]} {targexp0haddr[25]} {targexp0haddr[26]} {targexp0haddr[27]} {targexp0haddr[28]} {targexp0haddr[29]} {targexp0haddr[30]} {targexp0haddr[31]} port apbtargexp5pwrite output.right port cpu0_bigend input.left port apbtargexp7psel output.right port cpu0_dbgrestart input.left portBus targexp0hwdata output.right 32 {targexp0hwdata[0]} {targexp0hwdata[1]} {targexp0hwdata[2]} {targexp0hwdata[3]} {targexp0hwdata[4]} {targexp0hwdata[5]} {targexp0hwdata[6]} {targexp0hwdata[7]} {targexp0hwdata[8]} {targexp0hwdata[9]} {targexp0hwdata[10]} {targexp0hwdata[11]} {targexp0hwdata[12]} {targexp0hwdata[13]} {targexp0hwdata[14]} {targexp0hwdata[15]} {targexp0hwdata[16]} {targexp0hwdata[17]} {targexp0hwdata[18]} {targexp0hwdata[19]} {targexp0hwdata[20]} {targexp0hwdata[21]} {targexp0hwdata[22]} {targexp0hwdata[23]} {targexp0hwdata[24]} {targexp0hwdata[25]} {targexp0hwdata[26]} {targexp0hwdata[27]} {targexp0hwdata[28]} {targexp0hwdata[29]} {targexp0hwdata[30]} {targexp0hwdata[31]} port apbtargexp12pwrite output.right portBus sram1_addr output.right 13 {sram1_addr[0]} {sram1_addr[1]} {sram1_addr[2]} {sram1_addr[3]} {sram1_addr[4]} {sram1_addr[5]} {sram1_addr[6]} {sram1_addr[7]} {sram1_addr[8]} {sram1_addr[9]} {sram1_addr[10]} {sram1_addr[11]} {sram1_addr[12]} port JTAGNSW output.right port apbtargexp2pslverr input.left port apbtargexp2penable output.right portBus sram3_rdata input.left 32 {sram3_rdata[0]} {sram3_rdata[1]} {sram3_rdata[2]} {sram3_rdata[3]} {sram3_rdata[4]} {sram3_rdata[5]} {sram3_rdata[6]} {sram3_rdata[7]} {sram3_rdata[8]} {sram3_rdata[9]} {sram3_rdata[10]} {sram3_rdata[11]} {sram3_rdata[12]} {sram3_rdata[13]} {sram3_rdata[14]} {sram3_rdata[15]} {sram3_rdata[16]} {sram3_rdata[17]} {sram3_rdata[18]} {sram3_rdata[19]} {sram3_rdata[20]} {sram3_rdata[21]} {sram3_rdata[22]} {sram3_rdata[23]} {sram3_rdata[24]} {sram3_rdata[25]} {sram3_rdata[26]} {sram3_rdata[27]} {sram3_rdata[28]} {sram3_rdata[29]} {sram3_rdata[30]} {sram3_rdata[31]} portBus apbtargexp8paddr output.right 12 {apbtargexp8paddr[0]} {apbtargexp8paddr[1]} {apbtargexp8paddr[2]} {apbtargexp8paddr[3]} {apbtargexp8paddr[4]} {apbtargexp8paddr[5]} {apbtargexp8paddr[6]} {apbtargexp8paddr[7]} {apbtargexp8paddr[8]} {apbtargexp8paddr[9]} {apbtargexp8paddr[10]} {apbtargexp8paddr[11]} portBus cpu0_stcalib input.left 26 {cpu0_stcalib[0]} {cpu0_stcalib[1]} {cpu0_stcalib[2]} {cpu0_stcalib[3]} {cpu0_stcalib[4]} {cpu0_stcalib[5]} {cpu0_stcalib[6]} {cpu0_stcalib[7]} {cpu0_stcalib[8]} {cpu0_stcalib[9]} {cpu0_stcalib[10]} {cpu0_stcalib[11]} {cpu0_stcalib[12]} {cpu0_stcalib[13]} {cpu0_stcalib[14]} {cpu0_stcalib[15]} {cpu0_stcalib[16]} {cpu0_stcalib[17]} {cpu0_stcalib[18]} {cpu0_stcalib[19]} {cpu0_stcalib[20]} {cpu0_stcalib[21]} {cpu0_stcalib[22]} {cpu0_stcalib[23]} {cpu0_stcalib[24]} {cpu0_stcalib[25]} portBus initexp1memattr input.left 2 {initexp1memattr[0]} {initexp1memattr[1]} portBus apbtargexp13paddr output.right 12 {apbtargexp13paddr[0]} {apbtargexp13paddr[1]} {apbtargexp13paddr[2]} {apbtargexp13paddr[3]} {apbtargexp13paddr[4]} {apbtargexp13paddr[5]} {apbtargexp13paddr[6]} {apbtargexp13paddr[7]} {apbtargexp13paddr[8]} {apbtargexp13paddr[9]} {apbtargexp13paddr[10]} {apbtargexp13paddr[11]} port apbtargexp4pwrite output.right port sys_reset_n input.left portBus apbtargexp5paddr output.right 12 {apbtargexp5paddr[0]} {apbtargexp5paddr[1]} {apbtargexp5paddr[2]} {apbtargexp5paddr[3]} {apbtargexp5paddr[4]} {apbtargexp5paddr[5]} {apbtargexp5paddr[6]} {apbtargexp5paddr[7]} {apbtargexp5paddr[8]} {apbtargexp5paddr[9]} {apbtargexp5paddr[10]} {apbtargexp5paddr[11]} portBus cpu0tsvalueb output.right 48 {cpu0tsvalueb[0]} {cpu0tsvalueb[1]} {cpu0tsvalueb[2]} {cpu0tsvalueb[3]} {cpu0tsvalueb[4]} {cpu0tsvalueb[5]} {cpu0tsvalueb[6]} {cpu0tsvalueb[7]} {cpu0tsvalueb[8]} {cpu0tsvalueb[9]} {cpu0tsvalueb[10]} {cpu0tsvalueb[11]} {cpu0tsvalueb[12]} {cpu0tsvalueb[13]} {cpu0tsvalueb[14]} {cpu0tsvalueb[15]} {cpu0tsvalueb[16]} {cpu0tsvalueb[17]} {cpu0tsvalueb[18]} {cpu0tsvalueb[19]} {cpu0tsvalueb[20]} {cpu0tsvalueb[21]} {cpu0tsvalueb[22]} {cpu0tsvalueb[23]} {cpu0tsvalueb[24]} {cpu0tsvalueb[25]} {cpu0tsvalueb[26]} {cpu0tsvalueb[27]} {cpu0tsvalueb[28]} {cpu0tsvalueb[29]} {cpu0tsvalueb[30]} {cpu0tsvalueb[31]} {cpu0tsvalueb[32]} {cpu0tsvalueb[33]} {cpu0tsvalueb[34]} {cpu0tsvalueb[35]} {cpu0tsvalueb[36]} {cpu0tsvalueb[37]} {cpu0tsvalueb[38]} {cpu0tsvalueb[39]} {cpu0tsvalueb[40]} {cpu0tsvalueb[41]} {cpu0tsvalueb[42]} {cpu0tsvalueb[43]} {cpu0tsvalueb[44]} {cpu0tsvalueb[45]} {cpu0tsvalueb[46]} {cpu0tsvalueb[47]} port targexp0exreq output.right portBus apbtargexp10paddr output.right 12 {apbtargexp10paddr[0]} {apbtargexp10paddr[1]} {apbtargexp10paddr[2]} {apbtargexp10paddr[3]} {apbtargexp10paddr[4]} {apbtargexp10paddr[5]} {apbtargexp10paddr[6]} {apbtargexp10paddr[7]} {apbtargexp10paddr[8]} {apbtargexp10paddr[9]} {apbtargexp10paddr[10]} {apbtargexp10paddr[11]} port apbtargexp15pslverr input.left port apbtargexp11pwrite output.right port apbtargexp15penable output.right portBus apbtargexp2paddr output.right 12 {apbtargexp2paddr[0]} {apbtargexp2paddr[1]} {apbtargexp2paddr[2]} {apbtargexp2paddr[3]} {apbtargexp2paddr[4]} {apbtargexp2paddr[5]} {apbtargexp2paddr[6]} {apbtargexp2paddr[7]} {apbtargexp2paddr[8]} {apbtargexp2paddr[9]} {apbtargexp2paddr[10]} {apbtargexp2paddr[11]} port flash_err_o output.right port initexp1hready output.right portBus sram2_rdata input.left 32 {sram2_rdata[0]} {sram2_rdata[1]} {sram2_rdata[2]} {sram2_rdata[3]} {sram2_rdata[4]} {sram2_rdata[5]} {sram2_rdata[6]} {sram2_rdata[7]} {sram2_rdata[8]} {sram2_rdata[9]} {sram2_rdata[10]} {sram2_rdata[11]} {sram2_rdata[12]} {sram2_rdata[13]} {sram2_rdata[14]} {sram2_rdata[15]} {sram2_rdata[16]} {sram2_rdata[17]} {sram2_rdata[18]} {sram2_rdata[19]} {sram2_rdata[20]} {sram2_rdata[21]} {sram2_rdata[22]} {sram2_rdata[23]} {sram2_rdata[24]} {sram2_rdata[25]} {sram2_rdata[26]} {sram2_rdata[27]} {sram2_rdata[28]} {sram2_rdata[29]} {sram2_rdata[30]} {sram2_rdata[31]} port initexp1hresp output.right port apbtargexp3pwrite output.right port apbtargexp4psel output.right portBus sram1_wren output.right 4 {sram1_wren[0]} {sram1_wren[1]} {sram1_wren[2]} {sram1_wren[3]} portBus apbtargexp15pstrb output.right 4 {apbtargexp15pstrb[0]} {apbtargexp15pstrb[1]} {apbtargexp15pstrb[2]} {apbtargexp15pstrb[3]} port apbtargexp13pslverr input.left portBus apbtargexp7pstrb output.right 4 {apbtargexp7pstrb[0]} {apbtargexp7pstrb[1]} {apbtargexp7pstrb[2]} {apbtargexp7pstrb[3]} port apbtargexp13penable output.right port apbtargexp10pwrite output.right portBus apbtargexp12pstrb output.right 4 {apbtargexp12pstrb[0]} {apbtargexp12pstrb[1]} {apbtargexp12pstrb[2]} {apbtargexp12pstrb[3]} portBus apbtargexp4pstrb output.right 4 {apbtargexp4pstrb[0]} {apbtargexp4pstrb[1]} {apbtargexp4pstrb[2]} {apbtargexp4pstrb[3]} port cpu0_mpudisable input.left port initexp0hready output.right portBus sram1_rdata input.left 32 {sram1_rdata[0]} {sram1_rdata[1]} {sram1_rdata[2]} {sram1_rdata[3]} {sram1_rdata[4]} {sram1_rdata[5]} {sram1_rdata[6]} {sram1_rdata[7]} {sram1_rdata[8]} {sram1_rdata[9]} {sram1_rdata[10]} {sram1_rdata[11]} {sram1_rdata[12]} {sram1_rdata[13]} {sram1_rdata[14]} {sram1_rdata[15]} {sram1_rdata[16]} {sram1_rdata[17]} {sram1_rdata[18]} {sram1_rdata[19]} {sram1_rdata[20]} {sram1_rdata[21]} {sram1_rdata[22]} {sram1_rdata[23]} {sram1_rdata[24]} {sram1_rdata[25]} {sram1_rdata[26]} {sram1_rdata[27]} {sram1_rdata[28]} {sram1_rdata[29]} {sram1_rdata[30]} {sram1_rdata[31]} port apbtargexp14psel output.right port cpu0_retainn input.left port TDI input.left port apbtargexp2pwrite output.right port cpu0_rxev input.left port cpu0_lockup input.left portBus sram3_wdata output.right 32 {sram3_wdata[0]} {sram3_wdata[1]} {sram3_wdata[2]} {sram3_wdata[3]} {sram3_wdata[4]} {sram3_wdata[5]} {sram3_wdata[6]} {sram3_wdata[7]} {sram3_wdata[8]} {sram3_wdata[9]} {sram3_wdata[10]} {sram3_wdata[11]} {sram3_wdata[12]} {sram3_wdata[13]} {sram3_wdata[14]} {sram3_wdata[15]} {sram3_wdata[16]} {sram3_wdata[17]} {sram3_wdata[18]} {sram3_wdata[19]} {sram3_wdata[20]} {sram3_wdata[21]} {sram3_wdata[22]} {sram3_wdata[23]} {sram3_wdata[24]} {sram3_wdata[25]} {sram3_wdata[26]} {sram3_wdata[27]} {sram3_wdata[28]} {sram3_wdata[29]} {sram3_wdata[30]} {sram3_wdata[31]} port apbtargexp11pslverr input.left port targexp0hsel output.right port apbtargexp11penable output.right port TDO output.right port targexp0hreadyout input.left portBus targexp1hprot output.right 4 {targexp1hprot[0]} {targexp1hprot[1]} {targexp1hprot[2]} {targexp1hprot[3]} portBus cpu0wicsense output.right 67 {cpu0wicsense[0]} {cpu0wicsense[1]} {cpu0wicsense[2]} {cpu0wicsense[3]} {cpu0wicsense[4]} {cpu0wicsense[5]} {cpu0wicsense[6]} {cpu0wicsense[7]} {cpu0wicsense[8]} {cpu0wicsense[9]} {cpu0wicsense[10]} {cpu0wicsense[11]} {cpu0wicsense[12]} {cpu0wicsense[13]} {cpu0wicsense[14]} {cpu0wicsense[15]} {cpu0wicsense[16]} {cpu0wicsense[17]} {cpu0wicsense[18]} {cpu0wicsense[19]} {cpu0wicsense[20]} {cpu0wicsense[21]} {cpu0wicsense[22]} {cpu0wicsense[23]} {cpu0wicsense[24]} {cpu0wicsense[25]} {cpu0wicsense[26]} {cpu0wicsense[27]} {cpu0wicsense[28]} {cpu0wicsense[29]} {cpu0wicsense[30]} {cpu0wicsense[31]} {cpu0wicsense[32]} {cpu0wicsense[33]} {cpu0wicsense[34]} {cpu0wicsense[35]} {cpu0wicsense[36]} {cpu0wicsense[37]} {cpu0wicsense[38]} {cpu0wicsense[39]} {cpu0wicsense[40]} {cpu0wicsense[41]} {cpu0wicsense[42]} {cpu0wicsense[43]} {cpu0wicsense[44]} {cpu0wicsense[45]} {cpu0wicsense[46]} {cpu0wicsense[47]} {cpu0wicsense[48]} {cpu0wicsense[49]} {cpu0wicsense[50]} {cpu0wicsense[51]} {cpu0wicsense[52]} {cpu0wicsense[53]} {cpu0wicsense[54]} {cpu0wicsense[55]} {cpu0wicsense[56]} {cpu0wicsense[57]} {cpu0wicsense[58]} {cpu0wicsense[59]} {cpu0wicsense[60]} {cpu0wicsense[61]} {cpu0wicsense[62]} {cpu0wicsense[63]} {cpu0wicsense[64]} {cpu0wicsense[65]} {cpu0wicsense[66]} portBus apbtargexp9prdata input.left 32 {apbtargexp9prdata[0]} {apbtargexp9prdata[1]} {apbtargexp9prdata[2]} {apbtargexp9prdata[3]} {apbtargexp9prdata[4]} {apbtargexp9prdata[5]} {apbtargexp9prdata[6]} {apbtargexp9prdata[7]} {apbtargexp9prdata[8]} {apbtargexp9prdata[9]} {apbtargexp9prdata[10]} {apbtargexp9prdata[11]} {apbtargexp9prdata[12]} {apbtargexp9prdata[13]} {apbtargexp9prdata[14]} {apbtargexp9prdata[15]} {apbtargexp9prdata[16]} {apbtargexp9prdata[17]} {apbtargexp9prdata[18]} {apbtargexp9prdata[19]} {apbtargexp9prdata[20]} {apbtargexp9prdata[21]} {apbtargexp9prdata[22]} {apbtargexp9prdata[23]} {apbtargexp9prdata[24]} {apbtargexp9prdata[25]} {apbtargexp9prdata[26]} {apbtargexp9prdata[27]} {apbtargexp9prdata[28]} {apbtargexp9prdata[29]} {apbtargexp9prdata[30]} {apbtargexp9prdata[31]} portBus initexp0haddr input.left 32 {initexp0haddr[0]} {initexp0haddr[1]} {initexp0haddr[2]} {initexp0haddr[3]} {initexp0haddr[4]} {initexp0haddr[5]} {initexp0haddr[6]} {initexp0haddr[7]} {initexp0haddr[8]} {initexp0haddr[9]} {initexp0haddr[10]} {initexp0haddr[11]} {initexp0haddr[12]} {initexp0haddr[13]} {initexp0haddr[14]} {initexp0haddr[15]} {initexp0haddr[16]} {initexp0haddr[17]} {initexp0haddr[18]} {initexp0haddr[19]} {initexp0haddr[20]} {initexp0haddr[21]} {initexp0haddr[22]} {initexp0haddr[23]} {initexp0haddr[24]} {initexp0haddr[25]} {initexp0haddr[26]} {initexp0haddr[27]} {initexp0haddr[28]} {initexp0haddr[29]} {initexp0haddr[30]} {initexp0haddr[31]} port initexp0hsel input.left port cpu0_wicenreq input.left portBus sram0_rdata input.left 32 {sram0_rdata[0]} {sram0_rdata[1]} {sram0_rdata[2]} {sram0_rdata[3]} {sram0_rdata[4]} {sram0_rdata[5]} {sram0_rdata[6]} {sram0_rdata[7]} {sram0_rdata[8]} {sram0_rdata[9]} {sram0_rdata[10]} {sram0_rdata[11]} {sram0_rdata[12]} {sram0_rdata[13]} {sram0_rdata[14]} {sram0_rdata[15]} {sram0_rdata[16]} {sram0_rdata[17]} {sram0_rdata[18]} {sram0_rdata[19]} {sram0_rdata[20]} {sram0_rdata[21]} {sram0_rdata[22]} {sram0_rdata[23]} {sram0_rdata[24]} {sram0_rdata[25]} {sram0_rdata[26]} {sram0_rdata[27]} {sram0_rdata[28]} {sram0_rdata[29]} {sram0_rdata[30]} {sram0_rdata[31]} portBus targexp1hsize output.right 3 {targexp1hsize[0]} {targexp1hsize[1]} {targexp1hsize[2]} portBus TRACEDATA output.right 4 {TRACEDATA[0]} {TRACEDATA[1]} {TRACEDATA[2]} {TRACEDATA[3]} portBus apbtargexp9pprot output.right 3 {apbtargexp9pprot[0]} {apbtargexp9pprot[1]} {apbtargexp9pprot[2]} port targexp0hresp input.left portBus sram2_wdata output.right 32 {sram2_wdata[0]} {sram2_wdata[1]} {sram2_wdata[2]} {sram2_wdata[3]} {sram2_wdata[4]} {sram2_wdata[5]} {sram2_wdata[6]} {sram2_wdata[7]} {sram2_wdata[8]} {sram2_wdata[9]} {sram2_wdata[10]} {sram2_wdata[11]} {sram2_wdata[12]} {sram2_wdata[13]} {sram2_wdata[14]} {sram2_wdata[15]} {sram2_wdata[16]} {sram2_wdata[17]} {sram2_wdata[18]} {sram2_wdata[19]} {sram2_wdata[20]} {sram2_wdata[21]} {sram2_wdata[22]} {sram2_wdata[23]} {sram2_wdata[24]} {sram2_wdata[25]} {sram2_wdata[26]} {sram2_wdata[27]} {sram2_wdata[28]} {sram2_wdata[29]} {sram2_wdata[30]} {sram2_wdata[31]} portBus targexp0hmaster output.right 4 {targexp0hmaster[0]} {targexp0hmaster[1]} {targexp0hmaster[2]} {targexp0hmaster[3]} portBus apbtargexp14pprot output.right 3 {apbtargexp14pprot[0]} {apbtargexp14pprot[1]} {apbtargexp14pprot[2]} portBus apbtargexp6pprot output.right 3 {apbtargexp6pprot[0]} {apbtargexp6pprot[1]} {apbtargexp6pprot[2]} portBus apbtargexp8prdata input.left 32 {apbtargexp8prdata[0]} {apbtargexp8prdata[1]} {apbtargexp8prdata[2]} {apbtargexp8prdata[3]} {apbtargexp8prdata[4]} {apbtargexp8prdata[5]} {apbtargexp8prdata[6]} {apbtargexp8prdata[7]} {apbtargexp8prdata[8]} {apbtargexp8prdata[9]} {apbtargexp8prdata[10]} {apbtargexp8prdata[11]} {apbtargexp8prdata[12]} {apbtargexp8prdata[13]} {apbtargexp8prdata[14]} {apbtargexp8prdata[15]} {apbtargexp8prdata[16]} {apbtargexp8prdata[17]} {apbtargexp8prdata[18]} {apbtargexp8prdata[19]} {apbtargexp8prdata[20]} {apbtargexp8prdata[21]} {apbtargexp8prdata[22]} {apbtargexp8prdata[23]} {apbtargexp8prdata[24]} {apbtargexp8prdata[25]} {apbtargexp8prdata[26]} {apbtargexp8prdata[27]} {apbtargexp8prdata[28]} {apbtargexp8prdata[29]} {apbtargexp8prdata[30]} {apbtargexp8prdata[31]} port apbtargexp9psel output.right port apbtargexp11psel output.right port initexp1hwrite input.left portBus apbtargexp11pprot output.right 3 {apbtargexp11pprot[0]} {apbtargexp11pprot[1]} {apbtargexp11pprot[2]} portBus apbtargexp3pprot output.right 3 {apbtargexp3pprot[0]} {apbtargexp3pprot[1]} {apbtargexp3pprot[2]} port initexp0exreq input.left port initexp0hmastlock input.left portBus apbtargexp15prdata input.left 32 {apbtargexp15prdata[0]} {apbtargexp15prdata[1]} {apbtargexp15prdata[2]} {apbtargexp15prdata[3]} {apbtargexp15prdata[4]} {apbtargexp15prdata[5]} {apbtargexp15prdata[6]} {apbtargexp15prdata[7]} {apbtargexp15prdata[8]} {apbtargexp15prdata[9]} {apbtargexp15prdata[10]} {apbtargexp15prdata[11]} {apbtargexp15prdata[12]} {apbtargexp15prdata[13]} {apbtargexp15prdata[14]} {apbtargexp15prdata[15]} {apbtargexp15prdata[16]} {apbtargexp15prdata[17]} {apbtargexp15prdata[18]} {apbtargexp15prdata[19]} {apbtargexp15prdata[20]} {apbtargexp15prdata[21]} {apbtargexp15prdata[22]} {apbtargexp15prdata[23]} {apbtargexp15prdata[24]} {apbtargexp15prdata[25]} {apbtargexp15prdata[26]} {apbtargexp15prdata[27]} {apbtargexp15prdata[28]} {apbtargexp15prdata[29]} {apbtargexp15prdata[30]} {apbtargexp15prdata[31]} portBus cpu0_intisr input.left 240 {cpu0_intisr[0]} {cpu0_intisr[1]} {cpu0_intisr[2]} {cpu0_intisr[3]} {cpu0_intisr[4]} {cpu0_intisr[5]} {cpu0_intisr[6]} {cpu0_intisr[7]} {cpu0_intisr[8]} {cpu0_intisr[9]} {cpu0_intisr[10]} {cpu0_intisr[11]} {cpu0_intisr[12]} {cpu0_intisr[13]} {cpu0_intisr[14]} {cpu0_intisr[15]} {cpu0_intisr[16]} {cpu0_intisr[17]} {cpu0_intisr[18]} {cpu0_intisr[19]} {cpu0_intisr[20]} {cpu0_intisr[21]} {cpu0_intisr[22]} {cpu0_intisr[23]} {cpu0_intisr[24]} {cpu0_intisr[25]} {cpu0_intisr[26]} {cpu0_intisr[27]} {cpu0_intisr[28]} {cpu0_intisr[29]} {cpu0_intisr[30]} {cpu0_intisr[31]} {cpu0_intisr[32]} {cpu0_intisr[33]} {cpu0_intisr[34]} {cpu0_intisr[35]} {cpu0_intisr[36]} {cpu0_intisr[37]} {cpu0_intisr[38]} {cpu0_intisr[39]} {cpu0_intisr[40]} {cpu0_intisr[41]} {cpu0_intisr[42]} {cpu0_intisr[43]} {cpu0_intisr[44]} {cpu0_intisr[45]} {cpu0_intisr[46]} {cpu0_intisr[47]} {cpu0_intisr[48]} {cpu0_intisr[49]} {cpu0_intisr[50]} {cpu0_intisr[51]} {cpu0_intisr[52]} {cpu0_intisr[53]} {cpu0_intisr[54]} {cpu0_intisr[55]} {cpu0_intisr[56]} {cpu0_intisr[57]} {cpu0_intisr[58]} {cpu0_intisr[59]} {cpu0_intisr[60]} {cpu0_intisr[61]} {cpu0_intisr[62]} {cpu0_intisr[63]} {cpu0_intisr[64]} {cpu0_intisr[65]} {cpu0_intisr[66]} {cpu0_intisr[67]} {cpu0_intisr[68]} {cpu0_intisr[69]} {cpu0_intisr[70]} {cpu0_intisr[71]} {cpu0_intisr[72]} {cpu0_intisr[73]} {cpu0_intisr[74]} {cpu0_intisr[75]} {cpu0_intisr[76]} {cpu0_intisr[77]} {cpu0_intisr[78]} {cpu0_intisr[79]} {cpu0_intisr[80]} {cpu0_intisr[81]} {cpu0_intisr[82]} {cpu0_intisr[83]} {cpu0_intisr[84]} {cpu0_intisr[85]} {cpu0_intisr[86]} {cpu0_intisr[87]} {cpu0_intisr[88]} {cpu0_intisr[89]} {cpu0_intisr[90]} {cpu0_intisr[91]} {cpu0_intisr[92]} {cpu0_intisr[93]} {cpu0_intisr[94]} {cpu0_intisr[95]} {cpu0_intisr[96]} {cpu0_intisr[97]} {cpu0_intisr[98]} {cpu0_intisr[99]} {cpu0_intisr[100]} {cpu0_intisr[101]} {cpu0_intisr[102]} {cpu0_intisr[103]} {cpu0_intisr[104]} {cpu0_intisr[105]} {cpu0_intisr[106]} {cpu0_intisr[107]} {cpu0_intisr[108]} {cpu0_intisr[109]} {cpu0_intisr[110]} {cpu0_intisr[111]} {cpu0_intisr[112]} {cpu0_intisr[113]} {cpu0_intisr[114]} {cpu0_intisr[115]} {cpu0_intisr[116]} {cpu0_intisr[117]} {cpu0_intisr[118]} {cpu0_intisr[119]} {cpu0_intisr[120]} {cpu0_intisr[121]} {cpu0_intisr[122]} {cpu0_intisr[123]} {cpu0_intisr[124]} {cpu0_intisr[125]} {cpu0_intisr[126]} {cpu0_intisr[127]} {cpu0_intisr[128]} {cpu0_intisr[129]} {cpu0_intisr[130]} {cpu0_intisr[131]} {cpu0_intisr[132]} {cpu0_intisr[133]} {cpu0_intisr[134]} {cpu0_intisr[135]} {cpu0_intisr[136]} {cpu0_intisr[137]} {cpu0_intisr[138]} {cpu0_intisr[139]} {cpu0_intisr[140]} {cpu0_intisr[141]} {cpu0_intisr[142]} {cpu0_intisr[143]} {cpu0_intisr[144]} {cpu0_intisr[145]} {cpu0_intisr[146]} {cpu0_intisr[147]} {cpu0_intisr[148]} {cpu0_intisr[149]} {cpu0_intisr[150]} {cpu0_intisr[151]} {cpu0_intisr[152]} {cpu0_intisr[153]} {cpu0_intisr[154]} {cpu0_intisr[155]} {cpu0_intisr[156]} {cpu0_intisr[157]} {cpu0_intisr[158]} {cpu0_intisr[159]} {cpu0_intisr[160]} {cpu0_intisr[161]} {cpu0_intisr[162]} {cpu0_intisr[163]} {cpu0_intisr[164]} {cpu0_intisr[165]} {cpu0_intisr[166]} {cpu0_intisr[167]} {cpu0_intisr[168]} {cpu0_intisr[169]} {cpu0_intisr[170]} {cpu0_intisr[171]} {cpu0_intisr[172]} {cpu0_intisr[173]} {cpu0_intisr[174]} {cpu0_intisr[175]} {cpu0_intisr[176]} {cpu0_intisr[177]} {cpu0_intisr[178]} {cpu0_intisr[179]} {cpu0_intisr[180]} {cpu0_intisr[181]} {cpu0_intisr[182]} {cpu0_intisr[183]} {cpu0_intisr[184]} {cpu0_intisr[185]} {cpu0_intisr[186]} {cpu0_intisr[187]} {cpu0_intisr[188]} {cpu0_intisr[189]} {cpu0_intisr[190]} {cpu0_intisr[191]} {cpu0_intisr[192]} {cpu0_intisr[193]} {cpu0_intisr[194]} {cpu0_intisr[195]} {cpu0_intisr[196]} {cpu0_intisr[197]} {cpu0_intisr[198]} {cpu0_intisr[199]} {cpu0_intisr[200]} {cpu0_intisr[201]} {cpu0_intisr[202]} {cpu0_intisr[203]} {cpu0_intisr[204]} {cpu0_intisr[205]} {cpu0_intisr[206]} {cpu0_intisr[207]} {cpu0_intisr[208]} {cpu0_intisr[209]} {cpu0_intisr[210]} {cpu0_intisr[211]} {cpu0_intisr[212]} {cpu0_intisr[213]} {cpu0_intisr[214]} {cpu0_intisr[215]} {cpu0_intisr[216]} {cpu0_intisr[217]} {cpu0_intisr[218]} {cpu0_intisr[219]} {cpu0_intisr[220]} {cpu0_intisr[221]} {cpu0_intisr[222]} {cpu0_intisr[223]} {cpu0_intisr[224]} {cpu0_intisr[225]} {cpu0_intisr[226]} {cpu0_intisr[227]} {cpu0_intisr[228]} {cpu0_intisr[229]} {cpu0_intisr[230]} {cpu0_intisr[231]} {cpu0_intisr[232]} {cpu0_intisr[233]} {cpu0_intisr[234]} {cpu0_intisr[235]} {cpu0_intisr[236]} {cpu0_intisr[237]} {cpu0_intisr[238]} {cpu0_intisr[239]} port dftscanmode input.left portBus sram1_wdata output.right 32 {sram1_wdata[0]} {sram1_wdata[1]} {sram1_wdata[2]} {sram1_wdata[3]} {sram1_wdata[4]} {sram1_wdata[5]} {sram1_wdata[6]} {sram1_wdata[7]} {sram1_wdata[8]} {sram1_wdata[9]} {sram1_wdata[10]} {sram1_wdata[11]} {sram1_wdata[12]} {sram1_wdata[13]} {sram1_wdata[14]} {sram1_wdata[15]} {sram1_wdata[16]} {sram1_wdata[17]} {sram1_wdata[18]} {sram1_wdata[19]} {sram1_wdata[20]} {sram1_wdata[21]} {sram1_wdata[22]} {sram1_wdata[23]} {sram1_wdata[24]} {sram1_wdata[25]} {sram1_wdata[26]} {sram1_wdata[27]} {sram1_wdata[28]} {sram1_wdata[29]} {sram1_wdata[30]} {sram1_wdata[31]} port trcena output.right port cpu0cdbgpwrupack output.right port cpu0_dbgen input.left port targexp0hmastlock output.right portBus apbtargexp7prdata input.left 32 {apbtargexp7prdata[0]} {apbtargexp7prdata[1]} {apbtargexp7prdata[2]} {apbtargexp7prdata[3]} {apbtargexp7prdata[4]} {apbtargexp7prdata[5]} {apbtargexp7prdata[6]} {apbtargexp7prdata[7]} {apbtargexp7prdata[8]} {apbtargexp7prdata[9]} {apbtargexp7prdata[10]} {apbtargexp7prdata[11]} {apbtargexp7prdata[12]} {apbtargexp7prdata[13]} {apbtargexp7prdata[14]} {apbtargexp7prdata[15]} {apbtargexp7prdata[16]} {apbtargexp7prdata[17]} {apbtargexp7prdata[18]} {apbtargexp7prdata[19]} {apbtargexp7prdata[20]} {apbtargexp7prdata[21]} {apbtargexp7prdata[22]} {apbtargexp7prdata[23]} {apbtargexp7prdata[24]} {apbtargexp7prdata[25]} {apbtargexp7prdata[26]} {apbtargexp7prdata[27]} {apbtargexp7prdata[28]} {apbtargexp7prdata[29]} {apbtargexp7prdata[30]} {apbtargexp7prdata[31]} port initexp0hwrite input.left port apbtargexp9pslverr input.left portBus initexp0hmaster input.left 4 {initexp0hmaster[0]} {initexp0hmaster[1]} {initexp0hmaster[2]} {initexp0hmaster[3]} port apbtargexp9penable output.right portBus apbtargexp14prdata input.left 32 {apbtargexp14prdata[0]} {apbtargexp14prdata[1]} {apbtargexp14prdata[2]} {apbtargexp14prdata[3]} {apbtargexp14prdata[4]} {apbtargexp14prdata[5]} {apbtargexp14prdata[6]} {apbtargexp14prdata[7]} {apbtargexp14prdata[8]} {apbtargexp14prdata[9]} {apbtargexp14prdata[10]} {apbtargexp14prdata[11]} {apbtargexp14prdata[12]} {apbtargexp14prdata[13]} {apbtargexp14prdata[14]} {apbtargexp14prdata[15]} {apbtargexp14prdata[16]} {apbtargexp14prdata[17]} {apbtargexp14prdata[18]} {apbtargexp14prdata[19]} {apbtargexp14prdata[20]} {apbtargexp14prdata[21]} {apbtargexp14prdata[22]} {apbtargexp14prdata[23]} {apbtargexp14prdata[24]} {apbtargexp14prdata[25]} {apbtargexp14prdata[26]} {apbtargexp14prdata[27]} {apbtargexp14prdata[28]} {apbtargexp14prdata[29]} {apbtargexp14prdata[30]} {apbtargexp14prdata[31]} portBus sram3_addr output.right 13 {sram3_addr[0]} {sram3_addr[1]} {sram3_addr[2]} {sram3_addr[3]} {sram3_addr[4]} {sram3_addr[5]} {sram3_addr[6]} {sram3_addr[7]} {sram3_addr[8]} {sram3_addr[9]} {sram3_addr[10]} {sram3_addr[11]} {sram3_addr[12]} portBus apbtargexp9pwdata output.right 32 {apbtargexp9pwdata[0]} {apbtargexp9pwdata[1]} {apbtargexp9pwdata[2]} {apbtargexp9pwdata[3]} {apbtargexp9pwdata[4]} {apbtargexp9pwdata[5]} {apbtargexp9pwdata[6]} {apbtargexp9pwdata[7]} {apbtargexp9pwdata[8]} {apbtargexp9pwdata[9]} {apbtargexp9pwdata[10]} {apbtargexp9pwdata[11]} {apbtargexp9pwdata[12]} {apbtargexp9pwdata[13]} {apbtargexp9pwdata[14]} {apbtargexp9pwdata[15]} {apbtargexp9pwdata[16]} {apbtargexp9pwdata[17]} {apbtargexp9pwdata[18]} {apbtargexp9pwdata[19]} {apbtargexp9pwdata[20]} {apbtargexp9pwdata[21]} {apbtargexp9pwdata[22]} {apbtargexp9pwdata[23]} {apbtargexp9pwdata[24]} {apbtargexp9pwdata[25]} {apbtargexp9pwdata[26]} {apbtargexp9pwdata[27]} {apbtargexp9pwdata[28]} {apbtargexp9pwdata[29]} {apbtargexp9pwdata[30]} {apbtargexp9pwdata[31]} portBus sram0_wdata output.right 32 {sram0_wdata[0]} {sram0_wdata[1]} {sram0_wdata[2]} {sram0_wdata[3]} {sram0_wdata[4]} {sram0_wdata[5]} {sram0_wdata[6]} {sram0_wdata[7]} {sram0_wdata[8]} {sram0_wdata[9]} {sram0_wdata[10]} {sram0_wdata[11]} {sram0_wdata[12]} {sram0_wdata[13]} {sram0_wdata[14]} {sram0_wdata[15]} {sram0_wdata[16]} {sram0_wdata[17]} {sram0_wdata[18]} {sram0_wdata[19]} {sram0_wdata[20]} {sram0_wdata[21]} {sram0_wdata[22]} {sram0_wdata[23]} {sram0_wdata[24]} {sram0_wdata[25]} {sram0_wdata[26]} {sram0_wdata[27]} {sram0_wdata[28]} {sram0_wdata[29]} {sram0_wdata[30]} {sram0_wdata[31]} portBus initexp1hruser output.right 3 {initexp1hruser[0]} {initexp1hruser[1]} {initexp1hruser[2]} portBus sram0_addr output.right 13 {sram0_addr[0]} {sram0_addr[1]} {sram0_addr[2]} {sram0_addr[3]} {sram0_addr[4]} {sram0_addr[5]} {sram0_addr[6]} {sram0_addr[7]} {sram0_addr[8]} {sram0_addr[9]} {sram0_addr[10]} {sram0_addr[11]} {sram0_addr[12]} port cpu0wicenack output.right port targexp1hwrite output.right portBus apbtargexp15paddr output.right 12 {apbtargexp15paddr[0]} {apbtargexp15paddr[1]} {apbtargexp15paddr[2]} {apbtargexp15paddr[3]} {apbtargexp15paddr[4]} {apbtargexp15paddr[5]} {apbtargexp15paddr[6]} {apbtargexp15paddr[7]} {apbtargexp15paddr[8]} {apbtargexp15paddr[9]} {apbtargexp15paddr[10]} {apbtargexp15paddr[11]} port apbtargexp6psel output.right portBus apbtargexp6prdata input.left 32 {apbtargexp6prdata[0]} {apbtargexp6prdata[1]} {apbtargexp6prdata[2]} {apbtargexp6prdata[3]} {apbtargexp6prdata[4]} {apbtargexp6prdata[5]} {apbtargexp6prdata[6]} {apbtargexp6prdata[7]} {apbtargexp6prdata[8]} {apbtargexp6prdata[9]} {apbtargexp6prdata[10]} {apbtargexp6prdata[11]} {apbtargexp6prdata[12]} {apbtargexp6prdata[13]} {apbtargexp6prdata[14]} {apbtargexp6prdata[15]} {apbtargexp6prdata[16]} {apbtargexp6prdata[17]} {apbtargexp6prdata[18]} {apbtargexp6prdata[19]} {apbtargexp6prdata[20]} {apbtargexp6prdata[21]} {apbtargexp6prdata[22]} {apbtargexp6prdata[23]} {apbtargexp6prdata[24]} {apbtargexp6prdata[25]} {apbtargexp6prdata[26]} {apbtargexp6prdata[27]} {apbtargexp6prdata[28]} {apbtargexp6prdata[29]} {apbtargexp6prdata[30]} {apbtargexp6prdata[31]} portBus apbtargexp7paddr output.right 12 {apbtargexp7paddr[0]} {apbtargexp7paddr[1]} {apbtargexp7paddr[2]} {apbtargexp7paddr[3]} {apbtargexp7paddr[4]} {apbtargexp7paddr[5]} {apbtargexp7paddr[6]} {apbtargexp7paddr[7]} {apbtargexp7paddr[8]} {apbtargexp7paddr[9]} {apbtargexp7paddr[10]} {apbtargexp7paddr[11]} port sram3_cs output.right port apbtargexp7pslverr input.left portBus apbtargexp12paddr output.right 12 {apbtargexp12paddr[0]} {apbtargexp12paddr[1]} {apbtargexp12paddr[2]} {apbtargexp12paddr[3]} {apbtargexp12paddr[4]} {apbtargexp12paddr[5]} {apbtargexp12paddr[6]} {apbtargexp12paddr[7]} {apbtargexp12paddr[8]} {apbtargexp12paddr[9]} {apbtargexp12paddr[10]} {apbtargexp12paddr[11]} port apbtargexp7penable output.right portBus apbtargexp4paddr output.right 12 {apbtargexp4paddr[0]} {apbtargexp4paddr[1]} {apbtargexp4paddr[2]} {apbtargexp4paddr[3]} {apbtargexp4paddr[4]} {apbtargexp4paddr[5]} {apbtargexp4paddr[6]} {apbtargexp4paddr[7]} {apbtargexp4paddr[8]} {apbtargexp4paddr[9]} {apbtargexp4paddr[10]} {apbtargexp4paddr[11]} portBus apbtargexp13prdata input.left 32 {apbtargexp13prdata[0]} {apbtargexp13prdata[1]} {apbtargexp13prdata[2]} {apbtargexp13prdata[3]} {apbtargexp13prdata[4]} {apbtargexp13prdata[5]} {apbtargexp13prdata[6]} {apbtargexp13prdata[7]} {apbtargexp13prdata[8]} {apbtargexp13prdata[9]} {apbtargexp13prdata[10]} {apbtargexp13prdata[11]} {apbtargexp13prdata[12]} {apbtargexp13prdata[13]} {apbtargexp13prdata[14]} {apbtargexp13prdata[15]} {apbtargexp13prdata[16]} {apbtargexp13prdata[17]} {apbtargexp13prdata[18]} {apbtargexp13prdata[19]} {apbtargexp13prdata[20]} {apbtargexp13prdata[21]} {apbtargexp13prdata[22]} {apbtargexp13prdata[23]} {apbtargexp13prdata[24]} {apbtargexp13prdata[25]} {apbtargexp13prdata[26]} {apbtargexp13prdata[27]} {apbtargexp13prdata[28]} {apbtargexp13prdata[29]} {apbtargexp13prdata[30]} {apbtargexp13prdata[31]} port dftse input.left portBus initexp1hprot input.left 4 {initexp1hprot[0]} {initexp1hprot[1]} {initexp1hprot[2]} {initexp1hprot[3]} portBus apbtargexp8pwdata output.right 32 {apbtargexp8pwdata[0]} {apbtargexp8pwdata[1]} {apbtargexp8pwdata[2]} {apbtargexp8pwdata[3]} {apbtargexp8pwdata[4]} {apbtargexp8pwdata[5]} {apbtargexp8pwdata[6]} {apbtargexp8pwdata[7]} {apbtargexp8pwdata[8]} {apbtargexp8pwdata[9]} {apbtargexp8pwdata[10]} {apbtargexp8pwdata[11]} {apbtargexp8pwdata[12]} {apbtargexp8pwdata[13]} {apbtargexp8pwdata[14]} {apbtargexp8pwdata[15]} {apbtargexp8pwdata[16]} {apbtargexp8pwdata[17]} {apbtargexp8pwdata[18]} {apbtargexp8pwdata[19]} {apbtargexp8pwdata[20]} {apbtargexp8pwdata[21]} {apbtargexp8pwdata[22]} {apbtargexp8pwdata[23]} {apbtargexp8pwdata[24]} {apbtargexp8pwdata[25]} {apbtargexp8pwdata[26]} {apbtargexp8pwdata[27]} {apbtargexp8pwdata[28]} {apbtargexp8pwdata[29]} {apbtargexp8pwdata[30]} {apbtargexp8pwdata[31]} portBus initexp0hruser output.right 3 {initexp0hruser[0]} {initexp0hruser[1]} {initexp0hruser[2]} port cpu0_edbgrq input.left portBus initexp1hsize input.left 3 {initexp1hsize[0]} {initexp1hsize[1]} {initexp1hsize[2]} portBus apbtargexp15pwdata output.right 32 {apbtargexp15pwdata[0]} {apbtargexp15pwdata[1]} {apbtargexp15pwdata[2]} {apbtargexp15pwdata[3]} {apbtargexp15pwdata[4]} {apbtargexp15pwdata[5]} {apbtargexp15pwdata[6]} {apbtargexp15pwdata[7]} {apbtargexp15pwdata[8]} {apbtargexp15pwdata[9]} {apbtargexp15pwdata[10]} {apbtargexp15pwdata[11]} {apbtargexp15pwdata[12]} {apbtargexp15pwdata[13]} {apbtargexp15pwdata[14]} {apbtargexp15pwdata[15]} {apbtargexp15pwdata[16]} {apbtargexp15pwdata[17]} {apbtargexp15pwdata[18]} {apbtargexp15pwdata[19]} {apbtargexp15pwdata[20]} {apbtargexp15pwdata[21]} {apbtargexp15pwdata[22]} {apbtargexp15pwdata[23]} {apbtargexp15pwdata[24]} {apbtargexp15pwdata[25]} {apbtargexp15pwdata[26]} {apbtargexp15pwdata[27]} {apbtargexp15pwdata[28]} {apbtargexp15pwdata[29]} {apbtargexp15pwdata[30]} {apbtargexp15pwdata[31]} port cpu0_sleepholdreqn input.left port targexp0hwrite output.right portBus apbtargexp5prdata input.left 32 {apbtargexp5prdata[0]} {apbtargexp5prdata[1]} {apbtargexp5prdata[2]} {apbtargexp5prdata[3]} {apbtargexp5prdata[4]} {apbtargexp5prdata[5]} {apbtargexp5prdata[6]} {apbtargexp5prdata[7]} {apbtargexp5prdata[8]} {apbtargexp5prdata[9]} {apbtargexp5prdata[10]} {apbtargexp5prdata[11]} {apbtargexp5prdata[12]} {apbtargexp5prdata[13]} {apbtargexp5prdata[14]} {apbtargexp5prdata[15]} {apbtargexp5prdata[16]} {apbtargexp5prdata[17]} {apbtargexp5prdata[18]} {apbtargexp5prdata[19]} {apbtargexp5prdata[20]} {apbtargexp5prdata[21]} {apbtargexp5prdata[22]} {apbtargexp5prdata[23]} {apbtargexp5prdata[24]} {apbtargexp5prdata[25]} {apbtargexp5prdata[26]} {apbtargexp5prdata[27]} {apbtargexp5prdata[28]} {apbtargexp5prdata[29]} {apbtargexp5prdata[30]} {apbtargexp5prdata[31]} portBus sram3_wren output.right 4 {sram3_wren[0]} {sram3_wren[1]} {sram3_wren[2]} {sram3_wren[3]} port apbtargexp5pslverr input.left port apbtargexp5penable output.right portBus apbtargexp9pstrb output.right 4 {apbtargexp9pstrb[0]} {apbtargexp9pstrb[1]} {apbtargexp9pstrb[2]} {apbtargexp9pstrb[3]} port initexp0hresp output.right portBus targexp1hruser input.left 3 {targexp1hruser[0]} {targexp1hruser[1]} {targexp1hruser[2]} portBus apbtargexp12prdata input.left 32 {apbtargexp12prdata[0]} {apbtargexp12prdata[1]} {apbtargexp12prdata[2]} {apbtargexp12prdata[3]} {apbtargexp12prdata[4]} {apbtargexp12prdata[5]} {apbtargexp12prdata[6]} {apbtargexp12prdata[7]} {apbtargexp12prdata[8]} {apbtargexp12prdata[9]} {apbtargexp12prdata[10]} {apbtargexp12prdata[11]} {apbtargexp12prdata[12]} {apbtargexp12prdata[13]} {apbtargexp12prdata[14]} {apbtargexp12prdata[15]} {apbtargexp12prdata[16]} {apbtargexp12prdata[17]} {apbtargexp12prdata[18]} {apbtargexp12prdata[19]} {apbtargexp12prdata[20]} {apbtargexp12prdata[21]} {apbtargexp12prdata[22]} {apbtargexp12prdata[23]} {apbtargexp12prdata[24]} {apbtargexp12prdata[25]} {apbtargexp12prdata[26]} {apbtargexp12prdata[27]} {apbtargexp12prdata[28]} {apbtargexp12prdata[29]} {apbtargexp12prdata[30]} {apbtargexp12prdata[31]} portBus sram0_wren output.right 4 {sram0_wren[0]} {sram0_wren[1]} {sram0_wren[2]} {sram0_wren[3]} portBus apbtargexp14pstrb output.right 4 {apbtargexp14pstrb[0]} {apbtargexp14pstrb[1]} {apbtargexp14pstrb[2]} {apbtargexp14pstrb[3]} portBus apbtargexp7pwdata output.right 32 {apbtargexp7pwdata[0]} {apbtargexp7pwdata[1]} {apbtargexp7pwdata[2]} {apbtargexp7pwdata[3]} {apbtargexp7pwdata[4]} {apbtargexp7pwdata[5]} {apbtargexp7pwdata[6]} {apbtargexp7pwdata[7]} {apbtargexp7pwdata[8]} {apbtargexp7pwdata[9]} {apbtargexp7pwdata[10]} {apbtargexp7pwdata[11]} {apbtargexp7pwdata[12]} {apbtargexp7pwdata[13]} {apbtargexp7pwdata[14]} {apbtargexp7pwdata[15]} {apbtargexp7pwdata[16]} {apbtargexp7pwdata[17]} {apbtargexp7pwdata[18]} {apbtargexp7pwdata[19]} {apbtargexp7pwdata[20]} {apbtargexp7pwdata[21]} {apbtargexp7pwdata[22]} {apbtargexp7pwdata[23]} {apbtargexp7pwdata[24]} {apbtargexp7pwdata[25]} {apbtargexp7pwdata[26]} {apbtargexp7pwdata[27]} {apbtargexp7pwdata[28]} {apbtargexp7pwdata[29]} {apbtargexp7pwdata[30]} {apbtargexp7pwdata[31]} portBus apbtargexp6pstrb output.right 4 {apbtargexp6pstrb[0]} {apbtargexp6pstrb[1]} {apbtargexp6pstrb[2]} {apbtargexp6pstrb[3]} port targexp1hreadyout input.left port cpu0_sysresetreq input.left portBus initexp1hburst input.left 3 {initexp1hburst[0]} {initexp1hburst[1]} {initexp1hburst[2]} port nTRST input.left portBus apbtargexp11pstrb output.right 4 {apbtargexp11pstrb[0]} {apbtargexp11pstrb[1]} {apbtargexp11pstrb[2]} {apbtargexp11pstrb[3]} portBus apbtargexp14pwdata output.right 32 {apbtargexp14pwdata[0]} {apbtargexp14pwdata[1]} {apbtargexp14pwdata[2]} {apbtargexp14pwdata[3]} {apbtargexp14pwdata[4]} {apbtargexp14pwdata[5]} {apbtargexp14pwdata[6]} {apbtargexp14pwdata[7]} {apbtargexp14pwdata[8]} {apbtargexp14pwdata[9]} {apbtargexp14pwdata[10]} {apbtargexp14pwdata[11]} {apbtargexp14pwdata[12]} {apbtargexp14pwdata[13]} {apbtargexp14pwdata[14]} {apbtargexp14pwdata[15]} {apbtargexp14pwdata[16]} {apbtargexp14pwdata[17]} {apbtargexp14pwdata[18]} {apbtargexp14pwdata[19]} {apbtargexp14pwdata[20]} {apbtargexp14pwdata[21]} {apbtargexp14pwdata[22]} {apbtargexp14pwdata[23]} {apbtargexp14pwdata[24]} {apbtargexp14pwdata[25]} {apbtargexp14pwdata[26]} {apbtargexp14pwdata[27]} {apbtargexp14pwdata[28]} {apbtargexp14pwdata[29]} {apbtargexp14pwdata[30]} {apbtargexp14pwdata[31]} portBus apbtargexp3pstrb output.right 4 {apbtargexp3pstrb[0]} {apbtargexp3pstrb[1]} {apbtargexp3pstrb[2]} {apbtargexp3pstrb[3]} portBus targexp0memattr output.right 2 {targexp0memattr[0]} {targexp0memattr[1]} port SWDO output.right port apbtargexp3psel output.right portBus apbtargexp4prdata input.left 32 {apbtargexp4prdata[0]} {apbtargexp4prdata[1]} {apbtargexp4prdata[2]} {apbtargexp4prdata[3]} {apbtargexp4prdata[4]} {apbtargexp4prdata[5]} {apbtargexp4prdata[6]} {apbtargexp4prdata[7]} {apbtargexp4prdata[8]} {apbtargexp4prdata[9]} {apbtargexp4prdata[10]} {apbtargexp4prdata[11]} {apbtargexp4prdata[12]} {apbtargexp4prdata[13]} {apbtargexp4prdata[14]} {apbtargexp4prdata[15]} {apbtargexp4prdata[16]} {apbtargexp4prdata[17]} {apbtargexp4prdata[18]} {apbtargexp4prdata[19]} {apbtargexp4prdata[20]} {apbtargexp4prdata[21]} {apbtargexp4prdata[22]} {apbtargexp4prdata[23]} {apbtargexp4prdata[24]} {apbtargexp4prdata[25]} {apbtargexp4prdata[26]} {apbtargexp4prdata[27]} {apbtargexp4prdata[28]} {apbtargexp4prdata[29]} {apbtargexp4prdata[30]} {apbtargexp4prdata[31]} port apbtargexp3pslverr input.left portBus initexp1hwuser input.left 4 {initexp1hwuser[0]} {initexp1hwuser[1]} {initexp1hwuser[2]} {initexp1hwuser[3]} port apbtargexp3penable output.right port TRACECLK output.right portBus targexp0hruser input.left 3 {targexp0hruser[0]} {targexp0hruser[1]} {targexp0hruser[2]} portBus apbtargexp11prdata input.left 32 {apbtargexp11prdata[0]} {apbtargexp11prdata[1]} {apbtargexp11prdata[2]} {apbtargexp11prdata[3]} {apbtargexp11prdata[4]} {apbtargexp11prdata[5]} {apbtargexp11prdata[6]} {apbtargexp11prdata[7]} {apbtargexp11prdata[8]} {apbtargexp11prdata[9]} {apbtargexp11prdata[10]} {apbtargexp11prdata[11]} {apbtargexp11prdata[12]} {apbtargexp11prdata[13]} {apbtargexp11prdata[14]} {apbtargexp11prdata[15]} {apbtargexp11prdata[16]} {apbtargexp11prdata[17]} {apbtargexp11prdata[18]} {apbtargexp11prdata[19]} {apbtargexp11prdata[20]} {apbtargexp11prdata[21]} {apbtargexp11prdata[22]} {apbtargexp11prdata[23]} {apbtargexp11prdata[24]} {apbtargexp11prdata[25]} {apbtargexp11prdata[26]} {apbtargexp11prdata[27]} {apbtargexp11prdata[28]} {apbtargexp11prdata[29]} {apbtargexp11prdata[30]} {apbtargexp11prdata[31]} portBus apbtargexp6pwdata output.right 32 {apbtargexp6pwdata[0]} {apbtargexp6pwdata[1]} {apbtargexp6pwdata[2]} {apbtargexp6pwdata[3]} {apbtargexp6pwdata[4]} {apbtargexp6pwdata[5]} {apbtargexp6pwdata[6]} {apbtargexp6pwdata[7]} {apbtargexp6pwdata[8]} {apbtargexp6pwdata[9]} {apbtargexp6pwdata[10]} {apbtargexp6pwdata[11]} {apbtargexp6pwdata[12]} {apbtargexp6pwdata[13]} {apbtargexp6pwdata[14]} {apbtargexp6pwdata[15]} {apbtargexp6pwdata[16]} {apbtargexp6pwdata[17]} {apbtargexp6pwdata[18]} {apbtargexp6pwdata[19]} {apbtargexp6pwdata[20]} {apbtargexp6pwdata[21]} {apbtargexp6pwdata[22]} {apbtargexp6pwdata[23]} {apbtargexp6pwdata[24]} {apbtargexp6pwdata[25]} {apbtargexp6pwdata[26]} {apbtargexp6pwdata[27]} {apbtargexp6pwdata[28]} {apbtargexp6pwdata[29]} {apbtargexp6pwdata[30]} {apbtargexp6pwdata[31]} port cpu0_cdbgpwrupreq input.left port apbtargexp13psel output.right portBus targexp0hprot output.right 4 {targexp0hprot[0]} {targexp0hprot[1]} {targexp0hprot[2]} {targexp0hprot[3]} portBus initexp0hburst input.left 3 {initexp0hburst[0]} {initexp0hburst[1]} {initexp0hburst[2]} port wdog_reset_req input.left port sram2_cs output.right portBus apbtargexp13pwdata output.right 32 {apbtargexp13pwdata[0]} {apbtargexp13pwdata[1]} {apbtargexp13pwdata[2]} {apbtargexp13pwdata[3]} {apbtargexp13pwdata[4]} {apbtargexp13pwdata[5]} {apbtargexp13pwdata[6]} {apbtargexp13pwdata[7]} {apbtargexp13pwdata[8]} {apbtargexp13pwdata[9]} {apbtargexp13pwdata[10]} {apbtargexp13pwdata[11]} {apbtargexp13pwdata[12]} {apbtargexp13pwdata[13]} {apbtargexp13pwdata[14]} {apbtargexp13pwdata[15]} {apbtargexp13pwdata[16]} {apbtargexp13pwdata[17]} {apbtargexp13pwdata[18]} {apbtargexp13pwdata[19]} {apbtargexp13pwdata[20]} {apbtargexp13pwdata[21]} {apbtargexp13pwdata[22]} {apbtargexp13pwdata[23]} {apbtargexp13pwdata[24]} {apbtargexp13pwdata[25]} {apbtargexp13pwdata[26]} {apbtargexp13pwdata[27]} {apbtargexp13pwdata[28]} {apbtargexp13pwdata[29]} {apbtargexp13pwdata[30]} {apbtargexp13pwdata[31]} portBus apbtargexp3prdata input.left 32 {apbtargexp3prdata[0]} {apbtargexp3prdata[1]} {apbtargexp3prdata[2]} {apbtargexp3prdata[3]} {apbtargexp3prdata[4]} {apbtargexp3prdata[5]} {apbtargexp3prdata[6]} {apbtargexp3prdata[7]} {apbtargexp3prdata[8]} {apbtargexp3prdata[9]} {apbtargexp3prdata[10]} {apbtargexp3prdata[11]} {apbtargexp3prdata[12]} {apbtargexp3prdata[13]} {apbtargexp3prdata[14]} {apbtargexp3prdata[15]} {apbtargexp3prdata[16]} {apbtargexp3prdata[17]} {apbtargexp3prdata[18]} {apbtargexp3prdata[19]} {apbtargexp3prdata[20]} {apbtargexp3prdata[21]} {apbtargexp3prdata[22]} {apbtargexp3prdata[23]} {apbtargexp3prdata[24]} {apbtargexp3prdata[25]} {apbtargexp3prdata[26]} {apbtargexp3prdata[27]} {apbtargexp3prdata[28]} {apbtargexp3prdata[29]} {apbtargexp3prdata[30]} {apbtargexp3prdata[31]} port cpu0_po_reset_n input.left portBus targexp0hsize output.right 3 {targexp0hsize[0]} {targexp0hsize[1]} {targexp0hsize[2]} portBus initexp0hwuser input.left 4 {initexp0hwuser[0]} {initexp0hwuser[1]} {initexp0hwuser[2]} {initexp0hwuser[3]} port initexp1hmastlock input.left port SWV output.right port targexp0hreadymux output.right portBus initexp0memattr input.left 2 {initexp0memattr[0]} {initexp0memattr[1]} portBus apbtargexp10prdata input.left 32 {apbtargexp10prdata[0]} {apbtargexp10prdata[1]} {apbtargexp10prdata[2]} {apbtargexp10prdata[3]} {apbtargexp10prdata[4]} {apbtargexp10prdata[5]} {apbtargexp10prdata[6]} {apbtargexp10prdata[7]} {apbtargexp10prdata[8]} {apbtargexp10prdata[9]} {apbtargexp10prdata[10]} {apbtargexp10prdata[11]} {apbtargexp10prdata[12]} {apbtargexp10prdata[13]} {apbtargexp10prdata[14]} {apbtargexp10prdata[15]} {apbtargexp10prdata[16]} {apbtargexp10prdata[17]} {apbtargexp10prdata[18]} {apbtargexp10prdata[19]} {apbtargexp10prdata[20]} {apbtargexp10prdata[21]} {apbtargexp10prdata[22]} {apbtargexp10prdata[23]} {apbtargexp10prdata[24]} {apbtargexp10prdata[25]} {apbtargexp10prdata[26]} {apbtargexp10prdata[27]} {apbtargexp10prdata[28]} {apbtargexp10prdata[29]} {apbtargexp10prdata[30]} {apbtargexp10prdata[31]} portBus apbtargexp8pprot output.right 3 {apbtargexp8pprot[0]} {apbtargexp8pprot[1]} {apbtargexp8pprot[2]} portBus targexp1hburst output.right 3 {targexp1hburst[0]} {targexp1hburst[1]} {targexp1hburst[2]} portBus apbtargexp5pwdata output.right 32 {apbtargexp5pwdata[0]} {apbtargexp5pwdata[1]} {apbtargexp5pwdata[2]} {apbtargexp5pwdata[3]} {apbtargexp5pwdata[4]} {apbtargexp5pwdata[5]} {apbtargexp5pwdata[6]} {apbtargexp5pwdata[7]} {apbtargexp5pwdata[8]} {apbtargexp5pwdata[9]} {apbtargexp5pwdata[10]} {apbtargexp5pwdata[11]} {apbtargexp5pwdata[12]} {apbtargexp5pwdata[13]} {apbtargexp5pwdata[14]} {apbtargexp5pwdata[15]} {apbtargexp5pwdata[16]} {apbtargexp5pwdata[17]} {apbtargexp5pwdata[18]} {apbtargexp5pwdata[19]} {apbtargexp5pwdata[20]} {apbtargexp5pwdata[21]} {apbtargexp5pwdata[22]} {apbtargexp5pwdata[23]} {apbtargexp5pwdata[24]} {apbtargexp5pwdata[25]} {apbtargexp5pwdata[26]} {apbtargexp5pwdata[27]} {apbtargexp5pwdata[28]} {apbtargexp5pwdata[29]} {apbtargexp5pwdata[30]} {apbtargexp5pwdata[31]} port apbtargexp9pready input.left port cpu0_niden input.left portBus apbtargexp13pprot output.right 3 {apbtargexp13pprot[0]} {apbtargexp13pprot[1]} {apbtargexp13pprot[2]} portBus apbtargexp5pprot output.right 3 {apbtargexp5pprot[0]} {apbtargexp5pprot[1]} {apbtargexp5pprot[2]} port apbtargexp14pslverr input.left portBus targexp1hwuser output.right 4 {targexp1hwuser[0]} {targexp1hwuser[1]} {targexp1hwuser[2]} {targexp1hwuser[3]} port targexp1hmastlock output.right portBus apbtargexp12pwdata output.right 32 {apbtargexp12pwdata[0]} {apbtargexp12pwdata[1]} {apbtargexp12pwdata[2]} {apbtargexp12pwdata[3]} {apbtargexp12pwdata[4]} {apbtargexp12pwdata[5]} {apbtargexp12pwdata[6]} {apbtargexp12pwdata[7]} {apbtargexp12pwdata[8]} {apbtargexp12pwdata[9]} {apbtargexp12pwdata[10]} {apbtargexp12pwdata[11]} {apbtargexp12pwdata[12]} {apbtargexp12pwdata[13]} {apbtargexp12pwdata[14]} {apbtargexp12pwdata[15]} {apbtargexp12pwdata[16]} {apbtargexp12pwdata[17]} {apbtargexp12pwdata[18]} {apbtargexp12pwdata[19]} {apbtargexp12pwdata[20]} {apbtargexp12pwdata[21]} {apbtargexp12pwdata[22]} {apbtargexp12pwdata[23]} {apbtargexp12pwdata[24]} {apbtargexp12pwdata[25]} {apbtargexp12pwdata[26]} {apbtargexp12pwdata[27]} {apbtargexp12pwdata[28]} {apbtargexp12pwdata[29]} {apbtargexp12pwdata[30]} {apbtargexp12pwdata[31]} port apbtargexp14penable output.right portBus apbtargexp10pprot output.right 3 {apbtargexp10pprot[0]} {apbtargexp10pprot[1]} {apbtargexp10pprot[2]} portBus apbtargexp2prdata input.left 32 {apbtargexp2prdata[0]} {apbtargexp2prdata[1]} {apbtargexp2prdata[2]} {apbtargexp2prdata[3]} {apbtargexp2prdata[4]} {apbtargexp2prdata[5]} {apbtargexp2prdata[6]} {apbtargexp2prdata[7]} {apbtargexp2prdata[8]} {apbtargexp2prdata[9]} {apbtargexp2prdata[10]} {apbtargexp2prdata[11]} {apbtargexp2prdata[12]} {apbtargexp2prdata[13]} {apbtargexp2prdata[14]} {apbtargexp2prdata[15]} {apbtargexp2prdata[16]} {apbtargexp2prdata[17]} {apbtargexp2prdata[18]} {apbtargexp2prdata[19]} {apbtargexp2prdata[20]} {apbtargexp2prdata[21]} {apbtargexp2prdata[22]} {apbtargexp2prdata[23]} {apbtargexp2prdata[24]} {apbtargexp2prdata[25]} {apbtargexp2prdata[26]} {apbtargexp2prdata[27]} {apbtargexp2prdata[28]} {apbtargexp2prdata[29]} {apbtargexp2prdata[30]} {apbtargexp2prdata[31]} portBus apbtargexp2pprot output.right 3 {apbtargexp2pprot[0]} {apbtargexp2pprot[1]} {apbtargexp2pprot[2]} port cpu0_intnmi input.left port apbtargexp8psel output.right portBus targexp0hburst output.right 3 {targexp0hburst[0]} {targexp0hburst[1]} {targexp0hburst[2]} port apbtargexp10psel output.right portBus apbtargexp4pwdata output.right 32 {apbtargexp4pwdata[0]} {apbtargexp4pwdata[1]} {apbtargexp4pwdata[2]} {apbtargexp4pwdata[3]} {apbtargexp4pwdata[4]} {apbtargexp4pwdata[5]} {apbtargexp4pwdata[6]} {apbtargexp4pwdata[7]} {apbtargexp4pwdata[8]} {apbtargexp4pwdata[9]} {apbtargexp4pwdata[10]} {apbtargexp4pwdata[11]} {apbtargexp4pwdata[12]} {apbtargexp4pwdata[13]} {apbtargexp4pwdata[14]} {apbtargexp4pwdata[15]} {apbtargexp4pwdata[16]} {apbtargexp4pwdata[17]} {apbtargexp4pwdata[18]} {apbtargexp4pwdata[19]} {apbtargexp4pwdata[20]} {apbtargexp4pwdata[21]} {apbtargexp4pwdata[22]} {apbtargexp4pwdata[23]} {apbtargexp4pwdata[24]} {apbtargexp4pwdata[25]} {apbtargexp4pwdata[26]} {apbtargexp4pwdata[27]} {apbtargexp4pwdata[28]} {apbtargexp4pwdata[29]} {apbtargexp4pwdata[30]} {apbtargexp4pwdata[31]} port apbtargexp8pready input.left portBus targexp1haddr output.right 32 {targexp1haddr[0]} {targexp1haddr[1]} {targexp1haddr[2]} {targexp1haddr[3]} {targexp1haddr[4]} {targexp1haddr[5]} {targexp1haddr[6]} {targexp1haddr[7]} {targexp1haddr[8]} {targexp1haddr[9]} {targexp1haddr[10]} {targexp1haddr[11]} {targexp1haddr[12]} {targexp1haddr[13]} {targexp1haddr[14]} {targexp1haddr[15]} {targexp1haddr[16]} {targexp1haddr[17]} {targexp1haddr[18]} {targexp1haddr[19]} {targexp1haddr[20]} {targexp1haddr[21]} {targexp1haddr[22]} {targexp1haddr[23]} {targexp1haddr[24]} {targexp1haddr[25]} {targexp1haddr[26]} {targexp1haddr[27]} {targexp1haddr[28]} {targexp1haddr[29]} {targexp1haddr[30]} {targexp1haddr[31]} port apbtargexp12pslverr input.left port apbtargexp12penable output.right portBus targexp0hwuser output.right 4 {targexp0hwuser[0]} {targexp0hwuser[1]} {targexp0hwuser[2]} {targexp0hwuser[3]} port initexp1exresp output.right portBus apbtargexp11pwdata output.right 32 {apbtargexp11pwdata[0]} {apbtargexp11pwdata[1]} {apbtargexp11pwdata[2]} {apbtargexp11pwdata[3]} {apbtargexp11pwdata[4]} {apbtargexp11pwdata[5]} {apbtargexp11pwdata[6]} {apbtargexp11pwdata[7]} {apbtargexp11pwdata[8]} {apbtargexp11pwdata[9]} {apbtargexp11pwdata[10]} {apbtargexp11pwdata[11]} {apbtargexp11pwdata[12]} {apbtargexp11pwdata[13]} {apbtargexp11pwdata[14]} {apbtargexp11pwdata[15]} {apbtargexp11pwdata[16]} {apbtargexp11pwdata[17]} {apbtargexp11pwdata[18]} {apbtargexp11pwdata[19]} {apbtargexp11pwdata[20]} {apbtargexp11pwdata[21]} {apbtargexp11pwdata[22]} {apbtargexp11pwdata[23]} {apbtargexp11pwdata[24]} {apbtargexp11pwdata[25]} {apbtargexp11pwdata[26]} {apbtargexp11pwdata[27]} {apbtargexp11pwdata[28]} {apbtargexp11pwdata[29]} {apbtargexp11pwdata[30]} {apbtargexp11pwdata[31]} port apbtargexp15pready input.left port initexp1hauser input.left portBus sram2_addr output.right 13 {sram2_addr[0]} {sram2_addr[1]} {sram2_addr[2]} {sram2_addr[3]} {sram2_addr[4]} {sram2_addr[5]} {sram2_addr[6]} {sram2_addr[7]} {sram2_addr[8]} {sram2_addr[9]} {sram2_addr[10]} {sram2_addr[11]} {sram2_addr[12]} port sram1_cs output.right portBus initexp1htrans input.left 2 {initexp1htrans[0]} {initexp1htrans[1]} portBus apbtargexp3pwdata output.right 32 {apbtargexp3pwdata[0]} {apbtargexp3pwdata[1]} {apbtargexp3pwdata[2]} {apbtargexp3pwdata[3]} {apbtargexp3pwdata[4]} {apbtargexp3pwdata[5]} {apbtargexp3pwdata[6]} {apbtargexp3pwdata[7]} {apbtargexp3pwdata[8]} {apbtargexp3pwdata[9]} {apbtargexp3pwdata[10]} {apbtargexp3pwdata[11]} {apbtargexp3pwdata[12]} {apbtargexp3pwdata[13]} {apbtargexp3pwdata[14]} {apbtargexp3pwdata[15]} {apbtargexp3pwdata[16]} {apbtargexp3pwdata[17]} {apbtargexp3pwdata[18]} {apbtargexp3pwdata[19]} {apbtargexp3pwdata[20]} {apbtargexp3pwdata[21]} {apbtargexp3pwdata[22]} {apbtargexp3pwdata[23]} {apbtargexp3pwdata[24]} {apbtargexp3pwdata[25]} {apbtargexp3pwdata[26]} {apbtargexp3pwdata[27]} {apbtargexp3pwdata[28]} {apbtargexp3pwdata[29]} {apbtargexp3pwdata[30]} {apbtargexp3pwdata[31]} port apbtargexp7pready input.left portBus apbtargexp9paddr output.right 12 {apbtargexp9paddr[0]} {apbtargexp9paddr[1]} {apbtargexp9paddr[2]} {apbtargexp9paddr[3]} {apbtargexp9paddr[4]} {apbtargexp9paddr[5]} {apbtargexp9paddr[6]} {apbtargexp9paddr[7]} {apbtargexp9paddr[8]} {apbtargexp9paddr[9]} {apbtargexp9paddr[10]} {apbtargexp9paddr[11]} port apbtargexp10pslverr input.left portBus initexp1hrdata output.right 32 {initexp1hrdata[0]} {initexp1hrdata[1]} {initexp1hrdata[2]} {initexp1hrdata[3]} {initexp1hrdata[4]} {initexp1hrdata[5]} {initexp1hrdata[6]} {initexp1hrdata[7]} {initexp1hrdata[8]} {initexp1hrdata[9]} {initexp1hrdata[10]} {initexp1hrdata[11]} {initexp1hrdata[12]} {initexp1hrdata[13]} {initexp1hrdata[14]} {initexp1hrdata[15]} {initexp1hrdata[16]} {initexp1hrdata[17]} {initexp1hrdata[18]} {initexp1hrdata[19]} {initexp1hrdata[20]} {initexp1hrdata[21]} {initexp1hrdata[22]} {initexp1hrdata[23]} {initexp1hrdata[24]} {initexp1hrdata[25]} {initexp1hrdata[26]} {initexp1hrdata[27]} {initexp1hrdata[28]} {initexp1hrdata[29]} {initexp1hrdata[30]} {initexp1hrdata[31]} port apbtargexp10penable output.right portBus apbtargexp14paddr output.right 12 {apbtargexp14paddr[0]} {apbtargexp14paddr[1]} {apbtargexp14paddr[2]} {apbtargexp14paddr[3]} {apbtargexp14paddr[4]} {apbtargexp14paddr[5]} {apbtargexp14paddr[6]} {apbtargexp14paddr[7]} {apbtargexp14paddr[8]} {apbtargexp14paddr[9]} {apbtargexp14paddr[10]} {apbtargexp14paddr[11]} portBus apbtargexp6paddr output.right 12 {apbtargexp6paddr[0]} {apbtargexp6paddr[1]} {apbtargexp6paddr[2]} {apbtargexp6paddr[3]} {apbtargexp6paddr[4]} {apbtargexp6paddr[5]} {apbtargexp6paddr[6]} {apbtargexp6paddr[7]} {apbtargexp6paddr[8]} {apbtargexp6paddr[9]} {apbtargexp6paddr[10]} {apbtargexp6paddr[11]} portBus targexp1hmaster output.right 4 {targexp1hmaster[0]} {targexp1hmaster[1]} {targexp1hmaster[2]} {targexp1hmaster[3]} port nTDOEN output.right portBus apbtargexp10pwdata output.right 32 {apbtargexp10pwdata[0]} {apbtargexp10pwdata[1]} {apbtargexp10pwdata[2]} {apbtargexp10pwdata[3]} {apbtargexp10pwdata[4]} {apbtargexp10pwdata[5]} {apbtargexp10pwdata[6]} {apbtargexp10pwdata[7]} {apbtargexp10pwdata[8]} {apbtargexp10pwdata[9]} {apbtargexp10pwdata[10]} {apbtargexp10pwdata[11]} {apbtargexp10pwdata[12]} {apbtargexp10pwdata[13]} {apbtargexp10pwdata[14]} {apbtargexp10pwdata[15]} {apbtargexp10pwdata[16]} {apbtargexp10pwdata[17]} {apbtargexp10pwdata[18]} {apbtargexp10pwdata[19]} {apbtargexp10pwdata[20]} {apbtargexp10pwdata[21]} {apbtargexp10pwdata[22]} {apbtargexp10pwdata[23]} {apbtargexp10pwdata[24]} {apbtargexp10pwdata[25]} {apbtargexp10pwdata[26]} {apbtargexp10pwdata[27]} {apbtargexp10pwdata[28]} {apbtargexp10pwdata[29]} {apbtargexp10pwdata[30]} {apbtargexp10pwdata[31]} port apbtargexp14pready input.left port initexp0exresp output.right port targexp1exreq output.right port initexp0hauser input.left portBus apbtargexp11paddr output.right 12 {apbtargexp11paddr[0]} {apbtargexp11paddr[1]} {apbtargexp11paddr[2]} {apbtargexp11paddr[3]} {apbtargexp11paddr[4]} {apbtargexp11paddr[5]} {apbtargexp11paddr[6]} {apbtargexp11paddr[7]} {apbtargexp11paddr[8]} {apbtargexp11paddr[9]} {apbtargexp11paddr[10]} {apbtargexp11paddr[11]} port SWDITMS input.left portBus apbtargexp3paddr output.right 12 {apbtargexp3paddr[0]} {apbtargexp3paddr[1]} {apbtargexp3paddr[2]} {apbtargexp3paddr[3]} {apbtargexp3paddr[4]} {apbtargexp3paddr[5]} {apbtargexp3paddr[6]} {apbtargexp3paddr[7]} {apbtargexp3paddr[8]} {apbtargexp3paddr[9]} {apbtargexp3paddr[10]} {apbtargexp3paddr[11]} port mtx_remap input.left portBus initexp0hprot input.left 4 {initexp0hprot[0]} {initexp0hprot[1]} {initexp0hprot[2]} {initexp0hprot[3]} port apbtargexp5psel output.right portBus initexp0htrans input.left 2 {initexp0htrans[0]} {initexp0htrans[1]} portBus apbtargexp2pwdata output.right 32 {apbtargexp2pwdata[0]} {apbtargexp2pwdata[1]} {apbtargexp2pwdata[2]} {apbtargexp2pwdata[3]} {apbtargexp2pwdata[4]} {apbtargexp2pwdata[5]} {apbtargexp2pwdata[6]} {apbtargexp2pwdata[7]} {apbtargexp2pwdata[8]} {apbtargexp2pwdata[9]} {apbtargexp2pwdata[10]} {apbtargexp2pwdata[11]} {apbtargexp2pwdata[12]} {apbtargexp2pwdata[13]} {apbtargexp2pwdata[14]} {apbtargexp2pwdata[15]} {apbtargexp2pwdata[16]} {apbtargexp2pwdata[17]} {apbtargexp2pwdata[18]} {apbtargexp2pwdata[19]} {apbtargexp2pwdata[20]} {apbtargexp2pwdata[21]} {apbtargexp2pwdata[22]} {apbtargexp2pwdata[23]} {apbtargexp2pwdata[24]} {apbtargexp2pwdata[25]} {apbtargexp2pwdata[26]} {apbtargexp2pwdata[27]} {apbtargexp2pwdata[28]} {apbtargexp2pwdata[29]} {apbtargexp2pwdata[30]} {apbtargexp2pwdata[31]} port apbtargexp6pready input.left port apbtargexp9pwrite output.right port targexp1exresp input.left port targexp1hauser output.right portBus initexp0hsize input.left 3 {initexp0hsize[0]} {initexp0hsize[1]} {initexp0hsize[2]} portBus initexp0hrdata output.right 32 {initexp0hrdata[0]} {initexp0hrdata[1]} {initexp0hrdata[2]} {initexp0hrdata[3]} {initexp0hrdata[4]} {initexp0hrdata[5]} {initexp0hrdata[6]} {initexp0hrdata[7]} {initexp0hrdata[8]} {initexp0hrdata[9]} {initexp0hrdata[10]} {initexp0hrdata[11]} {initexp0hrdata[12]} {initexp0hrdata[13]} {initexp0hrdata[14]} {initexp0hrdata[15]} {initexp0hrdata[16]} {initexp0hrdata[17]} {initexp0hrdata[18]} {initexp0hrdata[19]} {initexp0hrdata[20]} {initexp0hrdata[21]} {initexp0hrdata[22]} {initexp0hrdata[23]} {initexp0hrdata[24]} {initexp0hrdata[25]} {initexp0hrdata[26]} {initexp0hrdata[27]} {initexp0hrdata[28]} {initexp0hrdata[29]} {initexp0hrdata[30]} {initexp0hrdata[31]} port apbtargexp13pready input.left portBus sram2_wren output.right 4 {sram2_wren[0]} {sram2_wren[1]} {sram2_wren[2]} {sram2_wren[3]} port SWDOEN output.right port apbtargexp15psel output.right portBus apbtargexp8pstrb output.right 4 {apbtargexp8pstrb[0]} {apbtargexp8pstrb[1]} {apbtargexp8pstrb[2]} {apbtargexp8pstrb[3]} portBus cpu0_auxfault input.left 32 {cpu0_auxfault[0]} {cpu0_auxfault[1]} {cpu0_auxfault[2]} {cpu0_auxfault[3]} {cpu0_auxfault[4]} {cpu0_auxfault[5]} {cpu0_auxfault[6]} {cpu0_auxfault[7]} {cpu0_auxfault[8]} {cpu0_auxfault[9]} {cpu0_auxfault[10]} {cpu0_auxfault[11]} {cpu0_auxfault[12]} {cpu0_auxfault[13]} {cpu0_auxfault[14]} {cpu0_auxfault[15]} {cpu0_auxfault[16]} {cpu0_auxfault[17]} {cpu0_auxfault[18]} {cpu0_auxfault[19]} {cpu0_auxfault[20]} {cpu0_auxfault[21]} {cpu0_auxfault[22]} {cpu0_auxfault[23]} {cpu0_auxfault[24]} {cpu0_auxfault[25]} {cpu0_auxfault[26]} {cpu0_auxfault[27]} {cpu0_auxfault[28]} {cpu0_auxfault[29]} {cpu0_auxfault[30]} {cpu0_auxfault[31]} portBus targexp1htrans output.right 2 {targexp1htrans[0]} {targexp1htrans[1]} portBus apbtargexp13pstrb output.right 4 {apbtargexp13pstrb[0]} {apbtargexp13pstrb[1]} {apbtargexp13pstrb[2]} {apbtargexp13pstrb[3]} portBus initexp1hmaster input.left 4 {initexp1hmaster[0]} {initexp1hmaster[1]} {initexp1hmaster[2]} {initexp1hmaster[3]} portBus apbtargexp5pstrb output.right 4 {apbtargexp5pstrb[0]} {apbtargexp5pstrb[1]} {apbtargexp5pstrb[2]} {apbtargexp5pstrb[3]} port targexp1hsel output.right portBus targexp1hrdata input.left 32 {targexp1hrdata[0]} {targexp1hrdata[1]} {targexp1hrdata[2]} {targexp1hrdata[3]} {targexp1hrdata[4]} {targexp1hrdata[5]} {targexp1hrdata[6]} {targexp1hrdata[7]} {targexp1hrdata[8]} {targexp1hrdata[9]} {targexp1hrdata[10]} {targexp1hrdata[11]} {targexp1hrdata[12]} {targexp1hrdata[13]} {targexp1hrdata[14]} {targexp1hrdata[15]} {targexp1hrdata[16]} {targexp1hrdata[17]} {targexp1hrdata[18]} {targexp1hrdata[19]} {targexp1hrdata[20]} {targexp1hrdata[21]} {targexp1hrdata[22]} {targexp1hrdata[23]} {targexp1hrdata[24]} {targexp1hrdata[25]} {targexp1hrdata[26]} {targexp1hrdata[27]} {targexp1hrdata[28]} {targexp1hrdata[29]} {targexp1hrdata[30]} {targexp1hrdata[31]} port apbtargexp5pready input.left port apbtargexp8pwrite output.right port targexp0exresp input.left portBus apbtargexp10pstrb output.right 4 {apbtargexp10pstrb[0]} {apbtargexp10pstrb[1]} {apbtargexp10pstrb[2]} {apbtargexp10pstrb[3]} port targexp0hauser output.right portBus apbtargexp2pstrb output.right 4 {apbtargexp2pstrb[0]} {apbtargexp2pstrb[1]} {apbtargexp2pstrb[2]} {apbtargexp2pstrb[3]} port dftcgen input.left port cpu0wakeup output.right port initexp1hsel input.left port apbtargexp12pready input.left port flash_int_o output.right port apbtargexp15pwrite output.right port sram0_cs output.right port targexp1hreadymux output.right portBus targexp0htrans output.right 2 {targexp0htrans[0]} {targexp0htrans[1]} portBus initexp1hwdata input.left 32 {initexp1hwdata[0]} {initexp1hwdata[1]} {initexp1hwdata[2]} {initexp1hwdata[3]} {initexp1hwdata[4]} {initexp1hwdata[5]} {initexp1hwdata[6]} {initexp1hwdata[7]} {initexp1hwdata[8]} {initexp1hwdata[9]} {initexp1hwdata[10]} {initexp1hwdata[11]} {initexp1hwdata[12]} {initexp1hwdata[13]} {initexp1hwdata[14]} {initexp1hwdata[15]} {initexp1hwdata[16]} {initexp1hwdata[17]} {initexp1hwdata[18]} {initexp1hwdata[19]} {initexp1hwdata[20]} {initexp1hwdata[21]} {initexp1hwdata[22]} {initexp1hwdata[23]} {initexp1hwdata[24]} {initexp1hwdata[25]} {initexp1hwdata[26]} {initexp1hwdata[27]} {initexp1hwdata[28]} {initexp1hwdata[29]} {initexp1hwdata[30]} {initexp1hwdata[31]} port apbtargexp2psel output.right port apbtargexp8pslverr input.left portBus initexp1haddr input.left 32 {initexp1haddr[0]} {initexp1haddr[1]} {initexp1haddr[2]} {initexp1haddr[3]} {initexp1haddr[4]} {initexp1haddr[5]} {initexp1haddr[6]} {initexp1haddr[7]} {initexp1haddr[8]} {initexp1haddr[9]} {initexp1haddr[10]} {initexp1haddr[11]} {initexp1haddr[12]} {initexp1haddr[13]} {initexp1haddr[14]} {initexp1haddr[15]} {initexp1haddr[16]} {initexp1haddr[17]} {initexp1haddr[18]} {initexp1haddr[19]} {initexp1haddr[20]} {initexp1haddr[21]} {initexp1haddr[22]} {initexp1haddr[23]} {initexp1haddr[24]} {initexp1haddr[25]} {initexp1haddr[26]} {initexp1haddr[27]} {initexp1haddr[28]} {initexp1haddr[29]} {initexp1haddr[30]} {initexp1haddr[31]} port apbtargexp8penable output.right port SWCLKTCK input.left portBus targexp0hrdata input.left 32 {targexp0hrdata[0]} {targexp0hrdata[1]} {targexp0hrdata[2]} {targexp0hrdata[3]} {targexp0hrdata[4]} {targexp0hrdata[5]} {targexp0hrdata[6]} {targexp0hrdata[7]} {targexp0hrdata[8]} {targexp0hrdata[9]} {targexp0hrdata[10]} {targexp0hrdata[11]} {targexp0hrdata[12]} {targexp0hrdata[13]} {targexp0hrdata[14]} {targexp0hrdata[15]} {targexp0hrdata[16]} {targexp0hrdata[17]} {targexp0hrdata[18]} {targexp0hrdata[19]} {targexp0hrdata[20]} {targexp0hrdata[21]} {targexp0hrdata[22]} {targexp0hrdata[23]} {targexp0hrdata[24]} {targexp0hrdata[25]} {targexp0hrdata[26]} {targexp0hrdata[27]} {targexp0hrdata[28]} {targexp0hrdata[29]} {targexp0hrdata[30]} {targexp0hrdata[31]} port apbtargexp4pready input.left port apbtargexp7pwrite output.right port apbtargexp12psel output.right port apbtargexp11pready input.left port targexp1hresp input.left port apbtargexp14pwrite output.right boxcolor 1
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/__9 v DIAMOND port INITEXP1HREADY output port hreadyoutinitexp1 input
load symbol work.p_beid_interconnect_f0_ahb_mtx_input_stage(fast) v HIERGEN portBus burst_ip output.right 3 {burst_ip[0]} {burst_ip[1]} {burst_ip[2]} portBus auser_ip output.right 4 {auser_ip[0]} {auser_ip[1]} {auser_ip[2]} {auser_ip[3]} port HREADYS input.left portBus HPROTS input.left 4 {HPROTS[0]} {HPROTS[1]} {HPROTS[2]} {HPROTS[3]} port HRESETn input.left port HMASTLOCKS input.left portBus resp_ip input.left 2 {resp_ip[0]} {resp_ip[1]} port HCLK input.left port write_ip output.right portBus HTRANSS input.left 2 {HTRANSS[0]} {HTRANSS[1]} portBus master_ip output.right 4 {master_ip[0]} {master_ip[1]} {master_ip[2]} {master_ip[3]} port active_ip input.left portBus prot_ip output.right 4 {prot_ip[0]} {prot_ip[1]} {prot_ip[2]} {prot_ip[3]} port mastlock_ip output.right portBus HADDRS input.left 32 {HADDRS[0]} {HADDRS[1]} {HADDRS[2]} {HADDRS[3]} {HADDRS[4]} {HADDRS[5]} {HADDRS[6]} {HADDRS[7]} {HADDRS[8]} {HADDRS[9]} {HADDRS[10]} {HADDRS[11]} {HADDRS[12]} {HADDRS[13]} {HADDRS[14]} {HADDRS[15]} {HADDRS[16]} {HADDRS[17]} {HADDRS[18]} {HADDRS[19]} {HADDRS[20]} {HADDRS[21]} {HADDRS[22]} {HADDRS[23]} {HADDRS[24]} {HADDRS[25]} {HADDRS[26]} {HADDRS[27]} {HADDRS[28]} {HADDRS[29]} {HADDRS[30]} {HADDRS[31]} portBus HSIZES input.left 3 {HSIZES[0]} {HSIZES[1]} {HSIZES[2]} port HSELS input.left portBus trans_ip output.right 2 {trans_ip[0]} {trans_ip[1]} port HREADYOUTS output.right port held_tran_ip output.right portBus size_ip output.right 3 {size_ip[0]} {size_ip[1]} {size_ip[2]} portBus addr_ip output.right 32 {addr_ip[0]} {addr_ip[1]} {addr_ip[2]} {addr_ip[3]} {addr_ip[4]} {addr_ip[5]} {addr_ip[6]} {addr_ip[7]} {addr_ip[8]} {addr_ip[9]} {addr_ip[10]} {addr_ip[11]} {addr_ip[12]} {addr_ip[13]} {addr_ip[14]} {addr_ip[15]} {addr_ip[16]} {addr_ip[17]} {addr_ip[18]} {addr_ip[19]} {addr_ip[20]} {addr_ip[21]} {addr_ip[22]} {addr_ip[23]} {addr_ip[24]} {addr_ip[25]} {addr_ip[26]} {addr_ip[27]} {addr_ip[28]} {addr_ip[29]} {addr_ip[30]} {addr_ip[31]} portBus HAUSERS input.left 4 {HAUSERS[0]} {HAUSERS[1]} {HAUSERS[2]} {HAUSERS[3]} portBus HBURSTS input.left 3 {HBURSTS[0]} {HBURSTS[1]} {HBURSTS[2]} port sel_ip output.right portBus HRESPS output.right 2 {HRESPS[0]} {HRESPS[1]} port readyout_ip input.left port HWRITES input.left portBus HMASTERS input.left 4 {HMASTERS[0]} {HMASTERS[1]} {HMASTERS[2]} {HMASTERS[3]} boxcolor 1
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__20 v DIAMOND port HREADYOUT output port i_hreadyout input
load symbol work.p_beid_interconnect_f0_ahb_mtx_decoderINITEXP1(fast) v HIERGEN portBus HRUSERS output.right 4 {HRUSERS[0]} {HRUSERS[1]} {HRUSERS[2]} {HRUSERS[3]} portBus resp_dec0 input.left 2 {resp_dec0[0]} {resp_dec0[1]} portBus resp_dec1 input.left 2 {resp_dec1[0]} {resp_dec1[1]} portBus resp_dec2 input.left 2 {resp_dec2[0]} {resp_dec2[1]} portBus resp_dec3 input.left 2 {resp_dec3[0]} {resp_dec3[1]} portBus decode_addr_dec input.left 22 {decode_addr_dec[10]} {decode_addr_dec[11]} {decode_addr_dec[12]} {decode_addr_dec[13]} {decode_addr_dec[14]} {decode_addr_dec[15]} {decode_addr_dec[16]} {decode_addr_dec[17]} {decode_addr_dec[18]} {decode_addr_dec[19]} {decode_addr_dec[20]} {decode_addr_dec[21]} {decode_addr_dec[22]} {decode_addr_dec[23]} {decode_addr_dec[24]} {decode_addr_dec[25]} {decode_addr_dec[26]} {decode_addr_dec[27]} {decode_addr_dec[28]} {decode_addr_dec[29]} {decode_addr_dec[30]} {decode_addr_dec[31]} portBus resp_dec4 input.left 2 {resp_dec4[0]} {resp_dec4[1]} portBus resp_dec5 input.left 2 {resp_dec5[0]} {resp_dec5[1]} portBus resp_dec6 input.left 2 {resp_dec6[0]} {resp_dec6[1]} portBus ruser_dec0 input.left 4 {ruser_dec0[0]} {ruser_dec0[1]} {ruser_dec0[2]} {ruser_dec0[3]} portBus resp_dec7 input.left 2 {resp_dec7[0]} {resp_dec7[1]} portBus ruser_dec1 input.left 4 {ruser_dec1[0]} {ruser_dec1[1]} {ruser_dec1[2]} {ruser_dec1[3]} portBus ruser_dec2 input.left 4 {ruser_dec2[0]} {ruser_dec2[1]} {ruser_dec2[2]} {ruser_dec2[3]} portBus ruser_dec3 input.left 4 {ruser_dec3[0]} {ruser_dec3[1]} {ruser_dec3[2]} {ruser_dec3[3]} port readyout_dec0 input.left portBus ruser_dec4 input.left 4 {ruser_dec4[0]} {ruser_dec4[1]} {ruser_dec4[2]} {ruser_dec4[3]} port readyout_dec1 input.left portBus ruser_dec5 input.left 4 {ruser_dec5[0]} {ruser_dec5[1]} {ruser_dec5[2]} {ruser_dec5[3]} port readyout_dec2 input.left portBus ruser_dec6 input.left 4 {ruser_dec6[0]} {ruser_dec6[1]} {ruser_dec6[2]} {ruser_dec6[3]} port readyout_dec3 input.left portBus ruser_dec7 input.left 4 {ruser_dec7[0]} {ruser_dec7[1]} {ruser_dec7[2]} {ruser_dec7[3]} port readyout_dec4 input.left port readyout_dec5 input.left port readyout_dec6 input.left port readyout_dec7 input.left portBus rdata_dec0 input.left 32 {rdata_dec0[0]} {rdata_dec0[1]} {rdata_dec0[2]} {rdata_dec0[3]} {rdata_dec0[4]} {rdata_dec0[5]} {rdata_dec0[6]} {rdata_dec0[7]} {rdata_dec0[8]} {rdata_dec0[9]} {rdata_dec0[10]} {rdata_dec0[11]} {rdata_dec0[12]} {rdata_dec0[13]} {rdata_dec0[14]} {rdata_dec0[15]} {rdata_dec0[16]} {rdata_dec0[17]} {rdata_dec0[18]} {rdata_dec0[19]} {rdata_dec0[20]} {rdata_dec0[21]} {rdata_dec0[22]} {rdata_dec0[23]} {rdata_dec0[24]} {rdata_dec0[25]} {rdata_dec0[26]} {rdata_dec0[27]} {rdata_dec0[28]} {rdata_dec0[29]} {rdata_dec0[30]} {rdata_dec0[31]} port sel_dec0 output.right port sel_dec1 output.right port HREADYS input.left portBus rdata_dec1 input.left 32 {rdata_dec1[0]} {rdata_dec1[1]} {rdata_dec1[2]} {rdata_dec1[3]} {rdata_dec1[4]} {rdata_dec1[5]} {rdata_dec1[6]} {rdata_dec1[7]} {rdata_dec1[8]} {rdata_dec1[9]} {rdata_dec1[10]} {rdata_dec1[11]} {rdata_dec1[12]} {rdata_dec1[13]} {rdata_dec1[14]} {rdata_dec1[15]} {rdata_dec1[16]} {rdata_dec1[17]} {rdata_dec1[18]} {rdata_dec1[19]} {rdata_dec1[20]} {rdata_dec1[21]} {rdata_dec1[22]} {rdata_dec1[23]} {rdata_dec1[24]} {rdata_dec1[25]} {rdata_dec1[26]} {rdata_dec1[27]} {rdata_dec1[28]} {rdata_dec1[29]} {rdata_dec1[30]} {rdata_dec1[31]} port sel_dec2 output.right port HRESETn input.left portBus rdata_dec2 input.left 32 {rdata_dec2[0]} {rdata_dec2[1]} {rdata_dec2[2]} {rdata_dec2[3]} {rdata_dec2[4]} {rdata_dec2[5]} {rdata_dec2[6]} {rdata_dec2[7]} {rdata_dec2[8]} {rdata_dec2[9]} {rdata_dec2[10]} {rdata_dec2[11]} {rdata_dec2[12]} {rdata_dec2[13]} {rdata_dec2[14]} {rdata_dec2[15]} {rdata_dec2[16]} {rdata_dec2[17]} {rdata_dec2[18]} {rdata_dec2[19]} {rdata_dec2[20]} {rdata_dec2[21]} {rdata_dec2[22]} {rdata_dec2[23]} {rdata_dec2[24]} {rdata_dec2[25]} {rdata_dec2[26]} {rdata_dec2[27]} {rdata_dec2[28]} {rdata_dec2[29]} {rdata_dec2[30]} {rdata_dec2[31]} port sel_dec3 output.right portBus rdata_dec3 input.left 32 {rdata_dec3[0]} {rdata_dec3[1]} {rdata_dec3[2]} {rdata_dec3[3]} {rdata_dec3[4]} {rdata_dec3[5]} {rdata_dec3[6]} {rdata_dec3[7]} {rdata_dec3[8]} {rdata_dec3[9]} {rdata_dec3[10]} {rdata_dec3[11]} {rdata_dec3[12]} {rdata_dec3[13]} {rdata_dec3[14]} {rdata_dec3[15]} {rdata_dec3[16]} {rdata_dec3[17]} {rdata_dec3[18]} {rdata_dec3[19]} {rdata_dec3[20]} {rdata_dec3[21]} {rdata_dec3[22]} {rdata_dec3[23]} {rdata_dec3[24]} {rdata_dec3[25]} {rdata_dec3[26]} {rdata_dec3[27]} {rdata_dec3[28]} {rdata_dec3[29]} {rdata_dec3[30]} {rdata_dec3[31]} port sel_dec4 output.right portBus rdata_dec4 input.left 32 {rdata_dec4[0]} {rdata_dec4[1]} {rdata_dec4[2]} {rdata_dec4[3]} {rdata_dec4[4]} {rdata_dec4[5]} {rdata_dec4[6]} {rdata_dec4[7]} {rdata_dec4[8]} {rdata_dec4[9]} {rdata_dec4[10]} {rdata_dec4[11]} {rdata_dec4[12]} {rdata_dec4[13]} {rdata_dec4[14]} {rdata_dec4[15]} {rdata_dec4[16]} {rdata_dec4[17]} {rdata_dec4[18]} {rdata_dec4[19]} {rdata_dec4[20]} {rdata_dec4[21]} {rdata_dec4[22]} {rdata_dec4[23]} {rdata_dec4[24]} {rdata_dec4[25]} {rdata_dec4[26]} {rdata_dec4[27]} {rdata_dec4[28]} {rdata_dec4[29]} {rdata_dec4[30]} {rdata_dec4[31]} port sel_dec5 output.right portBus rdata_dec5 input.left 32 {rdata_dec5[0]} {rdata_dec5[1]} {rdata_dec5[2]} {rdata_dec5[3]} {rdata_dec5[4]} {rdata_dec5[5]} {rdata_dec5[6]} {rdata_dec5[7]} {rdata_dec5[8]} {rdata_dec5[9]} {rdata_dec5[10]} {rdata_dec5[11]} {rdata_dec5[12]} {rdata_dec5[13]} {rdata_dec5[14]} {rdata_dec5[15]} {rdata_dec5[16]} {rdata_dec5[17]} {rdata_dec5[18]} {rdata_dec5[19]} {rdata_dec5[20]} {rdata_dec5[21]} {rdata_dec5[22]} {rdata_dec5[23]} {rdata_dec5[24]} {rdata_dec5[25]} {rdata_dec5[26]} {rdata_dec5[27]} {rdata_dec5[28]} {rdata_dec5[29]} {rdata_dec5[30]} {rdata_dec5[31]} port sel_dec6 output.right portBus rdata_dec6 input.left 32 {rdata_dec6[0]} {rdata_dec6[1]} {rdata_dec6[2]} {rdata_dec6[3]} {rdata_dec6[4]} {rdata_dec6[5]} {rdata_dec6[6]} {rdata_dec6[7]} {rdata_dec6[8]} {rdata_dec6[9]} {rdata_dec6[10]} {rdata_dec6[11]} {rdata_dec6[12]} {rdata_dec6[13]} {rdata_dec6[14]} {rdata_dec6[15]} {rdata_dec6[16]} {rdata_dec6[17]} {rdata_dec6[18]} {rdata_dec6[19]} {rdata_dec6[20]} {rdata_dec6[21]} {rdata_dec6[22]} {rdata_dec6[23]} {rdata_dec6[24]} {rdata_dec6[25]} {rdata_dec6[26]} {rdata_dec6[27]} {rdata_dec6[28]} {rdata_dec6[29]} {rdata_dec6[30]} {rdata_dec6[31]} port sel_dec7 output.right portBus rdata_dec7 input.left 32 {rdata_dec7[0]} {rdata_dec7[1]} {rdata_dec7[2]} {rdata_dec7[3]} {rdata_dec7[4]} {rdata_dec7[5]} {rdata_dec7[6]} {rdata_dec7[7]} {rdata_dec7[8]} {rdata_dec7[9]} {rdata_dec7[10]} {rdata_dec7[11]} {rdata_dec7[12]} {rdata_dec7[13]} {rdata_dec7[14]} {rdata_dec7[15]} {rdata_dec7[16]} {rdata_dec7[17]} {rdata_dec7[18]} {rdata_dec7[19]} {rdata_dec7[20]} {rdata_dec7[21]} {rdata_dec7[22]} {rdata_dec7[23]} {rdata_dec7[24]} {rdata_dec7[25]} {rdata_dec7[26]} {rdata_dec7[27]} {rdata_dec7[28]} {rdata_dec7[29]} {rdata_dec7[30]} {rdata_dec7[31]} port active_dec0 input.left port HREADYOUTS output.right port active_dec1 input.left port active_dec2 input.left port active_dec3 input.left port active_dec4 input.left port active_dec5 input.left port active_dec6 input.left portBus remapping_dec input.left 4 {remapping_dec[0]} {remapping_dec[1]} {remapping_dec[2]} {remapping_dec[3]} port active_dec7 input.left port HCLK input.left portBus trans_dec input.left 2 {trans_dec[0]} {trans_dec[1]} portBus HRDATAS output.right 32 {HRDATAS[0]} {HRDATAS[1]} {HRDATAS[2]} {HRDATAS[3]} {HRDATAS[4]} {HRDATAS[5]} {HRDATAS[6]} {HRDATAS[7]} {HRDATAS[8]} {HRDATAS[9]} {HRDATAS[10]} {HRDATAS[11]} {HRDATAS[12]} {HRDATAS[13]} {HRDATAS[14]} {HRDATAS[15]} {HRDATAS[16]} {HRDATAS[17]} {HRDATAS[18]} {HRDATAS[19]} {HRDATAS[20]} {HRDATAS[21]} {HRDATAS[22]} {HRDATAS[23]} {HRDATAS[24]} {HRDATAS[25]} {HRDATAS[26]} {HRDATAS[27]} {HRDATAS[28]} {HRDATAS[29]} {HRDATAS[30]} {HRDATAS[31]} port sel_dec input.left portBus HRESPS output.right 2 {HRESPS[0]} {HRESPS[1]} port active_dec output.right boxcolor 1
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40 v AND port dbgTemp19_36 output port load_reg input port _internal_40_0 input
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__37 v MUX port pend_tran output.right port 1'b1 input.left port dbgTemp21_pend_tran_1 input.left port dbgTemp19_36 input.bot
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__89 v MUX port i_hreadymuxm output.right port HREADYOUTM input.left port 1'b1 input.left port slave_sel input.bot
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__92 v DIAMOND port HREADYMUXM output port i_hreadymuxm input
load symbol work.p_beid_interconnect_f0_ahb_mtx_default_slave(fast) v HIERGEN portBus HTRANS input.left 2 {HTRANS[0]} {HTRANS[1]} port HSEL input.left port HREADYOUT output.right port HREADY input.left port HRESETn input.left portBus HRESP output.right 2 {HRESP[0]} {HRESP[1]} port HCLK input.left boxcolor 1
load symbol work.p_beid_interconnect_f0_ahb_mtx(fast) v HIERGEN portBus HRUSERTARGAPB0 input.left 4 {HRUSERTARGAPB0[0]} {HRUSERTARGAPB0[1]} {HRUSERTARGAPB0[2]} {HRUSERTARGAPB0[3]} portBus HAUSERINITCM3DI input.left 4 {HAUSERINITCM3DI[0]} {HAUSERINITCM3DI[1]} {HAUSERINITCM3DI[2]} {HAUSERINITCM3DI[3]} portBus REMAP input.left 4 {REMAP[0]} {REMAP[1]} {REMAP[2]} {REMAP[3]} port HSELTARGEXP0 output.right portBus HWUSERINITCM3S input.left 4 {HWUSERINITCM3S[0]} {HWUSERINITCM3S[1]} {HWUSERINITCM3S[2]} {HWUSERINITCM3S[3]} port HSELTARGEXP1 output.right portBus HWUSERINITCM3DI input.left 4 {HWUSERINITCM3DI[0]} {HWUSERINITCM3DI[1]} {HWUSERINITCM3DI[2]} {HWUSERINITCM3DI[3]} port HWRITEINITCM3S input.left portBus HSIZEINITCM3DI input.left 3 {HSIZEINITCM3DI[0]} {HSIZEINITCM3DI[1]} {HSIZEINITCM3DI[2]} portBus HMASTERTARGFLASH0 output.right 4 {HMASTERTARGFLASH0[0]} {HMASTERTARGFLASH0[1]} {HMASTERTARGFLASH0[2]} {HMASTERTARGFLASH0[3]} portBus HAUSERTARGAPB0 output.right 4 {HAUSERTARGAPB0[0]} {HAUSERTARGAPB0[1]} {HAUSERTARGAPB0[2]} {HAUSERTARGAPB0[3]} port HMASTLOCKTARGEXP0 output.right port HMASTLOCKTARGEXP1 output.right portBus HWUSERINITEXP0 input.left 4 {HWUSERINITEXP0[0]} {HWUSERINITEXP0[1]} {HWUSERINITEXP0[2]} {HWUSERINITEXP0[3]} portBus HWUSERINITEXP1 input.left 4 {HWUSERINITEXP1[0]} {HWUSERINITEXP1[1]} {HWUSERINITEXP1[2]} {HWUSERINITEXP1[3]} port HREADYINITCM3DI input.left portBus HPROTTARGFLASH0 output.right 4 {HPROTTARGFLASH0[0]} {HPROTTARGFLASH0[1]} {HPROTTARGFLASH0[2]} {HPROTTARGFLASH0[3]} portBus HTRANSTARGAPB0 output.right 2 {HTRANSTARGAPB0[0]} {HTRANSTARGAPB0[1]} port HWRITEINITEXP0 input.left portBus HAUSERTARGFLASH0 output.right 4 {HAUSERTARGFLASH0[0]} {HAUSERTARGFLASH0[1]} {HAUSERTARGFLASH0[2]} {HAUSERTARGFLASH0[3]} port HWRITEINITEXP1 input.left portBus HRDATATARGAPB0 input.left 32 {HRDATATARGAPB0[0]} {HRDATATARGAPB0[1]} {HRDATATARGAPB0[2]} {HRDATATARGAPB0[3]} {HRDATATARGAPB0[4]} {HRDATATARGAPB0[5]} {HRDATATARGAPB0[6]} {HRDATATARGAPB0[7]} {HRDATATARGAPB0[8]} {HRDATATARGAPB0[9]} {HRDATATARGAPB0[10]} {HRDATATARGAPB0[11]} {HRDATATARGAPB0[12]} {HRDATATARGAPB0[13]} {HRDATATARGAPB0[14]} {HRDATATARGAPB0[15]} {HRDATATARGAPB0[16]} {HRDATATARGAPB0[17]} {HRDATATARGAPB0[18]} {HRDATATARGAPB0[19]} {HRDATATARGAPB0[20]} {HRDATATARGAPB0[21]} {HRDATATARGAPB0[22]} {HRDATATARGAPB0[23]} {HRDATATARGAPB0[24]} {HRDATATARGAPB0[25]} {HRDATATARGAPB0[26]} {HRDATATARGAPB0[27]} {HRDATATARGAPB0[28]} {HRDATATARGAPB0[29]} {HRDATATARGAPB0[30]} {HRDATATARGAPB0[31]} portBus HWDATAINITCM3S input.left 32 {HWDATAINITCM3S[0]} {HWDATAINITCM3S[1]} {HWDATAINITCM3S[2]} {HWDATAINITCM3S[3]} {HWDATAINITCM3S[4]} {HWDATAINITCM3S[5]} {HWDATAINITCM3S[6]} {HWDATAINITCM3S[7]} {HWDATAINITCM3S[8]} {HWDATAINITCM3S[9]} {HWDATAINITCM3S[10]} {HWDATAINITCM3S[11]} {HWDATAINITCM3S[12]} {HWDATAINITCM3S[13]} {HWDATAINITCM3S[14]} {HWDATAINITCM3S[15]} {HWDATAINITCM3S[16]} {HWDATAINITCM3S[17]} {HWDATAINITCM3S[18]} {HWDATAINITCM3S[19]} {HWDATAINITCM3S[20]} {HWDATAINITCM3S[21]} {HWDATAINITCM3S[22]} {HWDATAINITCM3S[23]} {HWDATAINITCM3S[24]} {HWDATAINITCM3S[25]} {HWDATAINITCM3S[26]} {HWDATAINITCM3S[27]} {HWDATAINITCM3S[28]} {HWDATAINITCM3S[29]} {HWDATAINITCM3S[30]} {HWDATAINITCM3S[31]} portBus HSIZEINITCM3S input.left 3 {HSIZEINITCM3S[0]} {HSIZEINITCM3S[1]} {HSIZEINITCM3S[2]} port HREADYMUXTARGAPB0 output.right portBus HMASTERTARGEXP0 output.right 4 {HMASTERTARGEXP0[0]} {HMASTERTARGEXP0[1]} {HMASTERTARGEXP0[2]} {HMASTERTARGEXP0[3]} portBus HMASTERTARGEXP1 output.right 4 {HMASTERTARGEXP1[0]} {HMASTERTARGEXP1[1]} {HMASTERTARGEXP1[2]} {HMASTERTARGEXP1[3]} portBus HWDATAINITEXP0 input.left 32 {HWDATAINITEXP0[0]} {HWDATAINITEXP0[1]} {HWDATAINITEXP0[2]} {HWDATAINITEXP0[3]} {HWDATAINITEXP0[4]} {HWDATAINITEXP0[5]} {HWDATAINITEXP0[6]} {HWDATAINITEXP0[7]} {HWDATAINITEXP0[8]} {HWDATAINITEXP0[9]} {HWDATAINITEXP0[10]} {HWDATAINITEXP0[11]} {HWDATAINITEXP0[12]} {HWDATAINITEXP0[13]} {HWDATAINITEXP0[14]} {HWDATAINITEXP0[15]} {HWDATAINITEXP0[16]} {HWDATAINITEXP0[17]} {HWDATAINITEXP0[18]} {HWDATAINITEXP0[19]} {HWDATAINITEXP0[20]} {HWDATAINITEXP0[21]} {HWDATAINITEXP0[22]} {HWDATAINITEXP0[23]} {HWDATAINITEXP0[24]} {HWDATAINITEXP0[25]} {HWDATAINITEXP0[26]} {HWDATAINITEXP0[27]} {HWDATAINITEXP0[28]} {HWDATAINITEXP0[29]} {HWDATAINITEXP0[30]} {HWDATAINITEXP0[31]} port HCLK input.left portBus HWDATAINITEXP1 input.left 32 {HWDATAINITEXP1[0]} {HWDATAINITEXP1[1]} {HWDATAINITEXP1[2]} {HWDATAINITEXP1[3]} {HWDATAINITEXP1[4]} {HWDATAINITEXP1[5]} {HWDATAINITEXP1[6]} {HWDATAINITEXP1[7]} {HWDATAINITEXP1[8]} {HWDATAINITEXP1[9]} {HWDATAINITEXP1[10]} {HWDATAINITEXP1[11]} {HWDATAINITEXP1[12]} {HWDATAINITEXP1[13]} {HWDATAINITEXP1[14]} {HWDATAINITEXP1[15]} {HWDATAINITEXP1[16]} {HWDATAINITEXP1[17]} {HWDATAINITEXP1[18]} {HWDATAINITEXP1[19]} {HWDATAINITEXP1[20]} {HWDATAINITEXP1[21]} {HWDATAINITEXP1[22]} {HWDATAINITEXP1[23]} {HWDATAINITEXP1[24]} {HWDATAINITEXP1[25]} {HWDATAINITEXP1[26]} {HWDATAINITEXP1[27]} {HWDATAINITEXP1[28]} {HWDATAINITEXP1[29]} {HWDATAINITEXP1[30]} {HWDATAINITEXP1[31]} portBus HSIZEINITEXP0 input.left 3 {HSIZEINITEXP0[0]} {HSIZEINITEXP0[1]} {HSIZEINITEXP0[2]} portBus HSIZEINITEXP1 input.left 3 {HSIZEINITEXP1[0]} {HSIZEINITEXP1[1]} {HSIZEINITEXP1[2]} port HWRITEINITCM3DI input.left port HSELINITCM3S input.left port HREADYOUTTARGAPB0 input.left port SCANINHCLK input.left port HMASTLOCKINITCM3S input.left port HMASTLOCKINITCM3DI input.left portBus HBURSTTARGEXP0 output.right 3 {HBURSTTARGEXP0[0]} {HBURSTTARGEXP0[1]} {HBURSTTARGEXP0[2]} portBus HTRANSINITCM3DI input.left 2 {HTRANSINITCM3DI[0]} {HTRANSINITCM3DI[1]} portBus HBURSTTARGEXP1 output.right 3 {HBURSTTARGEXP1[0]} {HBURSTTARGEXP1[1]} {HBURSTTARGEXP1[2]} port HSELINITEXP0 input.left port HSELINITEXP1 input.left port HREADYMUXTARGSRAM0 output.right port HREADYMUXTARGSRAM1 output.right portBus HWUSERTARGFLASH0 output.right 4 {HWUSERTARGFLASH0[0]} {HWUSERTARGFLASH0[1]} {HWUSERTARGFLASH0[2]} {HWUSERTARGFLASH0[3]} port HREADYMUXTARGSRAM2 output.right port HREADYMUXTARGSRAM3 output.right portBus HBURSTINITCM3DI input.left 3 {HBURSTINITCM3DI[0]} {HBURSTINITCM3DI[1]} {HBURSTINITCM3DI[2]} port HMASTLOCKINITEXP0 input.left portBus HMASTERINITCM3DI input.left 4 {HMASTERINITCM3DI[0]} {HMASTERINITCM3DI[1]} {HMASTERINITCM3DI[2]} {HMASTERINITCM3DI[3]} port HMASTLOCKINITEXP1 input.left portBus HPROTINITCM3DI input.left 4 {HPROTINITCM3DI[0]} {HPROTINITCM3DI[1]} {HPROTINITCM3DI[2]} {HPROTINITCM3DI[3]} port SCANENABLE input.left portBus HRUSERTARGFLASH0 input.left 4 {HRUSERTARGFLASH0[0]} {HRUSERTARGFLASH0[1]} {HRUSERTARGFLASH0[2]} {HRUSERTARGFLASH0[3]} portBus HRESPTARGEXP0 input.left 2 {HRESPTARGEXP0[0]} {HRESPTARGEXP0[1]} port HREADYOUTTARGSRAM0 input.left portBus HRESPTARGEXP1 input.left 2 {HRESPTARGEXP1[0]} {HRESPTARGEXP1[1]} portBus HADDRTARGEXP0 output.right 32 {HADDRTARGEXP0[0]} {HADDRTARGEXP0[1]} {HADDRTARGEXP0[2]} {HADDRTARGEXP0[3]} {HADDRTARGEXP0[4]} {HADDRTARGEXP0[5]} {HADDRTARGEXP0[6]} {HADDRTARGEXP0[7]} {HADDRTARGEXP0[8]} {HADDRTARGEXP0[9]} {HADDRTARGEXP0[10]} {HADDRTARGEXP0[11]} {HADDRTARGEXP0[12]} {HADDRTARGEXP0[13]} {HADDRTARGEXP0[14]} {HADDRTARGEXP0[15]} {HADDRTARGEXP0[16]} {HADDRTARGEXP0[17]} {HADDRTARGEXP0[18]} {HADDRTARGEXP0[19]} {HADDRTARGEXP0[20]} {HADDRTARGEXP0[21]} {HADDRTARGEXP0[22]} {HADDRTARGEXP0[23]} {HADDRTARGEXP0[24]} {HADDRTARGEXP0[25]} {HADDRTARGEXP0[26]} {HADDRTARGEXP0[27]} {HADDRTARGEXP0[28]} {HADDRTARGEXP0[29]} {HADDRTARGEXP0[30]} {HADDRTARGEXP0[31]} port HREADYINITCM3S input.left port HREADYOUTTARGSRAM1 input.left portBus HADDRTARGEXP1 output.right 32 {HADDRTARGEXP1[0]} {HADDRTARGEXP1[1]} {HADDRTARGEXP1[2]} {HADDRTARGEXP1[3]} {HADDRTARGEXP1[4]} {HADDRTARGEXP1[5]} {HADDRTARGEXP1[6]} {HADDRTARGEXP1[7]} {HADDRTARGEXP1[8]} {HADDRTARGEXP1[9]} {HADDRTARGEXP1[10]} {HADDRTARGEXP1[11]} {HADDRTARGEXP1[12]} {HADDRTARGEXP1[13]} {HADDRTARGEXP1[14]} {HADDRTARGEXP1[15]} {HADDRTARGEXP1[16]} {HADDRTARGEXP1[17]} {HADDRTARGEXP1[18]} {HADDRTARGEXP1[19]} {HADDRTARGEXP1[20]} {HADDRTARGEXP1[21]} {HADDRTARGEXP1[22]} {HADDRTARGEXP1[23]} {HADDRTARGEXP1[24]} {HADDRTARGEXP1[25]} {HADDRTARGEXP1[26]} {HADDRTARGEXP1[27]} {HADDRTARGEXP1[28]} {HADDRTARGEXP1[29]} {HADDRTARGEXP1[30]} {HADDRTARGEXP1[31]} port HREADYOUTTARGSRAM2 input.left port HREADYOUTTARGSRAM3 input.left port HREADYMUXTARGFLASH0 output.right portBus HMASTERINITCM3S input.left 4 {HMASTERINITCM3S[0]} {HMASTERINITCM3S[1]} {HMASTERINITCM3S[2]} {HMASTERINITCM3S[3]} portBus HWUSERTARGAPB0 output.right 4 {HWUSERTARGAPB0[0]} {HWUSERTARGAPB0[1]} {HWUSERTARGAPB0[2]} {HWUSERTARGAPB0[3]} port HSELTARGFLASH0 output.right portBus HPROTTARGEXP0 output.right 4 {HPROTTARGEXP0[0]} {HPROTTARGEXP0[1]} {HPROTTARGEXP0[2]} {HPROTTARGEXP0[3]} portBus HPROTTARGEXP1 output.right 4 {HPROTTARGEXP1[0]} {HPROTTARGEXP1[1]} {HPROTTARGEXP1[2]} {HPROTTARGEXP1[3]} portBus HRUSERTARGEXP0 input.left 4 {HRUSERTARGEXP0[0]} {HRUSERTARGEXP0[1]} {HRUSERTARGEXP0[2]} {HRUSERTARGEXP0[3]} port HWRITETARGAPB0 output.right portBus HRUSERTARGEXP1 input.left 4 {HRUSERTARGEXP1[0]} {HRUSERTARGEXP1[1]} {HRUSERTARGEXP1[2]} {HRUSERTARGEXP1[3]} port HSELTARGSRAM0 output.right port HREADYINITEXP0 input.left port HSELTARGSRAM1 output.right port HREADYINITEXP1 input.left port HSELTARGSRAM2 output.right portBus HRDATAINITCM3DI output.right 32 {HRDATAINITCM3DI[0]} {HRDATAINITCM3DI[1]} {HRDATAINITCM3DI[2]} {HRDATAINITCM3DI[3]} {HRDATAINITCM3DI[4]} {HRDATAINITCM3DI[5]} {HRDATAINITCM3DI[6]} {HRDATAINITCM3DI[7]} {HRDATAINITCM3DI[8]} {HRDATAINITCM3DI[9]} {HRDATAINITCM3DI[10]} {HRDATAINITCM3DI[11]} {HRDATAINITCM3DI[12]} {HRDATAINITCM3DI[13]} {HRDATAINITCM3DI[14]} {HRDATAINITCM3DI[15]} {HRDATAINITCM3DI[16]} {HRDATAINITCM3DI[17]} {HRDATAINITCM3DI[18]} {HRDATAINITCM3DI[19]} {HRDATAINITCM3DI[20]} {HRDATAINITCM3DI[21]} {HRDATAINITCM3DI[22]} {HRDATAINITCM3DI[23]} {HRDATAINITCM3DI[24]} {HRDATAINITCM3DI[25]} {HRDATAINITCM3DI[26]} {HRDATAINITCM3DI[27]} {HRDATAINITCM3DI[28]} {HRDATAINITCM3DI[29]} {HRDATAINITCM3DI[30]} {HRDATAINITCM3DI[31]} port HSELTARGSRAM3 output.right portBus HRESPTARGSRAM0 input.left 2 {HRESPTARGSRAM0[0]} {HRESPTARGSRAM0[1]} portBus HRESPTARGSRAM1 input.left 2 {HRESPTARGSRAM1[0]} {HRESPTARGSRAM1[1]} portBus HMASTERINITEXP0 input.left 4 {HMASTERINITEXP0[0]} {HMASTERINITEXP0[1]} {HMASTERINITEXP0[2]} {HMASTERINITEXP0[3]} portBus HRESPTARGSRAM2 input.left 2 {HRESPTARGSRAM2[0]} {HRESPTARGSRAM2[1]} portBus HMASTERINITEXP1 input.left 4 {HMASTERINITEXP1[0]} {HMASTERINITEXP1[1]} {HMASTERINITEXP1[2]} {HMASTERINITEXP1[3]} portBus HRESPTARGSRAM3 input.left 2 {HRESPTARGSRAM3[0]} {HRESPTARGSRAM3[1]} portBus HWDATATARGSRAM0 output.right 32 {HWDATATARGSRAM0[0]} {HWDATATARGSRAM0[1]} {HWDATATARGSRAM0[2]} {HWDATATARGSRAM0[3]} {HWDATATARGSRAM0[4]} {HWDATATARGSRAM0[5]} {HWDATATARGSRAM0[6]} {HWDATATARGSRAM0[7]} {HWDATATARGSRAM0[8]} {HWDATATARGSRAM0[9]} {HWDATATARGSRAM0[10]} {HWDATATARGSRAM0[11]} {HWDATATARGSRAM0[12]} {HWDATATARGSRAM0[13]} {HWDATATARGSRAM0[14]} {HWDATATARGSRAM0[15]} {HWDATATARGSRAM0[16]} {HWDATATARGSRAM0[17]} {HWDATATARGSRAM0[18]} {HWDATATARGSRAM0[19]} {HWDATATARGSRAM0[20]} {HWDATATARGSRAM0[21]} {HWDATATARGSRAM0[22]} {HWDATATARGSRAM0[23]} {HWDATATARGSRAM0[24]} {HWDATATARGSRAM0[25]} {HWDATATARGSRAM0[26]} {HWDATATARGSRAM0[27]} {HWDATATARGSRAM0[28]} {HWDATATARGSRAM0[29]} {HWDATATARGSRAM0[30]} {HWDATATARGSRAM0[31]} portBus HWDATATARGSRAM1 output.right 32 {HWDATATARGSRAM1[0]} {HWDATATARGSRAM1[1]} {HWDATATARGSRAM1[2]} {HWDATATARGSRAM1[3]} {HWDATATARGSRAM1[4]} {HWDATATARGSRAM1[5]} {HWDATATARGSRAM1[6]} {HWDATATARGSRAM1[7]} {HWDATATARGSRAM1[8]} {HWDATATARGSRAM1[9]} {HWDATATARGSRAM1[10]} {HWDATATARGSRAM1[11]} {HWDATATARGSRAM1[12]} {HWDATATARGSRAM1[13]} {HWDATATARGSRAM1[14]} {HWDATATARGSRAM1[15]} {HWDATATARGSRAM1[16]} {HWDATATARGSRAM1[17]} {HWDATATARGSRAM1[18]} {HWDATATARGSRAM1[19]} {HWDATATARGSRAM1[20]} {HWDATATARGSRAM1[21]} {HWDATATARGSRAM1[22]} {HWDATATARGSRAM1[23]} {HWDATATARGSRAM1[24]} {HWDATATARGSRAM1[25]} {HWDATATARGSRAM1[26]} {HWDATATARGSRAM1[27]} {HWDATATARGSRAM1[28]} {HWDATATARGSRAM1[29]} {HWDATATARGSRAM1[30]} {HWDATATARGSRAM1[31]} portBus HAUSERTARGEXP0 output.right 4 {HAUSERTARGEXP0[0]} {HAUSERTARGEXP0[1]} {HAUSERTARGEXP0[2]} {HAUSERTARGEXP0[3]} portBus HADDRTARGSRAM0 output.right 32 {HADDRTARGSRAM0[0]} {HADDRTARGSRAM0[1]} {HADDRTARGSRAM0[2]} {HADDRTARGSRAM0[3]} {HADDRTARGSRAM0[4]} {HADDRTARGSRAM0[5]} {HADDRTARGSRAM0[6]} {HADDRTARGSRAM0[7]} {HADDRTARGSRAM0[8]} {HADDRTARGSRAM0[9]} {HADDRTARGSRAM0[10]} {HADDRTARGSRAM0[11]} {HADDRTARGSRAM0[12]} {HADDRTARGSRAM0[13]} {HADDRTARGSRAM0[14]} {HADDRTARGSRAM0[15]} {HADDRTARGSRAM0[16]} {HADDRTARGSRAM0[17]} {HADDRTARGSRAM0[18]} {HADDRTARGSRAM0[19]} {HADDRTARGSRAM0[20]} {HADDRTARGSRAM0[21]} {HADDRTARGSRAM0[22]} {HADDRTARGSRAM0[23]} {HADDRTARGSRAM0[24]} {HADDRTARGSRAM0[25]} {HADDRTARGSRAM0[26]} {HADDRTARGSRAM0[27]} {HADDRTARGSRAM0[28]} {HADDRTARGSRAM0[29]} {HADDRTARGSRAM0[30]} {HADDRTARGSRAM0[31]} portBus HWDATATARGSRAM2 output.right 32 {HWDATATARGSRAM2[0]} {HWDATATARGSRAM2[1]} {HWDATATARGSRAM2[2]} {HWDATATARGSRAM2[3]} {HWDATATARGSRAM2[4]} {HWDATATARGSRAM2[5]} {HWDATATARGSRAM2[6]} {HWDATATARGSRAM2[7]} {HWDATATARGSRAM2[8]} {HWDATATARGSRAM2[9]} {HWDATATARGSRAM2[10]} {HWDATATARGSRAM2[11]} {HWDATATARGSRAM2[12]} {HWDATATARGSRAM2[13]} {HWDATATARGSRAM2[14]} {HWDATATARGSRAM2[15]} {HWDATATARGSRAM2[16]} {HWDATATARGSRAM2[17]} {HWDATATARGSRAM2[18]} {HWDATATARGSRAM2[19]} {HWDATATARGSRAM2[20]} {HWDATATARGSRAM2[21]} {HWDATATARGSRAM2[22]} {HWDATATARGSRAM2[23]} {HWDATATARGSRAM2[24]} {HWDATATARGSRAM2[25]} {HWDATATARGSRAM2[26]} {HWDATATARGSRAM2[27]} {HWDATATARGSRAM2[28]} {HWDATATARGSRAM2[29]} {HWDATATARGSRAM2[30]} {HWDATATARGSRAM2[31]} portBus HAUSERTARGEXP1 output.right 4 {HAUSERTARGEXP1[0]} {HAUSERTARGEXP1[1]} {HAUSERTARGEXP1[2]} {HAUSERTARGEXP1[3]} portBus HRUSERINITCM3DI output.right 4 {HRUSERINITCM3DI[0]} {HRUSERINITCM3DI[1]} {HRUSERINITCM3DI[2]} {HRUSERINITCM3DI[3]} portBus HADDRTARGSRAM1 output.right 32 {HADDRTARGSRAM1[0]} {HADDRTARGSRAM1[1]} {HADDRTARGSRAM1[2]} {HADDRTARGSRAM1[3]} {HADDRTARGSRAM1[4]} {HADDRTARGSRAM1[5]} {HADDRTARGSRAM1[6]} {HADDRTARGSRAM1[7]} {HADDRTARGSRAM1[8]} {HADDRTARGSRAM1[9]} {HADDRTARGSRAM1[10]} {HADDRTARGSRAM1[11]} {HADDRTARGSRAM1[12]} {HADDRTARGSRAM1[13]} {HADDRTARGSRAM1[14]} {HADDRTARGSRAM1[15]} {HADDRTARGSRAM1[16]} {HADDRTARGSRAM1[17]} {HADDRTARGSRAM1[18]} {HADDRTARGSRAM1[19]} {HADDRTARGSRAM1[20]} {HADDRTARGSRAM1[21]} {HADDRTARGSRAM1[22]} {HADDRTARGSRAM1[23]} {HADDRTARGSRAM1[24]} {HADDRTARGSRAM1[25]} {HADDRTARGSRAM1[26]} {HADDRTARGSRAM1[27]} {HADDRTARGSRAM1[28]} {HADDRTARGSRAM1[29]} {HADDRTARGSRAM1[30]} {HADDRTARGSRAM1[31]} portBus HWDATATARGSRAM3 output.right 32 {HWDATATARGSRAM3[0]} {HWDATATARGSRAM3[1]} {HWDATATARGSRAM3[2]} {HWDATATARGSRAM3[3]} {HWDATATARGSRAM3[4]} {HWDATATARGSRAM3[5]} {HWDATATARGSRAM3[6]} {HWDATATARGSRAM3[7]} {HWDATATARGSRAM3[8]} {HWDATATARGSRAM3[9]} {HWDATATARGSRAM3[10]} {HWDATATARGSRAM3[11]} {HWDATATARGSRAM3[12]} {HWDATATARGSRAM3[13]} {HWDATATARGSRAM3[14]} {HWDATATARGSRAM3[15]} {HWDATATARGSRAM3[16]} {HWDATATARGSRAM3[17]} {HWDATATARGSRAM3[18]} {HWDATATARGSRAM3[19]} {HWDATATARGSRAM3[20]} {HWDATATARGSRAM3[21]} {HWDATATARGSRAM3[22]} {HWDATATARGSRAM3[23]} {HWDATATARGSRAM3[24]} {HWDATATARGSRAM3[25]} {HWDATATARGSRAM3[26]} {HWDATATARGSRAM3[27]} {HWDATATARGSRAM3[28]} {HWDATATARGSRAM3[29]} {HWDATATARGSRAM3[30]} {HWDATATARGSRAM3[31]} portBus HADDRTARGSRAM2 output.right 32 {HADDRTARGSRAM2[0]} {HADDRTARGSRAM2[1]} {HADDRTARGSRAM2[2]} {HADDRTARGSRAM2[3]} {HADDRTARGSRAM2[4]} {HADDRTARGSRAM2[5]} {HADDRTARGSRAM2[6]} {HADDRTARGSRAM2[7]} {HADDRTARGSRAM2[8]} {HADDRTARGSRAM2[9]} {HADDRTARGSRAM2[10]} {HADDRTARGSRAM2[11]} {HADDRTARGSRAM2[12]} {HADDRTARGSRAM2[13]} {HADDRTARGSRAM2[14]} {HADDRTARGSRAM2[15]} {HADDRTARGSRAM2[16]} {HADDRTARGSRAM2[17]} {HADDRTARGSRAM2[18]} {HADDRTARGSRAM2[19]} {HADDRTARGSRAM2[20]} {HADDRTARGSRAM2[21]} {HADDRTARGSRAM2[22]} {HADDRTARGSRAM2[23]} {HADDRTARGSRAM2[24]} {HADDRTARGSRAM2[25]} {HADDRTARGSRAM2[26]} {HADDRTARGSRAM2[27]} {HADDRTARGSRAM2[28]} {HADDRTARGSRAM2[29]} {HADDRTARGSRAM2[30]} {HADDRTARGSRAM2[31]} portBus HSIZETARGFLASH0 output.right 3 {HSIZETARGFLASH0[0]} {HSIZETARGFLASH0[1]} {HSIZETARGFLASH0[2]} portBus HADDRTARGSRAM3 output.right 32 {HADDRTARGSRAM3[0]} {HADDRTARGSRAM3[1]} {HADDRTARGSRAM3[2]} {HADDRTARGSRAM3[3]} {HADDRTARGSRAM3[4]} {HADDRTARGSRAM3[5]} {HADDRTARGSRAM3[6]} {HADDRTARGSRAM3[7]} {HADDRTARGSRAM3[8]} {HADDRTARGSRAM3[9]} {HADDRTARGSRAM3[10]} {HADDRTARGSRAM3[11]} {HADDRTARGSRAM3[12]} {HADDRTARGSRAM3[13]} {HADDRTARGSRAM3[14]} {HADDRTARGSRAM3[15]} {HADDRTARGSRAM3[16]} {HADDRTARGSRAM3[17]} {HADDRTARGSRAM3[18]} {HADDRTARGSRAM3[19]} {HADDRTARGSRAM3[20]} {HADDRTARGSRAM3[21]} {HADDRTARGSRAM3[22]} {HADDRTARGSRAM3[23]} {HADDRTARGSRAM3[24]} {HADDRTARGSRAM3[25]} {HADDRTARGSRAM3[26]} {HADDRTARGSRAM3[27]} {HADDRTARGSRAM3[28]} {HADDRTARGSRAM3[29]} {HADDRTARGSRAM3[30]} {HADDRTARGSRAM3[31]} portBus HAUSERTARGSRAM0 output.right 4 {HAUSERTARGSRAM0[0]} {HAUSERTARGSRAM0[1]} {HAUSERTARGSRAM0[2]} {HAUSERTARGSRAM0[3]} portBus HBURSTINITCM3S input.left 3 {HBURSTINITCM3S[0]} {HBURSTINITCM3S[1]} {HBURSTINITCM3S[2]} portBus HAUSERTARGSRAM1 output.right 4 {HAUSERTARGSRAM1[0]} {HAUSERTARGSRAM1[1]} {HAUSERTARGSRAM1[2]} {HAUSERTARGSRAM1[3]} portBus HWDATATARGAPB0 output.right 32 {HWDATATARGAPB0[0]} {HWDATATARGAPB0[1]} {HWDATATARGAPB0[2]} {HWDATATARGAPB0[3]} {HWDATATARGAPB0[4]} {HWDATATARGAPB0[5]} {HWDATATARGAPB0[6]} {HWDATATARGAPB0[7]} {HWDATATARGAPB0[8]} {HWDATATARGAPB0[9]} {HWDATATARGAPB0[10]} {HWDATATARGAPB0[11]} {HWDATATARGAPB0[12]} {HWDATATARGAPB0[13]} {HWDATATARGAPB0[14]} {HWDATATARGAPB0[15]} {HWDATATARGAPB0[16]} {HWDATATARGAPB0[17]} {HWDATATARGAPB0[18]} {HWDATATARGAPB0[19]} {HWDATATARGAPB0[20]} {HWDATATARGAPB0[21]} {HWDATATARGAPB0[22]} {HWDATATARGAPB0[23]} {HWDATATARGAPB0[24]} {HWDATATARGAPB0[25]} {HWDATATARGAPB0[26]} {HWDATATARGAPB0[27]} {HWDATATARGAPB0[28]} {HWDATATARGAPB0[29]} {HWDATATARGAPB0[30]} {HWDATATARGAPB0[31]} portBus HAUSERTARGSRAM2 output.right 4 {HAUSERTARGSRAM2[0]} {HAUSERTARGSRAM2[1]} {HAUSERTARGSRAM2[2]} {HAUSERTARGSRAM2[3]} portBus HTRANSTARGEXP0 output.right 2 {HTRANSTARGEXP0[0]} {HTRANSTARGEXP0[1]} portBus HAUSERTARGSRAM3 output.right 4 {HAUSERTARGSRAM3[0]} {HAUSERTARGSRAM3[1]} {HAUSERTARGSRAM3[2]} {HAUSERTARGSRAM3[3]} portBus HSIZETARGAPB0 output.right 3 {HSIZETARGAPB0[0]} {HSIZETARGAPB0[1]} {HSIZETARGAPB0[2]} portBus HTRANSTARGEXP1 output.right 2 {HTRANSTARGEXP1[0]} {HTRANSTARGEXP1[1]} portBus HRDATATARGEXP0 input.left 32 {HRDATATARGEXP0[0]} {HRDATATARGEXP0[1]} {HRDATATARGEXP0[2]} {HRDATATARGEXP0[3]} {HRDATATARGEXP0[4]} {HRDATATARGEXP0[5]} {HRDATATARGEXP0[6]} {HRDATATARGEXP0[7]} {HRDATATARGEXP0[8]} {HRDATATARGEXP0[9]} {HRDATATARGEXP0[10]} {HRDATATARGEXP0[11]} {HRDATATARGEXP0[12]} {HRDATATARGEXP0[13]} {HRDATATARGEXP0[14]} {HRDATATARGEXP0[15]} {HRDATATARGEXP0[16]} {HRDATATARGEXP0[17]} {HRDATATARGEXP0[18]} {HRDATATARGEXP0[19]} {HRDATATARGEXP0[20]} {HRDATATARGEXP0[21]} {HRDATATARGEXP0[22]} {HRDATATARGEXP0[23]} {HRDATATARGEXP0[24]} {HRDATATARGEXP0[25]} {HRDATATARGEXP0[26]} {HRDATATARGEXP0[27]} {HRDATATARGEXP0[28]} {HRDATATARGEXP0[29]} {HRDATATARGEXP0[30]} {HRDATATARGEXP0[31]} portBus HWUSERTARGSRAM0 output.right 4 {HWUSERTARGSRAM0[0]} {HWUSERTARGSRAM0[1]} {HWUSERTARGSRAM0[2]} {HWUSERTARGSRAM0[3]} portBus HRDATATARGEXP1 input.left 32 {HRDATATARGEXP1[0]} {HRDATATARGEXP1[1]} {HRDATATARGEXP1[2]} {HRDATATARGEXP1[3]} {HRDATATARGEXP1[4]} {HRDATATARGEXP1[5]} {HRDATATARGEXP1[6]} {HRDATATARGEXP1[7]} {HRDATATARGEXP1[8]} {HRDATATARGEXP1[9]} {HRDATATARGEXP1[10]} {HRDATATARGEXP1[11]} {HRDATATARGEXP1[12]} {HRDATATARGEXP1[13]} {HRDATATARGEXP1[14]} {HRDATATARGEXP1[15]} {HRDATATARGEXP1[16]} {HRDATATARGEXP1[17]} {HRDATATARGEXP1[18]} {HRDATATARGEXP1[19]} {HRDATATARGEXP1[20]} {HRDATATARGEXP1[21]} {HRDATATARGEXP1[22]} {HRDATATARGEXP1[23]} {HRDATATARGEXP1[24]} {HRDATATARGEXP1[25]} {HRDATATARGEXP1[26]} {HRDATATARGEXP1[27]} {HRDATATARGEXP1[28]} {HRDATATARGEXP1[29]} {HRDATATARGEXP1[30]} {HRDATATARGEXP1[31]} portBus HWUSERTARGSRAM1 output.right 4 {HWUSERTARGSRAM1[0]} {HWUSERTARGSRAM1[1]} {HWUSERTARGSRAM1[2]} {HWUSERTARGSRAM1[3]} portBus HWUSERTARGSRAM2 output.right 4 {HWUSERTARGSRAM2[0]} {HWUSERTARGSRAM2[1]} {HWUSERTARGSRAM2[2]} {HWUSERTARGSRAM2[3]} portBus HWUSERTARGSRAM3 output.right 4 {HWUSERTARGSRAM3[0]} {HWUSERTARGSRAM3[1]} {HWUSERTARGSRAM3[2]} {HWUSERTARGSRAM3[3]} portBus HSIZETARGSRAM0 output.right 3 {HSIZETARGSRAM0[0]} {HSIZETARGSRAM0[1]} {HSIZETARGSRAM0[2]} portBus HSIZETARGSRAM1 output.right 3 {HSIZETARGSRAM1[0]} {HSIZETARGSRAM1[1]} {HSIZETARGSRAM1[2]} portBus HSIZETARGSRAM2 output.right 3 {HSIZETARGSRAM2[0]} {HSIZETARGSRAM2[1]} {HSIZETARGSRAM2[2]} portBus HSIZETARGSRAM3 output.right 3 {HSIZETARGSRAM3[0]} {HSIZETARGSRAM3[1]} {HSIZETARGSRAM3[2]} portBus HBURSTINITEXP0 input.left 3 {HBURSTINITEXP0[0]} {HBURSTINITEXP0[1]} {HBURSTINITEXP0[2]} portBus HBURSTINITEXP1 input.left 3 {HBURSTINITEXP1[0]} {HBURSTINITEXP1[1]} {HBURSTINITEXP1[2]} port HMASTLOCKTARGFLASH0 output.right port HREADYMUXTARGEXP0 output.right port HREADYMUXTARGEXP1 output.right portBus HRESPINITCM3S output.right 2 {HRESPINITCM3S[0]} {HRESPINITCM3S[1]} portBus HADDRINITCM3S input.left 32 {HADDRINITCM3S[0]} {HADDRINITCM3S[1]} {HADDRINITCM3S[2]} {HADDRINITCM3S[3]} {HADDRINITCM3S[4]} {HADDRINITCM3S[5]} {HADDRINITCM3S[6]} {HADDRINITCM3S[7]} {HADDRINITCM3S[8]} {HADDRINITCM3S[9]} {HADDRINITCM3S[10]} {HADDRINITCM3S[11]} {HADDRINITCM3S[12]} {HADDRINITCM3S[13]} {HADDRINITCM3S[14]} {HADDRINITCM3S[15]} {HADDRINITCM3S[16]} {HADDRINITCM3S[17]} {HADDRINITCM3S[18]} {HADDRINITCM3S[19]} {HADDRINITCM3S[20]} {HADDRINITCM3S[21]} {HADDRINITCM3S[22]} {HADDRINITCM3S[23]} {HADDRINITCM3S[24]} {HADDRINITCM3S[25]} {HADDRINITCM3S[26]} {HADDRINITCM3S[27]} {HADDRINITCM3S[28]} {HADDRINITCM3S[29]} {HADDRINITCM3S[30]} {HADDRINITCM3S[31]} port HSELTARGAPB0 output.right portBus HRESPTARGFLASH0 input.left 2 {HRESPTARGFLASH0[0]} {HRESPTARGFLASH0[1]} portBus HPROTINITCM3S input.left 4 {HPROTINITCM3S[0]} {HPROTINITCM3S[1]} {HPROTINITCM3S[2]} {HPROTINITCM3S[3]} portBus HRESPINITEXP0 output.right 2 {HRESPINITEXP0[0]} {HRESPINITEXP0[1]} portBus HRUSERINITCM3S output.right 4 {HRUSERINITCM3S[0]} {HRUSERINITCM3S[1]} {HRUSERINITCM3S[2]} {HRUSERINITCM3S[3]} portBus HRESPINITEXP1 output.right 2 {HRESPINITEXP1[0]} {HRESPINITEXP1[1]} portBus HADDRINITEXP0 input.left 32 {HADDRINITEXP0[0]} {HADDRINITEXP0[1]} {HADDRINITEXP0[2]} {HADDRINITEXP0[3]} {HADDRINITEXP0[4]} {HADDRINITEXP0[5]} {HADDRINITEXP0[6]} {HADDRINITEXP0[7]} {HADDRINITEXP0[8]} {HADDRINITEXP0[9]} {HADDRINITEXP0[10]} {HADDRINITEXP0[11]} {HADDRINITEXP0[12]} {HADDRINITEXP0[13]} {HADDRINITEXP0[14]} {HADDRINITEXP0[15]} {HADDRINITEXP0[16]} {HADDRINITEXP0[17]} {HADDRINITEXP0[18]} {HADDRINITEXP0[19]} {HADDRINITEXP0[20]} {HADDRINITEXP0[21]} {HADDRINITEXP0[22]} {HADDRINITEXP0[23]} {HADDRINITEXP0[24]} {HADDRINITEXP0[25]} {HADDRINITEXP0[26]} {HADDRINITEXP0[27]} {HADDRINITEXP0[28]} {HADDRINITEXP0[29]} {HADDRINITEXP0[30]} {HADDRINITEXP0[31]} portBus HTRANSTARGFLASH0 output.right 2 {HTRANSTARGFLASH0[0]} {HTRANSTARGFLASH0[1]} portBus HADDRINITEXP1 input.left 32 {HADDRINITEXP1[0]} {HADDRINITEXP1[1]} {HADDRINITEXP1[2]} {HADDRINITEXP1[3]} {HADDRINITEXP1[4]} {HADDRINITEXP1[5]} {HADDRINITEXP1[6]} {HADDRINITEXP1[7]} {HADDRINITEXP1[8]} {HADDRINITEXP1[9]} {HADDRINITEXP1[10]} {HADDRINITEXP1[11]} {HADDRINITEXP1[12]} {HADDRINITEXP1[13]} {HADDRINITEXP1[14]} {HADDRINITEXP1[15]} {HADDRINITEXP1[16]} {HADDRINITEXP1[17]} {HADDRINITEXP1[18]} {HADDRINITEXP1[19]} {HADDRINITEXP1[20]} {HADDRINITEXP1[21]} {HADDRINITEXP1[22]} {HADDRINITEXP1[23]} {HADDRINITEXP1[24]} {HADDRINITEXP1[25]} {HADDRINITEXP1[26]} {HADDRINITEXP1[27]} {HADDRINITEXP1[28]} {HADDRINITEXP1[29]} {HADDRINITEXP1[30]} {HADDRINITEXP1[31]} port HMASTLOCKTARGAPB0 output.right portBus HPROTINITEXP0 input.left 4 {HPROTINITEXP0[0]} {HPROTINITEXP0[1]} {HPROTINITEXP0[2]} {HPROTINITEXP0[3]} portBus HPROTINITEXP1 input.left 4 {HPROTINITEXP1[0]} {HPROTINITEXP1[1]} {HPROTINITEXP1[2]} {HPROTINITEXP1[3]} port HREADYOUTTARGEXP0 input.left port HREADYOUTTARGEXP1 input.left portBus HRUSERINITEXP0 output.right 4 {HRUSERINITEXP0[0]} {HRUSERINITEXP0[1]} {HRUSERINITEXP0[2]} {HRUSERINITEXP0[3]} portBus HAUSERINITCM3S input.left 4 {HAUSERINITCM3S[0]} {HAUSERINITCM3S[1]} {HAUSERINITCM3S[2]} {HAUSERINITCM3S[3]} portBus HRUSERINITEXP1 output.right 4 {HRUSERINITEXP1[0]} {HRUSERINITEXP1[1]} {HRUSERINITEXP1[2]} {HRUSERINITEXP1[3]} port HWRITETARGSRAM0 output.right port HWRITETARGSRAM1 output.right port HWRITETARGSRAM2 output.right port HWRITETARGSRAM3 output.right portBus HTRANSINITCM3S input.left 2 {HTRANSINITCM3S[0]} {HTRANSINITCM3S[1]} portBus HRDATAINITCM3S output.right 32 {HRDATAINITCM3S[0]} {HRDATAINITCM3S[1]} {HRDATAINITCM3S[2]} {HRDATAINITCM3S[3]} {HRDATAINITCM3S[4]} {HRDATAINITCM3S[5]} {HRDATAINITCM3S[6]} {HRDATAINITCM3S[7]} {HRDATAINITCM3S[8]} {HRDATAINITCM3S[9]} {HRDATAINITCM3S[10]} {HRDATAINITCM3S[11]} {HRDATAINITCM3S[12]} {HRDATAINITCM3S[13]} {HRDATAINITCM3S[14]} {HRDATAINITCM3S[15]} {HRDATAINITCM3S[16]} {HRDATAINITCM3S[17]} {HRDATAINITCM3S[18]} {HRDATAINITCM3S[19]} {HRDATAINITCM3S[20]} {HRDATAINITCM3S[21]} {HRDATAINITCM3S[22]} {HRDATAINITCM3S[23]} {HRDATAINITCM3S[24]} {HRDATAINITCM3S[25]} {HRDATAINITCM3S[26]} {HRDATAINITCM3S[27]} {HRDATAINITCM3S[28]} {HRDATAINITCM3S[29]} {HRDATAINITCM3S[30]} {HRDATAINITCM3S[31]} portBus HAUSERINITEXP0 input.left 4 {HAUSERINITEXP0[0]} {HAUSERINITEXP0[1]} {HAUSERINITEXP0[2]} {HAUSERINITEXP0[3]} portBus HAUSERINITEXP1 input.left 4 {HAUSERINITEXP1[0]} {HAUSERINITEXP1[1]} {HAUSERINITEXP1[2]} {HAUSERINITEXP1[3]} portBus HMASTERTARGAPB0 output.right 4 {HMASTERTARGAPB0[0]} {HMASTERTARGAPB0[1]} {HMASTERTARGAPB0[2]} {HMASTERTARGAPB0[3]} port HMASTLOCKTARGSRAM0 output.right port HMASTLOCKTARGSRAM1 output.right portBus HTRANSINITEXP0 input.left 2 {HTRANSINITEXP0[0]} {HTRANSINITEXP0[1]} portBus HTRANSTARGSRAM0 output.right 2 {HTRANSTARGSRAM0[0]} {HTRANSTARGSRAM0[1]} port HMASTLOCKTARGSRAM2 output.right portBus HTRANSINITEXP1 input.left 2 {HTRANSINITEXP1[0]} {HTRANSINITEXP1[1]} portBus HTRANSTARGSRAM1 output.right 2 {HTRANSTARGSRAM1[0]} {HTRANSTARGSRAM1[1]} port HMASTLOCKTARGSRAM3 output.right portBus HTRANSTARGSRAM2 output.right 2 {HTRANSTARGSRAM2[0]} {HTRANSTARGSRAM2[1]} portBus HTRANSTARGSRAM3 output.right 2 {HTRANSTARGSRAM3[0]} {HTRANSTARGSRAM3[1]} portBus HRDATAINITEXP0 output.right 32 {HRDATAINITEXP0[0]} {HRDATAINITEXP0[1]} {HRDATAINITEXP0[2]} {HRDATAINITEXP0[3]} {HRDATAINITEXP0[4]} {HRDATAINITEXP0[5]} {HRDATAINITEXP0[6]} {HRDATAINITEXP0[7]} {HRDATAINITEXP0[8]} {HRDATAINITEXP0[9]} {HRDATAINITEXP0[10]} {HRDATAINITEXP0[11]} {HRDATAINITEXP0[12]} {HRDATAINITEXP0[13]} {HRDATAINITEXP0[14]} {HRDATAINITEXP0[15]} {HRDATAINITEXP0[16]} {HRDATAINITEXP0[17]} {HRDATAINITEXP0[18]} {HRDATAINITEXP0[19]} {HRDATAINITEXP0[20]} {HRDATAINITEXP0[21]} {HRDATAINITEXP0[22]} {HRDATAINITEXP0[23]} {HRDATAINITEXP0[24]} {HRDATAINITEXP0[25]} {HRDATAINITEXP0[26]} {HRDATAINITEXP0[27]} {HRDATAINITEXP0[28]} {HRDATAINITEXP0[29]} {HRDATAINITEXP0[30]} {HRDATAINITEXP0[31]} portBus HRDATAINITEXP1 output.right 32 {HRDATAINITEXP1[0]} {HRDATAINITEXP1[1]} {HRDATAINITEXP1[2]} {HRDATAINITEXP1[3]} {HRDATAINITEXP1[4]} {HRDATAINITEXP1[5]} {HRDATAINITEXP1[6]} {HRDATAINITEXP1[7]} {HRDATAINITEXP1[8]} {HRDATAINITEXP1[9]} {HRDATAINITEXP1[10]} {HRDATAINITEXP1[11]} {HRDATAINITEXP1[12]} {HRDATAINITEXP1[13]} {HRDATAINITEXP1[14]} {HRDATAINITEXP1[15]} {HRDATAINITEXP1[16]} {HRDATAINITEXP1[17]} {HRDATAINITEXP1[18]} {HRDATAINITEXP1[19]} {HRDATAINITEXP1[20]} {HRDATAINITEXP1[21]} {HRDATAINITEXP1[22]} {HRDATAINITEXP1[23]} {HRDATAINITEXP1[24]} {HRDATAINITEXP1[25]} {HRDATAINITEXP1[26]} {HRDATAINITEXP1[27]} {HRDATAINITEXP1[28]} {HRDATAINITEXP1[29]} {HRDATAINITEXP1[30]} {HRDATAINITEXP1[31]} portBus HBURSTTARGSRAM0 output.right 3 {HBURSTTARGSRAM0[0]} {HBURSTTARGSRAM0[1]} {HBURSTTARGSRAM0[2]} portBus HWUSERTARGEXP0 output.right 4 {HWUSERTARGEXP0[0]} {HWUSERTARGEXP0[1]} {HWUSERTARGEXP0[2]} {HWUSERTARGEXP0[3]} portBus HWUSERTARGEXP1 output.right 4 {HWUSERTARGEXP1[0]} {HWUSERTARGEXP1[1]} {HWUSERTARGEXP1[2]} {HWUSERTARGEXP1[3]} portBus HBURSTTARGSRAM1 output.right 3 {HBURSTTARGSRAM1[0]} {HBURSTTARGSRAM1[1]} {HBURSTTARGSRAM1[2]} portBus HBURSTTARGSRAM2 output.right 3 {HBURSTTARGSRAM2[0]} {HBURSTTARGSRAM2[1]} {HBURSTTARGSRAM2[2]} portBus HBURSTTARGSRAM3 output.right 3 {HBURSTTARGSRAM3[0]} {HBURSTTARGSRAM3[1]} {HBURSTTARGSRAM3[2]} portBus HMASTERTARGSRAM0 output.right 4 {HMASTERTARGSRAM0[0]} {HMASTERTARGSRAM0[1]} {HMASTERTARGSRAM0[2]} {HMASTERTARGSRAM0[3]} portBus HPROTTARGSRAM0 output.right 4 {HPROTTARGSRAM0[0]} {HPROTTARGSRAM0[1]} {HPROTTARGSRAM0[2]} {HPROTTARGSRAM0[3]} portBus HMASTERTARGSRAM1 output.right 4 {HMASTERTARGSRAM1[0]} {HMASTERTARGSRAM1[1]} {HMASTERTARGSRAM1[2]} {HMASTERTARGSRAM1[3]} port HWRITETARGEXP0 output.right portBus HPROTTARGSRAM1 output.right 4 {HPROTTARGSRAM1[0]} {HPROTTARGSRAM1[1]} {HPROTTARGSRAM1[2]} {HPROTTARGSRAM1[3]} portBus HMASTERTARGSRAM2 output.right 4 {HMASTERTARGSRAM2[0]} {HMASTERTARGSRAM2[1]} {HMASTERTARGSRAM2[2]} {HMASTERTARGSRAM2[3]} port HWRITETARGEXP1 output.right portBus HPROTTARGSRAM2 output.right 4 {HPROTTARGSRAM2[0]} {HPROTTARGSRAM2[1]} {HPROTTARGSRAM2[2]} {HPROTTARGSRAM2[3]} portBus HMASTERTARGSRAM3 output.right 4 {HMASTERTARGSRAM3[0]} {HMASTERTARGSRAM3[1]} {HMASTERTARGSRAM3[2]} {HMASTERTARGSRAM3[3]} portBus HPROTTARGSRAM3 output.right 4 {HPROTTARGSRAM3[0]} {HPROTTARGSRAM3[1]} {HPROTTARGSRAM3[2]} {HPROTTARGSRAM3[3]} portBus HWDATATARGFLASH0 output.right 32 {HWDATATARGFLASH0[0]} {HWDATATARGFLASH0[1]} {HWDATATARGFLASH0[2]} {HWDATATARGFLASH0[3]} {HWDATATARGFLASH0[4]} {HWDATATARGFLASH0[5]} {HWDATATARGFLASH0[6]} {HWDATATARGFLASH0[7]} {HWDATATARGFLASH0[8]} {HWDATATARGFLASH0[9]} {HWDATATARGFLASH0[10]} {HWDATATARGFLASH0[11]} {HWDATATARGFLASH0[12]} {HWDATATARGFLASH0[13]} {HWDATATARGFLASH0[14]} {HWDATATARGFLASH0[15]} {HWDATATARGFLASH0[16]} {HWDATATARGFLASH0[17]} {HWDATATARGFLASH0[18]} {HWDATATARGFLASH0[19]} {HWDATATARGFLASH0[20]} {HWDATATARGFLASH0[21]} {HWDATATARGFLASH0[22]} {HWDATATARGFLASH0[23]} {HWDATATARGFLASH0[24]} {HWDATATARGFLASH0[25]} {HWDATATARGFLASH0[26]} {HWDATATARGFLASH0[27]} {HWDATATARGFLASH0[28]} {HWDATATARGFLASH0[29]} {HWDATATARGFLASH0[30]} {HWDATATARGFLASH0[31]} port HREADYOUTINITCM3DI output.right port HRESETn input.left port HREADYOUTTARGFLASH0 input.left portBus HBURSTTARGAPB0 output.right 3 {HBURSTTARGAPB0[0]} {HBURSTTARGAPB0[1]} {HBURSTTARGAPB0[2]} port HREADYOUTINITCM3S output.right port HWRITETARGFLASH0 output.right portBus HRDATATARGFLASH0 input.left 32 {HRDATATARGFLASH0[0]} {HRDATATARGFLASH0[1]} {HRDATATARGFLASH0[2]} {HRDATATARGFLASH0[3]} {HRDATATARGFLASH0[4]} {HRDATATARGFLASH0[5]} {HRDATATARGFLASH0[6]} {HRDATATARGFLASH0[7]} {HRDATATARGFLASH0[8]} {HRDATATARGFLASH0[9]} {HRDATATARGFLASH0[10]} {HRDATATARGFLASH0[11]} {HRDATATARGFLASH0[12]} {HRDATATARGFLASH0[13]} {HRDATATARGFLASH0[14]} {HRDATATARGFLASH0[15]} {HRDATATARGFLASH0[16]} {HRDATATARGFLASH0[17]} {HRDATATARGFLASH0[18]} {HRDATATARGFLASH0[19]} {HRDATATARGFLASH0[20]} {HRDATATARGFLASH0[21]} {HRDATATARGFLASH0[22]} {HRDATATARGFLASH0[23]} {HRDATATARGFLASH0[24]} {HRDATATARGFLASH0[25]} {HRDATATARGFLASH0[26]} {HRDATATARGFLASH0[27]} {HRDATATARGFLASH0[28]} {HRDATATARGFLASH0[29]} {HRDATATARGFLASH0[30]} {HRDATATARGFLASH0[31]} portBus HBURSTTARGFLASH0 output.right 3 {HBURSTTARGFLASH0[0]} {HBURSTTARGFLASH0[1]} {HBURSTTARGFLASH0[2]} portBus HWDATATARGEXP0 output.right 32 {HWDATATARGEXP0[0]} {HWDATATARGEXP0[1]} {HWDATATARGEXP0[2]} {HWDATATARGEXP0[3]} {HWDATATARGEXP0[4]} {HWDATATARGEXP0[5]} {HWDATATARGEXP0[6]} {HWDATATARGEXP0[7]} {HWDATATARGEXP0[8]} {HWDATATARGEXP0[9]} {HWDATATARGEXP0[10]} {HWDATATARGEXP0[11]} {HWDATATARGEXP0[12]} {HWDATATARGEXP0[13]} {HWDATATARGEXP0[14]} {HWDATATARGEXP0[15]} {HWDATATARGEXP0[16]} {HWDATATARGEXP0[17]} {HWDATATARGEXP0[18]} {HWDATATARGEXP0[19]} {HWDATATARGEXP0[20]} {HWDATATARGEXP0[21]} {HWDATATARGEXP0[22]} {HWDATATARGEXP0[23]} {HWDATATARGEXP0[24]} {HWDATATARGEXP0[25]} {HWDATATARGEXP0[26]} {HWDATATARGEXP0[27]} {HWDATATARGEXP0[28]} {HWDATATARGEXP0[29]} {HWDATATARGEXP0[30]} {HWDATATARGEXP0[31]} portBus HRDATATARGSRAM0 input.left 32 {HRDATATARGSRAM0[0]} {HRDATATARGSRAM0[1]} {HRDATATARGSRAM0[2]} {HRDATATARGSRAM0[3]} {HRDATATARGSRAM0[4]} {HRDATATARGSRAM0[5]} {HRDATATARGSRAM0[6]} {HRDATATARGSRAM0[7]} {HRDATATARGSRAM0[8]} {HRDATATARGSRAM0[9]} {HRDATATARGSRAM0[10]} {HRDATATARGSRAM0[11]} {HRDATATARGSRAM0[12]} {HRDATATARGSRAM0[13]} {HRDATATARGSRAM0[14]} {HRDATATARGSRAM0[15]} {HRDATATARGSRAM0[16]} {HRDATATARGSRAM0[17]} {HRDATATARGSRAM0[18]} {HRDATATARGSRAM0[19]} {HRDATATARGSRAM0[20]} {HRDATATARGSRAM0[21]} {HRDATATARGSRAM0[22]} {HRDATATARGSRAM0[23]} {HRDATATARGSRAM0[24]} {HRDATATARGSRAM0[25]} {HRDATATARGSRAM0[26]} {HRDATATARGSRAM0[27]} {HRDATATARGSRAM0[28]} {HRDATATARGSRAM0[29]} {HRDATATARGSRAM0[30]} {HRDATATARGSRAM0[31]} portBus HWDATATARGEXP1 output.right 32 {HWDATATARGEXP1[0]} {HWDATATARGEXP1[1]} {HWDATATARGEXP1[2]} {HWDATATARGEXP1[3]} {HWDATATARGEXP1[4]} {HWDATATARGEXP1[5]} {HWDATATARGEXP1[6]} {HWDATATARGEXP1[7]} {HWDATATARGEXP1[8]} {HWDATATARGEXP1[9]} {HWDATATARGEXP1[10]} {HWDATATARGEXP1[11]} {HWDATATARGEXP1[12]} {HWDATATARGEXP1[13]} {HWDATATARGEXP1[14]} {HWDATATARGEXP1[15]} {HWDATATARGEXP1[16]} {HWDATATARGEXP1[17]} {HWDATATARGEXP1[18]} {HWDATATARGEXP1[19]} {HWDATATARGEXP1[20]} {HWDATATARGEXP1[21]} {HWDATATARGEXP1[22]} {HWDATATARGEXP1[23]} {HWDATATARGEXP1[24]} {HWDATATARGEXP1[25]} {HWDATATARGEXP1[26]} {HWDATATARGEXP1[27]} {HWDATATARGEXP1[28]} {HWDATATARGEXP1[29]} {HWDATATARGEXP1[30]} {HWDATATARGEXP1[31]} portBus HRDATATARGSRAM1 input.left 32 {HRDATATARGSRAM1[0]} {HRDATATARGSRAM1[1]} {HRDATATARGSRAM1[2]} {HRDATATARGSRAM1[3]} {HRDATATARGSRAM1[4]} {HRDATATARGSRAM1[5]} {HRDATATARGSRAM1[6]} {HRDATATARGSRAM1[7]} {HRDATATARGSRAM1[8]} {HRDATATARGSRAM1[9]} {HRDATATARGSRAM1[10]} {HRDATATARGSRAM1[11]} {HRDATATARGSRAM1[12]} {HRDATATARGSRAM1[13]} {HRDATATARGSRAM1[14]} {HRDATATARGSRAM1[15]} {HRDATATARGSRAM1[16]} {HRDATATARGSRAM1[17]} {HRDATATARGSRAM1[18]} {HRDATATARGSRAM1[19]} {HRDATATARGSRAM1[20]} {HRDATATARGSRAM1[21]} {HRDATATARGSRAM1[22]} {HRDATATARGSRAM1[23]} {HRDATATARGSRAM1[24]} {HRDATATARGSRAM1[25]} {HRDATATARGSRAM1[26]} {HRDATATARGSRAM1[27]} {HRDATATARGSRAM1[28]} {HRDATATARGSRAM1[29]} {HRDATATARGSRAM1[30]} {HRDATATARGSRAM1[31]} portBus HSIZETARGEXP0 output.right 3 {HSIZETARGEXP0[0]} {HSIZETARGEXP0[1]} {HSIZETARGEXP0[2]} portBus HRDATATARGSRAM2 input.left 32 {HRDATATARGSRAM2[0]} {HRDATATARGSRAM2[1]} {HRDATATARGSRAM2[2]} {HRDATATARGSRAM2[3]} {HRDATATARGSRAM2[4]} {HRDATATARGSRAM2[5]} {HRDATATARGSRAM2[6]} {HRDATATARGSRAM2[7]} {HRDATATARGSRAM2[8]} {HRDATATARGSRAM2[9]} {HRDATATARGSRAM2[10]} {HRDATATARGSRAM2[11]} {HRDATATARGSRAM2[12]} {HRDATATARGSRAM2[13]} {HRDATATARGSRAM2[14]} {HRDATATARGSRAM2[15]} {HRDATATARGSRAM2[16]} {HRDATATARGSRAM2[17]} {HRDATATARGSRAM2[18]} {HRDATATARGSRAM2[19]} {HRDATATARGSRAM2[20]} {HRDATATARGSRAM2[21]} {HRDATATARGSRAM2[22]} {HRDATATARGSRAM2[23]} {HRDATATARGSRAM2[24]} {HRDATATARGSRAM2[25]} {HRDATATARGSRAM2[26]} {HRDATATARGSRAM2[27]} {HRDATATARGSRAM2[28]} {HRDATATARGSRAM2[29]} {HRDATATARGSRAM2[30]} {HRDATATARGSRAM2[31]} portBus HADDRTARGFLASH0 output.right 32 {HADDRTARGFLASH0[0]} {HADDRTARGFLASH0[1]} {HADDRTARGFLASH0[2]} {HADDRTARGFLASH0[3]} {HADDRTARGFLASH0[4]} {HADDRTARGFLASH0[5]} {HADDRTARGFLASH0[6]} {HADDRTARGFLASH0[7]} {HADDRTARGFLASH0[8]} {HADDRTARGFLASH0[9]} {HADDRTARGFLASH0[10]} {HADDRTARGFLASH0[11]} {HADDRTARGFLASH0[12]} {HADDRTARGFLASH0[13]} {HADDRTARGFLASH0[14]} {HADDRTARGFLASH0[15]} {HADDRTARGFLASH0[16]} {HADDRTARGFLASH0[17]} {HADDRTARGFLASH0[18]} {HADDRTARGFLASH0[19]} {HADDRTARGFLASH0[20]} {HADDRTARGFLASH0[21]} {HADDRTARGFLASH0[22]} {HADDRTARGFLASH0[23]} {HADDRTARGFLASH0[24]} {HADDRTARGFLASH0[25]} {HADDRTARGFLASH0[26]} {HADDRTARGFLASH0[27]} {HADDRTARGFLASH0[28]} {HADDRTARGFLASH0[29]} {HADDRTARGFLASH0[30]} {HADDRTARGFLASH0[31]} portBus HSIZETARGEXP1 output.right 3 {HSIZETARGEXP1[0]} {HSIZETARGEXP1[1]} {HSIZETARGEXP1[2]} port HSELINITCM3DI input.left portBus HRDATATARGSRAM3 input.left 32 {HRDATATARGSRAM3[0]} {HRDATATARGSRAM3[1]} {HRDATATARGSRAM3[2]} {HRDATATARGSRAM3[3]} {HRDATATARGSRAM3[4]} {HRDATATARGSRAM3[5]} {HRDATATARGSRAM3[6]} {HRDATATARGSRAM3[7]} {HRDATATARGSRAM3[8]} {HRDATATARGSRAM3[9]} {HRDATATARGSRAM3[10]} {HRDATATARGSRAM3[11]} {HRDATATARGSRAM3[12]} {HRDATATARGSRAM3[13]} {HRDATATARGSRAM3[14]} {HRDATATARGSRAM3[15]} {HRDATATARGSRAM3[16]} {HRDATATARGSRAM3[17]} {HRDATATARGSRAM3[18]} {HRDATATARGSRAM3[19]} {HRDATATARGSRAM3[20]} {HRDATATARGSRAM3[21]} {HRDATATARGSRAM3[22]} {HRDATATARGSRAM3[23]} {HRDATATARGSRAM3[24]} {HRDATATARGSRAM3[25]} {HRDATATARGSRAM3[26]} {HRDATATARGSRAM3[27]} {HRDATATARGSRAM3[28]} {HRDATATARGSRAM3[29]} {HRDATATARGSRAM3[30]} {HRDATATARGSRAM3[31]} portBus HRESPTARGAPB0 input.left 2 {HRESPTARGAPB0[0]} {HRESPTARGAPB0[1]} portBus HADDRTARGAPB0 output.right 32 {HADDRTARGAPB0[0]} {HADDRTARGAPB0[1]} {HADDRTARGAPB0[2]} {HADDRTARGAPB0[3]} {HADDRTARGAPB0[4]} {HADDRTARGAPB0[5]} {HADDRTARGAPB0[6]} {HADDRTARGAPB0[7]} {HADDRTARGAPB0[8]} {HADDRTARGAPB0[9]} {HADDRTARGAPB0[10]} {HADDRTARGAPB0[11]} {HADDRTARGAPB0[12]} {HADDRTARGAPB0[13]} {HADDRTARGAPB0[14]} {HADDRTARGAPB0[15]} {HADDRTARGAPB0[16]} {HADDRTARGAPB0[17]} {HADDRTARGAPB0[18]} {HADDRTARGAPB0[19]} {HADDRTARGAPB0[20]} {HADDRTARGAPB0[21]} {HADDRTARGAPB0[22]} {HADDRTARGAPB0[23]} {HADDRTARGAPB0[24]} {HADDRTARGAPB0[25]} {HADDRTARGAPB0[26]} {HADDRTARGAPB0[27]} {HADDRTARGAPB0[28]} {HADDRTARGAPB0[29]} {HADDRTARGAPB0[30]} {HADDRTARGAPB0[31]} port HREADYOUTINITEXP0 output.right portBus HRESPINITCM3DI output.right 2 {HRESPINITCM3DI[0]} {HRESPINITCM3DI[1]} port HREADYOUTINITEXP1 output.right portBus HRUSERTARGSRAM0 input.left 4 {HRUSERTARGSRAM0[0]} {HRUSERTARGSRAM0[1]} {HRUSERTARGSRAM0[2]} {HRUSERTARGSRAM0[3]} portBus HRUSERTARGSRAM1 input.left 4 {HRUSERTARGSRAM1[0]} {HRUSERTARGSRAM1[1]} {HRUSERTARGSRAM1[2]} {HRUSERTARGSRAM1[3]} portBus HRUSERTARGSRAM2 input.left 4 {HRUSERTARGSRAM2[0]} {HRUSERTARGSRAM2[1]} {HRUSERTARGSRAM2[2]} {HRUSERTARGSRAM2[3]} portBus HWDATAINITCM3DI input.left 32 {HWDATAINITCM3DI[0]} {HWDATAINITCM3DI[1]} {HWDATAINITCM3DI[2]} {HWDATAINITCM3DI[3]} {HWDATAINITCM3DI[4]} {HWDATAINITCM3DI[5]} {HWDATAINITCM3DI[6]} {HWDATAINITCM3DI[7]} {HWDATAINITCM3DI[8]} {HWDATAINITCM3DI[9]} {HWDATAINITCM3DI[10]} {HWDATAINITCM3DI[11]} {HWDATAINITCM3DI[12]} {HWDATAINITCM3DI[13]} {HWDATAINITCM3DI[14]} {HWDATAINITCM3DI[15]} {HWDATAINITCM3DI[16]} {HWDATAINITCM3DI[17]} {HWDATAINITCM3DI[18]} {HWDATAINITCM3DI[19]} {HWDATAINITCM3DI[20]} {HWDATAINITCM3DI[21]} {HWDATAINITCM3DI[22]} {HWDATAINITCM3DI[23]} {HWDATAINITCM3DI[24]} {HWDATAINITCM3DI[25]} {HWDATAINITCM3DI[26]} {HWDATAINITCM3DI[27]} {HWDATAINITCM3DI[28]} {HWDATAINITCM3DI[29]} {HWDATAINITCM3DI[30]} {HWDATAINITCM3DI[31]} portBus HRUSERTARGSRAM3 input.left 4 {HRUSERTARGSRAM3[0]} {HRUSERTARGSRAM3[1]} {HRUSERTARGSRAM3[2]} {HRUSERTARGSRAM3[3]} portBus HPROTTARGAPB0 output.right 4 {HPROTTARGAPB0[0]} {HPROTTARGAPB0[1]} {HPROTTARGAPB0[2]} {HPROTTARGAPB0[3]} port SCANOUTHCLK output.right portBus HADDRINITCM3DI input.left 32 {HADDRINITCM3DI[0]} {HADDRINITCM3DI[1]} {HADDRINITCM3DI[2]} {HADDRINITCM3DI[3]} {HADDRINITCM3DI[4]} {HADDRINITCM3DI[5]} {HADDRINITCM3DI[6]} {HADDRINITCM3DI[7]} {HADDRINITCM3DI[8]} {HADDRINITCM3DI[9]} {HADDRINITCM3DI[10]} {HADDRINITCM3DI[11]} {HADDRINITCM3DI[12]} {HADDRINITCM3DI[13]} {HADDRINITCM3DI[14]} {HADDRINITCM3DI[15]} {HADDRINITCM3DI[16]} {HADDRINITCM3DI[17]} {HADDRINITCM3DI[18]} {HADDRINITCM3DI[19]} {HADDRINITCM3DI[20]} {HADDRINITCM3DI[21]} {HADDRINITCM3DI[22]} {HADDRINITCM3DI[23]} {HADDRINITCM3DI[24]} {HADDRINITCM3DI[25]} {HADDRINITCM3DI[26]} {HADDRINITCM3DI[27]} {HADDRINITCM3DI[28]} {HADDRINITCM3DI[29]} {HADDRINITCM3DI[30]} {HADDRINITCM3DI[31]} boxcolor 1
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 v MUX portBus dbgTemp9_HRESPS_1 output.right 2 {dbgTemp9_HRESPS_1[1]} {dbgTemp9_HRESPS_1[0]} portBus 2'b00 input.left 1 2'b00_0 portBus resp_ip input.left 2 {resp_ip[0]} {resp_ip[1]} port pend_tran_reg input.bot
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__77 v MUX port HREADYOUTS output.right port 1'b1 input.left port dbgTemp9_HREADYOUTS_1 input.left port dbgTemp8_76 input.bot
load symbol /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__38 v MUX port dbgTemp21_pend_tran_1 output.right port 1'b0 input.left port pend_tran_reg input.left port dbgTemp18_36 input.bot
load inst /tb_top/u_dut work.dut_wrapper(fast) v -autohide -attr acc +acc=<full> -attr @name u_dut -attr @cell work.dut_wrapper(fast) -x 125 -y 20 -pg 1
load inst /tb_top/u_dut/u_iot_top work.m3ds_iot_top(fast) v -hier /tb_top/u_dut -autohide -attr acc +acc=<full> -attr @name u_iot_top -attr @cell work.m3ds_iot_top(fast) -x 169 -y 20 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 work.p_beid_interconnect_f0(fast) v -hier /tb_top/u_dut/u_iot_top -autohide -attr acc +acc=<full> -attr @name u_p_beid_interconnect_f0 -attr @cell work.p_beid_interconnect_f0(fast) -x 169 -y 20 -pg 1
load inst /tb_top/initexp1_vif work.ahb_if(fast__2) v -autohide -attr acc +acc=<full> -attr @name initexp1_vif -attr @cell work.ahb_if(fast__2) -x 125 -y 810 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx work.p_beid_interconnect_f0_ahb_mtx(fast) v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 -autohide -attr acc +acc=<full> -attr @name u_p_beid_interconnect_f0_ahb_mtx -attr @cell work.p_beid_interconnect_f0_ahb_mtx(fast) -x 204 -y 20 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 work.p_beid_interconnect_f0_ahb_mtx_input_stage(fast) v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx -autohide -attr acc +acc=<full> -attr @name u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell work.p_beid_interconnect_f0_ahb_mtx_input_stage(fast) -x 1849 -y 300 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__77 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__77 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinAttr 1'b1 @attr 1 -pinAttr 1'b1 @name {} -pinAttr 1'b1 @innername 1 -pinAttr dbgTemp9_HREADYOUTS_1 @name {} -pinAttr dbgTemp9_HREADYOUTS_1 @innername 0 -pinAttr dbgTemp8_76 @name {} -x 839 -y 150 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinBusAttr 2'b00 @attr 2'h0 -pinBusAttr 2'b00 @name {} -pinBusAttr 2'b00 @innername 1 -pinBusAttr dbgTemp9_HRESPS_1 @name {} -pinBusAttr dbgTemp9_HRESPS_1 @innername 0 -pinAttr dbgTemp8_76 @name {} -x 839 -y 40 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__79 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__79 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinAttr dbgTemp9_HREADYOUTS_1 @name {} -pinAttr 1'b0 @attr 0 -pinAttr 1'b0 @name {} -pinAttr 1'b0 @innername 1 -pinAttr readyout_ip @innername 0 -x 695 -y 160 -pg 1
load inst /tb_top/targexp0_vif work.ahb_if(fast__2) v -autohide -attr acc +acc=<full> -attr @name targexp0_vif -attr @cell work.ahb_if(fast__2) -x 125 -y 850 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinBusAttr dbgTemp9_HRESPS_1 @name {} -pinBusAttr 2'b00 @attr 2'h0 -pinBusAttr 2'b00 @name {} -pinBusAttr 2'b00 @innername 1 -pinBusAttr resp_ip @innername 0 -x 695 -y 50 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 work.p_beid_interconnect_f0_ahb_mtx_decoderINITEXP1(fast) v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx -autohide -attr acc +acc=<full> -attr @name u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 -attr @cell work.p_beid_interconnect_f0_ahb_mtx_decoderINITEXP1(fast) -x 836 -y 20 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave work.p_beid_interconnect_f0_ahb_mtx_default_slave(fast) v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 -autohide -attr acc +acc=<full> -attr @name u_p_beid_interconnect_f0_ahb_mtx_default_slave -attr @cell work.p_beid_interconnect_f0_ahb_mtx_default_slave(fast) -x 241 -y 290 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 work.p_beid_interconnect_f0_ahb_mtx_output_stageTARGEXP0(fast) v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx -autohide -attr acc +acc=<full> -attr @name u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 -attr @cell work.p_beid_interconnect_f0_ahb_mtx_output_stageTARGEXP0(fast) -x 118 -y 480 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__83 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__83 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 -attr @cell {} -attr acc {} -attr @name {} -x 72 -y 90 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40_1 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40_1 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinAttr _internal_40_0 @name {} -x 107 -y 280 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__84 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__84 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 -attr @cell {} -attr acc {} -attr @name {} -pinAttr dbgTemp10_slave_sel_3 @name {} -pinAttr i_hselm @innername 1 -pinAttr slave_sel @innername 0 -x 304 -y 80 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__89 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__89 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 -attr @cell {} -attr acc {} -attr @name {} -pinAttr HREADYOUTM @innername 1 -pinAttr 1'b1 @attr 1 -pinAttr 1'b1 @name {} -pinAttr 1'b1 @innername 0 -x 200 -y 40 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__14 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__14 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave -attr @cell {} -attr acc {} -attr @name {} -x 52 -y 70 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__92 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__92 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 -attr @cell {} -attr acc {} -attr @name {} -x 427 -y 130 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__20 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__20 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave -attr @cell {} -attr acc {} -attr @name {} -x 176 -y 70 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__28 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__28 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -x 107 -y 180 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__37 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__37 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinAttr 1'b1 @attr 1 -pinAttr 1'b1 @name {} -pinAttr 1'b1 @innername 1 -pinAttr dbgTemp21_pend_tran_1 @name {} -pinAttr dbgTemp21_pend_tran_1 @innername 0 -pinAttr dbgTemp19_36 @name {} -x 391 -y 140 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__38 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__38 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinAttr dbgTemp21_pend_tran_1 @name {} -pinAttr 1'b0 @attr 0 -pinAttr 1'b0 @name {} -pinAttr 1'b0 @innername 1 -pinAttr pend_tran_reg @innername 0 -pinAttr dbgTemp18_36 @name {} -x 259 -y 150 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 -attr @cell {} -attr acc {} -attr @name {} -x 241 -y 60 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__39 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__39 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinAttr dbgTemp18_36 @name {} -x 107 -y 220 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 -attr @cell {} -attr acc {} -attr @name {} -pinBusAttr dbgTemp5_data_out_port_3 @name {} -pinBusAttr addr_out_port @innername 1 -pinBusAttr data_out_port @innername 0 -x 67 -y 50 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -pinAttr dbgTemp19_36 @name {} -pinAttr _internal_40_0 @name {} -x 259 -y 250 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__43 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__43 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 -attr @cell {} -attr acc {} -attr @name {} -x 495 -y 150 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 -attr @cell {} -attr acc {} -attr @name {} -pinAttr readyout_dec0 @innername 0 -pinAttr readyout_dec1 @innername 1 -pinAttr readyout_dec2 @innername 2 -pinAttr readyout_dec3 @innername 3 -pinAttr readyout_dec4 @innername 4 -pinAttr readyout_dec5 @innername 5 -pinAttr readyout_dec6 @innername 6 -pinAttr readyout_dec7 @innername 7 -pinAttr readyout_dft_slv @innername 8 -pinAttr 1'bx @attr X -pinAttr 1'bx @name {} -pinAttr 1'bx @innername default -x 744 -y 290 -pg 1
load inst /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/__9 /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/__9 v -hier /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 -attr @cell {} -attr acc {} -attr @name {} -x 3327 -y 340 -pg 1
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/data_out_port[1]} -attr @simnet 15 -attr @name {data_out_port[1]} -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 {data_out_port[1]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {data_out_port[1]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 {data_out_port[1]}
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/resp_ip[1]} -attr @simnet 33 -attr @name {resp_ip[1]} -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 {resp_ip[1]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 {resp_ip[1]}
load net /tb_top/initexp1_vif/HREADY -attr @simnet 31 -attr @name HREADY -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut initexp1hready
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/addr_out_port[2]} -attr @simnet 40 -attr @name {addr_out_port[2]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {addr_out_port[2]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/dbgTemp288_607 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 R
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/HRESPS[0]} -attr @simnet 25 -attr @name {HRESPS[0]} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 {HRESPS[0]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 {HRESPS[0]}
load net /tb_top/u_dut/u_iot_top/TARGEXP0HREADYOUT -attr @simnet 19 -attr @name TARGEXP0HREADYOUT -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top TARGEXP0HREADYOUT -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 TARGEXP0HREADYOUT
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/data_out_port[2]} -attr @simnet 16 -attr @name {data_out_port[2]} -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 {data_out_port[2]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {data_out_port[2]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 {data_out_port[2]}
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/addr_out_port[3]} -attr @simnet 41 -attr @name {addr_out_port[3]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {addr_out_port[3]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/i_hreadyout -attr @simnet 2 -attr @name i_hreadyout -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__14 Q -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__20 i_hreadyout
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/i_hselm -attr @simnet 30 -attr @name i_hselm -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__84 i_hselm
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/HRESPS[1]} -attr @simnet 26 -attr @name {HRESPS[1]} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 {HRESPS[1]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 {HRESPS[1]}
load net /tb_top/u_dut/initexp1hready -attr @simnet 31 -attr @name initexp1hready -hierPin /tb_top/u_dut initexp1hready -pin /tb_top/u_dut/u_iot_top INITEXP1HREADY
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dft_slv -attr @simnet 1 -attr @name readyout_dft_slv -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dft_slv -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave HREADYOUT
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/MTXHCLK -attr @simnet 3 -attr @name MTXHCLK -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 MTXHCLK -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx HCLK
load net /tb_top/u_dut/targexp0hreadyout -attr @simnet 28 -attr @name targexp0hreadyout -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut targexp0hreadyout -pin /tb_top/u_dut/u_iot_top TARGEXP0HREADYOUT
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/HREADYINITEXP1 -attr @simnet 24 -attr @name HREADYINITEXP1 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx HREADYINITEXP1 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 HREADYS -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 HREADYS
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/data_out_port[3]} -attr @simnet 17 -attr @name {data_out_port[3]} -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 {data_out_port[3]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {data_out_port[3]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 {data_out_port[3]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/INITEXP1HREADY -attr @simnet 27 -attr @name INITEXP1HREADY -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 INITEXP1HREADY -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/__9 INITEXP1HREADY
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/readyout_ip -attr @simnet 5 -attr @name readyout_ip -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 readyout_ip -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__39 readyout_ip -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__79 readyout_ip
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/HREADYOUTS -attr @simnet 5 -attr @name HREADYOUTS -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 HREADYOUTS -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 HREADYOUTS
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec0 -attr @simnet 6 -attr @name readyout_dec0 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec0 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dec0
load net /tb_top/u_dut/u_iot_top/MTXHCLK -attr @simnet 3 -attr @name MTXHCLK -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top MTXHCLK -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 MTXHCLK
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec1 -attr @simnet 7 -attr @name readyout_dec1 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec1 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dec1
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec2 -attr @simnet 8 -attr @name readyout_dec2 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec2 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dec2
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec3 -attr @simnet 9 -attr @name readyout_dec3 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec3 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dec3
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec4 -attr @simnet 10 -attr @name readyout_dec4 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec4 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dec4
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/HCLK -attr @simnet 3 -attr @name HCLK -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx HCLK -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 HCLK
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec5 -attr @simnet 11 -attr @name readyout_dec5 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec5 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dec5
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec6 -attr @simnet 12 -attr @name readyout_dec6 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec6 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dec6
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dec7 -attr @simnet 13 -attr @name readyout_dec7 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec7 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 readyout_dec7
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/active_ip -attr @simnet 21 -attr @name active_ip -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 active_ip -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__39 active_ip -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40_1 active_ip
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/HRESPINITEXP1[0]} -attr @simnet 25 -attr @name {HRESPINITEXP1[0]} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx {HRESPINITEXP1[0]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 {HRESPS[0]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp8_76 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__77 dbgTemp8_76 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 dbgTemp8_76
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/_internal_40_0 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40 _internal_40_0 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40_1 _internal_40_0
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/load_reg -attr @simnet 34 -attr @name load_reg -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__28 load_reg -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40 load_reg
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/hreadyoutinitexp1 -attr @simnet 24 -attr @name hreadyoutinitexp1 -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/__9 hreadyoutinitexp1 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx HREADYINITEXP1 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx HREADYOUTINITEXP1
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/addr_valid -attr @simnet 36 -attr @name addr_valid -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__28 addr_valid
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/HREADYOUTM -attr @simnet 19 -attr @name HREADYOUTM -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 HREADYOUTM -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__89 HREADYOUTM
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/pend_tran_reg -attr @simnet 22 -attr @name pend_tran_reg -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__38 pend_tran_reg -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__43 Q -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__79 pend_tran_reg -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 pend_tran_reg
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/HRESPINITEXP1[1]} -attr @simnet 26 -attr @name {HRESPINITEXP1[1]} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx {HRESPINITEXP1[1]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 {HRESPS[1]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp18_36 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__38 dbgTemp18_36 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__39 dbgTemp18_36
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/dbgTemp10_slave_sel_3 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__83 D -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__84 dbgTemp10_slave_sel_3
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/dbgTemp5_data_out_port_3[0]} -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 {dbgTemp5_data_out_port_3[0]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {dbgTemp5_data_out_port_3[0]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp9_HREADYOUTS_1 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__77 dbgTemp9_HREADYOUTS_1 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__79 dbgTemp9_HREADYOUTS_1
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/HREADYOUTTARGEXP0 -attr @simnet 19 -attr @name HREADYOUTTARGEXP0 -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx HREADYOUTTARGEXP0 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 HREADYOUTM
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/hready_next -attr @simnet 4 -attr @name hready_next -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__14 D
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/dbgTemp6_82 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__83 R
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/dbgTemp0_12 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__14 S
load net /tb_top/u_dut/u_iot_top/INITEXP1HREADY -attr @simnet 27 -attr @name INITEXP1HREADY -hierPin /tb_top/u_dut/u_iot_top INITEXP1HREADY -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 INITEXP1HREADY
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp19_36 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__37 dbgTemp19_36 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__40 dbgTemp19_36
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/TARGEXP0HREADYOUT -attr @simnet 19 -attr @name TARGEXP0HREADYOUT -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0 TARGEXP0HREADYOUT -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx HREADYOUTTARGEXP0
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/HREADYS -attr @simnet 37 -attr @name HREADYS -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 HREADYS -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 HREADYS
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/HCLK -attr @simnet 3 -attr @name HCLK -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 HCLK -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 CK -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave HCLK
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/dbgTemp5_data_out_port_3[1]} -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 {dbgTemp5_data_out_port_3[1]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {dbgTemp5_data_out_port_3[1]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/i_hreadymuxm -attr @simnet 18 -attr @name i_hreadymuxm -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__84 i_hreadymuxm -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__89 i_hreadymuxm -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__92 i_hreadymuxm
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/HREADYOUTS -attr @simnet 24 -attr @name HREADYOUTS -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 HREADYOUTS -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__77 HREADYOUTS
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/slave_sel -attr @simnet 20 -attr @name slave_sel -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__83 Q -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__84 slave_sel -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__89 slave_sel
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/i_hready_mux_targexp0 -attr @simnet 12 -attr @name i_hready_mux_targexp0 -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 readyout_dec6 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 HREADYMUXM
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/HREADYMUXM -attr @simnet 12 -attr @name HREADYMUXM -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 HREADYMUXM -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__92 HREADYMUXM
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/pend_tran -attr @simnet 23 -attr @name pend_tran -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__37 pend_tran -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__43 D
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp4_42 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__43 R
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/HCLK -attr @simnet 3 -attr @name HCLK -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave HCLK -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__14 CK
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/dbgTemp5_data_out_port_3[2]} -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 {dbgTemp5_data_out_port_3[2]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {dbgTemp5_data_out_port_3[2]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/HCLK -attr @simnet 42 -attr @name HCLK -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 HCLK -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__43 CK
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/HREADYS -attr @simnet 35 -attr @name HREADYS -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 HREADYS -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__28 HREADYS
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/addr_out_port[0]} -attr @simnet 38 -attr @name {addr_out_port[0]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {addr_out_port[0]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/i_readyout3 -attr @simnet 5 -attr @name i_readyout3 -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1 HREADYOUTS -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 readyout_ip
load net /tb_top/targexp0_vif/HREADYOUT -attr @simnet 28 -attr @name HREADYOUT -pin /tb_top/u_dut targexp0hreadyout
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp9_HRESPS_1[0]} -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 {dbgTemp9_HRESPS_1[0]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 {dbgTemp9_HRESPS_1[0]}
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/dbgTemp5_data_out_port_3[3]} -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 {dbgTemp5_data_out_port_3[3]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {dbgTemp5_data_out_port_3[3]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/HREADYOUTINITEXP1 -attr @simnet 24 -attr @name HREADYOUTINITEXP1 -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx HREADYOUTINITEXP1 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 HREADYOUTS
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/data_out_port[0]} -attr @simnet 14 -attr @name {data_out_port[0]} -attr @attrvalue {} -attr @attr {} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__608 {data_out_port[0]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {data_out_port[0]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__614 {data_out_port[0]}
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/resp_ip[0]} -attr @simnet 32 -attr @name {resp_ip[0]} -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3 {resp_ip[0]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 {resp_ip[0]}
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/addr_out_port[1]} -attr @simnet 39 -attr @name {addr_out_port[1]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/__609 {addr_out_port[1]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp21_pend_tran_1 -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__37 dbgTemp21_pend_tran_1 -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__38 dbgTemp21_pend_tran_1
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/HCLK -attr @simnet 29 -attr @name HCLK -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6 HCLK -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_output_stagetargexp0_6/__83 CK
load net {/tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/dbgTemp9_HRESPS_1[1]} -attr @name {} -attr @attr #EVALUATE -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__78 {dbgTemp9_HRESPS_1[1]} -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_input_stage_3/__80 {dbgTemp9_HRESPS_1[1]}
load net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/HREADYOUT -attr @simnet 1 -attr @name HREADYOUT -attr @attrvalue {} -attr @attr {} -hierPin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave HREADYOUT -pin /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/u_p_beid_interconnect_f0_ahb_mtx_default_slave/__20 HREADYOUT
greymode off
show 1
zoom 0.358776
scrollpos 15 -234

selection -itemized -append {net /tb_top/u_dut/u_iot_top/u_p_beid_interconnect_f0/u_p_beid_interconnect_f0_ahb_mtx/u_p_beid_interconnect_f0_ahb_mtx_decoderinitexp1/readyout_dft_slv}

