// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from SiS_Generic_ConvertCRData_bb_B1_start_stall_region
// SystemVerilog created on Sun May 24 22:36:42 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module SiS_Generic_ConvertCRData_bb_B1_start_stall_region (
    input wire [319:0] in_iord_bl_call_SiS_Generic_ConvertCRData_i_fifodata,
    input wire [0:0] in_iord_bl_call_SiS_Generic_ConvertCRData_i_fifovalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_exiting_stall_out,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [0:0] in_flush,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked,
    input wire [0:0] in_valid_in,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [0:0] out_iord_bl_call_SiS_Generic_ConvertCRData_o_fifoready,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_161_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_161_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_161_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_161_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_152_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_152_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_152_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_152_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_memdep_161_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_161_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_161_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_161_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_161_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_161_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_161_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_143_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_143_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_143_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_143_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_161_o_active,
    input wire [63:0] in_memdep_134_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_134_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_134_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_134_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_memdep_152_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_152_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_152_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_152_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_152_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_152_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_152_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_152_o_active,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_memdep_143_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_143_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_143_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_143_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_143_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_143_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_143_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_143_o_active,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_memdep_134_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_134_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_134_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_134_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_134_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_134_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_134_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_134_o_active,
    input wire [63:0] in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_125_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_125_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_125_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_125_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_116_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_116_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_116_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_116_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_107_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_107_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_107_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_107_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_98_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_98_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_98_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_98_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_89_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_89_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_89_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_89_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_710_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_710_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_710_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_710_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [63:0] out_memdep_125_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_125_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_125_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_125_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_125_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_125_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_125_SiS_Generic_ConvertCRData_avm_burstcount,
    input wire [63:0] in_memdep_11_SiS_Generic_ConvertCRData_avm_readdata,
    input wire [0:0] in_memdep_11_SiS_Generic_ConvertCRData_avm_writeack,
    input wire [0:0] in_memdep_11_SiS_Generic_ConvertCRData_avm_waitrequest,
    input wire [0:0] in_memdep_11_SiS_Generic_ConvertCRData_avm_readdatavalid,
    output wire [0:0] out_lsu_memdep_125_o_active,
    input wire [0:0] in_iowr_bl_return_SiS_Generic_ConvertCRData_i_fifoready,
    output wire [63:0] out_memdep_116_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_116_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_116_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_116_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_116_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_116_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_116_SiS_Generic_ConvertCRData_avm_burstcount,
    output wire [0:0] out_lsu_memdep_116_o_active,
    output wire [63:0] out_memdep_107_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_107_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_107_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_107_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_107_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_107_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_107_SiS_Generic_ConvertCRData_avm_burstcount,
    output wire [0:0] out_lsu_memdep_107_o_active,
    output wire [63:0] out_memdep_98_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_98_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_98_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_98_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_98_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_98_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_98_SiS_Generic_ConvertCRData_avm_burstcount,
    output wire [0:0] out_lsu_memdep_98_o_active,
    output wire [63:0] out_memdep_89_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_89_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_89_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_89_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_89_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_89_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_89_SiS_Generic_ConvertCRData_avm_burstcount,
    output wire [0:0] out_lsu_memdep_89_o_active,
    output wire [63:0] out_memdep_710_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_710_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_710_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_710_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_710_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_710_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_710_SiS_Generic_ConvertCRData_avm_burstcount,
    output wire [0:0] out_lsu_memdep_710_o_active,
    output wire [63:0] out_memdep_11_SiS_Generic_ConvertCRData_avm_address,
    output wire [0:0] out_memdep_11_SiS_Generic_ConvertCRData_avm_enable,
    output wire [0:0] out_memdep_11_SiS_Generic_ConvertCRData_avm_read,
    output wire [0:0] out_memdep_11_SiS_Generic_ConvertCRData_avm_write,
    output wire [63:0] out_memdep_11_SiS_Generic_ConvertCRData_avm_writedata,
    output wire [7:0] out_memdep_11_SiS_Generic_ConvertCRData_avm_byteenable,
    output wire [0:0] out_memdep_11_SiS_Generic_ConvertCRData_avm_burstcount,
    output wire [0:0] out_lsu_memdep_11_o_active,
    output wire [0:0] out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifodata,
    output wire [0:0] out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifovalid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_1286_q;
    wire [31:0] c_i32_24294_q;
    wire [31:0] c_i32_24301_q;
    wire [31:0] c_i32_256290_q;
    wire [31:0] c_i32_32297_q;
    wire [31:0] c_i32_3293_q;
    wire [31:0] c_i32_48303_q;
    wire [31:0] c_i32_512295_q;
    wire [31:0] c_i32_64292_q;
    wire [31:0] c_i32_8302_q;
    wire [7:0] c_i8_241_q;
    wire [0:0] i_acl_1_sis_generic_convertcrdata239_s;
    reg [31:0] i_acl_1_sis_generic_convertcrdata239_q;
    wire [0:0] i_acl_2_sis_generic_convertcrdata260_q;
    wire [0:0] i_acl_sis_generic_convertcrdata100_s;
    reg [31:0] i_acl_sis_generic_convertcrdata100_q;
    wire [32:0] i_add131_sis_generic_convertcrdata154_a;
    wire [32:0] i_add131_sis_generic_convertcrdata154_b;
    logic [32:0] i_add131_sis_generic_convertcrdata154_o;
    wire [32:0] i_add131_sis_generic_convertcrdata154_q;
    wire [32:0] i_add17_sis_generic_convertcrdata43_a;
    wire [32:0] i_add17_sis_generic_convertcrdata43_b;
    logic [32:0] i_add17_sis_generic_convertcrdata43_o;
    wire [32:0] i_add17_sis_generic_convertcrdata43_q;
    wire [32:0] i_add198_sis_generic_convertcrdata190_a;
    wire [32:0] i_add198_sis_generic_convertcrdata190_b;
    logic [32:0] i_add198_sis_generic_convertcrdata190_o;
    wire [32:0] i_add198_sis_generic_convertcrdata190_q;
    wire [32:0] i_add217_sis_generic_convertcrdata212_a;
    wire [32:0] i_add217_sis_generic_convertcrdata212_b;
    logic [32:0] i_add217_sis_generic_convertcrdata212_o;
    wire [32:0] i_add217_sis_generic_convertcrdata212_q;
    wire [32:0] i_add66_sis_generic_convertcrdata66_a;
    wire [32:0] i_add66_sis_generic_convertcrdata66_b;
    logic [32:0] i_add66_sis_generic_convertcrdata66_o;
    wire [32:0] i_add66_sis_generic_convertcrdata66_q;
    wire [32:0] i_add75_sis_generic_convertcrdata75_a;
    wire [32:0] i_add75_sis_generic_convertcrdata75_b;
    logic [32:0] i_add75_sis_generic_convertcrdata75_o;
    wire [32:0] i_add75_sis_generic_convertcrdata75_q;
    wire [25:0] i_and222_sis_generic_convertcrdata71_vt_const_31_q;
    wire [31:0] i_and222_sis_generic_convertcrdata71_vt_join_q;
    wire [5:0] i_and222_sis_generic_convertcrdata71_vt_select_5_b;
    wire [23:0] i_and224_sis_generic_convertcrdata62_vt_const_31_q;
    wire [31:0] i_and224_sis_generic_convertcrdata62_vt_join_q;
    wire [7:0] i_and224_sis_generic_convertcrdata62_vt_select_7_b;
    wire [26:0] i_and_sis_generic_convertcrdata208_vt_const_31_q;
    wire [31:0] i_and_sis_generic_convertcrdata208_vt_join_q;
    wire [4:0] i_and_sis_generic_convertcrdata208_vt_select_4_b;
    wire [33:0] i_cmp195_sis_generic_convertcrdata188_a;
    wire [33:0] i_cmp195_sis_generic_convertcrdata188_b;
    logic [33:0] i_cmp195_sis_generic_convertcrdata188_o;
    wire [0:0] i_cmp195_sis_generic_convertcrdata188_c;
    wire [33:0] i_cmp214_sis_generic_convertcrdata210_a;
    wire [33:0] i_cmp214_sis_generic_convertcrdata210_b;
    logic [33:0] i_cmp214_sis_generic_convertcrdata210_o;
    wire [0:0] i_cmp214_sis_generic_convertcrdata210_c;
    wire [0:0] i_cmp226_sis_generic_convertcrdata253_qi;
    reg [0:0] i_cmp226_sis_generic_convertcrdata253_q;
    wire [0:0] i_cmp227_sis_generic_convertcrdata255_qi;
    reg [0:0] i_cmp227_sis_generic_convertcrdata255_q;
    wire [0:0] i_cmp228_sis_generic_convertcrdata257_qi;
    reg [0:0] i_cmp228_sis_generic_convertcrdata257_q;
    wire [33:0] i_cmp72_sis_generic_convertcrdata73_a;
    wire [33:0] i_cmp72_sis_generic_convertcrdata73_b;
    logic [33:0] i_cmp72_sis_generic_convertcrdata73_o;
    wire [0:0] i_cmp72_sis_generic_convertcrdata73_c;
    wire [33:0] i_cmp_sis_generic_convertcrdata64_a;
    wire [33:0] i_cmp_sis_generic_convertcrdata64_b;
    logic [33:0] i_cmp_sis_generic_convertcrdata64_o;
    wire [0:0] i_cmp_sis_generic_convertcrdata64_c;
    wire [0:0] i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifodata;
    wire [0:0] i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifovalid;
    wire [0:0] i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_o_stall;
    wire [0:0] i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_lsu_memdep_107_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_lsu_memdep_116_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_lsu_memdep_11_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_lsu_memdep_125_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_lsu_memdep_134_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_lsu_memdep_143_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_lsu_memdep_152_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_lsu_memdep_161_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_lsu_memdep_710_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_lsu_memdep_89_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_writeack;
    wire [0:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_lsu_memdep_98_o_active;
    wire [63:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_valid;
    wire [0:0] i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_writeack;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writedata;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_valid;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_address;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_enable;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_read;
    wire [0:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_write;
    wire [63:0] i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writedata;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_exiting_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_exiting_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_not_exitcond_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_pipeline_valid_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_stall_out;
    wire [0:0] i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_feedback_stall_out_16;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_feedback_stall_out_17;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_feedback_stall_out_18;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_feedback_stall_out_19;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_feedback_stall_out_20;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_feedback_stall_out_4;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_feedback_stall_out_21;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_feedback_stall_out_22;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_feedback_stall_out_23;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_feedback_stall_out_24;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_feedback_stall_out_25;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_feedback_stall_out_5;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_feedback_stall_out_6;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_feedback_stall_out_7;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_feedback_stall_out_8;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_feedback_stall_out_9;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_feedback_stall_out_10;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_feedback_stall_out_11;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_feedback_stall_out_12;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_feedback_stall_out_13;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_feedback_stall_out_14;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_feedback_stall_out_15;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_feedback_stall_out_3;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_feedback_out_16;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_feedback_valid_out_16;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_feedback_out_17;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_feedback_valid_out_17;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_feedback_out_18;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_feedback_valid_out_18;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_feedback_out_19;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_feedback_valid_out_19;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_feedback_out_20;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_feedback_valid_out_20;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_feedback_out_4;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_feedback_valid_out_4;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_feedback_out_21;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_feedback_valid_out_21;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_feedback_out_22;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_feedback_valid_out_22;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_feedback_out_23;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_feedback_valid_out_23;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_feedback_out_24;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_feedback_valid_out_24;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_feedback_out_25;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_feedback_valid_out_25;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_feedback_out_5;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_feedback_valid_out_5;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_feedback_out_6;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_feedback_valid_out_6;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_feedback_out_7;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_feedback_valid_out_7;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_feedback_out_8;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_feedback_valid_out_8;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_feedback_out_9;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_feedback_valid_out_9;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_feedback_out_10;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_feedback_valid_out_10;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_feedback_out_11;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_feedback_valid_out_11;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_feedback_out_12;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_feedback_valid_out_12;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_feedback_out_13;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_feedback_valid_out_13;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_feedback_out_14;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_feedback_valid_out_14;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_feedback_out_15;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_feedback_valid_out_15;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_feedback_out_3;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_feedback_valid_out_3;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_valid_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_feedback_out_2;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_feedback_valid_out_2;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_stall_out;
    wire [0:0] i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_valid_out;
    wire [2:0] i_mul81_sis_generic_convertcrdata101_vt_const_2_q;
    wire [31:0] i_mul81_sis_generic_convertcrdata101_vt_join_q;
    wire [28:0] i_mul81_sis_generic_convertcrdata101_vt_select_31_b;
    wire [32:0] i_mul82_sis_generic_convertcrdata107_a;
    wire [32:0] i_mul82_sis_generic_convertcrdata107_b;
    logic [32:0] i_mul82_sis_generic_convertcrdata107_o;
    wire [32:0] i_mul82_sis_generic_convertcrdata107_q;
    wire [31:0] i_mul82_sis_generic_convertcrdata107_vt_join_q;
    wire [28:0] i_mul82_sis_generic_convertcrdata107_vt_select_31_b;
    wire [31:0] i_mul83_sis_generic_convertcrdata115_vt_join_q;
    wire [28:0] i_mul83_sis_generic_convertcrdata115_vt_select_31_b;
    wire [31:0] i_mul_sis_generic_convertcrdata80_vt_join_q;
    wire [28:0] i_mul_sis_generic_convertcrdata80_vt_select_31_b;
    wire [0:0] i_or_cond_sis_generic_convertcrdata259_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_100_sis_generic_convertcrdata128_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_101_sis_generic_convertcrdata129_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_102_sis_generic_convertcrdata130_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_103_sis_generic_convertcrdata131_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_115_sis_generic_convertcrdata141_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_116_sis_generic_convertcrdata142_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_118_sis_generic_convertcrdata143_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_120_sis_generic_convertcrdata145_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_121_sis_generic_convertcrdata146_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_122_sis_generic_convertcrdata147_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_123_sis_generic_convertcrdata148_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_129_sis_generic_convertcrdata157_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_130_sis_generic_convertcrdata158_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_131_sis_generic_convertcrdata159_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_133_sis_generic_convertcrdata161_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_134_sis_generic_convertcrdata162_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_135_sis_generic_convertcrdata163_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_136_sis_generic_convertcrdata164_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_13_sis_generic_convertcrdata32_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_141_sis_generic_convertcrdata172_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_143_sis_generic_convertcrdata173_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_144_sis_generic_convertcrdata174_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_146_sis_generic_convertcrdata176_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_147_sis_generic_convertcrdata177_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_148_sis_generic_convertcrdata178_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_149_sis_generic_convertcrdata179_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_14_sis_generic_convertcrdata33_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_151_sis_generic_convertcrdata193_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_153_sis_generic_convertcrdata195_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_154_sis_generic_convertcrdata196_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_156_sis_generic_convertcrdata198_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_157_sis_generic_convertcrdata199_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_158_sis_generic_convertcrdata200_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_159_sis_generic_convertcrdata201_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_15_sis_generic_convertcrdata34_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_160_sis_generic_convertcrdata221_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_161_sis_generic_convertcrdata226_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_162_sis_generic_convertcrdata231_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_163_sis_generic_convertcrdata232_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_165_sis_generic_convertcrdata234_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_167_sis_generic_convertcrdata236_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_16_sis_generic_convertcrdata35_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_18_sis_generic_convertcrdata36_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_190_sis_generic_convertcrdata263_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_19_sis_generic_convertcrdata37_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_207_sis_generic_convertcrdata273_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_211_sis_generic_convertcrdata277_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_212_sis_generic_convertcrdata278_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_214_sis_generic_convertcrdata280_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_3_sis_generic_convertcrdata13_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_4_sis_generic_convertcrdata15_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_5_sis_generic_convertcrdata17_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_62_sis_generic_convertcrdata85_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_63_sis_generic_convertcrdata88_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_64_sis_generic_convertcrdata91_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_65_sis_generic_convertcrdata92_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_66_sis_generic_convertcrdata93_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_68_sis_generic_convertcrdata95_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_69_sis_generic_convertcrdata96_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_6_sis_generic_convertcrdata19_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_70_sis_generic_convertcrdata97_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_83_sis_generic_convertcrdata110_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_8_sis_generic_convertcrdata23_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_92_sis_generic_convertcrdata118_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_96_sis_generic_convertcrdata125_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_98_sis_generic_convertcrdata126_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_qi;
    reg [0:0] i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q;
    wire [0:0] i_reduction_sis_generic_convertcrdata_9_sis_generic_convertcrdata25_q;
    wire [32:0] i_sub155_sis_generic_convertcrdata170_a;
    wire [32:0] i_sub155_sis_generic_convertcrdata170_b;
    logic [32:0] i_sub155_sis_generic_convertcrdata170_o;
    wire [32:0] i_sub155_sis_generic_convertcrdata170_q;
    wire [32:0] i_sub194_sis_generic_convertcrdata187_a;
    wire [32:0] i_sub194_sis_generic_convertcrdata187_b;
    logic [32:0] i_sub194_sis_generic_convertcrdata187_o;
    wire [32:0] i_sub194_sis_generic_convertcrdata187_q;
    wire [32:0] i_sub213_sis_generic_convertcrdata209_a;
    wire [32:0] i_sub213_sis_generic_convertcrdata209_b;
    logic [32:0] i_sub213_sis_generic_convertcrdata209_o;
    wire [32:0] i_sub213_sis_generic_convertcrdata209_q;
    wire [32:0] i_sub220_sis_generic_convertcrdata214_a;
    wire [32:0] i_sub220_sis_generic_convertcrdata214_b;
    logic [32:0] i_sub220_sis_generic_convertcrdata214_o;
    wire [32:0] i_sub220_sis_generic_convertcrdata214_q;
    wire [32:0] i_sub221_sis_generic_convertcrdata215_a;
    wire [32:0] i_sub221_sis_generic_convertcrdata215_b;
    logic [32:0] i_sub221_sis_generic_convertcrdata215_o;
    wire [32:0] i_sub221_sis_generic_convertcrdata215_q;
    wire [32:0] i_sub28_neg_sis_generic_convertcrdata77_a;
    wire [32:0] i_sub28_neg_sis_generic_convertcrdata77_b;
    logic [32:0] i_sub28_neg_sis_generic_convertcrdata77_o;
    wire [32:0] i_sub28_neg_sis_generic_convertcrdata77_q;
    wire [31:0] i_sub28_sis_generic_convertcrdata106_vt_join_q;
    wire [28:0] i_sub28_sis_generic_convertcrdata106_vt_select_31_b;
    wire [32:0] i_sub65_sis_generic_convertcrdata63_a;
    wire [32:0] i_sub65_sis_generic_convertcrdata63_b;
    logic [32:0] i_sub65_sis_generic_convertcrdata63_o;
    wire [32:0] i_sub65_sis_generic_convertcrdata63_q;
    wire [32:0] i_sub71_sis_generic_convertcrdata72_a;
    wire [32:0] i_sub71_sis_generic_convertcrdata72_b;
    logic [32:0] i_sub71_sis_generic_convertcrdata72_o;
    wire [32:0] i_sub71_sis_generic_convertcrdata72_q;
    wire [32:0] i_sub78_sis_generic_convertcrdata78_a;
    wire [32:0] i_sub78_sis_generic_convertcrdata78_b;
    logic [32:0] i_sub78_sis_generic_convertcrdata78_o;
    wire [32:0] i_sub78_sis_generic_convertcrdata78_q;
    wire [32:0] i_sub79_sis_generic_convertcrdata79_a;
    wire [32:0] i_sub79_sis_generic_convertcrdata79_b;
    logic [32:0] i_sub79_sis_generic_convertcrdata79_o;
    wire [32:0] i_sub79_sis_generic_convertcrdata79_q;
    wire [32:0] i_sub_sis_generic_convertcrdata49_a;
    wire [32:0] i_sub_sis_generic_convertcrdata49_b;
    logic [32:0] i_sub_sis_generic_convertcrdata49_o;
    wire [32:0] i_sub_sis_generic_convertcrdata49_q;
    wire [0:0] i_unnamed_sis_generic_convertcrdata191_s;
    reg [31:0] i_unnamed_sis_generic_convertcrdata191_q;
    wire [0:0] i_unnamed_sis_generic_convertcrdata213_s;
    reg [31:0] i_unnamed_sis_generic_convertcrdata213_q;
    wire [0:0] i_unnamed_sis_generic_convertcrdata261_q;
    wire [0:0] i_unnamed_sis_generic_convertcrdata67_s;
    reg [31:0] i_unnamed_sis_generic_convertcrdata67_q;
    wire [0:0] i_unnamed_sis_generic_convertcrdata76_s;
    reg [31:0] i_unnamed_sis_generic_convertcrdata76_q;
    wire [0:0] i_unnamed_sis_generic_convertcrdata82_q;
    wire [31:0] i_zext221_sis_generic_convertcrdata70_vt_join_q;
    wire [7:0] i_zext221_sis_generic_convertcrdata70_vt_select_7_b;
    wire [31:0] i_zext223_sis_generic_convertcrdata61_vt_join_q;
    wire [7:0] i_zext223_sis_generic_convertcrdata61_vt_select_7_b;
    wire [31:0] i_zext_sis_generic_convertcrdata207_vt_join_q;
    wire [7:0] i_zext_sis_generic_convertcrdata207_vt_select_7_b;
    wire [0:0] SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [31:0] bgTrunc_i_add131_sis_generic_convertcrdata154_sel_x_b;
    wire [31:0] bgTrunc_i_add17_sis_generic_convertcrdata43_sel_x_b;
    wire [31:0] bgTrunc_i_add198_sis_generic_convertcrdata190_sel_x_b;
    wire [31:0] bgTrunc_i_add217_sis_generic_convertcrdata212_sel_x_b;
    wire [31:0] bgTrunc_i_add66_sis_generic_convertcrdata66_sel_x_b;
    wire [31:0] bgTrunc_i_add75_sis_generic_convertcrdata75_sel_x_b;
    wire [31:0] bgTrunc_i_mul82_sis_generic_convertcrdata107_sel_x_b;
    wire [31:0] bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b;
    wire [31:0] bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b;
    wire [31:0] bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b;
    wire [31:0] bgTrunc_i_sub220_sis_generic_convertcrdata214_sel_x_b;
    wire [31:0] bgTrunc_i_sub221_sis_generic_convertcrdata215_sel_x_b;
    wire [31:0] bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b;
    wire [31:0] bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b;
    wire [31:0] bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b;
    wire [31:0] bgTrunc_i_sub78_sis_generic_convertcrdata78_sel_x_b;
    wire [31:0] bgTrunc_i_sub79_sis_generic_convertcrdata79_sel_x_b;
    wire [31:0] bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b;
    wire [31:0] c_i32_0289_recast_x_q;
    wire [31:0] c_i32_200299_recast_x_q;
    wire [31:0] c_i32_240300_recast_x_q;
    wire [31:0] c_i32_320298_recast_x_q;
    wire [64:0] i_arrayidx109_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx109_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx109_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx109_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx109_sis_generic_convertcrdata0_c_i64_101_x_q;
    wire [63:0] i_arrayidx109_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx132_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx132_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx132_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx132_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx132_sis_generic_convertcrdata0_c_i64_81_x_q;
    wire [63:0] i_arrayidx132_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx182_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx182_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx182_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx182_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx182_sis_generic_convertcrdata0_c_i64_121_x_q;
    wire [63:0] i_arrayidx182_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx18_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx18_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx18_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx18_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx18_sis_generic_convertcrdata0_c_i64_41_x_q;
    wire [63:0] i_arrayidx18_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx201_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx201_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx201_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx201_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx201_sis_generic_convertcrdata0_c_i64_91_x_q;
    wire [63:0] i_arrayidx201_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx38_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx38_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx38_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx38_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx38_sis_generic_convertcrdata0_c_i64_151_x_q;
    wire [63:0] i_arrayidx38_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx39_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx39_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx39_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx39_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx39_sis_generic_convertcrdata0_c_i64_51_x_q;
    wire [63:0] i_arrayidx39_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx40_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx40_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx40_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx40_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx40_sis_generic_convertcrdata0_c_i64_31_x_q;
    wire [63:0] i_arrayidx40_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx7_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx7_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx7_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx7_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx7_sis_generic_convertcrdata0_c_i64_11_x_q;
    wire [63:0] i_arrayidx7_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx84_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx84_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx84_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx84_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx84_sis_generic_convertcrdata0_c_i64_131_x_q;
    wire [63:0] i_arrayidx84_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx85_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx85_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx85_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx85_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx85_sis_generic_convertcrdata0_c_i64_71_x_q;
    wire [63:0] i_arrayidx85_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_arrayidx_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_arrayidx_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_arrayidx_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_arrayidx_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_arrayidx_sis_generic_convertcrdata0_c_i64_141_x_q;
    wire [63:0] i_arrayidx_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_hsync_len_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_hsync_len_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_hsync_len_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_hsync_len_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [0:0] i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_iord_bl_call_SiS_Generic_ConvertCRData_o_fifoready;
    wire [0:0] i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_stall;
    wire [0:0] i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_valid;
    wire [63:0] i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl;
    wire [31:0] i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_2_tpl;
    wire [31:0] i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl;
    wire [63:0] i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl;
    wire [0:0] i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl;
    wire [64:0] i_left_margin_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_left_margin_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_left_margin_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_left_margin_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a;
    wire [31:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q;
    wire [23:0] i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    wire [64:0] i_lower_margin_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_lower_margin_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_lower_margin_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_lower_margin_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_lower_margin_sis_generic_convertcrdata0_c_i64_241_x_q;
    wire [63:0] i_lower_margin_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_right_margin_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_right_margin_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_right_margin_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_right_margin_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [0:0] i_toi1_intcast103_sis_generic_convertcrdata150_sel_x_b;
    wire [0:0] i_toi1_intcast112_sis_generic_convertcrdata166_sel_x_b;
    wire [0:0] i_toi1_intcast123_sis_generic_convertcrdata181_sel_x_b;
    wire [0:0] i_toi1_intcast133_sis_generic_convertcrdata203_sel_x_b;
    wire [0:0] i_toi1_intcast13_sis_generic_convertcrdata39_sel_x_b;
    wire [0:0] i_toi1_intcast19_sis_generic_convertcrdata46_sel_x_b;
    wire [0:0] i_toi1_intcast26_sis_generic_convertcrdata52_sel_x_b;
    wire [0:0] i_toi1_intcast36_sis_generic_convertcrdata55_sel_x_b;
    wire [0:0] i_toi1_intcast47_sis_generic_convertcrdata58_sel_x_b;
    wire [0:0] i_toi1_intcast89_sis_generic_convertcrdata133_sel_x_b;
    wire [0:0] i_toi1_intcast93_sis_generic_convertcrdata137_sel_x_b;
    wire [0:0] i_toi1_intcast_sis_generic_convertcrdata27_sel_x_b;
    wire [64:0] i_upper_margin_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_upper_margin_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_upper_margin_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_upper_margin_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_upper_margin_sis_generic_convertcrdata0_c_i64_201_x_q;
    wire [63:0] i_upper_margin_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_vsync_len_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_vsync_len_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_vsync_len_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_vsync_len_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_vsync_len_sis_generic_convertcrdata0_c_i64_281_x_q;
    wire [63:0] i_vsync_len_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [64:0] i_yres224_sis_generic_convertcrdata0_add_x_a;
    wire [64:0] i_yres224_sis_generic_convertcrdata0_add_x_b;
    logic [64:0] i_yres224_sis_generic_convertcrdata0_add_x_o;
    wire [64:0] i_yres224_sis_generic_convertcrdata0_add_x_q;
    wire [63:0] i_yres224_sis_generic_convertcrdata0_c_i64_161_x_q;
    wire [63:0] i_yres224_sis_generic_convertcrdata0_trunc_sel_x_b;
    wire [31:0] i_zext221_sis_generic_convertcrdata70_sel_x_b;
    wire [31:0] i_zext223_sis_generic_convertcrdata61_sel_x_b;
    wire [31:0] i_zext_sis_generic_convertcrdata207_sel_x_b;
    wire [5:0] i_and222_sis_generic_convertcrdata71_BitSelect_for_a_b;
    wire [31:0] i_and222_sis_generic_convertcrdata71_join_q;
    wire [7:0] i_and224_sis_generic_convertcrdata62_BitSelect_for_a_b;
    wire [31:0] i_and224_sis_generic_convertcrdata62_join_q;
    wire [4:0] i_and_sis_generic_convertcrdata208_BitSelect_for_a_b;
    wire [31:0] i_and_sis_generic_convertcrdata208_join_q;
    wire [30:0] leftShiftStage0Idx1Rng1_uid738_i_mul81_sis_generic_convertcrdata0_shift_x_in;
    wire [30:0] leftShiftStage0Idx1Rng1_uid738_i_mul81_sis_generic_convertcrdata0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid739_i_mul81_sis_generic_convertcrdata0_shift_x_q;
    wire [0:0] leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_s;
    reg [31:0] leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_q;
    wire [1:0] leftShiftStage1Idx1Pad2_uid742_i_mul81_sis_generic_convertcrdata0_shift_x_q;
    wire [29:0] leftShiftStage1Idx1Rng2_uid743_i_mul81_sis_generic_convertcrdata0_shift_x_in;
    wire [29:0] leftShiftStage1Idx1Rng2_uid743_i_mul81_sis_generic_convertcrdata0_shift_x_b;
    wire [31:0] leftShiftStage1Idx1_uid744_i_mul81_sis_generic_convertcrdata0_shift_x_q;
    wire [0:0] leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_s;
    reg [31:0] leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_q;
    wire [30:0] leftShiftStage0Idx1Rng1_uid751_i_mul83_sis_generic_convertcrdata0_shift_x_in;
    wire [30:0] leftShiftStage0Idx1Rng1_uid751_i_mul83_sis_generic_convertcrdata0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid752_i_mul83_sis_generic_convertcrdata0_shift_x_q;
    wire [0:0] leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_s;
    reg [31:0] leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_q;
    wire [29:0] leftShiftStage1Idx1Rng2_uid756_i_mul83_sis_generic_convertcrdata0_shift_x_in;
    wire [29:0] leftShiftStage1Idx1Rng2_uid756_i_mul83_sis_generic_convertcrdata0_shift_x_b;
    wire [31:0] leftShiftStage1Idx1_uid757_i_mul83_sis_generic_convertcrdata0_shift_x_q;
    wire [0:0] leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_s;
    reg [31:0] leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_q;
    wire [30:0] leftShiftStage0Idx1Rng1_uid764_i_mul_sis_generic_convertcrdata0_shift_x_in;
    wire [30:0] leftShiftStage0Idx1Rng1_uid764_i_mul_sis_generic_convertcrdata0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid765_i_mul_sis_generic_convertcrdata0_shift_x_q;
    wire [0:0] leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_s;
    reg [31:0] leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_q;
    wire [29:0] leftShiftStage1Idx1Rng2_uid769_i_mul_sis_generic_convertcrdata0_shift_x_in;
    wire [29:0] leftShiftStage1Idx1Rng2_uid769_i_mul_sis_generic_convertcrdata0_shift_x_b;
    wire [31:0] leftShiftStage1Idx1_uid770_i_mul_sis_generic_convertcrdata0_shift_x_q;
    wire [0:0] leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_s;
    reg [31:0] leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_q;
    wire [30:0] leftShiftStage0Idx1Rng1_uid777_i_sub28_sis_generic_convertcrdata0_shift_x_in;
    wire [30:0] leftShiftStage0Idx1Rng1_uid777_i_sub28_sis_generic_convertcrdata0_shift_x_b;
    wire [31:0] leftShiftStage0Idx1_uid778_i_sub28_sis_generic_convertcrdata0_shift_x_q;
    wire [0:0] leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_s;
    reg [31:0] leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_q;
    wire [29:0] leftShiftStage1Idx1Rng2_uid782_i_sub28_sis_generic_convertcrdata0_shift_x_in;
    wire [29:0] leftShiftStage1Idx1Rng2_uid782_i_sub28_sis_generic_convertcrdata0_shift_x_b;
    wire [31:0] leftShiftStage1Idx1_uid783_i_sub28_sis_generic_convertcrdata0_shift_x_q;
    wire [0:0] leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_s;
    reg [31:0] leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_q;
    wire [96:0] join_for_coalesced_delay_0_q;
    wire [63:0] sel_for_coalesced_delay_0_b;
    wire [31:0] sel_for_coalesced_delay_0_c;
    wire [0:0] sel_for_coalesced_delay_0_d;
    wire [0:0] redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in;
    wire redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in;
    wire redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_in;
    wire [0:0] redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out;
    wire redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out;
    wire redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out;
    wire [0:0] redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in;
    wire redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in;
    wire redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_in;
    wire [0:0] redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out;
    wire redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out;
    wire redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out;
    wire [0:0] redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_in;
    wire redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_in;
    wire redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_data_in;
    wire [0:0] redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_out;
    wire redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_out;
    wire redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_data_out;
    wire [0:0] redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_in;
    wire redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_in;
    wire redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_in_bitsignaltemp;
    wire [31:0] redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_data_in;
    wire [0:0] redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_out;
    wire redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_out;
    wire redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_out_bitsignaltemp;
    wire [31:0] redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_data_out;
    reg [63:0] redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_q;
    reg [63:0] redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_q;
    wire [0:0] redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_in;
    wire redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_in;
    wire redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_data_in;
    wire [0:0] redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_out;
    wire redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_out;
    wire redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_data_out;
    reg [63:0] redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_q;
    reg [63:0] redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_q;
    wire [0:0] redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_in;
    wire redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_in;
    wire redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_data_in;
    wire [0:0] redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_out;
    wire redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_out;
    wire redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_data_out;
    wire [0:0] redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in;
    wire redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in;
    wire redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp;
    wire [63:0] redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_in;
    wire [0:0] redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out;
    wire redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out;
    wire redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp;
    wire [63:0] redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out;
    reg [31:0] redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_q;
    reg [31:0] redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_q;
    reg [31:0] redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_q;
    reg [31:0] redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_q;
    reg [31:0] redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_q;
    reg [31:0] redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_q;
    reg [31:0] redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_q;
    reg [31:0] redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_q;
    reg [0:0] redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q;
    wire [0:0] redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_in;
    wire redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_in;
    wire redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_data_in;
    wire [0:0] redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_out;
    wire redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_out;
    wire redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_data_out;
    reg [0:0] redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q;
    wire [0:0] redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_in;
    wire redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_in;
    wire redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_data_in;
    wire [0:0] redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_out;
    wire redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_out;
    wire redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_data_out;
    reg [31:0] redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_q;
    wire [0:0] redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_in;
    wire redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_in;
    wire redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_data_in;
    wire [0:0] redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_out;
    wire redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_out;
    wire redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_data_out;
    reg [0:0] redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_q;
    reg [0:0] redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_q;
    wire [0:0] redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_in;
    wire redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_in;
    wire redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_data_in;
    wire [0:0] redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_out;
    wire redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_out;
    wire redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_data_out;
    reg [0:0] redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_q;
    wire [0:0] redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_in;
    wire redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_in;
    wire redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_data_in;
    wire [0:0] redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_out;
    wire redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_out;
    wire redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_data_out;
    reg [0:0] redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_q;
    wire [0:0] redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_in;
    wire redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_in;
    wire redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_data_in;
    wire [0:0] redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_out;
    wire redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_out;
    wire redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_data_out;
    reg [0:0] redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_q;
    wire [0:0] redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_in;
    wire redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_in;
    wire redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_data_in;
    wire [0:0] redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_out;
    wire redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_out;
    wire redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_data_out;
    reg [0:0] redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_q;
    reg [0:0] redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_q;
    wire [0:0] redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_in;
    wire redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_in;
    wire redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_data_in;
    wire [0:0] redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_out;
    wire redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_out;
    wire redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_data_out;
    wire [0:0] redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_in;
    wire redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_in;
    wire redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_data_in;
    wire [0:0] redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_out;
    wire redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_out;
    wire redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_data_out;
    wire [0:0] redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_in;
    wire redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_in;
    wire redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_data_in;
    wire [0:0] redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_out;
    wire redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_out;
    wire redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_data_out;
    wire [0:0] redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_in;
    wire redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_in;
    wire redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_data_in;
    wire [0:0] redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_out;
    wire redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_out;
    wire redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_data_out;
    reg [28:0] redist40_i_mul82_sis_generic_convertcrdata107_vt_select_31_b_1_0_q;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_in;
    wire redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_in;
    wire redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_data_in;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_out;
    wire redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_out;
    wire redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_data_out;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_in;
    wire redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_in;
    wire redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_data_in;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_out;
    wire redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_out;
    wire redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_data_out;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_in;
    wire redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_in;
    wire redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_data_in;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_out;
    wire redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_out;
    wire redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_data_out;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_in;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_in;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_data_in;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_out;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_out;
    wire redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_data_out;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_in;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_in;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_data_in;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_out;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_out;
    wire redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_data_out;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_in;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_in;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_data_in;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_out;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_out;
    wire redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_data_out;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_in;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_in;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_data_in;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_out;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_out;
    wire redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_data_out;
    reg [0:0] redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_q;
    reg [0:0] redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q;
    wire [0:0] redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_in;
    wire redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_in;
    wire redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_data_in;
    wire [0:0] redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_out;
    wire redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_out;
    wire redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_data_out;
    wire [0:0] redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_in;
    wire redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_in;
    wire redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_data_in;
    wire [0:0] redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_out;
    wire redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_out;
    wire redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_data_out;
    wire [0:0] coalesced_delay_0_fifo_valid_in;
    wire coalesced_delay_0_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_in;
    wire coalesced_delay_0_fifo_stall_in_bitsignaltemp;
    wire [96:0] coalesced_delay_0_fifo_data_in;
    wire [0:0] coalesced_delay_0_fifo_valid_out;
    wire coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_out;
    wire coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    wire [96:0] coalesced_delay_0_fifo_data_out;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_b;
    wire [0:0] bubble_join_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_q;
    wire [0:0] bubble_select_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_b;
    wire [7:0] bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_q;
    wire [7:0] bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_b;
    wire [192:0] bubble_join_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_q;
    wire [63:0] bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b;
    wire [31:0] bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_c;
    wire [31:0] bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_d;
    wire [63:0] bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_e;
    wire [0:0] bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_f;
    wire [63:0] bubble_join_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q;
    wire [63:0] bubble_select_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b;
    wire [63:0] bubble_join_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q;
    wire [63:0] bubble_select_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b;
    wire [63:0] bubble_join_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_q;
    wire [63:0] bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_b;
    wire [31:0] bubble_join_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_q;
    wire [31:0] bubble_select_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_b;
    wire [63:0] bubble_join_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_q;
    wire [63:0] bubble_select_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_b;
    wire [0:0] bubble_join_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_q;
    wire [0:0] bubble_select_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_b;
    wire [63:0] bubble_join_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q;
    wire [63:0] bubble_select_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b;
    wire [0:0] bubble_join_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_q;
    wire [0:0] bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b;
    wire [0:0] bubble_join_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_q;
    wire [0:0] bubble_select_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_b;
    wire [0:0] bubble_join_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_q;
    wire [0:0] bubble_select_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_b;
    wire [0:0] bubble_join_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_q;
    wire [0:0] bubble_select_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_b;
    wire [0:0] bubble_join_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_q;
    wire [0:0] bubble_select_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_b;
    wire [0:0] bubble_join_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_q;
    wire [0:0] bubble_select_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_b;
    wire [0:0] bubble_join_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_q;
    wire [0:0] bubble_select_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_b;
    wire [0:0] bubble_join_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_q;
    wire [0:0] bubble_select_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_b;
    wire [0:0] bubble_join_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_q;
    wire [0:0] bubble_select_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_b;
    wire [0:0] bubble_join_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_q;
    wire [0:0] bubble_select_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_b;
    wire [0:0] bubble_join_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_q;
    wire [0:0] bubble_select_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_b;
    wire [0:0] bubble_join_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_q;
    wire [0:0] bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_b;
    wire [0:0] bubble_join_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_q;
    wire [0:0] bubble_select_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_b;
    wire [0:0] bubble_join_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_q;
    wire [0:0] bubble_select_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_b;
    wire [96:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [96:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [0:0] SE_i_acl_sis_generic_convertcrdata100_wireValid;
    wire [0:0] SE_i_acl_sis_generic_convertcrdata100_and0;
    wire [0:0] SE_i_acl_sis_generic_convertcrdata100_backStall;
    wire [0:0] SE_i_acl_sis_generic_convertcrdata100_V0;
    reg [0:0] SE_i_cmp226_sis_generic_convertcrdata253_R_v_0;
    wire [0:0] SE_i_cmp226_sis_generic_convertcrdata253_v_s_0;
    wire [0:0] SE_i_cmp226_sis_generic_convertcrdata253_s_tv_0;
    wire [0:0] SE_i_cmp226_sis_generic_convertcrdata253_backEN;
    wire [0:0] SE_i_cmp226_sis_generic_convertcrdata253_backStall;
    wire [0:0] SE_i_cmp226_sis_generic_convertcrdata253_V0;
    reg [0:0] SE_i_cmp227_sis_generic_convertcrdata255_R_v_0;
    wire [0:0] SE_i_cmp227_sis_generic_convertcrdata255_v_s_0;
    wire [0:0] SE_i_cmp227_sis_generic_convertcrdata255_s_tv_0;
    wire [0:0] SE_i_cmp227_sis_generic_convertcrdata255_backEN;
    wire [0:0] SE_i_cmp227_sis_generic_convertcrdata255_backStall;
    wire [0:0] SE_i_cmp227_sis_generic_convertcrdata255_V0;
    wire [0:0] SE_out_i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_wireValid;
    wire [0:0] SE_out_i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_and0;
    wire [0:0] SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_and1;
    wire [0:0] SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg5;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg6;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V5;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V6;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg4;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V4;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_backStall;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V0;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V1;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V2;
    wire [0:0] SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V3;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg2;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg3;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and4;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V2;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V3;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_and1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_V0;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_backStall;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_backStall;
    wire [0:0] SE_i_mul82_sis_generic_convertcrdata107_vt_join_wireValid;
    wire [0:0] SE_i_mul82_sis_generic_convertcrdata107_vt_join_and0;
    wire [0:0] SE_i_mul82_sis_generic_convertcrdata107_vt_join_and1;
    wire [0:0] SE_i_mul82_sis_generic_convertcrdata107_vt_join_backStall;
    wire [0:0] SE_i_mul82_sis_generic_convertcrdata107_vt_join_V0;
    wire [0:0] SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_wireValid;
    wire [0:0] SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_and0;
    wire [0:0] SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_and1;
    wire [0:0] SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_backStall;
    wire [0:0] SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_s_tv_1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_or0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_V1;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and4;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and5;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and6;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and7;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_StallValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_toReg0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_consumed0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_toReg1;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_consumed1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_or0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_V1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_1;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_or0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_or1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V2;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_StallValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg1;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg2;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg3;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg4;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg4;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed4;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and4;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and5;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and6;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and7;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V4;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and3;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and4;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and5;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_StallValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg1;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg2;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_or0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_or1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_StallValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_toReg0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_consumed0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_toReg1;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_consumed1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_or0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_V0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_V1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_wireValid;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and1;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and2;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_V0;
    reg [0:0] SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_R_v_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_v_s_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_s_tv_0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backEN;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_and0;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backStall;
    wire [0:0] SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_V0;
    wire [0:0] SE_i_sub220_sis_generic_convertcrdata214_wireValid;
    wire [0:0] SE_i_sub220_sis_generic_convertcrdata214_and0;
    wire [0:0] SE_i_sub220_sis_generic_convertcrdata214_and1;
    wire [0:0] SE_i_sub220_sis_generic_convertcrdata214_and2;
    wire [0:0] SE_i_sub220_sis_generic_convertcrdata214_and3;
    wire [0:0] SE_i_sub220_sis_generic_convertcrdata214_backStall;
    wire [0:0] SE_i_sub220_sis_generic_convertcrdata214_V0;
    wire [0:0] SE_i_sub78_sis_generic_convertcrdata78_wireValid;
    wire [0:0] SE_i_sub78_sis_generic_convertcrdata78_and0;
    wire [0:0] SE_i_sub78_sis_generic_convertcrdata78_and1;
    wire [0:0] SE_i_sub78_sis_generic_convertcrdata78_and2;
    wire [0:0] SE_i_sub78_sis_generic_convertcrdata78_and3;
    wire [0:0] SE_i_sub78_sis_generic_convertcrdata78_backStall;
    wire [0:0] SE_i_sub78_sis_generic_convertcrdata78_V0;
    reg [0:0] SE_i_unnamed_sis_generic_convertcrdata191_R_v_0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata191_v_s_0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata191_s_tv_0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata191_backEN;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata191_backStall;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata191_V0;
    reg [0:0] SE_i_unnamed_sis_generic_convertcrdata67_R_v_0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata67_v_s_0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata67_s_tv_0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata67_backEN;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata67_backStall;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata67_V0;
    reg [0:0] SE_i_unnamed_sis_generic_convertcrdata76_R_v_0;
    reg [0:0] SE_i_unnamed_sis_generic_convertcrdata76_R_v_1;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata76_v_s_0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata76_s_tv_0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata76_s_tv_1;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata76_backEN;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata76_or0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata76_backStall;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata76_V0;
    wire [0:0] SE_i_unnamed_sis_generic_convertcrdata76_V1;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireStall;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg0;
    reg [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg0;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed0;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg1;
    reg [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg1;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed1;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg2;
    reg [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg2;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed2;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg3;
    reg [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg3;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed3;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg4;
    reg [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg4;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed4;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg5;
    reg [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg5;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed5;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg6;
    reg [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg6;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed6;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or0;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or1;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or2;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or3;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or4;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or5;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V1;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V2;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V3;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V4;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V5;
    wire [0:0] SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V6;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireStall;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_StallValid;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg0;
    reg [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed0;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg1;
    reg [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed1;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg2;
    reg [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed2;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg3;
    reg [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg3;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed3;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg4;
    reg [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg4;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed4;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or0;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or1;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or2;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or3;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_backStall;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V0;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V1;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V2;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V3;
    wire [0:0] SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V4;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg0;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg1;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg2;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg0;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg1;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg2;
    reg [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall;
    wire [0:0] SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    wire [0:0] SE_i_vsync_len_sis_generic_convertcrdata0_add_x_wireValid;
    wire [0:0] SE_i_vsync_len_sis_generic_convertcrdata0_add_x_and0;
    wire [0:0] SE_i_vsync_len_sis_generic_convertcrdata0_add_x_and1;
    wire [0:0] SE_i_vsync_len_sis_generic_convertcrdata0_add_x_backStall;
    wire [0:0] SE_i_vsync_len_sis_generic_convertcrdata0_add_x_V0;
    wire [0:0] SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid;
    wire [0:0] SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    wire [0:0] SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0;
    wire [0:0] SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid;
    wire [0:0] SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    wire [0:0] SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireStall;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_StallValid;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg0;
    reg [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg1;
    reg [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg1;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed1;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg2;
    reg [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg2;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed2;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg3;
    reg [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg3;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed3;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg4;
    reg [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg4;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed4;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or1;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or2;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or3;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_backStall;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V0;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V1;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V2;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V3;
    wire [0:0] SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V4;
    reg [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_R_v_0;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_v_s_0;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_s_tv_0;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_backEN;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_backStall;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_V0;
    reg [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_0;
    reg [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_1;
    reg [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_2;
    reg [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_3;
    reg [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_4;
    reg [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_5;
    reg [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_6;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_0;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_1;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_2;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_3;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_4;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_5;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_6;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or0;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or1;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or2;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or3;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or4;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or5;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backStall;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V0;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V1;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V2;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V3;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V4;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V5;
    wire [0:0] SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V6;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireValid;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireStall;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_StallValid;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_toReg0;
    reg [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg0;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_consumed0;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_toReg1;
    reg [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg1;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_consumed1;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_or0;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_backStall;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_V0;
    wire [0:0] SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_V1;
    reg [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_0;
    reg [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_1;
    wire [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_v_s_0;
    wire [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_s_tv_0;
    wire [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_s_tv_1;
    wire [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backEN;
    wire [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_or0;
    wire [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backStall;
    wire [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_V0;
    wire [0:0] SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_V1;
    reg [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_0;
    reg [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_1;
    wire [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_v_s_0;
    wire [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_s_tv_0;
    wire [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_s_tv_1;
    wire [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backEN;
    wire [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_or0;
    wire [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backStall;
    wire [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_V0;
    wire [0:0] SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_V1;
    wire [0:0] SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_wireValid;
    wire [0:0] SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_and0;
    wire [0:0] SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_and1;
    wire [0:0] SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_backStall;
    wire [0:0] SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_V0;
    wire [0:0] SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid;
    wire [0:0] SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    wire [0:0] SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0;
    reg [0:0] SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_V0;
    reg [0:0] SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_V0;
    reg [0:0] SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_V0;
    reg [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_0;
    reg [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_1;
    wire [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_s_tv_1;
    wire [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_or0;
    wire [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_V0;
    wire [0:0] SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_V1;
    reg [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_0;
    reg [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_1;
    wire [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_s_tv_1;
    wire [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_or0;
    wire [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_V0;
    wire [0:0] SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_V1;
    reg [0:0] SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_R_v_0;
    wire [0:0] SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_v_s_0;
    wire [0:0] SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_s_tv_0;
    wire [0:0] SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_backEN;
    wire [0:0] SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_backStall;
    wire [0:0] SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_V0;
    reg [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_R_v_0;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_v_s_0;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_s_tv_0;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_backEN;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_backStall;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_V0;
    reg [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_0;
    reg [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_1;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_v_s_0;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_s_tv_0;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_s_tv_1;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backEN;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_or0;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backStall;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_V0;
    wire [0:0] SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_V1;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_0;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_1;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_2;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_3;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_4;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_5;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_6;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_7;
    reg [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_8;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_0;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_1;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_2;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_3;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_4;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_5;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_6;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_7;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_8;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or0;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or1;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or2;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or3;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or4;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or5;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or6;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or7;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backStall;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V0;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V1;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V2;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V3;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V4;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V5;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V6;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V7;
    wire [0:0] SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V8;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireStall;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg0;
    reg [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg0;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed0;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg1;
    reg [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg1;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed1;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg2;
    reg [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg2;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed2;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg3;
    reg [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg3;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed3;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg4;
    reg [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg4;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed4;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg5;
    reg [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg5;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed5;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg6;
    reg [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg6;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed6;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or0;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or1;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or2;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or3;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or4;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or5;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_backStall;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V0;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V1;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V2;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V3;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V4;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V5;
    wire [0:0] SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V6;
    reg [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_0;
    reg [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_1;
    reg [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_2;
    reg [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_3;
    reg [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_4;
    reg [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_5;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_v_s_0;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_0;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_1;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_2;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_3;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_4;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_5;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or0;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or1;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or2;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or3;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or4;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backStall;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V0;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V1;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V2;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V3;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V4;
    wire [0:0] SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V5;
    wire [0:0] SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and0;
    wire [0:0] SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and1;
    wire [0:0] SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and2;
    wire [0:0] SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and3;
    wire [0:0] SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and4;
    wire [0:0] SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_backStall;
    wire [0:0] SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_V0;
    reg [0:0] SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_R_v_0;
    wire [0:0] SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_v_s_0;
    wire [0:0] SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_s_tv_0;
    wire [0:0] SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_backEN;
    wire [0:0] SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_backStall;
    wire [0:0] SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_V0;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireStall;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_StallValid;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_toReg0;
    reg [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg0;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_consumed0;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_toReg1;
    reg [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg1;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_consumed1;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and0;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and1;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and2;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and3;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and4;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_or0;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_V0;
    wire [0:0] SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_V1;
    reg [0:0] SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_R_v_0;
    wire [0:0] SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_v_s_0;
    wire [0:0] SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_s_tv_0;
    wire [0:0] SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_backEN;
    wire [0:0] SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_backStall;
    wire [0:0] SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_V0;
    reg [0:0] SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_R_v_0;
    wire [0:0] SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_v_s_0;
    wire [0:0] SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_s_tv_0;
    wire [0:0] SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_backEN;
    wire [0:0] SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_backStall;
    wire [0:0] SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_V0;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireStall;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_StallValid;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg0;
    reg [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg0;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed0;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg1;
    reg [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg1;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed1;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg2;
    reg [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg2;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed2;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_or0;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_or1;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_backStall;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V0;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V1;
    wire [0:0] SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V2;
    reg [0:0] SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_R_v_0;
    wire [0:0] SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_v_s_0;
    wire [0:0] SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_s_tv_0;
    wire [0:0] SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_backEN;
    wire [0:0] SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_backStall;
    wire [0:0] SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_V0;
    wire [0:0] SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_wireValid;
    wire [0:0] SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and0;
    wire [0:0] SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and1;
    wire [0:0] SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and2;
    wire [0:0] SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and3;
    wire [0:0] SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_backStall;
    wire [0:0] SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_V0;
    reg [0:0] SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_R_v_0;
    wire [0:0] SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_v_s_0;
    wire [0:0] SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_s_tv_0;
    wire [0:0] SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_backEN;
    wire [0:0] SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_backStall;
    wire [0:0] SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_V0;
    wire [0:0] SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_wireValid;
    wire [0:0] SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_and0;
    wire [0:0] SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_backStall;
    wire [0:0] SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_V0;
    reg [0:0] SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_R_v_0;
    wire [0:0] SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_v_s_0;
    wire [0:0] SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_s_tv_0;
    wire [0:0] SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_backEN;
    wire [0:0] SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_backStall;
    wire [0:0] SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_V0;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireStall;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_StallValid;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg0;
    reg [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg0;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed0;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg1;
    reg [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg1;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed1;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg2;
    reg [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg2;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed2;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg3;
    reg [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg3;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed3;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or0;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or1;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or2;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_backStall;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V0;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V1;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V2;
    wire [0:0] SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V3;
    reg [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_R_v_0;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_v_s_0;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_s_tv_0;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_backEN;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_backStall;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_V0;
    reg [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_R_v_0;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_v_s_0;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_s_tv_0;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_backEN;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_backStall;
    wire [0:0] SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_V0;
    wire [0:0] SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and0;
    wire [0:0] SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and1;
    wire [0:0] SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and2;
    wire [0:0] SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and3;
    wire [0:0] SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and4;
    wire [0:0] SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_backStall;
    wire [0:0] SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_V0;
    wire [0:0] SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and0;
    wire [0:0] SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and1;
    wire [0:0] SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and2;
    wire [0:0] SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and3;
    wire [0:0] SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and4;
    wire [0:0] SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_backStall;
    wire [0:0] SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_V0;
    wire [0:0] SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and0;
    wire [0:0] SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and1;
    wire [0:0] SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and2;
    wire [0:0] SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and3;
    wire [0:0] SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and4;
    wire [0:0] SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_backStall;
    wire [0:0] SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_V0;
    wire [0:0] SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_wireValid;
    wire [0:0] SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and0;
    wire [0:0] SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and1;
    wire [0:0] SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and2;
    wire [0:0] SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and3;
    wire [0:0] SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and4;
    wire [0:0] SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_backStall;
    wire [0:0] SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_V0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg2;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg3;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg3;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed3;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg4;
    reg [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg4;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed4;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or3;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V2;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V3;
    wire [0:0] SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V4;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg2;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg2;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed2;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg3;
    reg [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg3;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed3;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or2;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V2;
    wire [0:0] SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V3;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg2;
    reg [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg2;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed2;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_or1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V2;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg2;
    reg [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg2;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed2;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg3;
    reg [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg3;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed3;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or2;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V2;
    wire [0:0] SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V3;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_StallValid;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg0;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg1;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg2;
    reg [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg2;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed2;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_or0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_or1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_backStall;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V0;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V1;
    wire [0:0] SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V2;
    reg [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_R_v_0;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_v_s_0;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_s_tv_0;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_backEN;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_backStall;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_V0;
    reg [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_0;
    reg [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_1;
    reg [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_2;
    reg [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_3;
    reg [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_4;
    reg [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_5;
    reg [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_6;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_0;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_1;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_2;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_3;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_4;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_5;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_6;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or0;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or1;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or2;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or3;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or4;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or5;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backStall;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V0;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V1;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V2;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V3;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V4;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V5;
    wire [0:0] SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V6;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_wireValid;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_backStall;
    wire [0:0] SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_V0;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireStall;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_StallValid;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg0;
    reg [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg0;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed0;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg1;
    reg [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg1;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed1;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg2;
    reg [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg2;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed2;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_and0;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_or0;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_or1;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_backStall;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V0;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V1;
    wire [0:0] SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_wireStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_StallValid;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg0;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg1;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg2;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg3;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg3;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed3;
    wire [0:0] SE_out_coalesced_delay_0_fifo_toReg4;
    reg [0:0] SE_out_coalesced_delay_0_fifo_fromReg4;
    wire [0:0] SE_out_coalesced_delay_0_fifo_consumed4;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_or3;
    wire [0:0] SE_out_coalesced_delay_0_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V0;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V2;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V3;
    wire [0:0] SE_out_coalesced_delay_0_fifo_V4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_wireValid;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and0;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and1;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and2;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and3;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and4;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and5;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and6;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall;
    wire [0:0] SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_V0;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_wireValid;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_backStall;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_V0;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_wireValid;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_backStall;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_V0;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_wireValid;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_backStall;
    wire [0:0] SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_V0;
    reg [0:0] bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_V0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_in;
    wire bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_in;
    wire bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_out;
    wire bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_out;
    wire bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_out_bitsignaltemp;
    reg [0:0] bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_V0;
    reg [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_R_v_0;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_v_s_0;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_s_tv_0;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_backEN;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_backStall;
    wire [0:0] bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_V0;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_in;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_in;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_out;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_out;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_in;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_in;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_out;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_out;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_in;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_in;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_out;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    wire [0:0] bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_out;
    wire bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    wire [0:0] SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_i_valid;
    reg [0:0] SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid;
    reg [63:0] SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_data0;
    wire [0:0] SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backStall;
    wire [0:0] SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V;
    wire [63:0] SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_D0;
    wire [0:0] SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_i_valid;
    reg [0:0] SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid;
    reg [0:0] SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_data0;
    wire [0:0] SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backStall;
    wire [0:0] SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V;
    wire [0:0] SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_D0;
    wire [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid;
    reg [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid;
    wire [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0;
    wire [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1;
    reg [63:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0;
    reg [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1;
    reg [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2;
    wire [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    wire [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V;
    wire [63:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0;
    wire [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1;
    wire [0:0] SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2;
    wire [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid;
    reg [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid;
    wire [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0;
    wire [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1;
    reg [63:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0;
    reg [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1;
    reg [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2;
    wire [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    wire [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V;
    wire [63:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0;
    wire [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1;
    wire [0:0] SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2;
    wire [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid;
    reg [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid;
    wire [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0;
    wire [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1;
    reg [63:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0;
    reg [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1;
    reg [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2;
    wire [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    wire [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V;
    wire [63:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0;
    wire [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1;
    wire [0:0] SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2;


    // SE_out_i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230(STALLENABLE,1283)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_wireValid = i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_valid_out;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224(BITJOIN,1007)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_q = i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224(BITSELECT,1008)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222(BITJOIN,1004)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_q = i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222(BITSELECT,1005)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_161_sis_generic_convertcrdata226(LOGICAL,204)@36
    assign i_reduction_sis_generic_convertcrdata_161_sis_generic_convertcrdata226_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219(BITJOIN,986)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_q = i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219(BITSELECT,987)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217(BITJOIN,1037)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_q = i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217(BITSELECT,1038)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_160_sis_generic_convertcrdata221(LOGICAL,203)@36
    assign i_reduction_sis_generic_convertcrdata_160_sis_generic_convertcrdata221_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_b;

    // i_reduction_sis_generic_convertcrdata_163_sis_generic_convertcrdata232(LOGICAL,206)@36
    assign i_reduction_sis_generic_convertcrdata_163_sis_generic_convertcrdata232_q = i_reduction_sis_generic_convertcrdata_160_sis_generic_convertcrdata221_q | i_reduction_sis_generic_convertcrdata_161_sis_generic_convertcrdata226_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229(BITJOIN,1013)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_q = i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229(BITSELECT,1014)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227(BITJOIN,1010)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_q = i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227(BITSELECT,1011)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_162_sis_generic_convertcrdata231(LOGICAL,205)@36
    assign i_reduction_sis_generic_convertcrdata_162_sis_generic_convertcrdata231_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_b;

    // i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233(LOGICAL,207)@36 + 1
    assign i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_qi = i_reduction_sis_generic_convertcrdata_162_sis_generic_convertcrdata231_q | i_reduction_sis_generic_convertcrdata_163_sis_generic_convertcrdata232_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_delay ( .xin(i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_qi), .xout(i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q), .ena(SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252(STALLENABLE,1269)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_wireValid = i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_valid_out;

    // redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0(REG,859)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b1)
        begin
            redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q <= $unsigned(bubble_select_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_b);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16(BLACKBOX,103)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_22@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000008Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16 (
        .in_data_in(GND_q),
        .in_dir(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .in_feedback_in_22(i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_feedback_out_22),
        .in_feedback_valid_in_22(i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_feedback_valid_out_22),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_backStall),
        .in_valid_in(SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out),
        .out_feedback_stall_out_22(i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_feedback_stall_out_22),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251(BITJOIN,930)
    assign bubble_join_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_q = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251(BITSELECT,931)
    assign bubble_select_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252(BLACKBOX,126)@132
    // in in_stall_in@20000000
    // out out_data_out@133
    // out out_feedback_out_22@20000000
    // out out_feedback_valid_out_22@20000000
    // out out_stall_out@20000000
    // out out_valid_out@133
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000008Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_b),
        .in_feedback_stall_in_22(i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_feedback_stall_out_22),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V2),
        .out_data_out(),
        .out_feedback_out_22(i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_feedback_out_22),
        .out_feedback_valid_out_22(i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_feedback_valid_out_22),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281(STALLENABLE,1159)
    // Backward Stall generation
    assign SE_out_i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_wireValid = i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_o_valid;

    // bubble_join_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo(BITJOIN,1086)
    assign bubble_join_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_q = redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_data_out;

    // bubble_select_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo(BITSELECT,1087)
    assign bubble_select_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_b = $unsigned(bubble_join_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_q[0:0]);

    // leftShiftStage1Idx1Rng2_uid756_i_mul83_sis_generic_convertcrdata0_shift_x(BITSELECT,755)@37
    assign leftShiftStage1Idx1Rng2_uid756_i_mul83_sis_generic_convertcrdata0_shift_x_in = leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_q[29:0];
    assign leftShiftStage1Idx1Rng2_uid756_i_mul83_sis_generic_convertcrdata0_shift_x_b = leftShiftStage1Idx1Rng2_uid756_i_mul83_sis_generic_convertcrdata0_shift_x_in[29:0];

    // leftShiftStage1Idx1Pad2_uid742_i_mul81_sis_generic_convertcrdata0_shift_x(CONSTANT,741)
    assign leftShiftStage1Idx1Pad2_uid742_i_mul81_sis_generic_convertcrdata0_shift_x_q = $unsigned(2'b00);

    // leftShiftStage1Idx1_uid757_i_mul83_sis_generic_convertcrdata0_shift_x(BITJOIN,756)@37
    assign leftShiftStage1Idx1_uid757_i_mul83_sis_generic_convertcrdata0_shift_x_q = {leftShiftStage1Idx1Rng2_uid756_i_mul83_sis_generic_convertcrdata0_shift_x_b, leftShiftStage1Idx1Pad2_uid742_i_mul81_sis_generic_convertcrdata0_shift_x_q};

    // leftShiftStage0Idx1Rng1_uid751_i_mul83_sis_generic_convertcrdata0_shift_x(BITSELECT,750)@37
    assign leftShiftStage0Idx1Rng1_uid751_i_mul83_sis_generic_convertcrdata0_shift_x_in = i_unnamed_sis_generic_convertcrdata76_q[30:0];
    assign leftShiftStage0Idx1Rng1_uid751_i_mul83_sis_generic_convertcrdata0_shift_x_b = leftShiftStage0Idx1Rng1_uid751_i_mul83_sis_generic_convertcrdata0_shift_x_in[30:0];

    // leftShiftStage0Idx1_uid752_i_mul83_sis_generic_convertcrdata0_shift_x(BITJOIN,751)@37
    assign leftShiftStage0Idx1_uid752_i_mul83_sis_generic_convertcrdata0_shift_x_q = {leftShiftStage0Idx1Rng1_uid751_i_mul83_sis_generic_convertcrdata0_shift_x_b, GND_q};

    // SE_out_i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223(STALLENABLE,1277)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_wireValid = i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45(BITJOIN,952)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45(BITSELECT,953)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_q[7:0]);

    // i_toi1_intcast19_sis_generic_convertcrdata46_sel_x(BITSELECT,669)@35
    assign i_toi1_intcast19_sis_generic_convertcrdata46_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223(BLACKBOX,130)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_out_5@20000000
    // out out_feedback_valid_out_5@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000012Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223 (
        .in_data_in(i_toi1_intcast19_sis_generic_convertcrdata46_sel_x_b),
        .in_feedback_stall_in_5(i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_feedback_stall_out_5),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V2),
        .out_data_out(),
        .out_feedback_out_5(i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_feedback_out_5),
        .out_feedback_valid_out_5(i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_feedback_valid_out_5),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i32_24294(CONSTANT,26)
    assign c_i32_24294_q = $unsigned(32'b11111111111111111111111111101000);

    // leftShiftStage1Idx1Rng2_uid782_i_sub28_sis_generic_convertcrdata0_shift_x(BITSELECT,781)@36
    assign leftShiftStage1Idx1Rng2_uid782_i_sub28_sis_generic_convertcrdata0_shift_x_in = leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_q[29:0];
    assign leftShiftStage1Idx1Rng2_uid782_i_sub28_sis_generic_convertcrdata0_shift_x_b = leftShiftStage1Idx1Rng2_uid782_i_sub28_sis_generic_convertcrdata0_shift_x_in[29:0];

    // leftShiftStage1Idx1_uid783_i_sub28_sis_generic_convertcrdata0_shift_x(BITJOIN,782)@36
    assign leftShiftStage1Idx1_uid783_i_sub28_sis_generic_convertcrdata0_shift_x_q = {leftShiftStage1Idx1Rng2_uid782_i_sub28_sis_generic_convertcrdata0_shift_x_b, leftShiftStage1Idx1Pad2_uid742_i_mul81_sis_generic_convertcrdata0_shift_x_q};

    // leftShiftStage0Idx1Rng1_uid777_i_sub28_sis_generic_convertcrdata0_shift_x(BITSELECT,776)@36
    assign leftShiftStage0Idx1Rng1_uid777_i_sub28_sis_generic_convertcrdata0_shift_x_in = redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_q[30:0];
    assign leftShiftStage0Idx1Rng1_uid777_i_sub28_sis_generic_convertcrdata0_shift_x_b = leftShiftStage0Idx1Rng1_uid777_i_sub28_sis_generic_convertcrdata0_shift_x_in[30:0];

    // leftShiftStage0Idx1_uid778_i_sub28_sis_generic_convertcrdata0_shift_x(BITJOIN,777)@36
    assign leftShiftStage0Idx1_uid778_i_sub28_sis_generic_convertcrdata0_shift_x_q = {leftShiftStage0Idx1Rng1_uid777_i_sub28_sis_generic_convertcrdata0_shift_x_b, GND_q};

    // c_i32_1286(CONSTANT,25)
    assign c_i32_1286_q = $unsigned(32'b00000000000000000000000000000001);

    // c_i8_241(CONSTANT,38)
    assign c_i8_241_q = $unsigned(8'b00000010);

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26(BITJOIN,946)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26(BITSELECT,947)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_q[7:0]);

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6(STALLENABLE,1243)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_wireValid = i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_valid_out;

    // SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30(STALLENABLE,1323)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_V0 = SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_s_tv_0 = SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall & SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_and0 = SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_V0 & SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_V1 & SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31(STALLENABLE,1330)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_V0 = SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_stall | ~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and0 = SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_V0;
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_V0 & SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V0 & SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and1;
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V0 & SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and2;
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V0 & SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and3;
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and5 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V0 & SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and4;
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and6 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V0 & SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and5;
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and7 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V0 & SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and6;
    assign SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_wireValid = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V2 & SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_and7;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220(STALLENABLE,1265)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_wireValid = i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_valid_out;

    // i_toi1_intcast13_sis_generic_convertcrdata39_sel_x(BITSELECT,668)@35
    assign i_toi1_intcast13_sis_generic_convertcrdata39_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220(BLACKBOX,124)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_out_4@20000000
    // out out_feedback_valid_out_4@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000006Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220 (
        .in_data_in(i_toi1_intcast13_sis_generic_convertcrdata39_sel_x_b),
        .in_feedback_stall_in_4(i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_feedback_stall_out_4),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V2),
        .out_data_out(),
        .out_feedback_out_4(i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_feedback_out_4),
        .out_feedback_valid_out_4(i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_feedback_valid_out_4),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247(STALLENABLE,1267)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_wireValid = i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_valid_out;

    // c_i32_240300_recast_x(CONSTANT,490)
    assign c_i32_240300_recast_x_q = $unsigned(32'b00000000000000000000000011110000);

    // i_arrayidx85_sis_generic_convertcrdata0_c_i64_71_x(CONSTANT,597)
    assign i_arrayidx85_sis_generic_convertcrdata0_c_i64_71_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000111);

    // SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1(STALLENABLE,1861)
    // Valid signal propagation
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_V0 = SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_backStall = i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_stall | ~ (SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_wireValid = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_out;

    // i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x(BLACKBOX,608)@3
    // in in_i_stall@20000000
    // out out_iord_bl_call_SiS_Generic_ConvertCRData_o_fifoready@20000000
    // out out_o_stall@20000000
    SiS_Generic_ConvertCRData_i_iord_bl_callA000000Zneric_convertcrdata0 thei_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x (
        .in_i_stall(SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_backStall),
        .in_i_valid(SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_V0),
        .in_iord_bl_call_SiS_Generic_ConvertCRData_i_fifodata(in_iord_bl_call_SiS_Generic_ConvertCRData_i_fifodata),
        .in_iord_bl_call_SiS_Generic_ConvertCRData_i_fifovalid(in_iord_bl_call_SiS_Generic_ConvertCRData_i_fifovalid),
        .out_iord_bl_call_SiS_Generic_ConvertCRData_o_fifoready(i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_iord_bl_call_SiS_Generic_ConvertCRData_o_fifoready),
        .out_o_stall(i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_stall),
        .out_o_valid(i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_valid),
        .out_o_data_0_tpl(),
        .out_o_data_1_tpl(i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl),
        .out_o_data_2_tpl(i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_2_tpl),
        .out_o_data_3_tpl(i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl),
        .out_o_data_4_tpl(i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl),
        .out_o_data_5_tpl(i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x(BITJOIN,1050)
    assign bubble_join_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_q = {i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl, i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl, i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl, i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_2_tpl, i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl};

    // bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x(BITSELECT,1051)
    assign bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b = $unsigned(bubble_join_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_q[63:0]);
    assign bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_c = $unsigned(bubble_join_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_q[95:64]);
    assign bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_d = $unsigned(bubble_join_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_q[127:96]);
    assign bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_e = $unsigned(bubble_join_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_q[191:128]);
    assign bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_f = $unsigned(bubble_join_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_q[192:192]);

    // redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo(STALLFIFO,842)
    assign redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_in = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V0;
    assign redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_in = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_backStall;
    assign redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_data_in = bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b;
    assign redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_in_bitsignaltemp = redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_in[0];
    assign redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_in_bitsignaltemp = redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_in[0];
    assign redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_out[0] = redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_out_bitsignaltemp;
    assign redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_out[0] = redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo (
        .valid_in(redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b),
        .valid_out(redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo(BITJOIN,1059)
    assign bubble_join_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_q = redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_data_out;

    // bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo(BITSELECT,1060)
    assign bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_b = $unsigned(bubble_join_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_q[63:0]);

    // i_arrayidx85_sis_generic_convertcrdata0_add_x(ADD,596)@68
    assign i_arrayidx85_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_b};
    assign i_arrayidx85_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx85_sis_generic_convertcrdata0_c_i64_71_x_q};
    assign i_arrayidx85_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx85_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx85_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx85_sis_generic_convertcrdata0_add_x_q = i_arrayidx85_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx85_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,599)@68
    assign i_arrayidx85_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx85_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136(BLACKBOX,94)@68
    // in in_i_stall@20000000
    // out out_o_readdata@100
    // out out_o_stall@20000000
    // out out_o_valid@100
    // out out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000022Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx85_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_103_sis_generic_convertcrdata131_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_backStall),
        .in_i_valid(SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_V1),
        .in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182(STALLENABLE,1257)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_wireValid = i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151(STALLENABLE,1297)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_wireValid = i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_valid_out;

    // i_toi1_intcast103_sis_generic_convertcrdata150_sel_x(BITSELECT,664)@100
    assign i_toi1_intcast103_sis_generic_convertcrdata150_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151(BLACKBOX,140)@100
    // in in_stall_in@20000000
    // out out_data_out@101
    // out out_feedback_out_15@20000000
    // out out_feedback_valid_out_15@20000000
    // out out_stall_out@20000000
    // out out_valid_out@101
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000022Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151 (
        .in_data_in(i_toi1_intcast103_sis_generic_convertcrdata150_sel_x_b),
        .in_feedback_stall_in_15(i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_feedback_stall_out_15),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V3),
        .out_data_out(),
        .out_feedback_out_15(i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_feedback_out_15),
        .out_feedback_valid_out_15(i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_feedback_valid_out_15),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86(BLACKBOX,117)@34
    // in in_stall_in@20000000
    // out out_data_out@35
    // out out_feedback_stall_out_15@20000000
    // out out_stall_out@20000000
    // out out_valid_out@35
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000022Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b),
        .in_feedback_in_15(i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_feedback_out_15),
        .in_feedback_valid_in_15(i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_feedback_valid_out_15),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall),
        .in_valid_in(SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_data_out),
        .out_feedback_stall_out_15(i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_feedback_stall_out_15),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138(STALLENABLE,1295)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_wireValid = i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_valid_out;

    // i_toi1_intcast93_sis_generic_convertcrdata137_sel_x(BITSELECT,674)@100
    assign i_toi1_intcast93_sis_generic_convertcrdata137_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138(BLACKBOX,139)@100
    // in in_stall_in@20000000
    // out out_data_out@101
    // out out_feedback_out_14@20000000
    // out out_feedback_valid_out_14@20000000
    // out out_stall_out@20000000
    // out out_valid_out@101
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000021Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138 (
        .in_data_in(i_toi1_intcast93_sis_generic_convertcrdata137_sel_x_b),
        .in_feedback_stall_in_14(i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_feedback_stall_out_14),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V3),
        .out_data_out(),
        .out_feedback_out_14(i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_feedback_out_14),
        .out_feedback_valid_out_14(i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_feedback_valid_out_14),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84(BLACKBOX,116)@34
    // in in_stall_in@20000000
    // out out_data_out@35
    // out out_feedback_stall_out_14@20000000
    // out out_stall_out@20000000
    // out out_valid_out@35
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000021Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b),
        .in_feedback_in_14(i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_feedback_out_14),
        .in_feedback_valid_in_14(i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_feedback_valid_out_14),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall),
        .in_valid_in(SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_data_out),
        .out_feedback_stall_out_14(i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_feedback_stall_out_14),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134(STALLENABLE,1293)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_wireValid = i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_valid_out;

    // i_toi1_intcast89_sis_generic_convertcrdata133_sel_x(BITSELECT,673)@100
    assign i_toi1_intcast89_sis_generic_convertcrdata133_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134(BLACKBOX,138)@100
    // in in_stall_in@20000000
    // out out_data_out@101
    // out out_feedback_out_13@20000000
    // out out_feedback_valid_out_13@20000000
    // out out_stall_out@20000000
    // out out_valid_out@101
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000020Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134 (
        .in_data_in(i_toi1_intcast89_sis_generic_convertcrdata133_sel_x_b),
        .in_feedback_stall_in_13(i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_feedback_stall_out_13),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V4),
        .out_data_out(),
        .out_feedback_out_13(i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_feedback_out_13),
        .out_feedback_valid_out_13(i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_feedback_valid_out_13),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83(BLACKBOX,115)@34
    // in in_stall_in@20000000
    // out out_data_out@35
    // out out_feedback_stall_out_13@20000000
    // out out_stall_out@20000000
    // out out_valid_out@35
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000020Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b),
        .in_feedback_in_13(i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_feedback_out_13),
        .in_feedback_valid_in_13(i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_feedback_valid_out_13),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall),
        .in_valid_in(SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_data_out),
        .out_feedback_stall_out_13(i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_feedback_stall_out_13),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0(STALLENABLE,1614)
    // Valid signal propagation
    assign SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_V0 = SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_s_tv_0 = SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall & SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_backEN = ~ (SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_v_s_0 = SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_backEN & SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_V0;
    // Backward Stall generation
    assign SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_backStall = ~ (SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_backEN == 1'b0)
            begin
                SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_R_v_0 <= SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_R_v_0 & SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_s_tv_0;
            end
            else
            begin
                SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_R_v_0 <= SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245(STALLENABLE,1368)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_V0 = SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_s_tv_0 = SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_backStall & SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_and0 = SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_V0 & SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_v_s_0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V2 & SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_v_s_0;
            end

        end
    end

    // bubble_join_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo(BITJOIN,1095)
    assign bubble_join_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_q = redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_data_out;

    // bubble_select_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo(BITSELECT,1096)
    assign bubble_select_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_b = $unsigned(bubble_join_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_q[0:0]);

    // leftShiftStage1Idx1Rng2_uid769_i_mul_sis_generic_convertcrdata0_shift_x(BITSELECT,768)@35
    assign leftShiftStage1Idx1Rng2_uid769_i_mul_sis_generic_convertcrdata0_shift_x_in = leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_q[29:0];
    assign leftShiftStage1Idx1Rng2_uid769_i_mul_sis_generic_convertcrdata0_shift_x_b = leftShiftStage1Idx1Rng2_uid769_i_mul_sis_generic_convertcrdata0_shift_x_in[29:0];

    // leftShiftStage1Idx1_uid770_i_mul_sis_generic_convertcrdata0_shift_x(BITJOIN,769)@35
    assign leftShiftStage1Idx1_uid770_i_mul_sis_generic_convertcrdata0_shift_x_q = {leftShiftStage1Idx1Rng2_uid769_i_mul_sis_generic_convertcrdata0_shift_x_b, leftShiftStage1Idx1Pad2_uid742_i_mul81_sis_generic_convertcrdata0_shift_x_q};

    // leftShiftStage0Idx1Rng1_uid764_i_mul_sis_generic_convertcrdata0_shift_x(BITSELECT,763)@35
    assign leftShiftStage0Idx1Rng1_uid764_i_mul_sis_generic_convertcrdata0_shift_x_in = bgTrunc_i_add17_sis_generic_convertcrdata43_sel_x_b[30:0];
    assign leftShiftStage0Idx1Rng1_uid764_i_mul_sis_generic_convertcrdata0_shift_x_b = leftShiftStage0Idx1Rng1_uid764_i_mul_sis_generic_convertcrdata0_shift_x_in[30:0];

    // leftShiftStage0Idx1_uid765_i_mul_sis_generic_convertcrdata0_shift_x(BITJOIN,764)@35
    assign leftShiftStage0Idx1_uid765_i_mul_sis_generic_convertcrdata0_shift_x_q = {leftShiftStage0Idx1Rng1_uid764_i_mul_sis_generic_convertcrdata0_shift_x_b, GND_q};

    // leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x(MUX,766)@35
    assign leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_s or bgTrunc_i_add17_sis_generic_convertcrdata43_sel_x_b or leftShiftStage0Idx1_uid765_i_mul_sis_generic_convertcrdata0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_s)
            1'b0 : leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_q = bgTrunc_i_add17_sis_generic_convertcrdata43_sel_x_b;
            1'b1 : leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_q = leftShiftStage0Idx1_uid765_i_mul_sis_generic_convertcrdata0_shift_x_q;
            default : leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_q = 32'b0;
        endcase
    end

    // leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x(MUX,771)@35
    assign leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_s = VCC_q;
    always @(leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_s or leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_q or leftShiftStage1Idx1_uid770_i_mul_sis_generic_convertcrdata0_shift_x_q)
    begin
        unique case (leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_s)
            1'b0 : leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_q = leftShiftStage0_uid767_i_mul_sis_generic_convertcrdata0_shift_x_q;
            1'b1 : leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_q = leftShiftStage1Idx1_uid770_i_mul_sis_generic_convertcrdata0_shift_x_q;
            default : leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_q = 32'b0;
        endcase
    end

    // i_mul_sis_generic_convertcrdata80_vt_select_31(BITSELECT,155)@35
    assign i_mul_sis_generic_convertcrdata80_vt_select_31_b = leftShiftStage1_uid772_i_mul_sis_generic_convertcrdata0_shift_x_q[31:3];

    // i_mul_sis_generic_convertcrdata80_vt_join(BITJOIN,154)@35
    assign i_mul_sis_generic_convertcrdata80_vt_join_q = {i_mul_sis_generic_convertcrdata80_vt_select_31_b, i_mul81_sis_generic_convertcrdata101_vt_const_2_q};

    // i_unnamed_sis_generic_convertcrdata82(LOGICAL,293)@35
    assign i_unnamed_sis_generic_convertcrdata82_q = sel_for_coalesced_delay_0_d ^ VCC_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87(BITJOIN,971)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_q = i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87(BITSELECT,972)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86(BITJOIN,1034)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_q = i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86(BITSELECT,1035)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_63_sis_generic_convertcrdata88(LOGICAL,237)@35
    assign i_reduction_sis_generic_convertcrdata_63_sis_generic_convertcrdata88_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84(BITJOIN,1031)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_q = i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84(BITSELECT,1032)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83(BITJOIN,1028)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_q = i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83(BITSELECT,1029)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_62_sis_generic_convertcrdata85(LOGICAL,236)@35
    assign i_reduction_sis_generic_convertcrdata_62_sis_generic_convertcrdata85_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_b;

    // i_reduction_sis_generic_convertcrdata_65_sis_generic_convertcrdata92(LOGICAL,239)@35
    assign i_reduction_sis_generic_convertcrdata_65_sis_generic_convertcrdata92_q = i_reduction_sis_generic_convertcrdata_62_sis_generic_convertcrdata85_q | i_reduction_sis_generic_convertcrdata_63_sis_generic_convertcrdata88_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90(BITJOIN,977)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_q = i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90(BITSELECT,978)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89(BITJOIN,974)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_q = i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89(BITSELECT,975)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_64_sis_generic_convertcrdata91(LOGICAL,238)@35
    assign i_reduction_sis_generic_convertcrdata_64_sis_generic_convertcrdata91_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_b;

    // i_reduction_sis_generic_convertcrdata_66_sis_generic_convertcrdata93(LOGICAL,240)@35
    assign i_reduction_sis_generic_convertcrdata_66_sis_generic_convertcrdata93_q = i_reduction_sis_generic_convertcrdata_64_sis_generic_convertcrdata91_q | i_reduction_sis_generic_convertcrdata_65_sis_generic_convertcrdata92_q;

    // i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94(LOGICAL,241)@35
    assign i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_q = i_toi1_intcast19_sis_generic_convertcrdata46_sel_x_b | i_reduction_sis_generic_convertcrdata_66_sis_generic_convertcrdata93_q;

    // i_reduction_sis_generic_convertcrdata_69_sis_generic_convertcrdata96(LOGICAL,243)@35
    assign i_reduction_sis_generic_convertcrdata_69_sis_generic_convertcrdata96_q = i_toi1_intcast47_sis_generic_convertcrdata58_sel_x_b | i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_q;

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54(BITJOIN,958)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54(BITSELECT,959)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_q[7:0]);

    // i_toi1_intcast36_sis_generic_convertcrdata55_sel_x(BITSELECT,671)@35
    assign i_toi1_intcast36_sis_generic_convertcrdata55_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_b[0:0];

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51(BITJOIN,955)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51(BITSELECT,956)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_q[7:0]);

    // i_toi1_intcast26_sis_generic_convertcrdata52_sel_x(BITSELECT,670)@35
    assign i_toi1_intcast26_sis_generic_convertcrdata52_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_b[0:0];

    // i_reduction_sis_generic_convertcrdata_68_sis_generic_convertcrdata95(LOGICAL,242)@35
    assign i_reduction_sis_generic_convertcrdata_68_sis_generic_convertcrdata95_q = i_toi1_intcast26_sis_generic_convertcrdata52_sel_x_b | i_toi1_intcast36_sis_generic_convertcrdata55_sel_x_b;

    // i_reduction_sis_generic_convertcrdata_70_sis_generic_convertcrdata97(LOGICAL,245)@35
    assign i_reduction_sis_generic_convertcrdata_70_sis_generic_convertcrdata97_q = i_reduction_sis_generic_convertcrdata_68_sis_generic_convertcrdata95_q | i_reduction_sis_generic_convertcrdata_69_sis_generic_convertcrdata96_q;

    // join_for_coalesced_delay_0(BITJOIN,838)
    assign join_for_coalesced_delay_0_q = {bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_f, bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_c, bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_e};

    // redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo(STALLFIFO,862)
    assign redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_in = SE_out_coalesced_delay_0_fifo_V4;
    assign redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_in = SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_backStall;
    assign redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_data_in = i_unnamed_sis_generic_convertcrdata82_q;
    assign redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_in_bitsignaltemp = redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_in[0];
    assign redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_in_bitsignaltemp = redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_in[0];
    assign redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_out[0] = redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_out_bitsignaltemp;
    assign redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_out[0] = redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo (
        .valid_in(redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(i_unnamed_sis_generic_convertcrdata82_q),
        .valid_out(redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0(REG,844)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_backEN == 1'b1)
        begin
            redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_q <= $unsigned(sel_for_coalesced_delay_0_b);
        end
    end

    // SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1(STALLREG,1991)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid <= 1'b0;
            SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
        end
        else
        begin
            // Valid
            SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backStall & (SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid | SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_i_valid);

            if (SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_data0 <= $unsigned(redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_q);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_i_valid = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_V0;
    // Stall signal propagation
    assign SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backStall = SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid | ~ (SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_i_valid);

    // Valid
    assign SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V = SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid == 1'b1 ? SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid : SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_i_valid;

    assign SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_D0 = SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_valid == 1'b1 ? SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_r_data0 : redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_q;

    // SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0(STALLENABLE,1577)
    // Valid signal propagation
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_V0 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_R_v_0;
    // Stall signal propagation
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_s_tv_0 = SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backStall & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_R_v_0;
    // Backward Enable generation
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_backEN = ~ (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_v_s_0 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_backEN & SE_out_coalesced_delay_0_fifo_V1;
    // Backward Stall generation
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_backStall = ~ (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_backEN == 1'b0)
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_R_v_0 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_R_v_0 & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_s_tv_0;
            end
            else
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_R_v_0 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_v_s_0;
            end

        end
    end

    // SE_i_cmp226_sis_generic_convertcrdata253(STALLENABLE,1153)
    // Valid signal propagation
    assign SE_i_cmp226_sis_generic_convertcrdata253_V0 = SE_i_cmp226_sis_generic_convertcrdata253_R_v_0;
    // Stall signal propagation
    assign SE_i_cmp226_sis_generic_convertcrdata253_s_tv_0 = redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_out & SE_i_cmp226_sis_generic_convertcrdata253_R_v_0;
    // Backward Enable generation
    assign SE_i_cmp226_sis_generic_convertcrdata253_backEN = ~ (SE_i_cmp226_sis_generic_convertcrdata253_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp226_sis_generic_convertcrdata253_v_s_0 = SE_i_cmp226_sis_generic_convertcrdata253_backEN & SE_i_acl_sis_generic_convertcrdata100_V0;
    // Backward Stall generation
    assign SE_i_cmp226_sis_generic_convertcrdata253_backStall = ~ (SE_i_cmp226_sis_generic_convertcrdata253_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp226_sis_generic_convertcrdata253_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp226_sis_generic_convertcrdata253_backEN == 1'b0)
            begin
                SE_i_cmp226_sis_generic_convertcrdata253_R_v_0 <= SE_i_cmp226_sis_generic_convertcrdata253_R_v_0 & SE_i_cmp226_sis_generic_convertcrdata253_s_tv_0;
            end
            else
            begin
                SE_i_cmp226_sis_generic_convertcrdata253_R_v_0 <= SE_i_cmp226_sis_generic_convertcrdata253_v_s_0;
            end

        end
    end

    // SE_i_acl_sis_generic_convertcrdata100(STALLENABLE,1138)
    // Valid signal propagation
    assign SE_i_acl_sis_generic_convertcrdata100_V0 = SE_i_acl_sis_generic_convertcrdata100_wireValid;
    // Backward Stall generation
    assign SE_i_acl_sis_generic_convertcrdata100_backStall = SE_i_cmp226_sis_generic_convertcrdata253_backStall | ~ (SE_i_acl_sis_generic_convertcrdata100_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_acl_sis_generic_convertcrdata100_and0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V1;
    assign SE_i_acl_sis_generic_convertcrdata100_wireValid = SE_out_coalesced_delay_0_fifo_V0 & SE_i_acl_sis_generic_convertcrdata100_and0;

    // SE_out_coalesced_delay_0_fifo(STALLENABLE,1649)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_coalesced_delay_0_fifo_fromReg0 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg1 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg2 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg3 <= '0;
            SE_out_coalesced_delay_0_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_coalesced_delay_0_fifo_fromReg0 <= SE_out_coalesced_delay_0_fifo_toReg0;
            // Successor 1
            SE_out_coalesced_delay_0_fifo_fromReg1 <= SE_out_coalesced_delay_0_fifo_toReg1;
            // Successor 2
            SE_out_coalesced_delay_0_fifo_fromReg2 <= SE_out_coalesced_delay_0_fifo_toReg2;
            // Successor 3
            SE_out_coalesced_delay_0_fifo_fromReg3 <= SE_out_coalesced_delay_0_fifo_toReg3;
            // Successor 4
            SE_out_coalesced_delay_0_fifo_fromReg4 <= SE_out_coalesced_delay_0_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_coalesced_delay_0_fifo_consumed0 = (~ (SE_i_acl_sis_generic_convertcrdata100_backStall) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg0;
    assign SE_out_coalesced_delay_0_fifo_consumed1 = (~ (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_0_backStall) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg1;
    assign SE_out_coalesced_delay_0_fifo_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg2;
    assign SE_out_coalesced_delay_0_fifo_consumed3 = (~ (redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg3;
    assign SE_out_coalesced_delay_0_fifo_consumed4 = (~ (redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_stall_out) & SE_out_coalesced_delay_0_fifo_wireValid) | SE_out_coalesced_delay_0_fifo_fromReg4;
    // Consuming
    assign SE_out_coalesced_delay_0_fifo_StallValid = SE_out_coalesced_delay_0_fifo_backStall & SE_out_coalesced_delay_0_fifo_wireValid;
    assign SE_out_coalesced_delay_0_fifo_toReg0 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_toReg1 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed1;
    assign SE_out_coalesced_delay_0_fifo_toReg2 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed2;
    assign SE_out_coalesced_delay_0_fifo_toReg3 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed3;
    assign SE_out_coalesced_delay_0_fifo_toReg4 = SE_out_coalesced_delay_0_fifo_StallValid & SE_out_coalesced_delay_0_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_coalesced_delay_0_fifo_or0 = SE_out_coalesced_delay_0_fifo_consumed0;
    assign SE_out_coalesced_delay_0_fifo_or1 = SE_out_coalesced_delay_0_fifo_consumed1 & SE_out_coalesced_delay_0_fifo_or0;
    assign SE_out_coalesced_delay_0_fifo_or2 = SE_out_coalesced_delay_0_fifo_consumed2 & SE_out_coalesced_delay_0_fifo_or1;
    assign SE_out_coalesced_delay_0_fifo_or3 = SE_out_coalesced_delay_0_fifo_consumed3 & SE_out_coalesced_delay_0_fifo_or2;
    assign SE_out_coalesced_delay_0_fifo_wireStall = ~ (SE_out_coalesced_delay_0_fifo_consumed4 & SE_out_coalesced_delay_0_fifo_or3);
    assign SE_out_coalesced_delay_0_fifo_backStall = SE_out_coalesced_delay_0_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_coalesced_delay_0_fifo_V0 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg0);
    assign SE_out_coalesced_delay_0_fifo_V1 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg1);
    assign SE_out_coalesced_delay_0_fifo_V2 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg2);
    assign SE_out_coalesced_delay_0_fifo_V3 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg3);
    assign SE_out_coalesced_delay_0_fifo_V4 = SE_out_coalesced_delay_0_fifo_wireValid & ~ (SE_out_coalesced_delay_0_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_0_fifo_wireValid = coalesced_delay_0_fifo_valid_out;

    // coalesced_delay_0_fifo(STALLFIFO,892)
    assign coalesced_delay_0_fifo_valid_in = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V4;
    assign coalesced_delay_0_fifo_stall_in = SE_out_coalesced_delay_0_fifo_backStall;
    assign coalesced_delay_0_fifo_data_in = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_valid_in_bitsignaltemp = coalesced_delay_0_fifo_valid_in[0];
    assign coalesced_delay_0_fifo_stall_in_bitsignaltemp = coalesced_delay_0_fifo_stall_in[0];
    assign coalesced_delay_0_fifo_valid_out[0] = coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_0_fifo_stall_out[0] = coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(97),
        .IMPL("ram")
    ) thecoalesced_delay_0_fifo (
        .valid_in(coalesced_delay_0_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_0_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_0_q),
        .valid_out(coalesced_delay_0_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_0_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_0_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,1134)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_data_out;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,1135)
    assign bubble_select_coalesced_delay_0_fifo_b = $unsigned(bubble_join_coalesced_delay_0_fifo_q[96:0]);

    // sel_for_coalesced_delay_0(BITSELECT,839)
    assign sel_for_coalesced_delay_0_b = $unsigned(bubble_select_coalesced_delay_0_fifo_b[63:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(bubble_select_coalesced_delay_0_fifo_b[95:64]);
    assign sel_for_coalesced_delay_0_d = $unsigned(bubble_select_coalesced_delay_0_fifo_b[96:96]);

    // i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98(BLACKBOX,79)@35
    // in in_i_stall@20000000
    // out out_lsu_memdep_161_o_active@20000000
    // out out_memdep_161_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_161_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_161_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_161_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_161_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_161_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_161_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@66
    // out out_o_writeack@66
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000007Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98 (
        .in_flush(in_flush),
        .in_i_address(sel_for_coalesced_delay_0_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_70_sis_generic_convertcrdata97_q),
        .in_i_predicate(i_unnamed_sis_generic_convertcrdata82_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_backStall),
        .in_i_valid(SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_V0),
        .in_i_writedata(i_mul_sis_generic_convertcrdata80_vt_join_q),
        .in_memdep_161_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_161_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_161_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_161_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_161_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_161_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_161_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_161_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_161_o_active(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_lsu_memdep_161_o_active),
        .out_memdep_161_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_161_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_161_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_161_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_161_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_161_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_161_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98(STALLENABLE,1175)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_V0 = SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_backStall = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_backStall | ~ (SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_wireValid = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_valid;

    // SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0(STALLENABLE,1642)
    // Valid signal propagation
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_V0 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_s_tv_0 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backStall & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_backEN = ~ (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_v_s_0 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_backEN & SE_out_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_V0;
    // Backward Stall generation
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_backStall = ~ (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_backEN == 1'b0)
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_R_v_0 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_R_v_0 & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_s_tv_0;
            end
            else
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_R_v_0 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_v_s_0;
            end

        end
    end

    // bubble_join_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98(BITJOIN,919)
    assign bubble_join_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_q = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98(BITSELECT,920)
    assign bubble_select_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_q[0:0]);

    // redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0(REG,888)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_backEN == 1'b1)
        begin
            redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_q <= $unsigned(bubble_select_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_b);
        end
    end

    // redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1(REG,889)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN == 1'b1)
        begin
            redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q <= $unsigned(redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_q);
        end
    end

    // i_reduction_sis_generic_convertcrdata_156_sis_generic_convertcrdata198(LOGICAL,198)@68
    assign i_reduction_sis_generic_convertcrdata_156_sis_generic_convertcrdata198_q = redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q | bubble_select_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_b;

    // bubble_join_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113(BITJOIN,913)
    assign bubble_join_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_q = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113(BITSELECT,914)
    assign bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_157_sis_generic_convertcrdata199(LOGICAL,199)@68
    assign i_reduction_sis_generic_convertcrdata_157_sis_generic_convertcrdata199_q = bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b | i_reduction_sis_generic_convertcrdata_156_sis_generic_convertcrdata198_q;

    // i_reduction_sis_generic_convertcrdata_158_sis_generic_convertcrdata200(LOGICAL,200)@68
    assign i_reduction_sis_generic_convertcrdata_158_sis_generic_convertcrdata200_q = bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b | i_reduction_sis_generic_convertcrdata_157_sis_generic_convertcrdata199_q;

    // leftShiftStage1Idx1Rng2_uid743_i_mul81_sis_generic_convertcrdata0_shift_x(BITSELECT,742)@37
    assign leftShiftStage1Idx1Rng2_uid743_i_mul81_sis_generic_convertcrdata0_shift_x_in = leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_q[29:0];
    assign leftShiftStage1Idx1Rng2_uid743_i_mul81_sis_generic_convertcrdata0_shift_x_b = leftShiftStage1Idx1Rng2_uid743_i_mul81_sis_generic_convertcrdata0_shift_x_in[29:0];

    // leftShiftStage1Idx1_uid744_i_mul81_sis_generic_convertcrdata0_shift_x(BITJOIN,743)@37
    assign leftShiftStage1Idx1_uid744_i_mul81_sis_generic_convertcrdata0_shift_x_q = {leftShiftStage1Idx1Rng2_uid743_i_mul81_sis_generic_convertcrdata0_shift_x_b, leftShiftStage1Idx1Pad2_uid742_i_mul81_sis_generic_convertcrdata0_shift_x_q};

    // leftShiftStage0Idx1Rng1_uid738_i_mul81_sis_generic_convertcrdata0_shift_x(BITSELECT,737)@37
    assign leftShiftStage0Idx1Rng1_uid738_i_mul81_sis_generic_convertcrdata0_shift_x_in = bgTrunc_i_sub79_sis_generic_convertcrdata79_sel_x_b[30:0];
    assign leftShiftStage0Idx1Rng1_uid738_i_mul81_sis_generic_convertcrdata0_shift_x_b = leftShiftStage0Idx1Rng1_uid738_i_mul81_sis_generic_convertcrdata0_shift_x_in[30:0];

    // leftShiftStage0Idx1_uid739_i_mul81_sis_generic_convertcrdata0_shift_x(BITJOIN,738)@37
    assign leftShiftStage0Idx1_uid739_i_mul81_sis_generic_convertcrdata0_shift_x_q = {leftShiftStage0Idx1Rng1_uid738_i_mul81_sis_generic_convertcrdata0_shift_x_b, GND_q};

    // SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0(STALLENABLE,1589)
    // Valid signal propagation
    assign SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_V0 = SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_s_tv_0 = SE_i_unnamed_sis_generic_convertcrdata67_backStall & SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_backEN = ~ (SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_v_s_0 = SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_backEN & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    // Backward Stall generation
    assign SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_backStall = ~ (SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_R_v_0 <= SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_R_v_0 & SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_R_v_0 <= SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // i_and224_sis_generic_convertcrdata62_vt_const_31(CONSTANT,57)
    assign i_and224_sis_generic_convertcrdata62_vt_const_31_q = $unsigned(24'b000000000000000000000000);

    // i_zext223_sis_generic_convertcrdata61_sel_x(BITSELECT,689)@35
    assign i_zext223_sis_generic_convertcrdata61_sel_x_b = {24'b000000000000000000000000, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_b[7:0]};

    // i_zext223_sis_generic_convertcrdata61_vt_select_7(BITSELECT,301)@35
    assign i_zext223_sis_generic_convertcrdata61_vt_select_7_b = i_zext223_sis_generic_convertcrdata61_sel_x_b[7:0];

    // i_zext223_sis_generic_convertcrdata61_vt_join(BITJOIN,300)@35
    assign i_zext223_sis_generic_convertcrdata61_vt_join_q = {i_and224_sis_generic_convertcrdata62_vt_const_31_q, i_zext223_sis_generic_convertcrdata61_vt_select_7_b};

    // i_and224_sis_generic_convertcrdata62_BitSelect_for_a(BITSELECT,730)@35
    assign i_and224_sis_generic_convertcrdata62_BitSelect_for_a_b = i_zext223_sis_generic_convertcrdata61_vt_join_q[7:0];

    // i_and224_sis_generic_convertcrdata62_join(BITJOIN,731)@35
    assign i_and224_sis_generic_convertcrdata62_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and224_sis_generic_convertcrdata62_BitSelect_for_a_b};

    // i_and224_sis_generic_convertcrdata62_vt_select_7(BITSELECT,59)@35
    assign i_and224_sis_generic_convertcrdata62_vt_select_7_b = i_and224_sis_generic_convertcrdata62_join_q[7:0];

    // i_and224_sis_generic_convertcrdata62_vt_join(BITJOIN,58)@35
    assign i_and224_sis_generic_convertcrdata62_vt_join_q = {i_and224_sis_generic_convertcrdata62_vt_const_31_q, i_and224_sis_generic_convertcrdata62_vt_select_7_b};

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57(BITJOIN,961)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57(BITSELECT,962)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_q[7:0]);

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,620)@35
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,619)@35
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_sub65_sis_generic_convertcrdata63(SUB,271)@35
    assign i_sub65_sis_generic_convertcrdata63_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_sub65_sis_generic_convertcrdata63_b = {1'b0, i_and224_sis_generic_convertcrdata62_vt_join_q};
    assign i_sub65_sis_generic_convertcrdata63_o = $unsigned(i_sub65_sis_generic_convertcrdata63_a) - $unsigned(i_sub65_sis_generic_convertcrdata63_b);
    assign i_sub65_sis_generic_convertcrdata63_q = i_sub65_sis_generic_convertcrdata63_o[32:0];

    // bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x(BITSELECT,483)@35
    assign bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b = $unsigned(i_sub65_sis_generic_convertcrdata63_q[31:0]);

    // redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0(REG,853)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b);
        end
    end

    // c_i32_256290(CONSTANT,29)
    assign c_i32_256290_q = $unsigned(32'b00000000000000000000000100000000);

    // i_add66_sis_generic_convertcrdata66(ADD,50)@36
    assign i_add66_sis_generic_convertcrdata66_a = {1'b0, redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_q};
    assign i_add66_sis_generic_convertcrdata66_b = {1'b0, c_i32_256290_q};
    assign i_add66_sis_generic_convertcrdata66_o = $unsigned(i_add66_sis_generic_convertcrdata66_a) + $unsigned(i_add66_sis_generic_convertcrdata66_b);
    assign i_add66_sis_generic_convertcrdata66_q = i_add66_sis_generic_convertcrdata66_o[32:0];

    // bgTrunc_i_add66_sis_generic_convertcrdata66_sel_x(BITSELECT,474)@36
    assign bgTrunc_i_add66_sis_generic_convertcrdata66_sel_x_b = i_add66_sis_generic_convertcrdata66_q[31:0];

    // c_i32_0289_recast_x(CONSTANT,488)
    assign c_i32_0289_recast_x_q = $unsigned(32'b00000000000000000000000000000000);

    // i_cmp_sis_generic_convertcrdata64(COMPARE,70)@36
    assign i_cmp_sis_generic_convertcrdata64_a = $unsigned({{2{c_i32_0289_recast_x_q[31]}}, c_i32_0289_recast_x_q});
    assign i_cmp_sis_generic_convertcrdata64_b = $unsigned({{2{redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_q[31]}}, redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_q});
    assign i_cmp_sis_generic_convertcrdata64_o = $unsigned($signed(i_cmp_sis_generic_convertcrdata64_a) - $signed(i_cmp_sis_generic_convertcrdata64_b));
    assign i_cmp_sis_generic_convertcrdata64_c[0] = i_cmp_sis_generic_convertcrdata64_o[33];

    // SE_i_unnamed_sis_generic_convertcrdata67(STALLENABLE,1433)
    // Valid signal propagation
    assign SE_i_unnamed_sis_generic_convertcrdata67_V0 = SE_i_unnamed_sis_generic_convertcrdata67_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_sis_generic_convertcrdata67_s_tv_0 = SE_i_sub78_sis_generic_convertcrdata78_backStall & SE_i_unnamed_sis_generic_convertcrdata67_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_sis_generic_convertcrdata67_backEN = ~ (SE_i_unnamed_sis_generic_convertcrdata67_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_sis_generic_convertcrdata67_v_s_0 = SE_i_unnamed_sis_generic_convertcrdata67_backEN & SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_V0;
    // Backward Stall generation
    assign SE_i_unnamed_sis_generic_convertcrdata67_backStall = ~ (SE_i_unnamed_sis_generic_convertcrdata67_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_sis_generic_convertcrdata67_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_sis_generic_convertcrdata67_backEN == 1'b0)
            begin
                SE_i_unnamed_sis_generic_convertcrdata67_R_v_0 <= SE_i_unnamed_sis_generic_convertcrdata67_R_v_0 & SE_i_unnamed_sis_generic_convertcrdata67_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_sis_generic_convertcrdata67_R_v_0 <= SE_i_unnamed_sis_generic_convertcrdata67_v_s_0;
            end

        end
    end

    // i_unnamed_sis_generic_convertcrdata67(MUX,291)@36 + 1
    assign i_unnamed_sis_generic_convertcrdata67_s = i_cmp_sis_generic_convertcrdata64_c;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_sis_generic_convertcrdata67_q <= 32'b0;
        end
        else if (SE_i_unnamed_sis_generic_convertcrdata67_backEN == 1'b1)
        begin
            unique case (i_unnamed_sis_generic_convertcrdata67_s)
                1'b0 : i_unnamed_sis_generic_convertcrdata67_q <= bgTrunc_i_add66_sis_generic_convertcrdata66_sel_x_b;
                1'b1 : i_unnamed_sis_generic_convertcrdata67_q <= redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_q;
                default : i_unnamed_sis_generic_convertcrdata67_q <= 32'b0;
            endcase
        end
    end

    // c_i32_3293(CONSTANT,32)
    assign c_i32_3293_q = $unsigned(32'b00000000000000000000000000000011);

    // i_sub28_neg_sis_generic_convertcrdata77(SUB,267)@36
    assign i_sub28_neg_sis_generic_convertcrdata77_a = {1'b0, c_i32_3293_q};
    assign i_sub28_neg_sis_generic_convertcrdata77_b = {1'b0, redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_q};
    assign i_sub28_neg_sis_generic_convertcrdata77_o = $unsigned(i_sub28_neg_sis_generic_convertcrdata77_a) - $unsigned(i_sub28_neg_sis_generic_convertcrdata77_b);
    assign i_sub28_neg_sis_generic_convertcrdata77_q = i_sub28_neg_sis_generic_convertcrdata77_o[32:0];

    // bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x(BITSELECT,482)@36
    assign bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b = $unsigned(i_sub28_neg_sis_generic_convertcrdata77_q[31:0]);

    // redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0(REG,854)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b);
        end
    end

    // i_sub78_sis_generic_convertcrdata78(SUB,273)@37
    assign i_sub78_sis_generic_convertcrdata78_a = {1'b0, redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_q};
    assign i_sub78_sis_generic_convertcrdata78_b = {1'b0, i_unnamed_sis_generic_convertcrdata76_q};
    assign i_sub78_sis_generic_convertcrdata78_o = $unsigned(i_sub78_sis_generic_convertcrdata78_a) - $unsigned(i_sub78_sis_generic_convertcrdata78_b);
    assign i_sub78_sis_generic_convertcrdata78_q = i_sub78_sis_generic_convertcrdata78_o[32:0];

    // bgTrunc_i_sub78_sis_generic_convertcrdata78_sel_x(BITSELECT,485)@37
    assign bgTrunc_i_sub78_sis_generic_convertcrdata78_sel_x_b = $unsigned(i_sub78_sis_generic_convertcrdata78_q[31:0]);

    // i_sub79_sis_generic_convertcrdata79(ADD,274)@37
    assign i_sub79_sis_generic_convertcrdata79_a = {1'b0, bgTrunc_i_sub78_sis_generic_convertcrdata78_sel_x_b};
    assign i_sub79_sis_generic_convertcrdata79_b = {1'b0, i_unnamed_sis_generic_convertcrdata67_q};
    assign i_sub79_sis_generic_convertcrdata79_o = $unsigned(i_sub79_sis_generic_convertcrdata79_a) + $unsigned(i_sub79_sis_generic_convertcrdata79_b);
    assign i_sub79_sis_generic_convertcrdata79_q = i_sub79_sis_generic_convertcrdata79_o[32:0];

    // bgTrunc_i_sub79_sis_generic_convertcrdata79_sel_x(BITSELECT,486)@37
    assign bgTrunc_i_sub79_sis_generic_convertcrdata79_sel_x_b = i_sub79_sis_generic_convertcrdata79_q[31:0];

    // leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x(MUX,740)@37
    assign leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_s or bgTrunc_i_sub79_sis_generic_convertcrdata79_sel_x_b or leftShiftStage0Idx1_uid739_i_mul81_sis_generic_convertcrdata0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_s)
            1'b0 : leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_q = bgTrunc_i_sub79_sis_generic_convertcrdata79_sel_x_b;
            1'b1 : leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_q = leftShiftStage0Idx1_uid739_i_mul81_sis_generic_convertcrdata0_shift_x_q;
            default : leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_q = 32'b0;
        endcase
    end

    // leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x(MUX,745)@37
    assign leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_s = VCC_q;
    always @(leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_s or leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_q or leftShiftStage1Idx1_uid744_i_mul81_sis_generic_convertcrdata0_shift_x_q)
    begin
        unique case (leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_s)
            1'b0 : leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_q = leftShiftStage0_uid741_i_mul81_sis_generic_convertcrdata0_shift_x_q;
            1'b1 : leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_q = leftShiftStage1Idx1_uid744_i_mul81_sis_generic_convertcrdata0_shift_x_q;
            default : leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_q = 32'b0;
        endcase
    end

    // i_mul81_sis_generic_convertcrdata101_vt_select_31(BITSELECT,145)@37
    assign i_mul81_sis_generic_convertcrdata101_vt_select_31_b = leftShiftStage1_uid746_i_mul81_sis_generic_convertcrdata0_shift_x_q[31:3];

    // i_mul81_sis_generic_convertcrdata101_vt_join(BITJOIN,144)@37
    assign i_mul81_sis_generic_convertcrdata101_vt_join_q = {i_mul81_sis_generic_convertcrdata101_vt_select_31_b, i_mul81_sis_generic_convertcrdata101_vt_const_2_q};

    // SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103(STALLENABLE,1401)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_V0 = SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_s_tv_0 = SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_backStall & SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V1 & SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_v_s_0 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V3 & SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_v_s_0;
            end

        end
    end

    // SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0(STALLENABLE,1608)
    // Valid signal propagation
    assign SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_V0 = SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_s_tv_0 = SE_i_sub78_sis_generic_convertcrdata78_backStall & SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_backEN = ~ (SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_v_s_0 = SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_backEN & SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_V0;
    // Backward Stall generation
    assign SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_backStall = ~ (SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_backEN == 1'b0)
            begin
                SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_R_v_0 <= SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_R_v_0 & SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_s_tv_0;
            end
            else
            begin
                SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_R_v_0 <= SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266(STALLENABLE,1271)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_wireValid = i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_valid_out;

    // c_i32_24301(CONSTANT,27)
    assign c_i32_24301_q = $unsigned(32'b00000000000000000000000000011000);

    // i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265(BLACKBOX,81)@101
    // in in_i_stall@20000000
    // out out_lsu_memdep_89_o_active@20000000
    // out out_memdep_89_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_89_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_89_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_89_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_89_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_89_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_89_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@132
    // out out_o_writeack@132
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000009Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0),
        .in_i_dependence(SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1),
        .in_i_predicate(SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_backStall),
        .in_i_valid(SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0),
        .in_i_writedata(c_i32_24301_q),
        .in_memdep_89_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_89_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_89_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_89_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_89_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_89_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_89_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_89_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_89_o_active(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_lsu_memdep_89_o_active),
        .out_memdep_89_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_89_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_89_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_89_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_89_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_89_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_89_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265(BITJOIN,926)
    assign bubble_join_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_q = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265(BITSELECT,927)
    assign bubble_select_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266(BLACKBOX,127)@132
    // in in_stall_in@20000000
    // out out_data_out@133
    // out out_feedback_out_23@20000000
    // out out_feedback_valid_out_23@20000000
    // out out_stall_out@20000000
    // out out_valid_out@133
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000009Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_b),
        .in_feedback_stall_in_23(i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_feedback_stall_out_23),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V2),
        .out_data_out(),
        .out_feedback_out_23(i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_feedback_out_23),
        .out_feedback_valid_out_23(i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_feedback_valid_out_23),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18(BLACKBOX,104)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_23@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000009Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18 (
        .in_data_in(GND_q),
        .in_dir(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .in_feedback_in_23(i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_feedback_out_23),
        .in_feedback_valid_in_23(i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_feedback_valid_out_23),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_backStall),
        .in_valid_in(SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out),
        .out_feedback_stall_out_23(i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_feedback_stall_out_23),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18(BITJOIN,995)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_q = i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18(BITSELECT,996)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_q[0:0]);

    // redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo(STALLFIFO,883)
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V2;
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_in = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_backStall;
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_b;
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_in_bitsignaltemp = redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_in[0];
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_in_bitsignaltemp = redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_in[0];
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_out[0] = redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_out[0] = redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo (
        .valid_in(redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_b),
        .valid_out(redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo(BITJOIN,1113)
    assign bubble_join_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_q = redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_data_out;

    // bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo(BITSELECT,1114)
    assign bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_b = $unsigned(bubble_join_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103(LOGICAL,246)@35 + 1
    assign i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_qi = bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_66_sis_generic_convertcrdata93_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_delay ( .xin(i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_qi), .xout(i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q), .ena(SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0(REG,868)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_backEN == 1'b1)
        begin
            redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_q <= $unsigned(i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q);
        end
    end

    // i_arrayidx18_sis_generic_convertcrdata0_c_i64_41_x(CONSTANT,569)
    assign i_arrayidx18_sis_generic_convertcrdata0_c_i64_41_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000100);

    // redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1(REG,845)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN == 1'b1)
        begin
            redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_q <= $unsigned(SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_D0);
        end
    end

    // i_left_margin_sis_generic_convertcrdata0_add_x(ADD,609)@37
    assign i_left_margin_sis_generic_convertcrdata0_add_x_a = {1'b0, redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_q};
    assign i_left_margin_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx18_sis_generic_convertcrdata0_c_i64_41_x_q};
    assign i_left_margin_sis_generic_convertcrdata0_add_x_o = $unsigned(i_left_margin_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_left_margin_sis_generic_convertcrdata0_add_x_b);
    assign i_left_margin_sis_generic_convertcrdata0_add_x_q = i_left_margin_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_left_margin_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,612)@37
    assign i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b = i_left_margin_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104(BLACKBOX,78)@37
    // in in_i_stall@20000000
    // out out_lsu_memdep_152_o_active@20000000
    // out out_memdep_152_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_152_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_152_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_152_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_152_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_152_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_152_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@68
    // out out_o_writeack@68
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000006Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104 (
        .in_flush(in_flush),
        .in_i_address(i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_backStall),
        .in_i_valid(SE_i_sub78_sis_generic_convertcrdata78_V0),
        .in_i_writedata(i_mul81_sis_generic_convertcrdata101_vt_join_q),
        .in_memdep_152_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_152_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_152_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_152_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_152_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_152_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_152_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_152_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_152_o_active(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_lsu_memdep_152_o_active),
        .out_memdep_152_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_152_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_152_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_152_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_152_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_152_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_152_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104(BITJOIN,916)
    assign bubble_join_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_q = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104(BITSELECT,917)
    assign bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_159_sis_generic_convertcrdata201(LOGICAL,201)@68
    assign i_reduction_sis_generic_convertcrdata_159_sis_generic_convertcrdata201_q = bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b | i_reduction_sis_generic_convertcrdata_158_sis_generic_convertcrdata200_q;

    // i_arrayidx201_sis_generic_convertcrdata0_c_i64_91_x(CONSTANT,573)
    assign i_arrayidx201_sis_generic_convertcrdata0_c_i64_91_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000001001);

    // i_arrayidx201_sis_generic_convertcrdata0_add_x(ADD,572)@68
    assign i_arrayidx201_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_b};
    assign i_arrayidx201_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx201_sis_generic_convertcrdata0_c_i64_91_x_q};
    assign i_arrayidx201_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx201_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx201_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx201_sis_generic_convertcrdata0_add_x_q = i_arrayidx201_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx201_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,575)@68
    assign i_arrayidx201_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx201_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202(BLACKBOX,86)@68
    // in in_i_stall@20000000
    // out out_o_readdata@100
    // out out_o_stall@20000000
    // out out_o_valid@100
    // out out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000014Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx201_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_159_sis_generic_convertcrdata201_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_backStall),
        .in_i_valid(SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_V0),
        .in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202(STALLENABLE,1189)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed3 = (~ (i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_or2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204(STALLENABLE,1259)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_wireValid = i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202(BITJOIN,943)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202(BITSELECT,944)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_q[7:0]);

    // i_toi1_intcast133_sis_generic_convertcrdata203_sel_x(BITSELECT,667)@100
    assign i_toi1_intcast133_sis_generic_convertcrdata203_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204(BLACKBOX,121)@100
    // in in_stall_in@20000000
    // out out_data_out@101
    // out out_feedback_out_18@20000000
    // out out_feedback_valid_out_18@20000000
    // out out_stall_out@20000000
    // out out_valid_out@101
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000003Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204 (
        .in_data_in(i_toi1_intcast133_sis_generic_convertcrdata203_sel_x_b),
        .in_feedback_stall_in_18(i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_feedback_stall_out_18),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V3),
        .out_data_out(),
        .out_feedback_out_18(i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_feedback_out_18),
        .out_feedback_valid_out_18(i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_feedback_valid_out_18),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90(BLACKBOX,98)@34
    // in in_stall_in@20000000
    // out out_data_out@35
    // out out_feedback_stall_out_18@20000000
    // out out_stall_out@20000000
    // out out_valid_out@35
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000003Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b),
        .in_feedback_in_18(i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_feedback_out_18),
        .in_feedback_valid_in_18(i_llvm_fpga_push_i1_memdep_phi125_push18_sis_generic_convertcrdata204_out_feedback_valid_out_18),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall),
        .in_valid_in(SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_data_out),
        .out_feedback_stall_out_18(i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_feedback_stall_out_18),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167(STALLENABLE,1255)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_wireValid = i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21(STALLENABLE,1229)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_consumed1 = (~ (redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_wireValid = i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_valid_out;

    // bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg(STALLENABLE,1987)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_V0 = bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall & bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_v_s_0 = bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_backEN & SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_R_v_0 & bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238(STALLENABLE,1261)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_wireValid = i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12(BLACKBOX,99)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_19@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000004Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12 (
        .in_data_in(GND_q),
        .in_dir(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .in_feedback_in_19(i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_feedback_out_19),
        .in_feedback_valid_in_19(i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_feedback_valid_out_19),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_backStall),
        .in_valid_in(SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out),
        .out_feedback_stall_out_19(i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_feedback_stall_out_19),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238(BLACKBOX,122)@131
    // in in_stall_in@20000000
    // out out_data_out@132
    // out out_feedback_out_19@20000000
    // out out_feedback_valid_out_19@20000000
    // out out_stall_out@20000000
    // out out_valid_out@132
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000004Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_b),
        .in_feedback_stall_in_19(i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_feedback_stall_out_19),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V2),
        .out_data_out(),
        .out_feedback_out_19(i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_feedback_out_19),
        .out_feedback_valid_out_19(i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_feedback_valid_out_19),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo(BITJOIN,1077)
    assign bubble_join_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_q = redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_data_out;

    // bubble_select_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo(BITSELECT,1078)
    assign bubble_select_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_b = $unsigned(bubble_join_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235(LOGICAL,209)@100
    assign i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_q = i_toi1_intcast123_sis_generic_convertcrdata181_sel_x_b | i_toi1_intcast133_sis_generic_convertcrdata203_sel_x_b;

    // bubble_join_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo(BITJOIN,1092)
    assign bubble_join_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_q = redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_data_out;

    // bubble_select_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo(BITSELECT,1093)
    assign bubble_select_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_b = $unsigned(bubble_join_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_165_sis_generic_convertcrdata234(LOGICAL,208)@100
    assign i_reduction_sis_generic_convertcrdata_165_sis_generic_convertcrdata234_q = i_toi1_intcast112_sis_generic_convertcrdata166_sel_x_b | bubble_select_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_b;

    // i_reduction_sis_generic_convertcrdata_167_sis_generic_convertcrdata236(LOGICAL,210)@100
    assign i_reduction_sis_generic_convertcrdata_167_sis_generic_convertcrdata236_q = i_reduction_sis_generic_convertcrdata_165_sis_generic_convertcrdata234_q | i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_q;

    // i_yres224_sis_generic_convertcrdata0_c_i64_161_x(CONSTANT,685)
    assign i_yres224_sis_generic_convertcrdata0_c_i64_161_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000010000);

    // SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo(STALLENABLE,1580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg0 <= '0;
            SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg0 <= SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_toReg0;
            // Successor 1
            SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg1 <= SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_consumed0 = (~ (SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_backStall) & SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireValid) | SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg0;
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_consumed1 = (~ (SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backStall) & SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireValid) | SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg1;
    // Consuming
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_StallValid = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_backStall & SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireValid;
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_toReg0 = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_StallValid & SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_consumed0;
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_toReg1 = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_StallValid & SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_or0 = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_consumed0;
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireStall = ~ (SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_consumed1 & SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_or0);
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_backStall = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_V0 = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireValid & ~ (SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg0);
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_V1 = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireValid & ~ (SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_wireValid = redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_out;

    // redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo(STALLFIFO,846)
    assign redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_in = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V0;
    assign redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_in = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_backStall;
    assign redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_data_in = redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_q;
    assign redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_in_bitsignaltemp = redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_in[0];
    assign redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_in_bitsignaltemp = redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_in[0];
    assign redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_out[0] = redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_out_bitsignaltemp;
    assign redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_out[0] = redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo (
        .valid_in(redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_in_bitsignaltemp),
        .stall_in(redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_in_bitsignaltemp),
        .data_in(redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_q),
        .valid_out(redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_valid_out_bitsignaltemp),
        .stall_out(redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_out_bitsignaltemp),
        .data_out(redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo(BITJOIN,1065)
    assign bubble_join_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_q = redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_data_out;

    // bubble_select_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo(BITSELECT,1066)
    assign bubble_select_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_b = $unsigned(bubble_join_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_q[63:0]);

    // i_yres224_sis_generic_convertcrdata0_add_x(ADD,684)@100
    assign i_yres224_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_b};
    assign i_yres224_sis_generic_convertcrdata0_add_x_b = {1'b0, i_yres224_sis_generic_convertcrdata0_c_i64_161_x_q};
    assign i_yres224_sis_generic_convertcrdata0_add_x_o = $unsigned(i_yres224_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_yres224_sis_generic_convertcrdata0_add_x_b);
    assign i_yres224_sis_generic_convertcrdata0_add_x_q = i_yres224_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_yres224_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,687)@100
    assign i_yres224_sis_generic_convertcrdata0_trunc_sel_x_b = i_yres224_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237(BLACKBOX,75)@100
    // in in_i_stall@20000000
    // out out_lsu_memdep_125_o_active@20000000
    // out out_memdep_125_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_125_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_125_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_125_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_125_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_125_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_125_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@131
    // out out_o_writeack@131
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000003Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237 (
        .in_flush(in_flush),
        .in_i_address(i_yres224_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_167_sis_generic_convertcrdata236_q),
        .in_i_predicate(bubble_select_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_b),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_backStall),
        .in_i_valid(SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_V0),
        .in_i_writedata(bgTrunc_i_add131_sis_generic_convertcrdata154_sel_x_b),
        .in_memdep_125_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_125_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_125_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_125_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_125_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_125_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_125_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_125_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_125_o_active(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_lsu_memdep_125_o_active),
        .out_memdep_125_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_125_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_125_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_125_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_125_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_125_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_125_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237(STALLENABLE,1167)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed0 = (~ (bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_out) & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid) | SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backStall) & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid) | SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi134_push19_sis_generic_convertcrdata238_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid) | SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_StallValid = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_backStall & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg0 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_StallValid & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg1 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_StallValid & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_toReg2 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_StallValid & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_or0 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_or1 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed1 & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_consumed2 & SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_backStall = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V0 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V1 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V2 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_wireValid = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_valid;

    // bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg(STALLFIFO,1983)
    assign bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_in = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V0;
    assign bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_in = SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall;
    assign bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_in_bitsignaltemp = bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_in[0];
    assign bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_in_bitsignaltemp = bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_in[0];
    assign bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_out[0] = bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_out[0] = bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg (
        .valid_in(bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268(STALLENABLE,1273)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_wireValid = i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_valid_out;

    // redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo(STALLFIFO,882)
    assign redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_V1;
    assign redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_in = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_backStall;
    assign redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_b;
    assign redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_in_bitsignaltemp = redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_in[0];
    assign redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_in_bitsignaltemp = redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_in[0];
    assign redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_out[0] = redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_out[0] = redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo (
        .valid_in(redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_b),
        .valid_out(redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20(STALLENABLE,1227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_consumed1 = (~ (redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_wireValid = i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20(BLACKBOX,105)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_24@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000010Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20 (
        .in_data_in(GND_q),
        .in_dir(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .in_feedback_in_24(i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_feedback_out_24),
        .in_feedback_valid_in_24(i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_feedback_valid_out_24),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_backStall),
        .in_valid_in(SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out),
        .out_feedback_stall_out_24(i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_feedback_stall_out_24),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267(BITJOIN,922)
    assign bubble_join_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_q = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267(BITSELECT,923)
    assign bubble_select_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268(BLACKBOX,128)@132
    // in in_stall_in@20000000
    // out out_data_out@133
    // out out_feedback_out_24@20000000
    // out out_feedback_valid_out_24@20000000
    // out out_stall_out@20000000
    // out out_valid_out@133
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000010Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_b),
        .in_feedback_stall_in_24(i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_feedback_stall_out_24),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V2),
        .out_data_out(),
        .out_feedback_out_24(i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_feedback_out_24),
        .out_feedback_valid_out_24(i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_feedback_valid_out_24),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // c_i32_8302(CONSTANT,37)
    assign c_i32_8302_q = $unsigned(32'b00000000000000000000000000001000);

    // SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLENABLE,1570)
    // Valid signal propagation
    assign SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0 = SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_stall | ~ (SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid = SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V;

    // i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267(BLACKBOX,80)@101
    // in in_i_stall@20000000
    // out out_lsu_memdep_710_o_active@20000000
    // out out_memdep_710_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_710_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_710_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_710_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_710_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_710_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_710_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@132
    // out out_o_writeack@132
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000008Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0),
        .in_i_dependence(SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1),
        .in_i_predicate(SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_backStall),
        .in_i_valid(SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0),
        .in_i_writedata(c_i32_8302_q),
        .in_memdep_710_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_710_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_710_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_710_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_710_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_710_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_710_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_710_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_710_o_active(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_lsu_memdep_710_o_active),
        .out_memdep_710_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_710_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_710_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_710_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_710_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_710_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_710_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267(STALLENABLE,1177)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed0 = (~ (bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_backStall) & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid) | SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_backStall) & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid) | SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi195_push24_sis_generic_convertcrdata268_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid) | SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_StallValid = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_backStall & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg0 = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_StallValid & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg1 = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_StallValid & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_toReg2 = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_StallValid & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_or0 = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_or1 = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed1 & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_consumed2 & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_backStall = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V0 = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V1 = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V2 = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_wireValid = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_o_valid;

    // bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg(STALLENABLE,1984)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_V0 = bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall & bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_v_s_0 = bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_backEN & SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_R_v_0 & bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_v_s_0;
            end

        end
    end

    // bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg(STALLENABLE,1985)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_V0 = bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall & bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_v_s_0 = bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_backEN & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_R_v_0 & bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1(STALLENABLE,1707)
    // Valid signal propagation
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_V0 = SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall = in_stall_in | ~ (SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and0 = bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_V0;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and1 = bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and0;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and2 = bubble_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_1_reg_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and1;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and3 = bubble_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_1_reg_valid_out & SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and2;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and4 = bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and3;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and5 = bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and4;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and6 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and5;
    assign SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_wireValid = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V0 & SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_and6;

    // bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg(STALLENABLE,1982)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_V0 = bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall & bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_v_s_0 = bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_backEN & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_R_v_0 & bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_v_s_0;
            end

        end
    end

    // c_i32_48303(CONSTANT,33)
    assign c_i32_48303_q = $unsigned(32'b00000000000000000000000000110000);

    // SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLENABLE,1586)
    // Valid signal propagation
    assign SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0 = SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_stall | ~ (SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid = SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V;

    // i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269(BLACKBOX,74)@101
    // in in_i_stall@20000000
    // out out_lsu_memdep_11_o_active@20000000
    // out out_memdep_11_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_11_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_11_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_11_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_11_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_11_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_11_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@132
    // out out_o_writeack@132
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000002Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269 (
        .in_flush(in_flush),
        .in_i_address(SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0),
        .in_i_dependence(SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1),
        .in_i_predicate(SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_backStall),
        .in_i_valid(SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0),
        .in_i_writedata(c_i32_48303_q),
        .in_memdep_11_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_11_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_11_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_11_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_11_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_11_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_11_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_11_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_11_o_active(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_lsu_memdep_11_o_active),
        .out_memdep_11_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_11_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_11_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_11_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_11_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_11_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_11_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269(STALLENABLE,1165)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed0 = (~ (bubble_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_1_reg_backStall) & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid) | SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_backStall) & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid) | SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid) | SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_StallValid = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_backStall & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg0 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_StallValid & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg1 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_StallValid & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_toReg2 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_StallValid & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_or0 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_or1 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed1 & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_consumed2 & SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_backStall = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V0 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V1 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V2 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_wireValid = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270(STALLENABLE,1275)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_wireValid = i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269(BITJOIN,902)
    assign bubble_join_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_q = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269(BITSELECT,903)
    assign bubble_select_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270(BLACKBOX,129)@132
    // in in_stall_in@20000000
    // out out_data_out@133
    // out out_feedback_out_25@20000000
    // out out_feedback_valid_out_25@20000000
    // out out_stall_out@20000000
    // out out_valid_out@133
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000011Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_b),
        .in_feedback_stall_in_25(i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_feedback_stall_out_25),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V2),
        .out_data_out(),
        .out_feedback_out_25(i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_feedback_out_25),
        .out_feedback_valid_out_25(i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_feedback_valid_out_25),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21(BLACKBOX,106)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_25@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000011Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21 (
        .in_data_in(GND_q),
        .in_dir(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .in_feedback_in_25(i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_feedback_out_25),
        .in_feedback_valid_in_25(i_llvm_fpga_push_i1_memdep_phi208_push25_sis_generic_convertcrdata270_out_feedback_valid_out_25),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_backStall),
        .in_valid_in(SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out),
        .out_feedback_stall_out_25(i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_feedback_stall_out_25),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21(BITJOIN,1001)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_q = i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21(BITSELECT,1002)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20(BITJOIN,998)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_q = i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20(BITSELECT,999)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22(LOGICAL,247)@3
    assign i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_b;

    // SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127(STALLENABLE,1415)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_V0 = SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_s_tv_0 = redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_out & SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_and0 = SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_V0 & SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_v_s_0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V3 & SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124(STALLENABLE,1412)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_V0 = SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_backStall = SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and0 = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_V1;
    assign SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V3 & SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and2 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V4 & SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and1;
    assign SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_wireValid = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V2 & SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_and2;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12(BITJOIN,980)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_q = i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12(BITSELECT,981)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_q[0:0]);

    // redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo(STALLFIFO,887)
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V2;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_in = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_backStall;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_b;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_in[0];
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_in_bitsignaltemp = redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_in[0];
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_out[0] = redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_out[0] = redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo (
        .valid_in(redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_b),
        .valid_out(redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo(STALLENABLE,1641)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg1 <= '0;
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg0 <= SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg1 <= SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg1;
            // Successor 2
            SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg2 <= SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_backStall) & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_backStall) & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg1;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_backStall) & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid) | SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_StallValid = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_backStall & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed1;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_toReg2 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_StallValid & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_or0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_or1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed1 & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_or0;
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireStall = ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_consumed2 & SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_or1);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_backStall = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V0 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg1);
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V2 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid & ~ (SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_wireValid = redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_valid_out;

    // SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156(STALLENABLE,1328)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_V0 = SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_backStall = SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and0 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V1;
    assign SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V1 & SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and2 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V1 & SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and1;
    assign SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and3 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V1 & SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and2;
    assign SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_wireValid = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V1 & SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_and3;

    // i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140(LOGICAL,163)@35
    assign i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_q = bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_b | bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_b;

    // i_reduction_sis_generic_convertcrdata_115_sis_generic_convertcrdata141(LOGICAL,164)@35
    assign i_reduction_sis_generic_convertcrdata_115_sis_generic_convertcrdata141_q = bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_q;

    // i_reduction_sis_generic_convertcrdata_116_sis_generic_convertcrdata142(LOGICAL,165)@35
    assign i_reduction_sis_generic_convertcrdata_116_sis_generic_convertcrdata142_q = bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_115_sis_generic_convertcrdata141_q;

    // i_reduction_sis_generic_convertcrdata_118_sis_generic_convertcrdata143(LOGICAL,166)@35
    assign i_reduction_sis_generic_convertcrdata_118_sis_generic_convertcrdata143_q = i_reduction_sis_generic_convertcrdata_116_sis_generic_convertcrdata142_q | bubble_select_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_b;

    // i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144(LOGICAL,167)@35 + 1
    assign i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_qi = bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_118_sis_generic_convertcrdata143_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_delay ( .xin(i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_qi), .xout(i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q), .ena(SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo(STALLFIFO,879)
    assign redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_V0;
    assign redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_in = SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_backStall;
    assign redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_data_in = i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q;
    assign redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_in_bitsignaltemp = redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_in[0];
    assign redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_in_bitsignaltemp = redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_in[0];
    assign redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_out[0] = redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_out_bitsignaltemp;
    assign redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_out[0] = redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo (
        .valid_in(redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q),
        .valid_out(redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144(STALLENABLE,1322)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_V0 = SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_0;
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_V1 = SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_1;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_s_tv_0 = redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_stall_out & SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_0;
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_s_tv_1 = redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_out & SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_1;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_or0 = SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_s_tv_0;
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_s_tv_1 | SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_and0 = SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_V0 & SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_v_s_0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_0 <= 1'b0;
            SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_v_s_0;
            end

            if (SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_1 <= SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_1 & SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_s_tv_1;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_R_v_1 <= SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140(STALLENABLE,1318)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_V0 = SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_backStall = SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V0;
    assign SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and1 = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and2 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and1;
    assign SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and3 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and2;
    assign SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_wireValid = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_and3;

    // SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo(STALLENABLE,1607)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg0 <= '0;
            SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg1 <= '0;
            SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg0 <= SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg0;
            // Successor 1
            SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg1 <= SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg1;
            // Successor 2
            SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg2 <= SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_backStall) & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid) | SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg0;
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_backStall) & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid) | SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg1;
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_backStall) & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid) | SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_StallValid = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_backStall & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid;
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg0 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_StallValid & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed0;
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg1 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_StallValid & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed1;
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_toReg2 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_StallValid & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_or0 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed0;
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_or1 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed1 & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_or0;
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireStall = ~ (SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_consumed2 & SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_or1);
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_backStall = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V0 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid & ~ (SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg0);
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V1 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid & ~ (SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg1);
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_V2 = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid & ~ (SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_wireValid = redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_out;

    // redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo(STALLFIFO,867)
    assign redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V2;
    assign redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_in = SE_out_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_backStall;
    assign redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_data_in = i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q;
    assign redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_in_bitsignaltemp = redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_in[0];
    assign redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_in_bitsignaltemp = redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_in[0];
    assign redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_out[0] = redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_out_bitsignaltemp;
    assign redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_out[0] = redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo (
        .valid_in(redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q),
        .valid_out(redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo(BITJOIN,1083)
    assign bubble_join_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_q = redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_data_out;

    // bubble_select_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo(BITSELECT,1084)
    assign bubble_select_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_b = $unsigned(bubble_join_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156(LOGICAL,173)@35
    assign i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_q = bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_b | bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_b;

    // i_reduction_sis_generic_convertcrdata_129_sis_generic_convertcrdata157(LOGICAL,174)@35
    assign i_reduction_sis_generic_convertcrdata_129_sis_generic_convertcrdata157_q = i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_q | bubble_select_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_b;

    // i_reduction_sis_generic_convertcrdata_130_sis_generic_convertcrdata158(LOGICAL,176)@35
    assign i_reduction_sis_generic_convertcrdata_130_sis_generic_convertcrdata158_q = bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_129_sis_generic_convertcrdata157_q;

    // i_reduction_sis_generic_convertcrdata_131_sis_generic_convertcrdata159(LOGICAL,177)@35
    assign i_reduction_sis_generic_convertcrdata_131_sis_generic_convertcrdata159_q = bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_130_sis_generic_convertcrdata158_q;

    // i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160(LOGICAL,178)@35 + 1
    assign i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_qi = bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_131_sis_generic_convertcrdata159_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_delay ( .xin(i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_qi), .xout(i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q), .ena(SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160(STALLENABLE,1333)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_V0 = SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_s_tv_0 = redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_out & SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_and0 = SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_V0 & SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_v_s_0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V1 & SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_v_s_0;
            end

        end
    end

    // redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo(STALLFIFO,878)
    assign redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_V0;
    assign redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_in = SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_backStall;
    assign redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_data_in = i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q;
    assign redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_in_bitsignaltemp = redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_in[0];
    assign redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_in_bitsignaltemp = redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_in[0];
    assign redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_out[0] = redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_out_bitsignaltemp;
    assign redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_out[0] = redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo (
        .valid_in(redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q),
        .valid_out(redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo(BITJOIN,1101)
    assign bubble_join_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_q = redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_data_out;

    // bubble_select_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo(BITSELECT,1102)
    assign bubble_select_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_b = $unsigned(bubble_join_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_133_sis_generic_convertcrdata161(LOGICAL,179)@68
    assign i_reduction_sis_generic_convertcrdata_133_sis_generic_convertcrdata161_q = redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q | bubble_select_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_b;

    // i_reduction_sis_generic_convertcrdata_134_sis_generic_convertcrdata162(LOGICAL,180)@68
    assign i_reduction_sis_generic_convertcrdata_134_sis_generic_convertcrdata162_q = bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b | i_reduction_sis_generic_convertcrdata_133_sis_generic_convertcrdata161_q;

    // i_reduction_sis_generic_convertcrdata_135_sis_generic_convertcrdata163(LOGICAL,181)@68
    assign i_reduction_sis_generic_convertcrdata_135_sis_generic_convertcrdata163_q = bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b | i_reduction_sis_generic_convertcrdata_134_sis_generic_convertcrdata162_q;

    // i_reduction_sis_generic_convertcrdata_136_sis_generic_convertcrdata164(LOGICAL,182)@68
    assign i_reduction_sis_generic_convertcrdata_136_sis_generic_convertcrdata164_q = bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b | i_reduction_sis_generic_convertcrdata_135_sis_generic_convertcrdata163_q;

    // i_arrayidx132_sis_generic_convertcrdata0_c_i64_81_x(CONSTANT,561)
    assign i_arrayidx132_sis_generic_convertcrdata0_c_i64_81_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000001000);

    // i_arrayidx132_sis_generic_convertcrdata0_add_x(ADD,560)@68
    assign i_arrayidx132_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_b};
    assign i_arrayidx132_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx132_sis_generic_convertcrdata0_c_i64_81_x_q};
    assign i_arrayidx132_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx132_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx132_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx132_sis_generic_convertcrdata0_add_x_q = i_arrayidx132_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx132_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,563)@68
    assign i_arrayidx132_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx132_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165(BLACKBOX,84)@68
    // in in_i_stall@20000000
    // out out_o_readdata@100
    // out out_o_stall@20000000
    // out out_o_valid@100
    // out out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000012Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx132_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_136_sis_generic_convertcrdata164_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_backStall),
        .in_i_valid(SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_V0),
        .in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165(BITJOIN,937)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165(BITSELECT,938)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_q[7:0]);

    // i_toi1_intcast112_sis_generic_convertcrdata166_sel_x(BITSELECT,665)@100
    assign i_toi1_intcast112_sis_generic_convertcrdata166_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167(BLACKBOX,119)@100
    // in in_stall_in@20000000
    // out out_data_out@101
    // out out_feedback_out_16@20000000
    // out out_feedback_valid_out_16@20000000
    // out out_stall_out@20000000
    // out out_valid_out@101
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167 (
        .in_data_in(i_toi1_intcast112_sis_generic_convertcrdata166_sel_x_b),
        .in_feedback_stall_in_16(i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_feedback_stall_out_16),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V3),
        .out_data_out(),
        .out_feedback_out_16(i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_feedback_out_16),
        .out_feedback_valid_out_16(i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_feedback_valid_out_16),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87(BLACKBOX,96)@34
    // in in_stall_in@20000000
    // out out_data_out@35
    // out out_feedback_stall_out_16@20000000
    // out out_stall_out@20000000
    // out out_valid_out@35
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000001Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b),
        .in_feedback_in_16(i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_feedback_out_16),
        .in_feedback_valid_in_16(i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_feedback_valid_out_16),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall),
        .in_valid_in(SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_data_out),
        .out_feedback_stall_out_16(i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_feedback_stall_out_16),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo(STALLFIFO,860)
    assign redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_in = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V8;
    assign redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_in = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_backStall;
    assign redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_data_in = redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q;
    assign redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_in_bitsignaltemp = redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_in[0];
    assign redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_in_bitsignaltemp = redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_in[0];
    assign redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_out[0] = redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_out_bitsignaltemp;
    assign redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_out[0] = redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo (
        .valid_in(redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_in_bitsignaltemp),
        .data_in(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .valid_out(redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo(STALLENABLE,1597)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg0 <= '0;
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg1 <= '0;
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg2 <= '0;
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg3 <= '0;
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg4 <= '0;
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg5 <= '0;
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg0 <= SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg0;
            // Successor 1
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg1 <= SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg1;
            // Successor 2
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg2 <= SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg2;
            // Successor 3
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg3 <= SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg3;
            // Successor 4
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg4 <= SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg4;
            // Successor 5
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg5 <= SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg5;
            // Successor 6
            SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg6 <= SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed0 = (~ (SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backStall) & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid) | SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg0;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_stall_out) & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid) | SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg1;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed2 = (~ (i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_stall_out) & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid) | SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg2;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed3 = (~ (i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_stall_out) & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid) | SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg3;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_stall_out) & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid) | SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg4;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed5 = (~ (i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_stall_out) & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid) | SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg5;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed6 = (~ (i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_stall_out) & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid) | SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg6;
    // Consuming
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_backStall & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg0 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed0;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg1 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed1;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg2 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed2;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg3 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed3;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg4 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed4;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg5 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed5;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_toReg6 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_StallValid & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed6;
    // Backward Stall generation
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or0 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed0;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or1 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed1 & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or0;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or2 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed2 & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or1;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or3 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed3 & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or2;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or4 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed4 & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or3;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or5 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed5 & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or4;
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireStall = ~ (SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_consumed6 & SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_or5);
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_backStall = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V0 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid & ~ (SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg0);
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V1 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid & ~ (SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg1);
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V2 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid & ~ (SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg2);
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V3 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid & ~ (SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg3);
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V4 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid & ~ (SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg4);
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V5 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid & ~ (SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg5);
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V6 = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid & ~ (SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_wireValid = redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_valid_out;

    // bubble_join_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo(BITJOIN,1074)
    assign bubble_join_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_q = redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_data_out;

    // bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo(BITSELECT,1075)
    assign bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b = $unsigned(bubble_join_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_q[0:0]);

    // i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89(BLACKBOX,97)@34
    // in in_stall_in@20000000
    // out out_data_out@35
    // out out_feedback_stall_out_17@20000000
    // out out_stall_out@20000000
    // out out_valid_out@35
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000002Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b),
        .in_feedback_in_17(i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_feedback_out_17),
        .in_feedback_valid_in_17(i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_feedback_valid_out_17),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall),
        .in_valid_in(SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_data_out),
        .out_feedback_stall_out_17(i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_feedback_stall_out_17),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180(BITJOIN,940)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180(BITSELECT,941)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_q[7:0]);

    // i_toi1_intcast123_sis_generic_convertcrdata181_sel_x(BITSELECT,666)@100
    assign i_toi1_intcast123_sis_generic_convertcrdata181_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182(BLACKBOX,120)@100
    // in in_stall_in@20000000
    // out out_data_out@101
    // out out_feedback_out_17@20000000
    // out out_feedback_valid_out_17@20000000
    // out out_stall_out@20000000
    // out out_valid_out@101
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000002Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182 (
        .in_data_in(i_toi1_intcast123_sis_generic_convertcrdata181_sel_x_b),
        .in_feedback_stall_in_17(i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_feedback_stall_out_17),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V4),
        .out_data_out(),
        .out_feedback_out_17(i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_feedback_out_17),
        .out_feedback_valid_out_17(i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_feedback_valid_out_17),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235(STALLENABLE,1364)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg0 <= '0;
            SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg0 <= SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_toReg0;
            // Successor 1
            SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg1 <= SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_consumed0 = (~ (SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_backStall) & SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireValid) | SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg0;
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backStall) & SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireValid) | SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg1;
    // Consuming
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_StallValid = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_backStall & SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireValid;
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_toReg0 = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_StallValid & SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_consumed0;
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_toReg1 = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_StallValid & SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_or0 = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_consumed0;
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireStall = ~ (SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_consumed1 & SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_or0);
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_backStall = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_V0 = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg0);
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_V1 = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V1;
    assign SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V1 & SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_and0;

    // SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0(STALLENABLE,1592)
    // Valid signal propagation
    assign SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_V0 = SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_s_tv_0 = SE_i_unnamed_sis_generic_convertcrdata191_backStall & SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_backEN = ~ (SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_v_s_0 = SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_backEN & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    // Backward Stall generation
    assign SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_backStall = ~ (SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_R_v_0 <= SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_R_v_0 & SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_R_v_0 <= SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1505)
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_backStall | ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V2 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V2 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180(STALLENABLE,1187)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg4 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed4 = (~ (i_llvm_fpga_push_i1_memdep_phi114_push17_sis_generic_convertcrdata182_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_toReg4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_consumed4 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_or3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_valid;

    // bubble_join_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo(BITJOIN,1098)
    assign bubble_join_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_q = redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_data_out;

    // bubble_select_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo(BITSELECT,1099)
    assign bubble_select_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_b = $unsigned(bubble_join_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_146_sis_generic_convertcrdata176(LOGICAL,188)@68
    assign i_reduction_sis_generic_convertcrdata_146_sis_generic_convertcrdata176_q = redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q | bubble_select_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_b;

    // i_reduction_sis_generic_convertcrdata_147_sis_generic_convertcrdata177(LOGICAL,189)@68
    assign i_reduction_sis_generic_convertcrdata_147_sis_generic_convertcrdata177_q = bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b | i_reduction_sis_generic_convertcrdata_146_sis_generic_convertcrdata176_q;

    // i_reduction_sis_generic_convertcrdata_148_sis_generic_convertcrdata178(LOGICAL,190)@68
    assign i_reduction_sis_generic_convertcrdata_148_sis_generic_convertcrdata178_q = bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b | i_reduction_sis_generic_convertcrdata_147_sis_generic_convertcrdata177_q;

    // i_reduction_sis_generic_convertcrdata_149_sis_generic_convertcrdata179(LOGICAL,191)@68
    assign i_reduction_sis_generic_convertcrdata_149_sis_generic_convertcrdata179_q = bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b | i_reduction_sis_generic_convertcrdata_148_sis_generic_convertcrdata178_q;

    // i_arrayidx182_sis_generic_convertcrdata0_c_i64_121_x(CONSTANT,565)
    assign i_arrayidx182_sis_generic_convertcrdata0_c_i64_121_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000001100);

    // i_arrayidx182_sis_generic_convertcrdata0_add_x(ADD,564)@68
    assign i_arrayidx182_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_b};
    assign i_arrayidx182_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx182_sis_generic_convertcrdata0_c_i64_121_x_q};
    assign i_arrayidx182_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx182_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx182_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx182_sis_generic_convertcrdata0_add_x_q = i_arrayidx182_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx182_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,567)@68
    assign i_arrayidx182_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx182_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180(BLACKBOX,85)@68
    // in in_i_stall@20000000
    // out out_o_readdata@100
    // out out_o_stall@20000000
    // out out_o_valid@100
    // out out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000013Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx182_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_149_sis_generic_convertcrdata179_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_backStall),
        .in_i_valid(SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_V0),
        .in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // i_reduction_sis_generic_convertcrdata_141_sis_generic_convertcrdata172(LOGICAL,184)@35
    assign i_reduction_sis_generic_convertcrdata_141_sis_generic_convertcrdata172_q = bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_b | bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_b;

    // i_reduction_sis_generic_convertcrdata_143_sis_generic_convertcrdata173(LOGICAL,185)@35
    assign i_reduction_sis_generic_convertcrdata_143_sis_generic_convertcrdata173_q = i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_q | i_reduction_sis_generic_convertcrdata_141_sis_generic_convertcrdata172_q;

    // i_reduction_sis_generic_convertcrdata_144_sis_generic_convertcrdata174(LOGICAL,186)@35
    assign i_reduction_sis_generic_convertcrdata_144_sis_generic_convertcrdata174_q = bubble_select_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_b | i_reduction_sis_generic_convertcrdata_143_sis_generic_convertcrdata173_q;

    // i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175(LOGICAL,187)@35 + 1
    assign i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_qi = bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_144_sis_generic_convertcrdata174_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_delay ( .xin(i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_qi), .xout(i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q), .ena(SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo(STALLFIFO,877)
    assign redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_V1;
    assign redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_in = SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_backStall;
    assign redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_data_in = i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q;
    assign redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_in_bitsignaltemp = redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_in[0];
    assign redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_in_bitsignaltemp = redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_in[0];
    assign redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_out[0] = redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_out_bitsignaltemp;
    assign redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_out[0] = redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo (
        .valid_in(redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q),
        .valid_out(redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo(STALLENABLE,1622)
    // Valid signal propagation
    assign SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_V0 = SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_backStall = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_o_stall | ~ (SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and0 = redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_valid_out;
    assign SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and1 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V3 & SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and0;
    assign SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and2 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V3 & SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and1;
    assign SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V3 & SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and2;
    assign SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V3 & SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and3;
    assign SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_wireValid = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V2 & SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_and4;

    // SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo(STALLENABLE,1624)
    // Valid signal propagation
    assign SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_V0 = SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_backStall = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_stall | ~ (SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and0 = redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_valid_out;
    assign SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and1 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V2 & SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and0;
    assign SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and2 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V2 & SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and1;
    assign SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V2 & SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and2;
    assign SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V2 & SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and3;
    assign SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_wireValid = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V1 & SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_and4;

    // bubble_join_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo(BITJOIN,1104)
    assign bubble_join_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_q = redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_data_out;

    // bubble_select_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo(BITSELECT,1105)
    assign bubble_select_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_b = $unsigned(bubble_join_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_120_sis_generic_convertcrdata145(LOGICAL,169)@68
    assign i_reduction_sis_generic_convertcrdata_120_sis_generic_convertcrdata145_q = redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q | bubble_select_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_b;

    // i_reduction_sis_generic_convertcrdata_121_sis_generic_convertcrdata146(LOGICAL,170)@68
    assign i_reduction_sis_generic_convertcrdata_121_sis_generic_convertcrdata146_q = bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b | i_reduction_sis_generic_convertcrdata_120_sis_generic_convertcrdata145_q;

    // i_reduction_sis_generic_convertcrdata_122_sis_generic_convertcrdata147(LOGICAL,171)@68
    assign i_reduction_sis_generic_convertcrdata_122_sis_generic_convertcrdata147_q = bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b | i_reduction_sis_generic_convertcrdata_121_sis_generic_convertcrdata146_q;

    // i_reduction_sis_generic_convertcrdata_123_sis_generic_convertcrdata148(LOGICAL,172)@68
    assign i_reduction_sis_generic_convertcrdata_123_sis_generic_convertcrdata148_q = bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b | i_reduction_sis_generic_convertcrdata_122_sis_generic_convertcrdata147_q;

    // i_arrayidx109_sis_generic_convertcrdata0_c_i64_101_x(CONSTANT,557)
    assign i_arrayidx109_sis_generic_convertcrdata0_c_i64_101_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000001010);

    // i_arrayidx109_sis_generic_convertcrdata0_add_x(ADD,556)@68
    assign i_arrayidx109_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_b};
    assign i_arrayidx109_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx109_sis_generic_convertcrdata0_c_i64_101_x_q};
    assign i_arrayidx109_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx109_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx109_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx109_sis_generic_convertcrdata0_add_x_q = i_arrayidx109_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx109_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,559)@68
    assign i_arrayidx109_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx109_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149(BLACKBOX,83)@68
    // in in_i_stall@20000000
    // out out_o_readdata@100
    // out out_o_stall@20000000
    // out out_o_valid@100
    // out out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000011Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx109_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_123_sis_generic_convertcrdata148_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_backStall),
        .in_i_valid(SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_V0),
        .in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo(STALLENABLE,1626)
    // Valid signal propagation
    assign SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_V0 = SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_backStall = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_stall | ~ (SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and0 = redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_valid_out;
    assign SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and1 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V1 & SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and0;
    assign SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and2 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V1 & SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and1;
    assign SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V1 & SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and2;
    assign SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V1 & SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and3;
    assign SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_wireValid = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V0 & SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_and4;

    // SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo(STALLENABLE,1574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg0 <= '0;
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg1 <= '0;
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg2 <= '0;
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg3 <= '0;
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg0 <= SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg0;
            // Successor 1
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg1 <= SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg1;
            // Successor 2
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg2 <= SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg2;
            // Successor 3
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg3 <= SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg3;
            // Successor 4
            SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg4 <= SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed0 = (~ (SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_backStall) & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid) | SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg0;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed1 = (~ (SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_backStall) & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid) | SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg1;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed2 = (~ (SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_backStall) & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid) | SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg2;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed3 = (~ (SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_backStall) & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid) | SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg3;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed4 = (~ (SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall) & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid) | SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg4;
    // Consuming
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_StallValid = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_backStall & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg0 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_StallValid & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed0;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg1 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_StallValid & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed1;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg2 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_StallValid & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed2;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg3 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_StallValid & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed3;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_toReg4 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_StallValid & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or0 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed0;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or1 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed1 & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or0;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or2 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed2 & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or1;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or3 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed3 & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or2;
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireStall = ~ (SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_consumed4 & SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_or3);
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_backStall = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V0 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid & ~ (SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg0);
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V1 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid & ~ (SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg1);
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V2 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid & ~ (SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg2);
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V3 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid & ~ (SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg3);
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V4 = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid & ~ (SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_wireValid = redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105(STALLENABLE,1287)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_wireValid = i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10(BLACKBOX,112)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000017Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10 (
        .in_data_in(GND_q),
        .in_dir(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .in_feedback_in_10(i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_feedback_out_10),
        .in_feedback_valid_in_10(i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_feedback_valid_out_10),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_backStall),
        .in_valid_in(SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V7),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_data_out),
        .out_feedback_stall_out_10(i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_feedback_stall_out_10),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105(BLACKBOX,135)@68
    // in in_stall_in@20000000
    // out out_data_out@69
    // out out_feedback_out_10@20000000
    // out out_feedback_valid_out_10@20000000
    // out out_stall_out@20000000
    // out out_valid_out@69
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000017Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b),
        .in_feedback_stall_in_10(i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_feedback_stall_out_10),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V6),
        .out_data_out(),
        .out_feedback_out_10(i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_feedback_out_10),
        .out_feedback_valid_out_10(i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_feedback_valid_out_10),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279(STALLENABLE,1385)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_V0 = SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_s_tv_0 = redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_out & SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_and0 = SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_V0 & SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_v_s_0 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V5 & SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275(STALLENABLE,1381)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_V0 = SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_backStall = SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_and0 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V5;
    assign SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_wireValid = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V5 & SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_and0;

    // SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104(STALLENABLE,1173)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg4 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg5 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg3 <= SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg4 <= SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg5 <= SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg6 <= SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed0 = (~ (SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid) | SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed1 = (~ (SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid) | SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed2 = (~ (SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid) | SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg2;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed3 = (~ (SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid) | SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg3;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed4 = (~ (SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid) | SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg4;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed5 = (~ (SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_backStall) & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid) | SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg5;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed6 = (~ (i_llvm_fpga_push_i1_memdep_phi56_push10_sis_generic_convertcrdata105_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid) | SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg6;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_backStall & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg0 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg1 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg2 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed2;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg3 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed3;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg4 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed4;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg5 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed5;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_toReg6 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_StallValid & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed6;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or0 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or1 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed1 & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or2 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed2 & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or1;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or3 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed3 & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or2;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or4 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed4 & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or3;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or5 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed5 & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or4;
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_consumed6 & SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_or5);
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_backStall = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V0 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V1 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V2 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg2);
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V3 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg3);
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V4 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg4);
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V5 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg5);
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V6 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_wireValid = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99(STALLENABLE,1285)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_wireValid = i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99(BLACKBOX,134)@68
    // in in_stall_in@20000000
    // out out_data_out@69
    // out out_feedback_out_9@20000000
    // out out_feedback_valid_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@69
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000016Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99 (
        .in_data_in(redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q),
        .in_feedback_stall_in_9(i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_feedback_stall_out_9),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_backStall),
        .in_valid_in(SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V6),
        .out_data_out(),
        .out_feedback_out_9(i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_feedback_out_9),
        .out_feedback_valid_out_9(i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_feedback_valid_out_9),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1(STALLENABLE,1643)
    // Valid signal propagation
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V0 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_0;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V1 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_1;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V2 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_2;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V3 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_3;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V4 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_4;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V5 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_5;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V6 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_6;
    // Stall signal propagation
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_0 = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_0;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_1 = SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_backStall & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_1;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_2 = SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_backStall & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_2;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_3 = SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_backStall & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_3;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_4 = SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_backStall & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_4;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_5 = SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backStall & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_5;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_6 = i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_stall_out & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_6;
    // Backward Enable generation
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or0 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_0;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or1 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_1 | SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or0;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or2 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_2 | SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or1;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or3 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_3 | SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or2;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or4 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_4 | SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or3;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or5 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_5 | SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or4;
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN = ~ (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_6 | SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_or5);
    // Determine whether to write valid data into the first register stage
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_0_V0;
    // Backward Stall generation
    assign SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backStall = ~ (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_0 <= 1'b0;
            SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_1 <= 1'b0;
            SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_2 <= 1'b0;
            SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_3 <= 1'b0;
            SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_4 <= 1'b0;
            SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_5 <= 1'b0;
            SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_6 <= 1'b0;
        end
        else
        begin
            if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN == 1'b0)
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_0 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_0 & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_0;
            end
            else
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_0 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0;
            end

            if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN == 1'b0)
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_1 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_1 & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_1;
            end
            else
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_1 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0;
            end

            if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN == 1'b0)
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_2 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_2 & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_2;
            end
            else
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_2 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0;
            end

            if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN == 1'b0)
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_3 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_3 & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_3;
            end
            else
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_3 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0;
            end

            if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN == 1'b0)
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_4 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_4 & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_4;
            end
            else
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_4 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0;
            end

            if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN == 1'b0)
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_5 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_5 & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_5;
            end
            else
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_5 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0;
            end

            if (SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_backEN == 1'b0)
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_6 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_6 & SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_s_tv_6;
            end
            else
            begin
                SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_R_v_6 <= SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_v_s_0;
            end

        end
    end

    // i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124(LOGICAL,257)@35
    assign i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_q = bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_q;

    // i_reduction_sis_generic_convertcrdata_96_sis_generic_convertcrdata125(LOGICAL,258)@35
    assign i_reduction_sis_generic_convertcrdata_96_sis_generic_convertcrdata125_q = bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_q;

    // i_reduction_sis_generic_convertcrdata_98_sis_generic_convertcrdata126(LOGICAL,259)@35
    assign i_reduction_sis_generic_convertcrdata_98_sis_generic_convertcrdata126_q = i_reduction_sis_generic_convertcrdata_96_sis_generic_convertcrdata125_q | bubble_select_redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_b;

    // i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127(LOGICAL,260)@35 + 1
    assign i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_qi = bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_98_sis_generic_convertcrdata126_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_delay ( .xin(i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_qi), .xout(i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q), .ena(SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo(STALLFIFO,864)
    assign redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_V0;
    assign redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_in = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall;
    assign redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_data_in = i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q;
    assign redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_in_bitsignaltemp = redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_in[0];
    assign redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_in_bitsignaltemp = redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_in[0];
    assign redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_out[0] = redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_out_bitsignaltemp;
    assign redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_out[0] = redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo (
        .valid_in(redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q),
        .valid_out(redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo(STALLENABLE,1603)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg0 <= '0;
            SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg0 <= SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_toReg0;
            // Successor 1
            SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg1 <= SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_consumed0 = (~ (i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_stall) & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireValid) | SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg0;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_consumed1 = (~ (i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_stall) & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireValid) | SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg1;
    // Consuming
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_StallValid = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireValid;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_toReg0 = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_StallValid & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_consumed0;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_toReg1 = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_StallValid & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_or0 = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_consumed0;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireStall = ~ (SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_consumed1 & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_or0);
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_V0 = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireValid & ~ (SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg0);
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_V1 = SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireValid & ~ (SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and0 = redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_valid_out;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and1 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V0 & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and0;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and2 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V0 & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and1;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V0 & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and2;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V0 & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and3;
    assign SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_wireValid = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V4 & SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_and4;

    // bubble_join_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo(BITJOIN,1080)
    assign bubble_join_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_q = redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_data_out;

    // bubble_select_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo(BITSELECT,1081)
    assign bubble_select_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_b = $unsigned(bubble_join_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_100_sis_generic_convertcrdata128(LOGICAL,158)@68
    assign i_reduction_sis_generic_convertcrdata_100_sis_generic_convertcrdata128_q = redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q | bubble_select_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_b;

    // i_reduction_sis_generic_convertcrdata_101_sis_generic_convertcrdata129(LOGICAL,159)@68
    assign i_reduction_sis_generic_convertcrdata_101_sis_generic_convertcrdata129_q = bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b | i_reduction_sis_generic_convertcrdata_100_sis_generic_convertcrdata128_q;

    // i_reduction_sis_generic_convertcrdata_102_sis_generic_convertcrdata130(LOGICAL,160)@68
    assign i_reduction_sis_generic_convertcrdata_102_sis_generic_convertcrdata130_q = bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b | i_reduction_sis_generic_convertcrdata_101_sis_generic_convertcrdata129_q;

    // i_reduction_sis_generic_convertcrdata_103_sis_generic_convertcrdata131(LOGICAL,161)@68
    assign i_reduction_sis_generic_convertcrdata_103_sis_generic_convertcrdata131_q = bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b | i_reduction_sis_generic_convertcrdata_102_sis_generic_convertcrdata130_q;

    // i_arrayidx84_sis_generic_convertcrdata0_c_i64_131_x(CONSTANT,593)
    assign i_arrayidx84_sis_generic_convertcrdata0_c_i64_131_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000001101);

    // i_arrayidx84_sis_generic_convertcrdata0_add_x(ADD,592)@68
    assign i_arrayidx84_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_b};
    assign i_arrayidx84_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx84_sis_generic_convertcrdata0_c_i64_131_x_q};
    assign i_arrayidx84_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx84_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx84_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx84_sis_generic_convertcrdata0_add_x_q = i_arrayidx84_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx84_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,595)@68
    assign i_arrayidx84_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx84_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132(BLACKBOX,93)@68
    // in in_i_stall@20000000
    // out out_o_readdata@100
    // out out_o_stall@20000000
    // out out_o_valid@100
    // out out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000021Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx84_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_103_sis_generic_convertcrdata131_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_backStall),
        .in_i_valid(SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_V0),
        .in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132(BITJOIN,964)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132(BITSELECT,965)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_q[7:0]);

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136(BITJOIN,967)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136(BITSELECT,968)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_q[7:0]);

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149(BITJOIN,934)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149(BITSELECT,935)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_q[7:0]);

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,614)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,613)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[17:17], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_add131_sis_generic_convertcrdata154(ADD,46)@100
    assign i_add131_sis_generic_convertcrdata154_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_add131_sis_generic_convertcrdata154_b = {1'b0, c_i32_1286_q};
    assign i_add131_sis_generic_convertcrdata154_o = $unsigned(i_add131_sis_generic_convertcrdata154_a) + $unsigned(i_add131_sis_generic_convertcrdata154_b);
    assign i_add131_sis_generic_convertcrdata154_q = i_add131_sis_generic_convertcrdata154_o[32:0];

    // bgTrunc_i_add131_sis_generic_convertcrdata154_sel_x(BITSELECT,470)@100
    assign bgTrunc_i_add131_sis_generic_convertcrdata154_sel_x_b = i_add131_sis_generic_convertcrdata154_q[31:0];

    // bubble_join_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo(BITJOIN,1062)
    assign bubble_join_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_q = redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_data_out;

    // bubble_select_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo(BITSELECT,1063)
    assign bubble_select_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_b = $unsigned(bubble_join_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_q[31:0]);

    // bubble_join_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo(BITJOIN,1068)
    assign bubble_join_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_q = redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_data_out;

    // bubble_select_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo(BITSELECT,1069)
    assign bubble_select_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_b = $unsigned(bubble_join_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_q[0:0]);

    // i_acl_1_sis_generic_convertcrdata239(MUX,43)@100
    assign i_acl_1_sis_generic_convertcrdata239_s = bubble_select_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_b;
    always @(i_acl_1_sis_generic_convertcrdata239_s or bubble_select_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_b or bgTrunc_i_add131_sis_generic_convertcrdata154_sel_x_b)
    begin
        unique case (i_acl_1_sis_generic_convertcrdata239_s)
            1'b0 : i_acl_1_sis_generic_convertcrdata239_q = bubble_select_redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_b;
            1'b1 : i_acl_1_sis_generic_convertcrdata239_q = bgTrunc_i_add131_sis_generic_convertcrdata154_sel_x_b;
            default : i_acl_1_sis_generic_convertcrdata239_q = 32'b0;
        endcase
    end

    // i_cmp228_sis_generic_convertcrdata257(LOGICAL,68)@100 + 1
    assign i_cmp228_sis_generic_convertcrdata257_qi = $unsigned(i_acl_1_sis_generic_convertcrdata239_q == c_i32_240300_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp228_sis_generic_convertcrdata257_delay ( .xin(i_cmp228_sis_generic_convertcrdata257_qi), .xout(i_cmp228_sis_generic_convertcrdata257_q), .ena(SE_i_cmp227_sis_generic_convertcrdata255_backEN[0]), .clk(clock), .aclr(resetn) );

    // c_i32_200299_recast_x(CONSTANT,489)
    assign c_i32_200299_recast_x_q = $unsigned(32'b00000000000000000000000011001000);

    // i_cmp227_sis_generic_convertcrdata255(LOGICAL,67)@100 + 1
    assign i_cmp227_sis_generic_convertcrdata255_qi = $unsigned(i_acl_1_sis_generic_convertcrdata239_q == c_i32_200299_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp227_sis_generic_convertcrdata255_delay ( .xin(i_cmp227_sis_generic_convertcrdata255_qi), .xout(i_cmp227_sis_generic_convertcrdata255_q), .ena(SE_i_cmp227_sis_generic_convertcrdata255_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_or_cond_sis_generic_convertcrdata259(LOGICAL,156)@101
    assign i_or_cond_sis_generic_convertcrdata259_q = i_cmp227_sis_generic_convertcrdata255_q | i_cmp228_sis_generic_convertcrdata257_q;

    // bubble_join_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo(BITJOIN,1131)
    assign bubble_join_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_q = redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_data_out;

    // bubble_select_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo(BITSELECT,1132)
    assign bubble_select_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_b = $unsigned(bubble_join_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_q[0:0]);

    // i_acl_2_sis_generic_convertcrdata260(LOGICAL,44)@101
    assign i_acl_2_sis_generic_convertcrdata260_q = bubble_select_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_b & i_or_cond_sis_generic_convertcrdata259_q;

    // i_unnamed_sis_generic_convertcrdata261(LOGICAL,290)@101
    assign i_unnamed_sis_generic_convertcrdata261_q = i_acl_2_sis_generic_convertcrdata260_q ^ VCC_q;

    // i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262(LOGICAL,216)@36 + 1
    assign i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_qi = i_reduction_sis_generic_convertcrdata_161_sis_generic_convertcrdata226_q | i_reduction_sis_generic_convertcrdata_162_sis_generic_convertcrdata231_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_delay ( .xin(i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_qi), .xout(i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q), .ena(SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo(STALLENABLE,1613)
    // Valid signal propagation
    assign SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_V0 = SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_backStall = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backStall | ~ (SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_and0 = redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_out;
    assign SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V2 & SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_and0;

    // SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262(STALLENABLE,1371)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_V0 = SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_s_tv_0 = redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_out & SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_V1 & SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_V1 & SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_v_s_0;
            end

        end
    end

    // redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo(STALLFIFO,871)
    assign redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_V0;
    assign redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_in = SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_backStall;
    assign redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_data_in = i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q;
    assign redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_in_bitsignaltemp = redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_in[0];
    assign redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_in_bitsignaltemp = redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_in[0];
    assign redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_out[0] = redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_out_bitsignaltemp;
    assign redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_out[0] = redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo (
        .valid_in(redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q),
        .valid_out(redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo(BITJOIN,1089)
    assign bubble_join_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_q = redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_data_out;

    // bubble_select_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo(BITSELECT,1090)
    assign bubble_select_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_b = $unsigned(bubble_join_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_190_sis_generic_convertcrdata263(LOGICAL,218)@100
    assign i_reduction_sis_generic_convertcrdata_190_sis_generic_convertcrdata263_q = i_toi1_intcast112_sis_generic_convertcrdata166_sel_x_b | bubble_select_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_b;

    // i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264(LOGICAL,219)@100 + 1
    assign i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_qi = i_reduction_sis_generic_convertcrdata_190_sis_generic_convertcrdata263_q | i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_delay ( .xin(i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_qi), .xout(i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_q), .ena(SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(BITJOIN,1056)
    assign bubble_join_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q = redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out;

    // bubble_select_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(BITSELECT,1057)
    assign bubble_select_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b = $unsigned(bubble_join_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q[63:0]);

    // SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264(STALLENABLE,1374)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V0 = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_0;
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V1 = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_1;
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V2 = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_2;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_0 = SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall & SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_0;
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_1 = SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall & SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_1;
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_2 = SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall & SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_2;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_or0 = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_0;
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_or1 = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_1 | SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_or0;
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_2 | SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_or1);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_and0 = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_V1 & SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_v_s_0 = SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_0 <= 1'b0;
            SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_1 <= 1'b0;
            SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_2 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_v_s_0;
            end

            if (SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_1 <= SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_1 & SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_1;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_1 <= SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_v_s_0;
            end

            if (SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_2 <= SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_2 & SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_s_tv_2;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_R_v_2 <= SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_v_s_0;
            end

        end
    end

    // redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLFIFO,841)
    assign redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V5;
    assign redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in = SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    assign redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_in = i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b;
    assign redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp = redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in[0];
    assign redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp = redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in[0];
    assign redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out[0] = redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp;
    assign redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out[0] = redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo (
        .valid_in(redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp),
        .data_in(i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b),
        .valid_out(redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLENABLE,1572)
    // Valid signal propagation
    assign SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V0 = SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_stall | ~ (SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_wireValid = SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V;

    // SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLREG,1995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid <= 1'b0;
            SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid <= SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall & (SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid | SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid);

            if (SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 <= $unsigned(bubble_select_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b);
                SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 <= i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_q;
                SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 <= i_unnamed_sis_generic_convertcrdata261_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0 = redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out;
    assign SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1 = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V2 & SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0;
    assign SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V2 & SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1;
    // Stall signal propagation
    assign SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall = SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid | ~ (SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V = SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid : SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0 = SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 : bubble_select_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b;
    // Data1
    assign SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1 = SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 : i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_q;
    // Data2
    assign SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2 = SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 : i_unnamed_sis_generic_convertcrdata261_q;

    // bubble_join_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(BITJOIN,1053)
    assign bubble_join_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q = redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out;

    // bubble_select_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(BITSELECT,1054)
    assign bubble_select_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b = $unsigned(bubble_join_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q[63:0]);

    // redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLFIFO,840)
    assign redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V4;
    assign redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in = SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    assign redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_in = i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b;
    assign redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp = redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in[0];
    assign redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp = redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in[0];
    assign redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out[0] = redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp;
    assign redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out[0] = redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo (
        .valid_in(redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp),
        .data_in(i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b),
        .valid_out(redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLREG,1994)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid <= 1'b0;
            SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid <= SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall & (SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid | SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid);

            if (SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 <= $unsigned(bubble_select_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b);
                SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 <= i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_q;
                SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 <= i_unnamed_sis_generic_convertcrdata261_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0 = redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out;
    assign SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1 = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V1 & SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0;
    assign SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V1 & SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1;
    // Stall signal propagation
    assign SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall = SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid | ~ (SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V = SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid : SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0 = SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 : bubble_select_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b;
    // Data1
    assign SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1 = SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 : i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_q;
    // Data2
    assign SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2 = SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 : i_unnamed_sis_generic_convertcrdata261_q;

    // bubble_join_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(BITJOIN,1071)
    assign bubble_join_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q = redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out;

    // bubble_select_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(BITSELECT,1072)
    assign bubble_select_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b = $unsigned(bubble_join_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_q[63:0]);

    // redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLFIFO,850)
    assign redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V6;
    assign redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in = SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall;
    assign redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_in = i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b;
    assign redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp = redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in[0];
    assign redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp = redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in[0];
    assign redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out[0] = redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp;
    assign redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out[0] = redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(64),
        .IMPL("ram")
    ) theredist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo (
        .valid_in(redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_in_bitsignaltemp),
        .data_in(i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b),
        .valid_out(redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo(STALLREG,1993)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid <= 1'b0;
            SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 <= 64'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
            SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 <= 1'bx;
            SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid <= SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall & (SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid | SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid);

            if (SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 <= $unsigned(bubble_select_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b);
                SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 <= i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_q;
                SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 <= i_unnamed_sis_generic_convertcrdata261_q;
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0 = redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_valid_out;
    assign SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1 = SE_i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_V0 & SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and0;
    assign SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V0 & SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_and1;
    // Stall signal propagation
    assign SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall = SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid | ~ (SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid);

    // Valid
    assign SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_V = SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid : SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_i_valid;

    // Data0
    assign SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D0 = SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data0 : bubble_select_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_b;
    // Data1
    assign SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D1 = SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data1 : i_reduction_sis_generic_convertcrdata_192_sis_generic_convertcrdata264_q;
    // Data2
    assign SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_D2 = SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_valid == 1'b1 ? SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_r_data2 : i_unnamed_sis_generic_convertcrdata261_q;

    // c_i32_320298_recast_x(CONSTANT,491)
    assign c_i32_320298_recast_x_q = $unsigned(32'b00000000000000000000000101000000);

    // i_acl_sis_generic_convertcrdata100(MUX,45)@35
    assign i_acl_sis_generic_convertcrdata100_s = sel_for_coalesced_delay_0_d;
    always @(i_acl_sis_generic_convertcrdata100_s or sel_for_coalesced_delay_0_c or i_mul_sis_generic_convertcrdata80_vt_join_q)
    begin
        unique case (i_acl_sis_generic_convertcrdata100_s)
            1'b0 : i_acl_sis_generic_convertcrdata100_q = sel_for_coalesced_delay_0_c;
            1'b1 : i_acl_sis_generic_convertcrdata100_q = i_mul_sis_generic_convertcrdata80_vt_join_q;
            default : i_acl_sis_generic_convertcrdata100_q = 32'b0;
        endcase
    end

    // i_cmp226_sis_generic_convertcrdata253(LOGICAL,66)@35 + 1
    assign i_cmp226_sis_generic_convertcrdata253_qi = $unsigned(i_acl_sis_generic_convertcrdata100_q == c_i32_320298_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_cmp226_sis_generic_convertcrdata253_delay ( .xin(i_cmp226_sis_generic_convertcrdata253_qi), .xout(i_cmp226_sis_generic_convertcrdata253_q), .ena(SE_i_cmp226_sis_generic_convertcrdata253_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo(STALLFIFO,891)
    assign redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_in = SE_i_cmp226_sis_generic_convertcrdata253_V0;
    assign redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_in = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_backStall;
    assign redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_data_in = i_cmp226_sis_generic_convertcrdata253_q;
    assign redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_in_bitsignaltemp = redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_in[0];
    assign redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_in_bitsignaltemp = redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_in[0];
    assign redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_out[0] = redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_out_bitsignaltemp;
    assign redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_out[0] = redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo (
        .valid_in(redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_in_bitsignaltemp),
        .stall_in(redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_in_bitsignaltemp),
        .data_in(i_cmp226_sis_generic_convertcrdata253_q),
        .valid_out(redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_out_bitsignaltemp),
        .stall_out(redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_stall_out_bitsignaltemp),
        .data_out(redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo(STALLENABLE,1647)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg0 <= '0;
            SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg1 <= '0;
            SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg0 <= SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg0;
            // Successor 1
            SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg1 <= SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg1;
            // Successor 2
            SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg2 <= SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed0 = (~ (SR_SE_out_redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall) & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid) | SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg0;
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed1 = (~ (SR_SE_out_redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall) & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid) | SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg1;
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed2 = (~ (SR_SE_out_redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_backStall) & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid) | SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg2;
    // Consuming
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_StallValid = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_backStall & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid;
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg0 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_StallValid & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed0;
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg1 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_StallValid & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed1;
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_toReg2 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_StallValid & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_or0 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed0;
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_or1 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed1 & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_or0;
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireStall = ~ (SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_consumed2 & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_or1);
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_backStall = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V0 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid & ~ (SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg0);
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V1 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid & ~ (SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg1);
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_V2 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid & ~ (SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_and0 = redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_valid_out;
    assign SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_wireValid = SE_i_cmp227_sis_generic_convertcrdata255_V0 & SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_and0;

    // SE_i_cmp227_sis_generic_convertcrdata255(STALLENABLE,1154)
    // Valid signal propagation
    assign SE_i_cmp227_sis_generic_convertcrdata255_V0 = SE_i_cmp227_sis_generic_convertcrdata255_R_v_0;
    // Stall signal propagation
    assign SE_i_cmp227_sis_generic_convertcrdata255_s_tv_0 = SE_out_redist50_i_cmp226_sis_generic_convertcrdata253_q_66_fifo_backStall & SE_i_cmp227_sis_generic_convertcrdata255_R_v_0;
    // Backward Enable generation
    assign SE_i_cmp227_sis_generic_convertcrdata255_backEN = ~ (SE_i_cmp227_sis_generic_convertcrdata255_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_cmp227_sis_generic_convertcrdata255_v_s_0 = SE_i_cmp227_sis_generic_convertcrdata255_backEN & SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_V0;
    // Backward Stall generation
    assign SE_i_cmp227_sis_generic_convertcrdata255_backStall = ~ (SE_i_cmp227_sis_generic_convertcrdata255_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_cmp227_sis_generic_convertcrdata255_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_cmp227_sis_generic_convertcrdata255_backEN == 1'b0)
            begin
                SE_i_cmp227_sis_generic_convertcrdata255_R_v_0 <= SE_i_cmp227_sis_generic_convertcrdata255_R_v_0 & SE_i_cmp227_sis_generic_convertcrdata255_s_tv_0;
            end
            else
            begin
                SE_i_cmp227_sis_generic_convertcrdata255_R_v_0 <= SE_i_cmp227_sis_generic_convertcrdata255_v_s_0;
            end

        end
    end

    // redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo(STALLFIFO,843)
    assign redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_in = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V1;
    assign redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_in = SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_backStall;
    assign redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_data_in = bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_d;
    assign redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_in_bitsignaltemp = redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_in[0];
    assign redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_in_bitsignaltemp = redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_in[0];
    assign redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_out[0] = redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_out_bitsignaltemp;
    assign redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_out[0] = redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(98),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(32),
        .IMPL("ram")
    ) theredist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo (
        .valid_in(redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_in_bitsignaltemp),
        .stall_in(redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_d),
        .valid_out(redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_out_bitsignaltemp),
        .stall_out(redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_out_bitsignaltemp),
        .data_out(redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo(STALLFIFO,849)
    assign redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_in = SE_out_coalesced_delay_0_fifo_V3;
    assign redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_in = SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_backStall;
    assign redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_data_in = sel_for_coalesced_delay_0_d;
    assign redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_in_bitsignaltemp = redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_in[0];
    assign redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_in_bitsignaltemp = redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_in[0];
    assign redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_out[0] = redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_out_bitsignaltemp;
    assign redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_out[0] = redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(66),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo (
        .valid_in(redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_in_bitsignaltemp),
        .stall_in(redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_in_bitsignaltemp),
        .data_in(sel_for_coalesced_delay_0_d),
        .valid_out(redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_out_bitsignaltemp),
        .stall_out(redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_stall_out_bitsignaltemp),
        .data_out(redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo(STALLENABLE,1584)
    // Valid signal propagation
    assign SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_V0 = SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_backStall = SE_i_cmp227_sis_generic_convertcrdata255_backStall | ~ (SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_and0 = redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_valid_out;
    assign SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_and1 = redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_valid_out & SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_and0;
    assign SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_wireValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V1 & SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_and1;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149(STALLENABLE,1183)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed3 = (~ (i_llvm_fpga_push_i1_memdep_phi99_push15_sis_generic_convertcrdata151_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_or2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_o_valid;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1495)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg0;
            // Successor 1
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg1;
            // Successor 2
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed1 = (~ (SE_out_redist11_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_5_tpl_97_fifo_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed2 = (~ (SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    // Consuming
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireStall = ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed2 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or1);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136(STALLENABLE,1205)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed3 = (~ (i_llvm_fpga_push_i1_memdep_phi94_push14_sis_generic_convertcrdata138_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_or2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_o_valid;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132(STALLENABLE,1203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg4 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed2 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed3 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed4 = (~ (i_llvm_fpga_push_i1_memdep_phi90_push13_sis_generic_convertcrdata134_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_toReg4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_consumed4 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_or3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_o_valid;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165(STALLENABLE,1185)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg4 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed1 = (~ (SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed2 = (~ (SE_out_redist32_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_q_64_fifo_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed3 = (~ (i_llvm_fpga_push_i1_memdep_phi105_push16_sis_generic_convertcrdata167_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed4 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_toReg4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_consumed4 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_or3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_o_valid;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1497)
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_backStall | ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_V1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2;

    // SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0(STALLENABLE,1593)
    // Valid signal propagation
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_V0 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_s_tv_0 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backStall & SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_backEN = ~ (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_v_s_0 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_backEN & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    // Backward Stall generation
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_backStall = ~ (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_backEN == 1'b0)
            begin
                SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_R_v_0 <= SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_R_v_0 & SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_s_tv_0;
            end
            else
            begin
                SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_R_v_0 <= SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_v_s_0;
            end

        end
    end

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,617)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,616)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[24:24], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[19:19], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_sub155_sis_generic_convertcrdata170(SUB,262)@100
    assign i_sub155_sis_generic_convertcrdata170_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv153_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_sub155_sis_generic_convertcrdata170_b = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_sub155_sis_generic_convertcrdata170_o = $unsigned(i_sub155_sis_generic_convertcrdata170_a) - $unsigned(i_sub155_sis_generic_convertcrdata170_b);
    assign i_sub155_sis_generic_convertcrdata170_q = i_sub155_sis_generic_convertcrdata170_o[32:0];

    // bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x(BITSELECT,477)@100
    assign bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b = $unsigned(i_sub155_sis_generic_convertcrdata170_q[31:0]);

    // redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0(REG,857)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_backEN == 1'b1)
        begin
            redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_q <= $unsigned(bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b);
        end
    end

    // redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1(REG,858)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backEN == 1'b1)
        begin
            redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_q <= $unsigned(redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_q);
        end
    end

    // SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246(STALLENABLE,1160)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V0 = SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_and0 = SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_V0;
    assign SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_and1 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_V0 & SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_and0;
    assign SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid = SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_V0 & SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_and1;

    // i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244(LOGICAL,212)@100
    assign i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_q = i_toi1_intcast123_sis_generic_convertcrdata181_sel_x_b | bubble_select_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_b;

    // i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245(LOGICAL,213)@100 + 1
    assign i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_qi = i_toi1_intcast133_sis_generic_convertcrdata203_sel_x_b | i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_delay ( .xin(i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_qi), .xout(i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q), .ena(SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0(REG,872)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_backEN == 1'b1)
        begin
            redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_q <= $unsigned(i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q);
        end
    end

    // i_lower_margin_sis_generic_convertcrdata0_c_i64_241_x(CONSTANT,641)
    assign i_lower_margin_sis_generic_convertcrdata0_c_i64_241_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000011000);

    // redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0(REG,847)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backEN == 1'b1)
        begin
            redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_q <= $unsigned(bubble_select_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_b);
        end
    end

    // redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0(REG,848)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_q <= $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000000);
        end
        else if (SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backEN == 1'b1)
        begin
            redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_q <= $unsigned(redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_q);
        end
    end

    // i_lower_margin_sis_generic_convertcrdata0_add_x(ADD,640)@102
    assign i_lower_margin_sis_generic_convertcrdata0_add_x_a = {1'b0, redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_q};
    assign i_lower_margin_sis_generic_convertcrdata0_add_x_b = {1'b0, i_lower_margin_sis_generic_convertcrdata0_c_i64_241_x_q};
    assign i_lower_margin_sis_generic_convertcrdata0_add_x_o = $unsigned(i_lower_margin_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_lower_margin_sis_generic_convertcrdata0_add_x_b);
    assign i_lower_margin_sis_generic_convertcrdata0_add_x_q = i_lower_margin_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_lower_margin_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,643)@102
    assign i_lower_margin_sis_generic_convertcrdata0_trunc_sel_x_b = i_lower_margin_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246(BLACKBOX,72)@102
    // in in_i_stall@20000000
    // out out_lsu_memdep_107_o_active@20000000
    // out out_memdep_107_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_107_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_107_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_107_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_107_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_107_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_107_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@133
    // out out_o_writeack@133
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000000Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246 (
        .in_flush(in_flush),
        .in_i_address(i_lower_margin_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(redist33_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_q_2_0_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V0),
        .in_i_writedata(redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_q),
        .in_memdep_107_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_107_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_107_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_107_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_107_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_107_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_107_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_107_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_107_o_active(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_lsu_memdep_107_o_active),
        .out_memdep_107_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_107_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_107_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_107_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_107_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_107_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_107_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246(BITJOIN,894)
    assign bubble_join_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_q = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246(BITSELECT,895)
    assign bubble_select_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247(BLACKBOX,125)@133
    // in in_stall_in@20000000
    // out out_data_out@134
    // out out_feedback_out_21@20000000
    // out out_feedback_valid_out_21@20000000
    // out out_stall_out@20000000
    // out out_valid_out@134
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000007Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_b),
        .in_feedback_stall_in_21(i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_feedback_stall_out_21),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V2),
        .out_data_out(),
        .out_feedback_out_21(i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_feedback_out_21),
        .out_feedback_valid_out_21(i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_feedback_valid_out_21),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14(BLACKBOX,102)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_21@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000007Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14 (
        .in_data_in(GND_q),
        .in_dir(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .in_feedback_in_21(i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_feedback_out_21),
        .in_feedback_valid_in_21(i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_feedback_valid_out_21),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_backStall),
        .in_valid_in(SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out),
        .out_feedback_stall_out_21(i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_feedback_stall_out_21),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14(BITJOIN,989)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_q = i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14(BITSELECT,990)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_q[0:0]);

    // SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo(STALLENABLE,1637)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg1 <= '0;
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg0 <= SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg1 <= SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg1;
            // Successor 2
            SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg2 <= SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_backStall) & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_backStall) & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg1;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_backStall) & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid) | SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg2;
    // Consuming
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_StallValid = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_backStall & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg1 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed1;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_toReg2 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_StallValid & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed2;
    // Backward Stall generation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_or0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_or1 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed1 & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_or0;
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireStall = ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_consumed2 & SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_or1);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_backStall = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V1 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg1);
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V2 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid & ~ (SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_wireValid = redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_out;

    // redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo(STALLFIFO,885)
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V2;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_in = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_backStall;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_b;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_in[0];
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_in_bitsignaltemp = redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_in[0];
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_out[0] = redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_out[0] = redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo (
        .valid_in(redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_b),
        .valid_out(redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo(BITJOIN,1119)
    assign bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_q = redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_data_out;

    // bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo(BITSELECT,1120)
    assign bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_b = $unsigned(bubble_join_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_q[0:0]);

    // bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo(BITJOIN,1125)
    assign bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_q = redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_data_out;

    // bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo(BITSELECT,1126)
    assign bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_b = $unsigned(bubble_join_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123(LOGICAL,256)@35
    assign i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_q = bubble_select_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_b | bubble_select_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_b;

    // bubble_join_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo(BITJOIN,1107)
    assign bubble_join_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_q = redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_data_out;

    // bubble_select_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo(BITSELECT,1108)
    assign bubble_select_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_b = $unsigned(bubble_join_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194(LOGICAL,194)@35
    assign i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_q = bubble_select_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_q;

    // bubble_join_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo(BITJOIN,1110)
    assign bubble_join_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_q = redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_data_out;

    // bubble_select_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo(BITSELECT,1111)
    assign bubble_select_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_b = $unsigned(bubble_join_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_151_sis_generic_convertcrdata193(LOGICAL,193)@35
    assign i_reduction_sis_generic_convertcrdata_151_sis_generic_convertcrdata193_q = bubble_select_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_b | bubble_select_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_b;

    // i_reduction_sis_generic_convertcrdata_153_sis_generic_convertcrdata195(LOGICAL,195)@35
    assign i_reduction_sis_generic_convertcrdata_153_sis_generic_convertcrdata195_q = i_reduction_sis_generic_convertcrdata_151_sis_generic_convertcrdata193_q | i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_q;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16(BITJOIN,992)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_q = i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16(BITSELECT,993)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_q[0:0]);

    // redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo(STALLFIFO,884)
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V2;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_in = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_backStall;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_b;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_in[0];
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_in_bitsignaltemp = redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_in[0];
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_out[0] = redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_out[0] = redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo (
        .valid_in(redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_b),
        .valid_out(redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo(BITJOIN,1116)
    assign bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_q = redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_data_out;

    // bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo(BITSELECT,1117)
    assign bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_b = $unsigned(bubble_join_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_154_sis_generic_convertcrdata196(LOGICAL,196)@35
    assign i_reduction_sis_generic_convertcrdata_154_sis_generic_convertcrdata196_q = bubble_select_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_153_sis_generic_convertcrdata195_q;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242(STALLENABLE,1263)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_wireValid = i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_valid_out;

    // bubble_join_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241(BITJOIN,898)
    assign bubble_join_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_q = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241(BITSELECT,899)
    assign bubble_select_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_q[0:0]);

    // i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242(BLACKBOX,123)@133
    // in in_stall_in@20000000
    // out out_data_out@134
    // out out_feedback_out_20@20000000
    // out out_feedback_valid_out_20@20000000
    // out out_stall_out@20000000
    // out out_valid_out@134
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000005Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_b),
        .in_feedback_stall_in_20(i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_feedback_stall_out_20),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V2),
        .out_data_out(),
        .out_feedback_out_20(i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_feedback_out_20),
        .out_feedback_valid_out_20(i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_feedback_valid_out_20),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24(BLACKBOX,100)@2
    // in in_stall_in@20000000
    // out out_data_out@3
    // out out_feedback_stall_out_20@20000000
    // out out_stall_out@20000000
    // out out_valid_out@3
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000005Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24 (
        .in_data_in(GND_q),
        .in_dir(redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_q),
        .in_feedback_in_20(i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_feedback_out_20),
        .in_feedback_valid_in_20(i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_feedback_valid_out_20),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_backStall),
        .in_valid_in(SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out),
        .out_feedback_stall_out_20(i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_feedback_stall_out_20),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24(BITJOIN,983)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_q = i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24(BITSELECT,984)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_q[0:0]);

    // redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo(STALLFIFO,886)
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V2;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_in = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_backStall;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_b;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_in[0];
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_in_bitsignaltemp = redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_in[0];
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_out[0] = redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_out[0] = redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo (
        .valid_in(redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_b),
        .valid_out(redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo(BITJOIN,1122)
    assign bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_q = redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_data_out;

    // bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo(BITSELECT,1123)
    assign bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_b = $unsigned(bubble_join_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197(LOGICAL,197)@35 + 1
    assign i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_qi = bubble_select_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_154_sis_generic_convertcrdata196_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_delay ( .xin(i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_qi), .xout(i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q), .ena(SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backEN[0]), .clk(clock), .aclr(resetn) );

    // SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo(STALLENABLE,1620)
    // Valid signal propagation
    assign SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_V0 = SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_backStall = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_o_stall | ~ (SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and0 = redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_out;
    assign SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and1 = SE_redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_V4 & SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and0;
    assign SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and2 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V4 & SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and1;
    assign SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and3 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V4 & SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and2;
    assign SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and4 = SE_out_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_V4 & SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and3;
    assign SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_wireValid = SE_out_redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_V3 & SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_and4;

    // redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo(STALLFIFO,876)
    assign redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_V0;
    assign redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_in = SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_backStall;
    assign redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_data_in = i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q;
    assign redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_in_bitsignaltemp = redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_in[0];
    assign redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_in_bitsignaltemp = redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_in[0];
    assign redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_out[0] = redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_out_bitsignaltemp;
    assign redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_out[0] = redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo (
        .valid_in(redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_in_bitsignaltemp),
        .stall_in(redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q),
        .valid_out(redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_valid_out_bitsignaltemp),
        .stall_out(redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_out_bitsignaltemp),
        .data_out(redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo(STALLENABLE,1639)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg1 <= '0;
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg2 <= '0;
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg0 <= SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg1 <= SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg1;
            // Successor 2
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg2 <= SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg2;
            // Successor 3
            SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg3 <= SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_backStall) & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid) | SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_backStall) & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid) | SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg1;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backStall) & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid) | SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg2;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_backStall) & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid) | SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg3;
    // Consuming
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_StallValid = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_backStall & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_StallValid & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg1 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_StallValid & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed1;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg2 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_StallValid & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed2;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_toReg3 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_StallValid & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or1 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed1 & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or0;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or2 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed2 & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or1;
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireStall = ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_consumed3 & SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_or2);
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_backStall = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid & ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V1 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid & ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg1);
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V2 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid & ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg2);
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V3 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid & ~ (SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_wireValid = redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_valid_out;

    // SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197(STALLENABLE,1352)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_V0 = SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_s_tv_0 = redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_stall_out & SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_and0 = SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_V0 & SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_v_s_0 = SE_out_redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_V2 & SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_v_s_0;
            end

        end
    end

    // SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo(STALLENABLE,1635)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg1 <= '0;
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg2 <= '0;
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg0 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg1 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg1;
            // Successor 2
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg2 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg2;
            // Successor 3
            SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg3 <= SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_backStall) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_backStall) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg1;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_backStall) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg2;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_backStall) & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid) | SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg3;
    // Consuming
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_StallValid = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_backStall & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed1;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg2 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed2;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_toReg3 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_StallValid & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed1 & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or0;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or2 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed2 & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or1;
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireStall = ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_consumed3 & SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_or2);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_backStall = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V0 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V1 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg1);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V2 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg2);
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V3 = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid & ~ (SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_wireValid = redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_valid_out;

    // SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo(STALLENABLE,1633)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg1 <= '0;
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg2 <= '0;
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg3 <= '0;
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg0 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg1 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg1;
            // Successor 2
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg2 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg2;
            // Successor 3
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg3 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg3;
            // Successor 4
            SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg4 <= SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_114_sis_generic_convertcrdata140_backStall) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_127_sis_generic_convertcrdata156_backStall) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg1;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_backStall) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg2;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backStall) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg3;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed4 = (~ (SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_backStall) & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid) | SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg4;
    // Consuming
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_StallValid = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_backStall & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg0 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed0;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg1 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed1;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg2 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed2;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg3 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed3;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_toReg4 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_StallValid & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed4;
    // Backward Stall generation
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or0 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed0;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or1 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed1 & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or0;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or2 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed2 & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or1;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or3 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed3 & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or2;
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireStall = ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_consumed4 & SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_or3);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_backStall = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V0 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V1 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg1);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V2 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg2);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V3 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg3);
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V4 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid & ~ (SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_wireValid = redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_valid_out;

    // SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112(STALLENABLE,1406)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_V0 = SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_s_tv_0 = SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_backStall & SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_and0 = SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_V0 & SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_v_s_0 = SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_V0 & SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109(STALLENABLE,1403)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_V0 = SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_backStall = SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V2;
    assign SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_and1 = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_V1 & SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V3 & SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_and1;

    // SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo(STALLENABLE,1631)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg0 <= SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg1 <= SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_backStall) & SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireValid) | SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_backStall) & SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireValid) | SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_StallValid = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_backStall & SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireValid;
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_toReg0 = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_StallValid & SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_consumed0;
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_toReg1 = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_StallValid & SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_or0 = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_consumed0;
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireStall = ~ (SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_consumed1 & SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_or0);
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_backStall = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_V0 = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireValid & ~ (SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_V1 = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireValid & ~ (SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_wireValid = redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_valid_out;

    // SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123(STALLENABLE,1411)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg0 <= '0;
            SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg0 <= SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_toReg0;
            // Successor 1
            SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg1 <= SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_toReg1;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_backStall) & SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireValid) | SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg0;
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_95_sis_generic_convertcrdata124_backStall) & SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireValid) | SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg1;
    // Consuming
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_StallValid = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_backStall & SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireValid;
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_toReg0 = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_StallValid & SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_consumed0;
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_toReg1 = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_StallValid & SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_consumed1;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_or0 = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_consumed0;
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireStall = ~ (SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_consumed1 & SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_or0);
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_backStall = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_V0 = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg0);
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_V1 = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_fromReg1);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_and0 = SE_out_redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_V2;
    assign SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_wireValid = SE_out_redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_V2 & SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_and0;

    // SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194(STALLENABLE,1349)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_V0 = SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_backStall = SE_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and0 = SE_i_reduction_sis_generic_convertcrdata_94_sis_generic_convertcrdata123_V0;
    assign SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and1 = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and2 = SE_out_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and1;
    assign SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and3 = SE_out_redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_V2 & SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and2;
    assign SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_wireValid = SE_out_redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_V2 & SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_and3;

    // redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo(STALLFIFO,881)
    assign redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_in = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_V1;
    assign redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_in = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_backStall;
    assign redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_data_in = bubble_select_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_b;
    assign redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_in_bitsignaltemp = redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_in[0];
    assign redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_in_bitsignaltemp = redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_in[0];
    assign redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_out[0] = redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_out_bitsignaltemp;
    assign redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_out[0] = redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(33),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo (
        .valid_in(redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_in_bitsignaltemp),
        .stall_in(redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_b),
        .valid_out(redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_out_bitsignaltemp),
        .stall_out(redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_stall_out_bitsignaltemp),
        .data_out(redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo(STALLENABLE,1629)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg0 <= '0;
            SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg0 <= SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_toReg0;
            // Successor 1
            SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg1 <= SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_152_sis_generic_convertcrdata194_backStall) & SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireValid) | SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg0;
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_backStall) & SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireValid) | SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg1;
    // Consuming
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_StallValid = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_backStall & SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireValid;
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_toReg0 = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_StallValid & SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_consumed0;
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_toReg1 = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_StallValid & SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_or0 = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_consumed0;
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireStall = ~ (SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_consumed1 & SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_or0);
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_backStall = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_V0 = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireValid & ~ (SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg0);
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_V1 = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireValid & ~ (SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_wireValid = redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86(STALLENABLE,1251)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg2 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg3 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_toReg3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_consumed3 & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_or2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg2);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and0 = i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and1 = i_llvm_fpga_pop_i1_memdep_phi94_pop14_sis_generic_convertcrdata84_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and2 = i_llvm_fpga_pop_i1_memdep_phi90_pop13_sis_generic_convertcrdata83_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and3 = i_llvm_fpga_pop_i1_memdep_phi125_pop18_sis_generic_convertcrdata90_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and2;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and4 = i_llvm_fpga_pop_i1_memdep_phi114_pop17_sis_generic_convertcrdata89_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and3;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_wireValid = i_llvm_fpga_pop_i1_memdep_phi105_pop16_sis_generic_convertcrdata87_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_and4;

    // SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117(STALLENABLE,1408)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_V0 = SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_backStall = SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V3;
    assign SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_and1 = SE_out_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_V1 & SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V1 & SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_and1;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38(STALLENABLE,1193)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed3 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_or2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_valid;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8(BITJOIN,1025)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_q = i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8(BITSELECT,1026)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5(BITJOIN,1016)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_q = i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5(BITSELECT,1017)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29(LOGICAL,162)@2
    assign i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_b;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6(BITJOIN,1022)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_q = i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6(BITSELECT,1023)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30(LOGICAL,168)@2 + 1
    assign i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_b | i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_delay ( .xin(i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_qi), .xout(i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_q), .ena(SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backEN[0]), .clk(clock), .aclr(resetn) );

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10(BITJOIN,1019)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_q = i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10(BITSELECT,1020)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_q[0:0]);

    // i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31(LOGICAL,175)@3
    assign i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_b | i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_q;

    // i_reduction_sis_generic_convertcrdata_13_sis_generic_convertcrdata32(LOGICAL,183)@3
    assign i_reduction_sis_generic_convertcrdata_13_sis_generic_convertcrdata32_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_b | i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_q;

    // i_reduction_sis_generic_convertcrdata_14_sis_generic_convertcrdata33(LOGICAL,192)@3
    assign i_reduction_sis_generic_convertcrdata_14_sis_generic_convertcrdata33_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_b | i_reduction_sis_generic_convertcrdata_13_sis_generic_convertcrdata32_q;

    // i_reduction_sis_generic_convertcrdata_15_sis_generic_convertcrdata34(LOGICAL,202)@3
    assign i_reduction_sis_generic_convertcrdata_15_sis_generic_convertcrdata34_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_b | i_reduction_sis_generic_convertcrdata_14_sis_generic_convertcrdata33_q;

    // i_reduction_sis_generic_convertcrdata_16_sis_generic_convertcrdata35(LOGICAL,211)@3
    assign i_reduction_sis_generic_convertcrdata_16_sis_generic_convertcrdata35_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_b | i_reduction_sis_generic_convertcrdata_15_sis_generic_convertcrdata34_q;

    // i_reduction_sis_generic_convertcrdata_18_sis_generic_convertcrdata36(LOGICAL,217)@3
    assign i_reduction_sis_generic_convertcrdata_18_sis_generic_convertcrdata36_q = i_reduction_sis_generic_convertcrdata_16_sis_generic_convertcrdata35_q | i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q;

    // i_reduction_sis_generic_convertcrdata_19_sis_generic_convertcrdata37(LOGICAL,220)@3
    assign i_reduction_sis_generic_convertcrdata_19_sis_generic_convertcrdata37_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_b | i_reduction_sis_generic_convertcrdata_18_sis_generic_convertcrdata36_q;

    // i_arrayidx7_sis_generic_convertcrdata0_c_i64_11_x(CONSTANT,589)
    assign i_arrayidx7_sis_generic_convertcrdata0_c_i64_11_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000001);

    // i_arrayidx7_sis_generic_convertcrdata0_add_x(ADD,588)@3
    assign i_arrayidx7_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b};
    assign i_arrayidx7_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx7_sis_generic_convertcrdata0_c_i64_11_x_q};
    assign i_arrayidx7_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx7_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx7_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx7_sis_generic_convertcrdata0_add_x_q = i_arrayidx7_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx7_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,591)@3
    assign i_arrayidx7_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx7_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38(BLACKBOX,88)@3
    // in in_i_stall@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    // out out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000016Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx7_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_19_sis_generic_convertcrdata37_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_backStall),
        .in_i_valid(SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_V0),
        .in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38(BITJOIN,949)
    assign bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_q = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38(BITSELECT,950)
    assign bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_b = $unsigned(bubble_join_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_q[7:0]);

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,626)@35
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,625)@35
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[11:11], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_add17_sis_generic_convertcrdata43(ADD,47)@35
    assign i_add17_sis_generic_convertcrdata43_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_add17_sis_generic_convertcrdata43_b = {1'b0, c_i32_1286_q};
    assign i_add17_sis_generic_convertcrdata43_o = $unsigned(i_add17_sis_generic_convertcrdata43_a) + $unsigned(i_add17_sis_generic_convertcrdata43_b);
    assign i_add17_sis_generic_convertcrdata43_q = i_add17_sis_generic_convertcrdata43_o[32:0];

    // bgTrunc_i_add17_sis_generic_convertcrdata43_sel_x(BITSELECT,471)@35
    assign bgTrunc_i_add17_sis_generic_convertcrdata43_sel_x_b = i_add17_sis_generic_convertcrdata43_q[31:0];

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,635)@35
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,634)@35
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[15:15], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[14:14], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_sub_sis_generic_convertcrdata49(SUB,275)@35
    assign i_sub_sis_generic_convertcrdata49_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_sub_sis_generic_convertcrdata49_b = {1'b0, bgTrunc_i_add17_sis_generic_convertcrdata43_sel_x_b};
    assign i_sub_sis_generic_convertcrdata49_o = $unsigned(i_sub_sis_generic_convertcrdata49_a) - $unsigned(i_sub_sis_generic_convertcrdata49_b);
    assign i_sub_sis_generic_convertcrdata49_q = i_sub_sis_generic_convertcrdata49_o[32:0];

    // bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x(BITSELECT,487)@35
    assign bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b = $unsigned(i_sub_sis_generic_convertcrdata49_q[31:0]);

    // redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0(REG,851)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b);
        end
    end

    // leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x(MUX,779)@36
    assign leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_s or redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_q or leftShiftStage0Idx1_uid778_i_sub28_sis_generic_convertcrdata0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_s)
            1'b0 : leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_q = redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_q;
            1'b1 : leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_q = leftShiftStage0Idx1_uid778_i_sub28_sis_generic_convertcrdata0_shift_x_q;
            default : leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_q = 32'b0;
        endcase
    end

    // leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x(MUX,784)@36
    assign leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_s = VCC_q;
    always @(leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_s or leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_q or leftShiftStage1Idx1_uid783_i_sub28_sis_generic_convertcrdata0_shift_x_q)
    begin
        unique case (leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_s)
            1'b0 : leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_q = leftShiftStage0_uid780_i_sub28_sis_generic_convertcrdata0_shift_x_q;
            1'b1 : leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_q = leftShiftStage1Idx1_uid783_i_sub28_sis_generic_convertcrdata0_shift_x_q;
            default : leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_q = 32'b0;
        endcase
    end

    // i_sub28_sis_generic_convertcrdata106_vt_select_31(BITSELECT,270)@36
    assign i_sub28_sis_generic_convertcrdata106_vt_select_31_b = leftShiftStage1_uid785_i_sub28_sis_generic_convertcrdata0_shift_x_q[31:3];

    // i_sub28_sis_generic_convertcrdata106_vt_join(BITJOIN,269)@36
    assign i_sub28_sis_generic_convertcrdata106_vt_join_q = {i_sub28_sis_generic_convertcrdata106_vt_select_31_b, i_mul81_sis_generic_convertcrdata101_vt_const_2_q};

    // i_mul82_sis_generic_convertcrdata107(ADD,146)@36
    assign i_mul82_sis_generic_convertcrdata107_a = {1'b0, i_sub28_sis_generic_convertcrdata106_vt_join_q};
    assign i_mul82_sis_generic_convertcrdata107_b = {1'b0, c_i32_24294_q};
    assign i_mul82_sis_generic_convertcrdata107_o = $unsigned(i_mul82_sis_generic_convertcrdata107_a) + $unsigned(i_mul82_sis_generic_convertcrdata107_b);
    assign i_mul82_sis_generic_convertcrdata107_q = i_mul82_sis_generic_convertcrdata107_o[32:0];

    // bgTrunc_i_mul82_sis_generic_convertcrdata107_sel_x(BITSELECT,476)@36
    assign bgTrunc_i_mul82_sis_generic_convertcrdata107_sel_x_b = i_mul82_sis_generic_convertcrdata107_q[31:0];

    // i_mul82_sis_generic_convertcrdata107_vt_select_31(BITSELECT,149)@36
    assign i_mul82_sis_generic_convertcrdata107_vt_select_31_b = bgTrunc_i_mul82_sis_generic_convertcrdata107_sel_x_b[31:3];

    // redist40_i_mul82_sis_generic_convertcrdata107_vt_select_31_b_1_0(REG,880)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_i_mul82_sis_generic_convertcrdata107_vt_select_31_b_1_0_q <= $unsigned(29'b00000000000000000000000000000);
        end
        else if (SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist40_i_mul82_sis_generic_convertcrdata107_vt_select_31_b_1_0_q <= $unsigned(i_mul82_sis_generic_convertcrdata107_vt_select_31_b);
        end
    end

    // i_mul82_sis_generic_convertcrdata107_vt_join(BITJOIN,148)@37
    assign i_mul82_sis_generic_convertcrdata107_vt_join_q = {redist40_i_mul82_sis_generic_convertcrdata107_vt_select_31_b_1_0_q, i_mul81_sis_generic_convertcrdata101_vt_const_2_q};

    // SE_out_i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114(STALLENABLE,1289)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_wireValid = i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114(BLACKBOX,136)@68
    // in in_stall_in@20000000
    // out out_data_out@69
    // out out_feedback_out_11@20000000
    // out out_feedback_valid_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@69
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000018Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b),
        .in_feedback_stall_in_11(i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_feedback_stall_out_11),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V6),
        .out_data_out(),
        .out_feedback_out_11(i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_feedback_out_11),
        .out_feedback_valid_out_11(i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_feedback_valid_out_11),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113(STALLENABLE,1171)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg4 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg5 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg3 <= SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg4 <= SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg5 <= SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg6 <= SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed0 = (~ (SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid) | SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed1 = (~ (SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid) | SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed2 = (~ (SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid) | SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg2;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed3 = (~ (SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid) | SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg3;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed4 = (~ (SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid) | SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg4;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed5 = (~ (SE_i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_backStall) & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid) | SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg5;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed6 = (~ (i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid) | SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg6;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_backStall & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg0 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg1 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg2 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed2;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg3 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed3;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg4 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed4;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg5 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed5;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_toReg6 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_StallValid & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed6;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or0 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or1 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed1 & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or2 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed2 & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or1;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or3 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed3 & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or2;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or4 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed4 & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or3;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or5 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed5 & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or4;
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_consumed6 & SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_or5);
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_backStall = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V0 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V1 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V2 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg2);
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V3 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg3);
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V4 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg4);
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V5 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg5);
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_V6 = SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_wireValid = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_valid;

    // i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111(LOGICAL,250)@35
    assign i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_q = i_toi1_intcast36_sis_generic_convertcrdata55_sel_x_b | i_toi1_intcast47_sis_generic_convertcrdata58_sel_x_b;

    // i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109(LOGICAL,248)@35
    assign i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_q = bubble_select_redist42_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_66_sis_generic_convertcrdata93_q;

    // i_reduction_sis_generic_convertcrdata_83_sis_generic_convertcrdata110(LOGICAL,249)@35
    assign i_reduction_sis_generic_convertcrdata_83_sis_generic_convertcrdata110_q = i_toi1_intcast26_sis_generic_convertcrdata52_sel_x_b | i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_q;

    // i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112(LOGICAL,251)@35 + 1
    assign i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_qi = i_reduction_sis_generic_convertcrdata_83_sis_generic_convertcrdata110_q | i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_delay ( .xin(i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_qi), .xout(i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q), .ena(SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0(REG,866)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_backEN == 1'b1)
        begin
            redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_q <= $unsigned(i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q);
        end
    end

    // i_right_margin_sis_generic_convertcrdata0_add_x(ADD,656)@37
    assign i_right_margin_sis_generic_convertcrdata0_add_x_a = {1'b0, redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_q};
    assign i_right_margin_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx132_sis_generic_convertcrdata0_c_i64_81_x_q};
    assign i_right_margin_sis_generic_convertcrdata0_add_x_o = $unsigned(i_right_margin_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_right_margin_sis_generic_convertcrdata0_add_x_b);
    assign i_right_margin_sis_generic_convertcrdata0_add_x_q = i_right_margin_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_right_margin_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,659)@37
    assign i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b = i_right_margin_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113(BLACKBOX,77)@37
    // in in_i_stall@20000000
    // out out_lsu_memdep_143_o_active@20000000
    // out out_memdep_143_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_143_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_143_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_143_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_143_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_143_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_143_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@68
    // out out_o_writeack@68
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000005Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113 (
        .in_flush(in_flush),
        .in_i_address(i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_backStall),
        .in_i_valid(SE_i_mul82_sis_generic_convertcrdata107_vt_join_V0),
        .in_i_writedata(i_mul82_sis_generic_convertcrdata107_vt_join_q),
        .in_memdep_143_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_143_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_143_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_143_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_143_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_143_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_143_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_143_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_143_o_active(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_lsu_memdep_143_o_active),
        .out_memdep_143_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_143_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_143_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_143_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_143_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_143_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_143_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0(STALLENABLE,1605)
    // Valid signal propagation
    assign SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_V0 = SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_s_tv_0 = SE_i_mul82_sis_generic_convertcrdata107_vt_join_backStall & SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_backEN = ~ (SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_v_s_0 = SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_backEN & SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_V0;
    // Backward Stall generation
    assign SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_backStall = ~ (SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_backEN == 1'b0)
            begin
                SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_R_v_0 <= SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_R_v_0 & SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_s_tv_0;
            end
            else
            begin
                SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_R_v_0 <= SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_v_s_0;
            end

        end
    end

    // SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1(STALLENABLE,1578)
    // Valid signal propagation
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V0 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_0;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V1 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_1;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V2 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_2;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V3 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_3;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V4 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_4;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V5 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_5;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V6 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_6;
    // Stall signal propagation
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_0 = redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_stall_out & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_0;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_1 = SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_backStall & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_1;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_2 = SE_i_sub78_sis_generic_convertcrdata78_backStall & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_2;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_3 = SE_i_mul82_sis_generic_convertcrdata107_vt_join_backStall & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_3;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_4 = redist0_i_right_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_4;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_5 = redist1_i_left_margin_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_5;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_6 = redist12_i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b_64_fifo_stall_out & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_6;
    // Backward Enable generation
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or0 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_0;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or1 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_1 | SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or0;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or2 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_2 | SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or1;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or3 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_3 | SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or2;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or4 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_4 | SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or3;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or5 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_5 | SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or4;
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN = ~ (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_6 | SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_or5);
    // Determine whether to write valid data into the first register stage
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN & SR_SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V;
    // Backward Stall generation
    assign SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backStall = ~ (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_0 <= 1'b0;
            SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_1 <= 1'b0;
            SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_2 <= 1'b0;
            SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_3 <= 1'b0;
            SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_4 <= 1'b0;
            SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_5 <= 1'b0;
            SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_6 <= 1'b0;
        end
        else
        begin
            if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN == 1'b0)
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_0 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_0 & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_0;
            end
            else
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_0 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0;
            end

            if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN == 1'b0)
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_1 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_1 & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_1;
            end
            else
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_1 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0;
            end

            if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN == 1'b0)
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_2 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_2 & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_2;
            end
            else
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_2 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0;
            end

            if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN == 1'b0)
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_3 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_3 & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_3;
            end
            else
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_3 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0;
            end

            if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN == 1'b0)
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_4 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_4 & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_4;
            end
            else
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_4 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0;
            end

            if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN == 1'b0)
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_5 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_5 & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_5;
            end
            else
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_5 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0;
            end

            if (SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_backEN == 1'b0)
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_6 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_6 & SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_s_tv_6;
            end
            else
            begin
                SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_R_v_6 <= SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_v_s_0;
            end

        end
    end

    // SE_i_mul82_sis_generic_convertcrdata107_vt_join(STALLENABLE,1305)
    // Valid signal propagation
    assign SE_i_mul82_sis_generic_convertcrdata107_vt_join_V0 = SE_i_mul82_sis_generic_convertcrdata107_vt_join_wireValid;
    // Backward Stall generation
    assign SE_i_mul82_sis_generic_convertcrdata107_vt_join_backStall = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_o_stall | ~ (SE_i_mul82_sis_generic_convertcrdata107_vt_join_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_mul82_sis_generic_convertcrdata107_vt_join_and0 = SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_V1;
    assign SE_i_mul82_sis_generic_convertcrdata107_vt_join_and1 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V3 & SE_i_mul82_sis_generic_convertcrdata107_vt_join_and0;
    assign SE_i_mul82_sis_generic_convertcrdata107_vt_join_wireValid = SE_redist27_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_q_2_0_V0 & SE_i_mul82_sis_generic_convertcrdata107_vt_join_and1;

    // SE_i_sub78_sis_generic_convertcrdata78(STALLENABLE,1427)
    // Valid signal propagation
    assign SE_i_sub78_sis_generic_convertcrdata78_V0 = SE_i_sub78_sis_generic_convertcrdata78_wireValid;
    // Backward Stall generation
    assign SE_i_sub78_sis_generic_convertcrdata78_backStall = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_o_stall | ~ (SE_i_sub78_sis_generic_convertcrdata78_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_sub78_sis_generic_convertcrdata78_and0 = SE_i_unnamed_sis_generic_convertcrdata76_V0;
    assign SE_i_sub78_sis_generic_convertcrdata78_and1 = SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_V0 & SE_i_sub78_sis_generic_convertcrdata78_and0;
    assign SE_i_sub78_sis_generic_convertcrdata78_and2 = SE_i_unnamed_sis_generic_convertcrdata67_V0 & SE_i_sub78_sis_generic_convertcrdata78_and1;
    assign SE_i_sub78_sis_generic_convertcrdata78_and3 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V2 & SE_i_sub78_sis_generic_convertcrdata78_and2;
    assign SE_i_sub78_sis_generic_convertcrdata78_wireValid = SE_redist29_i_reduction_sis_generic_convertcrdata_76_sis_generic_convertcrdata103_q_2_0_V0 & SE_i_sub78_sis_generic_convertcrdata78_and3;

    // SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0(STALLENABLE,1590)
    // Valid signal propagation
    assign SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_V0 = SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_0;
    assign SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_V1 = SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_s_tv_0 = SE_i_sub78_sis_generic_convertcrdata78_backStall & SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_0;
    assign SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_s_tv_1 = SE_i_mul82_sis_generic_convertcrdata107_vt_join_backStall & SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_or0 = SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_s_tv_0;
    assign SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backEN = ~ (SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_s_tv_1 | SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_v_s_0 = SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backEN & SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_V0;
    // Backward Stall generation
    assign SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backStall = ~ (SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_0 <= 1'b0;
            SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_0 <= SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_0 & SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_0 <= SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_1 <= SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_1 & SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_R_v_1 <= SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0(STALLENABLE,1587)
    // Valid signal propagation
    assign SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_V0 = SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_s_tv_0 = SE_redist16_bgTrunc_i_sub28_neg_sis_generic_convertcrdata77_sel_x_b_1_0_backStall & SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_backEN = ~ (SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_v_s_0 = SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_backEN & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    // Backward Stall generation
    assign SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_backStall = ~ (SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_R_v_0 <= SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_R_v_0 & SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_R_v_0 <= SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1503)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= '0;
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg0;
            // Successor 1
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg1;
            // Successor 2
            SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2 <= SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed1 = (~ (SE_i_acl_sis_generic_convertcrdata100_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall) & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid) | SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2;
    // Consuming
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_toReg2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_StallValid & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed2;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireStall = ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_consumed2 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_or1);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireStall;
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg0);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V1 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg1);
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V2 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid & ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26(STALLENABLE,1191)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_or1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_valid;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1509)
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_redist13_bgTrunc_i_sub_sis_generic_convertcrdata49_sel_x_b_1_0_backStall | ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45(STALLENABLE,1195)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv27_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed3 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg3;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed3;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_or2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228(STALLENABLE,1281)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_wireValid = i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228(BLACKBOX,132)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_out_7@20000000
    // out out_feedback_valid_out_7@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000014Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228 (
        .in_data_in(i_toi1_intcast36_sis_generic_convertcrdata55_sel_x_b),
        .in_feedback_stall_in_7(i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_feedback_stall_out_7),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V4),
        .out_data_out(),
        .out_feedback_out_7(i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_feedback_out_7),
        .out_feedback_valid_out_7(i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_feedback_valid_out_7),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54(STALLENABLE,1199)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg4 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed4 = (~ (i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_toReg4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_consumed4 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_or3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_valid;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225(STALLENABLE,1279)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_wireValid = i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225(BLACKBOX,131)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_out_6@20000000
    // out out_feedback_valid_out_6@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000013Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225 (
        .in_data_in(i_toi1_intcast26_sis_generic_convertcrdata52_sel_x_b),
        .in_feedback_stall_in_6(i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_feedback_stall_out_6),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V4),
        .out_data_out(),
        .out_feedback_out_6(i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_feedback_out_6),
        .out_feedback_valid_out_6(i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_feedback_valid_out_6),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51(STALLENABLE,1197)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg4 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed1 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_82_sis_generic_convertcrdata109_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed4 = (~ (i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_toReg4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_consumed4 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_or3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_valid;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1511)
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_backStall | ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V1 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V3 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;

    // SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0(STALLENABLE,1588)
    // Valid signal propagation
    assign SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_V0 = SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_s_tv_0 = SE_i_unnamed_sis_generic_convertcrdata76_backStall & SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_backEN = ~ (SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_v_s_0 = SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_backEN & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    // Backward Stall generation
    assign SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_backStall = ~ (SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_R_v_0 <= SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_R_v_0 & SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_R_v_0 <= SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // i_and222_sis_generic_convertcrdata71_vt_const_31(CONSTANT,53)
    assign i_and222_sis_generic_convertcrdata71_vt_const_31_q = $unsigned(26'b00000000000000000000000000);

    // i_zext221_sis_generic_convertcrdata70_sel_x(BITSELECT,688)@35
    assign i_zext221_sis_generic_convertcrdata70_sel_x_b = {24'b000000000000000000000000, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_b[7:0]};

    // i_zext221_sis_generic_convertcrdata70_vt_select_7(BITSELECT,297)@35
    assign i_zext221_sis_generic_convertcrdata70_vt_select_7_b = i_zext221_sis_generic_convertcrdata70_sel_x_b[7:0];

    // i_zext221_sis_generic_convertcrdata70_vt_join(BITJOIN,296)@35
    assign i_zext221_sis_generic_convertcrdata70_vt_join_q = {i_and224_sis_generic_convertcrdata62_vt_const_31_q, i_zext221_sis_generic_convertcrdata70_vt_select_7_b};

    // i_and222_sis_generic_convertcrdata71_BitSelect_for_a(BITSELECT,728)@35
    assign i_and222_sis_generic_convertcrdata71_BitSelect_for_a_b = i_zext221_sis_generic_convertcrdata70_vt_join_q[5:0];

    // i_and222_sis_generic_convertcrdata71_join(BITJOIN,729)@35
    assign i_and222_sis_generic_convertcrdata71_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and222_sis_generic_convertcrdata71_BitSelect_for_a_b};

    // i_and222_sis_generic_convertcrdata71_vt_select_5(BITSELECT,55)@35
    assign i_and222_sis_generic_convertcrdata71_vt_select_5_b = i_and222_sis_generic_convertcrdata71_join_q[5:0];

    // i_and222_sis_generic_convertcrdata71_vt_join(BITJOIN,54)@35
    assign i_and222_sis_generic_convertcrdata71_vt_join_q = {i_and222_sis_generic_convertcrdata71_vt_const_31_q, i_and222_sis_generic_convertcrdata71_vt_select_5_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,638)@35
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,637)@35
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[10:10], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_sub71_sis_generic_convertcrdata72(SUB,272)@35
    assign i_sub71_sis_generic_convertcrdata72_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv67_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_sub71_sis_generic_convertcrdata72_b = {1'b0, i_and222_sis_generic_convertcrdata71_vt_join_q};
    assign i_sub71_sis_generic_convertcrdata72_o = $unsigned(i_sub71_sis_generic_convertcrdata72_a) - $unsigned(i_sub71_sis_generic_convertcrdata72_b);
    assign i_sub71_sis_generic_convertcrdata72_q = i_sub71_sis_generic_convertcrdata72_o[32:0];

    // bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x(BITSELECT,484)@35
    assign bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b = $unsigned(i_sub71_sis_generic_convertcrdata72_q[31:0]);

    // redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0(REG,852)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b);
        end
    end

    // c_i32_64292(CONSTANT,36)
    assign c_i32_64292_q = $unsigned(32'b00000000000000000000000001000000);

    // i_add75_sis_generic_convertcrdata75(ADD,51)@36
    assign i_add75_sis_generic_convertcrdata75_a = {1'b0, redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_q};
    assign i_add75_sis_generic_convertcrdata75_b = {1'b0, c_i32_64292_q};
    assign i_add75_sis_generic_convertcrdata75_o = $unsigned(i_add75_sis_generic_convertcrdata75_a) + $unsigned(i_add75_sis_generic_convertcrdata75_b);
    assign i_add75_sis_generic_convertcrdata75_q = i_add75_sis_generic_convertcrdata75_o[32:0];

    // bgTrunc_i_add75_sis_generic_convertcrdata75_sel_x(BITSELECT,475)@36
    assign bgTrunc_i_add75_sis_generic_convertcrdata75_sel_x_b = i_add75_sis_generic_convertcrdata75_q[31:0];

    // i_cmp72_sis_generic_convertcrdata73(COMPARE,69)@36
    assign i_cmp72_sis_generic_convertcrdata73_a = $unsigned({{2{c_i32_0289_recast_x_q[31]}}, c_i32_0289_recast_x_q});
    assign i_cmp72_sis_generic_convertcrdata73_b = $unsigned({{2{redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_q[31]}}, redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_q});
    assign i_cmp72_sis_generic_convertcrdata73_o = $unsigned($signed(i_cmp72_sis_generic_convertcrdata73_a) - $signed(i_cmp72_sis_generic_convertcrdata73_b));
    assign i_cmp72_sis_generic_convertcrdata73_c[0] = i_cmp72_sis_generic_convertcrdata73_o[33];

    // SE_i_unnamed_sis_generic_convertcrdata76(STALLENABLE,1434)
    // Valid signal propagation
    assign SE_i_unnamed_sis_generic_convertcrdata76_V0 = SE_i_unnamed_sis_generic_convertcrdata76_R_v_0;
    assign SE_i_unnamed_sis_generic_convertcrdata76_V1 = SE_i_unnamed_sis_generic_convertcrdata76_R_v_1;
    // Stall signal propagation
    assign SE_i_unnamed_sis_generic_convertcrdata76_s_tv_0 = SE_i_sub78_sis_generic_convertcrdata78_backStall & SE_i_unnamed_sis_generic_convertcrdata76_R_v_0;
    assign SE_i_unnamed_sis_generic_convertcrdata76_s_tv_1 = SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_backStall & SE_i_unnamed_sis_generic_convertcrdata76_R_v_1;
    // Backward Enable generation
    assign SE_i_unnamed_sis_generic_convertcrdata76_or0 = SE_i_unnamed_sis_generic_convertcrdata76_s_tv_0;
    assign SE_i_unnamed_sis_generic_convertcrdata76_backEN = ~ (SE_i_unnamed_sis_generic_convertcrdata76_s_tv_1 | SE_i_unnamed_sis_generic_convertcrdata76_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_sis_generic_convertcrdata76_v_s_0 = SE_i_unnamed_sis_generic_convertcrdata76_backEN & SE_redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_V0;
    // Backward Stall generation
    assign SE_i_unnamed_sis_generic_convertcrdata76_backStall = ~ (SE_i_unnamed_sis_generic_convertcrdata76_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_sis_generic_convertcrdata76_R_v_0 <= 1'b0;
            SE_i_unnamed_sis_generic_convertcrdata76_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_sis_generic_convertcrdata76_backEN == 1'b0)
            begin
                SE_i_unnamed_sis_generic_convertcrdata76_R_v_0 <= SE_i_unnamed_sis_generic_convertcrdata76_R_v_0 & SE_i_unnamed_sis_generic_convertcrdata76_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_sis_generic_convertcrdata76_R_v_0 <= SE_i_unnamed_sis_generic_convertcrdata76_v_s_0;
            end

            if (SE_i_unnamed_sis_generic_convertcrdata76_backEN == 1'b0)
            begin
                SE_i_unnamed_sis_generic_convertcrdata76_R_v_1 <= SE_i_unnamed_sis_generic_convertcrdata76_R_v_1 & SE_i_unnamed_sis_generic_convertcrdata76_s_tv_1;
            end
            else
            begin
                SE_i_unnamed_sis_generic_convertcrdata76_R_v_1 <= SE_i_unnamed_sis_generic_convertcrdata76_v_s_0;
            end

        end
    end

    // i_unnamed_sis_generic_convertcrdata76(MUX,292)@36 + 1
    assign i_unnamed_sis_generic_convertcrdata76_s = i_cmp72_sis_generic_convertcrdata73_c;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_sis_generic_convertcrdata76_q <= 32'b0;
        end
        else if (SE_i_unnamed_sis_generic_convertcrdata76_backEN == 1'b1)
        begin
            unique case (i_unnamed_sis_generic_convertcrdata76_s)
                1'b0 : i_unnamed_sis_generic_convertcrdata76_q <= bgTrunc_i_add75_sis_generic_convertcrdata75_sel_x_b;
                1'b1 : i_unnamed_sis_generic_convertcrdata76_q <= redist14_bgTrunc_i_sub71_sis_generic_convertcrdata72_sel_x_b_1_0_q;
                default : i_unnamed_sis_generic_convertcrdata76_q <= 32'b0;
            endcase
        end
    end

    // leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x(MUX,753)@37
    assign leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_s = VCC_q;
    always @(leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_s or i_unnamed_sis_generic_convertcrdata76_q or leftShiftStage0Idx1_uid752_i_mul83_sis_generic_convertcrdata0_shift_x_q)
    begin
        unique case (leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_s)
            1'b0 : leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_q = i_unnamed_sis_generic_convertcrdata76_q;
            1'b1 : leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_q = leftShiftStage0Idx1_uid752_i_mul83_sis_generic_convertcrdata0_shift_x_q;
            default : leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_q = 32'b0;
        endcase
    end

    // leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x(MUX,758)@37
    assign leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_s = VCC_q;
    always @(leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_s or leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_q or leftShiftStage1Idx1_uid757_i_mul83_sis_generic_convertcrdata0_shift_x_q)
    begin
        unique case (leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_s)
            1'b0 : leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_q = leftShiftStage0_uid754_i_mul83_sis_generic_convertcrdata0_shift_x_q;
            1'b1 : leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_q = leftShiftStage1Idx1_uid757_i_mul83_sis_generic_convertcrdata0_shift_x_q;
            default : leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_q = 32'b0;
        endcase
    end

    // i_mul83_sis_generic_convertcrdata115_vt_select_31(BITSELECT,152)@37
    assign i_mul83_sis_generic_convertcrdata115_vt_select_31_b = leftShiftStage1_uid759_i_mul83_sis_generic_convertcrdata0_shift_x_q[31:3];

    // i_mul81_sis_generic_convertcrdata101_vt_const_2(CONSTANT,143)
    assign i_mul81_sis_generic_convertcrdata101_vt_const_2_q = $unsigned(3'b000);

    // i_mul83_sis_generic_convertcrdata115_vt_join(BITJOIN,151)@37
    assign i_mul83_sis_generic_convertcrdata115_vt_join_q = {i_mul83_sis_generic_convertcrdata115_vt_select_31_b, i_mul81_sis_generic_convertcrdata101_vt_const_2_q};

    // SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0(STALLENABLE,1604)
    // Valid signal propagation
    assign SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_V0 = SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_s_tv_0 = SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_backStall & SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_backEN = ~ (SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_v_s_0 = SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_backEN & SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_V0;
    // Backward Stall generation
    assign SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_backStall = ~ (SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_backEN == 1'b0)
            begin
                SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_R_v_0 <= SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_R_v_0 & SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_s_tv_0;
            end
            else
            begin
                SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_R_v_0 <= SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_v_s_0;
            end

        end
    end

    // SE_i_mul83_sis_generic_convertcrdata115_vt_select_31(STALLENABLE,1308)
    // Valid signal propagation
    assign SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_V0 = SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_wireValid;
    // Backward Stall generation
    assign SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_backStall = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_stall | ~ (SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_and0 = SE_i_unnamed_sis_generic_convertcrdata76_V1;
    assign SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_and1 = SE_redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_V1 & SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_and0;
    assign SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_wireValid = SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_V0 & SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_and1;

    // i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117(LOGICAL,253)@35
    assign i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_q = bubble_select_redist41_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_data_out_32_fifo_b | i_reduction_sis_generic_convertcrdata_66_sis_generic_convertcrdata93_q;

    // i_reduction_sis_generic_convertcrdata_92_sis_generic_convertcrdata118(LOGICAL,254)@35
    assign i_reduction_sis_generic_convertcrdata_92_sis_generic_convertcrdata118_q = i_toi1_intcast13_sis_generic_convertcrdata39_sel_x_b | i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_q;

    // i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119(LOGICAL,255)@35 + 1
    assign i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_qi = i_toi1_intcast47_sis_generic_convertcrdata58_sel_x_b | i_reduction_sis_generic_convertcrdata_92_sis_generic_convertcrdata118_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_delay ( .xin(i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_qi), .xout(i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q), .ena(SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0(REG,865)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_backEN == 1'b1)
        begin
            redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_q <= $unsigned(i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q);
        end
    end

    // i_hsync_len_sis_generic_convertcrdata0_add_x(ADD,604)@37
    assign i_hsync_len_sis_generic_convertcrdata0_add_x_a = {1'b0, redist6_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_34_1_q};
    assign i_hsync_len_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx182_sis_generic_convertcrdata0_c_i64_121_x_q};
    assign i_hsync_len_sis_generic_convertcrdata0_add_x_o = $unsigned(i_hsync_len_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_hsync_len_sis_generic_convertcrdata0_add_x_b);
    assign i_hsync_len_sis_generic_convertcrdata0_add_x_q = i_hsync_len_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,607)@37
    assign i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b = i_hsync_len_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120(BLACKBOX,76)@37
    // in in_i_stall@20000000
    // out out_lsu_memdep_134_o_active@20000000
    // out out_memdep_134_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_134_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_134_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_134_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_134_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_134_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_134_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@68
    // out out_o_writeack@68
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000004Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120 (
        .in_flush(in_flush),
        .in_i_address(i_hsync_len_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_backStall),
        .in_i_valid(SE_i_mul83_sis_generic_convertcrdata115_vt_select_31_V0),
        .in_i_writedata(i_mul83_sis_generic_convertcrdata115_vt_join_q),
        .in_memdep_134_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_134_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_134_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_134_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_134_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_134_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_134_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_134_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_134_o_active(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_lsu_memdep_134_o_active),
        .out_memdep_134_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_134_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_134_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_134_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_134_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_134_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_134_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120(BITJOIN,910)
    assign bubble_join_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_q = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120(BITSELECT,911)
    assign bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_q[0:0]);

    // SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo(STALLENABLE,1645)
    // Valid signal propagation
    assign SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_V0 = SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_backStall = SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backStall | ~ (SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_wireValid = redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_out;

    // SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120(STALLENABLE,1169)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg4 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg5 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg3 <= SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg4 <= SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg4;
            // Successor 5
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg5 <= SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg5;
            // Successor 6
            SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg6 <= SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed0 = (~ (SE_out_redist25_i_reduction_sis_generic_convertcrdata_99_sis_generic_convertcrdata127_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed1 = (~ (SE_out_redist39_i_reduction_sis_generic_convertcrdata_119_sis_generic_convertcrdata144_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed2 = (~ (SE_out_redist38_i_reduction_sis_generic_convertcrdata_132_sis_generic_convertcrdata160_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg2;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed3 = (~ (SE_out_redist37_i_reduction_sis_generic_convertcrdata_145_sis_generic_convertcrdata175_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg3;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed4 = (~ (SE_out_redist36_i_reduction_sis_generic_convertcrdata_155_sis_generic_convertcrdata197_q_33_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg4;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed5 = (~ (i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg5;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed6 = (~ (redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_out) & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid) | SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg6;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_backStall & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg0 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg1 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg2 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed2;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg3 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed3;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg4 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed4;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg5 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed5;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_toReg6 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_StallValid & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed6;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or0 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or1 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed1 & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or2 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed2 & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or1;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or3 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed3 & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or2;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or4 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed4 & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or3;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or5 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed5 & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or4;
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_consumed6 & SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_or5);
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_backStall = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V0 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V1 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V2 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg2);
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V3 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg3);
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V4 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg4);
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V5 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg5);
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V6 = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_wireValid = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_valid;

    // redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo(STALLFIFO,890)
    assign redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_in = SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V6;
    assign redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_in = SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_backStall;
    assign redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_data_in = bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b;
    assign redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_in_bitsignaltemp = redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_in[0];
    assign redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_in_bitsignaltemp = redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_in[0];
    assign redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_out[0] = redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_out_bitsignaltemp;
    assign redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_out[0] = redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo (
        .valid_in(redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_in_bitsignaltemp),
        .stall_in(redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b),
        .valid_out(redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_valid_out_bitsignaltemp),
        .stall_out(redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_stall_out_bitsignaltemp),
        .data_out(redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo(BITJOIN,1128)
    assign bubble_join_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_q = redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_data_out;

    // bubble_select_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo(BITSELECT,1129)
    assign bubble_select_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_b = $unsigned(bubble_join_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_q[0:0]);

    // bubble_join_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237(BITJOIN,906)
    assign bubble_join_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_q = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_writeack;

    // bubble_select_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237(BITSELECT,907)
    assign bubble_select_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_b = $unsigned(bubble_join_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_q[0:0]);

    // SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274(STALLENABLE,1380)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_V0 = SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_s_tv_0 = SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_backStall & SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_and0 = SE_out_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_V1 & SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_v_s_0 = SE_out_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_V0 & SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_v_s_0;
            end

        end
    end

    // i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274(LOGICAL,225)@131 + 1
    assign i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_qi = bubble_select_i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_b | bubble_select_redist49_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_o_writeack_63_fifo_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_delay ( .xin(i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_qi), .xout(i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q), .ena(SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0(REG,870)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_backEN == 1'b1)
        begin
            redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_q <= $unsigned(i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q);
        end
    end

    // i_reduction_sis_generic_convertcrdata_207_sis_generic_convertcrdata273(LOGICAL,224)@133
    assign i_reduction_sis_generic_convertcrdata_207_sis_generic_convertcrdata273_q = bubble_select_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_b | bubble_select_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_b;

    // i_reduction_sis_generic_convertcrdata_211_sis_generic_convertcrdata277(LOGICAL,228)@133
    assign i_reduction_sis_generic_convertcrdata_211_sis_generic_convertcrdata277_q = i_reduction_sis_generic_convertcrdata_207_sis_generic_convertcrdata273_q | redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_q;

    // i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272(LOGICAL,223)@132
    assign i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_q = bubble_select_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_b | bubble_select_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_b;

    // i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271(LOGICAL,222)@132
    assign i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_q = bubble_select_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_b | bubble_select_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_b;

    // i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276(LOGICAL,227)@132 + 1
    assign i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_qi = i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_q | i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_delay ( .xin(i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_qi), .xout(i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_q), .ena(SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_sis_generic_convertcrdata_212_sis_generic_convertcrdata278(LOGICAL,229)@133
    assign i_reduction_sis_generic_convertcrdata_212_sis_generic_convertcrdata278_q = i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_q | i_reduction_sis_generic_convertcrdata_211_sis_generic_convertcrdata277_q;

    // i_reduction_sis_generic_convertcrdata_214_sis_generic_convertcrdata280(LOGICAL,231)@133
    assign i_reduction_sis_generic_convertcrdata_214_sis_generic_convertcrdata280_q = i_reduction_sis_generic_convertcrdata_212_sis_generic_convertcrdata278_q | bubble_select_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_b;

    // i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281(BLACKBOX,71)@133
    // in in_i_stall@20000000
    // out out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifodata@20000000
    // out out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifovalid@20000000
    // out out_o_stall@20000000
    SiS_Generic_ConvertCRData_i_iowr_bl_retuA000000Zneric_convertcrdata0 thei_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281 (
        .in_i_data(GND_q),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_214_sis_generic_convertcrdata280_q),
        .in_i_stall(SE_out_i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_backStall),
        .in_i_valid(SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_V0),
        .in_iowr_bl_return_SiS_Generic_ConvertCRData_i_fifoready(in_iowr_bl_return_SiS_Generic_ConvertCRData_i_fifoready),
        .out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifodata(i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifodata),
        .out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifovalid(i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifovalid),
        .out_o_ack(),
        .out_o_stall(i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_o_stall),
        .out_o_valid(i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0(STALLENABLE,1611)
    // Valid signal propagation
    assign SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_V0 = SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_R_v_0;
    // Stall signal propagation
    assign SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_s_tv_0 = SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_backStall & SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_R_v_0;
    // Backward Enable generation
    assign SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_backEN = ~ (SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_v_s_0 = SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_backEN & SE_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_V0;
    // Backward Stall generation
    assign SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_backStall = ~ (SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_backEN == 1'b0)
            begin
                SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_R_v_0 <= SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_R_v_0 & SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_s_tv_0;
            end
            else
            begin
                SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_R_v_0 <= SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246(STALLENABLE,1161)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall) & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid) | SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed1 = (~ (SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid) | SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi158_push21_sis_generic_convertcrdata247_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid) | SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_StallValid = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg0 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_StallValid & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg1 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_StallValid & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_toReg2 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_StallValid & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_or0 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_or1 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed1 & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_consumed2 & SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V0 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V1 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V2 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_wireValid = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_o_valid;

    // i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275(LOGICAL,226)@68
    assign i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_q = bubble_select_i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_b | bubble_select_i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_b;

    // i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279(LOGICAL,230)@68 + 1
    assign i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_qi = redist48_i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_writeack_2_1_q | i_reduction_sis_generic_convertcrdata_209_sis_generic_convertcrdata275_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_delay ( .xin(i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_qi), .xout(i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q), .ena(SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_backEN[0]), .clk(clock), .aclr(resetn) );

    // redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo(STALLFIFO,869)
    assign redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_V0;
    assign redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_in = SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_backStall;
    assign redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_data_in = i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q;
    assign redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_in_bitsignaltemp = redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_in[0];
    assign redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_in_bitsignaltemp = redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_in[0];
    assign redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_out[0] = redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_out_bitsignaltemp;
    assign redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_out[0] = redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(65),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo (
        .valid_in(redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_in_bitsignaltemp),
        .stall_in(redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q),
        .valid_out(redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_out_bitsignaltemp),
        .stall_out(redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_stall_out_bitsignaltemp),
        .data_out(redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo(STALLENABLE,1610)
    // Valid signal propagation
    assign SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_V0 = SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_backStall = i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_o_stall | ~ (SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and0 = redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_valid_out;
    assign SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and1 = SE_out_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_V1 & SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and0;
    assign SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and2 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V1 & SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and1;
    assign SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and3 = SE_redist31_i_reduction_sis_generic_convertcrdata_208_sis_generic_convertcrdata274_q_2_0_V0 & SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and2;
    assign SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_wireValid = SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_V0 & SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_and3;

    // SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271(STALLENABLE,1377)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_V0 = SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_backStall = SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_and0 = SE_out_i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_V1;
    assign SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_wireValid = SE_out_i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_V1 & SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_and0;

    // SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276(STALLENABLE,1382)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_V0 = SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_s_tv_0 = SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_backStall & SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_and0 = SE_i_reduction_sis_generic_convertcrdata_205_sis_generic_convertcrdata271_V0 & SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_v_s_0 = SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_V0 & SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265(STALLENABLE,1179)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed0 = (~ (bubble_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_1_reg_backStall) & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid) | SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_backStall) & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid) | SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi182_push23_sis_generic_convertcrdata266_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid) | SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_StallValid = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_backStall & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg0 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_StallValid & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg1 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_StallValid & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_toReg2 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_StallValid & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_or0 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_or1 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed1 & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_consumed2 & SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_backStall = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V0 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V1 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V2 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_wireValid = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_o_valid;

    // SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272(STALLENABLE,1378)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_V0 = SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_backStall = SE_i_reduction_sis_generic_convertcrdata_210_sis_generic_convertcrdata276_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_and0 = SE_out_i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_V1;
    assign SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_wireValid = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V1 & SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_and0;

    // bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg(STALLENABLE,1986)
    // Valid signal propagation
    assign bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_V0 = bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_R_v_0;
    // Stall signal propagation
    assign bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_s_tv_0 = SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall & bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_R_v_0;
    // Backward Enable generation
    assign bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_backEN = ~ (bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_v_s_0 = bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_backEN & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V0;
    // Backward Stall generation
    assign bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_backStall = ~ (bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_R_v_0 <= 1'b0;
        end
        else
        begin
            if (bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_backEN == 1'b0)
            begin
                bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_R_v_0 & bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_s_tv_0;
            end
            else
            begin
                bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_R_v_0 <= bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251(STALLENABLE,1181)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed0 = (~ (bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_reg_backStall) & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid) | SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_206_sis_generic_convertcrdata272_backStall) & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid) | SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi170_push22_sis_generic_convertcrdata252_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid) | SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_StallValid = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_backStall & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg0 = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_StallValid & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg1 = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_StallValid & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_toReg2 = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_StallValid & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_or0 = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_or1 = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed1 & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_consumed2 & SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_backStall = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V0 = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V1 = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_V2 = SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_wireValid = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_valid;

    // i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249(LOGICAL,214)@100
    assign i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_q = i_toi1_intcast103_sis_generic_convertcrdata150_sel_x_b | bubble_select_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_b;

    // i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250(LOGICAL,215)@100 + 1
    assign i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_qi = i_toi1_intcast123_sis_generic_convertcrdata181_sel_x_b | i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_delay ( .xin(i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_qi), .xout(i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_q), .ena(SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_vsync_len_sis_generic_convertcrdata0_c_i64_281_x(CONSTANT,681)
    assign i_vsync_len_sis_generic_convertcrdata0_c_i64_281_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000011100);

    // i_vsync_len_sis_generic_convertcrdata0_add_x(ADD,680)@101
    assign i_vsync_len_sis_generic_convertcrdata0_add_x_a = {1'b0, redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_q};
    assign i_vsync_len_sis_generic_convertcrdata0_add_x_b = {1'b0, i_vsync_len_sis_generic_convertcrdata0_c_i64_281_x_q};
    assign i_vsync_len_sis_generic_convertcrdata0_add_x_o = $unsigned(i_vsync_len_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_vsync_len_sis_generic_convertcrdata0_add_x_b);
    assign i_vsync_len_sis_generic_convertcrdata0_add_x_q = i_vsync_len_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_vsync_len_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,683)@101
    assign i_vsync_len_sis_generic_convertcrdata0_trunc_sel_x_b = i_vsync_len_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251(BLACKBOX,82)@101
    // in in_i_stall@20000000
    // out out_lsu_memdep_98_o_active@20000000
    // out out_memdep_98_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_98_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_98_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_98_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_98_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_98_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_98_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@132
    // out out_o_writeack@132
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000010Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251 (
        .in_flush(in_flush),
        .in_i_address(i_vsync_len_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_backStall),
        .in_i_valid(SE_i_vsync_len_sis_generic_convertcrdata0_add_x_V0),
        .in_i_writedata(i_unnamed_sis_generic_convertcrdata213_q),
        .in_memdep_98_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_98_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_98_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_98_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_98_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_98_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_98_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_98_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_98_o_active(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_lsu_memdep_98_o_active),
        .out_memdep_98_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_98_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_98_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_98_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_98_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_98_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_98_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250(STALLENABLE,1370)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_V0 = SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_s_tv_0 = SE_i_vsync_len_sis_generic_convertcrdata0_add_x_backStall & SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_and0 = SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_V0 & SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_v_s_0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V3 & SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_v_s_0;
            end

        end
    end

    // SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0(STALLENABLE,1581)
    // Valid signal propagation
    assign SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_V0 = SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_0;
    assign SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_V1 = SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_1;
    // Stall signal propagation
    assign SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_s_tv_0 = SE_i_vsync_len_sis_generic_convertcrdata0_add_x_backStall & SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_0;
    assign SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_s_tv_1 = SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backStall & SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_1;
    // Backward Enable generation
    assign SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_or0 = SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_s_tv_0;
    assign SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backEN = ~ (SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_s_tv_1 | SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_v_s_0 = SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backEN & SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_V1;
    // Backward Stall generation
    assign SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backStall = ~ (SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_0 <= 1'b0;
            SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backEN == 1'b0)
            begin
                SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_0 <= SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_0 & SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_s_tv_0;
            end
            else
            begin
                SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_0 <= SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_v_s_0;
            end

            if (SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_backEN == 1'b0)
            begin
                SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_1 <= SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_1 & SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_s_tv_1;
            end
            else
            begin
                SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_R_v_1 <= SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_v_s_0;
            end

        end
    end

    // SE_i_vsync_len_sis_generic_convertcrdata0_add_x(STALLENABLE,1530)
    // Valid signal propagation
    assign SE_i_vsync_len_sis_generic_convertcrdata0_add_x_V0 = SE_i_vsync_len_sis_generic_convertcrdata0_add_x_wireValid;
    // Backward Stall generation
    assign SE_i_vsync_len_sis_generic_convertcrdata0_add_x_backStall = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_o_stall | ~ (SE_i_vsync_len_sis_generic_convertcrdata0_add_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_vsync_len_sis_generic_convertcrdata0_add_x_and0 = SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_V0;
    assign SE_i_vsync_len_sis_generic_convertcrdata0_add_x_and1 = SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_V0 & SE_i_vsync_len_sis_generic_convertcrdata0_add_x_and0;
    assign SE_i_vsync_len_sis_generic_convertcrdata0_add_x_wireValid = SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_V0 & SE_i_vsync_len_sis_generic_convertcrdata0_add_x_and1;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1507)
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backStall | ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_V0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_V3 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V4 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;

    // SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0(STALLENABLE,1591)
    // Valid signal propagation
    assign SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_V0 = SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_0;
    assign SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_V1 = SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_1;
    // Stall signal propagation
    assign SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_s_tv_0 = SE_i_vsync_len_sis_generic_convertcrdata0_add_x_backStall & SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_0;
    assign SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_s_tv_1 = SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_backStall & SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_1;
    // Backward Enable generation
    assign SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_or0 = SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_s_tv_0;
    assign SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backEN = ~ (SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_s_tv_1 | SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_v_s_0 = SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backEN & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0;
    // Backward Stall generation
    assign SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backStall = ~ (SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_0 <= 1'b0;
            SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_0 <= SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_0 & SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_s_tv_0;
            end
            else
            begin
                SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_0 <= SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_v_s_0;
            end

            if (SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backEN == 1'b0)
            begin
                SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_1 <= SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_1 & SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_s_tv_1;
            end
            else
            begin
                SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_R_v_1 <= SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_v_s_0;
            end

        end
    end

    // i_and_sis_generic_convertcrdata208_vt_const_31(CONSTANT,61)
    assign i_and_sis_generic_convertcrdata208_vt_const_31_q = $unsigned(27'b000000000000000000000000000);

    // i_zext_sis_generic_convertcrdata207_sel_x(BITSELECT,690)@100
    assign i_zext_sis_generic_convertcrdata207_sel_x_b = {24'b000000000000000000000000, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_b[7:0]};

    // i_zext_sis_generic_convertcrdata207_vt_select_7(BITSELECT,305)@100
    assign i_zext_sis_generic_convertcrdata207_vt_select_7_b = i_zext_sis_generic_convertcrdata207_sel_x_b[7:0];

    // i_zext_sis_generic_convertcrdata207_vt_join(BITJOIN,304)@100
    assign i_zext_sis_generic_convertcrdata207_vt_join_q = {i_and224_sis_generic_convertcrdata62_vt_const_31_q, i_zext_sis_generic_convertcrdata207_vt_select_7_b};

    // i_and_sis_generic_convertcrdata208_BitSelect_for_a(BITSELECT,732)@100
    assign i_and_sis_generic_convertcrdata208_BitSelect_for_a_b = i_zext_sis_generic_convertcrdata207_vt_join_q[4:0];

    // i_and_sis_generic_convertcrdata208_join(BITJOIN,733)@100
    assign i_and_sis_generic_convertcrdata208_join_q = {GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, GND_q, i_and_sis_generic_convertcrdata208_BitSelect_for_a_b};

    // i_and_sis_generic_convertcrdata208_vt_select_4(BITSELECT,63)@100
    assign i_and_sis_generic_convertcrdata208_vt_select_4_b = i_and_sis_generic_convertcrdata208_join_q[4:0];

    // i_and_sis_generic_convertcrdata208_vt_join(BITJOIN,62)@100
    assign i_and_sis_generic_convertcrdata208_vt_join_q = {i_and_sis_generic_convertcrdata208_vt_const_31_q, i_and_sis_generic_convertcrdata208_vt_select_4_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,632)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,631)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[13:13], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_sub213_sis_generic_convertcrdata209(SUB,264)@100
    assign i_sub213_sis_generic_convertcrdata209_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv209_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_sub213_sis_generic_convertcrdata209_b = {1'b0, i_and_sis_generic_convertcrdata208_vt_join_q};
    assign i_sub213_sis_generic_convertcrdata209_o = $unsigned(i_sub213_sis_generic_convertcrdata209_a) - $unsigned(i_sub213_sis_generic_convertcrdata209_b);
    assign i_sub213_sis_generic_convertcrdata209_q = i_sub213_sis_generic_convertcrdata209_o[32:0];

    // bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x(BITSELECT,479)@100
    assign bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b = $unsigned(i_sub213_sis_generic_convertcrdata209_q[31:0]);

    // redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0(REG,855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b);
        end
    end

    // c_i32_32297(CONSTANT,31)
    assign c_i32_32297_q = $unsigned(32'b00000000000000000000000000100000);

    // i_add217_sis_generic_convertcrdata212(ADD,49)@101
    assign i_add217_sis_generic_convertcrdata212_a = {1'b0, redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_q};
    assign i_add217_sis_generic_convertcrdata212_b = {1'b0, c_i32_32297_q};
    assign i_add217_sis_generic_convertcrdata212_o = $unsigned(i_add217_sis_generic_convertcrdata212_a) + $unsigned(i_add217_sis_generic_convertcrdata212_b);
    assign i_add217_sis_generic_convertcrdata212_q = i_add217_sis_generic_convertcrdata212_o[32:0];

    // bgTrunc_i_add217_sis_generic_convertcrdata212_sel_x(BITSELECT,473)@101
    assign bgTrunc_i_add217_sis_generic_convertcrdata212_sel_x_b = i_add217_sis_generic_convertcrdata212_q[31:0];

    // i_cmp214_sis_generic_convertcrdata210(COMPARE,65)@101
    assign i_cmp214_sis_generic_convertcrdata210_a = $unsigned({{2{c_i32_0289_recast_x_q[31]}}, c_i32_0289_recast_x_q});
    assign i_cmp214_sis_generic_convertcrdata210_b = $unsigned({{2{redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_q[31]}}, redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_q});
    assign i_cmp214_sis_generic_convertcrdata210_o = $unsigned($signed(i_cmp214_sis_generic_convertcrdata210_a) - $signed(i_cmp214_sis_generic_convertcrdata210_b));
    assign i_cmp214_sis_generic_convertcrdata210_c[0] = i_cmp214_sis_generic_convertcrdata210_o[33];

    // i_unnamed_sis_generic_convertcrdata213(MUX,289)@101
    assign i_unnamed_sis_generic_convertcrdata213_s = i_cmp214_sis_generic_convertcrdata210_c;
    always @(i_unnamed_sis_generic_convertcrdata213_s or bgTrunc_i_add217_sis_generic_convertcrdata212_sel_x_b or redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_q)
    begin
        unique case (i_unnamed_sis_generic_convertcrdata213_s)
            1'b0 : i_unnamed_sis_generic_convertcrdata213_q = bgTrunc_i_add217_sis_generic_convertcrdata212_sel_x_b;
            1'b1 : i_unnamed_sis_generic_convertcrdata213_q = redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_q;
            default : i_unnamed_sis_generic_convertcrdata213_q = 32'b0;
        endcase
    end

    // redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0(REG,863)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_backEN == 1'b1)
        begin
            redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_q <= $unsigned(i_unnamed_sis_generic_convertcrdata213_q);
        end
    end

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,623)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,622)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[9:9], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(BITJOIN,629)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q = {c_i8_241_q, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_b, bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_b};

    // i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x(CHOOSEBITS,628)@100
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a = i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_q;
    assign i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q = {i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[16:16], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[12:12], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[7:7], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[6:6], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[5:5], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[4:4], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[3:3], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[2:2], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[1:1], i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_a[0:0]};

    // i_sub194_sis_generic_convertcrdata187(SUB,263)@100
    assign i_sub194_sis_generic_convertcrdata187_a = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv191_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_sub194_sis_generic_convertcrdata187_b = {1'b0, i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_and193_shuffle_sis_generic_convertcrdata0_NO_NAME_x_q};
    assign i_sub194_sis_generic_convertcrdata187_o = $unsigned(i_sub194_sis_generic_convertcrdata187_a) - $unsigned(i_sub194_sis_generic_convertcrdata187_b);
    assign i_sub194_sis_generic_convertcrdata187_q = i_sub194_sis_generic_convertcrdata187_o[32:0];

    // bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x(BITSELECT,478)@100
    assign bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b = $unsigned(i_sub194_sis_generic_convertcrdata187_q[31:0]);

    // redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0(REG,856)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_q <= $unsigned(32'b00000000000000000000000000000000);
        end
        else if (SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_backEN == 1'b1)
        begin
            redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_q <= $unsigned(bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b);
        end
    end

    // c_i32_512295(CONSTANT,34)
    assign c_i32_512295_q = $unsigned(32'b00000000000000000000001000000000);

    // i_add198_sis_generic_convertcrdata190(ADD,48)@101
    assign i_add198_sis_generic_convertcrdata190_a = {1'b0, redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_q};
    assign i_add198_sis_generic_convertcrdata190_b = {1'b0, c_i32_512295_q};
    assign i_add198_sis_generic_convertcrdata190_o = $unsigned(i_add198_sis_generic_convertcrdata190_a) + $unsigned(i_add198_sis_generic_convertcrdata190_b);
    assign i_add198_sis_generic_convertcrdata190_q = i_add198_sis_generic_convertcrdata190_o[32:0];

    // bgTrunc_i_add198_sis_generic_convertcrdata190_sel_x(BITSELECT,472)@101
    assign bgTrunc_i_add198_sis_generic_convertcrdata190_sel_x_b = i_add198_sis_generic_convertcrdata190_q[31:0];

    // i_cmp195_sis_generic_convertcrdata188(COMPARE,64)@101
    assign i_cmp195_sis_generic_convertcrdata188_a = $unsigned({{2{c_i32_0289_recast_x_q[31]}}, c_i32_0289_recast_x_q});
    assign i_cmp195_sis_generic_convertcrdata188_b = $unsigned({{2{redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_q[31]}}, redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_q});
    assign i_cmp195_sis_generic_convertcrdata188_o = $unsigned($signed(i_cmp195_sis_generic_convertcrdata188_a) - $signed(i_cmp195_sis_generic_convertcrdata188_b));
    assign i_cmp195_sis_generic_convertcrdata188_c[0] = i_cmp195_sis_generic_convertcrdata188_o[33];

    // i_unnamed_sis_generic_convertcrdata191(MUX,288)@101 + 1
    assign i_unnamed_sis_generic_convertcrdata191_s = i_cmp195_sis_generic_convertcrdata188_c;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_unnamed_sis_generic_convertcrdata191_q <= 32'b0;
        end
        else if (SE_i_unnamed_sis_generic_convertcrdata191_backEN == 1'b1)
        begin
            unique case (i_unnamed_sis_generic_convertcrdata191_s)
                1'b0 : i_unnamed_sis_generic_convertcrdata191_q <= bgTrunc_i_add198_sis_generic_convertcrdata190_sel_x_b;
                1'b1 : i_unnamed_sis_generic_convertcrdata191_q <= redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_q;
                default : i_unnamed_sis_generic_convertcrdata191_q <= 32'b0;
            endcase
        end
    end

    // i_sub220_sis_generic_convertcrdata214(SUB,265)@102
    assign i_sub220_sis_generic_convertcrdata214_a = {1'b0, i_unnamed_sis_generic_convertcrdata191_q};
    assign i_sub220_sis_generic_convertcrdata214_b = {1'b0, redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_q};
    assign i_sub220_sis_generic_convertcrdata214_o = $unsigned(i_sub220_sis_generic_convertcrdata214_a) - $unsigned(i_sub220_sis_generic_convertcrdata214_b);
    assign i_sub220_sis_generic_convertcrdata214_q = i_sub220_sis_generic_convertcrdata214_o[32:0];

    // bgTrunc_i_sub220_sis_generic_convertcrdata214_sel_x(BITSELECT,480)@102
    assign bgTrunc_i_sub220_sis_generic_convertcrdata214_sel_x_b = $unsigned(i_sub220_sis_generic_convertcrdata214_q[31:0]);

    // i_sub221_sis_generic_convertcrdata215(SUB,266)@102
    assign i_sub221_sis_generic_convertcrdata215_a = {1'b0, bgTrunc_i_sub220_sis_generic_convertcrdata214_sel_x_b};
    assign i_sub221_sis_generic_convertcrdata215_b = {1'b0, redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_q};
    assign i_sub221_sis_generic_convertcrdata215_o = $unsigned(i_sub221_sis_generic_convertcrdata215_a) - $unsigned(i_sub221_sis_generic_convertcrdata215_b);
    assign i_sub221_sis_generic_convertcrdata215_q = i_sub221_sis_generic_convertcrdata215_o[32:0];

    // bgTrunc_i_sub221_sis_generic_convertcrdata215_sel_x(BITSELECT,481)@102
    assign bgTrunc_i_sub221_sis_generic_convertcrdata215_sel_x_b = $unsigned(i_sub221_sis_generic_convertcrdata215_q[31:0]);

    // SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241(STALLENABLE,1163)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg0 <= SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg1 <= SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg2 <= SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed0 = (~ (SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_backStall) & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid) | SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg0;
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed1 = (~ (SE_out_redist30_i_reduction_sis_generic_convertcrdata_213_sis_generic_convertcrdata279_q_65_fifo_backStall) & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid) | SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg1;
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed2 = (~ (i_llvm_fpga_push_i1_memdep_phi146_push20_sis_generic_convertcrdata242_out_stall_out) & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid) | SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_StallValid = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_backStall & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid;
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg0 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_StallValid & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg1 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_StallValid & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed1;
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_toReg2 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_StallValid & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_or0 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed0;
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_or1 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed1 & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_or0;
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireStall = ~ (SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_consumed2 & SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_or1);
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_backStall = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V0 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg0);
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V1 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg1);
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_V2 = SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid & ~ (SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_wireValid = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_valid;

    // redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0(REG,874)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_backEN == 1'b1)
        begin
            redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_q <= $unsigned(bubble_select_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_b);
        end
    end

    // redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1(REG,875)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_q <= $unsigned(1'b0);
        end
        else if (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_backEN == 1'b1)
        begin
            redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_q <= $unsigned(redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_q);
        end
    end

    // i_upper_margin_sis_generic_convertcrdata0_c_i64_201_x(CONSTANT,677)
    assign i_upper_margin_sis_generic_convertcrdata0_c_i64_201_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000010100);

    // i_upper_margin_sis_generic_convertcrdata0_add_x(ADD,676)@102
    assign i_upper_margin_sis_generic_convertcrdata0_add_x_a = {1'b0, redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_q};
    assign i_upper_margin_sis_generic_convertcrdata0_add_x_b = {1'b0, i_upper_margin_sis_generic_convertcrdata0_c_i64_201_x_q};
    assign i_upper_margin_sis_generic_convertcrdata0_add_x_o = $unsigned(i_upper_margin_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_upper_margin_sis_generic_convertcrdata0_add_x_b);
    assign i_upper_margin_sis_generic_convertcrdata0_add_x_q = i_upper_margin_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_upper_margin_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,679)@102
    assign i_upper_margin_sis_generic_convertcrdata0_trunc_sel_x_b = i_upper_margin_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241(BLACKBOX,73)@102
    // in in_i_stall@20000000
    // out out_lsu_memdep_116_o_active@20000000
    // out out_memdep_116_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_memdep_116_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_memdep_116_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_memdep_116_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_memdep_116_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_memdep_116_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_memdep_116_SiS_Generic_ConvertCRData_avm_writedata@20000000
    // out out_o_stall@20000000
    // out out_o_valid@133
    // out out_o_writeack@133
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000001Zneric_convertcrdata0 thei_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241 (
        .in_flush(in_flush),
        .in_i_address(i_upper_margin_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_backStall),
        .in_i_valid(SE_i_sub220_sis_generic_convertcrdata214_V0),
        .in_i_writedata(bgTrunc_i_sub221_sis_generic_convertcrdata215_sel_x_b),
        .in_memdep_116_SiS_Generic_ConvertCRData_avm_readdata(in_memdep_116_SiS_Generic_ConvertCRData_avm_readdata),
        .in_memdep_116_SiS_Generic_ConvertCRData_avm_readdatavalid(in_memdep_116_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_memdep_116_SiS_Generic_ConvertCRData_avm_waitrequest(in_memdep_116_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_memdep_116_SiS_Generic_ConvertCRData_avm_writeack(in_memdep_116_SiS_Generic_ConvertCRData_avm_writeack),
        .out_lsu_memdep_116_o_active(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_lsu_memdep_116_o_active),
        .out_memdep_116_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_address),
        .out_memdep_116_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_memdep_116_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_memdep_116_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_enable),
        .out_memdep_116_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_read),
        .out_memdep_116_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_write),
        .out_memdep_116_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_writedata),
        .out_o_stall(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_valid),
        .out_o_writeack(i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_writeack),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0(STALLENABLE,1582)
    // Valid signal propagation
    assign SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_V0 = SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_0;
    assign SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_V1 = SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_1;
    // Stall signal propagation
    assign SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_s_tv_0 = SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall & SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_0;
    assign SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_s_tv_1 = SE_i_sub220_sis_generic_convertcrdata214_backStall & SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_1;
    // Backward Enable generation
    assign SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_or0 = SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_s_tv_0;
    assign SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backEN = ~ (SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_s_tv_1 | SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_v_s_0 = SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backEN & SE_redist8_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_98_0_V1;
    // Backward Stall generation
    assign SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backStall = ~ (SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_0 <= 1'b0;
            SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backEN == 1'b0)
            begin
                SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_0 <= SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_0 & SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_s_tv_0;
            end
            else
            begin
                SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_0 <= SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_v_s_0;
            end

            if (SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_backEN == 1'b0)
            begin
                SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_1 <= SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_1 & SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_s_tv_1;
            end
            else
            begin
                SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_R_v_1 <= SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_v_s_0;
            end

        end
    end

    // SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0(STALLENABLE,1601)
    // Valid signal propagation
    assign SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_V0 = SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_R_v_0;
    // Stall signal propagation
    assign SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_s_tv_0 = SE_i_sub220_sis_generic_convertcrdata214_backStall & SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_R_v_0;
    // Backward Enable generation
    assign SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_backEN = ~ (SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_v_s_0 = SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_backEN & SE_redist17_bgTrunc_i_sub213_sis_generic_convertcrdata209_sel_x_b_1_0_V1;
    // Backward Stall generation
    assign SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_backStall = ~ (SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_backEN == 1'b0)
            begin
                SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_R_v_0 <= SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_R_v_0 & SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_s_tv_0;
            end
            else
            begin
                SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_R_v_0 <= SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_v_s_0;
            end

        end
    end

    // SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1(STALLENABLE,1594)
    // Valid signal propagation
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_V0 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_0;
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_V1 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_1;
    // Stall signal propagation
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_s_tv_0 = SE_in_i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_backStall & SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_0;
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_s_tv_1 = SE_i_sub220_sis_generic_convertcrdata214_backStall & SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_1;
    // Backward Enable generation
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_or0 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_s_tv_0;
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backEN = ~ (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_s_tv_1 | SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_or0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_v_s_0 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backEN & SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_0_V0;
    // Backward Stall generation
    assign SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backStall = ~ (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_0 <= 1'b0;
            SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_1 <= 1'b0;
        end
        else
        begin
            if (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backEN == 1'b0)
            begin
                SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_0 <= SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_0 & SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_s_tv_0;
            end
            else
            begin
                SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_0 <= SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_v_s_0;
            end

            if (SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_backEN == 1'b0)
            begin
                SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_1 <= SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_1 & SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_s_tv_1;
            end
            else
            begin
                SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_R_v_1 <= SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_v_s_0;
            end

        end
    end

    // SE_i_unnamed_sis_generic_convertcrdata191(STALLENABLE,1430)
    // Valid signal propagation
    assign SE_i_unnamed_sis_generic_convertcrdata191_V0 = SE_i_unnamed_sis_generic_convertcrdata191_R_v_0;
    // Stall signal propagation
    assign SE_i_unnamed_sis_generic_convertcrdata191_s_tv_0 = SE_i_sub220_sis_generic_convertcrdata214_backStall & SE_i_unnamed_sis_generic_convertcrdata191_R_v_0;
    // Backward Enable generation
    assign SE_i_unnamed_sis_generic_convertcrdata191_backEN = ~ (SE_i_unnamed_sis_generic_convertcrdata191_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_unnamed_sis_generic_convertcrdata191_v_s_0 = SE_i_unnamed_sis_generic_convertcrdata191_backEN & SE_redist18_bgTrunc_i_sub194_sis_generic_convertcrdata187_sel_x_b_1_0_V0;
    // Backward Stall generation
    assign SE_i_unnamed_sis_generic_convertcrdata191_backStall = ~ (SE_i_unnamed_sis_generic_convertcrdata191_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_unnamed_sis_generic_convertcrdata191_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_unnamed_sis_generic_convertcrdata191_backEN == 1'b0)
            begin
                SE_i_unnamed_sis_generic_convertcrdata191_R_v_0 <= SE_i_unnamed_sis_generic_convertcrdata191_R_v_0 & SE_i_unnamed_sis_generic_convertcrdata191_s_tv_0;
            end
            else
            begin
                SE_i_unnamed_sis_generic_convertcrdata191_R_v_0 <= SE_i_unnamed_sis_generic_convertcrdata191_v_s_0;
            end

        end
    end

    // SE_i_sub220_sis_generic_convertcrdata214(STALLENABLE,1420)
    // Valid signal propagation
    assign SE_i_sub220_sis_generic_convertcrdata214_V0 = SE_i_sub220_sis_generic_convertcrdata214_wireValid;
    // Backward Stall generation
    assign SE_i_sub220_sis_generic_convertcrdata214_backStall = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_o_stall | ~ (SE_i_sub220_sis_generic_convertcrdata214_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_sub220_sis_generic_convertcrdata214_and0 = SE_i_unnamed_sis_generic_convertcrdata191_V0;
    assign SE_i_sub220_sis_generic_convertcrdata214_and1 = SE_redist19_bgTrunc_i_sub155_sis_generic_convertcrdata170_sel_x_b_2_1_V1 & SE_i_sub220_sis_generic_convertcrdata214_and0;
    assign SE_i_sub220_sis_generic_convertcrdata214_and2 = SE_redist24_i_unnamed_sis_generic_convertcrdata213_q_1_0_V0 & SE_i_sub220_sis_generic_convertcrdata214_and1;
    assign SE_i_sub220_sis_generic_convertcrdata214_and3 = SE_redist9_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_99_0_V1 & SE_i_sub220_sis_generic_convertcrdata214_and2;
    assign SE_i_sub220_sis_generic_convertcrdata214_wireValid = SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_V0 & SE_i_sub220_sis_generic_convertcrdata214_and3;

    // SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1(STALLENABLE,1618)
    // Valid signal propagation
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_V0 = SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_R_v_0;
    // Stall signal propagation
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_s_tv_0 = SE_i_sub220_sis_generic_convertcrdata214_backStall & SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_R_v_0;
    // Backward Enable generation
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_backEN = ~ (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_v_s_0 = SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_backEN & SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_V0;
    // Backward Stall generation
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_backStall = ~ (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_backEN == 1'b0)
            begin
                SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_R_v_0 <= SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_R_v_0 & SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_s_tv_0;
            end
            else
            begin
                SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_R_v_0 <= SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_v_s_0;
            end

        end
    end

    // SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0(STALLENABLE,1617)
    // Valid signal propagation
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_V0 = SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_R_v_0;
    // Stall signal propagation
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_s_tv_0 = SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_1_backStall & SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_R_v_0;
    // Backward Enable generation
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_backEN = ~ (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_v_s_0 = SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_backEN & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V3;
    // Backward Stall generation
    assign SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_backStall = ~ (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_backEN == 1'b0)
            begin
                SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_R_v_0 <= SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_R_v_0 & SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_s_tv_0;
            end
            else
            begin
                SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_R_v_0 <= SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249(STALLENABLE,1369)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_V0 = SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_backStall = SE_i_reduction_sis_generic_convertcrdata_186_sis_generic_convertcrdata250_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_V2;
    assign SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_wireValid = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V2 & SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_and0;

    // SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244(STALLENABLE,1367)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_V0 = SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_backStall = SE_i_reduction_sis_generic_convertcrdata_179_sis_generic_convertcrdata245_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_V2;
    assign SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_wireValid = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V1 & SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_and0;

    // SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo(STALLENABLE,1600)
    // Valid signal propagation
    assign SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_V0 = SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_backStall = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_o_stall | ~ (SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and0 = redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_valid_out;
    assign SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and1 = SE_out_redist7_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_4_tpl_97_fifo_V0 & SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and0;
    assign SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_V1 & SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and1;
    assign SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and3 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V0 & SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and2;
    assign SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and4 = SE_i_reduction_sis_generic_convertcrdata_166_sis_generic_convertcrdata235_V0 & SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and3;
    assign SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_wireValid = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv130_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V2 & SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_and4;

    // SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo(STALLENABLE,1616)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg0 <= '0;
            SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg1 <= '0;
            SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg2 <= '0;
            SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg3 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg0 <= SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg0;
            // Successor 1
            SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg1 <= SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg1;
            // Successor 2
            SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg2 <= SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg2;
            // Successor 3
            SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg3 <= SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg3;
        end
    end
    // Input Stall processing
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed0 = (~ (SE_out_redist23_i_unnamed_sis_generic_convertcrdata82_q_65_fifo_backStall) & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid) | SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg0;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_178_sis_generic_convertcrdata244_backStall) & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid) | SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg1;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_185_sis_generic_convertcrdata249_backStall) & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid) | SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg2;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed3 = (~ (SE_redist35_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_66_0_backStall) & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid) | SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg3;
    // Consuming
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_StallValid = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_backStall & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg0 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_StallValid & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed0;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg1 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_StallValid & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed1;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg2 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_StallValid & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed2;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_toReg3 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_StallValid & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed3;
    // Backward Stall generation
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or0 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed0;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or1 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed1 & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or0;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or2 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed2 & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or1;
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireStall = ~ (SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_consumed3 & SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_or2);
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_backStall = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V0 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid & ~ (SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg0);
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V1 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid & ~ (SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg1);
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V2 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid & ~ (SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg2);
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_V3 = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid & ~ (SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_fromReg3);
    // Computing multiple Valid(s)
    assign SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_wireValid = redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_out;

    // redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo(STALLFIFO,873)
    assign redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_in = SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_V0;
    assign redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_in = SE_out_redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_backStall;
    assign redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_data_in = i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q;
    assign redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_in_bitsignaltemp = redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_in[0];
    assign redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_in_bitsignaltemp = redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_in[0];
    assign redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_out[0] = redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_out_bitsignaltemp;
    assign redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_out[0] = redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(64),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo (
        .valid_in(redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_in_bitsignaltemp),
        .stall_in(redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_in_bitsignaltemp),
        .data_in(i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q),
        .valid_out(redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_valid_out_bitsignaltemp),
        .stall_out(redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_out_bitsignaltemp),
        .data_out(redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233(STALLENABLE,1362)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_V0 = SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_s_tv_0 = redist34_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_q_64_fifo_stall_out & SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_V0 & SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_V0 & SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224(STALLENABLE,1233)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_and0 = i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_wireValid = i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217(STALLENABLE,1253)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_backStall = SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backStall | ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_and0 = i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_and1 = i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_and0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_and1;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218(STALLENABLE,1299)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_wireValid = i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_valid_out;

    // i_toi1_intcast_sis_generic_convertcrdata27_sel_x(BITSELECT,675)@35
    assign i_toi1_intcast_sis_generic_convertcrdata27_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218(BLACKBOX,141)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_out_3@20000000
    // out out_feedback_valid_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000023Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218 (
        .in_data_in(i_toi1_intcast_sis_generic_convertcrdata27_sel_x_b),
        .in_feedback_stall_in_3(i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_feedback_stall_out_3),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_V2),
        .out_data_out(),
        .out_feedback_out_3(i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_feedback_out_3),
        .out_feedback_valid_out_3(i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_feedback_valid_out_3),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217(BLACKBOX,118)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_stall_out_3@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000023Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217 (
        .in_data_in(GND_q),
        .in_dir(redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q),
        .in_feedback_in_3(i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_feedback_out_3),
        .in_feedback_valid_in_3(i_llvm_fpga_push_i1_memdep_phi_push3_sis_generic_convertcrdata218_out_feedback_valid_out_3),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_backStall),
        .in_valid_in(SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_data_out),
        .out_feedback_stall_out_3(i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_feedback_stall_out_3),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227(BLACKBOX,109)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_stall_out_7@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000014Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227 (
        .in_data_in(GND_q),
        .in_dir(redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q),
        .in_feedback_in_7(i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_feedback_out_7),
        .in_feedback_valid_in_7(i_llvm_fpga_push_i1_memdep_phi37_push7_sis_generic_convertcrdata228_out_feedback_valid_out_7),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_backStall),
        .in_valid_in(SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V3),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_data_out),
        .out_feedback_stall_out_7(i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_feedback_stall_out_7),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224(BLACKBOX,108)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_stall_out_6@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000013Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224 (
        .in_data_in(GND_q),
        .in_dir(redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q),
        .in_feedback_in_6(i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_feedback_out_6),
        .in_feedback_valid_in_6(i_llvm_fpga_push_i1_memdep_phi27_push6_sis_generic_convertcrdata225_out_feedback_valid_out_6),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_backStall),
        .in_valid_in(SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V2),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_data_out),
        .out_feedback_stall_out_6(i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_feedback_stall_out_6),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222(BLACKBOX,107)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_stall_out_5@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000012Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222 (
        .in_data_in(GND_q),
        .in_dir(redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q),
        .in_feedback_in_5(i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_feedback_out_5),
        .in_feedback_valid_in_5(i_llvm_fpga_push_i1_memdep_phi20_push5_sis_generic_convertcrdata223_out_feedback_valid_out_5),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_backStall),
        .in_valid_in(SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_data_out),
        .out_feedback_stall_out_5(i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_feedback_stall_out_5),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219(BLACKBOX,101)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_stall_out_4@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000006Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219 (
        .in_data_in(GND_q),
        .in_dir(redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q),
        .in_feedback_in_4(i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_feedback_out_4),
        .in_feedback_valid_in_4(i_llvm_fpga_push_i1_memdep_phi14_push4_sis_generic_convertcrdata220_out_feedback_valid_out_4),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_backStall),
        .in_valid_in(SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_data_out),
        .out_feedback_stall_out_4(i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_feedback_stall_out_4),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0(STALLREG,1992)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid <= 1'b0;
            SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_data0 <= 1'bx;
        end
        else
        begin
            // Valid
            SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backStall & (SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid | SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_i_valid);

            if (SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid == 1'b0)
            begin
                // Data(s)
                SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_data0 <= $unsigned(bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b);
            end

        end
    end
    // Computing multiple Valid(s)
    assign SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_i_valid = SE_out_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_V0;
    // Stall signal propagation
    assign SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backStall = SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid | ~ (SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_i_valid);

    // Valid
    assign SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V = SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid == 1'b1 ? SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid : SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_i_valid;

    assign SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_D0 = SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_valid == 1'b1 ? SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_r_data0 : bubble_select_redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_b;

    // SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0(STALLENABLE,1598)
    // Valid signal propagation
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V0 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_0;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V1 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_1;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V2 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_2;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V3 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_3;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V4 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_4;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V5 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_5;
    // Stall signal propagation
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_0 = i_llvm_fpga_pop_i1_memdep_phi14_pop4_sis_generic_convertcrdata219_out_stall_out & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_0;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_1 = i_llvm_fpga_pop_i1_memdep_phi20_pop5_sis_generic_convertcrdata222_out_stall_out & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_1;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi27_pop6_sis_generic_convertcrdata224_out_stall_out & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_2;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_stall_out & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_3;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_4 = i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_stall_out & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_4;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_5 = i_llvm_fpga_pop_i1_memdep_phi_pop3_sis_generic_convertcrdata217_out_stall_out & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_5;
    // Backward Enable generation
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or0 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_0;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or1 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_1 | SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or0;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or2 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_2 | SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or1;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or3 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_3 | SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or2;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or4 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_4 | SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or3;
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN = ~ (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_5 | SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_or4);
    // Determine whether to write valid data into the first register stage
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_v_s_0 = SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN & SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V;
    // Backward Stall generation
    assign SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backStall = ~ (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_0 <= 1'b0;
            SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_1 <= 1'b0;
            SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_2 <= 1'b0;
            SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_3 <= 1'b0;
            SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_4 <= 1'b0;
            SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_5 <= 1'b0;
        end
        else
        begin
            if (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN == 1'b0)
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_0 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_0 & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_0;
            end
            else
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_0 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_v_s_0;
            end

            if (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN == 1'b0)
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_1 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_1 & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_1;
            end
            else
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_1 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_v_s_0;
            end

            if (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN == 1'b0)
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_2 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_2 & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_2;
            end
            else
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_2 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_v_s_0;
            end

            if (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN == 1'b0)
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_3 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_3 & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_3;
            end
            else
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_3 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_v_s_0;
            end

            if (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN == 1'b0)
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_4 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_4 & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_4;
            end
            else
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_4 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_v_s_0;
            end

            if (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN == 1'b0)
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_5 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_5 & SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_s_tv_5;
            end
            else
            begin
                SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_R_v_5 <= SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_v_s_0;
            end

        end
    end

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229(STALLENABLE,1237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_164_sis_generic_convertcrdata233_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_189_sis_generic_convertcrdata262_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_and0 = i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_wireValid = i_llvm_fpga_pop_i1_memdep_phi37_pop7_sis_generic_convertcrdata227_out_valid_out & SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_and0;

    // redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0(REG,861)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q <= $unsigned(1'b0);
        end
        else if (SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_backEN == 1'b1)
        begin
            redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q <= $unsigned(SR_SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_D0);
        end
    end

    // i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229(BLACKBOX,110)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_stall_out_8@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000015Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229 (
        .in_data_in(GND_q),
        .in_dir(redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_q),
        .in_feedback_in_8(i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_feedback_out_8),
        .in_feedback_valid_in_8(i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_feedback_valid_out_8),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_backStall),
        .in_valid_in(SE_redist22_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_34_0_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_data_out),
        .out_feedback_stall_out_8(i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_feedback_stall_out_8),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_toi1_intcast47_sis_generic_convertcrdata58_sel_x(BITSELECT,672)@35
    assign i_toi1_intcast47_sis_generic_convertcrdata58_sel_x_b = bubble_select_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_b[0:0];

    // i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230(BLACKBOX,133)@35
    // in in_stall_in@20000000
    // out out_data_out@36
    // out out_feedback_out_8@20000000
    // out out_feedback_valid_out_8@20000000
    // out out_stall_out@20000000
    // out out_valid_out@36
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000015Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230 (
        .in_data_in(i_toi1_intcast47_sis_generic_convertcrdata58_sel_x_b),
        .in_feedback_stall_in_8(i_llvm_fpga_pop_i1_memdep_phi48_pop8_sis_generic_convertcrdata229_out_feedback_stall_out_8),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V4),
        .out_data_out(),
        .out_feedback_out_8(i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_feedback_out_8),
        .out_feedback_valid_out_8(i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_feedback_valid_out_8),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119(STALLENABLE,1410)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_V0 = SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_s_tv_0 = SE_redist26_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_q_2_0_backStall & SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_and0 = SE_i_reduction_sis_generic_convertcrdata_91_sis_generic_convertcrdata117_V0 & SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_v_s_0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V3 & SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111(STALLENABLE,1405)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_V0 = SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_backStall = SE_i_reduction_sis_generic_convertcrdata_85_sis_generic_convertcrdata112_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V3;
    assign SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V2 & SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_and0;

    // SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94(STALLENABLE,1396)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_V0 = SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_o_stall | ~ (SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi99_pop15_sis_generic_convertcrdata86_V0;
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_V1 & SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V1 & SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and1;
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V2 & SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and2;
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V2 & SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and3;
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and5 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_8s_v32i32_conv16_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V2 & SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and4;
    assign SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_wireValid = SE_out_coalesced_delay_0_fifo_V2 & SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_and5;

    // SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x(STALLENABLE,1499)
    // Valid signal propagation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_V0 = SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid;
    // Backward Stall generation
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall = SE_redist15_bgTrunc_i_sub65_sis_generic_convertcrdata63_sel_x_b_1_0_backStall | ~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_V0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and0;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V0 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and1;
    assign SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_wireValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_V3 & SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_and2;

    // SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57(STALLENABLE,1201)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg0 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg1 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg2 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg3 <= '0;
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg0 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg1 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg2 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg2;
            // Successor 3
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg3 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg3;
            // Successor 4
            SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg4 <= SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed0 = (~ (SE_i_llvm_fpga_bit_shuffle_i32_s_s_in_wt_entry_sis_generic_convertcrdata_fpgaunique_6s_v32i32_conv62_shuffle_sis_generic_convertcrdata0_dsdk_ip_adapt_bitjoin1_x_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_67_sis_generic_convertcrdata94_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_84_sis_generic_convertcrdata111_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_93_sis_generic_convertcrdata119_backStall) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed4 = (~ (i_llvm_fpga_push_i1_memdep_phi48_push8_sis_generic_convertcrdata230_out_stall_out) & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid) | SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg4;
    // Consuming
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_StallValid = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_backStall & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed3;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_toReg4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_StallValid & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed4;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed1 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or0;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed2 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or1;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed3 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or2;
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireStall = ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_consumed4 & SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_or3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_backStall = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V0 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg0);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V1 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg1);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V2 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg2);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V3 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg3);
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_V4 = SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid & ~ (SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_wireValid = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_valid;

    // i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7(LOGICAL,157)@2
    assign i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_b;

    // i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9(LOGICAL,221)@2 + 1
    assign i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_qi = bubble_select_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_b | i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_delay ( .xin(i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_qi), .xout(i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_q), .ena(SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backEN[0]), .clk(clock), .aclr(resetn) );

    // i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11(LOGICAL,232)@3
    assign i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_b | i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_q;

    // i_reduction_sis_generic_convertcrdata_3_sis_generic_convertcrdata13(LOGICAL,233)@3
    assign i_reduction_sis_generic_convertcrdata_3_sis_generic_convertcrdata13_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_b | i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_q;

    // i_reduction_sis_generic_convertcrdata_4_sis_generic_convertcrdata15(LOGICAL,234)@3
    assign i_reduction_sis_generic_convertcrdata_4_sis_generic_convertcrdata15_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_b | i_reduction_sis_generic_convertcrdata_3_sis_generic_convertcrdata13_q;

    // i_reduction_sis_generic_convertcrdata_5_sis_generic_convertcrdata17(LOGICAL,235)@3
    assign i_reduction_sis_generic_convertcrdata_5_sis_generic_convertcrdata17_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_b | i_reduction_sis_generic_convertcrdata_4_sis_generic_convertcrdata15_q;

    // i_reduction_sis_generic_convertcrdata_6_sis_generic_convertcrdata19(LOGICAL,244)@3
    assign i_reduction_sis_generic_convertcrdata_6_sis_generic_convertcrdata19_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_b | i_reduction_sis_generic_convertcrdata_5_sis_generic_convertcrdata17_q;

    // i_reduction_sis_generic_convertcrdata_8_sis_generic_convertcrdata23(LOGICAL,252)@3
    assign i_reduction_sis_generic_convertcrdata_8_sis_generic_convertcrdata23_q = i_reduction_sis_generic_convertcrdata_6_sis_generic_convertcrdata19_q | i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q;

    // i_reduction_sis_generic_convertcrdata_9_sis_generic_convertcrdata25(LOGICAL,261)@3
    assign i_reduction_sis_generic_convertcrdata_9_sis_generic_convertcrdata25_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_b | i_reduction_sis_generic_convertcrdata_8_sis_generic_convertcrdata23_q;

    // i_arrayidx40_sis_generic_convertcrdata0_c_i64_31_x(CONSTANT,585)
    assign i_arrayidx40_sis_generic_convertcrdata0_c_i64_31_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000011);

    // i_arrayidx40_sis_generic_convertcrdata0_add_x(ADD,584)@3
    assign i_arrayidx40_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b};
    assign i_arrayidx40_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx40_sis_generic_convertcrdata0_c_i64_31_x_q};
    assign i_arrayidx40_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx40_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx40_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx40_sis_generic_convertcrdata0_add_x_q = i_arrayidx40_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx40_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,587)@3
    assign i_arrayidx40_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx40_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57(BLACKBOX,92)@3
    // in in_i_stall@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    // out out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000020Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx40_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_9_sis_generic_convertcrdata25_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_backStall),
        .in_i_valid(SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V4),
        .in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // i_arrayidx39_sis_generic_convertcrdata0_c_i64_51_x(CONSTANT,581)
    assign i_arrayidx39_sis_generic_convertcrdata0_c_i64_51_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000000101);

    // i_arrayidx39_sis_generic_convertcrdata0_add_x(ADD,580)@3
    assign i_arrayidx39_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b};
    assign i_arrayidx39_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx39_sis_generic_convertcrdata0_c_i64_51_x_q};
    assign i_arrayidx39_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx39_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx39_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx39_sis_generic_convertcrdata0_add_x_q = i_arrayidx39_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx39_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,583)@3
    assign i_arrayidx39_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx39_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54(BLACKBOX,91)@3
    // in in_i_stall@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    // out out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000019Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx39_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_9_sis_generic_convertcrdata25_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_backStall),
        .in_i_valid(SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V3),
        .in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // i_arrayidx38_sis_generic_convertcrdata0_c_i64_151_x(CONSTANT,577)
    assign i_arrayidx38_sis_generic_convertcrdata0_c_i64_151_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000001111);

    // i_arrayidx38_sis_generic_convertcrdata0_add_x(ADD,576)@3
    assign i_arrayidx38_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b};
    assign i_arrayidx38_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx38_sis_generic_convertcrdata0_c_i64_151_x_q};
    assign i_arrayidx38_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx38_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx38_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx38_sis_generic_convertcrdata0_add_x_q = i_arrayidx38_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx38_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,579)@3
    assign i_arrayidx38_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx38_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51(BLACKBOX,90)@3
    // in in_i_stall@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    // out out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000018Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx38_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_9_sis_generic_convertcrdata25_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_backStall),
        .in_i_valid(SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V2),
        .in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // i_arrayidx18_sis_generic_convertcrdata0_add_x(ADD,568)@3
    assign i_arrayidx18_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b};
    assign i_arrayidx18_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx18_sis_generic_convertcrdata0_c_i64_41_x_q};
    assign i_arrayidx18_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx18_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx18_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx18_sis_generic_convertcrdata0_add_x_q = i_arrayidx18_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx18_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,571)@3
    assign i_arrayidx18_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx18_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45(BLACKBOX,89)@3
    // in in_i_stall@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    // out out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000017Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx18_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_9_sis_generic_convertcrdata25_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_backStall),
        .in_i_valid(SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V1),
        .in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // i_arrayidx_sis_generic_convertcrdata0_c_i64_141_x(CONSTANT,601)
    assign i_arrayidx_sis_generic_convertcrdata0_c_i64_141_x_q = $unsigned(64'b0000000000000000000000000000000000000000000000000000000000001110);

    // i_arrayidx_sis_generic_convertcrdata0_add_x(ADD,600)@3
    assign i_arrayidx_sis_generic_convertcrdata0_add_x_a = {1'b0, bubble_select_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_b};
    assign i_arrayidx_sis_generic_convertcrdata0_add_x_b = {1'b0, i_arrayidx_sis_generic_convertcrdata0_c_i64_141_x_q};
    assign i_arrayidx_sis_generic_convertcrdata0_add_x_o = $unsigned(i_arrayidx_sis_generic_convertcrdata0_add_x_a) + $unsigned(i_arrayidx_sis_generic_convertcrdata0_add_x_b);
    assign i_arrayidx_sis_generic_convertcrdata0_add_x_q = i_arrayidx_sis_generic_convertcrdata0_add_x_o[64:0];

    // i_arrayidx_sis_generic_convertcrdata0_trunc_sel_x(BITSELECT,603)@3
    assign i_arrayidx_sis_generic_convertcrdata0_trunc_sel_x_b = i_arrayidx_sis_generic_convertcrdata0_add_x_q[63:0];

    // i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26(BLACKBOX,87)@3
    // in in_i_stall@20000000
    // out out_o_readdata@35
    // out out_o_stall@20000000
    // out out_o_valid@35
    // out out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_address@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_burstcount@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_byteenable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_enable@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_read@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_write@20000000
    // out out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writedata@20000000
    SiS_Generic_ConvertCRData_i_llvm_fpga_meA000015Zneric_convertcrdata0 thei_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26 (
        .in_flush(in_flush),
        .in_i_address(i_arrayidx_sis_generic_convertcrdata0_trunc_sel_x_b),
        .in_i_dependence(i_reduction_sis_generic_convertcrdata_9_sis_generic_convertcrdata25_q),
        .in_i_predicate(GND_q),
        .in_i_stall(SE_out_i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_backStall),
        .in_i_valid(SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V0),
        .in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_readdata(in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_readdata),
        .in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_readdatavalid(in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_readdatavalid),
        .in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_waitrequest(in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_waitrequest),
        .in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writeack(in_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_valid),
        .out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_address(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_address),
        .out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_burstcount(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_burstcount),
        .out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_byteenable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_byteenable),
        .out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_enable(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_enable),
        .out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_read(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_read),
        .out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_write(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_write),
        .out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writedata(i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x(STALLENABLE,1491)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg0 <= '0;
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg1 <= '0;
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg2 <= '0;
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg3 <= '0;
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg0 <= SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg1 <= SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg2 <= SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg2;
            // Successor 3
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg3 <= SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg3;
            // Successor 4
            SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg4 <= SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg4;
        end
    end
    // Input Stall processing
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed0 = (~ (redist2_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_1_tpl_65_fifo_stall_out) & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg0;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed1 = (~ (redist4_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_data_3_tpl_97_fifo_stall_out) & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg1;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed2 = (~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall) & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg2;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed3 = (~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall) & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg3;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed4 = (~ (coalesced_delay_0_fifo_stall_out) & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid) | SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg4;
    // Consuming
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_StallValid = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_backStall & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg0 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_StallValid & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed0;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg1 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_StallValid & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed1;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg2 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_StallValid & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed2;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg3 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_StallValid & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed3;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_toReg4 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_StallValid & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed4;
    // Backward Stall generation
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or0 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed0;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or1 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed1 & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or0;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or2 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed2 & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or1;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or3 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed3 & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or2;
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireStall = ~ (SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_consumed4 & SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_or3);
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_backStall = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V0 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg0);
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V1 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg1);
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V2 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg2);
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V3 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg3);
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V4 = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid & ~ (SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_fromReg4);
    // Computing multiple Valid(s)
    assign SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_wireValid = i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_o_valid;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24(STALLENABLE,1217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed2 = (~ (redist46_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_wireValid = i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_valid_out;

    // SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22(STALLENABLE,1402)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg0 <= '0;
            SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg1 <= '0;
            SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg0 <= SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg0;
            // Successor 1
            SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg1 <= SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg1;
            // Successor 2
            SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg2 <= SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg2;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall) & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid) | SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg0;
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall) & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid) | SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg1;
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed2 = (~ (redist28_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_q_32_fifo_stall_out) & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid) | SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg2;
    // Consuming
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_StallValid = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_backStall & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid;
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg0 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_StallValid & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed0;
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg1 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_StallValid & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed1;
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_toReg2 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_StallValid & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed2;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_or0 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed0;
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_or1 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed1 & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_or0;
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireStall = ~ (SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_consumed2 & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_or1);
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_backStall = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V0 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg0);
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V1 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg1);
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V2 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_fromReg2);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_V0;
    assign SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_V0 & SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18(STALLENABLE,1225)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed2 = (~ (redist43_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_wireValid = i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16(STALLENABLE,1223)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed2 = (~ (redist44_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_wireValid = i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14(STALLENABLE,1221)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed2 = (~ (redist45_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_wireValid = i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12(STALLENABLE,1215)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg1 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg1;
            // Successor 2
            SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg2 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed2 = (~ (redist47_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_data_out_32_fifo_stall_out) & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg2;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed1;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_toReg2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed2;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_or1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_or0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_consumed2 & SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_or1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg1);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_wireValid = i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_valid_out;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10(STALLENABLE,1241)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_12_sis_generic_convertcrdata31_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_wireValid = i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_valid_out;

    // SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11(STALLENABLE,1387)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg0 <= '0;
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg1 <= '0;
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg2 <= '0;
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg3 <= '0;
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg4 <= '0;
        end
        else
        begin
            // Successor 0
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg0 <= SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg0;
            // Successor 1
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg1 <= SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg1;
            // Successor 2
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg2 <= SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg2;
            // Successor 3
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg3 <= SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg3;
            // Successor 4
            SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg4 <= SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg4;
        end
    end
    // Input Stall processing
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed0 = (~ (i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_o_stall) & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid) | SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg0;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed1 = (~ (i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_o_stall) & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid) | SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg1;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed2 = (~ (i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_o_stall) & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid) | SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg2;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed3 = (~ (i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_o_stall) & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid) | SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg3;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed4 = (~ (i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_o_stall) & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid) | SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg4;
    // Consuming
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_StallValid = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg0 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_StallValid & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed0;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg1 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_StallValid & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed1;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg2 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_StallValid & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed2;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg3 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_StallValid & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed3;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_toReg4 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_StallValid & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed4;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or0 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed0;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or1 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed1 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or0;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or2 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed2 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or1;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or3 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed3 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or2;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireStall = ~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_consumed4 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_or3);
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireStall;
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V0 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg0);
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V1 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg1);
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V2 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg2);
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V3 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg3);
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_V4 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid & ~ (SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_fromReg4);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and0 = SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_V0;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_V1 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and0;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and2 = SE_out_i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_V1 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and1;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and3 = SE_out_i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_V1 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and2;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and4 = SE_out_i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_V1 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and3;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and5 = SE_out_i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_V1 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and4;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and6 = SE_i_reduction_sis_generic_convertcrdata_7_sis_generic_convertcrdata22_V1 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and5;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and7 = SE_out_i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_V1 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and6;
    assign SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_wireValid = SE_out_i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_V3 & SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_and7;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5(STALLENABLE,1239)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_wireValid = i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_valid_out;

    // SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7(STALLENABLE,1312)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_V0 = SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_backStall = SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_V0;
    assign SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_V0 & SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_and0;

    // SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9(STALLENABLE,1376)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_V0 = SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_R_v_0;
    // Stall signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_s_tv_0 = SE_i_reduction_sis_generic_convertcrdata_2_sis_generic_convertcrdata11_backStall & SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_R_v_0;
    // Backward Enable generation
    assign SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backEN = ~ (SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_s_tv_0);
    // Determine whether to write valid data into the first register stage
    assign SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_and0 = SE_i_reduction_sis_generic_convertcrdata_0_sis_generic_convertcrdata7_V0 & SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backEN;
    assign SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_v_s_0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_V1 & SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_and0;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backStall = ~ (SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_R_v_0 <= 1'b0;
        end
        else
        begin
            if (SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backEN == 1'b0)
            begin
                SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_R_v_0 & SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_s_tv_0;
            end
            else
            begin
                SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_R_v_0 <= SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_v_s_0;
            end

        end
    end

    // SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29(STALLENABLE,1317)
    // Valid signal propagation
    assign SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_V0 = SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_wireValid;
    // Backward Stall generation
    assign SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_backStall = SE_i_reduction_sis_generic_convertcrdata_11_sis_generic_convertcrdata30_backStall | ~ (SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_wireValid);
    // Computing multiple Valid(s)
    assign SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_V1;
    assign SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_V0 & SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_and0;

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8(STALLENABLE,1245)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_consumed0 = (~ (SE_i_reduction_sis_generic_convertcrdata_10_sis_generic_convertcrdata29_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_consumed1 = (~ (SE_i_reduction_sis_generic_convertcrdata_1_sis_generic_convertcrdata9_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_wireValid = i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121(STALLENABLE,1291)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_wireValid = i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_valid_out;

    // i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121(BLACKBOX,137)@68
    // in in_stall_in@20000000
    // out out_data_out@69
    // out out_feedback_out_12@20000000
    // out out_feedback_valid_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@69
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000019Zneric_convertcrdata0 thei_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121 (
        .in_data_in(bubble_select_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_b),
        .in_feedback_stall_in_12(i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_feedback_stall_out_12),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_backStall),
        .in_valid_in(SE_out_i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_V5),
        .out_data_out(),
        .out_feedback_out_12(i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_feedback_out_12),
        .out_feedback_valid_out_12(i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_feedback_valid_out_12),
        .out_stall_out(i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x(BITJOIN,1044)
    assign bubble_join_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_q = SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x(BITSELECT,1045)
    assign bubble_select_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_b = $unsigned(bubble_join_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_q[0:0]);

    // i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8(BLACKBOX,114)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_12@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000019Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_b),
        .in_feedback_in_12(i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_feedback_out_12),
        .in_feedback_valid_in_12(i_llvm_fpga_push_i1_memdep_phi78_push12_sis_generic_convertcrdata121_out_feedback_valid_out_12),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_backStall),
        .in_valid_in(SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V6),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_data_out),
        .out_feedback_stall_out_12(i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_feedback_stall_out_12),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6(BLACKBOX,113)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_11@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000018Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_b),
        .in_feedback_in_11(i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_feedback_out_11),
        .in_feedback_valid_in_11(i_llvm_fpga_push_i1_memdep_phi67_push11_sis_generic_convertcrdata114_out_feedback_valid_out_11),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_backStall),
        .in_valid_in(SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V5),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_data_out),
        .out_feedback_stall_out_11(i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_feedback_stall_out_11),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5(BLACKBOX,111)@1
    // in in_stall_in@20000000
    // out out_data_out@2
    // out out_feedback_stall_out_9@20000000
    // out out_stall_out@20000000
    // out out_valid_out@2
    SiS_Generic_ConvertCRData_i_llvm_fpga_poA000016Zneric_convertcrdata0 thei_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_b),
        .in_feedback_in_9(i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_feedback_out_9),
        .in_feedback_valid_in_9(i_llvm_fpga_push_i1_memdep_phi55_push9_sis_generic_convertcrdata99_out_feedback_valid_out_9),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_backStall),
        .in_valid_in(SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V4),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_data_out),
        .out_feedback_stall_out_9(i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_feedback_stall_out_9),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0(STALLENABLE,1595)
    // Valid signal propagation
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V0 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_0;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V1 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_1;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V2 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_2;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V3 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_3;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V4 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_4;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V5 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_5;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V6 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_6;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V7 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_7;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_V8 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_8;
    // Stall signal propagation
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_0 = i_llvm_fpga_pop_i1_memdep_phi134_pop19_sis_generic_convertcrdata12_out_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_0;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_1 = i_llvm_fpga_pop_i1_memdep_phi146_pop20_sis_generic_convertcrdata24_out_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_1;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_2 = i_llvm_fpga_pop_i1_memdep_phi158_pop21_sis_generic_convertcrdata14_out_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_2;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_3 = i_llvm_fpga_pop_i1_memdep_phi170_pop22_sis_generic_convertcrdata16_out_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_3;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_4 = i_llvm_fpga_pop_i1_memdep_phi182_pop23_sis_generic_convertcrdata18_out_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_4;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_5 = i_llvm_fpga_pop_i1_memdep_phi195_pop24_sis_generic_convertcrdata20_out_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_5;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_6 = i_llvm_fpga_pop_i1_memdep_phi208_pop25_sis_generic_convertcrdata21_out_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_6;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_7 = i_llvm_fpga_pop_i1_memdep_phi56_pop10_sis_generic_convertcrdata10_out_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_7;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_8 = redist21_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_33_fifo_stall_out & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_8;
    // Backward Enable generation
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or0 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_0;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or1 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_1 | SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or0;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or2 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_2 | SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or1;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or3 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_3 | SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or2;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or4 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_4 | SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or3;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or5 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_5 | SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or4;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or6 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_6 | SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or5;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or7 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_7 | SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or6;
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN = ~ (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_8 | SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_or7);
    // Determine whether to write valid data into the first register stage
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0 = SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V3;
    // Backward Stall generation
    assign SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backStall = ~ (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0);
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_0 <= 1'b0;
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_1 <= 1'b0;
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_2 <= 1'b0;
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_3 <= 1'b0;
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_4 <= 1'b0;
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_5 <= 1'b0;
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_6 <= 1'b0;
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_7 <= 1'b0;
            SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_8 <= 1'b0;
        end
        else
        begin
            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_0 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_0 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_0;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_0 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_1 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_1 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_1;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_1 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_2 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_2 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_2;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_2 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_3 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_3 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_3;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_3 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_4 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_4 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_4;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_4 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_5 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_5 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_5;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_5 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_6 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_6 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_6;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_6 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_7 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_7 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_7;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_7 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

            if (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backEN == 1'b0)
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_8 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_8 & SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_s_tv_8;
            end
            else
            begin
                SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_R_v_8 <= SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_v_s_0;
            end

        end
    end

    // SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2(STALLENABLE,1863)
    // Valid signal propagation
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_V0 = SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_backStall = i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_stall_out | ~ (SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_wireValid = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_out;

    // bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg(STALLFIFO,1989)
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_in = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V1;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_in = SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_backStall;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_in[0];
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_in[0];
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_out[0] = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_out[0] = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(131),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg (
        .valid_in(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg(STALLFIFO,1988)
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_in = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V0;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_in = SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_backStall;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_in[0];
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_in[0];
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_out[0] = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_out[0] = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(3),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg (
        .valid_in(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_stall_entry(BITJOIN,1040)
    assign bubble_join_stall_entry_q = in_forked;

    // bubble_select_stall_entry(BITSELECT,1041)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,1442)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x(BLACKBOX,469)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    SiS_Generic_ConvertCRData_B1_start_merge_reg theSiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x (
        .in_stall_in(SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x(STALLENABLE,1445)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg0 <= '0;
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg1 <= '0;
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg2 <= '0;
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg3 <= '0;
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg4 <= '0;
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg5 <= '0;
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg6 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg0 <= SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg0;
            // Successor 1
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg1 <= SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg1;
            // Successor 2
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg2 <= SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg2;
            // Successor 3
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg3 <= SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg3;
            // Successor 4
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg4 <= SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg4;
            // Successor 5
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg5 <= SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg5;
            // Successor 6
            SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg6 <= SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg6;
        end
    end
    // Input Stall processing
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed0 = (~ (bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_1_reg_stall_out) & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg0;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed1 = (~ (bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_reg_stall_out) & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg1;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed2 = (~ (bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_out) & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg2;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed3 = (~ (SE_redist20_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_data_out_0_tpl_1_0_backStall) & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg3;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed4 = (~ (i_llvm_fpga_pop_i1_memdep_phi55_pop9_sis_generic_convertcrdata5_out_stall_out) & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg4;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed5 = (~ (i_llvm_fpga_pop_i1_memdep_phi67_pop11_sis_generic_convertcrdata6_out_stall_out) & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg5;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed6 = (~ (i_llvm_fpga_pop_i1_memdep_phi78_pop12_sis_generic_convertcrdata8_out_stall_out) & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid) | SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg6;
    // Consuming
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_backStall & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg0 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed0;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg1 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed1;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg2 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed2;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg3 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed3;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg4 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed4;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg5 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed5;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_toReg6 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_StallValid & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed6;
    // Backward Stall generation
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or0 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed0;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or1 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed1 & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or0;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or2 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed2 & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or1;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or3 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed3 & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or2;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or4 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed4 & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or3;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or5 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed5 & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or4;
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireStall = ~ (SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_consumed6 & SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_or5);
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_backStall = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V0 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg0);
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V1 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg1);
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V2 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg2);
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V3 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg3);
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V4 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg4);
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V5 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg5);
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V6 = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid & ~ (SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_fromReg6);
    // Computing multiple Valid(s)
    assign SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_wireValid = SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_out_valid_out;

    // bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg(STALLFIFO,1990)
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_in = SE_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_V2;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_in = SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_backStall;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_in[0];
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_in[0];
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_out[0] = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp;
    assign bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_out[0] = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp;
    acl_valid_fifo_counter #(
        .DEPTH(131),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .ASYNC_RESET(1)
    ) thebubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg (
        .valid_in(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_in_bitsignaltemp),
        .stall_in(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_in_bitsignaltemp),
        .valid_out(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_out_bitsignaltemp),
        .stall_out(bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_stall_out_bitsignaltemp),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3(STALLENABLE,1865)
    // Valid signal propagation
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_V0 = SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_wireValid;
    // Backward Stall generation
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_backStall = i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_stall_out | ~ (SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_wireValid = bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_reg_valid_out;

    // SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0(STALLENABLE,1207)
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_V0 = SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_wireValid;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_backStall = bubble_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_1_reg_backStall | ~ (SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_wireValid = i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_valid_out;

    // SE_out_i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1(STALLENABLE,1301)
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_backStall = $unsigned(1'b0);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_wireValid = i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_valid_out;

    // i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1(BLACKBOX,142)@131
    // in in_stall_in@20000000
    // out out_data_out@132
    // out out_feedback_out_2@20000000
    // out out_feedback_valid_out_2@20000000
    // out out_stall_out@20000000
    // out out_valid_out@132
    SiS_Generic_ConvertCRData_i_llvm_fpga_puA000024Zneric_convertcrdata0 thei_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1 (
        .in_data_in(VCC_q),
        .in_feedback_stall_in_2(i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_not_exitcond_stall_out),
        .in_stall_in(SE_out_i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_backStall),
        .in_valid_in(SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_2_V0),
        .out_data_out(),
        .out_feedback_out_2(i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_feedback_out_2),
        .out_feedback_valid_out_2(i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_feedback_valid_out_2),
        .out_stall_out(i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_stall_out),
        .out_valid_out(i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0(BLACKBOX,95)@131
    // in in_stall_in@20000000
    // out out_data_out@132
    // out out_exiting_stall_out@20000000
    // out out_exiting_valid_out@20000000
    // out out_initeration_stall_out@20000000
    // out out_not_exitcond_stall_out@20000000
    // out out_pipeline_valid_out@20000000
    // out out_stall_out@20000000
    // out out_valid_out@132
    SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zneric_convertcrdata0 thei_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0 (
        .in_data_in(VCC_q),
        .in_initeration_in(GND_q),
        .in_initeration_valid_in(GND_q),
        .in_not_exitcond_in(i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_feedback_out_2),
        .in_not_exitcond_valid_in(i_llvm_fpga_push_i1_notexitcond_sis_generic_convertcrdata1_out_feedback_valid_out_2),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_stall_in(SE_out_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_backStall),
        .in_valid_in(SE_out_bubble_out_SiS_Generic_ConvertCRData_B1_start_merge_reg_aunroll_x_3_V0),
        .out_data_out(),
        .out_exiting_stall_out(i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_exiting_stall_out),
        .out_exiting_valid_out(i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_exiting_valid_out),
        .out_initeration_stall_out(),
        .out_not_exitcond_stall_out(i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_not_exitcond_stall_out),
        .out_pipeline_valid_out(i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_pipeline_valid_out),
        .out_stall_out(i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_stall_out),
        .out_valid_out(i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,42)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_exiting_valid_out = i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_exiting_stall_out = i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_exiting_stall_out;

    // pipeline_valid_out_sync(GPOUT,462)
    assign out_pipeline_valid_out = i_llvm_fpga_pipeline_keep_going_sis_generic_convertcrdata0_out_pipeline_valid_out;

    // sync_out(GPOUT,467)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,493)
    assign out_iord_bl_call_SiS_Generic_ConvertCRData_o_fifoready = i_iord_bl_call_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata0_sis_generic_convertcrdata2_aunroll_x_out_iord_bl_call_SiS_Generic_ConvertCRData_o_fifoready;

    // dupName_0_sync_out_x(GPOUT,494)@133
    assign out_valid_out = SE_out_bubble_out_i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_1_V0;

    // dupName_1_ext_sig_sync_out_x(GPOUT,497)
    assign out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata1_sis_generic_convertcrdata26_out_unnamed_SiS_Generic_ConvertCRData1_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_2_ext_sig_sync_out_x(GPOUT,500)
    assign out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata2_sis_generic_convertcrdata38_out_unnamed_SiS_Generic_ConvertCRData2_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_3_ext_sig_sync_out_x(GPOUT,503)
    assign out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata3_sis_generic_convertcrdata45_out_unnamed_SiS_Generic_ConvertCRData3_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_4_ext_sig_sync_out_x(GPOUT,505)
    assign out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata4_sis_generic_convertcrdata51_out_unnamed_SiS_Generic_ConvertCRData4_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_5_ext_sig_sync_out_x(GPOUT,507)
    assign out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata5_sis_generic_convertcrdata54_out_unnamed_SiS_Generic_ConvertCRData5_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_6_ext_sig_sync_out_x(GPOUT,509)
    assign out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata6_sis_generic_convertcrdata57_out_unnamed_SiS_Generic_ConvertCRData6_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_7_ext_sig_sync_out_x(GPOUT,511)
    assign out_memdep_161_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_161_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_161_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_161_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_161_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_161_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_161_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_memdep_161_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_8_ext_sig_sync_out_x(GPOUT,513)
    assign out_lsu_memdep_161_o_active = i_llvm_fpga_mem_memdep_161_sis_generic_convertcrdata98_out_lsu_memdep_161_o_active;

    // dupName_9_ext_sig_sync_out_x(GPOUT,515)
    assign out_memdep_152_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_152_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_152_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_152_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_152_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_152_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_152_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_memdep_152_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_10_ext_sig_sync_out_x(GPOUT,517)
    assign out_lsu_memdep_152_o_active = i_llvm_fpga_mem_memdep_152_sis_generic_convertcrdata104_out_lsu_memdep_152_o_active;

    // dupName_11_ext_sig_sync_out_x(GPOUT,519)
    assign out_memdep_143_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_143_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_143_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_143_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_143_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_143_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_143_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_memdep_143_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_12_ext_sig_sync_out_x(GPOUT,521)
    assign out_lsu_memdep_143_o_active = i_llvm_fpga_mem_memdep_143_sis_generic_convertcrdata113_out_lsu_memdep_143_o_active;

    // dupName_13_ext_sig_sync_out_x(GPOUT,523)
    assign out_memdep_134_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_134_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_134_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_134_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_134_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_134_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_134_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_memdep_134_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_14_ext_sig_sync_out_x(GPOUT,525)
    assign out_lsu_memdep_134_o_active = i_llvm_fpga_mem_memdep_134_sis_generic_convertcrdata120_out_lsu_memdep_134_o_active;

    // dupName_15_ext_sig_sync_out_x(GPOUT,527)
    assign out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata8_sis_generic_convertcrdata132_out_unnamed_SiS_Generic_ConvertCRData8_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_16_ext_sig_sync_out_x(GPOUT,529)
    assign out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata9_sis_generic_convertcrdata136_out_unnamed_SiS_Generic_ConvertCRData9_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_17_ext_sig_sync_out_x(GPOUT,531)
    assign out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata10_sis_generic_convertcrdata149_out_unnamed_SiS_Generic_ConvertCRData10_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_18_ext_sig_sync_out_x(GPOUT,533)
    assign out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata11_sis_generic_convertcrdata165_out_unnamed_SiS_Generic_ConvertCRData11_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_19_ext_sig_sync_out_x(GPOUT,535)
    assign out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata12_sis_generic_convertcrdata180_out_unnamed_SiS_Generic_ConvertCRData12_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_20_ext_sig_sync_out_x(GPOUT,537)
    assign out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_address;
    assign out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_enable;
    assign out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_read;
    assign out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_write;
    assign out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_unnamed_sis_generic_convertcrdata13_sis_generic_convertcrdata202_out_unnamed_SiS_Generic_ConvertCRData13_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_21_ext_sig_sync_out_x(GPOUT,539)
    assign out_memdep_125_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_125_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_125_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_125_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_125_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_125_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_125_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_memdep_125_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_22_ext_sig_sync_out_x(GPOUT,541)
    assign out_lsu_memdep_125_o_active = i_llvm_fpga_mem_memdep_125_sis_generic_convertcrdata237_out_lsu_memdep_125_o_active;

    // dupName_23_ext_sig_sync_out_x(GPOUT,543)
    assign out_memdep_116_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_116_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_116_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_116_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_116_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_116_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_116_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_memdep_116_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_24_ext_sig_sync_out_x(GPOUT,544)
    assign out_lsu_memdep_116_o_active = i_llvm_fpga_mem_memdep_116_sis_generic_convertcrdata241_out_lsu_memdep_116_o_active;

    // dupName_25_ext_sig_sync_out_x(GPOUT,545)
    assign out_memdep_107_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_107_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_107_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_107_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_107_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_107_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_107_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_memdep_107_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_26_ext_sig_sync_out_x(GPOUT,546)
    assign out_lsu_memdep_107_o_active = i_llvm_fpga_mem_memdep_107_sis_generic_convertcrdata246_out_lsu_memdep_107_o_active;

    // dupName_27_ext_sig_sync_out_x(GPOUT,547)
    assign out_memdep_98_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_98_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_98_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_98_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_98_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_98_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_98_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_memdep_98_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_28_ext_sig_sync_out_x(GPOUT,548)
    assign out_lsu_memdep_98_o_active = i_llvm_fpga_mem_memdep_98_sis_generic_convertcrdata251_out_lsu_memdep_98_o_active;

    // dupName_29_ext_sig_sync_out_x(GPOUT,549)
    assign out_memdep_89_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_89_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_89_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_89_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_89_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_89_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_89_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_memdep_89_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_30_ext_sig_sync_out_x(GPOUT,550)
    assign out_lsu_memdep_89_o_active = i_llvm_fpga_mem_memdep_89_sis_generic_convertcrdata265_out_lsu_memdep_89_o_active;

    // dupName_31_ext_sig_sync_out_x(GPOUT,551)
    assign out_memdep_710_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_710_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_710_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_710_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_710_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_710_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_710_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_memdep_710_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_32_ext_sig_sync_out_x(GPOUT,552)
    assign out_lsu_memdep_710_o_active = i_llvm_fpga_mem_memdep_710_sis_generic_convertcrdata267_out_lsu_memdep_710_o_active;

    // dupName_33_ext_sig_sync_out_x(GPOUT,553)
    assign out_memdep_11_SiS_Generic_ConvertCRData_avm_address = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_address;
    assign out_memdep_11_SiS_Generic_ConvertCRData_avm_enable = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_enable;
    assign out_memdep_11_SiS_Generic_ConvertCRData_avm_read = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_read;
    assign out_memdep_11_SiS_Generic_ConvertCRData_avm_write = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_write;
    assign out_memdep_11_SiS_Generic_ConvertCRData_avm_writedata = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_writedata;
    assign out_memdep_11_SiS_Generic_ConvertCRData_avm_byteenable = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_byteenable;
    assign out_memdep_11_SiS_Generic_ConvertCRData_avm_burstcount = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_memdep_11_SiS_Generic_ConvertCRData_avm_burstcount;

    // dupName_34_ext_sig_sync_out_x(GPOUT,554)
    assign out_lsu_memdep_11_o_active = i_llvm_fpga_mem_memdep_11_sis_generic_convertcrdata269_out_lsu_memdep_11_o_active;

    // dupName_35_ext_sig_sync_out_x(GPOUT,555)
    assign out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifodata = i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifodata;
    assign out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifovalid = i_iowr_bl_return_sis_generic_convertcrdata_unnamed_sis_generic_convertcrdata14_sis_generic_convertcrdata281_out_iowr_bl_return_SiS_Generic_ConvertCRData_o_fifovalid;

endmodule
