{"vcs1":{"timestamp_begin":1683311888.145480250, "rt":0.50, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1683311888.701928047, "rt":0.41, "ut":0.22, "st":0.11}}
{"link":{"timestamp_begin":1683311889.159462078, "rt":0.23, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683311887.822661700}
{"VCS_COMP_START_TIME": 1683311887.822661700}
{"VCS_COMP_END_TIME": 1683311889.452228707}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341500}}
{"stitch_vcselab": {"peak_mem": 238984}}
