{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614601983961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614601983962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 01 13:33:03 2021 " "Processing started: Mon Mar 01 13:33:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614601983962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614601983962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica6_Dec -c Practica6_Dec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica6_Dec -c Practica6_Dec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614601983962 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614601985054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bina7seg_dec_10bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bina7seg_dec_10bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinA7Seg_Dec_10Bits-BinA7Seg_Dec_10Bits_arc " "Found design unit 1: BinA7Seg_Dec_10Bits-BinA7Seg_Dec_10Bits_arc" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614601986482 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinA7Seg_Dec_10Bits " "Found entity 1: BinA7Seg_Dec_10Bits" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614601986482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614601986482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica6_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Practica6_Dec-structural " "Found design unit 1: Practica6_Dec-structural" {  } { { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614601986490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Practica6_Dec " "Found entity 1: Practica6_Dec" {  } { { "Practica6_Dec.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614601986490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614601986490 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica6_Dec " "Elaborating entity \"Practica6_Dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614601986601 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplicador5bits.vhd 2 1 " "Using design file multiplicador5bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplicador5Bits-behavioural " "Found design unit 1: Multiplicador5Bits-behavioural" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614601986649 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador5Bits " "Found entity 1: Multiplicador5Bits" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614601986649 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1614601986649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador5Bits Multiplicador5Bits:iMultiplicador5Bits " "Elaborating entity \"Multiplicador5Bits\" for hierarchy \"Multiplicador5Bits:iMultiplicador5Bits\"" {  } { { "Practica6_Dec.vhd" "iMultiplicador5Bits" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614601986657 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "multiplicador5bits.vhd(20) " "VHDL Subtype or Type Declaration warning at multiplicador5bits.vhd(20): subtype or type has null range" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 20 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1614601986659 "|Practica6_Dec|Multiplicador5Bits:iMultiplicador5Bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinA7Seg_Dec_10Bits BinA7Seg_Dec_10Bits:iDisplays " "Elaborating entity \"BinA7Seg_Dec_10Bits\" for hierarchy \"BinA7Seg_Dec_10Bits:iDisplays\"" {  } { { "Practica6_Dec.vhd" "iDisplays" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/Practica6_Dec.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614601986662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(36) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(36): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986670 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(40) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(40): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986670 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(44) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(44): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986670 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(48) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(48): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986671 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(52) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(52): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986671 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(56) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(56): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986671 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(60) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(60): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986671 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(64) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(64): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986671 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador1 BinA7Seg_Dec_10Bits.vhd(68) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(68): signal \"restador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986671 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resta BinA7Seg_Dec_10Bits.vhd(77) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(77): signal \"resta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986671 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(82) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(82): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986672 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(86) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(86): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986672 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(90) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(90): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986672 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(94) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(94): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986672 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(98) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(98): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986672 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(102) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(102): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986672 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(106) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(106): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986673 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(110) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(110): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986673 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "restador2 BinA7Seg_Dec_10Bits.vhd(114) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(114): signal \"restador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1614601986673 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "restador1 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"restador1\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614601986673 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d1 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"d1\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614601986673 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resta BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"resta\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614601986673 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "restador2 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"restador2\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614601986673 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d2 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"d2\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614601986674 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d3 BinA7Seg_Dec_10Bits.vhd(29) " "VHDL Process Statement warning at BinA7Seg_Dec_10Bits.vhd(29): inferring latch(es) for signal or variable \"d3\", which holds its previous value in one or more paths through the process" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1614601986674 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d3\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986674 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d3\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986674 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d3\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986674 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d3\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986674 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d2\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986674 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d2\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d2\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d2\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[4\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[4\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[5\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[5\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986675 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador2\[6\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador2\[6\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986676 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986676 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986676 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986676 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986676 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[4\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[4\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986676 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[5\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[5\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986676 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[6\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"resta\[6\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986676 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d1\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986677 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d1\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986677 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d1\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986677 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"d1\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986677 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[0\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[0\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986677 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[1\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[1\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986677 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[2\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[2\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986677 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[3\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[3\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986677 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[4\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[4\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986678 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[5\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[5\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986678 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[6\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[6\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986678 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[7\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[7\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986679 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[8\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[8\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986679 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "restador1\[9\] BinA7Seg_Dec_10Bits.vhd(29) " "Inferred latch for \"restador1\[9\]\" at BinA7Seg_Dec_10Bits.vhd(29)" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614601986679 "|Practica6_Dec|BinA7Seg_Dec_10Bits:iDisplays"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|d3\[3\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|d3\[3\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987173 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|d3\[2\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|d3\[2\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|d3\[1\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|d3\[1\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987174 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|d3\[0\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|d3\[0\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987174 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[4\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614601987799 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614601987799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[5\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614601987799 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614601987799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[6\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|s\[6\]~synth " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|s\[6\]~synth" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614601987800 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614601987800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[3\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614601987800 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614601987800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[1\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614601987800 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614601987800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[2\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614601987800 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614601987800 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[0\] " "Latch BinA7Seg_Dec_10Bits:iDisplays\|resta\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal Multiplicador5Bits:iMultiplicador5Bits\|pp\[0\]\[0\]" {  } { { "multiplicador5bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/multiplicador5bits.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614601987800 ""}  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614601987800 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[4\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[4\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987811 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[5\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[5\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[6\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[6\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[3\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[3\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987812 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[1\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[1\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[2\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[2\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987813 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BinA7Seg_Dec_10Bits:iDisplays\|resta\[0\] " "LATCH primitive \"BinA7Seg_Dec_10Bits:iDisplays\|resta\[0\]\" is permanently enabled" {  } { { "BinA7Seg_Dec_10Bits.vhd" "" { Text "C:/Users/Joaquin Hijo/Desktop/ELECTRONICA DIGITAL/LAB/Practica6_Dec/BinA7Seg_Dec_10Bits.vhd" 29 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1614601987814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614601989257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614601989257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "217 " "Implemented 217 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614601989488 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614601989488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614601989488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614601989488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614601989573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 01 13:33:09 2021 " "Processing ended: Mon Mar 01 13:33:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614601989573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614601989573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614601989573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614601989573 ""}
