{
  "module_name": "clk-fsl-flexspi.c",
  "hash_id": "1044f6fd43a53cae23835b4ffb3ac2e03aca1b6d6cc327baea4ddad8e9d9114a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/clk-fsl-flexspi.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\nstatic const struct clk_div_table ls1028a_flexspi_divs[] = {\n\t{ .val = 0, .div = 1, },\n\t{ .val = 1, .div = 2, },\n\t{ .val = 2, .div = 3, },\n\t{ .val = 3, .div = 4, },\n\t{ .val = 4, .div = 5, },\n\t{ .val = 5, .div = 6, },\n\t{ .val = 6, .div = 7, },\n\t{ .val = 7, .div = 8, },\n\t{ .val = 11, .div = 12, },\n\t{ .val = 15, .div = 16, },\n\t{ .val = 16, .div = 20, },\n\t{ .val = 17, .div = 24, },\n\t{ .val = 18, .div = 28, },\n\t{ .val = 19, .div = 32, },\n\t{ .val = 20, .div = 80, },\n\t{}\n};\n\nstatic const struct clk_div_table lx2160a_flexspi_divs[] = {\n\t{ .val = 1, .div = 2, },\n\t{ .val = 3, .div = 4, },\n\t{ .val = 5, .div = 6, },\n\t{ .val = 7, .div = 8, },\n\t{ .val = 11, .div = 12, },\n\t{ .val = 15, .div = 16, },\n\t{ .val = 16, .div = 20, },\n\t{ .val = 17, .div = 24, },\n\t{ .val = 18, .div = 28, },\n\t{ .val = 19, .div = 32, },\n\t{ .val = 20, .div = 80, },\n\t{}\n};\n\nstatic int fsl_flexspi_clk_probe(struct platform_device *pdev)\n{\n\tstruct device *dev = &pdev->dev;\n\tstruct device_node *np = dev->of_node;\n\tconst char *clk_name = np->name;\n\tconst char *clk_parent;\n\tstruct resource *res;\n\tvoid __iomem *reg;\n\tstruct clk_hw *hw;\n\tconst struct clk_div_table *divs;\n\n\tdivs = device_get_match_data(dev);\n\tif (!divs)\n\t\treturn -ENOENT;\n\n\tres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\n\tif (!res)\n\t\treturn -ENOENT;\n\n\t \n\treg = devm_ioremap(dev, res->start, resource_size(res));\n\tif (!reg)\n\t\treturn -ENOMEM;\n\n\tclk_parent = of_clk_get_parent_name(np, 0);\n\tif (!clk_parent)\n\t\treturn -EINVAL;\n\n\tof_property_read_string(np, \"clock-output-names\", &clk_name);\n\n\thw = devm_clk_hw_register_divider_table(dev, clk_name, clk_parent, 0,\n\t\t\t\t\t\treg, 0, 5, 0, divs, NULL);\n\tif (IS_ERR(hw))\n\t\treturn PTR_ERR(hw);\n\n\treturn devm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get, hw);\n}\n\nstatic const struct of_device_id fsl_flexspi_clk_dt_ids[] = {\n\t{ .compatible = \"fsl,ls1028a-flexspi-clk\", .data = &ls1028a_flexspi_divs },\n\t{ .compatible = \"fsl,lx2160a-flexspi-clk\", .data = &lx2160a_flexspi_divs },\n\t{}\n};\nMODULE_DEVICE_TABLE(of, fsl_flexspi_clk_dt_ids);\n\nstatic struct platform_driver fsl_flexspi_clk_driver = {\n\t.driver = {\n\t\t.name = \"fsl-flexspi-clk\",\n\t\t.of_match_table = fsl_flexspi_clk_dt_ids,\n\t},\n\t.probe = fsl_flexspi_clk_probe,\n};\nmodule_platform_driver(fsl_flexspi_clk_driver);\n\nMODULE_DESCRIPTION(\"FlexSPI clock driver for Layerscape SoCs\");\nMODULE_AUTHOR(\"Michael Walle <michael@walle.cc>\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}