
---------- Begin Simulation Statistics ----------
final_tick                                 8301253000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48283                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867928                       # Number of bytes of host memory used
host_op_rate                                    49800                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.11                       # Real time elapsed on the host
host_tick_rate                               40080498                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10314289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008301                       # Number of seconds simulated
sim_ticks                                  8301253000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.829628                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  542005                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               542930                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5101                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            283176                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 81                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             236                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              155                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1048585                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  370438                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    542850                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   546564                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4806                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     864158                       # Number of branches committed
system.cpu.commit.bw_lim_events                450119                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2778354                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10003896                       # Number of instructions committed
system.cpu.commit.committedOps               10318185                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     15414569                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.669379                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.618340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11248623     72.97%     72.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2259926     14.66%     87.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       730963      4.74%     92.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230768      1.50%     93.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       318798      2.07%     95.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55980      0.36%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87759      0.57%     96.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        31633      0.21%     97.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       450119      2.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15414569                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               309623                       # Number of function calls committed.
system.cpu.commit.int_insts                  10148299                       # Number of committed integer instructions.
system.cpu.commit.loads                       1601695                       # Number of loads committed
system.cpu.commit.membars                         142                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5154710     49.96%     49.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1623084     15.73%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           618291      5.99%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              83      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             138      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             140      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            103      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1601695     15.52%     87.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1319906     12.79%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10318185                       # Class of committed instruction
system.cpu.commit.refs                        2921601                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1073                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      10314289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.660251                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.660251                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1832427                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   297                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               541642                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13425645                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 11529406                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2332213                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  43517                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1017                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 41841                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1048585                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1618346                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3592397                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 36058                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       13029394                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   87624                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.063158                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12143023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             912524                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.784785                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15779404                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.852569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.236517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13311776     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   191173      1.21%     85.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   435389      2.76%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   122192      0.77%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   102133      0.65%     89.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   266053      1.69%     91.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   216681      1.37%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    86434      0.55%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1047573      6.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15779404                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       687749                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        45315                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified    103847751                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         6783                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      72100183                       # number of prefetches that crossed the page
system.cpu.idleCycles                          823103                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4894                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1019020                       # Number of branches executed
system.cpu.iew.exec_nop                          3936                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.774377                       # Inst execution rate
system.cpu.iew.exec_refs                      3898353                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1810473                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  322456                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2101055                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                199                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               401                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1864288                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13323023                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2087880                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             68869                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12856605                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1296008                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  43517                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1296019                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         15961                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              282                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           91                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       499350                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       544379                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          735                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4159                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12644932                       # num instructions consuming a value
system.cpu.iew.wb_count                      12450909                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.698188                       # average fanout of values written-back
system.cpu.iew.wb_producers                   8828535                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.749941                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12854199                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 19792871                       # number of integer regfile reads
system.cpu.int_regfile_writes                10592952                       # number of integer regfile writes
system.cpu.ipc                               0.602319                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.602319                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                37      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6452671     49.92%     49.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1919295     14.85%     64.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                647247      5.01%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   90      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  150      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  148      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 106      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2088711     16.16%     85.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1817022     14.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12925477                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     7238736                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.560036                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   79716      1.10%      1.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                3461147     47.81%     48.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                 3607861     49.84%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  77503      1.07%     99.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12504      0.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20162885                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48930844                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12449774                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16322256                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13318888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12925477                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 199                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3004727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             64266                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             30                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1699879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15779404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.819136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.405053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10154772     64.35%     64.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1974885     12.52%     76.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1943820     12.32%     89.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              800433      5.07%     94.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              233838      1.48%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              405312      2.57%     98.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              164951      1.05%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              101109      0.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 284      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15779404                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.778526                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1291                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2513                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1135                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1587                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               256                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               69                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2101055                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1864288                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7301956                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
system.cpu.numCycles                         16602507                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1618744                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9092211                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    785                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 11537343                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21408182                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13389269                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            11632307                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2355764                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 201741                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  43517                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                213873                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2540026                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         20823154                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10163                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                309                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     21470                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            201                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1686                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27558006                       # The number of ROB reads
system.cpu.rob.rob_writes                    26557992                       # The number of ROB writes
system.cpu.timesIdled                           56345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1385                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     602                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       152601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        308065                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       607968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1216269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                749                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       152545                       # Transaction distribution
system.membus.trans_dist::CleanEvict               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            154708                       # Transaction distribution
system.membus.trans_dist::ReadExResp           154706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           749                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       463520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 463520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19712000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19712000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            155464                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  155464    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              155464                       # Request fanout histogram
system.membus.reqLayer0.occupancy           947331001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          820363750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            453584                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       307075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       453430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              66                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           154709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          154707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        453447                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          138                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1360323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       464244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1824567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     58040064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19800000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77840064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          152603                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9762880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           760904                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000032                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005616                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 760880    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     24      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             760904                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1294750104                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         236165196                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         680169000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               275209                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       177627                       # number of demand (read+write) hits
system.l2.demand_hits::total                   452837                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              275209                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       177627                       # number of overall hits
system.l2.overall_hits::total                  452837                       # number of overall hits
system.l2.demand_misses::.cpu.inst                610                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             154846                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                 155457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               610                       # number of overall misses
system.l2.overall_misses::.cpu.data            154846                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher            1                       # number of overall misses
system.l2.overall_misses::total                155457                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47861000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13879885500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher        84999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13927831499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47861000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13879885500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher        84999                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13927831499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           275819                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           154847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       177628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               608294                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          275819                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          154847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       177628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              608294                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002212                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999994                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.000006                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255562                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002212                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999994                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.000006                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255562                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78460.655738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89636.706793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher        84999                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89592.823089                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78460.655738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89636.706793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher        84999                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89592.823089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              152545                       # number of writebacks
system.l2.writebacks::total                    152545                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        154846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            155457                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       154846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           155457                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41761000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12331445500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher        74999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12373281499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41761000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12331445500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher        74999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12373281499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.000006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.000006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255562                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68460.655738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79636.835953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher        74999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79592.951742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68460.655738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79636.835953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher        74999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79592.951742                       # average overall mshr miss latency
system.l2.replacements                         152603                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       154530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           154530                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       154530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       154530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       453408                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           453408                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       453408                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       453408                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          154708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              154708                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13868080500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13868080500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        154709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            154709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999994                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89640.357965                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89640.357965                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       154708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         154708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12321020500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12321020500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79640.487240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79640.487240                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         275209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       177627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             452836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          610                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47861000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher        84999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47945999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       275819                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       177628                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         453447                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.000006                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78460.655738                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher        84999                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78471.356792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41761000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher        74999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41835999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.000006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68460.655738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher        74999                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68471.356792                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             138                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11805000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11805000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85543.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85543.478261                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          138                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10425000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10425000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75543.478261                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75543.478261                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2824.480291                       # Cycle average of tags in use
system.l2.tags.total_refs                     1216238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    155458                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.823579                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.035517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       561.250625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2263.182249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     0.011900                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.069067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.086196                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          807                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.087128                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9885434                       # Number of tag accesses
system.l2.tags.data_accesses                  9885434                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9910144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9949248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9762880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9762880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          154846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              155457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       152545                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             152545                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4702904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1193813030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher         7710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1198523645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4702904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4702904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1176073058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1176073058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1176073058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4702904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1193813030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher         7710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2374596702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    152545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000023764250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9460                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9460                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              445004                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             143150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      155457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     152545                       # Number of write requests accepted
system.mem_ctrls.readBursts                    155457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   152545                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9530                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3017137000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  777285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5931955750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19408.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38158.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   135149                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132296                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                155457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               152545                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   76026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   75833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    486.355461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   471.408520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    86.085518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          358      0.88%      0.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1437      3.55%      4.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1428      3.52%      7.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          793      1.96%      9.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        36479     90.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           13      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40522                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.431607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.124722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.983832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9459     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9460                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.122199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.618352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9045     95.61%     95.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.07%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              252      2.66%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.18%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              112      1.18%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.18%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9460                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9949248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9761024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9949248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9762880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1198.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1175.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1198.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1176.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8301218500                       # Total gap between requests
system.mem_ctrls.avgGap                      26951.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9910144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher           64                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9761024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4702904.489237950183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1193813030.394327163696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 7709.679490554016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1175849477.181336402893                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       154846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       152545                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16640500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5915282750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 201233331750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27279.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38201.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1319173.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            144506460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76788030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           555327780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          398025000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     655206240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3598120440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        157685280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5585659230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        672.869413                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    381001750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    277160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7643091250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            144863460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             76992960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           554635200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          398108520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     655206240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3609172170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        148378560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5587357110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        673.073946                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    356744500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    277160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7667348500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1313499                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1313499                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1313499                       # number of overall hits
system.cpu.icache.overall_hits::total         1313499                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       304846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         304846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       304846                       # number of overall misses
system.cpu.icache.overall_misses::total        304846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6293762990                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6293762990                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6293762990                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6293762990                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1618345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1618345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1618345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1618345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.188369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.188369                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.188369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.188369                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 20645.712885                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20645.712885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 20645.712885                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20645.712885                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2160                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               191                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.308901                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             95149                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       453430                       # number of writebacks
system.cpu.icache.writebacks::total            453430                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        29027                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        29027                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        29027                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        29027                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       275819                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       275819                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       275819                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       177628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       453447                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5809048491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5809048491                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5809048491                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   2214073055                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8023121546                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.170433                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.170433                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.170433                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.280192                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21061.088942                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21061.088942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21061.088942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12464.662412                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17693.625817                       # average overall mshr miss latency
system.cpu.icache.replacements                 453430                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1313499                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1313499                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       304846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        304846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6293762990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6293762990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1618345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1618345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.188369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.188369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 20645.712885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20645.712885                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        29027                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        29027                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       275819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       275819                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5809048491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5809048491                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.170433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.170433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21061.088942                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21061.088942                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       177628                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       177628                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   2214073055                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   2214073055                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12464.662412                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12464.662412                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.998678                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1766945                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            453446                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.896704                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     9.916921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     6.081757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.619808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.380110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3690136                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3690136                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2092273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2092273                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2092326                       # number of overall hits
system.cpu.dcache.overall_hits::total         2092326                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1314737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1314737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1314739                       # number of overall misses
system.cpu.dcache.overall_misses::total       1314739                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 104555160050                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 104555160050                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 104555160050                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 104555160050                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3407010                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3407010                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3407065                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3407065                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.385892                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.385892                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.385886                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.385886                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79525.532521                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79525.532521                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79525.411546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79525.411546                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       538550                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             15971                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.720493                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       154530                       # number of writebacks
system.cpu.dcache.writebacks::total            154530                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1159886                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1159886                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1159886                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1159886                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       154851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       154851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       154853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       154853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  14122576495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14122576495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  14122739495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14122739495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.045451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.045451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045451                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91201.067445                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91201.067445                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91200.942152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91200.942152                       # average overall mshr miss latency
system.cpu.dcache.replacements                 154538                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2086941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2086941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24014500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2087225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2087225                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 84558.098592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 84558.098592                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11783000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11783000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87281.481481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87281.481481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1314446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1314446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 104530920053                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 104530920053                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1319778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1319778                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.995960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.995960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79524.697137                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79524.697137                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1159737                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1159737                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       154709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       154709                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14110574998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14110574998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.117224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.117224                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91207.201895                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91207.201895                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            53                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.036364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.036364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.036364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.036364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       225497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       225497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32213.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32213.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       218497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       218497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31213.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31213.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          167                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          167                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        74500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005952                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005952                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        74500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        73500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005952                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005952                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           313.014273                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2247487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            154852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.513774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   313.014273                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.305678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.305678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.306641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6969602                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6969602                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8301253000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8301253000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
