addiu $1, $0, 0x4444
addiu $2, $0, 0x3
nop
nop
nop
nop
sb $1, 1($0)
nop
nop
nop
nop
lb $5, 1($0)
#sw $1, 3($0)
#lw $1, 0($2)
#lbu $1, 3($0)
#for mem, ALU out should have byte address
#ask if current implementation will cause additional hazards
#for ID branching and jumping, need forwarding logic from ex&mem to id. if data hazard, stall.
#load-use memory