Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 19:18:36 2025
| Host         : Adi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file digital_pll_timing_summary_routed.rpt -pb digital_pll_timing_summary_routed.pb -rpx digital_pll_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_pll
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  105         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (207)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DCO/dco_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (207)
--------------------------------------------------
 There are 207 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  208          inf        0.000                      0                  208           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           208 Endpoints
Min Delay           208 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DCO/dco_clk_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            dpll_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.052ns  (logic 2.628ns (64.867%)  route 1.424ns (35.133%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE                         0.000     0.000 r  DCO/dco_clk_reg_lopt_replica/C
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  DCO/dco_clk_reg_lopt_replica/Q
                         net (fo=1, routed)           1.424     1.706    lopt
    AF24                 OBUF (Prop_obuf_I_O)         2.346     4.052 r  dpll_clk_OBUF_inst/O
                         net (fo=0)                   0.000     4.052    dpll_clk
    AF24                                                              r  dpll_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PD/pd_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LF/integrator_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.476ns  (logic 1.110ns (44.830%)  route 1.366ns (55.170%))
  Logic Levels:           10  (CARRY4=8 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE                         0.000     0.000 r  PD/pd_out_reg/C
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  PD/pd_out_reg/Q
                         net (fo=34, routed)          1.365     1.634    PD/pd_out
    SLICE_X46Y44         LUT2 (Prop_lut2_I0_O)        0.053     1.687 r  PD/integrator[0]_i_2/O
                         net (fo=1, routed)           0.000     1.687    LF/integrator_reg[3]_0[2]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     1.903 r  LF/integrator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.903    LF/integrator_reg[0]_i_1_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.963 r  LF/integrator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.963    LF/integrator_reg[4]_i_1_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.023 r  LF/integrator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.023    LF/integrator_reg[8]_i_1_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.083 r  LF/integrator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.083    LF/integrator_reg[12]_i_1_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.143 r  LF/integrator_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.143    LF/integrator_reg[16]_i_1_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.203 r  LF/integrator_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.204    LF/integrator_reg[20]_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.264 r  LF/integrator_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.264    LF/integrator_reg[24]_i_1_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.476 r  LF/integrator_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.476    LF/integrator_reg[28]_i_1_n_6
    SLICE_X46Y51         FDCE                                         r  LF/integrator_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LF/ctrl_word_reg[5]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.739ns (29.916%)  route 1.732ns (70.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  rst_IBUF_inst/O
                         net (fo=102, routed)         1.732     2.471    LF/AS[0]
    SLICE_X47Y45         FDPE                                         f  LF/ctrl_word_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LF/ctrl_word_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.739ns (29.916%)  route 1.732ns (70.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  rst_IBUF_inst/O
                         net (fo=102, routed)         1.732     2.471    LF/AS[0]
    SLICE_X47Y45         FDPE                                         f  LF/ctrl_word_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LF/ctrl_word_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.739ns (29.916%)  route 1.732ns (70.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  rst_IBUF_inst/O
                         net (fo=102, routed)         1.732     2.471    LF/AS[0]
    SLICE_X47Y45         FDPE                                         f  LF/ctrl_word_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LF/ctrl_word_reg[8]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.739ns (29.916%)  route 1.732ns (70.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  rst_IBUF_inst/O
                         net (fo=102, routed)         1.732     2.471    LF/AS[0]
    SLICE_X47Y45         FDPE                                         f  LF/ctrl_word_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LF/integrator_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.739ns (29.916%)  route 1.732ns (70.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  rst_IBUF_inst/O
                         net (fo=102, routed)         1.732     2.471    LF/AS[0]
    SLICE_X46Y45         FDCE                                         f  LF/integrator_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LF/integrator_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.739ns (29.916%)  route 1.732ns (70.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  rst_IBUF_inst/O
                         net (fo=102, routed)         1.732     2.471    LF/AS[0]
    SLICE_X46Y45         FDCE                                         f  LF/integrator_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LF/integrator_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.739ns (29.916%)  route 1.732ns (70.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  rst_IBUF_inst/O
                         net (fo=102, routed)         1.732     2.471    LF/AS[0]
    SLICE_X46Y45         FDCE                                         f  LF/integrator_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            LF/integrator_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.471ns  (logic 0.739ns (29.916%)  route 1.732ns (70.084%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 f  rst_IBUF_inst/O
                         net (fo=102, routed)         1.732     2.471    LF/AS[0]
    SLICE_X46Y45         FDCE                                         f  LF/integrator_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LF/integrator_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LF/ctrl_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.118ns (64.311%)  route 0.065ns (35.689%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDCE                         0.000     0.000 r  LF/integrator_reg[0]/C
    SLICE_X46Y44         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  LF/integrator_reg[0]/Q
                         net (fo=2, routed)           0.065     0.183    LF/integrator_reg[0]
    SLICE_X46Y44         FDPE                                         r  LF/ctrl_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PD/fb_d1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            PD/pd_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.157ns (74.772%)  route 0.053ns (25.228%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDRE                         0.000     0.000 r  PD/fb_d1_reg/C
    SLICE_X47Y52         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  PD/fb_d1_reg/Q
                         net (fo=1, routed)           0.053     0.144    PD/fb_d1
    SLICE_X47Y52         LUT2 (Prop_lut2_I0_O)        0.066     0.210 r  PD/pd_out_i_1/O
                         net (fo=1, routed)           0.000     0.210    PD/pd_out_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  PD/pd_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DCO/phase_acc_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DCO/dco_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.100ns (38.267%)  route 0.161ns (61.733%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDCE                         0.000     0.000 r  DCO/phase_acc_reg[31]/C
    SLICE_X44Y52         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  DCO/phase_acc_reg[31]/Q
                         net (fo=3, routed)           0.161     0.261    DCO/p_0_in
    SLICE_X46Y51         FDCE                                         r  DCO/dco_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LF/integrator_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LF/ctrl_word_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.195ns (70.132%)  route 0.083ns (29.868%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE                         0.000     0.000 r  LF/integrator_reg[30]/C
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  LF/integrator_reg[30]/Q
                         net (fo=4, routed)           0.083     0.201    LF/integrator_reg__0[29]
    SLICE_X47Y51         LUT2 (Prop_lut2_I1_O)        0.028     0.229 r  LF/_carry__6_i_2/O
                         net (fo=1, routed)           0.000     0.229    LF/_carry__6_i_2_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.278 r  LF/_carry__6/O[1]
                         net (fo=1, routed)           0.000     0.278    LF/ctrl_word[30]
    SLICE_X47Y51         FDPE                                         r  LF/ctrl_word_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LF/ctrl_word_reg[31]/C
                            (rising edge-triggered cell FDPE)
  Destination:            DCO/phase_acc_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.177ns (62.929%)  route 0.104ns (37.071%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDPE                         0.000     0.000 r  LF/ctrl_word_reg[31]/C
    SLICE_X47Y51         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  LF/ctrl_word_reg[31]/Q
                         net (fo=1, routed)           0.104     0.204    LF/ctrl_word_reg_n_0_[31]
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.028     0.232 r  LF/phase_acc[28]_i_2/O
                         net (fo=1, routed)           0.000     0.232    LF/phase_acc[28]_i_2_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     0.281 r  LF/phase_acc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.281    DCO/phase_acc_reg[31]_0[3]
    SLICE_X44Y52         FDCE                                         r  DCO/phase_acc_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LF/integrator_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LF/ctrl_word_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.197ns (69.229%)  route 0.088ns (30.771%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE                         0.000     0.000 r  LF/integrator_reg[31]/C
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  LF/integrator_reg[31]/Q
                         net (fo=2, routed)           0.088     0.206    LF/integrator_reg__0[30]
    SLICE_X47Y51         LUT2 (Prop_lut2_I1_O)        0.028     0.234 r  LF/_carry__6_i_1/O
                         net (fo=1, routed)           0.000     0.234    LF/_carry__6_i_1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     0.285 r  LF/_carry__6/O[2]
                         net (fo=1, routed)           0.000     0.285    LF/ctrl_word[31]
    SLICE_X47Y51         FDPE                                         r  LF/ctrl_word_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LF/integrator_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LF/ctrl_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.195ns (67.462%)  route 0.094ns (32.538%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE                         0.000     0.000 r  LF/integrator_reg[10]/C
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  LF/integrator_reg[10]/Q
                         net (fo=5, routed)           0.094     0.212    LF/integrator_reg__0[9]
    SLICE_X47Y46         LUT2 (Prop_lut2_I1_O)        0.028     0.240 r  LF/_carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.240    LF/_carry__1_i_3_n_0
    SLICE_X47Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.289 r  LF/_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.289    LF/ctrl_word[10]
    SLICE_X47Y46         FDPE                                         r  LF/ctrl_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LF/integrator_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LF/ctrl_word_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.195ns (67.462%)  route 0.094ns (32.538%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE                         0.000     0.000 r  LF/integrator_reg[14]/C
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  LF/integrator_reg[14]/Q
                         net (fo=5, routed)           0.094     0.212    LF/integrator_reg__0[13]
    SLICE_X47Y47         LUT2 (Prop_lut2_I1_O)        0.028     0.240 r  LF/_carry__2_i_3/O
                         net (fo=1, routed)           0.000     0.240    LF/_carry__2_i_3_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.289 r  LF/_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.289    LF/ctrl_word[14]
    SLICE_X47Y47         FDPE                                         r  LF/ctrl_word_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LF/integrator_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LF/ctrl_word_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.195ns (67.462%)  route 0.094ns (32.538%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE                         0.000     0.000 r  LF/integrator_reg[18]/C
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  LF/integrator_reg[18]/Q
                         net (fo=5, routed)           0.094     0.212    LF/integrator_reg__0[17]
    SLICE_X47Y48         LUT2 (Prop_lut2_I1_O)        0.028     0.240 r  LF/_carry__3_i_3/O
                         net (fo=1, routed)           0.000     0.240    LF/_carry__3_i_3_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.289 r  LF/_carry__3/O[1]
                         net (fo=1, routed)           0.000     0.289    LF/ctrl_word[18]
    SLICE_X47Y48         FDPE                                         r  LF/ctrl_word_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LF/integrator_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LF/ctrl_word_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.195ns (67.462%)  route 0.094ns (32.538%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDCE                         0.000     0.000 r  LF/integrator_reg[22]/C
    SLICE_X46Y49         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  LF/integrator_reg[22]/Q
                         net (fo=5, routed)           0.094     0.212    LF/integrator_reg__0[21]
    SLICE_X47Y49         LUT2 (Prop_lut2_I1_O)        0.028     0.240 r  LF/_carry__4_i_3/O
                         net (fo=1, routed)           0.000     0.240    LF/_carry__4_i_3_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     0.289 r  LF/_carry__4/O[1]
                         net (fo=1, routed)           0.000     0.289    LF/ctrl_word[22]
    SLICE_X47Y49         FDPE                                         r  LF/ctrl_word_reg[22]/D
  -------------------------------------------------------------------    -------------------





