add wave -position insertpoint  \
sim:/core_rv32i_tb/core/clock sim:/core_rv32i_tb/core/reset {IF STAGE} sim:/core_rv32i_tb/core/datapath_0/selected_instruction_address sim:/core_rv32i_tb/core/datapath_0/instruction_address sim:/core_rv32i_tb/core/datapath_0/instruction {ID STAGE} sim:/core_rv32i_tb/core/datapath_0/instruction_address_IF_ID sim:/core_rv32i_tb/core/controller_0/decoded_opcode sim:/core_rv32i_tb/core/datapath_0/instruction_IF_ID sim:/core_rv32i_tb/core/datapath_0/register_source_address_1 sim:/core_rv32i_tb/core/datapath_0/register_destination_address sim:/core_rv32i_tb/core/datapath_0/register_source_address_2 sim:/core_rv32i_tb/core/datapath_0/register_source_data_1 sim:/core_rv32i_tb/core/datapath_0/register_source_data_2 sim:/core_rv32i_tb/core/datapath_0/immediate sim:/core_rv32i_tb/core/datapath_0/branch_result {EX STAGE} sim:/core_rv32i_tb/core/datapath_0/instruction_address_ID_EX sim:/core_rv32i_tb/core/datapath_0/register_destination_address_ID_EX sim:/core_rv32i_tb/core/datapath_0/register_source_address_1_ID_EX sim:/core_rv32i_tb/core/datapath_0/register_source_address_2_ID_EX sim:/core_rv32i_tb/core/datapath_0/register_source_data_1_ID_EX sim:/core_rv32i_tb/core/datapath_0/register_source_data_2_ID_EX sim:/core_rv32i_tb/core/datapath_0/immediate_ID_EX sim:/core_rv32i_tb/core/datapath_0/ALU_result sim:/core_rv32i_tb/core/datapath_0/ALU_0/input_0 sim:/core_rv32i_tb/core/datapath_0/ALU_0/input_1 {MEM STAGE} sim:/core_rv32i_tb/core/datapath_0/instruction_address_EX_MEM sim:/core_rv32i_tb/core/datapath_0/register_destination_address_EX_MEM sim:/core_rv32i_tb/core/datapath_0/ALU_result_EX_MEM sim:/core_rv32i_tb/core/datapath_0/mem_write_data_EX_MEM sim:/core_rv32i_tb/core/datapath_0/mem_read_data {WB STAGE} sim:/core_rv32i_tb/core/datapath_0/instruction_address_MEM_WB sim:/core_rv32i_tb/core/datapath_0/register_destination_address_MEM_WB sim:/core_rv32i_tb/core/datapath_0/ALU_result_MEM_WB sim:/core_rv32i_tb/core/datapath_0/register_destination_data sim:/core_rv32i_tb/core/datapath_0/mem_read_data_MEM_WB CONTROL sim:/core_rv32i_tb/core/controller_0/mem_to_reg_out sim:/core_rv32i_tb/core/controller_0/reg_write_out sim:/core_rv32i_tb/core/controller_0/mem_write_out sim:/core_rv32i_tb/core/controller_0/mem_read_out sim:/core_rv32i_tb/core/controller_0/data_format_out sim:/core_rv32i_tb/core/controller_0/ALU_Src_out sim:/core_rv32i_tb/core/controller_0/ALU_Op_out sim:/core_rv32i_tb/core/controller_0/branch_control_out sim:/core_rv32i_tb/core/forwarding_unit_0/forwardA_out sim:/core_rv32i_tb/core/forwarding_unit_0/forwardB_out sim:/core_rv32i_tb/core/datapath_0/PC_Src sim:/core_rv32i_tb/core/controller_0/jump_signal_out sim:/core_rv32i_tb/core/datapath_0/branch_result sim:/core_rv32i_tb/core/datapath_0/if_id_reset sim:/core_rv32i_tb/core/hazard_unit_0/flush_signal sim:/core_rv32i_tb/core/datapath_0/PC_Src_delayed sim:/core_rv32i_tb/core/datapath_0/compare_unit/branch sim:/core_rv32i_tb/core/datapath_0/compare_unit/branch_control 