mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs  -o xclbin/bfs.hw.xilinx_adm-pcie-7v3_1ddr_3_0.xo -t hw --platform xilinx:adm-pcie-7v3:1ddr:3.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_adm-pcie-7v3_1ddr_3_0/xilinx_adm-pcie-7v3_1ddr_3_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:adm-pcie-7v3:1ddr:3.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/media/diskp1/gitrepo/SDAccel_Examples/xtra/sdx2017.1/bfs_5p_bitmap_nocachev2/_xocc_compile_bfs_bfs.hw.xilinx_adm-pcie-7v3_1ddr_3_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'stage0_main.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'stage0_main.2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [XOCC 204-61] Pipelining loop 'stage1_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'stage2_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 10, Depth: 13.
INFO: [XOCC 204-61] Pipelining loop 'stage3_main_L0'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'squeeze_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 3, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 60-594] Finished kernel compilation
Add Instance bfs_stage2 bfs_stage2_U0 1082
Add Instance bfs_stage3 bfs_stage3_U0 1099
Add Instance bfs_stage0_1 bfs_stage0_1_U0 1115
Add Instance bfs_squeeze_ciao0 bfs_squeeze_ciao0_U0 1123
Add Instance bfs_squeeze_ciao1 bfs_squeeze_ciao1_U0 1165
Add Instance bfs_squeeze_ciao2 bfs_squeeze_ciao2_U0 1207
Add Instance bfs_squeeze_ciao3 bfs_squeeze_ciao3_U0 1249
Add Instance bfs_squeeze_ciao4 bfs_squeeze_ciao4_U0 1291
Add Instance bfs_squeeze_ciao5 bfs_squeeze_ciao5_U0 1333
Add Instance bfs_squeeze_ciao6 bfs_squeeze_ciao6_U0 1375
Add Instance bfs_squeeze_ciao7 bfs_squeeze_ciao7_U0 1417
Add Instance bfs_stage0 bfs_stage0_U0 1459
Add Instance bfs_stage1 bfs_stage1_U0 1468
Add Instance update_depth131 update_depth131_U0 1488
Add Instance update_depth132 update_depth132_U0 1498
Add Instance update_depth133 update_depth133_U0 1508
Add Instance update_depth134 update_depth134_U0 1518
Add Instance update_depth135 update_depth135_U0 1528
Add Instance update_depth136 update_depth136_U0 1538
Add Instance update_depth137 update_depth137_U0 1548
Add Instance update_depth update_depth_U0 1558
Add Instance split_ciao split_ciao_U0 1568
Add Instance Block_proc15439 Block_proc15439_U0 1590
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_adm-pcie-7v3_1ddr_3_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 2m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.hw.xilinx_adm-pcie-7v3_1ddr_3_0.xclbin -t hw --platform xilinx:adm-pcie-7v3:1ddr:3.0 xclbin/bfs.hw.xilinx_adm-pcie-7v3_1ddr_3_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_adm-pcie-7v3_1ddr_3_0/xilinx_adm-pcie-7v3_1ddr_3_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:adm-pcie-7v3:1ddr:3.0
INFO: [XOCC 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
Finished 1st of 5 tasks (FPGA synthesis). Elapsed time: 00h 38m 14s.
.....
Finished 2nd of 5 tasks (FPGA logic optimization). Elapsed time: 00h 03m 07s.
........................
Finished 3rd of 5 tasks (FPGA logic placement). Elapsed time: 00h 11m 04s.
...........................
Finished 4th of 5 tasks (FPGA routing). Elapsed time: 04h 09m 49s.
..
Finished 5th of 5 tasks (FPGA bitstream generation). Elapsed time: 00h 09m 09s.

WARNING: [XOCC 60-732] Link warning: One or more timing paths failed timing targeting 200 MHz for kernel clock 'KERNEL_CLK'. The frequency is being automatically changed to 140 MHz to enable proper functionality
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_adm-pcie-7v3_1ddr_3_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 5h 12m 19s
Mon Aug 27 10:43:37 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
ERROR: [XOCC 17-1309] Gcc: /opt/Xilinx/SDx/2017.1/Vivado_HLS/lnx64/tools/gcc/bin/../lib/gcc/x86_64-unknown-linux-gnu/4.6.3/include-fixed/features.h:339:25: fatal error: sys/cdefs.h: No such file or directory
ERROR: [XOCC 60-398] gcc failed
ERROR: [XOCC 60-626] Kernel link failed to complete
ERROR: [XOCC 60-703] Failed to finish linking
../../..//utility/rules.mk:128: recipe for target 'xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin' failed
Mon Aug 27 10:48:22 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
ERROR: [XOCC 17-1309] Gcc: /opt/Xilinx/SDx/2017.1/Vivado_HLS/lnx64/tools/gcc/bin/../lib/gcc/x86_64-unknown-linux-gnu/4.6.3/include-fixed/features.h:339:25: fatal error: sys/cdefs.h: No such file or directory
ERROR: [XOCC 60-398] gcc failed
ERROR: [XOCC 60-626] Kernel link failed to complete
ERROR: [XOCC 60-703] Failed to finish linking
../../..//utility/rules.mk:128: recipe for target 'xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin' failed
Mon Aug 27 11:24:30 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 12:25:54 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 12:51:08 CST 2018


make: Nothing to be done for 'all'.
Mon Aug 27 12:51:37 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs  -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 20s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 15:01:38 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 15:03:48 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 15:04:19 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 15:28:20 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs  -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 20s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 15:33:35 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 15:55:19 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x -g --debug  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs --debug  -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 35s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are '-g -g'
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 16:06:33 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 26s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 16:10:01 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 17s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 16:13:09 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 16:14:54 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 21s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 16:17:08 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 16:22:26 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 17:28:21 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 17:31:34 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 17:32:46 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Aug 27 17:35:18 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 24s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 17:46:16 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [XOCC 200-70] Compilation errors found:
Pragma processor failed: /home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/src/bfs.cpp:91:46: error: cannot pass object of non-POD type 'int32_dt' (aka 'ap_int<32>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
                        printf("in read_csr function, vidx=%d\n", vidx);
                                                                  ^
/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/src/bfs.cpp:91:40: warning: format specifies type 'int' but the argument has type 'int32_dt' (aka 'ap_int<32>') [-Wformat]
                        printf("in read_csr function, vidx=%d\n", vidx);
                                                           ~^     ~~~~
1 warning and 1 error generated.
ERROR: [XOCC 60-300] Failed to build kernel(ip) bfs, see log for details: /home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log
ERROR: [XOCC 60-599] Kernel compilation failed to complete
ERROR: [XOCC 60-592] Failed to finish compilation
../../..//utility/rules.mk:126: recipe for target 'xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo' failed
Mon Aug 27 17:46:51 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Mon Aug 27 17:54:55 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/myprj/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Aug 27 18:31:14 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Tue Aug 28 08:32:37 CST 2018


make: Nothing to be done for 'all'.
Tue Aug 28 08:39:27 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Tue Aug 28 15:08:54 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 44s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Tue Aug 28 15:16:25 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Tue Aug 28 15:22:33 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [XOCC 200-70] Compilation errors found:
Pragma processor failed: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/src/bfs.cpp:570:1: error: no matching function for call to 'read_frontier'
read_frontier(frontier, frontier_size, frontier_stream, frontier_done_stream, seg_size, pad);
^~~~~~~~~~~~~
/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/src/bfs.cpp:28:13: note: candidate function not viable: requires 7 arguments, but 6 were provided
static void read_frontier(
            ^
1 error generated.
ERROR: [XOCC 60-300] Failed to build kernel(ip) bfs, see log for details: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log
ERROR: [XOCC 60-599] Kernel compilation failed to complete
ERROR: [XOCC 60-592] Failed to finish compilation
../../..//utility/rules.mk:126: recipe for target 'xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo' failed
Tue Aug 28 15:23:21 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 23s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Tue Aug 28 15:26:21 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 23s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Tue Aug 28 15:35:32 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 29s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Tue Aug 28 15:38:34 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 15:47:17 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 15:49:37 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:04:29 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:05:53 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:07:30 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:33:03 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [XOCC 200-70] Compilation errors found:
Pragma processor failed: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/src/bfs.cpp:95:35: error: cannot pass object of non-POD type 'int32_dt' (aka 'ap_int<32>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
                        printf("start = %d, num=%d\n", start, num);
                                                       ^
/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/src/bfs.cpp:95:42: error: cannot pass object of non-POD type 'int32_dt' (aka 'ap_int<32>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
                        printf("start = %d, num=%d\n", start, num);
                                                              ^
/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/src/bfs.cpp:95:21: warning: format specifies type 'int' but the argument has type 'int32_dt' (aka 'ap_int<32>') [-Wformat]
                        printf("start = %d, num=%d\n", start, num);
                                        ~^             ~~~~~
/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/src/bfs.cpp:95:29: warning: format specifies type 'int' but the argument has type 'int32_dt' (aka 'ap_int<32>') [-Wformat]
                        printf("start = %d, num=%d\n", start, num);
                                                ~^            ~~~
2 warnings and 2 errors generated.
ERROR: [XOCC 60-300] Failed to build kernel(ip) bfs, see log for details: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log
ERROR: [XOCC 60-599] Kernel compilation failed to complete
ERROR: [XOCC 60-592] Failed to finish compilation
../../..//utility/rules.mk:126: recipe for target 'xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo' failed
Tue Aug 28 16:33:38 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 28s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Tue Aug 28 16:35:45 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 28s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Tue Aug 28 16:41:09 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:42:16 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:43:11 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:45:26 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:46:11 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:49:32 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:56:34 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:58:24 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 16:59:49 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Tue Aug 28 17:03:49 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 26s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Wed Aug 29 17:11:51 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 23s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Wed Aug 29 20:26:15 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 26s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Wed Aug 29 20:29:48 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 23s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Wed Aug 29 22:31:59 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Thu Aug 30 10:20:50 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Thu Aug 30 10:24:47 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Thu Aug 30 10:25:37 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Thu Aug 30 10:28:54 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Thu Aug 30 11:11:41 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Thu Aug 30 11:13:32 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Thu Aug 30 11:16:12 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 24s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Thu Aug 30 11:27:21 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 23s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Thu Aug 30 11:28:38 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Thu Aug 30 11:46:19 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 23s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Thu Aug 30 11:52:25 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [XOCC 203-504] Stop unrolling loop 'Loop-1.1' (/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/src/bfs.cpp:159) in function 'traverse_cia' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [XOCC 200-70] Pre-synthesis failed.
ERROR: [XOCC 60-300] Failed to build kernel(ip) bfs, see log for details: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log
ERROR: [XOCC 60-599] Kernel compilation failed to complete
ERROR: [XOCC 60-592] Failed to finish compilation
../../..//utility/rules.mk:126: recipe for target 'xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo' failed
Thu Aug 30 11:56:49 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'read_frontier.1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'read_frontier.1.2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [XOCC 204-61] Pipelining loop 'traverse_init_L'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [XOCC 204-61] Pipelining loop 'traverse_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 60-594] Finished kernel compilation
Add Instance traverse_cia traverse_cia_U0 2828
Add Instance read_csr read_csr_U0 2902
Add Instance read_frontier read_frontier_U0 2916
Add Instance write_frontier57 write_frontier57_U0 2931
Add Instance write_frontier58 write_frontier58_U0 2944
Add Instance write_frontier59 write_frontier59_U0 2957
Add Instance write_frontier60 write_frontier60_U0 2970
Add Instance write_frontier61 write_frontier61_U0 2983
Add Instance write_frontier62 write_frontier62_U0 2996
Add Instance write_frontier63 write_frontier63_U0 3009
Add Instance write_frontier64 write_frontier64_U0 3022
Add Instance write_frontier65 write_frontier65_U0 3035
Add Instance write_frontier66 write_frontier66_U0 3048
Add Instance write_frontier67 write_frontier67_U0 3061
Add Instance write_frontier68 write_frontier68_U0 3074
Add Instance write_frontier69 write_frontier69_U0 3087
Add Instance write_frontier70 write_frontier70_U0 3100
Add Instance write_frontier71 write_frontier71_U0 3113
Add Instance write_frontier56 write_frontier56_U0 3126
Add Instance Block_proc81 Block_proc81_U0 3138
Add Instance Block_proc84 Block_proc84_U0 3144
Add Instance Block_proc82 Block_proc82_U0 3150
Add Instance Block_proc75 Block_proc75_U0 3160
Add Instance Block_proc72 Block_proc72_U0 3173
Add Instance Block_proc73 Block_proc73_U0 3183
Add Instance bfs_entry353106 bfs_entry353106_U0 3190
Add Instance Block_proc77 Block_proc77_U0 3318
Add Instance Block_proc79 Block_proc79_U0 3325
Add Instance Block_proc85 Block_proc85_U0 3332
Add Instance Block_proc Block_proc_U0 3339
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 2m 51s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.


===>The following messages were generated while  creating FPGA bitstream. Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_link_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/build/system/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0/bitstream/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0_ipi/vivado.log :
ERROR: [XOCC 7-29] Invalid param 'S16_HAS_DATA_FIFO'.
ERROR: [XOCC 19-3458] Validation failed for parameter 'Number of Slave Interfaces(NUM_SI)' for BD AppCore 'm_axi_interconnect_M00_AXI'. Value '36' is out of the range (1,16)
ERROR: [XOCC 19-496] Tcl error in update procedure while setting value '1' on the parameter 'NUM_MI'. ERROR: [Common 17-39] 'get_paramspec' failed due to earlier errors.

ERROR: [XOCC 19-3458] Validation failed for parameter 'Number of Slave Interfaces(NUM_SI)' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. Value '36' is out of the range (1,16)
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S00_THREAD_ID_WIDTH(S00_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S0_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S01_THREAD_ID_WIDTH(S01_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S1_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S02_THREAD_ID_WIDTH(S02_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S2_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S03_THREAD_ID_WIDTH(S03_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S3_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S04_THREAD_ID_WIDTH(S04_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S4_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S05_THREAD_ID_WIDTH(S05_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S5_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S06_THREAD_ID_WIDTH(S06_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S6_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S07_THREAD_ID_WIDTH(S07_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S7_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S08_THREAD_ID_WIDTH(S08_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S8_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S09_THREAD_ID_WIDTH(S09_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S9_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S10_THREAD_ID_WIDTH(S10_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S10_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S11_THREAD_ID_WIDTH(S11_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S11_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S12_THREAD_ID_WIDTH(S12_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S12_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S13_THREAD_ID_WIDTH(S13_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S13_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S14_THREAD_ID_WIDTH(S14_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S14_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 19-3478] Validation failed for parameter 'My S15_THREAD_ID_WIDTH(S15_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S15_THREAD_ID_WIDTH must be less than or equal to -6
ERROR: [XOCC 41-245] set_property error - Validation failed for parameter 'Number of Slave Interfaces(NUM_SI)' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. Value '36' is out of the range (1,16)
Validation failed for parameter 'My S00_THREAD_ID_WIDTH(S00_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S0_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S01_THREAD_ID_WIDTH(S01_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S1_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S02_THREAD_ID_WIDTH(S02_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S2_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S03_THREAD_ID_WIDTH(S03_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S3_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S04_THREAD_ID_WIDTH(S04_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S4_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S05_THREAD_ID_WIDTH(S05_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S5_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S06_THREAD_ID_WIDTH(S06_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S6_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S07_THREAD_ID_WIDTH(S07_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S7_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S08_THREAD_ID_WIDTH(S08_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S8_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S09_THREAD_ID_WIDTH(S09_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S9_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S10_THREAD_ID_WIDTH(S10_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S10_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S11_THREAD_ID_WIDTH(S11_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S11_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S12_THREAD_ID_WIDTH(S12_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S12_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S13_THREAD_ID_WIDTH(S13_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S13_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S14_THREAD_ID_WIDTH(S14_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S14_THREAD_ID_WIDTH must be less than or equal to -6
Validation failed for parameter 'My S15_THREAD_ID_WIDTH(S15_THREAD_ID_WIDTH)' with value '0' for BD Cell 'm_axi_interconnect_M00_AXI/xbar'. S15_THREAD_ID_WIDTH must be less than or equal to -6
Customization errors found on 'm_axi_interconnect_M00_AXI/xbar'. Restoring to previous valid configuration.
ERROR: [XOCC 41-1273] Error running update_contents TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    ::xilinx.com_ip_axi_interconnect_2.1::update_contents Line 188
ERROR: [XOCC 60-704] Integration error, problem with OCL region: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [XOCC 60-626] Kernel link failed to complete
ERROR: [XOCC 60-703] Failed to finish linking
../../..//utility/rules.mk:128: recipe for target 'xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin' failed
Thu Aug 30 21:12:23 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [XOCC 200-70] Compilation errors found:
Pragma processor failed: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/src/bfs.cpp:1188:32: error: invalid operands to binary expression ('hls::stream<int32_dt>' and 'int')
                       next_frontier_stream1 + 1 * seg_size,
                       ~~~~~~~~~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1146:1: note: candidate template ignored: failed template argument deduction
OP_BIN_MIX_PTR(+)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1135:5: note: expanded from macro 'OP_BIN_MIX_PTR'
    operator BIN_OP (PTR_TYPE* i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1146:1: note: candidate template ignored: failed template argument deduction
OP_BIN_MIX_PTR(+)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1141:5: note: expanded from macro 'OP_BIN_MIX_PTR'
    operator BIN_OP (const ap_private<_AP_W,_AP_S> &op, PTR_TYPE* i_op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1171:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_FLOAT(float)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1168:5: note: expanded from macro 'OPS_MIX_FLOAT'
    OP_BIN_MIX_FLOAT(+, C_TYPE) \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1154:5: note: expanded from macro 'OP_BIN_MIX_FLOAT'
    operator BIN_OP (C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1171:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_FLOAT(float)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1168:5: note: expanded from macro 'OPS_MIX_FLOAT'
    OP_BIN_MIX_FLOAT(+, C_TYPE) \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1160:5: note: expanded from macro 'OP_BIN_MIX_FLOAT'
    operator BIN_OP (const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1172:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_FLOAT(double)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1168:5: note: expanded from macro 'OPS_MIX_FLOAT'
    OP_BIN_MIX_FLOAT(+, C_TYPE) \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1154:5: note: expanded from macro 'OP_BIN_MIX_FLOAT'
    operator BIN_OP (C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1172:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_FLOAT(double)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1168:5: note: expanded from macro 'OPS_MIX_FLOAT'
    OP_BIN_MIX_FLOAT(+, C_TYPE) \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1160:5: note: expanded from macro 'OP_BIN_MIX_FLOAT'
    operator BIN_OP (const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1270:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(bool, 1, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1270:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(bool, 1, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1271:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(char, 8, CHAR_MIN != 0)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1271:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(char, 8, CHAR_MIN != 0)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1272:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(signed char, 8, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1272:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(signed char, 8, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1273:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(unsigned char, 8, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1273:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(unsigned char, 8, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1274:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(short, 16, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1274:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(short, 16, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1275:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(unsigned short, 16, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1275:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(unsigned short, 16, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1276:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(int, 32, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1276:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(int, 32, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1277:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(unsigned int, 32, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1277:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(unsigned int, 32, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1279:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(long, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1279:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(long, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1280:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(unsigned long, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1280:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(unsigned long, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1285:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(ap_slong, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1285:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(ap_slong, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1286:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(ap_ulong, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1192:5: note: expanded from macro 'OP_BIN_MIX_INT'
    operator BIN_OP ( C_TYPE i_op, const ap_private<_AP_W,_AP_S> &op) {  \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1286:1: note: candidate template ignored: failed template argument deduction
OPS_MIX_INT(ap_ulong, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1241:5: note: expanded from macro 'OPS_MIX_INT'
    OP_BIN_MIX_INT(+, C_TYPE, WI, SI, plus)     \
    ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1197:7: note: expanded from macro 'OP_BIN_MIX_INT'
      operator BIN_OP ( const ap_private<_AP_W,_AP_S> &op, C_TYPE i_op) {  \
      ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1342:1: note: candidate template ignored: failed template argument deduction
OP_BIN_MIX_RANGE(+, plus)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1291:3: note: expanded from macro 'OP_BIN_MIX_RANGE'
  operator BIN_OP ( const ap_range_ref<_AP_W1,_AP_S1>& op1, const ap_private<_AP_W2,_AP_S2>& op2) { \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1342:1: note: candidate template ignored: failed template argument deduction
OP_BIN_MIX_RANGE(+, plus)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1296:3: note: expanded from macro 'OP_BIN_MIX_RANGE'
  operator BIN_OP ( const ap_private<_AP_W1,_AP_S1>& op1, const ap_range_ref<_AP_W2,_AP_S2>& op2) { \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1407:1: note: candidate template ignored: failed template argument deduction
OP_BIN_MIX_BIT(+, plus)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1356:3: note: expanded from macro 'OP_BIN_MIX_BIT'
  operator BIN_OP ( const ap_bit_ref<_AP_W1,_AP_S1>& op1, const ap_private<_AP_W2,_AP_S2>& op2) { \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1407:1: note: candidate template ignored: failed template argument deduction
OP_BIN_MIX_BIT(+, plus)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1361:3: note: expanded from macro 'OP_BIN_MIX_BIT'
  operator BIN_OP ( const ap_private<_AP_W1,_AP_S1>& op1, const ap_bit_ref<_AP_W2,_AP_S2>& op2) { \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1494:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(bool, 1, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1494:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(bool, 1, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1495:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(char, 8, CHAR_MIN != 0)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1495:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(char, 8, CHAR_MIN != 0)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1496:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(signed char, 8, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1496:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(signed char, 8, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1497:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(unsigned char, 8, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/hls_half.h:2317:67: note: candidate template ignored: substitution failure [with T = hls::stream<ap_int<32> >, U = int]
                template<typename T,typename U> typename enable<half,T,U>::type operator+(T x, U y) { return functions::plus(x, y); }
                                                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1497:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(unsigned char, 8, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1498:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(short, 16, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1498:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(short, 16, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1499:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(unsigned short, 16, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1499:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(unsigned short, 16, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1500:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(int, 32, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1500:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(int, 32, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1501:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(unsigned int, 32, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1501:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(unsigned int, 32, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1503:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(long, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1503:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(long, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1504:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(unsigned long, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1504:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(unsigned long, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1509:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(ap_slong, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1509:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(ap_slong, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1510:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(ap_ulong, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1473:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( const ap_range_ref<_AP_W,_AP_S> &op, C_TYPE op2) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1510:1: note: candidate template ignored: failed template argument deduction
REF_BIN_MIX_INT(ap_ulong, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1482:49: note: expanded from macro 'REF_BIN_MIX_INT'
#define REF_BIN_MIX_INT(C_TYPE, _AP_WI, _AP_SI) \
                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1478:3: note: expanded from macro '\
REF_BIN_OP_MIX_INT'
  operator BIN_OP ( C_TYPE op2, const ap_range_ref<_AP_W,_AP_S> &op) {  \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1519:1: note: candidate template ignored: failed template argument deduction
REF_BIN_OP(+, plus)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1514:80: note: expanded from macro 'REF_BIN_OP'
INLINE typename ap_private<_AP_W, false>::template RType<_AP_W2, false>::RTYPE \
                                                                               ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1566:1: note: candidate template ignored: failed template argument deduction
SIM_CONCAT_REF_BIN_OP(+, plus)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_int_sim.h:1557:81: note: expanded from macro 'SIM_CONCAT_REF_BIN_OP'
ap_private<_AP_LW1+_AP_LW2,false>::template RType<_AP_RW1+_AP_RW2,false>::RTYPE \
                                                                                ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2745:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(bool, 1, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2745:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(bool, 1, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2746:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(char, 8, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2746:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(char, 8, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2747:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(signed char, 8, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2747:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(signed char, 8, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2748:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(unsigned char, 8, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2748:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(unsigned char, 8, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2749:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(short, 16, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2749:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(short, 16, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2750:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(unsigned short, 16, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2750:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(unsigned short, 16, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2751:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(int, 32, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2751:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(int, 32, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2752:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(unsigned int, 32, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2752:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(unsigned int, 32, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2754:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(long, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2754:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(long, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2755:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(unsigned long, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2755:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(unsigned long, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2760:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(ap_slong, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2760:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(ap_slong, 64, true)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2761:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(ap_ulong, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2627:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, C_TYPE i_op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2761:1: note: candidate template ignored: failed template argument deduction
AF_OPS_WITH_INT(ap_ulong, 64, false)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2718:3: note: expanded from macro 'AF_OPS_WITH_INT'
  AF_BIN_OP_WITH_INT(+, C_TYPE, WI, SI, plus) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2634:3: note: expanded from macro 'AF_BIN_OP_WITH_INT'
  operator BIN_OP (C_TYPE i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2795:1: note: candidate template ignored: failed template argument deduction
AF_BIN_OP_WITH_AP_INT(+, plus)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2766:3: note: expanded from macro 'AF_BIN_OP_WITH_AP_INT'
  operator BIN_OP ( const ap_private<_AP_W2,_AP_S2>& i_op, const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op) { \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2795:1: note: candidate template ignored: failed template argument deduction
AF_BIN_OP_WITH_AP_INT(+, plus)
^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/etc/ap_fixed_sim.h:2771:3: note: expanded from macro 'AF_BIN_OP_WITH_AP_INT'
  operator BIN_OP ( const ap_fixed_base<_AP_W,_AP_I,_AP_S,_AP_Q,_AP_O, _AP_N>& op, const ap_private<_AP_W2,_AP_S2>& i_op) { \
  ^
/opt/Xilinx/SDx/2017.1/Vivado_HLS/include/hls_half.h:2353:66: note: candidate function template not viable: requires 1 argument, but 2 were provided
                template<typename T> HALF_CONSTEXPR typename enable<T,T>::type operator+(T arg) { return arg; }
                                                                               ^
1 error generated.
ERROR: [XOCC 60-300] Failed to build kernel(ip) bfs, see log for details: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log
ERROR: [XOCC 60-599] Kernel compilation failed to complete
ERROR: [XOCC 60-592] Failed to finish compilation
../../..//utility/rules.mk:126: recipe for target 'xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo' failed
Thu Aug 30 21:15:13 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Thu Aug 30 21:20:39 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 23s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Thu Aug 30 21:22:11 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'read_frontier.1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'read_frontier.1.2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [XOCC 204-61] Pipelining loop 'traverse_init_L'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [XOCC 204-61] Pipelining loop 'traverse_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 4'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 5'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 6'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 7'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 8'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 9'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 10'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 11'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 12'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 13'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 14'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 15'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 16'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 17'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.3'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.4'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.5'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.6'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.7'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.8'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.9'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.10'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.11'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.12'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.13'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.14'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.15'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.16'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 60-594] Finished kernel compilation
Add Instance write_frontier write_frontier_U0 2432
Add Instance traverse_cia traverse_cia_U0 2525
Add Instance read_csr read_csr_U0 2599
Add Instance read_frontier read_frontier_U0 2613
Add Instance Block_proc Block_proc_U0 2628
Add Instance bfs_entry32576 bfs_entry32576_U0 2647
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 1m 39s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
...................................................................................................................................................................................................................................................................................................................................................................................................................................................
Finished 1st of 5 tasks (FPGA synthesis). Elapsed time: 01h 09m 59s.
.....................
Finished 2nd of 5 tasks (FPGA logic optimization). Elapsed time: 00h 17m 12s.
...........................
Finished 3rd of 5 tasks (FPGA logic placement). Elapsed time: 00h 41m 18s.
...........................
Finished 4th of 5 tasks (FPGA routing). Elapsed time: 00h 58m 20s.
...
Finished 5th of 5 tasks (FPGA bitstream generation). Elapsed time: 00h 44m 47s.

WARNING: [XOCC 60-732] Link warning: One or more timing paths failed timing targeting 300 MHz for kernel clock 'DATA_CLK'. The frequency is being automatically changed to 210 MHz to enable proper functionality
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 3h 59m 13s
Fri Aug 31 09:51:02 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Fri Aug 31 09:57:21 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Fri Aug 31 10:01:25 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Fri Aug 31 10:27:52 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 37s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Fri Aug 31 11:04:30 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'read_frontier.1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'read_frontier.1.2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [XOCC 204-61] Pipelining loop 'traverse_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'traverse_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 4'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 5'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 6'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 7'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 8'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 9'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 10'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 11'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 12'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 13'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 14'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 15'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 16'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 17'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.3'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.4'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.5'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.6'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.7'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.8'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.9'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.10'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.11'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.12'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.13'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.14'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.15'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.16'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 60-594] Finished kernel compilation
Add Instance write_frontier write_frontier_U0 2464
Add Instance traverse_cia traverse_cia_U0 2557
Add Instance read_csr read_csr_U0 2661
Add Instance read_frontier read_frontier_U0 2675
Add Instance Block_proc Block_proc_U0 2690
Add Instance bfs_entry41576 bfs_entry41576_U0 2709
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 1m 57s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
..................................................................................................................................................................................................................................................................................................................................................................................................
Finished 1st of 5 tasks (FPGA synthesis). Elapsed time: 01h 01m 27s.
.....................
Finished 2nd of 5 tasks (FPGA logic optimization). Elapsed time: 00h 17m 02s.
...........................
Finished 3rd of 5 tasks (FPGA logic placement). Elapsed time: 00h 41m 35s.
..........................
Finished 4th of 5 tasks (FPGA routing). Elapsed time: 00h 54m 00s.
...
Finished 5th of 5 tasks (FPGA bitstream generation). Elapsed time: 00h 45m 09s.

WARNING: [XOCC 60-732] Link warning: One or more timing paths failed timing targeting 300 MHz for kernel clock 'DATA_CLK'. The frequency is being automatically changed to 200 MHz to enable proper functionality
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 3h 47m 39s
Sat Sep 1 15:40:07 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
../../..//utility/rules.mk:124: recipe for target 'host' failed
Sat Sep 1 15:41:15 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
../../..//utility/rules.mk:124: recipe for target 'host' failed
Sat Sep 1 15:41:33 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
../../..//utility/rules.mk:124: recipe for target 'host' failed
Sat Sep 1 15:41:58 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
../../..//utility/rules.mk:124: recipe for target 'host' failed
Sat Sep 1 15:42:11 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [XOCC 200-70] Compilation errors found:
Pragma processor failed: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/src/bfs.cpp:1142:1: error: use of undeclared identifier 'read_csr'; did you mean 'read_cia'?
read_csr(cia, rpa_stream, cia_stream, cia_done_stream, frontier_size);
^~~~~~~~
read_cia
/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/src/bfs.cpp:41:13: note: 'read_cia' declared here
static void read_cia(
            ^
1 error generated.
ERROR: [XOCC 60-300] Failed to build kernel(ip) bfs, see log for details: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log
ERROR: [XOCC 60-599] Kernel compilation failed to complete
ERROR: [XOCC 60-592] Failed to finish compilation
../../..//utility/rules.mk:126: recipe for target 'xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo' failed
Sat Sep 1 15:42:54 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 30s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Sat Sep 1 15:54:21 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 54s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 8s
Sat Sep 1 16:09:50 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 16:17:12 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 43s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Sat Sep 1 16:20:38 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 16:21:56 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 16:23:31 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 30s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Sat Sep 1 16:30:58 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 48s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Sat Sep 1 16:40:39 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 16:55:09 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 43s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 7s
Sat Sep 1 17:00:24 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
../../..//utility/rules.mk:124: recipe for target 'host' failed
Sat Sep 1 17:00:41 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 17:02:34 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
../../..//utility/rules.mk:124: recipe for target 'host' failed
Sat Sep 1 17:02:46 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 17:09:50 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
../../..//utility/rules.mk:124: recipe for target 'host' failed
Sat Sep 1 17:10:01 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 17:12:41 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 17:19:25 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 17:20:31 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 19:49:42 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 36s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Sat Sep 1 19:56:50 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 20:46:46 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 24s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Sat Sep 1 20:55:56 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 23s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Sat Sep 1 21:45:57 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 33s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Sat Sep 1 21:48:58 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sat Sep 1 21:54:32 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 30s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Sun Sep 2 16:04:22 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sun Sep 2 16:07:57 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [XOCC 200-70] Compilation errors found:
Pragma processor failed: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/src/bfs.cpp:58:36: error: cannot pass object of non-POD type 'int32_dt' (aka 'ap_int<32>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
                printf("start = %d, num = %d\n", start, num);
                                                 ^
/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/src/bfs.cpp:58:43: error: cannot pass object of non-POD type 'int32_dt' (aka 'ap_int<32>') through variadic function; call will abort at runtime [-Wnon-pod-varargs]
                printf("start = %d, num = %d\n", start, num);
                                                        ^
/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/src/bfs.cpp:58:20: warning: format specifies type 'int' but the argument has type 'int32_dt' (aka 'ap_int<32>') [-Wformat]
                printf("start = %d, num = %d\n", start, num);
                                ~^               ~~~~~
/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/src/bfs.cpp:58:30: warning: format specifies type 'int' but the argument has type 'int32_dt' (aka 'ap_int<32>') [-Wformat]
                printf("start = %d, num = %d\n", start, num);
                                          ~^            ~~~
2 warnings and 2 errors generated.
ERROR: [XOCC 60-300] Failed to build kernel(ip) bfs, see log for details: /home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log
ERROR: [XOCC 60-599] Kernel compilation failed to complete
ERROR: [XOCC 60-592] Failed to finish compilation
../../..//utility/rules.mk:126: recipe for target 'xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo' failed
Sun Sep 2 16:08:40 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 35s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Sun Sep 2 16:11:10 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sun Sep 2 16:15:10 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Sun Sep 2 16:19:33 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Sun Sep 2 16:23:26 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 27s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Sun Sep 2 16:26:39 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'read_rpa'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'read_cia.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'traverse_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'traverse_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 4'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 5'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 6'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 7'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 8'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 9'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 10'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 11'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 12'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 13'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 14'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 15'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 16'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 17'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.3'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.4'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.5'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.6'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.7'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.8'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.9'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.10'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.11'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.12'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.13'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.14'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.15'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.16'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 60-594] Finished kernel compilation
Add Instance write_frontier write_frontier_U0 2374
Add Instance traverse_cia traverse_cia_U0 2467
Add Instance read_cia read_cia_U0 2571
Add Instance Block_proc Block_proc_U0 2582
Add Instance read_rpa read_rpa_U0 2601
Add Instance bfs_entry41372 bfs_entry41372_U0 2611
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 2m 3s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
.....................................Sun Sep 2 19:36:32 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'read_rpa'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'read_cia.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'traverse_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'traverse_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'Loop 2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 3'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 4'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 5'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 6'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 7'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 8'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 9'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 10'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 11'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 12'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 13'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 14'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 15'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 16'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 17'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.2'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.3'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.4'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.5'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.6'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.7'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.8'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.9'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.10'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.11'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.12'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.13'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.14'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.15'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1.16'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 9.
INFO: [XOCC 60-594] Finished kernel compilation
Add Instance write_frontier write_frontier_U0 2374
Add Instance traverse_cia traverse_cia_U0 2467
Add Instance read_cia read_cia_U0 2571
Add Instance Block_proc Block_proc_U0 2582
Add Instance read_rpa read_rpa_U0 2601
Add Instance bfs_entry41372 bfs_entry41372_U0 2611
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 2m 30s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
.............................................................................................................................................................................................................................................................................................................................................................................................
Finished 1st of 5 tasks (FPGA synthesis). Elapsed time: 01h 25m 36s.
.....................
Finished 2nd of 5 tasks (FPGA logic optimization). Elapsed time: 00h 18m 52s.
...........................
Finished 3rd of 5 tasks (FPGA logic placement). Elapsed time: 00h 45m 29s.
............................
Finished 4th of 5 tasks (FPGA routing). Elapsed time: 01h 06m 36s.
...
Finished 5th of 5 tasks (FPGA bitstream generation). Elapsed time: 00h 51m 26s.

WARNING: [XOCC 60-732] Link warning: One or more timing paths failed timing targeting 300 MHz for kernel clock 'DATA_CLK'. The frequency is being automatically changed to 180 MHz to enable proper functionality
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 4h 36m 58s
Mon Sep 3 07:40:57 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Sep 3 07:45:50 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 37s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Mon Sep 3 07:47:38 CST 2018


make: Nothing to be done for 'all'.
Mon Sep 3 10:43:55 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 1m 13s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 24s
Mon Sep 3 14:58:06 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 35s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 6s
Mon Sep 3 15:15:38 CST 2018


/opt/Xilinx/SDx/2017.1/bin/xcpp -Wall -O0 -g -std=c++14 -I./src/ -I../../..//libs/xcl -I/opt/Xilinx/SDx/2017.1/runtime/include/1_2 -std=c++0x  ./src/host.cpp ./src/graph.cpp  ../../..//libs/xcl/xcl.c -o host -L/opt/Xilinx/SDx/2017.1/runtime/lib/x86_64 -L/opt/Xilinx/SDx/2017.1/lib/lnx64.o -lOpenCL -pthread 
Mon Sep 3 15:16:30 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'read_rpa'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'read_cia.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'traverse_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'traverse_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 31, Depth: 38.
INFO: [XOCC 60-594] Finished kernel compilation
Add Instance write_frontier write_frontier_U0 1058
Add Instance traverse_cia traverse_cia_U0 1101
Add Instance read_cia read_cia_U0 1205
Add Instance read_rpa39612 read_rpa39612_U0 1216
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 1m 35s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
.............................................................................................................................................................................................................................................................................................................................
Finished 1st of 5 tasks (FPGA synthesis). Elapsed time: 00h 41m 02s.
.....................
Finished 2nd of 5 tasks (FPGA logic optimization). Elapsed time: 00h 15m 41s.
...........................
Finished 3rd of 5 tasks (FPGA logic placement). Elapsed time: 00h 31m 01s.
............................
Finished 4th of 5 tasks (FPGA routing). Elapsed time: 00h 49m 22s.
...
Finished 5th of 5 tasks (FPGA bitstream generation). Elapsed time: 00h 41m 38s.

WARNING: [XOCC 60-732] Link warning: One or more timing paths failed timing targeting 300 MHz for kernel clock 'DATA_CLK'. The frequency is being automatically changed to 230 MHz to enable proper functionality
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 3h 9m 26s
Mon Sep 3 18:35:25 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 60-594] Finished kernel compilation
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 21s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t sw_emu --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for software emulation target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-645] kernel flags are ''
INFO: [XOCC 60-586] Created xclbin/bfs.sw_emu.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 0h 0m 5s
Mon Sep 3 18:36:48 CST 2018


mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -c --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s -k bfs   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 ./src/bfs.cpp

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-585] Compiling for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-242] Creating kernel: 'bfs'

===>The following messages were generated while  performing high-level synthesis for kernel: bfs Log file:/home/liucheng/SDAccel_Examples/bfs-using-vivado-hls/kcu1500/bfs_5p_bitmap_v1/_xocc_compile_bfs_bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.dir/impl/kernels/bfs/vivado_hls.log :
INFO: [XOCC 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XOCC 204-61] Pipelining loop 'read_rpa'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'read_cia.1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
INFO: [XOCC 204-61] Pipelining loop 'traverse_init'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [XOCC 204-61] Pipelining loop 'traverse_main'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 2, Depth: 5.
INFO: [XOCC 204-61] Pipelining loop 'Loop 1'.
INFO: [XOCC 204-61] Pipelining result: Target II: 1, Final II: 31, Depth: 38.
INFO: [XOCC 60-594] Finished kernel compilation
Add Instance write_frontier write_frontier_U0 1060
Add Instance traverse_cia traverse_cia_U0 1103
Add Instance read_cia read_cia_U0 1207
Add Instance read_rpa39612 read_rpa39612_U0 1218
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo
INFO: [XOCC 60-791] Total elapsed time: 0h 1m 39s
mkdir -p xclbin
/opt/Xilinx/SDx/2017.1/bin/xocc -l --xp "param:compiler.preserveHlsOutput=1" --xp "param:compiler.generateExtraRunData=true" -s   -o xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin -t hw --platform xilinx:kcu1500:4ddr-xpr:4.0 xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xo

****** xocc v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [XOCC 60-629] Linking for hardware target
INFO: [XOCC 60-895]    Target platform: /opt/Xilinx/SDx/2017.1/platforms/xilinx_kcu1500_4ddr-xpr_4_0/xilinx_kcu1500_4ddr-xpr_4_0.xpfm
INFO: [XOCC 60-423]   Target device: xilinx:kcu1500:4ddr-xpr:4.0
INFO: [XOCC 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
.............................................................................................................................................................................................................................................................................................................................
Finished 1st of 5 tasks (FPGA synthesis). Elapsed time: 00h 45m 37s.
.....................
Finished 2nd of 5 tasks (FPGA logic optimization). Elapsed time: 00h 15m 40s.
...........................
Finished 3rd of 5 tasks (FPGA logic placement). Elapsed time: 00h 36m 47s.
..........................
Finished 4th of 5 tasks (FPGA routing). Elapsed time: 00h 49m 43s.
...
Finished 5th of 5 tasks (FPGA bitstream generation). Elapsed time: 00h 28m 37s.

WARNING: [XOCC 60-732] Link warning: One or more timing paths failed timing targeting 300 MHz for kernel clock 'DATA_CLK'. The frequency is being automatically changed to 230 MHz to enable proper functionality
INFO: [XOCC 60-586] Created xclbin/bfs.hw.xilinx_kcu1500_4ddr-xpr_4_0.xclbin
INFO: [XOCC 60-791] Total elapsed time: 3h 4m 49s
