xpm_memory.sv,systemverilog,xpm,../../../../../../../../source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../source/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
wgt_mem.v,verilog,xil_defaultlib,../../../../LeNet_Accelerator.gen/sources_1/ip/wgt_mem/sim/wgt_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
