-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity llama_layer_llama_layer_Pipeline_VITIS_LOOP_132_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem0_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln100 : IN STD_LOGIC_VECTOR (61 downto 0);
    layer_output_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer_output_ce0 : OUT STD_LOGIC;
    layer_output_we0 : OUT STD_LOGIC;
    layer_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    current_token_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_ce0 : OUT STD_LOGIC;
    current_token_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_19_ce0 : OUT STD_LOGIC;
    current_token_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_20_ce0 : OUT STD_LOGIC;
    current_token_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_21_ce0 : OUT STD_LOGIC;
    current_token_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_22_ce0 : OUT STD_LOGIC;
    current_token_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_23_ce0 : OUT STD_LOGIC;
    current_token_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_24_ce0 : OUT STD_LOGIC;
    current_token_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_25_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_25_ce0 : OUT STD_LOGIC;
    current_token_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_26_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_26_ce0 : OUT STD_LOGIC;
    current_token_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    current_token_27_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    current_token_27_ce0 : OUT STD_LOGIC;
    current_token_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE13current_token_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE13current_token_10_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE13current_token_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE13current_token_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE13current_token_11_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE13current_token_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE13current_token_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE13current_token_12_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE13current_token_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE13current_token_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE13current_token_13_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE13current_token_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE13current_token_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE13current_token_14_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE13current_token_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ11llama_layerE13current_token_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ11llama_layerE13current_token_15_ce0 : OUT STD_LOGIC;
    p_ZZ11llama_layerE13current_token_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer_output_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer_output_28_ce0 : OUT STD_LOGIC;
    layer_output_28_we0 : OUT STD_LOGIC;
    layer_output_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer_output_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer_output_29_ce0 : OUT STD_LOGIC;
    layer_output_29_we0 : OUT STD_LOGIC;
    layer_output_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer_output_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer_output_30_ce0 : OUT STD_LOGIC;
    layer_output_30_we0 : OUT STD_LOGIC;
    layer_output_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer_output_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer_output_31_ce0 : OUT STD_LOGIC;
    layer_output_31_we0 : OUT STD_LOGIC;
    layer_output_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer_output_32_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer_output_32_ce0 : OUT STD_LOGIC;
    layer_output_32_we0 : OUT STD_LOGIC;
    layer_output_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer_output_33_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer_output_33_ce0 : OUT STD_LOGIC;
    layer_output_33_we0 : OUT STD_LOGIC;
    layer_output_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer_output_34_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer_output_34_ce0 : OUT STD_LOGIC;
    layer_output_34_we0 : OUT STD_LOGIC;
    layer_output_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of llama_layer_llama_layer_Pipeline_VITIS_LOOP_132_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln132_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem0_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal i_reg_801 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln132_1_fu_522_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln132_1_reg_811 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln132_1_reg_811_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln132_1_reg_811_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal lshr_ln4_reg_895 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal lshr_ln4_reg_895_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal gmem0_addr_read_reg_900 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_663_p35 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_905 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_fu_491_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_reg_911 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln132_1_fu_536_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln132_fu_746_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal i_6_fu_164 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln132_fu_510_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (9 downto 0);
    signal current_token_ce0_local : STD_LOGIC;
    signal current_token_19_ce0_local : STD_LOGIC;
    signal current_token_20_ce0_local : STD_LOGIC;
    signal current_token_21_ce0_local : STD_LOGIC;
    signal current_token_22_ce0_local : STD_LOGIC;
    signal current_token_23_ce0_local : STD_LOGIC;
    signal current_token_24_ce0_local : STD_LOGIC;
    signal current_token_25_ce0_local : STD_LOGIC;
    signal current_token_26_ce0_local : STD_LOGIC;
    signal current_token_27_ce0_local : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_10_ce0_local : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_11_ce0_local : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_12_ce0_local : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_13_ce0_local : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_14_ce0_local : STD_LOGIC;
    signal p_ZZ11llama_layerE13current_token_15_ce0_local : STD_LOGIC;
    signal layer_output_33_we0_local : STD_LOGIC;
    signal layer_output_33_ce0_local : STD_LOGIC;
    signal layer_output_32_we0_local : STD_LOGIC;
    signal layer_output_32_ce0_local : STD_LOGIC;
    signal layer_output_31_we0_local : STD_LOGIC;
    signal layer_output_31_ce0_local : STD_LOGIC;
    signal layer_output_30_we0_local : STD_LOGIC;
    signal layer_output_30_ce0_local : STD_LOGIC;
    signal layer_output_29_we0_local : STD_LOGIC;
    signal layer_output_29_ce0_local : STD_LOGIC;
    signal layer_output_28_we0_local : STD_LOGIC;
    signal layer_output_28_ce0_local : STD_LOGIC;
    signal layer_output_we0_local : STD_LOGIC;
    signal layer_output_ce0_local : STD_LOGIC;
    signal layer_output_34_we0_local : STD_LOGIC;
    signal layer_output_34_ce0_local : STD_LOGIC;
    signal add_fu_491_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln132_1_fu_526_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_663_p33 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_663_p34 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_5_fu_663_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_663_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_sparsemux_33_4_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component llama_layer_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_1_primitive_dsp_1_U1358 : component llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => add_fu_491_p0,
        din1 => tmp_5_reg_905,
        dout => add_fu_491_p2);

    sparsemux_33_4_32_1_1_U1359 : component llama_layer_sparsemux_33_4_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 32,
        CASE1 => "0001",
        din1_WIDTH => 32,
        CASE2 => "0010",
        din2_WIDTH => 32,
        CASE3 => "0011",
        din3_WIDTH => 32,
        CASE4 => "0100",
        din4_WIDTH => 32,
        CASE5 => "0101",
        din5_WIDTH => 32,
        CASE6 => "0110",
        din6_WIDTH => 32,
        CASE7 => "0111",
        din7_WIDTH => 32,
        CASE8 => "1000",
        din8_WIDTH => 32,
        CASE9 => "1001",
        din9_WIDTH => 32,
        CASE10 => "1010",
        din10_WIDTH => 32,
        CASE11 => "1011",
        din11_WIDTH => 32,
        CASE12 => "1100",
        din12_WIDTH => 32,
        CASE13 => "1101",
        din13_WIDTH => 32,
        CASE14 => "1110",
        din14_WIDTH => 32,
        CASE15 => "1111",
        din15_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 4,
        dout_WIDTH => 32)
    port map (
        din0 => current_token_q0,
        din1 => current_token_19_q0,
        din2 => current_token_20_q0,
        din3 => current_token_21_q0,
        din4 => current_token_22_q0,
        din5 => current_token_23_q0,
        din6 => current_token_24_q0,
        din7 => current_token_25_q0,
        din8 => current_token_26_q0,
        din9 => current_token_27_q0,
        din10 => p_ZZ11llama_layerE13current_token_10_q0,
        din11 => p_ZZ11llama_layerE13current_token_11_q0,
        din12 => p_ZZ11llama_layerE13current_token_12_q0,
        din13 => p_ZZ11llama_layerE13current_token_13_q0,
        din14 => p_ZZ11llama_layerE13current_token_14_q0,
        din15 => p_ZZ11llama_layerE13current_token_15_q0,
        def => tmp_5_fu_663_p33,
        sel => tmp_5_fu_663_p34,
        dout => tmp_5_fu_663_p35);

    flow_control_loop_pipe_sequential_init_U : component llama_layer_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_6_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_6_fu_164 <= add_ln132_fu_510_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_6_fu_164 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                add_reg_911 <= add_fu_491_p2;
                lshr_ln4_reg_895_pp0_iter2_reg <= lshr_ln4_reg_895;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_reg_801 <= ap_sig_allocacmp_i;
                tmp_5_reg_905 <= tmp_5_fu_663_p35;
                trunc_ln132_1_reg_811 <= trunc_ln132_1_fu_522_p1;
                trunc_ln132_1_reg_811_pp0_iter1_reg <= trunc_ln132_1_reg_811;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                gmem0_addr_read_reg_900 <= m_axi_gmem0_0_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                lshr_ln4_reg_895 <= i_reg_801(9 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                trunc_ln132_1_reg_811_pp0_iter2_reg <= trunc_ln132_1_reg_811_pp0_iter1_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_fu_491_p0 <= gmem0_addr_read_reg_900;
    add_ln132_fu_510_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_gmem0_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_gmem0_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_gmem0_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln132_fu_516_p2)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_6_fu_164, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i <= i_6_fu_164;
        end if; 
    end process;

    current_token_19_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_19_ce0 <= current_token_19_ce0_local;

    current_token_19_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_19_ce0_local <= ap_const_logic_1;
        else 
            current_token_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_20_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_20_ce0 <= current_token_20_ce0_local;

    current_token_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_20_ce0_local <= ap_const_logic_1;
        else 
            current_token_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_21_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_21_ce0 <= current_token_21_ce0_local;

    current_token_21_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_21_ce0_local <= ap_const_logic_1;
        else 
            current_token_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_22_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_22_ce0 <= current_token_22_ce0_local;

    current_token_22_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_22_ce0_local <= ap_const_logic_1;
        else 
            current_token_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_23_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_23_ce0 <= current_token_23_ce0_local;

    current_token_23_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_23_ce0_local <= ap_const_logic_1;
        else 
            current_token_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_24_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_24_ce0 <= current_token_24_ce0_local;

    current_token_24_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_24_ce0_local <= ap_const_logic_1;
        else 
            current_token_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_25_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_25_ce0 <= current_token_25_ce0_local;

    current_token_25_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_25_ce0_local <= ap_const_logic_1;
        else 
            current_token_25_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_26_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_26_ce0 <= current_token_26_ce0_local;

    current_token_26_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_26_ce0_local <= ap_const_logic_1;
        else 
            current_token_26_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_27_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_27_ce0 <= current_token_27_ce0_local;

    current_token_27_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_27_ce0_local <= ap_const_logic_1;
        else 
            current_token_27_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    current_token_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    current_token_ce0 <= current_token_ce0_local;

    current_token_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            current_token_ce0_local <= ap_const_logic_1;
        else 
            current_token_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_gmem0_0_RVALID, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gmem0_blk_n_R <= m_axi_gmem0_0_RVALID;
        else 
            gmem0_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln132_fu_516_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv10_300) else "0";
    layer_output_28_address0 <= zext_ln132_fu_746_p1(7 - 1 downto 0);
    layer_output_28_ce0 <= layer_output_28_ce0_local;

    layer_output_28_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_1))) then 
            layer_output_28_ce0_local <= ap_const_logic_1;
        else 
            layer_output_28_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_28_d0 <= add_reg_911;
    layer_output_28_we0 <= layer_output_28_we0_local;

    layer_output_28_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_1))) then 
            layer_output_28_we0_local <= ap_const_logic_1;
        else 
            layer_output_28_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_29_address0 <= zext_ln132_fu_746_p1(7 - 1 downto 0);
    layer_output_29_ce0 <= layer_output_29_ce0_local;

    layer_output_29_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_2))) then 
            layer_output_29_ce0_local <= ap_const_logic_1;
        else 
            layer_output_29_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_29_d0 <= add_reg_911;
    layer_output_29_we0 <= layer_output_29_we0_local;

    layer_output_29_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_2))) then 
            layer_output_29_we0_local <= ap_const_logic_1;
        else 
            layer_output_29_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_30_address0 <= zext_ln132_fu_746_p1(7 - 1 downto 0);
    layer_output_30_ce0 <= layer_output_30_ce0_local;

    layer_output_30_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_3))) then 
            layer_output_30_ce0_local <= ap_const_logic_1;
        else 
            layer_output_30_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_30_d0 <= add_reg_911;
    layer_output_30_we0 <= layer_output_30_we0_local;

    layer_output_30_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_3))) then 
            layer_output_30_we0_local <= ap_const_logic_1;
        else 
            layer_output_30_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_31_address0 <= zext_ln132_fu_746_p1(7 - 1 downto 0);
    layer_output_31_ce0 <= layer_output_31_ce0_local;

    layer_output_31_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_4))) then 
            layer_output_31_ce0_local <= ap_const_logic_1;
        else 
            layer_output_31_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_31_d0 <= add_reg_911;
    layer_output_31_we0 <= layer_output_31_we0_local;

    layer_output_31_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_4))) then 
            layer_output_31_we0_local <= ap_const_logic_1;
        else 
            layer_output_31_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_32_address0 <= zext_ln132_fu_746_p1(7 - 1 downto 0);
    layer_output_32_ce0 <= layer_output_32_ce0_local;

    layer_output_32_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_5))) then 
            layer_output_32_ce0_local <= ap_const_logic_1;
        else 
            layer_output_32_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_32_d0 <= add_reg_911;
    layer_output_32_we0 <= layer_output_32_we0_local;

    layer_output_32_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_5))) then 
            layer_output_32_we0_local <= ap_const_logic_1;
        else 
            layer_output_32_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_33_address0 <= zext_ln132_fu_746_p1(7 - 1 downto 0);
    layer_output_33_ce0 <= layer_output_33_ce0_local;

    layer_output_33_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_6))) then 
            layer_output_33_ce0_local <= ap_const_logic_1;
        else 
            layer_output_33_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_33_d0 <= add_reg_911;
    layer_output_33_we0 <= layer_output_33_we0_local;

    layer_output_33_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_6))) then 
            layer_output_33_we0_local <= ap_const_logic_1;
        else 
            layer_output_33_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_34_address0 <= zext_ln132_fu_746_p1(7 - 1 downto 0);
    layer_output_34_ce0 <= layer_output_34_ce0_local;

    layer_output_34_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_7))) then 
            layer_output_34_ce0_local <= ap_const_logic_1;
        else 
            layer_output_34_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_34_d0 <= add_reg_911;
    layer_output_34_we0 <= layer_output_34_we0_local;

    layer_output_34_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_7))) then 
            layer_output_34_we0_local <= ap_const_logic_1;
        else 
            layer_output_34_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_address0 <= zext_ln132_fu_746_p1(7 - 1 downto 0);
    layer_output_ce0 <= layer_output_ce0_local;

    layer_output_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_0))) then 
            layer_output_ce0_local <= ap_const_logic_1;
        else 
            layer_output_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer_output_d0 <= add_reg_911;
    layer_output_we0 <= layer_output_we0_local;

    layer_output_we0_local_assign_proc : process(ap_enable_reg_pp0_iter3, trunc_ln132_1_reg_811_pp0_iter2_reg, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln132_1_reg_811_pp0_iter2_reg = ap_const_lv3_0))) then 
            layer_output_we0_local <= ap_const_logic_1;
        else 
            layer_output_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln132_1_fu_526_p4 <= ap_sig_allocacmp_i(9 downto 4);
    m_axi_gmem0_0_ARADDR <= ap_const_lv64_0;
    m_axi_gmem0_0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem0_0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem0_0_ARID <= ap_const_lv1_0;
    m_axi_gmem0_0_ARLEN <= ap_const_lv32_0;
    m_axi_gmem0_0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem0_0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem0_0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem0_0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem0_0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem0_0_ARUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_ARVALID <= ap_const_logic_0;
    m_axi_gmem0_0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_0_BREADY <= ap_const_logic_0;

    m_axi_gmem0_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_gmem0_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem0_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_0_WDATA <= ap_const_lv32_0;
    m_axi_gmem0_0_WID <= ap_const_lv1_0;
    m_axi_gmem0_0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_0_WSTRB <= ap_const_lv4_0;
    m_axi_gmem0_0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_0_WVALID <= ap_const_logic_0;
    p_ZZ11llama_layerE13current_token_10_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    p_ZZ11llama_layerE13current_token_10_ce0 <= p_ZZ11llama_layerE13current_token_10_ce0_local;

    p_ZZ11llama_layerE13current_token_10_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ11llama_layerE13current_token_10_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ11llama_layerE13current_token_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11llama_layerE13current_token_11_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    p_ZZ11llama_layerE13current_token_11_ce0 <= p_ZZ11llama_layerE13current_token_11_ce0_local;

    p_ZZ11llama_layerE13current_token_11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ11llama_layerE13current_token_11_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ11llama_layerE13current_token_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11llama_layerE13current_token_12_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    p_ZZ11llama_layerE13current_token_12_ce0 <= p_ZZ11llama_layerE13current_token_12_ce0_local;

    p_ZZ11llama_layerE13current_token_12_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ11llama_layerE13current_token_12_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ11llama_layerE13current_token_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11llama_layerE13current_token_13_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    p_ZZ11llama_layerE13current_token_13_ce0 <= p_ZZ11llama_layerE13current_token_13_ce0_local;

    p_ZZ11llama_layerE13current_token_13_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ11llama_layerE13current_token_13_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ11llama_layerE13current_token_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11llama_layerE13current_token_14_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    p_ZZ11llama_layerE13current_token_14_ce0 <= p_ZZ11llama_layerE13current_token_14_ce0_local;

    p_ZZ11llama_layerE13current_token_14_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ11llama_layerE13current_token_14_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ11llama_layerE13current_token_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11llama_layerE13current_token_15_address0 <= zext_ln132_1_fu_536_p1(6 - 1 downto 0);
    p_ZZ11llama_layerE13current_token_15_ce0 <= p_ZZ11llama_layerE13current_token_15_ce0_local;

    p_ZZ11llama_layerE13current_token_15_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln132_fu_516_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln132_fu_516_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZ11llama_layerE13current_token_15_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ11llama_layerE13current_token_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_5_fu_663_p33 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_5_fu_663_p34 <= i_reg_801(4 - 1 downto 0);
    trunc_ln132_1_fu_522_p1 <= ap_sig_allocacmp_i(3 - 1 downto 0);
    zext_ln132_1_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln132_1_fu_526_p4),64));
    zext_ln132_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln4_reg_895_pp0_iter2_reg),64));
end behav;
