
final_version.elf:     file format elf32-littlenios2
final_version.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000081bc

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x00005e3c memsz 0x00005e3c flags r-x
    LOAD off    0x00006e5c vaddr 0x0000de5c paddr 0x0000e1a4 align 2**12
         filesz 0x00000348 memsz 0x00000348 flags rw-
    LOAD off    0x000074ec vaddr 0x0000e4ec paddr 0x0000e4ec align 2**12
         filesz 0x00000000 memsz 0x00000b04 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000019c  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00005a80  000081bc  000081bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000220  0000dc3c  0000dc3c  00006c3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000348  0000de5c  0000e1a4  00006e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000b04  0000e4ec  0000e4ec  000074ec  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000071a4  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000900  00000000  00000000  000071c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c660  00000000  00000000  00007ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000049d1  00000000  00000000  00014128  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000458a  00000000  00000000  00018af9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  0000102c  00000000  00000000  0001d084  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000021bb  00000000  00000000  0001e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003f73  00000000  00000000  0002026b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000020  00000000  00000000  000241e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000480  00000000  00000000  00024200  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  00026eab  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  00026eae  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  00026eb1  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  00026eb2  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  00026eb3  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  00026eb7  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  00026ebb  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000009  00000000  00000000  00026ebf  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000009  00000000  00000000  00026ec8  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000009  00000000  00000000  00026ed1  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000012  00000000  00000000  00026eda  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000051  00000000  00000000  00026eec  2**0
                  CONTENTS, READONLY
 28 .jdi          00005585  00000000  00000000  00026f3d  2**0
                  CONTENTS, READONLY
 29 .sopcinfo     0003c04b  00000000  00000000  0002c4c2  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .exceptions	00000000 .exceptions
000081bc l    d  .text	00000000 .text
0000dc3c l    d  .rodata	00000000 .rodata
0000de5c l    d  .rwdata	00000000 .rwdata
0000e4ec l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../final_version_bsp//obj/HAL/src/crt0.o
000081f4 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00008094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 InterruptHandlerForUart.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 pan_integ.c
00000000 l    df *ABS*	00000000 pan_model.c
00000000 l    df *ABS*	00000000 pan_submod.c
00000000 l    df *ABS*	00000000 tilt_integ.c
00000000 l    df *ABS*	00000000 tilt_model.c
00000000 l    df *ABS*	00000000 tilt_submod.c
00000000 l    df *ABS*	00000000 fp-bit.c
0000a5bc l     F .text	00000354 _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000b128 l     F .text	00000074 udivmodsi4
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
0000de5c l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
0000c474 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
0000c5c8 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0000c708 l     F .text	00000038 alt_dev_reg
0000df3c l     O .rwdata	0000002c jtag_uart
0000df68 l     O .rwdata	0000002c uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0000ca18 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0000cbd0 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
0000cce0 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_close.c
0000ce0c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0000cf44 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0000cf70 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0000d090 l     F .text	000000e0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0000d1e8 l     F .text	00000050 alt_get_errno
0000d238 l     F .text	000000f0 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
0000c560 g     F .text	00000068 alt_main
0000b878 g     F .text	00000044 __ashldi3
0000b964 g     F .text	00000080 _puts_r
0000eef0 g     O .bss	00000100 alt_irq
0000e4f0 g     O .bss	00000002 RxHead_0
0000e1a4 g       *ABS*	00000000 __flash_rwdata_start
0000ee10 g     O .bss	00000018 tilt_I
0000b918 g     F .text	0000004c printf
00009794 g     F .text	0000005c pan_CalculateOutput
0000e4f2 g     O .bss	00000002 RxTail_0
0000ae5c g     F .text	00000064 __gtdf2
00000000  w      *UND*	00000000 __errno
000091a8 g     F .text	000005ec pan_CalculateDynamic
00008000 g     F .entry	0000001c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
0000e524 g     O .bss	00000004 errno
000081f8 g     F .text	00000060 InitUart0
0000ee28 g     O .bss	00000018 tilt_R
00009be8 g     F .text	0000004c tilt_ModelInitialize_initialvalues
0000e530 g     O .bss	00000004 alt_argv
0001613c g       *ABS*	00000000 _gp
0000dfbc g     O .rwdata	00000180 alt_fd_list
0000d6bc g     F .text	00000090 alt_find_dev
0000e4ee g     O .bss	00000002 TxTail_0
0000af80 g     F .text	000000d4 __floatsidf
0000d170 g     F .text	00000078 alt_io_redirect
0000af24 g     F .text	0000005c __ltdf2
0000b9e4 g     F .text	00000014 puts
0000c88c g     F .text	000000f4 altera_avalon_jtag_uart_read
0000b8dc g     F .text	0000003c _printf_r
0000a42c g     F .text	0000003c tilt_CopyVariablesToOutputs
0000b248 g     F .text	00000008 __udivsi3
0000e154 g     O .rwdata	00000004 pan_number_of_inputs
0000e16d g     O .rwdata	00000001 tilt_major
0000d934 g     F .text	0000008c alt_icache_flush
00008e84 g     F .text	0000002c pan_DiscreteInitialize
0000ed40 g     O .bss	00000018 pan_I
0000e194 g     O .rwdata	00000004 alt_max_fd
0000b660 g     F .text	00000104 __unpack_d
0000837c g     F .text	0000003c EmptyUart0
0000c2c4 g     F .text	000001b0 alt_irq_register
0000913c g     F .text	00000038 pan_ModelInitialize_variables
0000a910 g     F .text	00000054 __adddf3
0000e520 g     O .bss	00000001 tilt_stop_simulation
0000e178 g     O .rwdata	00000004 _global_impure_ptr
0000eff0 g       *ABS*	00000000 __bss_end
0000999c g     F .text	0000005c pan_TerminateSubmodel
0000e4f4 g     O .bss	00000008 pan_start_time
0000d598 g     F .text	00000104 alt_tick
00009074 g     F .text	0000004c pan_ModelInitialize_initialvalues
0000d500 g     F .text	00000098 alt_alarm_stop
0000e528 g     O .bss	00000004 alt_irq_active
0000ed58 g     O .bss	00000038 pan_P
00009b08 g     F .text	000000e0 tilt_ModelInitialize_parameters
00008000 g       *ABS*	00000000 __alt_mem_onchip_mem
000080ec g     F .exceptions	000000d0 alt_irq_handler
0000df94 g     O .rwdata	00000028 alt_dev_null
0000ed90 g     O .bss	00000018 pan_s
00009938 g     F .text	00000064 pan_CalculateSubmodel
00008258 g     F .text	00000124 IsrUart0
0000e16c g     O .rwdata	00000001 tilt_initialize
0000cf28 g     F .text	0000001c alt_dcache_flush_all
0000b054 g     F .text	000000d4 __fixdfsi
0000e150 g     O .rwdata	00000001 pan_initialize
0000e1a4 g       *ABS*	00000000 __ram_rwdata_end
0000e18c g     O .rwdata	00000008 alt_dev_list
0000c618 g     F .text	000000f0 write
0000ee40 g     O .bss	00000060 tilt_V
000099f8 g     F .text	0000002c tilt_DiscreteInitialize
0000de5c g       *ABS*	00000000 __ram_rodata_end
0000b834 g     F .text	00000044 __lshrdi3
0000a4fc g     F .text	00000064 tilt_CalculateSubmodel
0000b250 g     F .text	00000008 __umodsi3
0000e140 g     O .rwdata	00000008 pan_finish_time
0000a560 g     F .text	0000005c tilt_TerminateSubmodel
0000eff0 g       *ABS*	00000000 end
0000a468 g     F .text	00000094 tilt_InitializeSubmodel
0000e4fc g     O .bss	00000008 pan_time
0000cd30 g     F .text	000000dc altera_avalon_uart_write
0000eea0 g     O .bss	00000038 tilt_P
00010000 g       *ABS*	00000000 __alt_stack_pointer
00009cb0 g     F .text	00000038 tilt_ModelInitialize_variables
0000ca90 g     F .text	00000080 alt_avalon_timer_sc_init
0000cb70 g     F .text	00000060 altera_avalon_uart_write_fd
0000b390 g     F .text	000000ac __clzsi2
0000c980 g     F .text	00000098 altera_avalon_jtag_uart_write
0000ba20 g     F .text	00000734 ___vfprintf_internal_r
0000da28 g     F .text	000001d8 __call_exitprocs
000081bc g     F .text	0000003c _start
0000e538 g     O .bss	00000004 _alt_tick_rate
00009c34 g     F .text	0000007c tilt_ModelInitialize_states
0000e53c g     O .bss	00000004 _alt_nticks
0000c774 g     F .text	00000058 alt_sys_init
00008f94 g     F .text	000000e0 pan_ModelInitialize_parameters
000083b8 g     F .text	0000005c GetUart0
0000e170 g     O .rwdata	00000004 tilt_number_of_inputs
0000e13c g     O .rwdata	00000002 maxStepCount0
0000b258 g     F .text	00000028 __mulsi3
0000de5c g       *ABS*	00000000 __ram_rwdata_start
0000dc3c g       *ABS*	00000000 __ram_rodata_start
0000c7cc g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0000d860 g     F .text	000000d4 alt_get_fd
00008414 g     F .text	0000011c PutUart0
0000b764 g     F .text	000000d0 __fpcmp_parts_d
00008eb0 g     F .text	000000e4 pan_DiscreteStep
0000d9e0 g     F .text	00000048 memcmp
0000eff0 g       *ABS*	00000000 __alt_stack_base
0000e151 g     O .rwdata	00000001 pan_major
0000aca8 g     F .text	000001b4 __divdf3
0000e514 g     O .bss	00000008 tilt_time
0000a9c4 g     F .text	000002e4 __muldf3
0000d74c g     F .text	00000114 alt_find_file
0000cfc0 g     F .text	000000a0 alt_dev_llist_insert
0000e15c g     O .rwdata	00000008 tilt_finish_time
0000c178 g     F .text	000000e0 __sfvwrite_small_dev
0000e4ec g       *ABS*	00000000 __bss_start
0000b8bc g     F .text	00000020 memset
000087e8 g     F .text	0000069c main
0000e534 g     O .bss	00000004 alt_envp
0000c82c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
0000e13e g     O .rwdata	00000002 maxStepCount1
00009848 g     F .text	0000005c pan_CopyVariablesToOutputs
0000e198 g     O .rwdata	00000004 alt_errno
0000eda8 g     O .bss	00000050 pan_V
0000a3b8 g     F .text	00000074 tilt_CopyInputsToVariables
0000e51c g     O .bss	00000004 tilt_steps
0000e504 g     O .bss	00000004 pan_steps
0000b19c g     F .text	00000050 __divsi3
0000dd0c g     O .rodata	00000014 __thenan_df
0000e4ec g     O .bss	00000002 TxHead_0
0000dc3c g       *ABS*	00000000 __flash_rodata_start
0000e508 g     O .bss	00000001 pan_stop_simulation
0000c740 g     F .text	00000034 alt_irq_init
0000d480 g     F .text	00000080 alt_release_fd
0000dd20 g     O .rodata	00000100 __clz_tab
0000c258 g     F .text	0000006c _write_r
0000e540 g     O .bss	00000400 rx_buffer_0
0000e148 g     O .rwdata	00000008 pan_step_size
000090c0 g     F .text	0000007c pan_ModelInitialize_states
0000e17c g     O .rwdata	00000004 _impure_ptr
0000e52c g     O .bss	00000004 alt_argc
00008530 g     F .text	000000b8 InitUart
00008020 g       .exceptions	00000000 alt_irq_entry
0000e184 g     O .rwdata	00000008 alt_fs_list
000097f0 g     F .text	00000058 pan_CopyInputsToVariables
00009ce8 g     F .text	00000034 tilt_ModelInitialize
00008020 g       *ABS*	00000000 __ram_exceptions_start
000098a4 g     F .text	00000094 pan_InitializeSubmodel
000086e8 g     F .text	00000100 Stepcount0ToSI
0000e1a4 g       *ABS*	00000000 _edata
0000cb10 g     F .text	00000060 altera_avalon_uart_read_fd
0000eff0 g       *ABS*	00000000 _end
000081bc g       *ABS*	00000000 __ram_exceptions_end
0000e158 g     O .rwdata	00000004 pan_number_of_outputs
0000eed8 g     O .bss	00000018 tilt_s
0000d69c g     F .text	00000020 altera_nios2_qsys_irq_init
0000d9c0 g     F .text	00000020 exit
0000b1ec g     F .text	0000005c __modsi3
00010000 g       *ABS*	00000000 __alt_data_end
00008020 g     F .exceptions	00000000 alt_exception
00009d1c g     F .text	00000660 tilt_CalculateDynamic
0000dc00 g     F .text	0000003c _exit
0000e164 g     O .rwdata	00000008 tilt_step_size
0000e50c g     O .bss	00000008 tilt_start_time
0000b280 g     F .text	00000110 __muldi3
0000a37c g     F .text	0000003c tilt_CalculateOutput
0000b9f8 g     F .text	00000028 strlen
0000d328 g     F .text	00000158 open
0000aec0 g     F .text	00000064 __gedf2
0000e174 g     O .rwdata	00000004 tilt_number_of_outputs
0000d060 g     F .text	00000030 alt_icache_flush_all
0000e180 g     O .rwdata	00000004 alt_priority_mask
0000edf8 g     O .bss	00000018 pan_R
0000c154 g     F .text	00000024 __vfprintf_internal
0000cc20 g     F .text	000000c0 altera_avalon_uart_read
00009174 g     F .text	00000034 pan_ModelInitialize
0000a964 g     F .text	00000060 __subdf3
000085e8 g     F .text	00000100 Stepcount1ToSI
0000e19c g     O .rwdata	00000008 alt_alarm_list
0000e940 g     O .bss	00000400 tx_buffer_0
0000ce5c g     F .text	000000cc close
0000c4e0 g     F .text	00000080 alt_load
0000b43c g     F .text	00000224 __pack_d
00000000  w      *UND*	00000000 free
00009a24 g     F .text	000000e4 tilt_DiscreteStep



Disassembly of section .entry:

00008000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
    8000:	00820014 	movui	r2,2048
#endif

0:
    initi r2
    8004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
    8008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
    800c:	00bffd16 	blt	zero,r2,8004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8010:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8014:	08606f14 	ori	at,at,33212
    jmp r1
    8018:	0800683a 	jmp	at
    801c:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>

Disassembly of section .exceptions:

00008020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
    8020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
    8024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
    8028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
    802c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
    8030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
    8034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
    8038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
    803c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
    8040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
    8044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
    8048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
    804c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
    8050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
    8054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
    8058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
    805c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
    8060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
    8064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
    8068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
    806c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    8070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
    8074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
    8078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
    807c:	10000326 	beq	r2,zero,808c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
    8080:	20000226 	beq	r4,zero,808c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
    8084:	00080ec0 	call	80ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
    8088:	00000306 	br	8098 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
    808c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
    8090:	e8bfff17 	ldw	r2,-4(ea)

00008094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
    8094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
    8098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
    809c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
    80a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
    80a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
    80a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
    80ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
    80b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
    80b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
    80b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
    80bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
    80c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
    80c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
    80c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
    80cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
    80d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
    80d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
    80d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
    80dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
    80e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
    80e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
    80e8:	ef80083a 	eret

000080ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
    80ec:	defff904 	addi	sp,sp,-28
    80f0:	dfc00615 	stw	ra,24(sp)
    80f4:	df000515 	stw	fp,20(sp)
    80f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
    80fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    8100:	0005313a 	rdctl	r2,ipending
    8104:	e0bffe15 	stw	r2,-8(fp)

  return active;
    8108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
    810c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
    8110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
    8114:	00800044 	movi	r2,1
    8118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
    811c:	e0fffb17 	ldw	r3,-20(fp)
    8120:	e0bffc17 	ldw	r2,-16(fp)
    8124:	1884703a 	and	r2,r3,r2
    8128:	10001826 	beq	r2,zero,818c <alt_irq_handler+0xa0>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
    812c:	00c00074 	movhi	r3,1
    8130:	18fbbc04 	addi	r3,r3,-4368
    8134:	e0bffd17 	ldw	r2,-12(fp)
    8138:	100490fa 	slli	r2,r2,3
    813c:	1885883a 	add	r2,r3,r2
    8140:	10c00017 	ldw	r3,0(r2)
    8144:	01000074 	movhi	r4,1
    8148:	213bbc04 	addi	r4,r4,-4368
    814c:	e0bffd17 	ldw	r2,-12(fp)
    8150:	100490fa 	slli	r2,r2,3
    8154:	2085883a 	add	r2,r4,r2
    8158:	10800104 	addi	r2,r2,4
    815c:	10800017 	ldw	r2,0(r2)
    8160:	1009883a 	mov	r4,r2
    8164:	e17ffd17 	ldw	r5,-12(fp)
    8168:	183ee83a 	callr	r3
#endif
        break;
    816c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    8170:	0005313a 	rdctl	r2,ipending
    8174:	e0bfff15 	stw	r2,-4(fp)

  return active;
    8178:	e0bfff17 	ldw	r2,-4(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
    817c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
    8180:	e0bffb17 	ldw	r2,-20(fp)
    8184:	103fe21e 	bne	r2,zero,8110 <alt_irq_handler+0x24>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
    8188:	00000706 	br	81a8 <alt_irq_handler+0xbc>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
    818c:	e0bffc17 	ldw	r2,-16(fp)
    8190:	1085883a 	add	r2,r2,r2
    8194:	e0bffc15 	stw	r2,-16(fp)
      i++;
    8198:	e0bffd17 	ldw	r2,-12(fp)
    819c:	10800044 	addi	r2,r2,1
    81a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
    81a4:	003fdd06 	br	811c <alt_irq_handler+0x30>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
    81a8:	e037883a 	mov	sp,fp
    81ac:	dfc00117 	ldw	ra,4(sp)
    81b0:	df000017 	ldw	fp,0(sp)
    81b4:	dec00204 	addi	sp,sp,8
    81b8:	f800283a 	ret

Disassembly of section .text:

000081bc <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    81bc:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
    81c0:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
    81c4:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    81c8:	d6984f14 	ori	gp,gp,24892
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    81cc:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    81d0:	10b93b14 	ori	r2,r2,58604

    movhi r3, %hi(__bss_end)
    81d4:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    81d8:	18fbfc14 	ori	r3,r3,61424

    beq r2, r3, 1f
    81dc:	10c00326 	beq	r2,r3,81ec <_start+0x30>

0:
    stw zero, (r2)
    81e0:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    81e4:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    81e8:	10fffd36 	bltu	r2,r3,81e0 <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    81ec:	000c4e00 	call	c4e0 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    81f0:	000c5600 	call	c560 <alt_main>

000081f4 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    81f4:	003fff06 	br	81f4 <alt_after_alt_main>

000081f8 <InitUart0>:
unsigned short RxHead_0=0;
unsigned short RxTail_0=0;
unsigned char rx_buffer_0[RX_BUFFER_SIZE_0];
 
void InitUart0(unsigned int BaudRate)
{
    81f8:	defffc04 	addi	sp,sp,-16
    81fc:	dfc00315 	stw	ra,12(sp)
    8200:	df000215 	stw	fp,8(sp)
    8204:	df000204 	addi	fp,sp,8
    8208:	e13fff15 	stw	r4,-4(fp)
    unsigned int divisor;
    
    divisor = (ALT_CPU_FREQ/BaudRate) + 1;
    820c:	0100bef4 	movhi	r4,763
    8210:	213c2004 	addi	r4,r4,-3968
    8214:	e17fff17 	ldw	r5,-4(fp)
    8218:	000b2480 	call	b248 <__udivsi3>
    821c:	10800044 	addi	r2,r2,1
    8220:	e0bffe15 	stw	r2,-8(fp)
    IOWR_ALTERA_AVALON_UART_DIVISOR(UART_0_BASE, divisor);
    8224:	e0fffe17 	ldw	r3,-8(fp)
    8228:	00800074 	movhi	r2,1
    822c:	10850404 	addi	r2,r2,5136
    8230:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);
    8234:	00c02004 	movi	r3,128
    8238:	00800074 	movhi	r2,1
    823c:	10850304 	addi	r2,r2,5132
    8240:	10c00035 	stwio	r3,0(r2)
}
    8244:	e037883a 	mov	sp,fp
    8248:	dfc00117 	ldw	ra,4(sp)
    824c:	df000017 	ldw	fp,0(sp)
    8250:	dec00204 	addi	sp,sp,8
    8254:	f800283a 	ret

00008258 <IsrUart0>:
 
void IsrUart0(void* context, unsigned int id)
{
    8258:	defffc04 	addi	sp,sp,-16
    825c:	df000315 	stw	fp,12(sp)
    8260:	df000304 	addi	fp,sp,12
    8264:	e13ffe15 	stw	r4,-8(fp)
    8268:	e17fff15 	stw	r5,-4(fp)
    int sr;
    
    sr = IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE);
    826c:	00800074 	movhi	r2,1
    8270:	10850204 	addi	r2,r2,5128
    8274:	10800037 	ldwio	r2,0(r2)
    8278:	e0bffd15 	stw	r2,-12(fp)

    if(sr & ALTERA_AVALON_UART_STATUS_RRDY_MSK) {
    827c:	e0bffd17 	ldw	r2,-12(fp)
    8280:	1080200c 	andi	r2,r2,128
    8284:	10001526 	beq	r2,zero,82dc <IsrUart0+0x84>
        rx_buffer_0[RxHead_0] = IORD_ALTERA_AVALON_UART_RXDATA(UART_0_BASE);
    8288:	d0a0ed0b 	ldhu	r2,-31820(gp)
    828c:	10bfffcc 	andi	r2,r2,65535
    8290:	00c00074 	movhi	r3,1
    8294:	18c50004 	addi	r3,r3,5120
    8298:	18c00037 	ldwio	r3,0(r3)
    829c:	01000074 	movhi	r4,1
    82a0:	21395004 	addi	r4,r4,-6848
    82a4:	2085883a 	add	r2,r4,r2
    82a8:	10c00005 	stb	r3,0(r2)
        IOWR_ALTERA_AVALON_UART_STATUS(UART_0_BASE, 0);
    82ac:	0007883a 	mov	r3,zero
    82b0:	00800074 	movhi	r2,1
    82b4:	10850204 	addi	r2,r2,5128
    82b8:	10c00035 	stwio	r3,0(r2)
        if (++RxHead_0 > (RX_BUFFER_SIZE_0 - 1)) {
    82bc:	d0a0ed0b 	ldhu	r2,-31820(gp)
    82c0:	10800044 	addi	r2,r2,1
    82c4:	d0a0ed0d 	sth	r2,-31820(gp)
    82c8:	d0a0ed0b 	ldhu	r2,-31820(gp)
    82cc:	10bfffcc 	andi	r2,r2,65535
    82d0:	10810030 	cmpltui	r2,r2,1024
    82d4:	1000011e 	bne	r2,zero,82dc <IsrUart0+0x84>
            RxHead_0 = 0;
    82d8:	d020ed0d 	sth	zero,-31820(gp)
        }
    }

    if(sr & ALTERA_AVALON_UART_STATUS_TRDY_MSK) {
    82dc:	e0bffd17 	ldw	r2,-12(fp)
    82e0:	1080100c 	andi	r2,r2,64
    82e4:	10002126 	beq	r2,zero,836c <IsrUart0+0x114>
        if(IORD_ALTERA_AVALON_UART_CONTROL(UART_0_BASE) & ALTERA_AVALON_UART_CONTROL_TRDY_MSK) {
    82e8:	00800074 	movhi	r2,1
    82ec:	10850304 	addi	r2,r2,5132
    82f0:	10800037 	ldwio	r2,0(r2)
    82f4:	1080100c 	andi	r2,r2,64
    82f8:	10001c26 	beq	r2,zero,836c <IsrUart0+0x114>
            if (TxTail_0 != TxHead_0) {
    82fc:	d0e0ec8b 	ldhu	r3,-31822(gp)
    8300:	d0a0ec0b 	ldhu	r2,-31824(gp)
    8304:	18ffffcc 	andi	r3,r3,65535
    8308:	10bfffcc 	andi	r2,r2,65535
    830c:	18801326 	beq	r3,r2,835c <IsrUart0+0x104>
                IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, tx_buffer_0[TxTail_0]);
    8310:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8314:	10bfffcc 	andi	r2,r2,65535
    8318:	00c00074 	movhi	r3,1
    831c:	18fa5004 	addi	r3,r3,-5824
    8320:	1885883a 	add	r2,r3,r2
    8324:	10800003 	ldbu	r2,0(r2)
    8328:	10c03fcc 	andi	r3,r2,255
    832c:	00800074 	movhi	r2,1
    8330:	10850104 	addi	r2,r2,5124
    8334:	10c00035 	stwio	r3,0(r2)
                if (++TxTail_0 > (TX_BUFFER_SIZE_0 - 1)) {
    8338:	d0a0ec8b 	ldhu	r2,-31822(gp)
    833c:	10800044 	addi	r2,r2,1
    8340:	d0a0ec8d 	sth	r2,-31822(gp)
    8344:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8348:	10bfffcc 	andi	r2,r2,65535
    834c:	10810030 	cmpltui	r2,r2,1024
    8350:	1000061e 	bne	r2,zero,836c <IsrUart0+0x114>
                    TxTail_0 = 0;
    8354:	d020ec8d 	sth	zero,-31822(gp)
    8358:	00000406 	br	836c <IsrUart0+0x114>
                }
            }
            else {
                IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);
    835c:	00c02004 	movi	r3,128
    8360:	00800074 	movhi	r2,1
    8364:	10850304 	addi	r2,r2,5132
    8368:	10c00035 	stwio	r3,0(r2)
            }
        }
    }
}
    836c:	e037883a 	mov	sp,fp
    8370:	df000017 	ldw	fp,0(sp)
    8374:	dec00104 	addi	sp,sp,4
    8378:	f800283a 	ret

0000837c <EmptyUart0>:
 
unsigned char EmptyUart0()
{
    837c:	deffff04 	addi	sp,sp,-4
    8380:	df000015 	stw	fp,0(sp)
    8384:	d839883a 	mov	fp,sp
    if(RxHead_0 == RxTail_0) {
    8388:	d0e0ed0b 	ldhu	r3,-31820(gp)
    838c:	d0a0ed8b 	ldhu	r2,-31818(gp)
    8390:	18ffffcc 	andi	r3,r3,65535
    8394:	10bfffcc 	andi	r2,r2,65535
    8398:	1880021e 	bne	r3,r2,83a4 <EmptyUart0+0x28>
        return 1;
    839c:	00800044 	movi	r2,1
    83a0:	00000106 	br	83a8 <EmptyUart0+0x2c>
    }
    
    return 0;
    83a4:	0005883a 	mov	r2,zero
} 
    83a8:	e037883a 	mov	sp,fp
    83ac:	df000017 	ldw	fp,0(sp)
    83b0:	dec00104 	addi	sp,sp,4
    83b4:	f800283a 	ret

000083b8 <GetUart0>:
    
unsigned char GetUart0(void)
{
    83b8:	defffe04 	addi	sp,sp,-8
    83bc:	df000115 	stw	fp,4(sp)
    83c0:	df000104 	addi	fp,sp,4
    unsigned char rxChar; 
    
    /* buffer is empty */
    
    rxChar=rx_buffer_0[RxTail_0];
    83c4:	d0a0ed8b 	ldhu	r2,-31818(gp)
    83c8:	10bfffcc 	andi	r2,r2,65535
    83cc:	00c00074 	movhi	r3,1
    83d0:	18f95004 	addi	r3,r3,-6848
    83d4:	1885883a 	add	r2,r3,r2
    83d8:	10800003 	ldbu	r2,0(r2)
    83dc:	e0bfff05 	stb	r2,-4(fp)
    if (++RxTail_0 > (RX_BUFFER_SIZE_0 - 1)) {
    83e0:	d0a0ed8b 	ldhu	r2,-31818(gp)
    83e4:	10800044 	addi	r2,r2,1
    83e8:	d0a0ed8d 	sth	r2,-31818(gp)
    83ec:	d0a0ed8b 	ldhu	r2,-31818(gp)
    83f0:	10bfffcc 	andi	r2,r2,65535
    83f4:	10810030 	cmpltui	r2,r2,1024
    83f8:	1000011e 	bne	r2,zero,8400 <GetUart0+0x48>
        RxTail_0 = 0;
    83fc:	d020ed8d 	sth	zero,-31818(gp)
    }
    
    return rxChar;
    8400:	e0bfff03 	ldbu	r2,-4(fp)
}
    8404:	e037883a 	mov	sp,fp
    8408:	df000017 	ldw	fp,0(sp)
    840c:	dec00104 	addi	sp,sp,4
    8410:	f800283a 	ret

00008414 <PutUart0>:
 
unsigned char PutUart0(unsigned char in_char)
{
    8414:	defffc04 	addi	sp,sp,-16
    8418:	df000315 	stw	fp,12(sp)
    841c:	df000304 	addi	fp,sp,12
    8420:	2005883a 	mov	r2,r4
    8424:	e0bfff05 	stb	r2,-4(fp)
    unsigned short size;
    unsigned int z;
    
    z = IORD_ALTERA_AVALON_UART_STATUS(UART_0_BASE) & ALTERA_AVALON_UART_STATUS_TRDY_MSK;
    8428:	00800074 	movhi	r2,1
    842c:	10850204 	addi	r2,r2,5128
    8430:	10800037 	ldwio	r2,0(r2)
    8434:	1080100c 	andi	r2,r2,64
    8438:	e0bffe15 	stw	r2,-8(fp)
    
    if ((TxHead_0==TxTail_0) && z) {
    843c:	d0e0ec0b 	ldhu	r3,-31824(gp)
    8440:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8444:	18ffffcc 	andi	r3,r3,65535
    8448:	10bfffcc 	andi	r2,r2,65535
    844c:	1880071e 	bne	r3,r2,846c <PutUart0+0x58>
    8450:	e0bffe17 	ldw	r2,-8(fp)
    8454:	10000526 	beq	r2,zero,846c <PutUart0+0x58>
        IOWR_ALTERA_AVALON_UART_TXDATA(UART_0_BASE, in_char);
    8458:	e0ffff03 	ldbu	r3,-4(fp)
    845c:	00800074 	movhi	r2,1
    8460:	10850104 	addi	r2,r2,5124
    8464:	10c00035 	stwio	r3,0(r2)
    8468:	00002c06 	br	851c <PutUart0+0x108>
    } else {
        if (TxHead_0 >= TxTail_0) {
    846c:	d0e0ec0b 	ldhu	r3,-31824(gp)
    8470:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8474:	18ffffcc 	andi	r3,r3,65535
    8478:	10bfffcc 	andi	r2,r2,65535
    847c:	18800536 	bltu	r3,r2,8494 <PutUart0+0x80>
            size = TxHead_0 - TxTail_0;
    8480:	d0e0ec0b 	ldhu	r3,-31824(gp)
    8484:	d0a0ec8b 	ldhu	r2,-31822(gp)
    8488:	1885c83a 	sub	r2,r3,r2
    848c:	e0bffd0d 	sth	r2,-12(fp)
    8490:	00000506 	br	84a8 <PutUart0+0x94>
        } else {
            size = ((TX_BUFFER_SIZE_0 - 1) - TxTail_0) + TxHead_0;
    8494:	d0e0ec0b 	ldhu	r3,-31824(gp)
    8498:	d0a0ec8b 	ldhu	r2,-31822(gp)
    849c:	1885c83a 	sub	r2,r3,r2
    84a0:	1080ffc4 	addi	r2,r2,1023
    84a4:	e0bffd0d 	sth	r2,-12(fp)
        }

        if (size > (TX_BUFFER_SIZE_0 - 3)) {
    84a8:	e0bffd0b 	ldhu	r2,-12(fp)
    84ac:	1080ffb0 	cmpltui	r2,r2,1022
    84b0:	1000021e 	bne	r2,zero,84bc <PutUart0+0xa8>
            return (-1);
    84b4:	00bfffc4 	movi	r2,-1
    84b8:	00001906 	br	8520 <PutUart0+0x10c>
        }
        
        tx_buffer_0[TxHead_0] = in_char;
    84bc:	d0a0ec0b 	ldhu	r2,-31824(gp)
    84c0:	10bfffcc 	andi	r2,r2,65535
    84c4:	00c00074 	movhi	r3,1
    84c8:	18fa5004 	addi	r3,r3,-5824
    84cc:	1885883a 	add	r2,r3,r2
    84d0:	e0ffff03 	ldbu	r3,-4(fp)
    84d4:	10c00005 	stb	r3,0(r2)

        if (++TxHead_0 > (TX_BUFFER_SIZE_0-1)) {
    84d8:	d0a0ec0b 	ldhu	r2,-31824(gp)
    84dc:	10800044 	addi	r2,r2,1
    84e0:	d0a0ec0d 	sth	r2,-31824(gp)
    84e4:	d0a0ec0b 	ldhu	r2,-31824(gp)
    84e8:	10bfffcc 	andi	r2,r2,65535
    84ec:	10810030 	cmpltui	r2,r2,1024
    84f0:	1000011e 	bne	r2,zero,84f8 <PutUart0+0xe4>
            TxHead_0 = 0;
    84f4:	d020ec0d 	sth	zero,-31824(gp)
        }

        z = IORD_ALTERA_AVALON_UART_CONTROL(UART_0_BASE) | ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    84f8:	00800074 	movhi	r2,1
    84fc:	10850304 	addi	r2,r2,5132
    8500:	10800037 	ldwio	r2,0(r2)
    8504:	10801014 	ori	r2,r2,64
    8508:	e0bffe15 	stw	r2,-8(fp)
        IOWR_ALTERA_AVALON_UART_CONTROL(UART_0_BASE, z);
    850c:	e0fffe17 	ldw	r3,-8(fp)
    8510:	00800074 	movhi	r2,1
    8514:	10850304 	addi	r2,r2,5132
    8518:	10c00035 	stwio	r3,0(r2)
    }

    return(1);
    851c:	00800044 	movi	r2,1
}
    8520:	e037883a 	mov	sp,fp
    8524:	df000017 	ldw	fp,0(sp)
    8528:	dec00104 	addi	sp,sp,4
    852c:	f800283a 	ret

00008530 <InitUart>:

uint16_t maxStepCount0 = 1115;
uint16_t maxStepCount1 = 221;

void InitUart()
{
    8530:	defff904 	addi	sp,sp,-28
    8534:	dfc00615 	stw	ra,24(sp)
    8538:	df000515 	stw	fp,20(sp)
    853c:	df000504 	addi	fp,sp,20
    int context_uart0;

    InitUart0(BAUD_RATE_0);
    8540:	010000b4 	movhi	r4,2
    8544:	21308004 	addi	r4,r4,-15872
    8548:	00081f80 	call	81f8 <InitUart0>

    //alt_ic_isr_register(UART_0_IRQ_INTERRUPT_CONTROLLER_ID,UART_0_IRQ,&context_uart1,IsrUart1,NULL); // install UART1 ISR
    alt_irq_register(UART_0_IRQ,&context_uart0,IsrUart0); // install UART0 ISR
    854c:	e0bfff04 	addi	r2,fp,-4
    8550:	0009883a 	mov	r4,zero
    8554:	100b883a 	mov	r5,r2
    8558:	01800074 	movhi	r6,1
    855c:	31a09604 	addi	r6,r6,-32168
    8560:	000c2c40 	call	c2c4 <alt_irq_register>
    8564:	e03ffb15 	stw	zero,-20(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    8568:	0005303a 	rdctl	r2,status
    856c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    8570:	e0fffc17 	ldw	r3,-16(fp)
    8574:	00bfff84 	movi	r2,-2
    8578:	1884703a 	and	r2,r3,r2
    857c:	1001703a 	wrctl	status,r2
  
  return context;
    8580:	e0bffc17 	ldw	r2,-16(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    8584:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    8588:	e0bffb17 	ldw	r2,-20(fp)
    858c:	00c00044 	movi	r3,1
    8590:	1884983a 	sll	r2,r3,r2
    8594:	1007883a 	mov	r3,r2
    8598:	00800074 	movhi	r2,1
    859c:	10b94a04 	addi	r2,r2,-6872
    85a0:	10800017 	ldw	r2,0(r2)
    85a4:	1886b03a 	or	r3,r3,r2
    85a8:	00800074 	movhi	r2,1
    85ac:	10b94a04 	addi	r2,r2,-6872
    85b0:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    85b4:	00800074 	movhi	r2,1
    85b8:	10b94a04 	addi	r2,r2,-6872
    85bc:	10800017 	ldw	r2,0(r2)
    85c0:	100170fa 	wrctl	ienable,r2
    85c4:	e0bffd17 	ldw	r2,-12(fp)
    85c8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    85cc:	e0bffe17 	ldw	r2,-8(fp)
    85d0:	1001703a 	wrctl	status,r2

    //alt_ic_irq_enable (UART_0_IRQ_INTERRUPT_CONTROLLER_ID,UART_0_IRQ);
    alt_irq_enable (UART_0_IRQ);
}
    85d4:	e037883a 	mov	sp,fp
    85d8:	dfc00117 	ldw	ra,4(sp)
    85dc:	df000017 	ldw	fp,0(sp)
    85e0:	dec00204 	addi	sp,sp,8
    85e4:	f800283a 	ret

000085e8 <Stepcount1ToSI>:

double Stepcount1ToSI(int16_t steps)
{
    85e8:	defffb04 	addi	sp,sp,-20
    85ec:	dfc00415 	stw	ra,16(sp)
    85f0:	df000315 	stw	fp,12(sp)
    85f4:	df000304 	addi	fp,sp,12
    85f8:	2005883a 	mov	r2,r4
    85fc:	e0bfff0d 	sth	r2,-4(fp)
	double stepsPerRotation = maxStepCount1/170*360;
    8600:	d0a0008b 	ldhu	r2,-32766(gp)
    8604:	10bfffcc 	andi	r2,r2,65535
    8608:	1009883a 	mov	r4,r2
    860c:	01402a84 	movi	r5,170
    8610:	000b2480 	call	b248 <__udivsi3>
    8614:	10bfffcc 	andi	r2,r2,65535
    8618:	1009883a 	mov	r4,r2
    861c:	01405a04 	movi	r5,360
    8620:	000b2580 	call	b258 <__mulsi3>
    8624:	1009883a 	mov	r4,r2
    8628:	000af800 	call	af80 <__floatsidf>
    862c:	1009883a 	mov	r4,r2
    8630:	180b883a 	mov	r5,r3
    8634:	e13ffd15 	stw	r4,-12(fp)
    8638:	e17ffe15 	stw	r5,-8(fp)
	return steps/stepsPerRotation*2*pi;
    863c:	e0bfff0f 	ldh	r2,-4(fp)
    8640:	1009883a 	mov	r4,r2
    8644:	000af800 	call	af80 <__floatsidf>
    8648:	100b883a 	mov	r5,r2
    864c:	180d883a 	mov	r6,r3
    8650:	2809883a 	mov	r4,r5
    8654:	300b883a 	mov	r5,r6
    8658:	e1bffd17 	ldw	r6,-12(fp)
    865c:	e1fffe17 	ldw	r7,-8(fp)
    8660:	000aca80 	call	aca8 <__divdf3>
    8664:	1009883a 	mov	r4,r2
    8668:	180b883a 	mov	r5,r3
    866c:	2005883a 	mov	r2,r4
    8670:	2807883a 	mov	r3,r5
    8674:	1009883a 	mov	r4,r2
    8678:	180b883a 	mov	r5,r3
    867c:	100d883a 	mov	r6,r2
    8680:	180f883a 	mov	r7,r3
    8684:	000a9100 	call	a910 <__adddf3>
    8688:	1009883a 	mov	r4,r2
    868c:	180b883a 	mov	r5,r3
    8690:	2005883a 	mov	r2,r4
    8694:	2807883a 	mov	r3,r5
    8698:	1009883a 	mov	r4,r2
    869c:	180b883a 	mov	r5,r3
    86a0:	01b020f4 	movhi	r6,49283
    86a4:	31849bc4 	addi	r6,r6,4719
    86a8:	01d00274 	movhi	r7,16393
    86ac:	39c87284 	addi	r7,r7,8650
    86b0:	000a9c40 	call	a9c4 <__muldf3>
    86b4:	100f883a 	mov	r7,r2
    86b8:	1811883a 	mov	r8,r3
    86bc:	380b883a 	mov	r5,r7
    86c0:	400d883a 	mov	r6,r8
    86c4:	2807883a 	mov	r3,r5
    86c8:	3009883a 	mov	r4,r6

}
    86cc:	1805883a 	mov	r2,r3
    86d0:	2007883a 	mov	r3,r4
    86d4:	e037883a 	mov	sp,fp
    86d8:	dfc00117 	ldw	ra,4(sp)
    86dc:	df000017 	ldw	fp,0(sp)
    86e0:	dec00204 	addi	sp,sp,8
    86e4:	f800283a 	ret

000086e8 <Stepcount0ToSI>:

double Stepcount0ToSI(int16_t steps)
{
    86e8:	defffb04 	addi	sp,sp,-20
    86ec:	dfc00415 	stw	ra,16(sp)
    86f0:	df000315 	stw	fp,12(sp)
    86f4:	df000304 	addi	fp,sp,12
    86f8:	2005883a 	mov	r2,r4
    86fc:	e0bfff0d 	sth	r2,-4(fp)
	double stepsPerRotation = maxStepCount0/325*360;
    8700:	d0a0000b 	ldhu	r2,-32768(gp)
    8704:	10bfffcc 	andi	r2,r2,65535
    8708:	1009883a 	mov	r4,r2
    870c:	01405144 	movi	r5,325
    8710:	000b2480 	call	b248 <__udivsi3>
    8714:	10bfffcc 	andi	r2,r2,65535
    8718:	1009883a 	mov	r4,r2
    871c:	01405a04 	movi	r5,360
    8720:	000b2580 	call	b258 <__mulsi3>
    8724:	1009883a 	mov	r4,r2
    8728:	000af800 	call	af80 <__floatsidf>
    872c:	1009883a 	mov	r4,r2
    8730:	180b883a 	mov	r5,r3
    8734:	e13ffd15 	stw	r4,-12(fp)
    8738:	e17ffe15 	stw	r5,-8(fp)
	return steps/stepsPerRotation*2*pi;
    873c:	e0bfff0f 	ldh	r2,-4(fp)
    8740:	1009883a 	mov	r4,r2
    8744:	000af800 	call	af80 <__floatsidf>
    8748:	100b883a 	mov	r5,r2
    874c:	180d883a 	mov	r6,r3
    8750:	2809883a 	mov	r4,r5
    8754:	300b883a 	mov	r5,r6
    8758:	e1bffd17 	ldw	r6,-12(fp)
    875c:	e1fffe17 	ldw	r7,-8(fp)
    8760:	000aca80 	call	aca8 <__divdf3>
    8764:	1009883a 	mov	r4,r2
    8768:	180b883a 	mov	r5,r3
    876c:	2005883a 	mov	r2,r4
    8770:	2807883a 	mov	r3,r5
    8774:	1009883a 	mov	r4,r2
    8778:	180b883a 	mov	r5,r3
    877c:	100d883a 	mov	r6,r2
    8780:	180f883a 	mov	r7,r3
    8784:	000a9100 	call	a910 <__adddf3>
    8788:	1009883a 	mov	r4,r2
    878c:	180b883a 	mov	r5,r3
    8790:	2005883a 	mov	r2,r4
    8794:	2807883a 	mov	r3,r5
    8798:	1009883a 	mov	r4,r2
    879c:	180b883a 	mov	r5,r3
    87a0:	01b020f4 	movhi	r6,49283
    87a4:	31849bc4 	addi	r6,r6,4719
    87a8:	01d00274 	movhi	r7,16393
    87ac:	39c87284 	addi	r7,r7,8650
    87b0:	000a9c40 	call	a9c4 <__muldf3>
    87b4:	100f883a 	mov	r7,r2
    87b8:	1811883a 	mov	r8,r3
    87bc:	380b883a 	mov	r5,r7
    87c0:	400d883a 	mov	r6,r8
    87c4:	2807883a 	mov	r3,r5
    87c8:	3009883a 	mov	r4,r6
}
    87cc:	1805883a 	mov	r2,r3
    87d0:	2007883a 	mov	r3,r4
    87d4:	e037883a 	mov	sp,fp
    87d8:	dfc00117 	ldw	ra,4(sp)
    87dc:	df000017 	ldw	fp,0(sp)
    87e0:	dec00204 	addi	sp,sp,8
    87e4:	f800283a 	ret

000087e8 <main>:

int main()
{
    87e8:	deffd904 	addi	sp,sp,-156
    87ec:	dfc02615 	stw	ra,152(sp)
    87f0:	df002515 	stw	fp,148(sp)
    87f4:	dc402415 	stw	r17,144(sp)
    87f8:	dc002315 	stw	r16,140(sp)
    87fc:	df002304 	addi	fp,sp,140
	unsigned char ch;
	printf("\n\nHello NiosII!!!!!\n");
    8800:	01000074 	movhi	r4,1
    8804:	21370f04 	addi	r4,r4,-9156
    8808:	000b9e40 	call	b9e4 <puts>

	InitUart();
    880c:	00085300 	call	8530 <InitUart>
	//initialize 20-sim
	double pan_u [3 + 1];
	double pan_y [1 + 1];
	double tilt_u[3 + 1];
	double tilt_y[1 + 1];
	int messageID = 2; //three different messages are received over UART, this counts them
    8810:	00800084 	movi	r2,2
    8814:	e0bfdd15 	stw	r2,-140(fp)
	int panAngle;
	int tiltAngle;
	
	
	/* Initialize the inputs and outputs with correct initial values */
	pan_u[0] = 0.0;		/* corr */
    8818:	e03fe815 	stw	zero,-96(fp)
    881c:	e03fe915 	stw	zero,-92(fp)
	pan_u[1] = 0.0;		/* in */
    8820:	e03fea15 	stw	zero,-88(fp)
    8824:	e03feb15 	stw	zero,-84(fp)
	pan_u[2] = 0.0;		/* position */
    8828:	e03fec15 	stw	zero,-80(fp)
    882c:	e03fed15 	stw	zero,-76(fp)

	pan_y[0] = 0.0;		/* out */
    8830:	e03ff015 	stw	zero,-64(fp)
    8834:	e03ff115 	stw	zero,-60(fp)
	
	tilt_u[0] = 0.0;		/* corr */
    8838:	e03ff415 	stw	zero,-48(fp)
    883c:	e03ff515 	stw	zero,-44(fp)
	tilt_u[1] = 0.0;		/* in */
    8840:	e03ff615 	stw	zero,-40(fp)
    8844:	e03ff715 	stw	zero,-36(fp)
	tilt_u[2] = 0.0;		/* position */
    8848:	e03ff815 	stw	zero,-32(fp)
    884c:	e03ff915 	stw	zero,-28(fp)

	tilt_y[0] = 0.0;		/* out */
    8850:	e03ffc15 	stw	zero,-16(fp)
    8854:	e03ffd15 	stw	zero,-12(fp)




	/* Initialize the submodel itself */
	pan_InitializeSubmodel (&pan_u, &pan_y, pan_time);
    8858:	01000074 	movhi	r4,1
    885c:	21393f04 	addi	r4,r4,-6916
    8860:	20800017 	ldw	r2,0(r4)
    8864:	20c00117 	ldw	r3,4(r4)
    8868:	e13fe804 	addi	r4,fp,-96
    886c:	e17ff004 	addi	r5,fp,-64
    8870:	100d883a 	mov	r6,r2
    8874:	180f883a 	mov	r7,r3
    8878:	00098a40 	call	98a4 <pan_InitializeSubmodel>
	tilt_InitializeSubmodel(&tilt_u, &tilt_y, pan_time);
    887c:	01000074 	movhi	r4,1
    8880:	21393f04 	addi	r4,r4,-6916
    8884:	20800017 	ldw	r2,0(r4)
    8888:	20c00117 	ldw	r3,4(r4)
    888c:	e13ff404 	addi	r4,fp,-48
    8890:	e17ffc04 	addi	r5,fp,-16
    8894:	100d883a 	mov	r6,r2
    8898:	180f883a 	mov	r7,r3
    889c:	000a4680 	call	a468 <tilt_InitializeSubmodel>
	
	//reset calibration
	IOWR(ESL_NIOS_II_IP_0_BASE, 0x00,0b00000000000000001000000000000000);
    88a0:	00e00014 	movui	r3,32768
    88a4:	00800074 	movhi	r2,1
    88a8:	10840004 	addi	r2,r2,4096
    88ac:	10c00035 	stwio	r3,0(r2)
	IOWR(ESL_NIOS_II_IP_0_BASE, 0x00,0b00000000000000000000000000000000);
    88b0:	0007883a 	mov	r3,zero
    88b4:	00800074 	movhi	r2,1
    88b8:	10840004 	addi	r2,r2,4096
    88bc:	10c00035 	stwio	r3,0(r2)
	
	
	//variables
	uint32_t nReadOut = 0;
    88c0:	e03fe215 	stw	zero,-120(fp)
	uint16_t stepCount0 = 0;
    88c4:	e03fe00d 	sth	zero,-128(fp)
	uint16_t stepCount1 = 0;
    88c8:	e03fe08d 	sth	zero,-126(fp)
	uint16_t stepCount0Old = 0;
    88cc:	e03fe10d 	sth	zero,-124(fp)
	uint16_t stepCount1Old = 0;
    88d0:	e03fe18d 	sth	zero,-122(fp)
	int8_t PWM0 = 0;
    88d4:	e03fe305 	stb	zero,-116(fp)
	int8_t PWM1 = 0;
    88d8:	e03fe345 	stb	zero,-115(fp)
	uint32_t avalondSend = 0;
    88dc:	e03fe415 	stw	zero,-112(fp)
	while( (pan_stop_simulation == 0) ) {
    88e0:	00014706 	br	8e00 <main+0x618>

		//avalon bus communication
		nReadOut = IORD(ESL_NIOS_II_IP_0_BASE, 0x00);
    88e4:	00800074 	movhi	r2,1
    88e8:	10840004 	addi	r2,r2,4096
    88ec:	10800037 	ldwio	r2,0(r2)
    88f0:	e0bfe215 	stw	r2,-120(fp)
		unsigned int readID = nReadOut >> 29;
    88f4:	e0bfe217 	ldw	r2,-120(fp)
    88f8:	1004d77a 	srli	r2,r2,29
    88fc:	e0bfe515 	stw	r2,-108(fp)
		nReadOut = nReadOut << 3;
    8900:	e0bfe217 	ldw	r2,-120(fp)
    8904:	100490fa 	slli	r2,r2,3
    8908:	e0bfe215 	stw	r2,-120(fp)
		uint32_t temp32;

		switch(readID) {
    890c:	e0bfe517 	ldw	r2,-108(fp)
    8910:	10c00060 	cmpeqi	r3,r2,1
    8914:	1800031e 	bne	r3,zero,8924 <main+0x13c>
    8918:	108000a0 	cmpeqi	r2,r2,2
    891c:	10000b1e 	bne	r2,zero,894c <main+0x164>
    8920:	00002006 	br	89a4 <main+0x1bc>
			case 1:
				stepCount0 = nReadOut >> (32-11);
    8924:	e0bfe217 	ldw	r2,-120(fp)
    8928:	1004d57a 	srli	r2,r2,21
    892c:	e0bfe00d 	sth	r2,-128(fp)

				temp32 = nReadOut << 11;
    8930:	e0bfe217 	ldw	r2,-120(fp)
    8934:	100492fa 	slli	r2,r2,11
    8938:	e0bfe615 	stw	r2,-104(fp)
				stepCount1 = temp32 >> (32-11);
    893c:	e0bfe617 	ldw	r2,-104(fp)
    8940:	1004d57a 	srli	r2,r2,21
    8944:	e0bfe08d 	sth	r2,-126(fp)
				break;
    8948:	00001a06 	br	89b4 <main+0x1cc>
			case 2:
				maxStepCount0 = nReadOut >> (32-11);
    894c:	e0bfe217 	ldw	r2,-120(fp)
    8950:	1004d57a 	srli	r2,r2,21
    8954:	d0a0000d 	sth	r2,-32768(gp)
				temp32 = nReadOut << 11;
    8958:	e0bfe217 	ldw	r2,-120(fp)
    895c:	100492fa 	slli	r2,r2,11
    8960:	e0bfe615 	stw	r2,-104(fp)
				maxStepCount1 = temp32 >> (32-11);
    8964:	e0bfe617 	ldw	r2,-104(fp)
    8968:	1004d57a 	srli	r2,r2,21
    896c:	d0a0008d 	sth	r2,-32766(gp)
				printf(".....................Received new calibration values!:\t");
    8970:	01000074 	movhi	r4,1
    8974:	21371404 	addi	r4,r4,-9136
    8978:	000b9180 	call	b918 <printf>
				printf("stepCount0_max: %d\t stepCount1_max: %d \n\r", maxStepCount0, maxStepCount1);
    897c:	d0a0000b 	ldhu	r2,-32768(gp)
    8980:	10ffffcc 	andi	r3,r2,65535
    8984:	d0a0008b 	ldhu	r2,-32766(gp)
    8988:	10bfffcc 	andi	r2,r2,65535
    898c:	01000074 	movhi	r4,1
    8990:	21372204 	addi	r4,r4,-9080
    8994:	180b883a 	mov	r5,r3
    8998:	100d883a 	mov	r6,r2
    899c:	000b9180 	call	b918 <printf>
				break;
    89a0:	00000406 	br	89b4 <main+0x1cc>
			default:
				// default statements
				printf("Received incorrect message");
    89a4:	01000074 	movhi	r4,1
    89a8:	21372d04 	addi	r4,r4,-9036
    89ac:	000b9180 	call	b918 <printf>
				break;
    89b0:	0001883a 	nop
		}
		
		
		

		if(stepCount0 != stepCount0Old || stepCount1 != stepCount1Old)
    89b4:	e0ffe00b 	ldhu	r3,-128(fp)
    89b8:	e0bfe10b 	ldhu	r2,-124(fp)
    89bc:	1880031e 	bne	r3,r2,89cc <main+0x1e4>
    89c0:	e0ffe08b 	ldhu	r3,-126(fp)
    89c4:	e0bfe18b 	ldhu	r2,-122(fp)
    89c8:	18800726 	beq	r3,r2,89e8 <main+0x200>
			printf("stepCount0: %d\t stepCount1: %d \n\r", stepCount0, stepCount1);
    89cc:	e0ffe00b 	ldhu	r3,-128(fp)
    89d0:	e0bfe08b 	ldhu	r2,-126(fp)
    89d4:	01000074 	movhi	r4,1
    89d8:	21373404 	addi	r4,r4,-9008
    89dc:	180b883a 	mov	r5,r3
    89e0:	100d883a 	mov	r6,r2
    89e4:	000b9180 	call	b918 <printf>
		
		
		//receive UART data as input
		if(!EmptyUart0()){
    89e8:	000837c0 	call	837c <EmptyUart0>
    89ec:	10803fcc 	andi	r2,r2,255
    89f0:	1000641e 	bne	r2,zero,8b84 <main+0x39c>
			ch = GetUart0();
    89f4:	00083b80 	call	83b8 <GetUart0>
    89f8:	e0bfe705 	stb	r2,-100(fp)
			printf("received message: %c\n",ch);
    89fc:	e0bfe703 	ldbu	r2,-100(fp)
    8a00:	01000074 	movhi	r4,1
    8a04:	21373d04 	addi	r4,r4,-8972
    8a08:	100b883a 	mov	r5,r2
    8a0c:	000b9180 	call	b918 <printf>
			//PutUart0(ch);
			switch(messageID){
    8a10:	e0bfdd17 	ldw	r2,-140(fp)
    8a14:	10000326 	beq	r2,zero,8a24 <main+0x23c>
    8a18:	10800060 	cmpeqi	r2,r2,1
    8a1c:	1000071e 	bne	r2,zero,8a3c <main+0x254>
    8a20:	00000c06 	br	8a54 <main+0x26c>
				case 0: //set pan
					panAngle = (int)ch;						
    8a24:	e0bfe703 	ldbu	r2,-100(fp)
    8a28:	e0bfde15 	stw	r2,-136(fp)
					messageID++;
    8a2c:	e0bfdd17 	ldw	r2,-140(fp)
    8a30:	10800044 	addi	r2,r2,1
    8a34:	e0bfdd15 	stw	r2,-140(fp)
					break;
    8a38:	00005206 	br	8b84 <main+0x39c>
				case 1: //set tilt
					tiltAngle = (int)ch;						
    8a3c:	e0bfe703 	ldbu	r2,-100(fp)
    8a40:	e0bfdf15 	stw	r2,-132(fp)
					messageID++;
    8a44:	e0bfdd17 	ldw	r2,-140(fp)
    8a48:	10800044 	addi	r2,r2,1
    8a4c:	e0bfdd15 	stw	r2,-140(fp)
					break;
    8a50:	00004c06 	br	8b84 <main+0x39c>
				default: //line break
					if(ch == '\n'){
    8a54:	e0bfe703 	ldbu	r2,-100(fp)
    8a58:	10800298 	cmpnei	r2,r2,10
    8a5c:	1000491e 	bne	r2,zero,8b84 <main+0x39c>
						messageID = 0;
    8a60:	e03fdd15 	stw	zero,-140(fp)
						
						//check if an object is detected
						if (panAngle != -128 || tiltAngle != -128){
    8a64:	e0bfde17 	ldw	r2,-136(fp)
    8a68:	10bfe018 	cmpnei	r2,r2,-128
    8a6c:	1000031e 	bne	r2,zero,8a7c <main+0x294>
    8a70:	e0bfdf17 	ldw	r2,-132(fp)
    8a74:	10bfe020 	cmpeqi	r2,r2,-128
    8a78:	1000421e 	bne	r2,zero,8b84 <main+0x39c>
							pan_u[0] += panAngle/360*2*pi;
    8a7c:	e43fe817 	ldw	r16,-96(fp)
    8a80:	e47fe917 	ldw	r17,-92(fp)
    8a84:	e0bfde17 	ldw	r2,-136(fp)
    8a88:	1009883a 	mov	r4,r2
    8a8c:	01405a04 	movi	r5,360
    8a90:	000b19c0 	call	b19c <__divsi3>
    8a94:	1085883a 	add	r2,r2,r2
    8a98:	1009883a 	mov	r4,r2
    8a9c:	000af800 	call	af80 <__floatsidf>
    8aa0:	100b883a 	mov	r5,r2
    8aa4:	180d883a 	mov	r6,r3
    8aa8:	2809883a 	mov	r4,r5
    8aac:	300b883a 	mov	r5,r6
    8ab0:	01b020f4 	movhi	r6,49283
    8ab4:	31849bc4 	addi	r6,r6,4719
    8ab8:	01d00274 	movhi	r7,16393
    8abc:	39c87284 	addi	r7,r7,8650
    8ac0:	000a9c40 	call	a9c4 <__muldf3>
    8ac4:	1009883a 	mov	r4,r2
    8ac8:	180b883a 	mov	r5,r3
    8acc:	2005883a 	mov	r2,r4
    8ad0:	2807883a 	mov	r3,r5
    8ad4:	8009883a 	mov	r4,r16
    8ad8:	880b883a 	mov	r5,r17
    8adc:	100d883a 	mov	r6,r2
    8ae0:	180f883a 	mov	r7,r3
    8ae4:	000a9100 	call	a910 <__adddf3>
    8ae8:	1009883a 	mov	r4,r2
    8aec:	180b883a 	mov	r5,r3
    8af0:	2005883a 	mov	r2,r4
    8af4:	2807883a 	mov	r3,r5
    8af8:	e0bfe815 	stw	r2,-96(fp)
    8afc:	e0ffe915 	stw	r3,-92(fp)
							tilt_u[0] += tiltAngle/360*2*pi;
    8b00:	e43ff417 	ldw	r16,-48(fp)
    8b04:	e47ff517 	ldw	r17,-44(fp)
    8b08:	e0bfdf17 	ldw	r2,-132(fp)
    8b0c:	1009883a 	mov	r4,r2
    8b10:	01405a04 	movi	r5,360
    8b14:	000b19c0 	call	b19c <__divsi3>
    8b18:	1085883a 	add	r2,r2,r2
    8b1c:	1009883a 	mov	r4,r2
    8b20:	000af800 	call	af80 <__floatsidf>
    8b24:	100b883a 	mov	r5,r2
    8b28:	180d883a 	mov	r6,r3
    8b2c:	2809883a 	mov	r4,r5
    8b30:	300b883a 	mov	r5,r6
    8b34:	01b020f4 	movhi	r6,49283
    8b38:	31849bc4 	addi	r6,r6,4719
    8b3c:	01d00274 	movhi	r7,16393
    8b40:	39c87284 	addi	r7,r7,8650
    8b44:	000a9c40 	call	a9c4 <__muldf3>
    8b48:	1009883a 	mov	r4,r2
    8b4c:	180b883a 	mov	r5,r3
    8b50:	2005883a 	mov	r2,r4
    8b54:	2807883a 	mov	r3,r5
    8b58:	8009883a 	mov	r4,r16
    8b5c:	880b883a 	mov	r5,r17
    8b60:	100d883a 	mov	r6,r2
    8b64:	180f883a 	mov	r7,r3
    8b68:	000a9100 	call	a910 <__adddf3>
    8b6c:	1009883a 	mov	r4,r2
    8b70:	180b883a 	mov	r5,r3
    8b74:	2005883a 	mov	r2,r4
    8b78:	2807883a 	mov	r3,r5
    8b7c:	e0bff415 	stw	r2,-48(fp)
    8b80:	e0fff515 	stw	r3,-44(fp)
				}
			
		}
		
		//generate inputs
		pan_u[1] = 0;
    8b84:	e03fea15 	stw	zero,-88(fp)
    8b88:	e03feb15 	stw	zero,-84(fp)
		if(pan_time >= 1){
    8b8c:	01000074 	movhi	r4,1
    8b90:	21393f04 	addi	r4,r4,-6916
    8b94:	20800017 	ldw	r2,0(r4)
    8b98:	20c00117 	ldw	r3,4(r4)
    8b9c:	1009883a 	mov	r4,r2
    8ba0:	180b883a 	mov	r5,r3
    8ba4:	000d883a 	mov	r6,zero
    8ba8:	01cffc34 	movhi	r7,16368
    8bac:	000aec00 	call	aec0 <__gedf2>
    8bb0:	10000616 	blt	r2,zero,8bcc <main+0x3e4>
			pan_u[1] = 0.5*pi;
    8bb4:	00b020f4 	movhi	r2,49283
    8bb8:	10849bc4 	addi	r2,r2,4719
    8bbc:	e0bfea15 	stw	r2,-88(fp)
    8bc0:	008ffe74 	movhi	r2,16377
    8bc4:	10887284 	addi	r2,r2,8650
    8bc8:	e0bfeb15 	stw	r2,-84(fp)

		}
		if(pan_time >= 5){
    8bcc:	01000074 	movhi	r4,1
    8bd0:	21393f04 	addi	r4,r4,-6916
    8bd4:	20800017 	ldw	r2,0(r4)
    8bd8:	20c00117 	ldw	r3,4(r4)
    8bdc:	1009883a 	mov	r4,r2
    8be0:	180b883a 	mov	r5,r3
    8be4:	000d883a 	mov	r6,zero
    8be8:	01d00534 	movhi	r7,16404
    8bec:	000aec00 	call	aec0 <__gedf2>
    8bf0:	10000616 	blt	r2,zero,8c0c <main+0x424>
			pan_u[1] = 1.5*pi;
    8bf4:	008418b4 	movhi	r2,4194
    8bf8:	109374c4 	addi	r2,r2,19923
    8bfc:	e0bfea15 	stw	r2,-88(fp)
    8c00:	009004f4 	movhi	r2,16403
    8c04:	10b65604 	addi	r2,r2,-9896
    8c08:	e0bfeb15 	stw	r2,-84(fp)

		}
		if(pan_time >= 10){
    8c0c:	01000074 	movhi	r4,1
    8c10:	21393f04 	addi	r4,r4,-6916
    8c14:	20800017 	ldw	r2,0(r4)
    8c18:	20c00117 	ldw	r3,4(r4)
    8c1c:	1009883a 	mov	r4,r2
    8c20:	180b883a 	mov	r5,r3
    8c24:	000d883a 	mov	r6,zero
    8c28:	01d00934 	movhi	r7,16420
    8c2c:	000aec00 	call	aec0 <__gedf2>
    8c30:	10000616 	blt	r2,zero,8c4c <main+0x464>

			pan_u[1] = 0.5*pi;
    8c34:	00b020f4 	movhi	r2,49283
    8c38:	10849bc4 	addi	r2,r2,4719
    8c3c:	e0bfea15 	stw	r2,-88(fp)
    8c40:	008ffe74 	movhi	r2,16377
    8c44:	10887284 	addi	r2,r2,8650
    8c48:	e0bfeb15 	stw	r2,-84(fp)

		}
		
		tilt_u[1] = pan_u[1];
    8c4c:	e0bfea17 	ldw	r2,-88(fp)
    8c50:	e0ffeb17 	ldw	r3,-84(fp)
    8c54:	e0bff615 	stw	r2,-40(fp)
    8c58:	e0fff715 	stw	r3,-36(fp)

		
		/* Call the 20-sim submodel to calculate the output */
		pan_u[2] = Stepcount0ToSI(stepCount0);
    8c5c:	e0bfe00b 	ldhu	r2,-128(fp)
    8c60:	10bfffcc 	andi	r2,r2,65535
    8c64:	10a0001c 	xori	r2,r2,32768
    8c68:	10a00004 	addi	r2,r2,-32768
    8c6c:	1009883a 	mov	r4,r2
    8c70:	00086e80 	call	86e8 <Stepcount0ToSI>
    8c74:	1009883a 	mov	r4,r2
    8c78:	180b883a 	mov	r5,r3
    8c7c:	e13fec15 	stw	r4,-80(fp)
    8c80:	e17fed15 	stw	r5,-76(fp)
		tilt_u[2] = Stepcount1ToSI(stepCount1);
    8c84:	e0bfe08b 	ldhu	r2,-126(fp)
    8c88:	10bfffcc 	andi	r2,r2,65535
    8c8c:	10a0001c 	xori	r2,r2,32768
    8c90:	10a00004 	addi	r2,r2,-32768
    8c94:	1009883a 	mov	r4,r2
    8c98:	00085e80 	call	85e8 <Stepcount1ToSI>
    8c9c:	1009883a 	mov	r4,r2
    8ca0:	180b883a 	mov	r5,r3
    8ca4:	e13ff815 	stw	r4,-32(fp)
    8ca8:	e17ff915 	stw	r5,-28(fp)

		pan_CalculateSubmodel (&pan_u, &pan_y, pan_time);
    8cac:	01000074 	movhi	r4,1
    8cb0:	21393f04 	addi	r4,r4,-6916
    8cb4:	20800017 	ldw	r2,0(r4)
    8cb8:	20c00117 	ldw	r3,4(r4)
    8cbc:	e13fe804 	addi	r4,fp,-96
    8cc0:	e17ff004 	addi	r5,fp,-64
    8cc4:	100d883a 	mov	r6,r2
    8cc8:	180f883a 	mov	r7,r3
    8ccc:	00099380 	call	9938 <pan_CalculateSubmodel>
		tilt_CalculateSubmodel(&tilt_u, &tilt_y,pan_time);
    8cd0:	01000074 	movhi	r4,1
    8cd4:	21393f04 	addi	r4,r4,-6916
    8cd8:	20800017 	ldw	r2,0(r4)
    8cdc:	20c00117 	ldw	r3,4(r4)
    8ce0:	e13ff404 	addi	r4,fp,-48
    8ce4:	e17ffc04 	addi	r5,fp,-16
    8ce8:	100d883a 	mov	r6,r2
    8cec:	180f883a 	mov	r7,r3
    8cf0:	000a4fc0 	call	a4fc <tilt_CalculateSubmodel>
		PWM0 = pan_y[0]*maxPWMPan;
    8cf4:	e0bff017 	ldw	r2,-64(fp)
    8cf8:	e0fff117 	ldw	r3,-60(fp)
    8cfc:	1009883a 	mov	r4,r2
    8d00:	180b883a 	mov	r5,r3
    8d04:	000d883a 	mov	r6,zero
    8d08:	01d014b4 	movhi	r7,16466
    8d0c:	39e00004 	addi	r7,r7,-32768
    8d10:	000a9c40 	call	a9c4 <__muldf3>
    8d14:	1009883a 	mov	r4,r2
    8d18:	180b883a 	mov	r5,r3
    8d1c:	2005883a 	mov	r2,r4
    8d20:	2807883a 	mov	r3,r5
    8d24:	1009883a 	mov	r4,r2
    8d28:	180b883a 	mov	r5,r3
    8d2c:	000b0540 	call	b054 <__fixdfsi>
    8d30:	e0bfe305 	stb	r2,-116(fp)
		PWM1 = tilt_y[0]*maxPWMTilt;
    8d34:	e0bffc17 	ldw	r2,-16(fp)
    8d38:	e0fffd17 	ldw	r3,-12(fp)
    8d3c:	1009883a 	mov	r4,r2
    8d40:	180b883a 	mov	r5,r3
    8d44:	000d883a 	mov	r6,zero
    8d48:	01d00fb4 	movhi	r7,16446
    8d4c:	000a9c40 	call	a9c4 <__muldf3>
    8d50:	1009883a 	mov	r4,r2
    8d54:	180b883a 	mov	r5,r3
    8d58:	2005883a 	mov	r2,r4
    8d5c:	2807883a 	mov	r3,r5
    8d60:	1009883a 	mov	r4,r2
    8d64:	180b883a 	mov	r5,r3
    8d68:	000b0540 	call	b054 <__fixdfsi>
    8d6c:	e0bfe345 	stb	r2,-115(fp)
		int16_t temp16 = 0;
    8d70:	e03fe78d 	sth	zero,-98(fp)
		avalondSend = PWM0 << 24 | PWM1 <<16 | temp16;
    8d74:	e0bfe307 	ldb	r2,-116(fp)
    8d78:	1006963a 	slli	r3,r2,24
    8d7c:	e0bfe347 	ldb	r2,-115(fp)
    8d80:	1004943a 	slli	r2,r2,16
    8d84:	1886b03a 	or	r3,r3,r2
    8d88:	e0bfe78f 	ldh	r2,-98(fp)
    8d8c:	1884b03a 	or	r2,r3,r2
    8d90:	e0bfe415 	stw	r2,-112(fp)
		//printf("%x\n",avalondSend);
		IOWR(ESL_NIOS_II_IP_0_BASE, 0x00,avalondSend);
    8d94:	e0ffe417 	ldw	r3,-112(fp)
    8d98:	00800074 	movhi	r2,1
    8d9c:	10840004 	addi	r2,r2,4096
    8da0:	10c00035 	stwio	r3,0(r2)
		

		
		stepCount0Old = stepCount0;
    8da4:	e0bfe00b 	ldhu	r2,-128(fp)
    8da8:	e0bfe10d 	sth	r2,-124(fp)
		stepCount1Old = stepCount1;
    8dac:	e0bfe08b 	ldhu	r2,-126(fp)
    8db0:	e0bfe18d 	sth	r2,-122(fp)
		pan_time+=0.0013;
    8db4:	01000074 	movhi	r4,1
    8db8:	21393f04 	addi	r4,r4,-6916
    8dbc:	20800017 	ldw	r2,0(r4)
    8dc0:	20c00117 	ldw	r3,4(r4)
    8dc4:	1009883a 	mov	r4,r2
    8dc8:	180b883a 	mov	r5,r3
    8dcc:	0197c1f4 	movhi	r6,24327
    8dd0:	31bda504 	addi	r6,r6,-2412
    8dd4:	01cfd574 	movhi	r7,16213
    8dd8:	39d32604 	addi	r7,r7,19608
    8ddc:	000a9100 	call	a910 <__adddf3>
    8de0:	1009883a 	mov	r4,r2
    8de4:	180b883a 	mov	r5,r3
    8de8:	2005883a 	mov	r2,r4
    8dec:	2807883a 	mov	r3,r5
    8df0:	01000074 	movhi	r4,1
    8df4:	21393f04 	addi	r4,r4,-6916
    8df8:	20800015 	stw	r2,0(r4)
    8dfc:	20c00115 	stw	r3,4(r4)
	uint16_t stepCount0Old = 0;
	uint16_t stepCount1Old = 0;
	int8_t PWM0 = 0;
	int8_t PWM1 = 0;
	uint32_t avalondSend = 0;
	while( (pan_stop_simulation == 0) ) {
    8e00:	00800074 	movhi	r2,1
    8e04:	10b94204 	addi	r2,r2,-6904
    8e08:	10800003 	ldbu	r2,0(r2)
    8e0c:	10803fcc 	andi	r2,r2,255
    8e10:	1080201c 	xori	r2,r2,128
    8e14:	10bfe004 	addi	r2,r2,-128
    8e18:	103eb226 	beq	r2,zero,88e4 <main+0xfc>
		stepCount1Old = stepCount1;
		pan_time+=0.0013;
	} 

	/* Perform the final 20-sim calculations */
	pan_TerminateSubmodel (&pan_u, &pan_y, pan_time);
    8e1c:	01000074 	movhi	r4,1
    8e20:	21393f04 	addi	r4,r4,-6916
    8e24:	20800017 	ldw	r2,0(r4)
    8e28:	20c00117 	ldw	r3,4(r4)
    8e2c:	e13fe804 	addi	r4,fp,-96
    8e30:	e17ff004 	addi	r5,fp,-64
    8e34:	100d883a 	mov	r6,r2
    8e38:	180f883a 	mov	r7,r3
    8e3c:	000999c0 	call	999c <pan_TerminateSubmodel>
	tilt_TerminateSubmodel(&tilt_u,&tilt_y,pan_time);
    8e40:	01000074 	movhi	r4,1
    8e44:	21393f04 	addi	r4,r4,-6916
    8e48:	20800017 	ldw	r2,0(r4)
    8e4c:	20c00117 	ldw	r3,4(r4)
    8e50:	e13ff404 	addi	r4,fp,-48
    8e54:	e17ffc04 	addi	r5,fp,-16
    8e58:	100d883a 	mov	r6,r2
    8e5c:	180f883a 	mov	r7,r3
    8e60:	000a5600 	call	a560 <tilt_TerminateSubmodel>

return 0;
    8e64:	0005883a 	mov	r2,zero

}
    8e68:	e037883a 	mov	sp,fp
    8e6c:	dfc00317 	ldw	ra,12(sp)
    8e70:	df000217 	ldw	fp,8(sp)
    8e74:	dc400117 	ldw	r17,4(sp)
    8e78:	dc000017 	ldw	r16,0(sp)
    8e7c:	dec00404 	addi	sp,sp,16
    8e80:	f800283a 	ret

00008e84 <pan_DiscreteInitialize>:
 * Discrete integration method
 *********************************************************************/

/* the initialization of the Discrete integration method */
void pan_DiscreteInitialize (void)
{
    8e84:	deffff04 	addi	sp,sp,-4
    8e88:	df000015 	stw	fp,0(sp)
    8e8c:	d839883a 	mov	fp,sp
	/* nothing to be done */
	pan_major = 1;
    8e90:	00800074 	movhi	r2,1
    8e94:	10b85444 	addi	r2,r2,-7855
    8e98:	00c00044 	movi	r3,1
    8e9c:	10c00005 	stb	r3,0(r2)
}
    8ea0:	e037883a 	mov	sp,fp
    8ea4:	df000017 	ldw	fp,0(sp)
    8ea8:	dec00104 	addi	sp,sp,4
    8eac:	f800283a 	ret

00008eb0 <pan_DiscreteStep>:

/* the Discrete integration method itself */
void pan_DiscreteStep (void)
{
    8eb0:	defffd04 	addi	sp,sp,-12
    8eb4:	dfc00215 	stw	ra,8(sp)
    8eb8:	df000115 	stw	fp,4(sp)
    8ebc:	df000104 	addi	fp,sp,4
	int index;
	/* for each of the supplied states */
	for (index = 0; index < pan_STATE_SIZE; index++)
    8ec0:	e03fff15 	stw	zero,-4(fp)
    8ec4:	00001106 	br	8f0c <pan_DiscreteStep+0x5c>
	{
		/* just a move of the new state */
		pan_s [index] = pan_R [index];
    8ec8:	00c00074 	movhi	r3,1
    8ecc:	18fb7e04 	addi	r3,r3,-4616
    8ed0:	e0bfff17 	ldw	r2,-4(fp)
    8ed4:	100490fa 	slli	r2,r2,3
    8ed8:	1889883a 	add	r4,r3,r2
    8edc:	20800017 	ldw	r2,0(r4)
    8ee0:	20c00117 	ldw	r3,4(r4)
    8ee4:	01400074 	movhi	r5,1
    8ee8:	297b6404 	addi	r5,r5,-4720
    8eec:	e13fff17 	ldw	r4,-4(fp)
    8ef0:	200890fa 	slli	r4,r4,3
    8ef4:	2909883a 	add	r4,r5,r4
    8ef8:	20800015 	stw	r2,0(r4)
    8efc:	20c00115 	stw	r3,4(r4)
/* the Discrete integration method itself */
void pan_DiscreteStep (void)
{
	int index;
	/* for each of the supplied states */
	for (index = 0; index < pan_STATE_SIZE; index++)
    8f00:	e0bfff17 	ldw	r2,-4(fp)
    8f04:	10800044 	addi	r2,r2,1
    8f08:	e0bfff15 	stw	r2,-4(fp)
    8f0c:	e0bfff17 	ldw	r2,-4(fp)
    8f10:	108000d0 	cmplti	r2,r2,3
    8f14:	103fec1e 	bne	r2,zero,8ec8 <pan_DiscreteStep+0x18>
	{
		/* just a move of the new state */
		pan_s [index] = pan_R [index];
	}
	/* increment the simulation time */
	pan_time += pan_step_size;
    8f18:	00800074 	movhi	r2,1
    8f1c:	10b93f04 	addi	r2,r2,-6916
    8f20:	11400017 	ldw	r5,0(r2)
    8f24:	11800117 	ldw	r6,4(r2)
    8f28:	01000074 	movhi	r4,1
    8f2c:	21385204 	addi	r4,r4,-7864
    8f30:	20800017 	ldw	r2,0(r4)
    8f34:	20c00117 	ldw	r3,4(r4)
    8f38:	2809883a 	mov	r4,r5
    8f3c:	300b883a 	mov	r5,r6
    8f40:	100d883a 	mov	r6,r2
    8f44:	180f883a 	mov	r7,r3
    8f48:	000a9100 	call	a910 <__adddf3>
    8f4c:	1009883a 	mov	r4,r2
    8f50:	180b883a 	mov	r5,r3
    8f54:	2005883a 	mov	r2,r4
    8f58:	2807883a 	mov	r3,r5
    8f5c:	01000074 	movhi	r4,1
    8f60:	21393f04 	addi	r4,r4,-6916
    8f64:	20800015 	stw	r2,0(r4)
    8f68:	20c00115 	stw	r3,4(r4)

	pan_major = 1;
    8f6c:	00800074 	movhi	r2,1
    8f70:	10b85444 	addi	r2,r2,-7855
    8f74:	00c00044 	movi	r3,1
    8f78:	10c00005 	stb	r3,0(r2)

	/* evaluate the dynamic part to calculate the new rates */
	pan_CalculateDynamic ();
    8f7c:	00091a80 	call	91a8 <pan_CalculateDynamic>
}
    8f80:	e037883a 	mov	sp,fp
    8f84:	dfc00117 	ldw	ra,4(sp)
    8f88:	df000017 	ldw	fp,0(sp)
    8f8c:	dec00204 	addi	sp,sp,8
    8f90:	f800283a 	ret

00008f94 <pan_ModelInitialize_parameters>:

#if (7 > 8192) && defined _MSC_VER
#pragma optimize("", off)
#endif
void pan_ModelInitialize_parameters(void)
{
    8f94:	deffff04 	addi	sp,sp,-4
    8f98:	df000015 	stw	fp,0(sp)
    8f9c:	d839883a 	mov	fp,sp
	/* set the parameters */
	pan_P[0] = 0.0;		/* corrGain\K */
    8fa0:	00800074 	movhi	r2,1
    8fa4:	10bb5604 	addi	r2,r2,-4776
    8fa8:	10000015 	stw	zero,0(r2)
    8fac:	10000115 	stw	zero,4(r2)
	pan_P[1] = 2.6;		/* PID1\kp */
    8fb0:	00800074 	movhi	r2,1
    8fb4:	10bb5604 	addi	r2,r2,-4776
    8fb8:	00f33374 	movhi	r3,52429
    8fbc:	18f33344 	addi	r3,r3,-13107
    8fc0:	10c00215 	stw	r3,8(r2)
    8fc4:	00d00174 	movhi	r3,16389
    8fc8:	18f33304 	addi	r3,r3,-13108
    8fcc:	10c00315 	stw	r3,12(r2)
	pan_P[2] = 0.05;		/* PID1\tauD */
    8fd0:	00800074 	movhi	r2,1
    8fd4:	10bb5604 	addi	r2,r2,-4776
    8fd8:	00e666b4 	movhi	r3,39322
    8fdc:	18e66684 	addi	r3,r3,-26214
    8fe0:	10c00415 	stw	r3,16(r2)
    8fe4:	00cfeab4 	movhi	r3,16298
    8fe8:	18e66644 	addi	r3,r3,-26215
    8fec:	10c00515 	stw	r3,20(r2)
	pan_P[3] = 0.17;		/* PID1\beta */
    8ff0:	00800074 	movhi	r2,1
    8ff4:	10bb5604 	addi	r2,r2,-4776
    8ff8:	00d70a74 	movhi	r3,23593
    8ffc:	18fd70c4 	addi	r3,r3,-2621
    9000:	10c00615 	stw	r3,24(r2)
    9004:	00cff1b4 	movhi	r3,16326
    9008:	18f0a3c4 	addi	r3,r3,-15729
    900c:	10c00715 	stw	r3,28(r2)
	pan_P[4] = 9.0;		/* PID1\tauI */
    9010:	00800074 	movhi	r2,1
    9014:	10bb5604 	addi	r2,r2,-4776
    9018:	10000815 	stw	zero,32(r2)
    901c:	00d008b4 	movhi	r3,16418
    9020:	10c00915 	stw	r3,36(r2)
	pan_P[5] = -0.99;		/* SignalLimiter2\minimum */
    9024:	00800074 	movhi	r2,1
    9028:	10bb5604 	addi	r2,r2,-4776
    902c:	00deb874 	movhi	r3,31457
    9030:	18d1eb84 	addi	r3,r3,18350
    9034:	10c00a15 	stw	r3,40(r2)
    9038:	00effc34 	movhi	r3,49136
    903c:	18eb8504 	addi	r3,r3,-20972
    9040:	10c00b15 	stw	r3,44(r2)
	pan_P[6] = 0.99;		/* SignalLimiter2\maximum */
    9044:	00800074 	movhi	r2,1
    9048:	10bb5604 	addi	r2,r2,-4776
    904c:	00deb874 	movhi	r3,31457
    9050:	18d1eb84 	addi	r3,r3,18350
    9054:	10c00c15 	stw	r3,48(r2)
    9058:	00cffc34 	movhi	r3,16368
    905c:	18eb8504 	addi	r3,r3,-20972
    9060:	10c00d15 	stw	r3,52(r2)

}
    9064:	e037883a 	mov	sp,fp
    9068:	df000017 	ldw	fp,0(sp)
    906c:	dec00104 	addi	sp,sp,4
    9070:	f800283a 	ret

00009074 <pan_ModelInitialize_initialvalues>:
#if (7 > 8192) && defined _MSC_VER
#pragma optimize("", on)
#endif

void pan_ModelInitialize_initialvalues(void)
{
    9074:	deffff04 	addi	sp,sp,-4
    9078:	df000015 	stw	fp,0(sp)
    907c:	d839883a 	mov	fp,sp
	/* set the initial values */
	pan_I[0] = 0.0;		/* PID1\uD_previous_initial */
    9080:	00800074 	movhi	r2,1
    9084:	10bb5004 	addi	r2,r2,-4800
    9088:	10000015 	stw	zero,0(r2)
    908c:	10000115 	stw	zero,4(r2)
	pan_I[1] = 0.0;		/* PID1\error_previous_initial */
    9090:	00800074 	movhi	r2,1
    9094:	10bb5004 	addi	r2,r2,-4800
    9098:	10000215 	stw	zero,8(r2)
    909c:	10000315 	stw	zero,12(r2)
	pan_I[2] = 0.0;		/* PID1\uI_previous_initial */
    90a0:	00800074 	movhi	r2,1
    90a4:	10bb5004 	addi	r2,r2,-4800
    90a8:	10000415 	stw	zero,16(r2)
    90ac:	10000515 	stw	zero,20(r2)

}
    90b0:	e037883a 	mov	sp,fp
    90b4:	df000017 	ldw	fp,0(sp)
    90b8:	dec00104 	addi	sp,sp,4
    90bc:	f800283a 	ret

000090c0 <pan_ModelInitialize_states>:

void pan_ModelInitialize_states(void)
{
    90c0:	deffff04 	addi	sp,sp,-4
    90c4:	df000015 	stw	fp,0(sp)
    90c8:	d839883a 	mov	fp,sp
	/* set the states */
	pan_s[0] = pan_I[0];		/* PID1\uD_previous */
    90cc:	01000074 	movhi	r4,1
    90d0:	213b5004 	addi	r4,r4,-4800
    90d4:	20800017 	ldw	r2,0(r4)
    90d8:	20c00117 	ldw	r3,4(r4)
    90dc:	01000074 	movhi	r4,1
    90e0:	213b6404 	addi	r4,r4,-4720
    90e4:	20800015 	stw	r2,0(r4)
    90e8:	20c00115 	stw	r3,4(r4)
	pan_s[1] = pan_I[1];		/* PID1\error_previous */
    90ec:	01000074 	movhi	r4,1
    90f0:	213b5004 	addi	r4,r4,-4800
    90f4:	20800217 	ldw	r2,8(r4)
    90f8:	20c00317 	ldw	r3,12(r4)
    90fc:	01000074 	movhi	r4,1
    9100:	213b6404 	addi	r4,r4,-4720
    9104:	20800215 	stw	r2,8(r4)
    9108:	20c00315 	stw	r3,12(r4)
	pan_s[2] = pan_I[2];		/* PID1\uI_previous */
    910c:	01000074 	movhi	r4,1
    9110:	213b5004 	addi	r4,r4,-4800
    9114:	20800417 	ldw	r2,16(r4)
    9118:	20c00517 	ldw	r3,20(r4)
    911c:	01000074 	movhi	r4,1
    9120:	213b6404 	addi	r4,r4,-4720
    9124:	20800415 	stw	r2,16(r4)
    9128:	20c00515 	stw	r3,20(r4)

}
    912c:	e037883a 	mov	sp,fp
    9130:	df000017 	ldw	fp,0(sp)
    9134:	dec00104 	addi	sp,sp,4
    9138:	f800283a 	ret

0000913c <pan_ModelInitialize_variables>:

void pan_ModelInitialize_variables(void)
{
    913c:	defffe04 	addi	sp,sp,-8
    9140:	dfc00115 	stw	ra,4(sp)
    9144:	df000015 	stw	fp,0(sp)
    9148:	d839883a 	mov	fp,sp
	/* initialize the variable memory to zero */
	memset(pan_V, 0, pan_variables_size * sizeof(double));
    914c:	01000074 	movhi	r4,1
    9150:	213b6a04 	addi	r4,r4,-4696
    9154:	000b883a 	mov	r5,zero
    9158:	01801404 	movi	r6,80
    915c:	000b8bc0 	call	b8bc <memset>
}
    9160:	e037883a 	mov	sp,fp
    9164:	dfc00117 	ldw	ra,4(sp)
    9168:	df000017 	ldw	fp,0(sp)
    916c:	dec00204 	addi	sp,sp,8
    9170:	f800283a 	ret

00009174 <pan_ModelInitialize>:

/* this method is called before calculation is possible */
void pan_ModelInitialize (void)
{
    9174:	defffe04 	addi	sp,sp,-8
    9178:	dfc00115 	stw	ra,4(sp)
    917c:	df000015 	stw	fp,0(sp)
    9180:	d839883a 	mov	fp,sp
	pan_ModelInitialize_parameters();
    9184:	0008f940 	call	8f94 <pan_ModelInitialize_parameters>
	pan_ModelInitialize_variables();
    9188:	000913c0 	call	913c <pan_ModelInitialize_variables>
	pan_ModelInitialize_initialvalues();
    918c:	00090740 	call	9074 <pan_ModelInitialize_initialvalues>
	pan_ModelInitialize_states();
    9190:	00090c00 	call	90c0 <pan_ModelInitialize_states>
}
    9194:	e037883a 	mov	sp,fp
    9198:	dfc00117 	ldw	ra,4(sp)
    919c:	df000017 	ldw	fp,0(sp)
    91a0:	dec00204 	addi	sp,sp,8
    91a4:	f800283a 	ret

000091a8 <pan_CalculateDynamic>:
/* This function calculates the dynamic equations of the model.
 * These equations are called from the integration method
 * to calculate the new model rates (that are then integrated).
 */
void pan_CalculateDynamic (void)
{
    91a8:	defff804 	addi	sp,sp,-32
    91ac:	dfc00715 	stw	ra,28(sp)
    91b0:	df000615 	stw	fp,24(sp)
    91b4:	dd400515 	stw	r21,20(sp)
    91b8:	dd000415 	stw	r20,16(sp)
    91bc:	dcc00315 	stw	r19,12(sp)
    91c0:	dc800215 	stw	r18,8(sp)
    91c4:	dc400115 	stw	r17,4(sp)
    91c8:	dc000015 	stw	r16,0(sp)
    91cc:	d839883a 	mov	fp,sp
	/* PID1\factor = 1 / (sampletime + PID1\tauD * PID1\beta); */
	pan_V[2] = 1.0 / (pan_step_size + pan_P[2] * pan_P[3]);
    91d0:	00800074 	movhi	r2,1
    91d4:	10bb5604 	addi	r2,r2,-4776
    91d8:	11400417 	ldw	r5,16(r2)
    91dc:	11800517 	ldw	r6,20(r2)
    91e0:	01000074 	movhi	r4,1
    91e4:	213b5604 	addi	r4,r4,-4776
    91e8:	20800617 	ldw	r2,24(r4)
    91ec:	20c00717 	ldw	r3,28(r4)
    91f0:	2809883a 	mov	r4,r5
    91f4:	300b883a 	mov	r5,r6
    91f8:	100d883a 	mov	r6,r2
    91fc:	180f883a 	mov	r7,r3
    9200:	000a9c40 	call	a9c4 <__muldf3>
    9204:	100f883a 	mov	r7,r2
    9208:	1811883a 	mov	r8,r3
    920c:	380b883a 	mov	r5,r7
    9210:	400d883a 	mov	r6,r8
    9214:	d0a00317 	ldw	r2,-32756(gp)
    9218:	01000074 	movhi	r4,1
    921c:	21385304 	addi	r4,r4,-7860
    9220:	20c00017 	ldw	r3,0(r4)
    9224:	2809883a 	mov	r4,r5
    9228:	300b883a 	mov	r5,r6
    922c:	100d883a 	mov	r6,r2
    9230:	180f883a 	mov	r7,r3
    9234:	000a9100 	call	a910 <__adddf3>
    9238:	1009883a 	mov	r4,r2
    923c:	180b883a 	mov	r5,r3
    9240:	2005883a 	mov	r2,r4
    9244:	2807883a 	mov	r3,r5
    9248:	0009883a 	mov	r4,zero
    924c:	014ffc34 	movhi	r5,16368
    9250:	100d883a 	mov	r6,r2
    9254:	180f883a 	mov	r7,r3
    9258:	000aca80 	call	aca8 <__divdf3>
    925c:	1009883a 	mov	r4,r2
    9260:	180b883a 	mov	r5,r3
    9264:	2005883a 	mov	r2,r4
    9268:	2807883a 	mov	r3,r5
    926c:	01000074 	movhi	r4,1
    9270:	213b6a04 	addi	r4,r4,-4696
    9274:	20800415 	stw	r2,16(r4)
    9278:	20c00515 	stw	r3,20(r4)

	/* PlusMinus1\plus1 = in; */
	pan_V[3] = pan_V[7];
    927c:	01000074 	movhi	r4,1
    9280:	213b6a04 	addi	r4,r4,-4696
    9284:	20800e17 	ldw	r2,56(r4)
    9288:	20c00f17 	ldw	r3,60(r4)
    928c:	01000074 	movhi	r4,1
    9290:	213b6a04 	addi	r4,r4,-4696
    9294:	20800615 	stw	r2,24(r4)
    9298:	20c00715 	stw	r3,28(r4)

	/* Splitter1\input = position; */
	pan_V[5] = pan_V[8];
    929c:	01000074 	movhi	r4,1
    92a0:	213b6a04 	addi	r4,r4,-4696
    92a4:	20801017 	ldw	r2,64(r4)
    92a8:	20c01117 	ldw	r3,68(r4)
    92ac:	01000074 	movhi	r4,1
    92b0:	213b6a04 	addi	r4,r4,-4696
    92b4:	20800a15 	stw	r2,40(r4)
    92b8:	20c00b15 	stw	r3,44(r4)

	/* corrGain\corr = corrGain\K * Splitter1\input; */
	pan_V[0] = pan_P[0] * pan_V[5];
    92bc:	00800074 	movhi	r2,1
    92c0:	10bb5604 	addi	r2,r2,-4776
    92c4:	11400017 	ldw	r5,0(r2)
    92c8:	11800117 	ldw	r6,4(r2)
    92cc:	01000074 	movhi	r4,1
    92d0:	213b6a04 	addi	r4,r4,-4696
    92d4:	20800a17 	ldw	r2,40(r4)
    92d8:	20c00b17 	ldw	r3,44(r4)
    92dc:	2809883a 	mov	r4,r5
    92e0:	300b883a 	mov	r5,r6
    92e4:	100d883a 	mov	r6,r2
    92e8:	180f883a 	mov	r7,r3
    92ec:	000a9c40 	call	a9c4 <__muldf3>
    92f0:	1009883a 	mov	r4,r2
    92f4:	180b883a 	mov	r5,r3
    92f8:	2005883a 	mov	r2,r4
    92fc:	2807883a 	mov	r3,r5
    9300:	01000074 	movhi	r4,1
    9304:	213b6a04 	addi	r4,r4,-4696
    9308:	20800015 	stw	r2,0(r4)
    930c:	20c00115 	stw	r3,4(r4)

	/* PID1\error = PlusMinus1\plus1 - Splitter1\input; */
	pan_R[1] = pan_V[3] - pan_V[5];
    9310:	00800074 	movhi	r2,1
    9314:	10bb6a04 	addi	r2,r2,-4696
    9318:	11400617 	ldw	r5,24(r2)
    931c:	11800717 	ldw	r6,28(r2)
    9320:	01000074 	movhi	r4,1
    9324:	213b6a04 	addi	r4,r4,-4696
    9328:	20800a17 	ldw	r2,40(r4)
    932c:	20c00b17 	ldw	r3,44(r4)
    9330:	2809883a 	mov	r4,r5
    9334:	300b883a 	mov	r5,r6
    9338:	100d883a 	mov	r6,r2
    933c:	180f883a 	mov	r7,r3
    9340:	000a9640 	call	a964 <__subdf3>
    9344:	1009883a 	mov	r4,r2
    9348:	180b883a 	mov	r5,r3
    934c:	2005883a 	mov	r2,r4
    9350:	2807883a 	mov	r3,r5
    9354:	01000074 	movhi	r4,1
    9358:	213b7e04 	addi	r4,r4,-4616
    935c:	20800215 	stw	r2,8(r4)
    9360:	20c00315 	stw	r3,12(r4)

	/* PID1\uD = PID1\factor * (((PID1\tauD * PID1\uD_previous) * PID1\beta + (PID1\tauD * PID1\kp) * (PID1\error - PID1\error_previous)) + (sampletime * PID1\kp) * PID1\error); */
	pan_R[0] = pan_V[2] * (((pan_P[2] * pan_s[0]) * pan_P[3] + (pan_P[2] * pan_P[1]) * (pan_R[1] - pan_s[1])) + (pan_step_size * pan_P[1]) * pan_R[1]);
    9364:	00800074 	movhi	r2,1
    9368:	10bb6a04 	addi	r2,r2,-4696
    936c:	14000417 	ldw	r16,16(r2)
    9370:	14400517 	ldw	r17,20(r2)
    9374:	00800074 	movhi	r2,1
    9378:	10bb5604 	addi	r2,r2,-4776
    937c:	11400417 	ldw	r5,16(r2)
    9380:	11800517 	ldw	r6,20(r2)
    9384:	01000074 	movhi	r4,1
    9388:	213b6404 	addi	r4,r4,-4720
    938c:	20800017 	ldw	r2,0(r4)
    9390:	20c00117 	ldw	r3,4(r4)
    9394:	2809883a 	mov	r4,r5
    9398:	300b883a 	mov	r5,r6
    939c:	100d883a 	mov	r6,r2
    93a0:	180f883a 	mov	r7,r3
    93a4:	000a9c40 	call	a9c4 <__muldf3>
    93a8:	100f883a 	mov	r7,r2
    93ac:	1811883a 	mov	r8,r3
    93b0:	380b883a 	mov	r5,r7
    93b4:	400d883a 	mov	r6,r8
    93b8:	01000074 	movhi	r4,1
    93bc:	213b5604 	addi	r4,r4,-4776
    93c0:	20800617 	ldw	r2,24(r4)
    93c4:	20c00717 	ldw	r3,28(r4)
    93c8:	2809883a 	mov	r4,r5
    93cc:	300b883a 	mov	r5,r6
    93d0:	100d883a 	mov	r6,r2
    93d4:	180f883a 	mov	r7,r3
    93d8:	000a9c40 	call	a9c4 <__muldf3>
    93dc:	1009883a 	mov	r4,r2
    93e0:	180b883a 	mov	r5,r3
    93e4:	2025883a 	mov	r18,r4
    93e8:	2827883a 	mov	r19,r5
    93ec:	00800074 	movhi	r2,1
    93f0:	10bb5604 	addi	r2,r2,-4776
    93f4:	11400417 	ldw	r5,16(r2)
    93f8:	11800517 	ldw	r6,20(r2)
    93fc:	01000074 	movhi	r4,1
    9400:	213b5604 	addi	r4,r4,-4776
    9404:	20800217 	ldw	r2,8(r4)
    9408:	20c00317 	ldw	r3,12(r4)
    940c:	2809883a 	mov	r4,r5
    9410:	300b883a 	mov	r5,r6
    9414:	100d883a 	mov	r6,r2
    9418:	180f883a 	mov	r7,r3
    941c:	000a9c40 	call	a9c4 <__muldf3>
    9420:	1009883a 	mov	r4,r2
    9424:	180b883a 	mov	r5,r3
    9428:	2029883a 	mov	r20,r4
    942c:	282b883a 	mov	r21,r5
    9430:	00800074 	movhi	r2,1
    9434:	10bb7e04 	addi	r2,r2,-4616
    9438:	11400217 	ldw	r5,8(r2)
    943c:	11800317 	ldw	r6,12(r2)
    9440:	01000074 	movhi	r4,1
    9444:	213b6404 	addi	r4,r4,-4720
    9448:	20800217 	ldw	r2,8(r4)
    944c:	20c00317 	ldw	r3,12(r4)
    9450:	2809883a 	mov	r4,r5
    9454:	300b883a 	mov	r5,r6
    9458:	100d883a 	mov	r6,r2
    945c:	180f883a 	mov	r7,r3
    9460:	000a9640 	call	a964 <__subdf3>
    9464:	1009883a 	mov	r4,r2
    9468:	180b883a 	mov	r5,r3
    946c:	2005883a 	mov	r2,r4
    9470:	2807883a 	mov	r3,r5
    9474:	a009883a 	mov	r4,r20
    9478:	a80b883a 	mov	r5,r21
    947c:	100d883a 	mov	r6,r2
    9480:	180f883a 	mov	r7,r3
    9484:	000a9c40 	call	a9c4 <__muldf3>
    9488:	1009883a 	mov	r4,r2
    948c:	180b883a 	mov	r5,r3
    9490:	2005883a 	mov	r2,r4
    9494:	2807883a 	mov	r3,r5
    9498:	9009883a 	mov	r4,r18
    949c:	980b883a 	mov	r5,r19
    94a0:	100d883a 	mov	r6,r2
    94a4:	180f883a 	mov	r7,r3
    94a8:	000a9100 	call	a910 <__adddf3>
    94ac:	1009883a 	mov	r4,r2
    94b0:	180b883a 	mov	r5,r3
    94b4:	2025883a 	mov	r18,r4
    94b8:	2827883a 	mov	r19,r5
    94bc:	00800074 	movhi	r2,1
    94c0:	10bb5604 	addi	r2,r2,-4776
    94c4:	11400217 	ldw	r5,8(r2)
    94c8:	11800317 	ldw	r6,12(r2)
    94cc:	d0a00317 	ldw	r2,-32756(gp)
    94d0:	01000074 	movhi	r4,1
    94d4:	21385304 	addi	r4,r4,-7860
    94d8:	20c00017 	ldw	r3,0(r4)
    94dc:	2809883a 	mov	r4,r5
    94e0:	300b883a 	mov	r5,r6
    94e4:	100d883a 	mov	r6,r2
    94e8:	180f883a 	mov	r7,r3
    94ec:	000a9c40 	call	a9c4 <__muldf3>
    94f0:	100f883a 	mov	r7,r2
    94f4:	1811883a 	mov	r8,r3
    94f8:	380b883a 	mov	r5,r7
    94fc:	400d883a 	mov	r6,r8
    9500:	01000074 	movhi	r4,1
    9504:	213b7e04 	addi	r4,r4,-4616
    9508:	20800217 	ldw	r2,8(r4)
    950c:	20c00317 	ldw	r3,12(r4)
    9510:	2809883a 	mov	r4,r5
    9514:	300b883a 	mov	r5,r6
    9518:	100d883a 	mov	r6,r2
    951c:	180f883a 	mov	r7,r3
    9520:	000a9c40 	call	a9c4 <__muldf3>
    9524:	1009883a 	mov	r4,r2
    9528:	180b883a 	mov	r5,r3
    952c:	2005883a 	mov	r2,r4
    9530:	2807883a 	mov	r3,r5
    9534:	9009883a 	mov	r4,r18
    9538:	980b883a 	mov	r5,r19
    953c:	100d883a 	mov	r6,r2
    9540:	180f883a 	mov	r7,r3
    9544:	000a9100 	call	a910 <__adddf3>
    9548:	1009883a 	mov	r4,r2
    954c:	180b883a 	mov	r5,r3
    9550:	2005883a 	mov	r2,r4
    9554:	2807883a 	mov	r3,r5
    9558:	8009883a 	mov	r4,r16
    955c:	880b883a 	mov	r5,r17
    9560:	100d883a 	mov	r6,r2
    9564:	180f883a 	mov	r7,r3
    9568:	000a9c40 	call	a9c4 <__muldf3>
    956c:	1009883a 	mov	r4,r2
    9570:	180b883a 	mov	r5,r3
    9574:	2005883a 	mov	r2,r4
    9578:	2807883a 	mov	r3,r5
    957c:	01000074 	movhi	r4,1
    9580:	213b7e04 	addi	r4,r4,-4616
    9584:	20800015 	stw	r2,0(r4)
    9588:	20c00115 	stw	r3,4(r4)

	/* PID1\uI = PID1\uI_previous + (sampletime * PID1\uD) / PID1\tauI; */
	pan_R[2] = pan_s[2] + (pan_step_size * pan_R[0]) / pan_P[4];
    958c:	00800074 	movhi	r2,1
    9590:	10bb6404 	addi	r2,r2,-4720
    9594:	14000417 	ldw	r16,16(r2)
    9598:	14400517 	ldw	r17,20(r2)
    959c:	00800074 	movhi	r2,1
    95a0:	10bb7e04 	addi	r2,r2,-4616
    95a4:	11400017 	ldw	r5,0(r2)
    95a8:	11800117 	ldw	r6,4(r2)
    95ac:	d0a00317 	ldw	r2,-32756(gp)
    95b0:	01000074 	movhi	r4,1
    95b4:	21385304 	addi	r4,r4,-7860
    95b8:	20c00017 	ldw	r3,0(r4)
    95bc:	2809883a 	mov	r4,r5
    95c0:	300b883a 	mov	r5,r6
    95c4:	100d883a 	mov	r6,r2
    95c8:	180f883a 	mov	r7,r3
    95cc:	000a9c40 	call	a9c4 <__muldf3>
    95d0:	100f883a 	mov	r7,r2
    95d4:	1811883a 	mov	r8,r3
    95d8:	380b883a 	mov	r5,r7
    95dc:	400d883a 	mov	r6,r8
    95e0:	01000074 	movhi	r4,1
    95e4:	213b5604 	addi	r4,r4,-4776
    95e8:	20800817 	ldw	r2,32(r4)
    95ec:	20c00917 	ldw	r3,36(r4)
    95f0:	2809883a 	mov	r4,r5
    95f4:	300b883a 	mov	r5,r6
    95f8:	100d883a 	mov	r6,r2
    95fc:	180f883a 	mov	r7,r3
    9600:	000aca80 	call	aca8 <__divdf3>
    9604:	1009883a 	mov	r4,r2
    9608:	180b883a 	mov	r5,r3
    960c:	2005883a 	mov	r2,r4
    9610:	2807883a 	mov	r3,r5
    9614:	8009883a 	mov	r4,r16
    9618:	880b883a 	mov	r5,r17
    961c:	100d883a 	mov	r6,r2
    9620:	180f883a 	mov	r7,r3
    9624:	000a9100 	call	a910 <__adddf3>
    9628:	1009883a 	mov	r4,r2
    962c:	180b883a 	mov	r5,r3
    9630:	2005883a 	mov	r2,r4
    9634:	2807883a 	mov	r3,r5
    9638:	01000074 	movhi	r4,1
    963c:	213b7e04 	addi	r4,r4,-4616
    9640:	20800415 	stw	r2,16(r4)
    9644:	20c00515 	stw	r3,20(r4)

	/* PID1\output = PID1\uI + PID1\uD; */
	pan_V[1] = pan_R[2] + pan_R[0];
    9648:	00800074 	movhi	r2,1
    964c:	10bb7e04 	addi	r2,r2,-4616
    9650:	11400417 	ldw	r5,16(r2)
    9654:	11800517 	ldw	r6,20(r2)
    9658:	01000074 	movhi	r4,1
    965c:	213b7e04 	addi	r4,r4,-4616
    9660:	20800017 	ldw	r2,0(r4)
    9664:	20c00117 	ldw	r3,4(r4)
    9668:	2809883a 	mov	r4,r5
    966c:	300b883a 	mov	r5,r6
    9670:	100d883a 	mov	r6,r2
    9674:	180f883a 	mov	r7,r3
    9678:	000a9100 	call	a910 <__adddf3>
    967c:	1009883a 	mov	r4,r2
    9680:	180b883a 	mov	r5,r3
    9684:	2005883a 	mov	r2,r4
    9688:	2807883a 	mov	r3,r5
    968c:	01000074 	movhi	r4,1
    9690:	213b6a04 	addi	r4,r4,-4696
    9694:	20800215 	stw	r2,8(r4)
    9698:	20c00315 	stw	r3,12(r4)

	/* SignalLimiter2\output = (if PID1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PID1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PID1\output end) end); */
	pan_V[4] = ((pan_V[1] < pan_P[5]) ? 
    969c:	00800074 	movhi	r2,1
    96a0:	10bb6a04 	addi	r2,r2,-4696
    96a4:	11400217 	ldw	r5,8(r2)
    96a8:	11800317 	ldw	r6,12(r2)
    96ac:	01000074 	movhi	r4,1
    96b0:	213b5604 	addi	r4,r4,-4776
    96b4:	20800a17 	ldw	r2,40(r4)
    96b8:	20c00b17 	ldw	r3,44(r4)
		/* SignalLimiter2\minimum */
		pan_P[5]
	:
    96bc:	2809883a 	mov	r4,r5
    96c0:	300b883a 	mov	r5,r6
    96c4:	100d883a 	mov	r6,r2
    96c8:	180f883a 	mov	r7,r3
    96cc:	000af240 	call	af24 <__ltdf2>
    96d0:	1000050e 	bge	r2,zero,96e8 <pan_CalculateDynamic+0x540>
    96d4:	01000074 	movhi	r4,1
    96d8:	213b5604 	addi	r4,r4,-4776
    96dc:	20800a17 	ldw	r2,40(r4)
    96e0:	20c00b17 	ldw	r3,44(r4)
    96e4:	00001906 	br	974c <pan_CalculateDynamic+0x5a4>
		/* (if PID1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PID1\output end) */
		((pan_V[1] > pan_P[6]) ? 
    96e8:	00800074 	movhi	r2,1
    96ec:	10bb6a04 	addi	r2,r2,-4696
    96f0:	11400217 	ldw	r5,8(r2)
    96f4:	11800317 	ldw	r6,12(r2)
    96f8:	01000074 	movhi	r4,1
    96fc:	213b5604 	addi	r4,r4,-4776
    9700:	20800c17 	ldw	r2,48(r4)
    9704:	20c00d17 	ldw	r3,52(r4)
			/* SignalLimiter2\maximum */
			pan_P[6]
		:
    9708:	2809883a 	mov	r4,r5
    970c:	300b883a 	mov	r5,r6
    9710:	100d883a 	mov	r6,r2
    9714:	180f883a 	mov	r7,r3
    9718:	000ae5c0 	call	ae5c <__gtdf2>
    971c:	0080050e 	bge	zero,r2,9734 <pan_CalculateDynamic+0x58c>
    9720:	00800074 	movhi	r2,1
    9724:	10bb5604 	addi	r2,r2,-4776
    9728:	11000c17 	ldw	r4,48(r2)
    972c:	11400d17 	ldw	r5,52(r2)
    9730:	00000406 	br	9744 <pan_CalculateDynamic+0x59c>
    9734:	00800074 	movhi	r2,1
    9738:	10bb6a04 	addi	r2,r2,-4696
    973c:	11000217 	ldw	r4,8(r2)
    9740:	11400317 	ldw	r5,12(r2)

	/* SignalLimiter2\output = (if PID1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PID1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PID1\output end) end); */
	pan_V[4] = ((pan_V[1] < pan_P[5]) ? 
		/* SignalLimiter2\minimum */
		pan_P[5]
	:
    9744:	2005883a 	mov	r2,r4
    9748:	2807883a 	mov	r3,r5

	/* PID1\output = PID1\uI + PID1\uD; */
	pan_V[1] = pan_R[2] + pan_R[0];

	/* SignalLimiter2\output = (if PID1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PID1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PID1\output end) end); */
	pan_V[4] = ((pan_V[1] < pan_P[5]) ? 
    974c:	01000074 	movhi	r4,1
    9750:	213b6a04 	addi	r4,r4,-4696
    9754:	20800815 	stw	r2,32(r4)
    9758:	20c00915 	stw	r3,36(r4)
		)
	);


	/* increment the step counter */
	pan_steps++;
    975c:	d0a0f217 	ldw	r2,-31800(gp)
    9760:	10800044 	addi	r2,r2,1
    9764:	d0a0f215 	stw	r2,-31800(gp)
}
    9768:	e037883a 	mov	sp,fp
    976c:	dfc00717 	ldw	ra,28(sp)
    9770:	df000617 	ldw	fp,24(sp)
    9774:	dd400517 	ldw	r21,20(sp)
    9778:	dd000417 	ldw	r20,16(sp)
    977c:	dcc00317 	ldw	r19,12(sp)
    9780:	dc800217 	ldw	r18,8(sp)
    9784:	dc400117 	ldw	r17,4(sp)
    9788:	dc000017 	ldw	r16,0(sp)
    978c:	dec00804 	addi	sp,sp,32
    9790:	f800283a 	ret

00009794 <pan_CalculateOutput>:
 * and are kept separate to make the dynamic set of equations smaller.
 * These dynamic equations are called often more than one time for each
 * integration step that is taken. This makes model computation much faster.
 */
void pan_CalculateOutput (void)
{
    9794:	deffff04 	addi	sp,sp,-4
    9798:	df000015 	stw	fp,0(sp)
    979c:	d839883a 	mov	fp,sp
	/* corr = corrGain\corr; */
	pan_V[6] = pan_V[0];
    97a0:	01000074 	movhi	r4,1
    97a4:	213b6a04 	addi	r4,r4,-4696
    97a8:	20800017 	ldw	r2,0(r4)
    97ac:	20c00117 	ldw	r3,4(r4)
    97b0:	01000074 	movhi	r4,1
    97b4:	213b6a04 	addi	r4,r4,-4696
    97b8:	20800c15 	stw	r2,48(r4)
    97bc:	20c00d15 	stw	r3,52(r4)

	/* out = SignalLimiter2\output; */
	pan_V[9] = pan_V[4];
    97c0:	01000074 	movhi	r4,1
    97c4:	213b6a04 	addi	r4,r4,-4696
    97c8:	20800817 	ldw	r2,32(r4)
    97cc:	20c00917 	ldw	r3,36(r4)
    97d0:	01000074 	movhi	r4,1
    97d4:	213b6a04 	addi	r4,r4,-4696
    97d8:	20801215 	stw	r2,72(r4)
    97dc:	20c01315 	stw	r3,76(r4)

}
    97e0:	e037883a 	mov	sp,fp
    97e4:	df000017 	ldw	fp,0(sp)
    97e8:	dec00104 	addi	sp,sp,4
    97ec:	f800283a 	ret

000097f0 <pan_CopyInputsToVariables>:
,	NULL
};
*/
/* This function sets the input variables from the input vector */
void pan_CopyInputsToVariables (double *u)
{
    97f0:	defffe04 	addi	sp,sp,-8
    97f4:	df000115 	stw	fp,4(sp)
    97f8:	df000104 	addi	fp,sp,4
    97fc:	e13fff15 	stw	r4,-4(fp)
	/* Copy the input vector to the input variables */
	pan_V[7] = u[0];		/* in */
    9800:	e13fff17 	ldw	r4,-4(fp)
    9804:	20800017 	ldw	r2,0(r4)
    9808:	20c00117 	ldw	r3,4(r4)
    980c:	01000074 	movhi	r4,1
    9810:	213b6a04 	addi	r4,r4,-4696
    9814:	20800e15 	stw	r2,56(r4)
    9818:	20c00f15 	stw	r3,60(r4)
	pan_V[8] = u[1];		/* position */
    981c:	e13fff17 	ldw	r4,-4(fp)
    9820:	20800217 	ldw	r2,8(r4)
    9824:	20c00317 	ldw	r3,12(r4)
    9828:	01000074 	movhi	r4,1
    982c:	213b6a04 	addi	r4,r4,-4696
    9830:	20801015 	stw	r2,64(r4)
    9834:	20c01115 	stw	r3,68(r4)

}
    9838:	e037883a 	mov	sp,fp
    983c:	df000017 	ldw	fp,0(sp)
    9840:	dec00104 	addi	sp,sp,4
    9844:	f800283a 	ret

00009848 <pan_CopyVariablesToOutputs>:

/* This function uses the output variables to fill the output vector */
void pan_CopyVariablesToOutputs (double *y)
{
    9848:	defffe04 	addi	sp,sp,-8
    984c:	df000115 	stw	fp,4(sp)
    9850:	df000104 	addi	fp,sp,4
    9854:	e13fff15 	stw	r4,-4(fp)
	/* Copy the output variables to the output vector */
	y[0] = 	pan_V[6];		/* corr */
    9858:	01000074 	movhi	r4,1
    985c:	213b6a04 	addi	r4,r4,-4696
    9860:	20800c17 	ldw	r2,48(r4)
    9864:	20c00d17 	ldw	r3,52(r4)
    9868:	e13fff17 	ldw	r4,-4(fp)
    986c:	20800015 	stw	r2,0(r4)
    9870:	20c00115 	stw	r3,4(r4)
	y[1] = 	pan_V[9];		/* out */
    9874:	e0bfff17 	ldw	r2,-4(fp)
    9878:	11000204 	addi	r4,r2,8
    987c:	01400074 	movhi	r5,1
    9880:	297b6a04 	addi	r5,r5,-4696
    9884:	28801217 	ldw	r2,72(r5)
    9888:	28c01317 	ldw	r3,76(r5)
    988c:	20800015 	stw	r2,0(r4)
    9890:	20c00115 	stw	r3,4(r4)

}
    9894:	e037883a 	mov	sp,fp
    9898:	df000017 	ldw	fp,0(sp)
    989c:	dec00104 	addi	sp,sp,4
    98a0:	f800283a 	ret

000098a4 <pan_InitializeSubmodel>:

/* The initialization function for submodel */
void pan_InitializeSubmodel (double *u, double *y, double t)
{
    98a4:	defffa04 	addi	sp,sp,-24
    98a8:	dfc00515 	stw	ra,20(sp)
    98ac:	df000415 	stw	fp,16(sp)
    98b0:	df000404 	addi	fp,sp,16
    98b4:	e13ffc15 	stw	r4,-16(fp)
    98b8:	e17ffd15 	stw	r5,-12(fp)
    98bc:	e1bffe15 	stw	r6,-8(fp)
    98c0:	e1ffff15 	stw	r7,-4(fp)
	/* Initialization phase (allocating memory) */
	pan_initialize = 1;
    98c4:	00800074 	movhi	r2,1
    98c8:	10b85404 	addi	r2,r2,-7856
    98cc:	00c00044 	movi	r3,1
    98d0:	10c00005 	stb	r3,0(r2)
	pan_steps = 0;
    98d4:	00800074 	movhi	r2,1
    98d8:	10b94104 	addi	r2,r2,-6908
    98dc:	10000015 	stw	zero,0(r2)
	pan_ModelInitialize ();
    98e0:	00091740 	call	9174 <pan_ModelInitialize>
	pan_DiscreteInitialize ();
    98e4:	0008e840 	call	8e84 <pan_DiscreteInitialize>

	/* Copy the inputs */
	pan_time = t;
    98e8:	00800074 	movhi	r2,1
    98ec:	10b93f04 	addi	r2,r2,-6916
    98f0:	e0fffe17 	ldw	r3,-8(fp)
    98f4:	10c00015 	stw	r3,0(r2)
    98f8:	e0ffff17 	ldw	r3,-4(fp)
    98fc:	10c00115 	stw	r3,4(r2)
	pan_CopyInputsToVariables (u);
    9900:	e13ffc17 	ldw	r4,-16(fp)
    9904:	00097f00 	call	97f0 <pan_CopyInputsToVariables>

	/* Calculate the model for the first time */
	pan_CalculateDynamic ();
    9908:	00091a80 	call	91a8 <pan_CalculateDynamic>
	pan_CalculateOutput ();
    990c:	00097940 	call	9794 <pan_CalculateOutput>

	/* Set the outputs */
	pan_CopyVariablesToOutputs (y);
    9910:	e13ffd17 	ldw	r4,-12(fp)
    9914:	00098480 	call	9848 <pan_CopyVariablesToOutputs>

	/* End of initialization phase */
	pan_initialize = 0;
    9918:	00800074 	movhi	r2,1
    991c:	10b85404 	addi	r2,r2,-7856
    9920:	10000005 	stb	zero,0(r2)
}
    9924:	e037883a 	mov	sp,fp
    9928:	dfc00117 	ldw	ra,4(sp)
    992c:	df000017 	ldw	fp,0(sp)
    9930:	dec00204 	addi	sp,sp,8
    9934:	f800283a 	ret

00009938 <pan_CalculateSubmodel>:

/* The function that calculates the submodel */
void pan_CalculateSubmodel (double *u, double *y, double t)
{
    9938:	defffa04 	addi	sp,sp,-24
    993c:	dfc00515 	stw	ra,20(sp)
    9940:	df000415 	stw	fp,16(sp)
    9944:	df000404 	addi	fp,sp,16
    9948:	e13ffc15 	stw	r4,-16(fp)
    994c:	e17ffd15 	stw	r5,-12(fp)
    9950:	e1bffe15 	stw	r6,-8(fp)
    9954:	e1ffff15 	stw	r7,-4(fp)
	/* Copy the inputs */
	pan_time = t;
    9958:	00800074 	movhi	r2,1
    995c:	10b93f04 	addi	r2,r2,-6916
    9960:	e0fffe17 	ldw	r3,-8(fp)
    9964:	10c00015 	stw	r3,0(r2)
    9968:	e0ffff17 	ldw	r3,-4(fp)
    996c:	10c00115 	stw	r3,4(r2)
	pan_CopyInputsToVariables (u);
    9970:	e13ffc17 	ldw	r4,-16(fp)
    9974:	00097f00 	call	97f0 <pan_CopyInputsToVariables>

	/* Calculate the model */
	pan_DiscreteStep ();
    9978:	0008eb00 	call	8eb0 <pan_DiscreteStep>
	pan_CalculateOutput ();
    997c:	00097940 	call	9794 <pan_CalculateOutput>

	/* Copy the outputs */
	pan_CopyVariablesToOutputs (y);
    9980:	e13ffd17 	ldw	r4,-12(fp)
    9984:	00098480 	call	9848 <pan_CopyVariablesToOutputs>
}
    9988:	e037883a 	mov	sp,fp
    998c:	dfc00117 	ldw	ra,4(sp)
    9990:	df000017 	ldw	fp,0(sp)
    9994:	dec00204 	addi	sp,sp,8
    9998:	f800283a 	ret

0000999c <pan_TerminateSubmodel>:

/* The termination function for submodel */
void pan_TerminateSubmodel (double *u, double *y, double t)
{
    999c:	defffa04 	addi	sp,sp,-24
    99a0:	dfc00515 	stw	ra,20(sp)
    99a4:	df000415 	stw	fp,16(sp)
    99a8:	df000404 	addi	fp,sp,16
    99ac:	e13ffc15 	stw	r4,-16(fp)
    99b0:	e17ffd15 	stw	r5,-12(fp)
    99b4:	e1bffe15 	stw	r6,-8(fp)
    99b8:	e1ffff15 	stw	r7,-4(fp)
	/* Copy the inputs */
	pan_time = t;
    99bc:	00800074 	movhi	r2,1
    99c0:	10b93f04 	addi	r2,r2,-6916
    99c4:	e0fffe17 	ldw	r3,-8(fp)
    99c8:	10c00015 	stw	r3,0(r2)
    99cc:	e0ffff17 	ldw	r3,-4(fp)
    99d0:	10c00115 	stw	r3,4(r2)
	pan_CopyInputsToVariables (u);
    99d4:	e13ffc17 	ldw	r4,-16(fp)
    99d8:	00097f00 	call	97f0 <pan_CopyInputsToVariables>

	/* Set the outputs */
	pan_CopyVariablesToOutputs (y);
    99dc:	e13ffd17 	ldw	r4,-12(fp)
    99e0:	00098480 	call	9848 <pan_CopyVariablesToOutputs>

}
    99e4:	e037883a 	mov	sp,fp
    99e8:	dfc00117 	ldw	ra,4(sp)
    99ec:	df000017 	ldw	fp,0(sp)
    99f0:	dec00204 	addi	sp,sp,8
    99f4:	f800283a 	ret

000099f8 <tilt_DiscreteInitialize>:
 * Discrete integration method
 *********************************************************************/

/* the initialization of the Discrete integration method */
void tilt_DiscreteInitialize (void)
{
    99f8:	deffff04 	addi	sp,sp,-4
    99fc:	df000015 	stw	fp,0(sp)
    9a00:	d839883a 	mov	fp,sp
	/* nothing to be done */
	tilt_major = 1;
    9a04:	00800074 	movhi	r2,1
    9a08:	10b85b44 	addi	r2,r2,-7827
    9a0c:	00c00044 	movi	r3,1
    9a10:	10c00005 	stb	r3,0(r2)
}
    9a14:	e037883a 	mov	sp,fp
    9a18:	df000017 	ldw	fp,0(sp)
    9a1c:	dec00104 	addi	sp,sp,4
    9a20:	f800283a 	ret

00009a24 <tilt_DiscreteStep>:

/* the Discrete integration method itself */
void tilt_DiscreteStep (void)
{
    9a24:	defffd04 	addi	sp,sp,-12
    9a28:	dfc00215 	stw	ra,8(sp)
    9a2c:	df000115 	stw	fp,4(sp)
    9a30:	df000104 	addi	fp,sp,4
	int index;

	/* for each of the supplied states */
	for (index = 0; index < tilt_STATE_SIZE; index++)
    9a34:	e03fff15 	stw	zero,-4(fp)
    9a38:	00001106 	br	9a80 <tilt_DiscreteStep+0x5c>
	{
		/* just a move of the new state */
		tilt_s [index] = tilt_R [index];
    9a3c:	00c00074 	movhi	r3,1
    9a40:	18fb8a04 	addi	r3,r3,-4568
    9a44:	e0bfff17 	ldw	r2,-4(fp)
    9a48:	100490fa 	slli	r2,r2,3
    9a4c:	1889883a 	add	r4,r3,r2
    9a50:	20800017 	ldw	r2,0(r4)
    9a54:	20c00117 	ldw	r3,4(r4)
    9a58:	01400074 	movhi	r5,1
    9a5c:	297bb604 	addi	r5,r5,-4392
    9a60:	e13fff17 	ldw	r4,-4(fp)
    9a64:	200890fa 	slli	r4,r4,3
    9a68:	2909883a 	add	r4,r5,r4
    9a6c:	20800015 	stw	r2,0(r4)
    9a70:	20c00115 	stw	r3,4(r4)
void tilt_DiscreteStep (void)
{
	int index;

	/* for each of the supplied states */
	for (index = 0; index < tilt_STATE_SIZE; index++)
    9a74:	e0bfff17 	ldw	r2,-4(fp)
    9a78:	10800044 	addi	r2,r2,1
    9a7c:	e0bfff15 	stw	r2,-4(fp)
    9a80:	e0bfff17 	ldw	r2,-4(fp)
    9a84:	108000d0 	cmplti	r2,r2,3
    9a88:	103fec1e 	bne	r2,zero,9a3c <tilt_DiscreteStep+0x18>
	{
		/* just a move of the new state */
		tilt_s [index] = tilt_R [index];
	}
	/* increment the simulation time */
	tilt_time += tilt_step_size;
    9a8c:	00800074 	movhi	r2,1
    9a90:	10b94504 	addi	r2,r2,-6892
    9a94:	11400017 	ldw	r5,0(r2)
    9a98:	11800117 	ldw	r6,4(r2)
    9a9c:	01000074 	movhi	r4,1
    9aa0:	21385904 	addi	r4,r4,-7836
    9aa4:	20800017 	ldw	r2,0(r4)
    9aa8:	20c00117 	ldw	r3,4(r4)
    9aac:	2809883a 	mov	r4,r5
    9ab0:	300b883a 	mov	r5,r6
    9ab4:	100d883a 	mov	r6,r2
    9ab8:	180f883a 	mov	r7,r3
    9abc:	000a9100 	call	a910 <__adddf3>
    9ac0:	1009883a 	mov	r4,r2
    9ac4:	180b883a 	mov	r5,r3
    9ac8:	2005883a 	mov	r2,r4
    9acc:	2807883a 	mov	r3,r5
    9ad0:	01000074 	movhi	r4,1
    9ad4:	21394504 	addi	r4,r4,-6892
    9ad8:	20800015 	stw	r2,0(r4)
    9adc:	20c00115 	stw	r3,4(r4)

	tilt_major = 1;
    9ae0:	00800074 	movhi	r2,1
    9ae4:	10b85b44 	addi	r2,r2,-7827
    9ae8:	00c00044 	movi	r3,1
    9aec:	10c00005 	stb	r3,0(r2)

	/* evaluate the dynamic part to calculate the new rates */
	tilt_CalculateDynamic ();
    9af0:	0009d1c0 	call	9d1c <tilt_CalculateDynamic>
}
    9af4:	e037883a 	mov	sp,fp
    9af8:	dfc00117 	ldw	ra,4(sp)
    9afc:	df000017 	ldw	fp,0(sp)
    9b00:	dec00204 	addi	sp,sp,8
    9b04:	f800283a 	ret

00009b08 <tilt_ModelInitialize_parameters>:

#if (7 > 8192) && defined _MSC_VER
#pragma optimize("", off)
#endif
void tilt_ModelInitialize_parameters(void)
{
    9b08:	deffff04 	addi	sp,sp,-4
    9b0c:	df000015 	stw	fp,0(sp)
    9b10:	d839883a 	mov	fp,sp
	/* set the parameters */
	tilt_P[0] = 0.0;		/* corrGain\K */
    9b14:	00800074 	movhi	r2,1
    9b18:	10bba804 	addi	r2,r2,-4448
    9b1c:	10000015 	stw	zero,0(r2)
    9b20:	10000115 	stw	zero,4(r2)
	tilt_P[1] = 1.6;		/* PID1\kp */
    9b24:	00800074 	movhi	r2,1
    9b28:	10bba804 	addi	r2,r2,-4448
    9b2c:	00e666b4 	movhi	r3,39322
    9b30:	18e66684 	addi	r3,r3,-26214
    9b34:	10c00215 	stw	r3,8(r2)
    9b38:	00cffeb4 	movhi	r3,16378
    9b3c:	18e66644 	addi	r3,r3,-26215
    9b40:	10c00315 	stw	r3,12(r2)
	tilt_P[2] = 0.05;		/* PID1\tauD */
    9b44:	00800074 	movhi	r2,1
    9b48:	10bba804 	addi	r2,r2,-4448
    9b4c:	00e666b4 	movhi	r3,39322
    9b50:	18e66684 	addi	r3,r3,-26214
    9b54:	10c00415 	stw	r3,16(r2)
    9b58:	00cfeab4 	movhi	r3,16298
    9b5c:	18e66644 	addi	r3,r3,-26215
    9b60:	10c00515 	stw	r3,20(r2)
	tilt_P[3] = 0.001;		/* PID1\beta */
    9b64:	00800074 	movhi	r2,1
    9b68:	10bba804 	addi	r2,r2,-4448
    9b6c:	00f4bcb4 	movhi	r3,54002
    9b70:	18ea7f04 	addi	r3,r3,-22020
    9b74:	10c00615 	stw	r3,24(r2)
    9b78:	00cfd434 	movhi	r3,16208
    9b7c:	18d89344 	addi	r3,r3,25165
    9b80:	10c00715 	stw	r3,28(r2)
	tilt_P[4] = 10.5;		/* PID1\tauI */
    9b84:	00800074 	movhi	r2,1
    9b88:	10bba804 	addi	r2,r2,-4448
    9b8c:	10000815 	stw	zero,32(r2)
    9b90:	00d00974 	movhi	r3,16421
    9b94:	10c00915 	stw	r3,36(r2)
	tilt_P[5] = -0.99;		/* SignalLimiter2\minimum */
    9b98:	00800074 	movhi	r2,1
    9b9c:	10bba804 	addi	r2,r2,-4448
    9ba0:	00deb874 	movhi	r3,31457
    9ba4:	18d1eb84 	addi	r3,r3,18350
    9ba8:	10c00a15 	stw	r3,40(r2)
    9bac:	00effc34 	movhi	r3,49136
    9bb0:	18eb8504 	addi	r3,r3,-20972
    9bb4:	10c00b15 	stw	r3,44(r2)
	tilt_P[6] = 0.99;		/* SignalLimiter2\maximum */
    9bb8:	00800074 	movhi	r2,1
    9bbc:	10bba804 	addi	r2,r2,-4448
    9bc0:	00deb874 	movhi	r3,31457
    9bc4:	18d1eb84 	addi	r3,r3,18350
    9bc8:	10c00c15 	stw	r3,48(r2)
    9bcc:	00cffc34 	movhi	r3,16368
    9bd0:	18eb8504 	addi	r3,r3,-20972
    9bd4:	10c00d15 	stw	r3,52(r2)

}
    9bd8:	e037883a 	mov	sp,fp
    9bdc:	df000017 	ldw	fp,0(sp)
    9be0:	dec00104 	addi	sp,sp,4
    9be4:	f800283a 	ret

00009be8 <tilt_ModelInitialize_initialvalues>:
#if (7 > 8192) && defined _MSC_VER
#pragma optimize("", on)
#endif

void tilt_ModelInitialize_initialvalues(void)
{
    9be8:	deffff04 	addi	sp,sp,-4
    9bec:	df000015 	stw	fp,0(sp)
    9bf0:	d839883a 	mov	fp,sp
	/* set the initial values */
	tilt_I[0] = 0.0;		/* PID1\uD_previous_initial */
    9bf4:	00800074 	movhi	r2,1
    9bf8:	10bb8404 	addi	r2,r2,-4592
    9bfc:	10000015 	stw	zero,0(r2)
    9c00:	10000115 	stw	zero,4(r2)
	tilt_I[1] = 0.0;		/* PID1\error_previous_initial */
    9c04:	00800074 	movhi	r2,1
    9c08:	10bb8404 	addi	r2,r2,-4592
    9c0c:	10000215 	stw	zero,8(r2)
    9c10:	10000315 	stw	zero,12(r2)
	tilt_I[2] = 0.0;		/* PID1\uI_previous_initial */
    9c14:	00800074 	movhi	r2,1
    9c18:	10bb8404 	addi	r2,r2,-4592
    9c1c:	10000415 	stw	zero,16(r2)
    9c20:	10000515 	stw	zero,20(r2)

}
    9c24:	e037883a 	mov	sp,fp
    9c28:	df000017 	ldw	fp,0(sp)
    9c2c:	dec00104 	addi	sp,sp,4
    9c30:	f800283a 	ret

00009c34 <tilt_ModelInitialize_states>:

void tilt_ModelInitialize_states(void)
{
    9c34:	deffff04 	addi	sp,sp,-4
    9c38:	df000015 	stw	fp,0(sp)
    9c3c:	d839883a 	mov	fp,sp
	/* set the states */
	tilt_s[0] = tilt_I[0];		/* PID1\uD_previous */
    9c40:	01000074 	movhi	r4,1
    9c44:	213b8404 	addi	r4,r4,-4592
    9c48:	20800017 	ldw	r2,0(r4)
    9c4c:	20c00117 	ldw	r3,4(r4)
    9c50:	01000074 	movhi	r4,1
    9c54:	213bb604 	addi	r4,r4,-4392
    9c58:	20800015 	stw	r2,0(r4)
    9c5c:	20c00115 	stw	r3,4(r4)
	tilt_s[1] = tilt_I[1];		/* PID1\error_previous */
    9c60:	01000074 	movhi	r4,1
    9c64:	213b8404 	addi	r4,r4,-4592
    9c68:	20800217 	ldw	r2,8(r4)
    9c6c:	20c00317 	ldw	r3,12(r4)
    9c70:	01000074 	movhi	r4,1
    9c74:	213bb604 	addi	r4,r4,-4392
    9c78:	20800215 	stw	r2,8(r4)
    9c7c:	20c00315 	stw	r3,12(r4)
	tilt_s[2] = tilt_I[2];		/* PID1\uI_previous */
    9c80:	01000074 	movhi	r4,1
    9c84:	213b8404 	addi	r4,r4,-4592
    9c88:	20800417 	ldw	r2,16(r4)
    9c8c:	20c00517 	ldw	r3,20(r4)
    9c90:	01000074 	movhi	r4,1
    9c94:	213bb604 	addi	r4,r4,-4392
    9c98:	20800415 	stw	r2,16(r4)
    9c9c:	20c00515 	stw	r3,20(r4)

}
    9ca0:	e037883a 	mov	sp,fp
    9ca4:	df000017 	ldw	fp,0(sp)
    9ca8:	dec00104 	addi	sp,sp,4
    9cac:	f800283a 	ret

00009cb0 <tilt_ModelInitialize_variables>:

void tilt_ModelInitialize_variables(void)
{
    9cb0:	defffe04 	addi	sp,sp,-8
    9cb4:	dfc00115 	stw	ra,4(sp)
    9cb8:	df000015 	stw	fp,0(sp)
    9cbc:	d839883a 	mov	fp,sp
	/* initialize the variable memory to zero */
	memset(tilt_V, 0, tilt_variables_size * sizeof(double));
    9cc0:	01000074 	movhi	r4,1
    9cc4:	213b9004 	addi	r4,r4,-4544
    9cc8:	000b883a 	mov	r5,zero
    9ccc:	01801804 	movi	r6,96
    9cd0:	000b8bc0 	call	b8bc <memset>
}
    9cd4:	e037883a 	mov	sp,fp
    9cd8:	dfc00117 	ldw	ra,4(sp)
    9cdc:	df000017 	ldw	fp,0(sp)
    9ce0:	dec00204 	addi	sp,sp,8
    9ce4:	f800283a 	ret

00009ce8 <tilt_ModelInitialize>:

/* this method is called before calculation is possible */
void tilt_ModelInitialize (void)
{
    9ce8:	defffe04 	addi	sp,sp,-8
    9cec:	dfc00115 	stw	ra,4(sp)
    9cf0:	df000015 	stw	fp,0(sp)
    9cf4:	d839883a 	mov	fp,sp
	tilt_ModelInitialize_parameters();
    9cf8:	0009b080 	call	9b08 <tilt_ModelInitialize_parameters>
	tilt_ModelInitialize_variables();
    9cfc:	0009cb00 	call	9cb0 <tilt_ModelInitialize_variables>
	tilt_ModelInitialize_initialvalues();
    9d00:	0009be80 	call	9be8 <tilt_ModelInitialize_initialvalues>
	tilt_ModelInitialize_states();
    9d04:	0009c340 	call	9c34 <tilt_ModelInitialize_states>
}
    9d08:	e037883a 	mov	sp,fp
    9d0c:	dfc00117 	ldw	ra,4(sp)
    9d10:	df000017 	ldw	fp,0(sp)
    9d14:	dec00204 	addi	sp,sp,8
    9d18:	f800283a 	ret

00009d1c <tilt_CalculateDynamic>:
/* This function calculates the dynamic equations of the model.
 * These equations are called from the integration method
 * to calculate the new model rates (that are then integrated).
 */
void tilt_CalculateDynamic (void)
{
    9d1c:	defff804 	addi	sp,sp,-32
    9d20:	dfc00715 	stw	ra,28(sp)
    9d24:	df000615 	stw	fp,24(sp)
    9d28:	dd400515 	stw	r21,20(sp)
    9d2c:	dd000415 	stw	r20,16(sp)
    9d30:	dcc00315 	stw	r19,12(sp)
    9d34:	dc800215 	stw	r18,8(sp)
    9d38:	dc400115 	stw	r17,4(sp)
    9d3c:	dc000015 	stw	r16,0(sp)
    9d40:	d839883a 	mov	fp,sp
	/* PID1\factor = 1 / (sampletime + PID1\tauD * PID1\beta); */
	tilt_V[3] = 1.0 / (tilt_step_size + tilt_P[2] * tilt_P[3]);
    9d44:	00800074 	movhi	r2,1
    9d48:	10bba804 	addi	r2,r2,-4448
    9d4c:	11400417 	ldw	r5,16(r2)
    9d50:	11800517 	ldw	r6,20(r2)
    9d54:	01000074 	movhi	r4,1
    9d58:	213ba804 	addi	r4,r4,-4448
    9d5c:	20800617 	ldw	r2,24(r4)
    9d60:	20c00717 	ldw	r3,28(r4)
    9d64:	2809883a 	mov	r4,r5
    9d68:	300b883a 	mov	r5,r6
    9d6c:	100d883a 	mov	r6,r2
    9d70:	180f883a 	mov	r7,r3
    9d74:	000a9c40 	call	a9c4 <__muldf3>
    9d78:	100f883a 	mov	r7,r2
    9d7c:	1811883a 	mov	r8,r3
    9d80:	380b883a 	mov	r5,r7
    9d84:	400d883a 	mov	r6,r8
    9d88:	d0a00a17 	ldw	r2,-32728(gp)
    9d8c:	01000074 	movhi	r4,1
    9d90:	21385a04 	addi	r4,r4,-7832
    9d94:	20c00017 	ldw	r3,0(r4)
    9d98:	2809883a 	mov	r4,r5
    9d9c:	300b883a 	mov	r5,r6
    9da0:	100d883a 	mov	r6,r2
    9da4:	180f883a 	mov	r7,r3
    9da8:	000a9100 	call	a910 <__adddf3>
    9dac:	1009883a 	mov	r4,r2
    9db0:	180b883a 	mov	r5,r3
    9db4:	2005883a 	mov	r2,r4
    9db8:	2807883a 	mov	r3,r5
    9dbc:	0009883a 	mov	r4,zero
    9dc0:	014ffc34 	movhi	r5,16368
    9dc4:	100d883a 	mov	r6,r2
    9dc8:	180f883a 	mov	r7,r3
    9dcc:	000aca80 	call	aca8 <__divdf3>
    9dd0:	1009883a 	mov	r4,r2
    9dd4:	180b883a 	mov	r5,r3
    9dd8:	2005883a 	mov	r2,r4
    9ddc:	2807883a 	mov	r3,r5
    9de0:	01000074 	movhi	r4,1
    9de4:	213b9004 	addi	r4,r4,-4544
    9de8:	20800615 	stw	r2,24(r4)
    9dec:	20c00715 	stw	r3,28(r4)

	/* corrGain\input = corr; */
	tilt_V[0] = tilt_V[8];
    9df0:	01000074 	movhi	r4,1
    9df4:	213b9004 	addi	r4,r4,-4544
    9df8:	20801017 	ldw	r2,64(r4)
    9dfc:	20c01117 	ldw	r3,68(r4)
    9e00:	01000074 	movhi	r4,1
    9e04:	213b9004 	addi	r4,r4,-4544
    9e08:	20800015 	stw	r2,0(r4)
    9e0c:	20c00115 	stw	r3,4(r4)

	/* PlusMinus2\plus1 = in; */
	tilt_V[5] = tilt_V[9];
    9e10:	01000074 	movhi	r4,1
    9e14:	213b9004 	addi	r4,r4,-4544
    9e18:	20801217 	ldw	r2,72(r4)
    9e1c:	20c01317 	ldw	r3,76(r4)
    9e20:	01000074 	movhi	r4,1
    9e24:	213b9004 	addi	r4,r4,-4544
    9e28:	20800a15 	stw	r2,40(r4)
    9e2c:	20c00b15 	stw	r3,44(r4)

	/* PlusMinus2\minus1 = position; */
	tilt_V[6] = tilt_V[10];
    9e30:	01000074 	movhi	r4,1
    9e34:	213b9004 	addi	r4,r4,-4544
    9e38:	20801417 	ldw	r2,80(r4)
    9e3c:	20c01517 	ldw	r3,84(r4)
    9e40:	01000074 	movhi	r4,1
    9e44:	213b9004 	addi	r4,r4,-4544
    9e48:	20800c15 	stw	r2,48(r4)
    9e4c:	20c00d15 	stw	r3,52(r4)

	/* corrGain\output = corrGain\K * corrGain\input; */
	tilt_V[1] = tilt_P[0] * tilt_V[0];
    9e50:	00800074 	movhi	r2,1
    9e54:	10bba804 	addi	r2,r2,-4448
    9e58:	11400017 	ldw	r5,0(r2)
    9e5c:	11800117 	ldw	r6,4(r2)
    9e60:	01000074 	movhi	r4,1
    9e64:	213b9004 	addi	r4,r4,-4544
    9e68:	20800017 	ldw	r2,0(r4)
    9e6c:	20c00117 	ldw	r3,4(r4)
    9e70:	2809883a 	mov	r4,r5
    9e74:	300b883a 	mov	r5,r6
    9e78:	100d883a 	mov	r6,r2
    9e7c:	180f883a 	mov	r7,r3
    9e80:	000a9c40 	call	a9c4 <__muldf3>
    9e84:	1009883a 	mov	r4,r2
    9e88:	180b883a 	mov	r5,r3
    9e8c:	2005883a 	mov	r2,r4
    9e90:	2807883a 	mov	r3,r5
    9e94:	01000074 	movhi	r4,1
    9e98:	213b9004 	addi	r4,r4,-4544
    9e9c:	20800215 	stw	r2,8(r4)
    9ea0:	20c00315 	stw	r3,12(r4)

	/* PID1\error = PlusMinus2\plus1 - PlusMinus2\minus1; */
	tilt_R[1] = tilt_V[5] - tilt_V[6];
    9ea4:	00800074 	movhi	r2,1
    9ea8:	10bb9004 	addi	r2,r2,-4544
    9eac:	11400a17 	ldw	r5,40(r2)
    9eb0:	11800b17 	ldw	r6,44(r2)
    9eb4:	01000074 	movhi	r4,1
    9eb8:	213b9004 	addi	r4,r4,-4544
    9ebc:	20800c17 	ldw	r2,48(r4)
    9ec0:	20c00d17 	ldw	r3,52(r4)
    9ec4:	2809883a 	mov	r4,r5
    9ec8:	300b883a 	mov	r5,r6
    9ecc:	100d883a 	mov	r6,r2
    9ed0:	180f883a 	mov	r7,r3
    9ed4:	000a9640 	call	a964 <__subdf3>
    9ed8:	1009883a 	mov	r4,r2
    9edc:	180b883a 	mov	r5,r3
    9ee0:	2005883a 	mov	r2,r4
    9ee4:	2807883a 	mov	r3,r5
    9ee8:	01000074 	movhi	r4,1
    9eec:	213b8a04 	addi	r4,r4,-4568
    9ef0:	20800215 	stw	r2,8(r4)
    9ef4:	20c00315 	stw	r3,12(r4)

	/* PID1\uD = PID1\factor * (((PID1\tauD * PID1\uD_previous) * PID1\beta + (PID1\tauD * PID1\kp) * (PID1\error - PID1\error_previous)) + (sampletime * PID1\kp) * PID1\error); */
	tilt_R[0] = tilt_V[3] * (((tilt_P[2] * tilt_s[0]) * tilt_P[3] + (tilt_P[2] * tilt_P[1]) * (tilt_R[1] - tilt_s[1])) + (tilt_step_size * tilt_P[1]) * tilt_R[1]);
    9ef8:	00800074 	movhi	r2,1
    9efc:	10bb9004 	addi	r2,r2,-4544
    9f00:	14000617 	ldw	r16,24(r2)
    9f04:	14400717 	ldw	r17,28(r2)
    9f08:	00800074 	movhi	r2,1
    9f0c:	10bba804 	addi	r2,r2,-4448
    9f10:	11400417 	ldw	r5,16(r2)
    9f14:	11800517 	ldw	r6,20(r2)
    9f18:	01000074 	movhi	r4,1
    9f1c:	213bb604 	addi	r4,r4,-4392
    9f20:	20800017 	ldw	r2,0(r4)
    9f24:	20c00117 	ldw	r3,4(r4)
    9f28:	2809883a 	mov	r4,r5
    9f2c:	300b883a 	mov	r5,r6
    9f30:	100d883a 	mov	r6,r2
    9f34:	180f883a 	mov	r7,r3
    9f38:	000a9c40 	call	a9c4 <__muldf3>
    9f3c:	100f883a 	mov	r7,r2
    9f40:	1811883a 	mov	r8,r3
    9f44:	380b883a 	mov	r5,r7
    9f48:	400d883a 	mov	r6,r8
    9f4c:	01000074 	movhi	r4,1
    9f50:	213ba804 	addi	r4,r4,-4448
    9f54:	20800617 	ldw	r2,24(r4)
    9f58:	20c00717 	ldw	r3,28(r4)
    9f5c:	2809883a 	mov	r4,r5
    9f60:	300b883a 	mov	r5,r6
    9f64:	100d883a 	mov	r6,r2
    9f68:	180f883a 	mov	r7,r3
    9f6c:	000a9c40 	call	a9c4 <__muldf3>
    9f70:	1009883a 	mov	r4,r2
    9f74:	180b883a 	mov	r5,r3
    9f78:	2025883a 	mov	r18,r4
    9f7c:	2827883a 	mov	r19,r5
    9f80:	00800074 	movhi	r2,1
    9f84:	10bba804 	addi	r2,r2,-4448
    9f88:	11400417 	ldw	r5,16(r2)
    9f8c:	11800517 	ldw	r6,20(r2)
    9f90:	01000074 	movhi	r4,1
    9f94:	213ba804 	addi	r4,r4,-4448
    9f98:	20800217 	ldw	r2,8(r4)
    9f9c:	20c00317 	ldw	r3,12(r4)
    9fa0:	2809883a 	mov	r4,r5
    9fa4:	300b883a 	mov	r5,r6
    9fa8:	100d883a 	mov	r6,r2
    9fac:	180f883a 	mov	r7,r3
    9fb0:	000a9c40 	call	a9c4 <__muldf3>
    9fb4:	1009883a 	mov	r4,r2
    9fb8:	180b883a 	mov	r5,r3
    9fbc:	2029883a 	mov	r20,r4
    9fc0:	282b883a 	mov	r21,r5
    9fc4:	00800074 	movhi	r2,1
    9fc8:	10bb8a04 	addi	r2,r2,-4568
    9fcc:	11400217 	ldw	r5,8(r2)
    9fd0:	11800317 	ldw	r6,12(r2)
    9fd4:	01000074 	movhi	r4,1
    9fd8:	213bb604 	addi	r4,r4,-4392
    9fdc:	20800217 	ldw	r2,8(r4)
    9fe0:	20c00317 	ldw	r3,12(r4)
    9fe4:	2809883a 	mov	r4,r5
    9fe8:	300b883a 	mov	r5,r6
    9fec:	100d883a 	mov	r6,r2
    9ff0:	180f883a 	mov	r7,r3
    9ff4:	000a9640 	call	a964 <__subdf3>
    9ff8:	1009883a 	mov	r4,r2
    9ffc:	180b883a 	mov	r5,r3
    a000:	2005883a 	mov	r2,r4
    a004:	2807883a 	mov	r3,r5
    a008:	a009883a 	mov	r4,r20
    a00c:	a80b883a 	mov	r5,r21
    a010:	100d883a 	mov	r6,r2
    a014:	180f883a 	mov	r7,r3
    a018:	000a9c40 	call	a9c4 <__muldf3>
    a01c:	1009883a 	mov	r4,r2
    a020:	180b883a 	mov	r5,r3
    a024:	2005883a 	mov	r2,r4
    a028:	2807883a 	mov	r3,r5
    a02c:	9009883a 	mov	r4,r18
    a030:	980b883a 	mov	r5,r19
    a034:	100d883a 	mov	r6,r2
    a038:	180f883a 	mov	r7,r3
    a03c:	000a9100 	call	a910 <__adddf3>
    a040:	1009883a 	mov	r4,r2
    a044:	180b883a 	mov	r5,r3
    a048:	2025883a 	mov	r18,r4
    a04c:	2827883a 	mov	r19,r5
    a050:	00800074 	movhi	r2,1
    a054:	10bba804 	addi	r2,r2,-4448
    a058:	11400217 	ldw	r5,8(r2)
    a05c:	11800317 	ldw	r6,12(r2)
    a060:	d0a00a17 	ldw	r2,-32728(gp)
    a064:	01000074 	movhi	r4,1
    a068:	21385a04 	addi	r4,r4,-7832
    a06c:	20c00017 	ldw	r3,0(r4)
    a070:	2809883a 	mov	r4,r5
    a074:	300b883a 	mov	r5,r6
    a078:	100d883a 	mov	r6,r2
    a07c:	180f883a 	mov	r7,r3
    a080:	000a9c40 	call	a9c4 <__muldf3>
    a084:	100f883a 	mov	r7,r2
    a088:	1811883a 	mov	r8,r3
    a08c:	380b883a 	mov	r5,r7
    a090:	400d883a 	mov	r6,r8
    a094:	01000074 	movhi	r4,1
    a098:	213b8a04 	addi	r4,r4,-4568
    a09c:	20800217 	ldw	r2,8(r4)
    a0a0:	20c00317 	ldw	r3,12(r4)
    a0a4:	2809883a 	mov	r4,r5
    a0a8:	300b883a 	mov	r5,r6
    a0ac:	100d883a 	mov	r6,r2
    a0b0:	180f883a 	mov	r7,r3
    a0b4:	000a9c40 	call	a9c4 <__muldf3>
    a0b8:	1009883a 	mov	r4,r2
    a0bc:	180b883a 	mov	r5,r3
    a0c0:	2005883a 	mov	r2,r4
    a0c4:	2807883a 	mov	r3,r5
    a0c8:	9009883a 	mov	r4,r18
    a0cc:	980b883a 	mov	r5,r19
    a0d0:	100d883a 	mov	r6,r2
    a0d4:	180f883a 	mov	r7,r3
    a0d8:	000a9100 	call	a910 <__adddf3>
    a0dc:	1009883a 	mov	r4,r2
    a0e0:	180b883a 	mov	r5,r3
    a0e4:	2005883a 	mov	r2,r4
    a0e8:	2807883a 	mov	r3,r5
    a0ec:	8009883a 	mov	r4,r16
    a0f0:	880b883a 	mov	r5,r17
    a0f4:	100d883a 	mov	r6,r2
    a0f8:	180f883a 	mov	r7,r3
    a0fc:	000a9c40 	call	a9c4 <__muldf3>
    a100:	1009883a 	mov	r4,r2
    a104:	180b883a 	mov	r5,r3
    a108:	2005883a 	mov	r2,r4
    a10c:	2807883a 	mov	r3,r5
    a110:	01000074 	movhi	r4,1
    a114:	213b8a04 	addi	r4,r4,-4568
    a118:	20800015 	stw	r2,0(r4)
    a11c:	20c00115 	stw	r3,4(r4)

	/* PID1\uI = PID1\uI_previous + (sampletime * PID1\uD) / PID1\tauI; */
	tilt_R[2] = tilt_s[2] + (tilt_step_size * tilt_R[0]) / tilt_P[4];
    a120:	00800074 	movhi	r2,1
    a124:	10bbb604 	addi	r2,r2,-4392
    a128:	14000417 	ldw	r16,16(r2)
    a12c:	14400517 	ldw	r17,20(r2)
    a130:	00800074 	movhi	r2,1
    a134:	10bb8a04 	addi	r2,r2,-4568
    a138:	11400017 	ldw	r5,0(r2)
    a13c:	11800117 	ldw	r6,4(r2)
    a140:	d0a00a17 	ldw	r2,-32728(gp)
    a144:	01000074 	movhi	r4,1
    a148:	21385a04 	addi	r4,r4,-7832
    a14c:	20c00017 	ldw	r3,0(r4)
    a150:	2809883a 	mov	r4,r5
    a154:	300b883a 	mov	r5,r6
    a158:	100d883a 	mov	r6,r2
    a15c:	180f883a 	mov	r7,r3
    a160:	000a9c40 	call	a9c4 <__muldf3>
    a164:	100f883a 	mov	r7,r2
    a168:	1811883a 	mov	r8,r3
    a16c:	380b883a 	mov	r5,r7
    a170:	400d883a 	mov	r6,r8
    a174:	01000074 	movhi	r4,1
    a178:	213ba804 	addi	r4,r4,-4448
    a17c:	20800817 	ldw	r2,32(r4)
    a180:	20c00917 	ldw	r3,36(r4)
    a184:	2809883a 	mov	r4,r5
    a188:	300b883a 	mov	r5,r6
    a18c:	100d883a 	mov	r6,r2
    a190:	180f883a 	mov	r7,r3
    a194:	000aca80 	call	aca8 <__divdf3>
    a198:	1009883a 	mov	r4,r2
    a19c:	180b883a 	mov	r5,r3
    a1a0:	2005883a 	mov	r2,r4
    a1a4:	2807883a 	mov	r3,r5
    a1a8:	8009883a 	mov	r4,r16
    a1ac:	880b883a 	mov	r5,r17
    a1b0:	100d883a 	mov	r6,r2
    a1b4:	180f883a 	mov	r7,r3
    a1b8:	000a9100 	call	a910 <__adddf3>
    a1bc:	1009883a 	mov	r4,r2
    a1c0:	180b883a 	mov	r5,r3
    a1c4:	2005883a 	mov	r2,r4
    a1c8:	2807883a 	mov	r3,r5
    a1cc:	01000074 	movhi	r4,1
    a1d0:	213b8a04 	addi	r4,r4,-4568
    a1d4:	20800415 	stw	r2,16(r4)
    a1d8:	20c00515 	stw	r3,20(r4)

	/* PID1\output = PID1\uI + PID1\uD; */
	tilt_V[2] = tilt_R[2] + tilt_R[0];
    a1dc:	00800074 	movhi	r2,1
    a1e0:	10bb8a04 	addi	r2,r2,-4568
    a1e4:	11400417 	ldw	r5,16(r2)
    a1e8:	11800517 	ldw	r6,20(r2)
    a1ec:	01000074 	movhi	r4,1
    a1f0:	213b8a04 	addi	r4,r4,-4568
    a1f4:	20800017 	ldw	r2,0(r4)
    a1f8:	20c00117 	ldw	r3,4(r4)
    a1fc:	2809883a 	mov	r4,r5
    a200:	300b883a 	mov	r5,r6
    a204:	100d883a 	mov	r6,r2
    a208:	180f883a 	mov	r7,r3
    a20c:	000a9100 	call	a910 <__adddf3>
    a210:	1009883a 	mov	r4,r2
    a214:	180b883a 	mov	r5,r3
    a218:	2005883a 	mov	r2,r4
    a21c:	2807883a 	mov	r3,r5
    a220:	01000074 	movhi	r4,1
    a224:	213b9004 	addi	r4,r4,-4544
    a228:	20800415 	stw	r2,16(r4)
    a22c:	20c00515 	stw	r3,20(r4)

	/* PlusMinus1\output = corrGain\output + PID1\output; */
	tilt_V[4] = tilt_V[1] + tilt_V[2];
    a230:	00800074 	movhi	r2,1
    a234:	10bb9004 	addi	r2,r2,-4544
    a238:	11400217 	ldw	r5,8(r2)
    a23c:	11800317 	ldw	r6,12(r2)
    a240:	01000074 	movhi	r4,1
    a244:	213b9004 	addi	r4,r4,-4544
    a248:	20800417 	ldw	r2,16(r4)
    a24c:	20c00517 	ldw	r3,20(r4)
    a250:	2809883a 	mov	r4,r5
    a254:	300b883a 	mov	r5,r6
    a258:	100d883a 	mov	r6,r2
    a25c:	180f883a 	mov	r7,r3
    a260:	000a9100 	call	a910 <__adddf3>
    a264:	1009883a 	mov	r4,r2
    a268:	180b883a 	mov	r5,r3
    a26c:	2005883a 	mov	r2,r4
    a270:	2807883a 	mov	r3,r5
    a274:	01000074 	movhi	r4,1
    a278:	213b9004 	addi	r4,r4,-4544
    a27c:	20800815 	stw	r2,32(r4)
    a280:	20c00915 	stw	r3,36(r4)

	/* SignalLimiter2\output = (if PlusMinus1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PlusMinus1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PlusMinus1\output end) end); */
	tilt_V[7] = ((tilt_V[4] < tilt_P[5]) ? 
    a284:	00800074 	movhi	r2,1
    a288:	10bb9004 	addi	r2,r2,-4544
    a28c:	11400817 	ldw	r5,32(r2)
    a290:	11800917 	ldw	r6,36(r2)
    a294:	01000074 	movhi	r4,1
    a298:	213ba804 	addi	r4,r4,-4448
    a29c:	20800a17 	ldw	r2,40(r4)
    a2a0:	20c00b17 	ldw	r3,44(r4)
		/* SignalLimiter2\minimum */
		tilt_P[5]
	:
    a2a4:	2809883a 	mov	r4,r5
    a2a8:	300b883a 	mov	r5,r6
    a2ac:	100d883a 	mov	r6,r2
    a2b0:	180f883a 	mov	r7,r3
    a2b4:	000af240 	call	af24 <__ltdf2>
    a2b8:	1000050e 	bge	r2,zero,a2d0 <tilt_CalculateDynamic+0x5b4>
    a2bc:	01000074 	movhi	r4,1
    a2c0:	213ba804 	addi	r4,r4,-4448
    a2c4:	20800a17 	ldw	r2,40(r4)
    a2c8:	20c00b17 	ldw	r3,44(r4)
    a2cc:	00001906 	br	a334 <tilt_CalculateDynamic+0x618>
		/* (if PlusMinus1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PlusMinus1\output end) */
		((tilt_V[4] > tilt_P[6]) ? 
    a2d0:	00800074 	movhi	r2,1
    a2d4:	10bb9004 	addi	r2,r2,-4544
    a2d8:	11400817 	ldw	r5,32(r2)
    a2dc:	11800917 	ldw	r6,36(r2)
    a2e0:	01000074 	movhi	r4,1
    a2e4:	213ba804 	addi	r4,r4,-4448
    a2e8:	20800c17 	ldw	r2,48(r4)
    a2ec:	20c00d17 	ldw	r3,52(r4)
			/* SignalLimiter2\maximum */
			tilt_P[6]
		:
    a2f0:	2809883a 	mov	r4,r5
    a2f4:	300b883a 	mov	r5,r6
    a2f8:	100d883a 	mov	r6,r2
    a2fc:	180f883a 	mov	r7,r3
    a300:	000ae5c0 	call	ae5c <__gtdf2>
    a304:	0080050e 	bge	zero,r2,a31c <tilt_CalculateDynamic+0x600>
    a308:	00800074 	movhi	r2,1
    a30c:	10bba804 	addi	r2,r2,-4448
    a310:	11000c17 	ldw	r4,48(r2)
    a314:	11400d17 	ldw	r5,52(r2)
    a318:	00000406 	br	a32c <tilt_CalculateDynamic+0x610>
    a31c:	00800074 	movhi	r2,1
    a320:	10bb9004 	addi	r2,r2,-4544
    a324:	11000817 	ldw	r4,32(r2)
    a328:	11400917 	ldw	r5,36(r2)

	/* SignalLimiter2\output = (if PlusMinus1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PlusMinus1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PlusMinus1\output end) end); */
	tilt_V[7] = ((tilt_V[4] < tilt_P[5]) ? 
		/* SignalLimiter2\minimum */
		tilt_P[5]
	:
    a32c:	2005883a 	mov	r2,r4
    a330:	2807883a 	mov	r3,r5

	/* PlusMinus1\output = corrGain\output + PID1\output; */
	tilt_V[4] = tilt_V[1] + tilt_V[2];

	/* SignalLimiter2\output = (if PlusMinus1\output < SignalLimiter2\minimum then SignalLimiter2\minimum else (if PlusMinus1\output > SignalLimiter2\maximum then SignalLimiter2\maximum else PlusMinus1\output end) end); */
	tilt_V[7] = ((tilt_V[4] < tilt_P[5]) ? 
    a334:	01000074 	movhi	r4,1
    a338:	213b9004 	addi	r4,r4,-4544
    a33c:	20800e15 	stw	r2,56(r4)
    a340:	20c00f15 	stw	r3,60(r4)
		)
	);


	/* increment the step counter */
	tilt_steps++;
    a344:	d0a0f817 	ldw	r2,-31776(gp)
    a348:	10800044 	addi	r2,r2,1
    a34c:	d0a0f815 	stw	r2,-31776(gp)
}
    a350:	e037883a 	mov	sp,fp
    a354:	dfc00717 	ldw	ra,28(sp)
    a358:	df000617 	ldw	fp,24(sp)
    a35c:	dd400517 	ldw	r21,20(sp)
    a360:	dd000417 	ldw	r20,16(sp)
    a364:	dcc00317 	ldw	r19,12(sp)
    a368:	dc800217 	ldw	r18,8(sp)
    a36c:	dc400117 	ldw	r17,4(sp)
    a370:	dc000017 	ldw	r16,0(sp)
    a374:	dec00804 	addi	sp,sp,32
    a378:	f800283a 	ret

0000a37c <tilt_CalculateOutput>:
 * and are kept separate to make the dynamic set of equations smaller.
 * These dynamic equations are called often more than one time for each
 * integration step that is taken. This makes model computation much faster.
 */
void tilt_CalculateOutput (void)
{
    a37c:	deffff04 	addi	sp,sp,-4
    a380:	df000015 	stw	fp,0(sp)
    a384:	d839883a 	mov	fp,sp
	/* out = SignalLimiter2\output; */
	tilt_V[11] = tilt_V[7];
    a388:	01000074 	movhi	r4,1
    a38c:	213b9004 	addi	r4,r4,-4544
    a390:	20800e17 	ldw	r2,56(r4)
    a394:	20c00f17 	ldw	r3,60(r4)
    a398:	01000074 	movhi	r4,1
    a39c:	213b9004 	addi	r4,r4,-4544
    a3a0:	20801615 	stw	r2,88(r4)
    a3a4:	20c01715 	stw	r3,92(r4)

}
    a3a8:	e037883a 	mov	sp,fp
    a3ac:	df000017 	ldw	fp,0(sp)
    a3b0:	dec00104 	addi	sp,sp,4
    a3b4:	f800283a 	ret

0000a3b8 <tilt_CopyInputsToVariables>:
,	NULL
};
*/
/* This function sets the input variables from the input vector */
void tilt_CopyInputsToVariables (double *u)
{
    a3b8:	defffe04 	addi	sp,sp,-8
    a3bc:	df000115 	stw	fp,4(sp)
    a3c0:	df000104 	addi	fp,sp,4
    a3c4:	e13fff15 	stw	r4,-4(fp)
	/* Copy the input vector to the input variables */
	tilt_V[8] = u[0];		/* corr */
    a3c8:	e13fff17 	ldw	r4,-4(fp)
    a3cc:	20800017 	ldw	r2,0(r4)
    a3d0:	20c00117 	ldw	r3,4(r4)
    a3d4:	01000074 	movhi	r4,1
    a3d8:	213b9004 	addi	r4,r4,-4544
    a3dc:	20801015 	stw	r2,64(r4)
    a3e0:	20c01115 	stw	r3,68(r4)
	tilt_V[9] = u[1];		/* in */
    a3e4:	e13fff17 	ldw	r4,-4(fp)
    a3e8:	20800217 	ldw	r2,8(r4)
    a3ec:	20c00317 	ldw	r3,12(r4)
    a3f0:	01000074 	movhi	r4,1
    a3f4:	213b9004 	addi	r4,r4,-4544
    a3f8:	20801215 	stw	r2,72(r4)
    a3fc:	20c01315 	stw	r3,76(r4)
	tilt_V[10] = u[2];		/* position */
    a400:	e13fff17 	ldw	r4,-4(fp)
    a404:	20800417 	ldw	r2,16(r4)
    a408:	20c00517 	ldw	r3,20(r4)
    a40c:	01000074 	movhi	r4,1
    a410:	213b9004 	addi	r4,r4,-4544
    a414:	20801415 	stw	r2,80(r4)
    a418:	20c01515 	stw	r3,84(r4)

}
    a41c:	e037883a 	mov	sp,fp
    a420:	df000017 	ldw	fp,0(sp)
    a424:	dec00104 	addi	sp,sp,4
    a428:	f800283a 	ret

0000a42c <tilt_CopyVariablesToOutputs>:

/* This function uses the output variables to fill the output vector */
void tilt_CopyVariablesToOutputs (double *y)
{
    a42c:	defffe04 	addi	sp,sp,-8
    a430:	df000115 	stw	fp,4(sp)
    a434:	df000104 	addi	fp,sp,4
    a438:	e13fff15 	stw	r4,-4(fp)
	/* Copy the output variables to the output vector */
	y[0] = 	tilt_V[11];		/* out */
    a43c:	01000074 	movhi	r4,1
    a440:	213b9004 	addi	r4,r4,-4544
    a444:	20801617 	ldw	r2,88(r4)
    a448:	20c01717 	ldw	r3,92(r4)
    a44c:	e13fff17 	ldw	r4,-4(fp)
    a450:	20800015 	stw	r2,0(r4)
    a454:	20c00115 	stw	r3,4(r4)

}
    a458:	e037883a 	mov	sp,fp
    a45c:	df000017 	ldw	fp,0(sp)
    a460:	dec00104 	addi	sp,sp,4
    a464:	f800283a 	ret

0000a468 <tilt_InitializeSubmodel>:

/* The initialization function for submodel */
void tilt_InitializeSubmodel (double *u, double *y, double t)
{
    a468:	defffa04 	addi	sp,sp,-24
    a46c:	dfc00515 	stw	ra,20(sp)
    a470:	df000415 	stw	fp,16(sp)
    a474:	df000404 	addi	fp,sp,16
    a478:	e13ffc15 	stw	r4,-16(fp)
    a47c:	e17ffd15 	stw	r5,-12(fp)
    a480:	e1bffe15 	stw	r6,-8(fp)
    a484:	e1ffff15 	stw	r7,-4(fp)
	/* Initialization phase (allocating memory) */
	tilt_initialize = 1;
    a488:	00800074 	movhi	r2,1
    a48c:	10b85b04 	addi	r2,r2,-7828
    a490:	00c00044 	movi	r3,1
    a494:	10c00005 	stb	r3,0(r2)
	tilt_steps = 0;
    a498:	00800074 	movhi	r2,1
    a49c:	10b94704 	addi	r2,r2,-6884
    a4a0:	10000015 	stw	zero,0(r2)
	tilt_ModelInitialize ();
    a4a4:	0009ce80 	call	9ce8 <tilt_ModelInitialize>
	tilt_DiscreteInitialize ();
    a4a8:	00099f80 	call	99f8 <tilt_DiscreteInitialize>

	/* Copy the inputs */
	tilt_time = t;
    a4ac:	00800074 	movhi	r2,1
    a4b0:	10b94504 	addi	r2,r2,-6892
    a4b4:	e0fffe17 	ldw	r3,-8(fp)
    a4b8:	10c00015 	stw	r3,0(r2)
    a4bc:	e0ffff17 	ldw	r3,-4(fp)
    a4c0:	10c00115 	stw	r3,4(r2)
	tilt_CopyInputsToVariables (u);
    a4c4:	e13ffc17 	ldw	r4,-16(fp)
    a4c8:	000a3b80 	call	a3b8 <tilt_CopyInputsToVariables>

	/* Calculate the model for the first time */
	tilt_CalculateDynamic ();
    a4cc:	0009d1c0 	call	9d1c <tilt_CalculateDynamic>
	tilt_CalculateOutput ();
    a4d0:	000a37c0 	call	a37c <tilt_CalculateOutput>

	/* Set the outputs */
	tilt_CopyVariablesToOutputs (y);
    a4d4:	e13ffd17 	ldw	r4,-12(fp)
    a4d8:	000a42c0 	call	a42c <tilt_CopyVariablesToOutputs>

	/* End of initialization phase */
	tilt_initialize = 0;
    a4dc:	00800074 	movhi	r2,1
    a4e0:	10b85b04 	addi	r2,r2,-7828
    a4e4:	10000005 	stb	zero,0(r2)
}
    a4e8:	e037883a 	mov	sp,fp
    a4ec:	dfc00117 	ldw	ra,4(sp)
    a4f0:	df000017 	ldw	fp,0(sp)
    a4f4:	dec00204 	addi	sp,sp,8
    a4f8:	f800283a 	ret

0000a4fc <tilt_CalculateSubmodel>:

/* The function that calculates the submodel */
void tilt_CalculateSubmodel (double *u, double *y, double t)
{
    a4fc:	defffa04 	addi	sp,sp,-24
    a500:	dfc00515 	stw	ra,20(sp)
    a504:	df000415 	stw	fp,16(sp)
    a508:	df000404 	addi	fp,sp,16
    a50c:	e13ffc15 	stw	r4,-16(fp)
    a510:	e17ffd15 	stw	r5,-12(fp)
    a514:	e1bffe15 	stw	r6,-8(fp)
    a518:	e1ffff15 	stw	r7,-4(fp)
	/* Copy the inputs */
	tilt_time = t;
    a51c:	00800074 	movhi	r2,1
    a520:	10b94504 	addi	r2,r2,-6892
    a524:	e0fffe17 	ldw	r3,-8(fp)
    a528:	10c00015 	stw	r3,0(r2)
    a52c:	e0ffff17 	ldw	r3,-4(fp)
    a530:	10c00115 	stw	r3,4(r2)
	tilt_CopyInputsToVariables (u);
    a534:	e13ffc17 	ldw	r4,-16(fp)
    a538:	000a3b80 	call	a3b8 <tilt_CopyInputsToVariables>

	/* Calculate the model */
	tilt_DiscreteStep ();
    a53c:	0009a240 	call	9a24 <tilt_DiscreteStep>
	tilt_CalculateOutput ();
    a540:	000a37c0 	call	a37c <tilt_CalculateOutput>

	/* Copy the outputs */
	tilt_CopyVariablesToOutputs (y);
    a544:	e13ffd17 	ldw	r4,-12(fp)
    a548:	000a42c0 	call	a42c <tilt_CopyVariablesToOutputs>
}
    a54c:	e037883a 	mov	sp,fp
    a550:	dfc00117 	ldw	ra,4(sp)
    a554:	df000017 	ldw	fp,0(sp)
    a558:	dec00204 	addi	sp,sp,8
    a55c:	f800283a 	ret

0000a560 <tilt_TerminateSubmodel>:

/* The termination function for submodel */
void tilt_TerminateSubmodel (double *u, double *y, double t)
{
    a560:	defffa04 	addi	sp,sp,-24
    a564:	dfc00515 	stw	ra,20(sp)
    a568:	df000415 	stw	fp,16(sp)
    a56c:	df000404 	addi	fp,sp,16
    a570:	e13ffc15 	stw	r4,-16(fp)
    a574:	e17ffd15 	stw	r5,-12(fp)
    a578:	e1bffe15 	stw	r6,-8(fp)
    a57c:	e1ffff15 	stw	r7,-4(fp)
	/* Copy the inputs */
	tilt_time = t;
    a580:	00800074 	movhi	r2,1
    a584:	10b94504 	addi	r2,r2,-6892
    a588:	e0fffe17 	ldw	r3,-8(fp)
    a58c:	10c00015 	stw	r3,0(r2)
    a590:	e0ffff17 	ldw	r3,-4(fp)
    a594:	10c00115 	stw	r3,4(r2)
	tilt_CopyInputsToVariables (u);
    a598:	e13ffc17 	ldw	r4,-16(fp)
    a59c:	000a3b80 	call	a3b8 <tilt_CopyInputsToVariables>

	/* Set the outputs */
	tilt_CopyVariablesToOutputs (y);
    a5a0:	e13ffd17 	ldw	r4,-12(fp)
    a5a4:	000a42c0 	call	a42c <tilt_CopyVariablesToOutputs>
}
    a5a8:	e037883a 	mov	sp,fp
    a5ac:	dfc00117 	ldw	ra,4(sp)
    a5b0:	df000017 	ldw	fp,0(sp)
    a5b4:	dec00204 	addi	sp,sp,8
    a5b8:	f800283a 	ret

0000a5bc <_fpadd_parts>:
    a5bc:	2005883a 	mov	r2,r4
    a5c0:	21000017 	ldw	r4,0(r4)
    a5c4:	01c00044 	movi	r7,1
    a5c8:	3900622e 	bgeu	r7,r4,a754 <_fpadd_parts+0x198>
    a5cc:	28c00017 	ldw	r3,0(r5)
    a5d0:	38c05f2e 	bgeu	r7,r3,a750 <_fpadd_parts+0x194>
    a5d4:	01c00104 	movi	r7,4
    a5d8:	21c0c626 	beq	r4,r7,a8f4 <_fpadd_parts+0x338>
    a5dc:	19c05c26 	beq	r3,r7,a750 <_fpadd_parts+0x194>
    a5e0:	01c00084 	movi	r7,2
    a5e4:	19c06b26 	beq	r3,r7,a794 <_fpadd_parts+0x1d8>
    a5e8:	21c05926 	beq	r4,r7,a750 <_fpadd_parts+0x194>
    a5ec:	11c00217 	ldw	r7,8(r2)
    a5f0:	2ac00217 	ldw	r11,8(r5)
    a5f4:	13000317 	ldw	r12,12(r2)
    a5f8:	13400417 	ldw	r13,16(r2)
    a5fc:	3ac9c83a 	sub	r4,r7,r11
    a600:	2a000317 	ldw	r8,12(r5)
    a604:	2a400417 	ldw	r9,16(r5)
    a608:	2015883a 	mov	r10,r4
    a60c:	20007516 	blt	r4,zero,a7e4 <_fpadd_parts+0x228>
    a610:	00c00fc4 	movi	r3,63
    a614:	1a805016 	blt	r3,r10,a758 <_fpadd_parts+0x19c>
    a618:	0100870e 	bge	zero,r4,a838 <_fpadd_parts+0x27c>
    a61c:	50fff804 	addi	r3,r10,-32
    a620:	18009916 	blt	r3,zero,a888 <_fpadd_parts+0x2cc>
    a624:	48d6d83a 	srl	r11,r9,r3
    a628:	001d883a 	mov	r14,zero
    a62c:	18009e16 	blt	r3,zero,a8a8 <_fpadd_parts+0x2ec>
    a630:	01000044 	movi	r4,1
    a634:	20c6983a 	sll	r3,r4,r3
    a638:	0015883a 	mov	r10,zero
    a63c:	513fffc4 	addi	r4,r10,-1
    a640:	2295403a 	cmpgeu	r10,r4,r10
    a644:	1a87c83a 	sub	r3,r3,r10
    a648:	1a52703a 	and	r9,r3,r9
    a64c:	2210703a 	and	r8,r4,r8
    a650:	4250b03a 	or	r8,r8,r9
    a654:	4010c03a 	cmpne	r8,r8,zero
    a658:	42d0b03a 	or	r8,r8,r11
    a65c:	7013883a 	mov	r9,r14
    a660:	11000117 	ldw	r4,4(r2)
    a664:	28800117 	ldw	r2,4(r5)
    a668:	20804126 	beq	r4,r2,a770 <_fpadd_parts+0x1b4>
    a66c:	20006326 	beq	r4,zero,a7fc <_fpadd_parts+0x240>
    a670:	4305c83a 	sub	r2,r8,r12
    a674:	4091803a 	cmpltu	r8,r8,r2
    a678:	4b47c83a 	sub	r3,r9,r13
    a67c:	1a07c83a 	sub	r3,r3,r8
    a680:	18006316 	blt	r3,zero,a810 <_fpadd_parts+0x254>
    a684:	30000115 	stw	zero,4(r6)
    a688:	31c00215 	stw	r7,8(r6)
    a68c:	30800315 	stw	r2,12(r6)
    a690:	30c00415 	stw	r3,16(r6)
    a694:	11ffffc4 	addi	r7,r2,-1
    a698:	388b403a 	cmpgeu	r5,r7,r2
    a69c:	194bc83a 	sub	r5,r3,r5
    a6a0:	01040034 	movhi	r4,4096
    a6a4:	213fffc4 	addi	r4,r4,-1
    a6a8:	21401736 	bltu	r4,r5,a708 <_fpadd_parts+0x14c>
    a6ac:	29008226 	beq	r5,r4,a8b8 <_fpadd_parts+0x2fc>
    a6b0:	31400217 	ldw	r5,8(r6)
    a6b4:	02840034 	movhi	r10,4096
    a6b8:	52bfffc4 	addi	r10,r10,-1
    a6bc:	033fff84 	movi	r12,-2
    a6c0:	297fffc4 	addi	r5,r5,-1
    a6c4:	00000106 	br	a6cc <_fpadd_parts+0x110>
    a6c8:	3a804a26 	beq	r7,r10,a7f4 <_fpadd_parts+0x238>
    a6cc:	1089883a 	add	r4,r2,r2
    a6d0:	2091803a 	cmpltu	r8,r4,r2
    a6d4:	18c7883a 	add	r3,r3,r3
    a6d8:	227fffc4 	addi	r9,r4,-1
    a6dc:	40d1883a 	add	r8,r8,r3
    a6e0:	490f403a 	cmpgeu	r7,r9,r4
    a6e4:	41cfc83a 	sub	r7,r8,r7
    a6e8:	2817883a 	mov	r11,r5
    a6ec:	2005883a 	mov	r2,r4
    a6f0:	4007883a 	mov	r3,r8
    a6f4:	297fffc4 	addi	r5,r5,-1
    a6f8:	51fff32e 	bgeu	r10,r7,a6c8 <_fpadd_parts+0x10c>
    a6fc:	31000315 	stw	r4,12(r6)
    a700:	32000415 	stw	r8,16(r6)
    a704:	32c00215 	stw	r11,8(r6)
    a708:	010000c4 	movi	r4,3
    a70c:	31000015 	stw	r4,0(r6)
    a710:	01080034 	movhi	r4,8192
    a714:	213fffc4 	addi	r4,r4,-1
    a718:	20c00b2e 	bgeu	r4,r3,a748 <_fpadd_parts+0x18c>
    a71c:	180e97fa 	slli	r7,r3,31
    a720:	1008d07a 	srli	r4,r2,1
    a724:	31400217 	ldw	r5,8(r6)
    a728:	1806d07a 	srli	r3,r3,1
    a72c:	1080004c 	andi	r2,r2,1
    a730:	3908b03a 	or	r4,r7,r4
    a734:	1108b03a 	or	r4,r2,r4
    a738:	29400044 	addi	r5,r5,1
    a73c:	31000315 	stw	r4,12(r6)
    a740:	30c00415 	stw	r3,16(r6)
    a744:	31400215 	stw	r5,8(r6)
    a748:	3005883a 	mov	r2,r6
    a74c:	f800283a 	ret
    a750:	2805883a 	mov	r2,r5
    a754:	f800283a 	ret
    a758:	59c01e0e 	bge	r11,r7,a7d4 <_fpadd_parts+0x218>
    a75c:	11000117 	ldw	r4,4(r2)
    a760:	28800117 	ldw	r2,4(r5)
    a764:	0011883a 	mov	r8,zero
    a768:	0013883a 	mov	r9,zero
    a76c:	20bfbf1e 	bne	r4,r2,a66c <_fpadd_parts+0xb0>
    a770:	4305883a 	add	r2,r8,r12
    a774:	1207803a 	cmpltu	r3,r2,r8
    a778:	4b53883a 	add	r9,r9,r13
    a77c:	1a47883a 	add	r3,r3,r9
    a780:	31000115 	stw	r4,4(r6)
    a784:	31c00215 	stw	r7,8(r6)
    a788:	30800315 	stw	r2,12(r6)
    a78c:	30c00415 	stw	r3,16(r6)
    a790:	003fdd06 	br	a708 <_fpadd_parts+0x14c>
    a794:	20ffef1e 	bne	r4,r3,a754 <_fpadd_parts+0x198>
    a798:	31000015 	stw	r4,0(r6)
    a79c:	10c00117 	ldw	r3,4(r2)
    a7a0:	30c00115 	stw	r3,4(r6)
    a7a4:	10c00217 	ldw	r3,8(r2)
    a7a8:	11000117 	ldw	r4,4(r2)
    a7ac:	29400117 	ldw	r5,4(r5)
    a7b0:	30c00215 	stw	r3,8(r6)
    a7b4:	10c00317 	ldw	r3,12(r2)
    a7b8:	2908703a 	and	r4,r5,r4
    a7bc:	30c00315 	stw	r3,12(r6)
    a7c0:	10c00417 	ldw	r3,16(r2)
    a7c4:	31000115 	stw	r4,4(r6)
    a7c8:	3005883a 	mov	r2,r6
    a7cc:	30c00415 	stw	r3,16(r6)
    a7d0:	f800283a 	ret
    a7d4:	580f883a 	mov	r7,r11
    a7d8:	0019883a 	mov	r12,zero
    a7dc:	001b883a 	mov	r13,zero
    a7e0:	003f9f06 	br	a660 <_fpadd_parts+0xa4>
    a7e4:	0115c83a 	sub	r10,zero,r4
    a7e8:	00c00fc4 	movi	r3,63
    a7ec:	1abfda16 	blt	r3,r10,a758 <_fpadd_parts+0x19c>
    a7f0:	003f8906 	br	a618 <_fpadd_parts+0x5c>
    a7f4:	627fb52e 	bgeu	r12,r9,a6cc <_fpadd_parts+0x110>
    a7f8:	003fc006 	br	a6fc <_fpadd_parts+0x140>
    a7fc:	6205c83a 	sub	r2,r12,r8
    a800:	6099803a 	cmpltu	r12,r12,r2
    a804:	6a47c83a 	sub	r3,r13,r9
    a808:	1b07c83a 	sub	r3,r3,r12
    a80c:	183f9d0e 	bge	r3,zero,a684 <_fpadd_parts+0xc8>
    a810:	0085c83a 	sub	r2,zero,r2
    a814:	1008c03a 	cmpne	r4,r2,zero
    a818:	00c7c83a 	sub	r3,zero,r3
    a81c:	1907c83a 	sub	r3,r3,r4
    a820:	01000044 	movi	r4,1
    a824:	31000115 	stw	r4,4(r6)
    a828:	31c00215 	stw	r7,8(r6)
    a82c:	30800315 	stw	r2,12(r6)
    a830:	30c00415 	stw	r3,16(r6)
    a834:	003f9706 	br	a694 <_fpadd_parts+0xd8>
    a838:	203f8926 	beq	r4,zero,a660 <_fpadd_parts+0xa4>
    a83c:	50fff804 	addi	r3,r10,-32
    a840:	3a8f883a 	add	r7,r7,r10
    a844:	18002316 	blt	r3,zero,a8d4 <_fpadd_parts+0x318>
    a848:	68d6d83a 	srl	r11,r13,r3
    a84c:	001d883a 	mov	r14,zero
    a850:	18001c16 	blt	r3,zero,a8c4 <_fpadd_parts+0x308>
    a854:	01000044 	movi	r4,1
    a858:	20c6983a 	sll	r3,r4,r3
    a85c:	0015883a 	mov	r10,zero
    a860:	513fffc4 	addi	r4,r10,-1
    a864:	2295403a 	cmpgeu	r10,r4,r10
    a868:	1a87c83a 	sub	r3,r3,r10
    a86c:	1b5a703a 	and	r13,r3,r13
    a870:	2318703a 	and	r12,r4,r12
    a874:	6358b03a 	or	r12,r12,r13
    a878:	6018c03a 	cmpne	r12,r12,zero
    a87c:	62d8b03a 	or	r12,r12,r11
    a880:	701b883a 	mov	r13,r14
    a884:	003f7606 	br	a660 <_fpadd_parts+0xa4>
    a888:	4808907a 	slli	r4,r9,1
    a88c:	02c007c4 	movi	r11,31
    a890:	5a97c83a 	sub	r11,r11,r10
    a894:	22c8983a 	sll	r4,r4,r11
    a898:	4296d83a 	srl	r11,r8,r10
    a89c:	4a9cd83a 	srl	r14,r9,r10
    a8a0:	22d6b03a 	or	r11,r4,r11
    a8a4:	003f6106 	br	a62c <_fpadd_parts+0x70>
    a8a8:	00c00044 	movi	r3,1
    a8ac:	1a94983a 	sll	r10,r3,r10
    a8b0:	0007883a 	mov	r3,zero
    a8b4:	003f6106 	br	a63c <_fpadd_parts+0x80>
    a8b8:	013fff84 	movi	r4,-2
    a8bc:	21ff7c2e 	bgeu	r4,r7,a6b0 <_fpadd_parts+0xf4>
    a8c0:	003f9106 	br	a708 <_fpadd_parts+0x14c>
    a8c4:	00c00044 	movi	r3,1
    a8c8:	1a94983a 	sll	r10,r3,r10
    a8cc:	0007883a 	mov	r3,zero
    a8d0:	003fe306 	br	a860 <_fpadd_parts+0x2a4>
    a8d4:	6816907a 	slli	r11,r13,1
    a8d8:	010007c4 	movi	r4,31
    a8dc:	2289c83a 	sub	r4,r4,r10
    a8e0:	5908983a 	sll	r4,r11,r4
    a8e4:	6296d83a 	srl	r11,r12,r10
    a8e8:	6a9cd83a 	srl	r14,r13,r10
    a8ec:	22d6b03a 	or	r11,r4,r11
    a8f0:	003fd706 	br	a850 <_fpadd_parts+0x294>
    a8f4:	193f971e 	bne	r3,r4,a754 <_fpadd_parts+0x198>
    a8f8:	11000117 	ldw	r4,4(r2)
    a8fc:	28c00117 	ldw	r3,4(r5)
    a900:	20ff9426 	beq	r4,r3,a754 <_fpadd_parts+0x198>
    a904:	00800074 	movhi	r2,1
    a908:	10b74304 	addi	r2,r2,-8948
    a90c:	f800283a 	ret

0000a910 <__adddf3>:
    a910:	deffec04 	addi	sp,sp,-80
    a914:	d9001115 	stw	r4,68(sp)
    a918:	d9401215 	stw	r5,72(sp)
    a91c:	d9001104 	addi	r4,sp,68
    a920:	d9400a04 	addi	r5,sp,40
    a924:	dfc01315 	stw	ra,76(sp)
    a928:	d9c01015 	stw	r7,64(sp)
    a92c:	d9800f15 	stw	r6,60(sp)
    a930:	000b6600 	call	b660 <__unpack_d>
    a934:	d9000f04 	addi	r4,sp,60
    a938:	d9400504 	addi	r5,sp,20
    a93c:	000b6600 	call	b660 <__unpack_d>
    a940:	d9000a04 	addi	r4,sp,40
    a944:	d9400504 	addi	r5,sp,20
    a948:	d80d883a 	mov	r6,sp
    a94c:	000a5bc0 	call	a5bc <_fpadd_parts>
    a950:	1009883a 	mov	r4,r2
    a954:	000b43c0 	call	b43c <__pack_d>
    a958:	dfc01317 	ldw	ra,76(sp)
    a95c:	dec01404 	addi	sp,sp,80
    a960:	f800283a 	ret

0000a964 <__subdf3>:
    a964:	deffec04 	addi	sp,sp,-80
    a968:	d9001115 	stw	r4,68(sp)
    a96c:	d9401215 	stw	r5,72(sp)
    a970:	d9001104 	addi	r4,sp,68
    a974:	d9400a04 	addi	r5,sp,40
    a978:	dfc01315 	stw	ra,76(sp)
    a97c:	d9c01015 	stw	r7,64(sp)
    a980:	d9800f15 	stw	r6,60(sp)
    a984:	000b6600 	call	b660 <__unpack_d>
    a988:	d9000f04 	addi	r4,sp,60
    a98c:	d9400504 	addi	r5,sp,20
    a990:	000b6600 	call	b660 <__unpack_d>
    a994:	d8800617 	ldw	r2,24(sp)
    a998:	d9000a04 	addi	r4,sp,40
    a99c:	d9400504 	addi	r5,sp,20
    a9a0:	d80d883a 	mov	r6,sp
    a9a4:	1080005c 	xori	r2,r2,1
    a9a8:	d8800615 	stw	r2,24(sp)
    a9ac:	000a5bc0 	call	a5bc <_fpadd_parts>
    a9b0:	1009883a 	mov	r4,r2
    a9b4:	000b43c0 	call	b43c <__pack_d>
    a9b8:	dfc01317 	ldw	ra,76(sp)
    a9bc:	dec01404 	addi	sp,sp,80
    a9c0:	f800283a 	ret

0000a9c4 <__muldf3>:
    a9c4:	deffe404 	addi	sp,sp,-112
    a9c8:	d9001115 	stw	r4,68(sp)
    a9cc:	d9401215 	stw	r5,72(sp)
    a9d0:	d9001104 	addi	r4,sp,68
    a9d4:	d9400a04 	addi	r5,sp,40
    a9d8:	dfc01b15 	stw	ra,108(sp)
    a9dc:	d9800f15 	stw	r6,60(sp)
    a9e0:	d9c01015 	stw	r7,64(sp)
    a9e4:	ddc01a15 	stw	r23,104(sp)
    a9e8:	dd801915 	stw	r22,100(sp)
    a9ec:	dd401815 	stw	r21,96(sp)
    a9f0:	dd001715 	stw	r20,92(sp)
    a9f4:	dcc01615 	stw	r19,88(sp)
    a9f8:	dc801515 	stw	r18,84(sp)
    a9fc:	dc401415 	stw	r17,80(sp)
    aa00:	dc001315 	stw	r16,76(sp)
    aa04:	000b6600 	call	b660 <__unpack_d>
    aa08:	d9000f04 	addi	r4,sp,60
    aa0c:	d9400504 	addi	r5,sp,20
    aa10:	000b6600 	call	b660 <__unpack_d>
    aa14:	d8c00a17 	ldw	r3,40(sp)
    aa18:	00800044 	movi	r2,1
    aa1c:	10c01136 	bltu	r2,r3,aa64 <__muldf3+0xa0>
    aa20:	d8c00b17 	ldw	r3,44(sp)
    aa24:	d8800617 	ldw	r2,24(sp)
    aa28:	d9000a04 	addi	r4,sp,40
    aa2c:	1884c03a 	cmpne	r2,r3,r2
    aa30:	d8800b15 	stw	r2,44(sp)
    aa34:	000b43c0 	call	b43c <__pack_d>
    aa38:	dfc01b17 	ldw	ra,108(sp)
    aa3c:	ddc01a17 	ldw	r23,104(sp)
    aa40:	dd801917 	ldw	r22,100(sp)
    aa44:	dd401817 	ldw	r21,96(sp)
    aa48:	dd001717 	ldw	r20,92(sp)
    aa4c:	dcc01617 	ldw	r19,88(sp)
    aa50:	dc801517 	ldw	r18,84(sp)
    aa54:	dc401417 	ldw	r17,80(sp)
    aa58:	dc001317 	ldw	r16,76(sp)
    aa5c:	dec01c04 	addi	sp,sp,112
    aa60:	f800283a 	ret
    aa64:	d9000517 	ldw	r4,20(sp)
    aa68:	11000636 	bltu	r2,r4,aa84 <__muldf3+0xc0>
    aa6c:	d8800617 	ldw	r2,24(sp)
    aa70:	d8c00b17 	ldw	r3,44(sp)
    aa74:	d9000504 	addi	r4,sp,20
    aa78:	1884c03a 	cmpne	r2,r3,r2
    aa7c:	d8800615 	stw	r2,24(sp)
    aa80:	003fec06 	br	aa34 <__muldf3+0x70>
    aa84:	00800104 	movi	r2,4
    aa88:	1880051e 	bne	r3,r2,aaa0 <__muldf3+0xdc>
    aa8c:	00800084 	movi	r2,2
    aa90:	20bfe31e 	bne	r4,r2,aa20 <__muldf3+0x5c>
    aa94:	01000074 	movhi	r4,1
    aa98:	21374304 	addi	r4,r4,-8948
    aa9c:	003fe506 	br	aa34 <__muldf3+0x70>
    aaa0:	2080031e 	bne	r4,r2,aab0 <__muldf3+0xec>
    aaa4:	00800084 	movi	r2,2
    aaa8:	18bffa26 	beq	r3,r2,aa94 <__muldf3+0xd0>
    aaac:	003fef06 	br	aa6c <__muldf3+0xa8>
    aab0:	00800084 	movi	r2,2
    aab4:	18bfda26 	beq	r3,r2,aa20 <__muldf3+0x5c>
    aab8:	20bfec26 	beq	r4,r2,aa6c <__muldf3+0xa8>
    aabc:	dc000d17 	ldw	r16,52(sp)
    aac0:	dd000817 	ldw	r20,32(sp)
    aac4:	dc800917 	ldw	r18,36(sp)
    aac8:	8009883a 	mov	r4,r16
    aacc:	000b883a 	mov	r5,zero
    aad0:	a00d883a 	mov	r6,r20
    aad4:	000f883a 	mov	r7,zero
    aad8:	000b2800 	call	b280 <__muldi3>
    aadc:	dc400e17 	ldw	r17,56(sp)
    aae0:	9009883a 	mov	r4,r18
    aae4:	800d883a 	mov	r6,r16
    aae8:	000b883a 	mov	r5,zero
    aaec:	000f883a 	mov	r7,zero
    aaf0:	102f883a 	mov	r23,r2
    aaf4:	1827883a 	mov	r19,r3
    aaf8:	000b2800 	call	b280 <__muldi3>
    aafc:	900d883a 	mov	r6,r18
    ab00:	8809883a 	mov	r4,r17
    ab04:	000b883a 	mov	r5,zero
    ab08:	000f883a 	mov	r7,zero
    ab0c:	102b883a 	mov	r21,r2
    ab10:	1821883a 	mov	r16,r3
    ab14:	000b2800 	call	b280 <__muldi3>
    ab18:	8809883a 	mov	r4,r17
    ab1c:	000b883a 	mov	r5,zero
    ab20:	a00d883a 	mov	r6,r20
    ab24:	000f883a 	mov	r7,zero
    ab28:	102d883a 	mov	r22,r2
    ab2c:	1825883a 	mov	r18,r3
    ab30:	000b2800 	call	b280 <__muldi3>
    ab34:	154b883a 	add	r5,r2,r21
    ab38:	2889803a 	cmpltu	r4,r5,r2
    ab3c:	1c07883a 	add	r3,r3,r16
    ab40:	20c9883a 	add	r4,r4,r3
    ab44:	24004b36 	bltu	r4,r16,ac74 <__muldf3+0x2b0>
    ab48:	8100011e 	bne	r16,r4,ab50 <__muldf3+0x18c>
    ab4c:	2d404936 	bltu	r5,r21,ac74 <__muldf3+0x2b0>
    ab50:	0011883a 	mov	r8,zero
    ab54:	0007883a 	mov	r3,zero
    ab58:	2ccb883a 	add	r5,r5,r19
    ab5c:	b80d883a 	mov	r6,r23
    ab60:	2cc0012e 	bgeu	r5,r19,ab68 <__muldf3+0x1a4>
    ab64:	02000044 	movi	r8,1
    ab68:	258f883a 	add	r7,r4,r22
    ab6c:	3909803a 	cmpltu	r4,r7,r4
    ab70:	da400c17 	ldw	r9,48(sp)
    ab74:	2489883a 	add	r4,r4,r18
    ab78:	d8800717 	ldw	r2,28(sp)
    ab7c:	20c9883a 	add	r4,r4,r3
    ab80:	da800b17 	ldw	r10,44(sp)
    ab84:	d8c00617 	ldw	r3,24(sp)
    ab88:	3a11883a 	add	r8,r7,r8
    ab8c:	4885883a 	add	r2,r9,r2
    ab90:	50c6c03a 	cmpne	r3,r10,r3
    ab94:	41cf803a 	cmpltu	r7,r8,r7
    ab98:	12400104 	addi	r9,r2,4
    ab9c:	d8c00115 	stw	r3,4(sp)
    aba0:	3909883a 	add	r4,r7,r4
    aba4:	da400215 	stw	r9,8(sp)
    aba8:	03480034 	movhi	r13,8192
    abac:	6b7fffc4 	addi	r13,r13,-1
    abb0:	4007883a 	mov	r3,r8
    abb4:	6900102e 	bgeu	r13,r4,abf8 <__muldf3+0x234>
    abb8:	10800144 	addi	r2,r2,5
    abbc:	180ed07a 	srli	r7,r3,1
    abc0:	18c0004c 	andi	r3,r3,1
    abc4:	201097fa 	slli	r8,r4,31
    abc8:	281697fa 	slli	r11,r5,31
    abcc:	2008d07a 	srli	r4,r4,1
    abd0:	3014d07a 	srli	r10,r6,1
    abd4:	2812d07a 	srli	r9,r5,1
    abd8:	1019883a 	mov	r12,r2
    abdc:	18000226 	beq	r3,zero,abe8 <__muldf3+0x224>
    abe0:	5a8cb03a 	or	r6,r11,r10
    abe4:	49600034 	orhi	r5,r9,32768
    abe8:	41c6b03a 	or	r3,r8,r7
    abec:	10800044 	addi	r2,r2,1
    abf0:	693ff236 	bltu	r13,r4,abbc <__muldf3+0x1f8>
    abf4:	db000215 	stw	r12,8(sp)
    abf8:	03440034 	movhi	r13,4096
    abfc:	6b7fffc4 	addi	r13,r13,-1
    ac00:	69001336 	bltu	r13,r4,ac50 <__muldf3+0x28c>
    ac04:	d8800217 	ldw	r2,8(sp)
    ac08:	10bfffc4 	addi	r2,r2,-1
    ac0c:	18d3883a 	add	r9,r3,r3
    ac10:	48c7803a 	cmpltu	r3,r9,r3
    ac14:	2109883a 	add	r4,r4,r4
    ac18:	190f883a 	add	r7,r3,r4
    ac1c:	3191883a 	add	r8,r6,r6
    ac20:	4197803a 	cmpltu	r11,r8,r6
    ac24:	2955883a 	add	r10,r5,r5
    ac28:	1019883a 	mov	r12,r2
    ac2c:	4807883a 	mov	r3,r9
    ac30:	3809883a 	mov	r4,r7
    ac34:	2800010e 	bge	r5,zero,ac3c <__muldf3+0x278>
    ac38:	48c00054 	ori	r3,r9,1
    ac3c:	400d883a 	mov	r6,r8
    ac40:	5a8b883a 	add	r5,r11,r10
    ac44:	10bfffc4 	addi	r2,r2,-1
    ac48:	69fff02e 	bgeu	r13,r7,ac0c <__muldf3+0x248>
    ac4c:	db000215 	stw	r12,8(sp)
    ac50:	18803fcc 	andi	r2,r3,255
    ac54:	01c02004 	movi	r7,128
    ac58:	11c00926 	beq	r2,r7,ac80 <__muldf3+0x2bc>
    ac5c:	008000c4 	movi	r2,3
    ac60:	d9000415 	stw	r4,16(sp)
    ac64:	d8c00315 	stw	r3,12(sp)
    ac68:	d8800015 	stw	r2,0(sp)
    ac6c:	d809883a 	mov	r4,sp
    ac70:	003f7006 	br	aa34 <__muldf3+0x70>
    ac74:	0011883a 	mov	r8,zero
    ac78:	00c00044 	movi	r3,1
    ac7c:	003fb606 	br	ab58 <__muldf3+0x194>
    ac80:	19c0400c 	andi	r7,r3,256
    ac84:	383ff51e 	bne	r7,zero,ac5c <__muldf3+0x298>
    ac88:	314ab03a 	or	r5,r6,r5
    ac8c:	283ff326 	beq	r5,zero,ac5c <__muldf3+0x298>
    ac90:	1885883a 	add	r2,r3,r2
    ac94:	10cb803a 	cmpltu	r5,r2,r3
    ac98:	00ffc004 	movi	r3,-256
    ac9c:	10c6703a 	and	r3,r2,r3
    aca0:	2909883a 	add	r4,r5,r4
    aca4:	003fed06 	br	ac5c <__muldf3+0x298>

0000aca8 <__divdf3>:
    aca8:	defff104 	addi	sp,sp,-60
    acac:	d9000c15 	stw	r4,48(sp)
    acb0:	d9400d15 	stw	r5,52(sp)
    acb4:	d9000c04 	addi	r4,sp,48
    acb8:	d9400504 	addi	r5,sp,20
    acbc:	dfc00e15 	stw	ra,56(sp)
    acc0:	d9800a15 	stw	r6,40(sp)
    acc4:	d9c00b15 	stw	r7,44(sp)
    acc8:	000b6600 	call	b660 <__unpack_d>
    accc:	d9000a04 	addi	r4,sp,40
    acd0:	d80b883a 	mov	r5,sp
    acd4:	000b6600 	call	b660 <__unpack_d>
    acd8:	d8c00517 	ldw	r3,20(sp)
    acdc:	00800044 	movi	r2,1
    ace0:	10c00536 	bltu	r2,r3,acf8 <__divdf3+0x50>
    ace4:	d9000504 	addi	r4,sp,20
    ace8:	000b43c0 	call	b43c <__pack_d>
    acec:	dfc00e17 	ldw	ra,56(sp)
    acf0:	dec00f04 	addi	sp,sp,60
    acf4:	f800283a 	ret
    acf8:	d9000017 	ldw	r4,0(sp)
    acfc:	11000536 	bltu	r2,r4,ad14 <__divdf3+0x6c>
    ad00:	d809883a 	mov	r4,sp
    ad04:	000b43c0 	call	b43c <__pack_d>
    ad08:	dfc00e17 	ldw	ra,56(sp)
    ad0c:	dec00f04 	addi	sp,sp,60
    ad10:	f800283a 	ret
    ad14:	d9800617 	ldw	r6,24(sp)
    ad18:	d9400117 	ldw	r5,4(sp)
    ad1c:	00800104 	movi	r2,4
    ad20:	314af03a 	xor	r5,r6,r5
    ad24:	d9400615 	stw	r5,24(sp)
    ad28:	18800226 	beq	r3,r2,ad34 <__divdf3+0x8c>
    ad2c:	01400084 	movi	r5,2
    ad30:	1940041e 	bne	r3,r5,ad44 <__divdf3+0x9c>
    ad34:	193feb1e 	bne	r3,r4,ace4 <__divdf3+0x3c>
    ad38:	01000074 	movhi	r4,1
    ad3c:	21374304 	addi	r4,r4,-8948
    ad40:	003fe906 	br	ace8 <__divdf3+0x40>
    ad44:	20803326 	beq	r4,r2,ae14 <__divdf3+0x16c>
    ad48:	21403726 	beq	r4,r5,ae28 <__divdf3+0x180>
    ad4c:	d8800217 	ldw	r2,8(sp)
    ad50:	d9000717 	ldw	r4,28(sp)
    ad54:	d8c00917 	ldw	r3,36(sp)
    ad58:	da000417 	ldw	r8,16(sp)
    ad5c:	2089c83a 	sub	r4,r4,r2
    ad60:	d9000715 	stw	r4,28(sp)
    ad64:	d8800817 	ldw	r2,32(sp)
    ad68:	dbc00317 	ldw	r15,12(sp)
    ad6c:	1a000236 	bltu	r3,r8,ad78 <__divdf3+0xd0>
    ad70:	40c0081e 	bne	r8,r3,ad94 <__divdf3+0xec>
    ad74:	13c0072e 	bgeu	r2,r15,ad94 <__divdf3+0xec>
    ad78:	108b883a 	add	r5,r2,r2
    ad7c:	288d803a 	cmpltu	r6,r5,r2
    ad80:	18c7883a 	add	r3,r3,r3
    ad84:	213fffc4 	addi	r4,r4,-1
    ad88:	2805883a 	mov	r2,r5
    ad8c:	30c7883a 	add	r3,r6,r3
    ad90:	d9000715 	stw	r4,28(sp)
    ad94:	01400f44 	movi	r5,61
    ad98:	000f883a 	mov	r7,zero
    ad9c:	01040034 	movhi	r4,4096
    ada0:	0019883a 	mov	r12,zero
    ada4:	001b883a 	mov	r13,zero
    ada8:	201697fa 	slli	r11,r4,31
    adac:	3814d07a 	srli	r10,r7,1
    adb0:	297fffc4 	addi	r5,r5,-1
    adb4:	1a000936 	bltu	r3,r8,addc <__divdf3+0x134>
    adb8:	13cdc83a 	sub	r6,r2,r15
    adbc:	1193803a 	cmpltu	r9,r2,r6
    adc0:	1a1dc83a 	sub	r14,r3,r8
    adc4:	40c0011e 	bne	r8,r3,adcc <__divdf3+0x124>
    adc8:	13c00436 	bltu	r2,r15,addc <__divdf3+0x134>
    adcc:	3005883a 	mov	r2,r6
    add0:	7247c83a 	sub	r3,r14,r9
    add4:	61d8b03a 	or	r12,r12,r7
    add8:	691ab03a 	or	r13,r13,r4
    addc:	108d883a 	add	r6,r2,r2
    ade0:	3093803a 	cmpltu	r9,r6,r2
    ade4:	18c7883a 	add	r3,r3,r3
    ade8:	5a8eb03a 	or	r7,r11,r10
    adec:	2008d07a 	srli	r4,r4,1
    adf0:	3005883a 	mov	r2,r6
    adf4:	48c7883a 	add	r3,r9,r3
    adf8:	283feb1e 	bne	r5,zero,ada8 <__divdf3+0x100>
    adfc:	61003fcc 	andi	r4,r12,255
    ae00:	01402004 	movi	r5,128
    ae04:	21400b26 	beq	r4,r5,ae34 <__divdf3+0x18c>
    ae08:	db000815 	stw	r12,32(sp)
    ae0c:	db400915 	stw	r13,36(sp)
    ae10:	003fb406 	br	ace4 <__divdf3+0x3c>
    ae14:	d8000815 	stw	zero,32(sp)
    ae18:	d8000915 	stw	zero,36(sp)
    ae1c:	d8000715 	stw	zero,28(sp)
    ae20:	d9000504 	addi	r4,sp,20
    ae24:	003fb006 	br	ace8 <__divdf3+0x40>
    ae28:	d8800515 	stw	r2,20(sp)
    ae2c:	d9000504 	addi	r4,sp,20
    ae30:	003fad06 	br	ace8 <__divdf3+0x40>
    ae34:	6140400c 	andi	r5,r12,256
    ae38:	283ff31e 	bne	r5,zero,ae08 <__divdf3+0x160>
    ae3c:	30c4b03a 	or	r2,r6,r3
    ae40:	103ff126 	beq	r2,zero,ae08 <__divdf3+0x160>
    ae44:	6109883a 	add	r4,r12,r4
    ae48:	2305803a 	cmpltu	r2,r4,r12
    ae4c:	033fc004 	movi	r12,-256
    ae50:	2318703a 	and	r12,r4,r12
    ae54:	135b883a 	add	r13,r2,r13
    ae58:	003feb06 	br	ae08 <__divdf3+0x160>

0000ae5c <__gtdf2>:
    ae5c:	defff104 	addi	sp,sp,-60
    ae60:	d9000c15 	stw	r4,48(sp)
    ae64:	d9400d15 	stw	r5,52(sp)
    ae68:	d9000c04 	addi	r4,sp,48
    ae6c:	d9400504 	addi	r5,sp,20
    ae70:	dfc00e15 	stw	ra,56(sp)
    ae74:	d9800a15 	stw	r6,40(sp)
    ae78:	d9c00b15 	stw	r7,44(sp)
    ae7c:	000b6600 	call	b660 <__unpack_d>
    ae80:	d9000a04 	addi	r4,sp,40
    ae84:	d80b883a 	mov	r5,sp
    ae88:	000b6600 	call	b660 <__unpack_d>
    ae8c:	d8c00517 	ldw	r3,20(sp)
    ae90:	00800044 	movi	r2,1
    ae94:	10c0082e 	bgeu	r2,r3,aeb8 <__gtdf2+0x5c>
    ae98:	d8c00017 	ldw	r3,0(sp)
    ae9c:	10c0062e 	bgeu	r2,r3,aeb8 <__gtdf2+0x5c>
    aea0:	d9000504 	addi	r4,sp,20
    aea4:	d80b883a 	mov	r5,sp
    aea8:	000b7640 	call	b764 <__fpcmp_parts_d>
    aeac:	dfc00e17 	ldw	ra,56(sp)
    aeb0:	dec00f04 	addi	sp,sp,60
    aeb4:	f800283a 	ret
    aeb8:	00bfffc4 	movi	r2,-1
    aebc:	003ffb06 	br	aeac <__gtdf2+0x50>

0000aec0 <__gedf2>:
    aec0:	defff104 	addi	sp,sp,-60
    aec4:	d9000c15 	stw	r4,48(sp)
    aec8:	d9400d15 	stw	r5,52(sp)
    aecc:	d9000c04 	addi	r4,sp,48
    aed0:	d9400504 	addi	r5,sp,20
    aed4:	dfc00e15 	stw	ra,56(sp)
    aed8:	d9800a15 	stw	r6,40(sp)
    aedc:	d9c00b15 	stw	r7,44(sp)
    aee0:	000b6600 	call	b660 <__unpack_d>
    aee4:	d9000a04 	addi	r4,sp,40
    aee8:	d80b883a 	mov	r5,sp
    aeec:	000b6600 	call	b660 <__unpack_d>
    aef0:	d8c00517 	ldw	r3,20(sp)
    aef4:	00800044 	movi	r2,1
    aef8:	10c0082e 	bgeu	r2,r3,af1c <__gedf2+0x5c>
    aefc:	d8c00017 	ldw	r3,0(sp)
    af00:	10c0062e 	bgeu	r2,r3,af1c <__gedf2+0x5c>
    af04:	d9000504 	addi	r4,sp,20
    af08:	d80b883a 	mov	r5,sp
    af0c:	000b7640 	call	b764 <__fpcmp_parts_d>
    af10:	dfc00e17 	ldw	ra,56(sp)
    af14:	dec00f04 	addi	sp,sp,60
    af18:	f800283a 	ret
    af1c:	00bfffc4 	movi	r2,-1
    af20:	003ffb06 	br	af10 <__gedf2+0x50>

0000af24 <__ltdf2>:
    af24:	defff104 	addi	sp,sp,-60
    af28:	d9000c15 	stw	r4,48(sp)
    af2c:	d9400d15 	stw	r5,52(sp)
    af30:	d9000c04 	addi	r4,sp,48
    af34:	d9400504 	addi	r5,sp,20
    af38:	dfc00e15 	stw	ra,56(sp)
    af3c:	d9800a15 	stw	r6,40(sp)
    af40:	d9c00b15 	stw	r7,44(sp)
    af44:	000b6600 	call	b660 <__unpack_d>
    af48:	d9000a04 	addi	r4,sp,40
    af4c:	d80b883a 	mov	r5,sp
    af50:	000b6600 	call	b660 <__unpack_d>
    af54:	d8c00517 	ldw	r3,20(sp)
    af58:	00800044 	movi	r2,1
    af5c:	10c0052e 	bgeu	r2,r3,af74 <__ltdf2+0x50>
    af60:	d8c00017 	ldw	r3,0(sp)
    af64:	10c0032e 	bgeu	r2,r3,af74 <__ltdf2+0x50>
    af68:	d9000504 	addi	r4,sp,20
    af6c:	d80b883a 	mov	r5,sp
    af70:	000b7640 	call	b764 <__fpcmp_parts_d>
    af74:	dfc00e17 	ldw	ra,56(sp)
    af78:	dec00f04 	addi	sp,sp,60
    af7c:	f800283a 	ret

0000af80 <__floatsidf>:
    af80:	2004d7fa 	srli	r2,r4,31
    af84:	defff904 	addi	sp,sp,-28
    af88:	00c000c4 	movi	r3,3
    af8c:	dfc00615 	stw	ra,24(sp)
    af90:	dc000515 	stw	r16,20(sp)
    af94:	d8c00015 	stw	r3,0(sp)
    af98:	d8800115 	stw	r2,4(sp)
    af9c:	2000081e 	bne	r4,zero,afc0 <__floatsidf+0x40>
    afa0:	00800084 	movi	r2,2
    afa4:	d8800015 	stw	r2,0(sp)
    afa8:	d809883a 	mov	r4,sp
    afac:	000b43c0 	call	b43c <__pack_d>
    afb0:	dfc00617 	ldw	ra,24(sp)
    afb4:	dc000517 	ldw	r16,20(sp)
    afb8:	dec00704 	addi	sp,sp,28
    afbc:	f800283a 	ret
    afc0:	00c00f04 	movi	r3,60
    afc4:	d8c00215 	stw	r3,8(sp)
    afc8:	10000f1e 	bne	r2,zero,b008 <__floatsidf+0x88>
    afcc:	2021883a 	mov	r16,r4
    afd0:	8009883a 	mov	r4,r16
    afd4:	000b3900 	call	b390 <__clzsi2>
    afd8:	11000744 	addi	r4,r2,29
    afdc:	0100110e 	bge	zero,r4,b024 <__floatsidf+0xa4>
    afe0:	10ffff44 	addi	r3,r2,-3
    afe4:	18001216 	blt	r3,zero,b030 <__floatsidf+0xb0>
    afe8:	80c6983a 	sll	r3,r16,r3
    afec:	0009883a 	mov	r4,zero
    aff0:	014007c4 	movi	r5,31
    aff4:	2885c83a 	sub	r2,r5,r2
    aff8:	d9000315 	stw	r4,12(sp)
    affc:	d8c00415 	stw	r3,16(sp)
    b000:	d8800215 	stw	r2,8(sp)
    b004:	003fe806 	br	afa8 <__floatsidf+0x28>
    b008:	00a00034 	movhi	r2,32768
    b00c:	20800e26 	beq	r4,r2,b048 <__floatsidf+0xc8>
    b010:	0121c83a 	sub	r16,zero,r4
    b014:	8009883a 	mov	r4,r16
    b018:	000b3900 	call	b390 <__clzsi2>
    b01c:	11000744 	addi	r4,r2,29
    b020:	013fef16 	blt	zero,r4,afe0 <__floatsidf+0x60>
    b024:	dc000315 	stw	r16,12(sp)
    b028:	d8000415 	stw	zero,16(sp)
    b02c:	003fde06 	br	afa8 <__floatsidf+0x28>
    b030:	800ad07a 	srli	r5,r16,1
    b034:	00c007c4 	movi	r3,31
    b038:	1907c83a 	sub	r3,r3,r4
    b03c:	28c6d83a 	srl	r3,r5,r3
    b040:	8108983a 	sll	r4,r16,r4
    b044:	003fea06 	br	aff0 <__floatsidf+0x70>
    b048:	0005883a 	mov	r2,zero
    b04c:	00f07834 	movhi	r3,49632
    b050:	003fd706 	br	afb0 <__floatsidf+0x30>

0000b054 <__fixdfsi>:
    b054:	defff804 	addi	sp,sp,-32
    b058:	d9000515 	stw	r4,20(sp)
    b05c:	d9400615 	stw	r5,24(sp)
    b060:	d9000504 	addi	r4,sp,20
    b064:	d80b883a 	mov	r5,sp
    b068:	dfc00715 	stw	ra,28(sp)
    b06c:	000b6600 	call	b660 <__unpack_d>
    b070:	d8800017 	ldw	r2,0(sp)
    b074:	00c00084 	movi	r3,2
    b078:	10c01c26 	beq	r2,r3,b0ec <__fixdfsi+0x98>
    b07c:	00c00044 	movi	r3,1
    b080:	18801a2e 	bgeu	r3,r2,b0ec <__fixdfsi+0x98>
    b084:	00c00104 	movi	r3,4
    b088:	10c01126 	beq	r2,r3,b0d0 <__fixdfsi+0x7c>
    b08c:	d8800217 	ldw	r2,8(sp)
    b090:	10001616 	blt	r2,zero,b0ec <__fixdfsi+0x98>
    b094:	00c00784 	movi	r3,30
    b098:	18800d16 	blt	r3,r2,b0d0 <__fixdfsi+0x7c>
    b09c:	00c00f04 	movi	r3,60
    b0a0:	1885c83a 	sub	r2,r3,r2
    b0a4:	10fff804 	addi	r3,r2,-32
    b0a8:	d9400317 	ldw	r5,12(sp)
    b0ac:	d9000417 	ldw	r4,16(sp)
    b0b0:	18001616 	blt	r3,zero,b10c <__fixdfsi+0xb8>
    b0b4:	20c4d83a 	srl	r2,r4,r3
    b0b8:	d8c00117 	ldw	r3,4(sp)
    b0bc:	18000126 	beq	r3,zero,b0c4 <__fixdfsi+0x70>
    b0c0:	0085c83a 	sub	r2,zero,r2
    b0c4:	dfc00717 	ldw	ra,28(sp)
    b0c8:	dec00804 	addi	sp,sp,32
    b0cc:	f800283a 	ret
    b0d0:	d8800117 	ldw	r2,4(sp)
    b0d4:	1000091e 	bne	r2,zero,b0fc <__fixdfsi+0xa8>
    b0d8:	00a00034 	movhi	r2,32768
    b0dc:	10bfffc4 	addi	r2,r2,-1
    b0e0:	dfc00717 	ldw	ra,28(sp)
    b0e4:	dec00804 	addi	sp,sp,32
    b0e8:	f800283a 	ret
    b0ec:	0005883a 	mov	r2,zero
    b0f0:	dfc00717 	ldw	ra,28(sp)
    b0f4:	dec00804 	addi	sp,sp,32
    b0f8:	f800283a 	ret
    b0fc:	00a00034 	movhi	r2,32768
    b100:	dfc00717 	ldw	ra,28(sp)
    b104:	dec00804 	addi	sp,sp,32
    b108:	f800283a 	ret
    b10c:	2008907a 	slli	r4,r4,1
    b110:	018007c4 	movi	r6,31
    b114:	308dc83a 	sub	r6,r6,r2
    b118:	2188983a 	sll	r4,r4,r6
    b11c:	2884d83a 	srl	r2,r5,r2
    b120:	2084b03a 	or	r2,r4,r2
    b124:	003fe406 	br	b0b8 <__fixdfsi+0x64>

0000b128 <udivmodsi4>:
    b128:	2005883a 	mov	r2,r4
    b12c:	2900182e 	bgeu	r5,r4,b190 <udivmodsi4+0x68>
    b130:	28001716 	blt	r5,zero,b190 <udivmodsi4+0x68>
    b134:	01000804 	movi	r4,32
    b138:	00c00044 	movi	r3,1
    b13c:	00000206 	br	b148 <udivmodsi4+0x20>
    b140:	20001126 	beq	r4,zero,b188 <udivmodsi4+0x60>
    b144:	28000516 	blt	r5,zero,b15c <udivmodsi4+0x34>
    b148:	294b883a 	add	r5,r5,r5
    b14c:	213fffc4 	addi	r4,r4,-1
    b150:	18c7883a 	add	r3,r3,r3
    b154:	28bffa36 	bltu	r5,r2,b140 <udivmodsi4+0x18>
    b158:	18000b26 	beq	r3,zero,b188 <udivmodsi4+0x60>
    b15c:	0009883a 	mov	r4,zero
    b160:	11400236 	bltu	r2,r5,b16c <udivmodsi4+0x44>
    b164:	1145c83a 	sub	r2,r2,r5
    b168:	20c8b03a 	or	r4,r4,r3
    b16c:	1806d07a 	srli	r3,r3,1
    b170:	280ad07a 	srli	r5,r5,1
    b174:	183ffa1e 	bne	r3,zero,b160 <udivmodsi4+0x38>
    b178:	3000021e 	bne	r6,zero,b184 <udivmodsi4+0x5c>
    b17c:	2005883a 	mov	r2,r4
    b180:	f800283a 	ret
    b184:	f800283a 	ret
    b188:	0009883a 	mov	r4,zero
    b18c:	003ffa06 	br	b178 <udivmodsi4+0x50>
    b190:	00c00044 	movi	r3,1
    b194:	0009883a 	mov	r4,zero
    b198:	003ff106 	br	b160 <udivmodsi4+0x38>

0000b19c <__divsi3>:
    b19c:	defffe04 	addi	sp,sp,-8
    b1a0:	dfc00115 	stw	ra,4(sp)
    b1a4:	dc000015 	stw	r16,0(sp)
    b1a8:	20000a16 	blt	r4,zero,b1d4 <__divsi3+0x38>
    b1ac:	0021883a 	mov	r16,zero
    b1b0:	28000b16 	blt	r5,zero,b1e0 <__divsi3+0x44>
    b1b4:	000d883a 	mov	r6,zero
    b1b8:	000b1280 	call	b128 <udivmodsi4>
    b1bc:	80000126 	beq	r16,zero,b1c4 <__divsi3+0x28>
    b1c0:	0085c83a 	sub	r2,zero,r2
    b1c4:	dfc00117 	ldw	ra,4(sp)
    b1c8:	dc000017 	ldw	r16,0(sp)
    b1cc:	dec00204 	addi	sp,sp,8
    b1d0:	f800283a 	ret
    b1d4:	0109c83a 	sub	r4,zero,r4
    b1d8:	04000044 	movi	r16,1
    b1dc:	283ff50e 	bge	r5,zero,b1b4 <__divsi3+0x18>
    b1e0:	014bc83a 	sub	r5,zero,r5
    b1e4:	8400005c 	xori	r16,r16,1
    b1e8:	003ff206 	br	b1b4 <__divsi3+0x18>

0000b1ec <__modsi3>:
    b1ec:	deffff04 	addi	sp,sp,-4
    b1f0:	dfc00015 	stw	ra,0(sp)
    b1f4:	20000516 	blt	r4,zero,b20c <__modsi3+0x20>
    b1f8:	28000c16 	blt	r5,zero,b22c <__modsi3+0x40>
    b1fc:	01800044 	movi	r6,1
    b200:	dfc00017 	ldw	ra,0(sp)
    b204:	dec00104 	addi	sp,sp,4
    b208:	000b1281 	jmpi	b128 <udivmodsi4>
    b20c:	0109c83a 	sub	r4,zero,r4
    b210:	28000b16 	blt	r5,zero,b240 <__modsi3+0x54>
    b214:	01800044 	movi	r6,1
    b218:	000b1280 	call	b128 <udivmodsi4>
    b21c:	0085c83a 	sub	r2,zero,r2
    b220:	dfc00017 	ldw	ra,0(sp)
    b224:	dec00104 	addi	sp,sp,4
    b228:	f800283a 	ret
    b22c:	014bc83a 	sub	r5,zero,r5
    b230:	01800044 	movi	r6,1
    b234:	dfc00017 	ldw	ra,0(sp)
    b238:	dec00104 	addi	sp,sp,4
    b23c:	000b1281 	jmpi	b128 <udivmodsi4>
    b240:	014bc83a 	sub	r5,zero,r5
    b244:	003ff306 	br	b214 <__modsi3+0x28>

0000b248 <__udivsi3>:
    b248:	000d883a 	mov	r6,zero
    b24c:	000b1281 	jmpi	b128 <udivmodsi4>

0000b250 <__umodsi3>:
    b250:	01800044 	movi	r6,1
    b254:	000b1281 	jmpi	b128 <udivmodsi4>

0000b258 <__mulsi3>:
    b258:	0005883a 	mov	r2,zero
    b25c:	20000726 	beq	r4,zero,b27c <__mulsi3+0x24>
    b260:	20c0004c 	andi	r3,r4,1
    b264:	2008d07a 	srli	r4,r4,1
    b268:	18000126 	beq	r3,zero,b270 <__mulsi3+0x18>
    b26c:	1145883a 	add	r2,r2,r5
    b270:	294b883a 	add	r5,r5,r5
    b274:	203ffa1e 	bne	r4,zero,b260 <__mulsi3+0x8>
    b278:	f800283a 	ret
    b27c:	f800283a 	ret

0000b280 <__muldi3>:
    b280:	defff604 	addi	sp,sp,-40
    b284:	dd400515 	stw	r21,20(sp)
    b288:	dd000415 	stw	r20,16(sp)
    b28c:	257fffcc 	andi	r21,r4,65535
    b290:	353fffcc 	andi	r20,r6,65535
    b294:	dcc00315 	stw	r19,12(sp)
    b298:	3026d43a 	srli	r19,r6,16
    b29c:	dd800615 	stw	r22,24(sp)
    b2a0:	dc800215 	stw	r18,8(sp)
    b2a4:	dc400115 	stw	r17,4(sp)
    b2a8:	2024d43a 	srli	r18,r4,16
    b2ac:	2023883a 	mov	r17,r4
    b2b0:	282d883a 	mov	r22,r5
    b2b4:	a009883a 	mov	r4,r20
    b2b8:	a80b883a 	mov	r5,r21
    b2bc:	dfc00915 	stw	ra,36(sp)
    b2c0:	df000815 	stw	fp,32(sp)
    b2c4:	ddc00715 	stw	r23,28(sp)
    b2c8:	3839883a 	mov	fp,r7
    b2cc:	dc000015 	stw	r16,0(sp)
    b2d0:	3021883a 	mov	r16,r6
    b2d4:	000b2580 	call	b258 <__mulsi3>
    b2d8:	a80b883a 	mov	r5,r21
    b2dc:	9809883a 	mov	r4,r19
    b2e0:	102f883a 	mov	r23,r2
    b2e4:	000b2580 	call	b258 <__mulsi3>
    b2e8:	a009883a 	mov	r4,r20
    b2ec:	900b883a 	mov	r5,r18
    b2f0:	102b883a 	mov	r21,r2
    b2f4:	000b2580 	call	b258 <__mulsi3>
    b2f8:	9809883a 	mov	r4,r19
    b2fc:	900b883a 	mov	r5,r18
    b300:	1029883a 	mov	r20,r2
    b304:	000b2580 	call	b258 <__mulsi3>
    b308:	1007883a 	mov	r3,r2
    b30c:	b804d43a 	srli	r2,r23,16
    b310:	a549883a 	add	r4,r20,r21
    b314:	2089883a 	add	r4,r4,r2
    b318:	2500022e 	bgeu	r4,r20,b324 <__muldi3+0xa4>
    b31c:	00800074 	movhi	r2,1
    b320:	1887883a 	add	r3,r3,r2
    b324:	200cd43a 	srli	r6,r4,16
    b328:	2004943a 	slli	r2,r4,16
    b32c:	e00b883a 	mov	r5,fp
    b330:	8809883a 	mov	r4,r17
    b334:	bdffffcc 	andi	r23,r23,65535
    b338:	19a3883a 	add	r17,r3,r6
    b33c:	15ef883a 	add	r23,r2,r23
    b340:	000b2580 	call	b258 <__mulsi3>
    b344:	8009883a 	mov	r4,r16
    b348:	b00b883a 	mov	r5,r22
    b34c:	1025883a 	mov	r18,r2
    b350:	000b2580 	call	b258 <__mulsi3>
    b354:	9085883a 	add	r2,r18,r2
    b358:	1447883a 	add	r3,r2,r17
    b35c:	b805883a 	mov	r2,r23
    b360:	dfc00917 	ldw	ra,36(sp)
    b364:	df000817 	ldw	fp,32(sp)
    b368:	ddc00717 	ldw	r23,28(sp)
    b36c:	dd800617 	ldw	r22,24(sp)
    b370:	dd400517 	ldw	r21,20(sp)
    b374:	dd000417 	ldw	r20,16(sp)
    b378:	dcc00317 	ldw	r19,12(sp)
    b37c:	dc800217 	ldw	r18,8(sp)
    b380:	dc400117 	ldw	r17,4(sp)
    b384:	dc000017 	ldw	r16,0(sp)
    b388:	dec00a04 	addi	sp,sp,40
    b38c:	f800283a 	ret

0000b390 <__clzsi2>:
    b390:	00bfffd4 	movui	r2,65535
    b394:	11000b36 	bltu	r2,r4,b3c4 <__clzsi2+0x34>
    b398:	00803fc4 	movi	r2,255
    b39c:	11001e2e 	bgeu	r2,r4,b418 <__clzsi2+0x88>
    b3a0:	00c00204 	movi	r3,8
    b3a4:	20c8d83a 	srl	r4,r4,r3
    b3a8:	00c00074 	movhi	r3,1
    b3ac:	18f74804 	addi	r3,r3,-8928
    b3b0:	00800604 	movi	r2,24
    b3b4:	1909883a 	add	r4,r3,r4
    b3b8:	20c00003 	ldbu	r3,0(r4)
    b3bc:	10c5c83a 	sub	r2,r2,r3
    b3c0:	f800283a 	ret
    b3c4:	00804034 	movhi	r2,256
    b3c8:	10bfffc4 	addi	r2,r2,-1
    b3cc:	11000936 	bltu	r2,r4,b3f4 <__clzsi2+0x64>
    b3d0:	00800404 	movi	r2,16
    b3d4:	1007883a 	mov	r3,r2
    b3d8:	20c8d83a 	srl	r4,r4,r3
    b3dc:	00c00074 	movhi	r3,1
    b3e0:	18f74804 	addi	r3,r3,-8928
    b3e4:	1909883a 	add	r4,r3,r4
    b3e8:	20c00003 	ldbu	r3,0(r4)
    b3ec:	10c5c83a 	sub	r2,r2,r3
    b3f0:	f800283a 	ret
    b3f4:	00c00604 	movi	r3,24
    b3f8:	20c8d83a 	srl	r4,r4,r3
    b3fc:	00c00074 	movhi	r3,1
    b400:	18f74804 	addi	r3,r3,-8928
    b404:	00800204 	movi	r2,8
    b408:	1909883a 	add	r4,r3,r4
    b40c:	20c00003 	ldbu	r3,0(r4)
    b410:	10c5c83a 	sub	r2,r2,r3
    b414:	f800283a 	ret
    b418:	0007883a 	mov	r3,zero
    b41c:	20c8d83a 	srl	r4,r4,r3
    b420:	00c00074 	movhi	r3,1
    b424:	18f74804 	addi	r3,r3,-8928
    b428:	00800804 	movi	r2,32
    b42c:	1909883a 	add	r4,r3,r4
    b430:	20c00003 	ldbu	r3,0(r4)
    b434:	10c5c83a 	sub	r2,r2,r3
    b438:	f800283a 	ret

0000b43c <__pack_d>:
    b43c:	20800017 	ldw	r2,0(r4)
    b440:	defff804 	addi	sp,sp,-32
    b444:	dcc00315 	stw	r19,12(sp)
    b448:	dc800215 	stw	r18,8(sp)
    b44c:	dfc00715 	stw	ra,28(sp)
    b450:	dd800615 	stw	r22,24(sp)
    b454:	dd400515 	stw	r21,20(sp)
    b458:	dd000415 	stw	r20,16(sp)
    b45c:	dc400115 	stw	r17,4(sp)
    b460:	dc000015 	stw	r16,0(sp)
    b464:	04800044 	movi	r18,1
    b468:	24400317 	ldw	r17,12(r4)
    b46c:	24000417 	ldw	r16,16(r4)
    b470:	24c00117 	ldw	r19,4(r4)
    b474:	9080422e 	bgeu	r18,r2,b580 <__pack_d+0x144>
    b478:	00c00104 	movi	r3,4
    b47c:	10c03c26 	beq	r2,r3,b570 <__pack_d+0x134>
    b480:	00c00084 	movi	r3,2
    b484:	10c01926 	beq	r2,r3,b4ec <__pack_d+0xb0>
    b488:	8c04b03a 	or	r2,r17,r16
    b48c:	10001726 	beq	r2,zero,b4ec <__pack_d+0xb0>
    b490:	21000217 	ldw	r4,8(r4)
    b494:	00bf0084 	movi	r2,-1022
    b498:	20804016 	blt	r4,r2,b59c <__pack_d+0x160>
    b49c:	0080ffc4 	movi	r2,1023
    b4a0:	11003316 	blt	r2,r4,b570 <__pack_d+0x134>
    b4a4:	88803fcc 	andi	r2,r17,255
    b4a8:	00c02004 	movi	r3,128
    b4ac:	10c02926 	beq	r2,r3,b554 <__pack_d+0x118>
    b4b0:	88801fc4 	addi	r2,r17,127
    b4b4:	1463803a 	cmpltu	r17,r2,r17
    b4b8:	8c21883a 	add	r16,r17,r16
    b4bc:	1023883a 	mov	r17,r2
    b4c0:	00880034 	movhi	r2,8192
    b4c4:	10bfffc4 	addi	r2,r2,-1
    b4c8:	14001c36 	bltu	r2,r16,b53c <__pack_d+0x100>
    b4cc:	2100ffc4 	addi	r4,r4,1023
    b4d0:	8006963a 	slli	r3,r16,24
    b4d4:	8804d23a 	srli	r2,r17,8
    b4d8:	8020913a 	slli	r16,r16,4
    b4dc:	2101ffcc 	andi	r4,r4,2047
    b4e0:	1884b03a 	or	r2,r3,r2
    b4e4:	8020d33a 	srli	r16,r16,12
    b4e8:	00000306 	br	b4f8 <__pack_d+0xbc>
    b4ec:	0009883a 	mov	r4,zero
    b4f0:	0005883a 	mov	r2,zero
    b4f4:	0021883a 	mov	r16,zero
    b4f8:	2008953a 	slli	r4,r4,20
    b4fc:	982697fa 	slli	r19,r19,31
    b500:	00c00434 	movhi	r3,16
    b504:	18ffffc4 	addi	r3,r3,-1
    b508:	80e0703a 	and	r16,r16,r3
    b50c:	8106b03a 	or	r3,r16,r4
    b510:	1cc6b03a 	or	r3,r3,r19
    b514:	dfc00717 	ldw	ra,28(sp)
    b518:	dd800617 	ldw	r22,24(sp)
    b51c:	dd400517 	ldw	r21,20(sp)
    b520:	dd000417 	ldw	r20,16(sp)
    b524:	dcc00317 	ldw	r19,12(sp)
    b528:	dc800217 	ldw	r18,8(sp)
    b52c:	dc400117 	ldw	r17,4(sp)
    b530:	dc000017 	ldw	r16,0(sp)
    b534:	dec00804 	addi	sp,sp,32
    b538:	f800283a 	ret
    b53c:	800697fa 	slli	r3,r16,31
    b540:	8804d07a 	srli	r2,r17,1
    b544:	21010004 	addi	r4,r4,1024
    b548:	8020d07a 	srli	r16,r16,1
    b54c:	18a2b03a 	or	r17,r3,r2
    b550:	003fdf06 	br	b4d0 <__pack_d+0x94>
    b554:	88c0400c 	andi	r3,r17,256
    b558:	183fd926 	beq	r3,zero,b4c0 <__pack_d+0x84>
    b55c:	8885883a 	add	r2,r17,r2
    b560:	1463803a 	cmpltu	r17,r2,r17
    b564:	8c21883a 	add	r16,r17,r16
    b568:	1023883a 	mov	r17,r2
    b56c:	003fd406 	br	b4c0 <__pack_d+0x84>
    b570:	0101ffc4 	movi	r4,2047
    b574:	0005883a 	mov	r2,zero
    b578:	0021883a 	mov	r16,zero
    b57c:	003fde06 	br	b4f8 <__pack_d+0xbc>
    b580:	84000234 	orhi	r16,r16,8
    b584:	00c00434 	movhi	r3,16
    b588:	18ffffc4 	addi	r3,r3,-1
    b58c:	8805883a 	mov	r2,r17
    b590:	80e0703a 	and	r16,r16,r3
    b594:	0101ffc4 	movi	r4,2047
    b598:	003fd706 	br	b4f8 <__pack_d+0xbc>
    b59c:	1129c83a 	sub	r20,r2,r4
    b5a0:	00800e04 	movi	r2,56
    b5a4:	15002716 	blt	r2,r20,b644 <__pack_d+0x208>
    b5a8:	800b883a 	mov	r5,r16
    b5ac:	a00d883a 	mov	r6,r20
    b5b0:	8809883a 	mov	r4,r17
    b5b4:	000b8340 	call	b834 <__lshrdi3>
    b5b8:	9009883a 	mov	r4,r18
    b5bc:	000b883a 	mov	r5,zero
    b5c0:	a00d883a 	mov	r6,r20
    b5c4:	102d883a 	mov	r22,r2
    b5c8:	182b883a 	mov	r21,r3
    b5cc:	000b8780 	call	b878 <__ashldi3>
    b5d0:	1009003a 	cmpeq	r4,r2,zero
    b5d4:	1907c83a 	sub	r3,r3,r4
    b5d8:	10bfffc4 	addi	r2,r2,-1
    b5dc:	1c20703a 	and	r16,r3,r16
    b5e0:	1444703a 	and	r2,r2,r17
    b5e4:	1404b03a 	or	r2,r2,r16
    b5e8:	1004c03a 	cmpne	r2,r2,zero
    b5ec:	1584b03a 	or	r2,r2,r22
    b5f0:	11003fcc 	andi	r4,r2,255
    b5f4:	01402004 	movi	r5,128
    b5f8:	a807883a 	mov	r3,r21
    b5fc:	2140131e 	bne	r4,r5,b64c <__pack_d+0x210>
    b600:	1140400c 	andi	r5,r2,256
    b604:	28000426 	beq	r5,zero,b618 <__pack_d+0x1dc>
    b608:	1109883a 	add	r4,r2,r4
    b60c:	2085803a 	cmpltu	r2,r4,r2
    b610:	1547883a 	add	r3,r2,r21
    b614:	2005883a 	mov	r2,r4
    b618:	1808963a 	slli	r4,r3,24
    b61c:	1004d23a 	srli	r2,r2,8
    b620:	1820913a 	slli	r16,r3,4
    b624:	01440034 	movhi	r5,4096
    b628:	297fffc4 	addi	r5,r5,-1
    b62c:	2084b03a 	or	r2,r4,r2
    b630:	8020d33a 	srli	r16,r16,12
    b634:	01000044 	movi	r4,1
    b638:	28ffaf36 	bltu	r5,r3,b4f8 <__pack_d+0xbc>
    b63c:	0009883a 	mov	r4,zero
    b640:	003fad06 	br	b4f8 <__pack_d+0xbc>
    b644:	0005883a 	mov	r2,zero
    b648:	0007883a 	mov	r3,zero
    b64c:	11001fc4 	addi	r4,r2,127
    b650:	2085803a 	cmpltu	r2,r4,r2
    b654:	10c7883a 	add	r3,r2,r3
    b658:	2005883a 	mov	r2,r4
    b65c:	003fee06 	br	b618 <__pack_d+0x1dc>

0000b660 <__unpack_d>:
    b660:	21800117 	ldw	r6,4(r4)
    b664:	20c00017 	ldw	r3,0(r4)
    b668:	3004d7fa 	srli	r2,r6,31
    b66c:	3008d53a 	srli	r4,r6,20
    b670:	28800115 	stw	r2,4(r5)
    b674:	2101ffcc 	andi	r4,r4,2047
    b678:	00800434 	movhi	r2,16
    b67c:	10bfffc4 	addi	r2,r2,-1
    b680:	3084703a 	and	r2,r6,r2
    b684:	20001a1e 	bne	r4,zero,b6f0 <__unpack_d+0x90>
    b688:	1888b03a 	or	r4,r3,r2
    b68c:	20002626 	beq	r4,zero,b728 <__unpack_d+0xc8>
    b690:	1808d63a 	srli	r4,r3,24
    b694:	1004923a 	slli	r2,r2,8
    b698:	01bf0084 	movi	r6,-1022
    b69c:	29800215 	stw	r6,8(r5)
    b6a0:	2084b03a 	or	r2,r4,r2
    b6a4:	010000c4 	movi	r4,3
    b6a8:	29000015 	stw	r4,0(r5)
    b6ac:	02040034 	movhi	r8,4096
    b6b0:	423fffc4 	addi	r8,r8,-1
    b6b4:	1806923a 	slli	r3,r3,8
    b6b8:	40801836 	bltu	r8,r2,b71c <__unpack_d+0xbc>
    b6bc:	013f0044 	movi	r4,-1023
    b6c0:	18cd883a 	add	r6,r3,r3
    b6c4:	30c7803a 	cmpltu	r3,r6,r3
    b6c8:	1085883a 	add	r2,r2,r2
    b6cc:	1885883a 	add	r2,r3,r2
    b6d0:	200f883a 	mov	r7,r4
    b6d4:	3007883a 	mov	r3,r6
    b6d8:	213fffc4 	addi	r4,r4,-1
    b6dc:	40bff82e 	bgeu	r8,r2,b6c0 <__unpack_d+0x60>
    b6e0:	29c00215 	stw	r7,8(r5)
    b6e4:	28c00315 	stw	r3,12(r5)
    b6e8:	28800415 	stw	r2,16(r5)
    b6ec:	f800283a 	ret
    b6f0:	01c1ffc4 	movi	r7,2047
    b6f4:	21c00f26 	beq	r4,r7,b734 <__unpack_d+0xd4>
    b6f8:	180cd63a 	srli	r6,r3,24
    b6fc:	1004923a 	slli	r2,r2,8
    b700:	213f0044 	addi	r4,r4,-1023
    b704:	1806923a 	slli	r3,r3,8
    b708:	3084b03a 	or	r2,r6,r2
    b70c:	29000215 	stw	r4,8(r5)
    b710:	010000c4 	movi	r4,3
    b714:	10840034 	orhi	r2,r2,4096
    b718:	29000015 	stw	r4,0(r5)
    b71c:	28c00315 	stw	r3,12(r5)
    b720:	28800415 	stw	r2,16(r5)
    b724:	f800283a 	ret
    b728:	00800084 	movi	r2,2
    b72c:	28800015 	stw	r2,0(r5)
    b730:	f800283a 	ret
    b734:	1888b03a 	or	r4,r3,r2
    b738:	20000526 	beq	r4,zero,b750 <__unpack_d+0xf0>
    b73c:	3180022c 	andhi	r6,r6,8
    b740:	30000626 	beq	r6,zero,b75c <__unpack_d+0xfc>
    b744:	01000044 	movi	r4,1
    b748:	29000015 	stw	r4,0(r5)
    b74c:	003ff306 	br	b71c <__unpack_d+0xbc>
    b750:	00800104 	movi	r2,4
    b754:	28800015 	stw	r2,0(r5)
    b758:	f800283a 	ret
    b75c:	28000015 	stw	zero,0(r5)
    b760:	003fee06 	br	b71c <__unpack_d+0xbc>

0000b764 <__fpcmp_parts_d>:
    b764:	20c00017 	ldw	r3,0(r4)
    b768:	00800044 	movi	r2,1
    b76c:	10c0142e 	bgeu	r2,r3,b7c0 <__fpcmp_parts_d+0x5c>
    b770:	29800017 	ldw	r6,0(r5)
    b774:	1180122e 	bgeu	r2,r6,b7c0 <__fpcmp_parts_d+0x5c>
    b778:	01c00104 	movi	r7,4
    b77c:	19c02826 	beq	r3,r7,b820 <__fpcmp_parts_d+0xbc>
    b780:	31c00926 	beq	r6,r7,b7a8 <__fpcmp_parts_d+0x44>
    b784:	01c00084 	movi	r7,2
    b788:	19c00626 	beq	r3,r7,b7a4 <__fpcmp_parts_d+0x40>
    b78c:	31c00a26 	beq	r6,r7,b7b8 <__fpcmp_parts_d+0x54>
    b790:	20c00117 	ldw	r3,4(r4)
    b794:	29800117 	ldw	r6,4(r5)
    b798:	19800b26 	beq	r3,r6,b7c8 <__fpcmp_parts_d+0x64>
    b79c:	1800041e 	bne	r3,zero,b7b0 <__fpcmp_parts_d+0x4c>
    b7a0:	f800283a 	ret
    b7a4:	30c01a26 	beq	r6,r3,b810 <__fpcmp_parts_d+0xac>
    b7a8:	28800117 	ldw	r2,4(r5)
    b7ac:	1000041e 	bne	r2,zero,b7c0 <__fpcmp_parts_d+0x5c>
    b7b0:	00bfffc4 	movi	r2,-1
    b7b4:	f800283a 	ret
    b7b8:	20800117 	ldw	r2,4(r4)
    b7bc:	103ffc1e 	bne	r2,zero,b7b0 <__fpcmp_parts_d+0x4c>
    b7c0:	00800044 	movi	r2,1
    b7c4:	f800283a 	ret
    b7c8:	21c00217 	ldw	r7,8(r4)
    b7cc:	29800217 	ldw	r6,8(r5)
    b7d0:	31c0020e 	bge	r6,r7,b7dc <__fpcmp_parts_d+0x78>
    b7d4:	183ff61e 	bne	r3,zero,b7b0 <__fpcmp_parts_d+0x4c>
    b7d8:	f800283a 	ret
    b7dc:	39800a16 	blt	r7,r6,b808 <__fpcmp_parts_d+0xa4>
    b7e0:	20800417 	ldw	r2,16(r4)
    b7e4:	29800417 	ldw	r6,16(r5)
    b7e8:	21c00317 	ldw	r7,12(r4)
    b7ec:	29000317 	ldw	r4,12(r5)
    b7f0:	30800936 	bltu	r6,r2,b818 <__fpcmp_parts_d+0xb4>
    b7f4:	1180011e 	bne	r2,r6,b7fc <__fpcmp_parts_d+0x98>
    b7f8:	21c00736 	bltu	r4,r7,b818 <__fpcmp_parts_d+0xb4>
    b7fc:	11800236 	bltu	r2,r6,b808 <__fpcmp_parts_d+0xa4>
    b800:	3080031e 	bne	r6,r2,b810 <__fpcmp_parts_d+0xac>
    b804:	3900022e 	bgeu	r7,r4,b810 <__fpcmp_parts_d+0xac>
    b808:	183fe926 	beq	r3,zero,b7b0 <__fpcmp_parts_d+0x4c>
    b80c:	003fec06 	br	b7c0 <__fpcmp_parts_d+0x5c>
    b810:	0005883a 	mov	r2,zero
    b814:	f800283a 	ret
    b818:	183fe926 	beq	r3,zero,b7c0 <__fpcmp_parts_d+0x5c>
    b81c:	003fe406 	br	b7b0 <__fpcmp_parts_d+0x4c>
    b820:	30ffe51e 	bne	r6,r3,b7b8 <__fpcmp_parts_d+0x54>
    b824:	28c00117 	ldw	r3,4(r5)
    b828:	20800117 	ldw	r2,4(r4)
    b82c:	1885c83a 	sub	r2,r3,r2
    b830:	f800283a 	ret

0000b834 <__lshrdi3>:
    b834:	2005883a 	mov	r2,r4
    b838:	2807883a 	mov	r3,r5
    b83c:	30000826 	beq	r6,zero,b860 <__lshrdi3+0x2c>
    b840:	01000804 	movi	r4,32
    b844:	2189c83a 	sub	r4,r4,r6
    b848:	0100060e 	bge	zero,r4,b864 <__lshrdi3+0x30>
    b84c:	1184d83a 	srl	r2,r2,r6
    b850:	2908983a 	sll	r4,r5,r4
    b854:	298cd83a 	srl	r6,r5,r6
    b858:	2084b03a 	or	r2,r4,r2
    b85c:	3007883a 	mov	r3,r6
    b860:	f800283a 	ret
    b864:	0105c83a 	sub	r2,zero,r4
    b868:	000d883a 	mov	r6,zero
    b86c:	2884d83a 	srl	r2,r5,r2
    b870:	3007883a 	mov	r3,r6
    b874:	003ffa06 	br	b860 <__lshrdi3+0x2c>

0000b878 <__ashldi3>:
    b878:	2005883a 	mov	r2,r4
    b87c:	2807883a 	mov	r3,r5
    b880:	30000826 	beq	r6,zero,b8a4 <__ashldi3+0x2c>
    b884:	01000804 	movi	r4,32
    b888:	2189c83a 	sub	r4,r4,r6
    b88c:	0100060e 	bge	zero,r4,b8a8 <__ashldi3+0x30>
    b890:	1108d83a 	srl	r4,r2,r4
    b894:	2986983a 	sll	r3,r5,r6
    b898:	118c983a 	sll	r6,r2,r6
    b89c:	20c6b03a 	or	r3,r4,r3
    b8a0:	3005883a 	mov	r2,r6
    b8a4:	f800283a 	ret
    b8a8:	0107c83a 	sub	r3,zero,r4
    b8ac:	000d883a 	mov	r6,zero
    b8b0:	10c6983a 	sll	r3,r2,r3
    b8b4:	3005883a 	mov	r2,r6
    b8b8:	003ffa06 	br	b8a4 <__ashldi3+0x2c>

0000b8bc <memset>:
    b8bc:	2005883a 	mov	r2,r4
    b8c0:	30000526 	beq	r6,zero,b8d8 <memset+0x1c>
    b8c4:	218d883a 	add	r6,r4,r6
    b8c8:	2007883a 	mov	r3,r4
    b8cc:	19400005 	stb	r5,0(r3)
    b8d0:	18c00044 	addi	r3,r3,1
    b8d4:	19bffd1e 	bne	r3,r6,b8cc <memset+0x10>
    b8d8:	f800283a 	ret

0000b8dc <_printf_r>:
    b8dc:	defffd04 	addi	sp,sp,-12
    b8e0:	dfc00015 	stw	ra,0(sp)
    b8e4:	d9800115 	stw	r6,4(sp)
    b8e8:	d9c00215 	stw	r7,8(sp)
    b8ec:	20800217 	ldw	r2,8(r4)
    b8f0:	00c00074 	movhi	r3,1
    b8f4:	18f05e04 	addi	r3,r3,-16008
    b8f8:	280d883a 	mov	r6,r5
    b8fc:	10c00115 	stw	r3,4(r2)
    b900:	100b883a 	mov	r5,r2
    b904:	d9c00104 	addi	r7,sp,4
    b908:	000ba200 	call	ba20 <___vfprintf_internal_r>
    b90c:	dfc00017 	ldw	ra,0(sp)
    b910:	dec00304 	addi	sp,sp,12
    b914:	f800283a 	ret

0000b918 <printf>:
    b918:	defffc04 	addi	sp,sp,-16
    b91c:	dfc00015 	stw	ra,0(sp)
    b920:	d9400115 	stw	r5,4(sp)
    b924:	d9800215 	stw	r6,8(sp)
    b928:	d9c00315 	stw	r7,12(sp)
    b92c:	00800074 	movhi	r2,1
    b930:	10b85f04 	addi	r2,r2,-7812
    b934:	10800017 	ldw	r2,0(r2)
    b938:	00c00074 	movhi	r3,1
    b93c:	18f05e04 	addi	r3,r3,-16008
    b940:	200b883a 	mov	r5,r4
    b944:	10800217 	ldw	r2,8(r2)
    b948:	d9800104 	addi	r6,sp,4
    b94c:	10c00115 	stw	r3,4(r2)
    b950:	1009883a 	mov	r4,r2
    b954:	000c1540 	call	c154 <__vfprintf_internal>
    b958:	dfc00017 	ldw	ra,0(sp)
    b95c:	dec00404 	addi	sp,sp,16
    b960:	f800283a 	ret

0000b964 <_puts_r>:
    b964:	defffd04 	addi	sp,sp,-12
    b968:	dc000015 	stw	r16,0(sp)
    b96c:	2021883a 	mov	r16,r4
    b970:	2809883a 	mov	r4,r5
    b974:	dfc00215 	stw	ra,8(sp)
    b978:	dc400115 	stw	r17,4(sp)
    b97c:	2823883a 	mov	r17,r5
    b980:	000b9f80 	call	b9f8 <strlen>
    b984:	81400217 	ldw	r5,8(r16)
    b988:	00c00074 	movhi	r3,1
    b98c:	18f05e04 	addi	r3,r3,-16008
    b990:	880d883a 	mov	r6,r17
    b994:	8009883a 	mov	r4,r16
    b998:	28c00115 	stw	r3,4(r5)
    b99c:	100f883a 	mov	r7,r2
    b9a0:	183ee83a 	callr	r3
    b9a4:	047fffc4 	movi	r17,-1
    b9a8:	14400926 	beq	r2,r17,b9d0 <_puts_r+0x6c>
    b9ac:	81400217 	ldw	r5,8(r16)
    b9b0:	8009883a 	mov	r4,r16
    b9b4:	01800074 	movhi	r6,1
    b9b8:	31b78804 	addi	r6,r6,-8672
    b9bc:	28800117 	ldw	r2,4(r5)
    b9c0:	01c00044 	movi	r7,1
    b9c4:	103ee83a 	callr	r2
    b9c8:	14400126 	beq	r2,r17,b9d0 <_puts_r+0x6c>
    b9cc:	0005883a 	mov	r2,zero
    b9d0:	dfc00217 	ldw	ra,8(sp)
    b9d4:	dc400117 	ldw	r17,4(sp)
    b9d8:	dc000017 	ldw	r16,0(sp)
    b9dc:	dec00304 	addi	sp,sp,12
    b9e0:	f800283a 	ret

0000b9e4 <puts>:
    b9e4:	00800074 	movhi	r2,1
    b9e8:	10b85f04 	addi	r2,r2,-7812
    b9ec:	200b883a 	mov	r5,r4
    b9f0:	11000017 	ldw	r4,0(r2)
    b9f4:	000b9641 	jmpi	b964 <_puts_r>

0000b9f8 <strlen>:
    b9f8:	20800007 	ldb	r2,0(r4)
    b9fc:	10000626 	beq	r2,zero,ba18 <strlen+0x20>
    ba00:	2005883a 	mov	r2,r4
    ba04:	10800044 	addi	r2,r2,1
    ba08:	10c00007 	ldb	r3,0(r2)
    ba0c:	183ffd1e 	bne	r3,zero,ba04 <strlen+0xc>
    ba10:	1105c83a 	sub	r2,r2,r4
    ba14:	f800283a 	ret
    ba18:	0005883a 	mov	r2,zero
    ba1c:	f800283a 	ret

0000ba20 <___vfprintf_internal_r>:
    ba20:	deffe004 	addi	sp,sp,-128
    ba24:	d8c00804 	addi	r3,sp,32
    ba28:	ddc01d15 	stw	r23,116(sp)
    ba2c:	dd401b15 	stw	r21,108(sp)
    ba30:	dd001a15 	stw	r20,104(sp)
    ba34:	dcc01915 	stw	r19,100(sp)
    ba38:	dc801815 	stw	r18,96(sp)
    ba3c:	dc001615 	stw	r16,88(sp)
    ba40:	dfc01f15 	stw	ra,124(sp)
    ba44:	df001e15 	stw	fp,120(sp)
    ba48:	dd801c15 	stw	r22,112(sp)
    ba4c:	dc401715 	stw	r17,92(sp)
    ba50:	d9000f15 	stw	r4,60(sp)
    ba54:	d9c00e15 	stw	r7,56(sp)
    ba58:	3021883a 	mov	r16,r6
    ba5c:	0025883a 	mov	r18,zero
    ba60:	d8001415 	stw	zero,80(sp)
    ba64:	d8000d15 	stw	zero,52(sp)
    ba68:	0029883a 	mov	r20,zero
    ba6c:	d8000b15 	stw	zero,44(sp)
    ba70:	d8000c15 	stw	zero,48(sp)
    ba74:	d8001315 	stw	zero,76(sp)
    ba78:	d8001015 	stw	zero,64(sp)
    ba7c:	002b883a 	mov	r21,zero
    ba80:	04c00044 	movi	r19,1
    ba84:	d8c00a15 	stw	r3,40(sp)
    ba88:	282f883a 	mov	r23,r5
    ba8c:	80c00003 	ldbu	r3,0(r16)
    ba90:	84000044 	addi	r16,r16,1
    ba94:	18803fcc 	andi	r2,r3,255
    ba98:	1080201c 	xori	r2,r2,128
    ba9c:	10bfe004 	addi	r2,r2,-128
    baa0:	10001426 	beq	r2,zero,baf4 <___vfprintf_internal_r+0xd4>
    baa4:	acc03026 	beq	r21,r19,bb68 <___vfprintf_internal_r+0x148>
    baa8:	9d401f16 	blt	r19,r21,bb28 <___vfprintf_internal_r+0x108>
    baac:	a83ff71e 	bne	r21,zero,ba8c <___vfprintf_internal_r+0x6c>
    bab0:	01000944 	movi	r4,37
    bab4:	1100d926 	beq	r2,r4,be1c <___vfprintf_internal_r+0x3fc>
    bab8:	b8800117 	ldw	r2,4(r23)
    babc:	d9000f17 	ldw	r4,60(sp)
    bac0:	d8c00905 	stb	r3,36(sp)
    bac4:	b80b883a 	mov	r5,r23
    bac8:	d9800904 	addi	r6,sp,36
    bacc:	01c00044 	movi	r7,1
    bad0:	103ee83a 	callr	r2
    bad4:	1000a31e 	bne	r2,zero,bd64 <___vfprintf_internal_r+0x344>
    bad8:	80c00003 	ldbu	r3,0(r16)
    badc:	94800044 	addi	r18,r18,1
    bae0:	84000044 	addi	r16,r16,1
    bae4:	18803fcc 	andi	r2,r3,255
    bae8:	1080201c 	xori	r2,r2,128
    baec:	10bfe004 	addi	r2,r2,-128
    baf0:	103fec1e 	bne	r2,zero,baa4 <___vfprintf_internal_r+0x84>
    baf4:	9005883a 	mov	r2,r18
    baf8:	dfc01f17 	ldw	ra,124(sp)
    bafc:	df001e17 	ldw	fp,120(sp)
    bb00:	ddc01d17 	ldw	r23,116(sp)
    bb04:	dd801c17 	ldw	r22,112(sp)
    bb08:	dd401b17 	ldw	r21,108(sp)
    bb0c:	dd001a17 	ldw	r20,104(sp)
    bb10:	dcc01917 	ldw	r19,100(sp)
    bb14:	dc801817 	ldw	r18,96(sp)
    bb18:	dc401717 	ldw	r17,92(sp)
    bb1c:	dc001617 	ldw	r16,88(sp)
    bb20:	dec02004 	addi	sp,sp,128
    bb24:	f800283a 	ret
    bb28:	01000084 	movi	r4,2
    bb2c:	a9001226 	beq	r21,r4,bb78 <___vfprintf_internal_r+0x158>
    bb30:	010000c4 	movi	r4,3
    bb34:	a93fd51e 	bne	r21,r4,ba8c <___vfprintf_internal_r+0x6c>
    bb38:	1c7ff404 	addi	r17,r3,-48
    bb3c:	8c403fcc 	andi	r17,r17,255
    bb40:	01000244 	movi	r4,9
    bb44:	24401b36 	bltu	r4,r17,bbb4 <___vfprintf_internal_r+0x194>
    bb48:	d9000b17 	ldw	r4,44(sp)
    bb4c:	00bfffc4 	movi	r2,-1
    bb50:	2080ea26 	beq	r4,r2,befc <___vfprintf_internal_r+0x4dc>
    bb54:	01400284 	movi	r5,10
    bb58:	000b2580 	call	b258 <__mulsi3>
    bb5c:	88a3883a 	add	r17,r17,r2
    bb60:	dc400b15 	stw	r17,44(sp)
    bb64:	003fc906 	br	ba8c <___vfprintf_internal_r+0x6c>
    bb68:	01000c04 	movi	r4,48
    bb6c:	1100de26 	beq	r2,r4,bee8 <___vfprintf_internal_r+0x4c8>
    bb70:	01000944 	movi	r4,37
    bb74:	1100fd26 	beq	r2,r4,bf6c <___vfprintf_internal_r+0x54c>
    bb78:	1c7ff404 	addi	r17,r3,-48
    bb7c:	8c403fcc 	andi	r17,r17,255
    bb80:	01000244 	movi	r4,9
    bb84:	24400936 	bltu	r4,r17,bbac <___vfprintf_internal_r+0x18c>
    bb88:	d9000c17 	ldw	r4,48(sp)
    bb8c:	00bfffc4 	movi	r2,-1
    bb90:	2080d826 	beq	r4,r2,bef4 <___vfprintf_internal_r+0x4d4>
    bb94:	01400284 	movi	r5,10
    bb98:	000b2580 	call	b258 <__mulsi3>
    bb9c:	88a3883a 	add	r17,r17,r2
    bba0:	dc400c15 	stw	r17,48(sp)
    bba4:	05400084 	movi	r21,2
    bba8:	003fb806 	br	ba8c <___vfprintf_internal_r+0x6c>
    bbac:	01000b84 	movi	r4,46
    bbb0:	1100a726 	beq	r2,r4,be50 <___vfprintf_internal_r+0x430>
    bbb4:	01401b04 	movi	r5,108
    bbb8:	1140a326 	beq	r2,r5,be48 <___vfprintf_internal_r+0x428>
    bbbc:	d9000b17 	ldw	r4,44(sp)
    bbc0:	00bfffc4 	movi	r2,-1
    bbc4:	2080e626 	beq	r4,r2,bf60 <___vfprintf_internal_r+0x540>
    bbc8:	d8001015 	stw	zero,64(sp)
    bbcc:	18ffea04 	addi	r3,r3,-88
    bbd0:	18c03fcc 	andi	r3,r3,255
    bbd4:	00800804 	movi	r2,32
    bbd8:	10c0022e 	bgeu	r2,r3,bbe4 <___vfprintf_internal_r+0x1c4>
    bbdc:	002b883a 	mov	r21,zero
    bbe0:	003faa06 	br	ba8c <___vfprintf_internal_r+0x6c>
    bbe4:	18c7883a 	add	r3,r3,r3
    bbe8:	18c7883a 	add	r3,r3,r3
    bbec:	01400074 	movhi	r5,1
    bbf0:	296f0004 	addi	r5,r5,-17408
    bbf4:	1947883a 	add	r3,r3,r5
    bbf8:	18800017 	ldw	r2,0(r3)
    bbfc:	1000683a 	jmp	r2
    bc00:	0000bf98 	cmpnei	zero,zero,766
    bc04:	0000bbdc 	xori	zero,zero,751
    bc08:	0000bbdc 	xori	zero,zero,751
    bc0c:	0000bbdc 	xori	zero,zero,751
    bc10:	0000bbdc 	xori	zero,zero,751
    bc14:	0000bbdc 	xori	zero,zero,751
    bc18:	0000bbdc 	xori	zero,zero,751
    bc1c:	0000bbdc 	xori	zero,zero,751
    bc20:	0000bbdc 	xori	zero,zero,751
    bc24:	0000bbdc 	xori	zero,zero,751
    bc28:	0000bbdc 	xori	zero,zero,751
    bc2c:	0000bfa8 	cmpgeui	zero,zero,766
    bc30:	0000bc84 	movi	zero,754
    bc34:	0000bbdc 	xori	zero,zero,751
    bc38:	0000bbdc 	xori	zero,zero,751
    bc3c:	0000bbdc 	xori	zero,zero,751
    bc40:	0000bbdc 	xori	zero,zero,751
    bc44:	0000bc84 	movi	zero,754
    bc48:	0000bbdc 	xori	zero,zero,751
    bc4c:	0000bbdc 	xori	zero,zero,751
    bc50:	0000bbdc 	xori	zero,zero,751
    bc54:	0000bbdc 	xori	zero,zero,751
    bc58:	0000bbdc 	xori	zero,zero,751
    bc5c:	0000bd6c 	andhi	zero,zero,757
    bc60:	0000bbdc 	xori	zero,zero,751
    bc64:	0000bbdc 	xori	zero,zero,751
    bc68:	0000bbdc 	xori	zero,zero,751
    bc6c:	0000bff4 	movhi	zero,767
    bc70:	0000bbdc 	xori	zero,zero,751
    bc74:	0000bd70 	cmpltui	zero,zero,757
    bc78:	0000bbdc 	xori	zero,zero,751
    bc7c:	0000bbdc 	xori	zero,zero,751
    bc80:	0000bfa0 	cmpeqi	zero,zero,766
    bc84:	d8c00d17 	ldw	r3,52(sp)
    bc88:	18003926 	beq	r3,zero,bd70 <___vfprintf_internal_r+0x350>
    bc8c:	d9000e17 	ldw	r4,56(sp)
    bc90:	00c00044 	movi	r3,1
    bc94:	25400017 	ldw	r21,0(r4)
    bc98:	21000104 	addi	r4,r4,4
    bc9c:	d9000e15 	stw	r4,56(sp)
    bca0:	d8c00d15 	stw	r3,52(sp)
    bca4:	a8012116 	blt	r21,zero,c12c <___vfprintf_internal_r+0x70c>
    bca8:	d8001215 	stw	zero,72(sp)
    bcac:	d823883a 	mov	r17,sp
    bcb0:	a800371e 	bne	r21,zero,bd90 <___vfprintf_internal_r+0x370>
    bcb4:	d9400b17 	ldw	r5,44(sp)
    bcb8:	d809883a 	mov	r4,sp
    bcbc:	01400b0e 	bge	zero,r5,bcec <___vfprintf_internal_r+0x2cc>
    bcc0:	d8800b17 	ldw	r2,44(sp)
    bcc4:	d823883a 	mov	r17,sp
    bcc8:	00c00c04 	movi	r3,48
    bccc:	00000206 	br	bcd8 <___vfprintf_internal_r+0x2b8>
    bcd0:	d9400a17 	ldw	r5,40(sp)
    bcd4:	89400426 	beq	r17,r5,bce8 <___vfprintf_internal_r+0x2c8>
    bcd8:	88c00005 	stb	r3,0(r17)
    bcdc:	10bfffc4 	addi	r2,r2,-1
    bce0:	8c400044 	addi	r17,r17,1
    bce4:	103ffa1e 	bne	r2,zero,bcd0 <___vfprintf_internal_r+0x2b0>
    bce8:	892bc83a 	sub	r21,r17,r4
    bcec:	d8c01217 	ldw	r3,72(sp)
    bcf0:	d9000c17 	ldw	r4,48(sp)
    bcf4:	a8c5883a 	add	r2,r21,r3
    bcf8:	d8c01017 	ldw	r3,64(sp)
    bcfc:	2085c83a 	sub	r2,r4,r2
    bd00:	d8801115 	stw	r2,68(sp)
    bd04:	18007f26 	beq	r3,zero,bf04 <___vfprintf_internal_r+0x4e4>
    bd08:	d8c01217 	ldw	r3,72(sp)
    bd0c:	1800fa1e 	bne	r3,zero,c0f8 <___vfprintf_internal_r+0x6d8>
    bd10:	d8c01117 	ldw	r3,68(sp)
    bd14:	00c0620e 	bge	zero,r3,bea0 <___vfprintf_internal_r+0x480>
    bd18:	00800c04 	movi	r2,48
    bd1c:	d88008c5 	stb	r2,35(sp)
    bd20:	b805883a 	mov	r2,r23
    bd24:	dc001215 	stw	r16,72(sp)
    bd28:	882f883a 	mov	r23,r17
    bd2c:	1f3fffc4 	addi	fp,r3,-1
    bd30:	05bfffc4 	movi	r22,-1
    bd34:	dc000f17 	ldw	r16,60(sp)
    bd38:	1023883a 	mov	r17,r2
    bd3c:	00000206 	br	bd48 <___vfprintf_internal_r+0x328>
    bd40:	e73fffc4 	addi	fp,fp,-1
    bd44:	e580fc26 	beq	fp,r22,c138 <___vfprintf_internal_r+0x718>
    bd48:	88800117 	ldw	r2,4(r17)
    bd4c:	8009883a 	mov	r4,r16
    bd50:	880b883a 	mov	r5,r17
    bd54:	d98008c4 	addi	r6,sp,35
    bd58:	01c00044 	movi	r7,1
    bd5c:	103ee83a 	callr	r2
    bd60:	103ff726 	beq	r2,zero,bd40 <___vfprintf_internal_r+0x320>
    bd64:	04bfffc4 	movi	r18,-1
    bd68:	003f6206 	br	baf4 <___vfprintf_internal_r+0xd4>
    bd6c:	05000204 	movi	r20,8
    bd70:	d9400e17 	ldw	r5,56(sp)
    bd74:	2d400017 	ldw	r21,0(r5)
    bd78:	29400104 	addi	r5,r5,4
    bd7c:	d9400e15 	stw	r5,56(sp)
    bd80:	d8000d15 	stw	zero,52(sp)
    bd84:	d8001215 	stw	zero,72(sp)
    bd88:	d823883a 	mov	r17,sp
    bd8c:	a83fc926 	beq	r21,zero,bcb4 <___vfprintf_internal_r+0x294>
    bd90:	05800244 	movi	r22,9
    bd94:	dc001115 	stw	r16,68(sp)
    bd98:	df001417 	ldw	fp,80(sp)
    bd9c:	00000506 	br	bdb4 <___vfprintf_internal_r+0x394>
    bda0:	15400c04 	addi	r21,r2,48
    bda4:	8d400005 	stb	r21,0(r17)
    bda8:	802b883a 	mov	r21,r16
    bdac:	8c400044 	addi	r17,r17,1
    bdb0:	80000f26 	beq	r16,zero,bdf0 <___vfprintf_internal_r+0x3d0>
    bdb4:	a809883a 	mov	r4,r21
    bdb8:	a00b883a 	mov	r5,r20
    bdbc:	000b2480 	call	b248 <__udivsi3>
    bdc0:	a009883a 	mov	r4,r20
    bdc4:	100b883a 	mov	r5,r2
    bdc8:	1021883a 	mov	r16,r2
    bdcc:	000b2580 	call	b258 <__mulsi3>
    bdd0:	a885c83a 	sub	r2,r21,r2
    bdd4:	b0bff20e 	bge	r22,r2,bda0 <___vfprintf_internal_r+0x380>
    bdd8:	e0000e26 	beq	fp,zero,be14 <___vfprintf_internal_r+0x3f4>
    bddc:	15400dc4 	addi	r21,r2,55
    bde0:	8d400005 	stb	r21,0(r17)
    bde4:	802b883a 	mov	r21,r16
    bde8:	8c400044 	addi	r17,r17,1
    bdec:	803ff11e 	bne	r16,zero,bdb4 <___vfprintf_internal_r+0x394>
    bdf0:	d9000b17 	ldw	r4,44(sp)
    bdf4:	8eebc83a 	sub	r21,r17,sp
    bdf8:	dc001117 	ldw	r16,68(sp)
    bdfc:	2545c83a 	sub	r2,r4,r21
    be00:	d809883a 	mov	r4,sp
    be04:	00bfb90e 	bge	zero,r2,bcec <___vfprintf_internal_r+0x2cc>
    be08:	d8c00a17 	ldw	r3,40(sp)
    be0c:	88ffae36 	bltu	r17,r3,bcc8 <___vfprintf_internal_r+0x2a8>
    be10:	003fb606 	br	bcec <___vfprintf_internal_r+0x2cc>
    be14:	154015c4 	addi	r21,r2,87
    be18:	003fe206 	br	bda4 <___vfprintf_internal_r+0x384>
    be1c:	00c00044 	movi	r3,1
    be20:	013fffc4 	movi	r4,-1
    be24:	d8c00d15 	stw	r3,52(sp)
    be28:	d9000b15 	stw	r4,44(sp)
    be2c:	d8001415 	stw	zero,80(sp)
    be30:	05000284 	movi	r20,10
    be34:	d9000c15 	stw	r4,48(sp)
    be38:	d8001315 	stw	zero,76(sp)
    be3c:	d8001015 	stw	zero,64(sp)
    be40:	182b883a 	mov	r21,r3
    be44:	003f1106 	br	ba8c <___vfprintf_internal_r+0x6c>
    be48:	00c00044 	movi	r3,1
    be4c:	d8c01315 	stw	r3,76(sp)
    be50:	054000c4 	movi	r21,3
    be54:	003f0d06 	br	ba8c <___vfprintf_internal_r+0x6c>
    be58:	d8c01117 	ldw	r3,68(sp)
    be5c:	dc001517 	ldw	r16,84(sp)
    be60:	8805883a 	mov	r2,r17
    be64:	90e5883a 	add	r18,r18,r3
    be68:	b823883a 	mov	r17,r23
    be6c:	102f883a 	mov	r23,r2
    be70:	d8c01217 	ldw	r3,72(sp)
    be74:	18000a26 	beq	r3,zero,bea0 <___vfprintf_internal_r+0x480>
    be78:	b8800117 	ldw	r2,4(r23)
    be7c:	d9000f17 	ldw	r4,60(sp)
    be80:	00c00b44 	movi	r3,45
    be84:	d8c00905 	stb	r3,36(sp)
    be88:	b80b883a 	mov	r5,r23
    be8c:	d9800904 	addi	r6,sp,36
    be90:	01c00044 	movi	r7,1
    be94:	103ee83a 	callr	r2
    be98:	103fb21e 	bne	r2,zero,bd64 <___vfprintf_internal_r+0x344>
    be9c:	94800044 	addi	r18,r18,1
    bea0:	8d6dc83a 	sub	r22,r17,r21
    bea4:	057f4d0e 	bge	zero,r21,bbdc <___vfprintf_internal_r+0x1bc>
    bea8:	dd400f17 	ldw	r21,60(sp)
    beac:	00000206 	br	beb8 <___vfprintf_internal_r+0x498>
    beb0:	94800044 	addi	r18,r18,1
    beb4:	8dbf4926 	beq	r17,r22,bbdc <___vfprintf_internal_r+0x1bc>
    beb8:	8c7fffc4 	addi	r17,r17,-1
    bebc:	88c00003 	ldbu	r3,0(r17)
    bec0:	b8800117 	ldw	r2,4(r23)
    bec4:	a809883a 	mov	r4,r21
    bec8:	d8c00905 	stb	r3,36(sp)
    becc:	b80b883a 	mov	r5,r23
    bed0:	d9800904 	addi	r6,sp,36
    bed4:	01c00044 	movi	r7,1
    bed8:	103ee83a 	callr	r2
    bedc:	103ff426 	beq	r2,zero,beb0 <___vfprintf_internal_r+0x490>
    bee0:	04bfffc4 	movi	r18,-1
    bee4:	003f0306 	br	baf4 <___vfprintf_internal_r+0xd4>
    bee8:	dd401015 	stw	r21,64(sp)
    beec:	05400084 	movi	r21,2
    bef0:	003ee606 	br	ba8c <___vfprintf_internal_r+0x6c>
    bef4:	0005883a 	mov	r2,zero
    bef8:	003f2806 	br	bb9c <___vfprintf_internal_r+0x17c>
    befc:	0005883a 	mov	r2,zero
    bf00:	003f1606 	br	bb5c <___vfprintf_internal_r+0x13c>
    bf04:	d8c01117 	ldw	r3,68(sp)
    bf08:	00ffd90e 	bge	zero,r3,be70 <___vfprintf_internal_r+0x450>
    bf0c:	00800804 	movi	r2,32
    bf10:	d8800885 	stb	r2,34(sp)
    bf14:	b805883a 	mov	r2,r23
    bf18:	dc001515 	stw	r16,84(sp)
    bf1c:	882f883a 	mov	r23,r17
    bf20:	1f3fffc4 	addi	fp,r3,-1
    bf24:	05bfffc4 	movi	r22,-1
    bf28:	dc000f17 	ldw	r16,60(sp)
    bf2c:	1023883a 	mov	r17,r2
    bf30:	00000206 	br	bf3c <___vfprintf_internal_r+0x51c>
    bf34:	e73fffc4 	addi	fp,fp,-1
    bf38:	e5bfc726 	beq	fp,r22,be58 <___vfprintf_internal_r+0x438>
    bf3c:	88800117 	ldw	r2,4(r17)
    bf40:	8009883a 	mov	r4,r16
    bf44:	880b883a 	mov	r5,r17
    bf48:	d9800884 	addi	r6,sp,34
    bf4c:	01c00044 	movi	r7,1
    bf50:	103ee83a 	callr	r2
    bf54:	103ff726 	beq	r2,zero,bf34 <___vfprintf_internal_r+0x514>
    bf58:	04bfffc4 	movi	r18,-1
    bf5c:	003ee506 	br	baf4 <___vfprintf_internal_r+0xd4>
    bf60:	01000044 	movi	r4,1
    bf64:	d9000b15 	stw	r4,44(sp)
    bf68:	003f1806 	br	bbcc <___vfprintf_internal_r+0x1ac>
    bf6c:	b8c00117 	ldw	r3,4(r23)
    bf70:	d9000f17 	ldw	r4,60(sp)
    bf74:	d8800905 	stb	r2,36(sp)
    bf78:	b80b883a 	mov	r5,r23
    bf7c:	d9800904 	addi	r6,sp,36
    bf80:	a80f883a 	mov	r7,r21
    bf84:	183ee83a 	callr	r3
    bf88:	103f761e 	bne	r2,zero,bd64 <___vfprintf_internal_r+0x344>
    bf8c:	94800044 	addi	r18,r18,1
    bf90:	002b883a 	mov	r21,zero
    bf94:	003ebd06 	br	ba8c <___vfprintf_internal_r+0x6c>
    bf98:	00c00044 	movi	r3,1
    bf9c:	d8c01415 	stw	r3,80(sp)
    bfa0:	05000404 	movi	r20,16
    bfa4:	003f7206 	br	bd70 <___vfprintf_internal_r+0x350>
    bfa8:	d9000c17 	ldw	r4,48(sp)
    bfac:	9900420e 	bge	r19,r4,c0b8 <___vfprintf_internal_r+0x698>
    bfb0:	df000f17 	ldw	fp,60(sp)
    bfb4:	25bfffc4 	addi	r22,r4,-1
    bfb8:	00800804 	movi	r2,32
    bfbc:	d8800845 	stb	r2,33(sp)
    bfc0:	b023883a 	mov	r17,r22
    bfc4:	057fffc4 	movi	r21,-1
    bfc8:	8c7fffc4 	addi	r17,r17,-1
    bfcc:	8d403926 	beq	r17,r21,c0b4 <___vfprintf_internal_r+0x694>
    bfd0:	b8800117 	ldw	r2,4(r23)
    bfd4:	e009883a 	mov	r4,fp
    bfd8:	b80b883a 	mov	r5,r23
    bfdc:	d9800844 	addi	r6,sp,33
    bfe0:	01c00044 	movi	r7,1
    bfe4:	103ee83a 	callr	r2
    bfe8:	103ff726 	beq	r2,zero,bfc8 <___vfprintf_internal_r+0x5a8>
    bfec:	04bfffc4 	movi	r18,-1
    bff0:	003ec006 	br	baf4 <___vfprintf_internal_r+0xd4>
    bff4:	d9000e17 	ldw	r4,56(sp)
    bff8:	d8c00e17 	ldw	r3,56(sp)
    bffc:	21000017 	ldw	r4,0(r4)
    c000:	18c00104 	addi	r3,r3,4
    c004:	d8c00e15 	stw	r3,56(sp)
    c008:	d9001215 	stw	r4,72(sp)
    c00c:	000b9f80 	call	b9f8 <strlen>
    c010:	d9000c17 	ldw	r4,48(sp)
    c014:	102d883a 	mov	r22,r2
    c018:	20b9c83a 	sub	fp,r4,r2
    c01c:	07001b0e 	bge	zero,fp,c08c <___vfprintf_internal_r+0x66c>
    c020:	00800804 	movi	r2,32
    c024:	d8800805 	stb	r2,32(sp)
    c028:	b805883a 	mov	r2,r23
    c02c:	dc001115 	stw	r16,68(sp)
    c030:	b02f883a 	mov	r23,r22
    c034:	e47fffc4 	addi	r17,fp,-1
    c038:	902d883a 	mov	r22,r18
    c03c:	057fffc4 	movi	r21,-1
    c040:	dc000f17 	ldw	r16,60(sp)
    c044:	1025883a 	mov	r18,r2
    c048:	00000206 	br	c054 <___vfprintf_internal_r+0x634>
    c04c:	8c7fffc4 	addi	r17,r17,-1
    c050:	8d400826 	beq	r17,r21,c074 <___vfprintf_internal_r+0x654>
    c054:	90800117 	ldw	r2,4(r18)
    c058:	8009883a 	mov	r4,r16
    c05c:	900b883a 	mov	r5,r18
    c060:	d9800804 	addi	r6,sp,32
    c064:	01c00044 	movi	r7,1
    c068:	103ee83a 	callr	r2
    c06c:	103ff726 	beq	r2,zero,c04c <___vfprintf_internal_r+0x62c>
    c070:	003f3c06 	br	bd64 <___vfprintf_internal_r+0x344>
    c074:	dc001117 	ldw	r16,68(sp)
    c078:	9005883a 	mov	r2,r18
    c07c:	b025883a 	mov	r18,r22
    c080:	9725883a 	add	r18,r18,fp
    c084:	b82d883a 	mov	r22,r23
    c088:	102f883a 	mov	r23,r2
    c08c:	b8800117 	ldw	r2,4(r23)
    c090:	d9000f17 	ldw	r4,60(sp)
    c094:	d9801217 	ldw	r6,72(sp)
    c098:	b80b883a 	mov	r5,r23
    c09c:	b00f883a 	mov	r7,r22
    c0a0:	103ee83a 	callr	r2
    c0a4:	103f2f1e 	bne	r2,zero,bd64 <___vfprintf_internal_r+0x344>
    c0a8:	95a5883a 	add	r18,r18,r22
    c0ac:	002b883a 	mov	r21,zero
    c0b0:	003e7606 	br	ba8c <___vfprintf_internal_r+0x6c>
    c0b4:	95a5883a 	add	r18,r18,r22
    c0b8:	d9400e17 	ldw	r5,56(sp)
    c0bc:	b8800117 	ldw	r2,4(r23)
    c0c0:	d9000f17 	ldw	r4,60(sp)
    c0c4:	28c00017 	ldw	r3,0(r5)
    c0c8:	d9800904 	addi	r6,sp,36
    c0cc:	b80b883a 	mov	r5,r23
    c0d0:	d8c00905 	stb	r3,36(sp)
    c0d4:	d8c00e17 	ldw	r3,56(sp)
    c0d8:	01c00044 	movi	r7,1
    c0dc:	1c400104 	addi	r17,r3,4
    c0e0:	103ee83a 	callr	r2
    c0e4:	103f1f1e 	bne	r2,zero,bd64 <___vfprintf_internal_r+0x344>
    c0e8:	94800044 	addi	r18,r18,1
    c0ec:	dc400e15 	stw	r17,56(sp)
    c0f0:	002b883a 	mov	r21,zero
    c0f4:	003e6506 	br	ba8c <___vfprintf_internal_r+0x6c>
    c0f8:	b8800117 	ldw	r2,4(r23)
    c0fc:	d9000f17 	ldw	r4,60(sp)
    c100:	00c00b44 	movi	r3,45
    c104:	d8c00905 	stb	r3,36(sp)
    c108:	b80b883a 	mov	r5,r23
    c10c:	d9800904 	addi	r6,sp,36
    c110:	01c00044 	movi	r7,1
    c114:	103ee83a 	callr	r2
    c118:	103f121e 	bne	r2,zero,bd64 <___vfprintf_internal_r+0x344>
    c11c:	d8c01117 	ldw	r3,68(sp)
    c120:	94800044 	addi	r18,r18,1
    c124:	00fefc16 	blt	zero,r3,bd18 <___vfprintf_internal_r+0x2f8>
    c128:	003f5d06 	br	bea0 <___vfprintf_internal_r+0x480>
    c12c:	056bc83a 	sub	r21,zero,r21
    c130:	d8c01215 	stw	r3,72(sp)
    c134:	003f1406 	br	bd88 <___vfprintf_internal_r+0x368>
    c138:	d8c01117 	ldw	r3,68(sp)
    c13c:	8805883a 	mov	r2,r17
    c140:	dc001217 	ldw	r16,72(sp)
    c144:	b823883a 	mov	r17,r23
    c148:	90e5883a 	add	r18,r18,r3
    c14c:	102f883a 	mov	r23,r2
    c150:	003f5306 	br	bea0 <___vfprintf_internal_r+0x480>

0000c154 <__vfprintf_internal>:
    c154:	00800074 	movhi	r2,1
    c158:	10b85f04 	addi	r2,r2,-7812
    c15c:	2007883a 	mov	r3,r4
    c160:	11000017 	ldw	r4,0(r2)
    c164:	2805883a 	mov	r2,r5
    c168:	300f883a 	mov	r7,r6
    c16c:	180b883a 	mov	r5,r3
    c170:	100d883a 	mov	r6,r2
    c174:	000ba201 	jmpi	ba20 <___vfprintf_internal_r>

0000c178 <__sfvwrite_small_dev>:
    c178:	2880000b 	ldhu	r2,0(r5)
    c17c:	defffa04 	addi	sp,sp,-24
    c180:	dcc00315 	stw	r19,12(sp)
    c184:	10c0020c 	andi	r3,r2,8
    c188:	18ffffcc 	andi	r3,r3,65535
    c18c:	18e0001c 	xori	r3,r3,32768
    c190:	dc800215 	stw	r18,8(sp)
    c194:	dc400115 	stw	r17,4(sp)
    c198:	dfc00515 	stw	ra,20(sp)
    c19c:	dd000415 	stw	r20,16(sp)
    c1a0:	dc000015 	stw	r16,0(sp)
    c1a4:	18e00004 	addi	r3,r3,-32768
    c1a8:	2825883a 	mov	r18,r5
    c1ac:	2027883a 	mov	r19,r4
    c1b0:	3023883a 	mov	r17,r6
    c1b4:	18002626 	beq	r3,zero,c250 <__sfvwrite_small_dev+0xd8>
    c1b8:	2940008f 	ldh	r5,2(r5)
    c1bc:	28001016 	blt	r5,zero,c200 <__sfvwrite_small_dev+0x88>
    c1c0:	01c01a0e 	bge	zero,r7,c22c <__sfvwrite_small_dev+0xb4>
    c1c4:	3821883a 	mov	r16,r7
    c1c8:	05010004 	movi	r20,1024
    c1cc:	00000306 	br	c1dc <__sfvwrite_small_dev+0x64>
    c1d0:	88a3883a 	add	r17,r17,r2
    c1d4:	0400150e 	bge	zero,r16,c22c <__sfvwrite_small_dev+0xb4>
    c1d8:	9140008f 	ldh	r5,2(r18)
    c1dc:	880d883a 	mov	r6,r17
    c1e0:	9809883a 	mov	r4,r19
    c1e4:	800f883a 	mov	r7,r16
    c1e8:	a400010e 	bge	r20,r16,c1f0 <__sfvwrite_small_dev+0x78>
    c1ec:	01c10004 	movi	r7,1024
    c1f0:	000c2580 	call	c258 <_write_r>
    c1f4:	80a1c83a 	sub	r16,r16,r2
    c1f8:	00bff516 	blt	zero,r2,c1d0 <__sfvwrite_small_dev+0x58>
    c1fc:	9080000b 	ldhu	r2,0(r18)
    c200:	10801014 	ori	r2,r2,64
    c204:	9080000d 	sth	r2,0(r18)
    c208:	00bfffc4 	movi	r2,-1
    c20c:	dfc00517 	ldw	ra,20(sp)
    c210:	dd000417 	ldw	r20,16(sp)
    c214:	dcc00317 	ldw	r19,12(sp)
    c218:	dc800217 	ldw	r18,8(sp)
    c21c:	dc400117 	ldw	r17,4(sp)
    c220:	dc000017 	ldw	r16,0(sp)
    c224:	dec00604 	addi	sp,sp,24
    c228:	f800283a 	ret
    c22c:	0005883a 	mov	r2,zero
    c230:	dfc00517 	ldw	ra,20(sp)
    c234:	dd000417 	ldw	r20,16(sp)
    c238:	dcc00317 	ldw	r19,12(sp)
    c23c:	dc800217 	ldw	r18,8(sp)
    c240:	dc400117 	ldw	r17,4(sp)
    c244:	dc000017 	ldw	r16,0(sp)
    c248:	dec00604 	addi	sp,sp,24
    c24c:	f800283a 	ret
    c250:	00bfffc4 	movi	r2,-1
    c254:	003fed06 	br	c20c <__sfvwrite_small_dev+0x94>

0000c258 <_write_r>:
    c258:	defffd04 	addi	sp,sp,-12
    c25c:	dc400115 	stw	r17,4(sp)
    c260:	dc000015 	stw	r16,0(sp)
    c264:	2023883a 	mov	r17,r4
    c268:	04000074 	movhi	r16,1
    c26c:	84394904 	addi	r16,r16,-6876
    c270:	2809883a 	mov	r4,r5
    c274:	300b883a 	mov	r5,r6
    c278:	380d883a 	mov	r6,r7
    c27c:	dfc00215 	stw	ra,8(sp)
    c280:	80000015 	stw	zero,0(r16)
    c284:	000c6180 	call	c618 <write>
    c288:	00ffffc4 	movi	r3,-1
    c28c:	10c00526 	beq	r2,r3,c2a4 <_write_r+0x4c>
    c290:	dfc00217 	ldw	ra,8(sp)
    c294:	dc400117 	ldw	r17,4(sp)
    c298:	dc000017 	ldw	r16,0(sp)
    c29c:	dec00304 	addi	sp,sp,12
    c2a0:	f800283a 	ret
    c2a4:	80c00017 	ldw	r3,0(r16)
    c2a8:	183ff926 	beq	r3,zero,c290 <_write_r+0x38>
    c2ac:	88c00015 	stw	r3,0(r17)
    c2b0:	dfc00217 	ldw	ra,8(sp)
    c2b4:	dc400117 	ldw	r17,4(sp)
    c2b8:	dc000017 	ldw	r16,0(sp)
    c2bc:	dec00304 	addi	sp,sp,12
    c2c0:	f800283a 	ret

0000c2c4 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
    c2c4:	defff004 	addi	sp,sp,-64
    c2c8:	df000f15 	stw	fp,60(sp)
    c2cc:	df000f04 	addi	fp,sp,60
    c2d0:	e13ffd15 	stw	r4,-12(fp)
    c2d4:	e17ffe15 	stw	r5,-8(fp)
    c2d8:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
    c2dc:	00bffa84 	movi	r2,-22
    c2e0:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    c2e4:	e0bffd17 	ldw	r2,-12(fp)
    c2e8:	10800828 	cmpgeui	r2,r2,32
    c2ec:	10005c1e 	bne	r2,zero,c460 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    c2f0:	0005303a 	rdctl	r2,status
    c2f4:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    c2f8:	e0fff317 	ldw	r3,-52(fp)
    c2fc:	00bfff84 	movi	r2,-2
    c300:	1884703a 	and	r2,r3,r2
    c304:	1001703a 	wrctl	status,r2
  
  return context;
    c308:	e0bff317 	ldw	r2,-52(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
    c30c:	e0bff215 	stw	r2,-56(fp)

    alt_irq[id].handler = handler;
    c310:	00c00074 	movhi	r3,1
    c314:	18fbbc04 	addi	r3,r3,-4368
    c318:	e0bffd17 	ldw	r2,-12(fp)
    c31c:	100490fa 	slli	r2,r2,3
    c320:	1885883a 	add	r2,r3,r2
    c324:	e0ffff17 	ldw	r3,-4(fp)
    c328:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
    c32c:	00c00074 	movhi	r3,1
    c330:	18fbbc04 	addi	r3,r3,-4368
    c334:	e0bffd17 	ldw	r2,-12(fp)
    c338:	100490fa 	slli	r2,r2,3
    c33c:	1885883a 	add	r2,r3,r2
    c340:	10800104 	addi	r2,r2,4
    c344:	e0fffe17 	ldw	r3,-8(fp)
    c348:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    c34c:	e0bfff17 	ldw	r2,-4(fp)
    c350:	10001f26 	beq	r2,zero,c3d0 <alt_irq_register+0x10c>
    c354:	e0bffd17 	ldw	r2,-12(fp)
    c358:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    c35c:	0005303a 	rdctl	r2,status
    c360:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    c364:	e0fff517 	ldw	r3,-44(fp)
    c368:	00bfff84 	movi	r2,-2
    c36c:	1884703a 	and	r2,r3,r2
    c370:	1001703a 	wrctl	status,r2
  
  return context;
    c374:	e0bff517 	ldw	r2,-44(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    c378:	e0bff615 	stw	r2,-40(fp)

  alt_irq_active |= (1 << id);
    c37c:	e0bff417 	ldw	r2,-48(fp)
    c380:	00c00044 	movi	r3,1
    c384:	1884983a 	sll	r2,r3,r2
    c388:	1007883a 	mov	r3,r2
    c38c:	00800074 	movhi	r2,1
    c390:	10b94a04 	addi	r2,r2,-6872
    c394:	10800017 	ldw	r2,0(r2)
    c398:	1886b03a 	or	r3,r3,r2
    c39c:	00800074 	movhi	r2,1
    c3a0:	10b94a04 	addi	r2,r2,-6872
    c3a4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    c3a8:	00800074 	movhi	r2,1
    c3ac:	10b94a04 	addi	r2,r2,-6872
    c3b0:	10800017 	ldw	r2,0(r2)
    c3b4:	100170fa 	wrctl	ienable,r2
    c3b8:	e0bff617 	ldw	r2,-40(fp)
    c3bc:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    c3c0:	e0bff717 	ldw	r2,-36(fp)
    c3c4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    c3c8:	0005883a 	mov	r2,zero
    c3cc:	00001f06 	br	c44c <alt_irq_register+0x188>
    c3d0:	e0bffd17 	ldw	r2,-12(fp)
    c3d4:	e0bff815 	stw	r2,-32(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    c3d8:	0005303a 	rdctl	r2,status
    c3dc:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    c3e0:	e0fff917 	ldw	r3,-28(fp)
    c3e4:	00bfff84 	movi	r2,-2
    c3e8:	1884703a 	and	r2,r3,r2
    c3ec:	1001703a 	wrctl	status,r2
  
  return context;
    c3f0:	e0bff917 	ldw	r2,-28(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    c3f4:	e0bffa15 	stw	r2,-24(fp)

  alt_irq_active &= ~(1 << id);
    c3f8:	e0bff817 	ldw	r2,-32(fp)
    c3fc:	00c00044 	movi	r3,1
    c400:	1884983a 	sll	r2,r3,r2
    c404:	0084303a 	nor	r2,zero,r2
    c408:	1007883a 	mov	r3,r2
    c40c:	00800074 	movhi	r2,1
    c410:	10b94a04 	addi	r2,r2,-6872
    c414:	10800017 	ldw	r2,0(r2)
    c418:	1886703a 	and	r3,r3,r2
    c41c:	00800074 	movhi	r2,1
    c420:	10b94a04 	addi	r2,r2,-6872
    c424:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    c428:	00800074 	movhi	r2,1
    c42c:	10b94a04 	addi	r2,r2,-6872
    c430:	10800017 	ldw	r2,0(r2)
    c434:	100170fa 	wrctl	ienable,r2
    c438:	e0bffa17 	ldw	r2,-24(fp)
    c43c:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    c440:	e0bffb17 	ldw	r2,-20(fp)
    c444:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    c448:	0005883a 	mov	r2,zero
    c44c:	e0bff115 	stw	r2,-60(fp)
    c450:	e0bff217 	ldw	r2,-56(fp)
    c454:	e0bffc15 	stw	r2,-16(fp)
    c458:	e0bffc17 	ldw	r2,-16(fp)
    c45c:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
    c460:	e0bff117 	ldw	r2,-60(fp)
}
    c464:	e037883a 	mov	sp,fp
    c468:	df000017 	ldw	fp,0(sp)
    c46c:	dec00104 	addi	sp,sp,4
    c470:	f800283a 	ret

0000c474 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    c474:	defffc04 	addi	sp,sp,-16
    c478:	df000315 	stw	fp,12(sp)
    c47c:	df000304 	addi	fp,sp,12
    c480:	e13ffd15 	stw	r4,-12(fp)
    c484:	e17ffe15 	stw	r5,-8(fp)
    c488:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    c48c:	e0fffe17 	ldw	r3,-8(fp)
    c490:	e0bffd17 	ldw	r2,-12(fp)
    c494:	18800e26 	beq	r3,r2,c4d0 <alt_load_section+0x5c>
  {
    while( to != end )
    c498:	00000a06 	br	c4c4 <alt_load_section+0x50>
    {
      *to++ = *from++;
    c49c:	e0bffd17 	ldw	r2,-12(fp)
    c4a0:	10c00017 	ldw	r3,0(r2)
    c4a4:	e0bffe17 	ldw	r2,-8(fp)
    c4a8:	10c00015 	stw	r3,0(r2)
    c4ac:	e0bffe17 	ldw	r2,-8(fp)
    c4b0:	10800104 	addi	r2,r2,4
    c4b4:	e0bffe15 	stw	r2,-8(fp)
    c4b8:	e0bffd17 	ldw	r2,-12(fp)
    c4bc:	10800104 	addi	r2,r2,4
    c4c0:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    c4c4:	e0fffe17 	ldw	r3,-8(fp)
    c4c8:	e0bfff17 	ldw	r2,-4(fp)
    c4cc:	18bff31e 	bne	r3,r2,c49c <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
    c4d0:	e037883a 	mov	sp,fp
    c4d4:	df000017 	ldw	fp,0(sp)
    c4d8:	dec00104 	addi	sp,sp,4
    c4dc:	f800283a 	ret

0000c4e0 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    c4e0:	defffe04 	addi	sp,sp,-8
    c4e4:	dfc00115 	stw	ra,4(sp)
    c4e8:	df000015 	stw	fp,0(sp)
    c4ec:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    c4f0:	01000074 	movhi	r4,1
    c4f4:	21386904 	addi	r4,r4,-7772
    c4f8:	01400074 	movhi	r5,1
    c4fc:	29779704 	addi	r5,r5,-8612
    c500:	01800074 	movhi	r6,1
    c504:	31b86904 	addi	r6,r6,-7772
    c508:	000c4740 	call	c474 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    c50c:	01000074 	movhi	r4,1
    c510:	21200804 	addi	r4,r4,-32736
    c514:	01400074 	movhi	r5,1
    c518:	29600804 	addi	r5,r5,-32736
    c51c:	01800074 	movhi	r6,1
    c520:	31a06f04 	addi	r6,r6,-32324
    c524:	000c4740 	call	c474 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    c528:	01000074 	movhi	r4,1
    c52c:	21370f04 	addi	r4,r4,-9156
    c530:	01400074 	movhi	r5,1
    c534:	29770f04 	addi	r5,r5,-9156
    c538:	01800074 	movhi	r6,1
    c53c:	31b79704 	addi	r6,r6,-8612
    c540:	000c4740 	call	c474 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    c544:	000cf280 	call	cf28 <alt_dcache_flush_all>
  alt_icache_flush_all();
    c548:	000d0600 	call	d060 <alt_icache_flush_all>
}
    c54c:	e037883a 	mov	sp,fp
    c550:	dfc00117 	ldw	ra,4(sp)
    c554:	df000017 	ldw	fp,0(sp)
    c558:	dec00204 	addi	sp,sp,8
    c55c:	f800283a 	ret

0000c560 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    c560:	defffd04 	addi	sp,sp,-12
    c564:	dfc00215 	stw	ra,8(sp)
    c568:	df000115 	stw	fp,4(sp)
    c56c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    c570:	0009883a 	mov	r4,zero
    c574:	000c7400 	call	c740 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    c578:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    c57c:	000c7740 	call	c774 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    c580:	01000074 	movhi	r4,1
    c584:	21378904 	addi	r4,r4,-8668
    c588:	01400074 	movhi	r5,1
    c58c:	29778904 	addi	r5,r5,-8668
    c590:	01800074 	movhi	r6,1
    c594:	31b78904 	addi	r6,r6,-8668
    c598:	000d1700 	call	d170 <alt_io_redirect>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    c59c:	d120fc17 	ldw	r4,-31760(gp)
    c5a0:	d0e0fd17 	ldw	r3,-31756(gp)
    c5a4:	d0a0fe17 	ldw	r2,-31752(gp)
    c5a8:	180b883a 	mov	r5,r3
    c5ac:	100d883a 	mov	r6,r2
    c5b0:	00087e80 	call	87e8 <main>
    c5b4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    c5b8:	01000044 	movi	r4,1
    c5bc:	000ce5c0 	call	ce5c <close>
  exit (result);
    c5c0:	e13fff17 	ldw	r4,-4(fp)
    c5c4:	000d9c00 	call	d9c0 <exit>

0000c5c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    c5c8:	defffe04 	addi	sp,sp,-8
    c5cc:	dfc00115 	stw	ra,4(sp)
    c5d0:	df000015 	stw	fp,0(sp)
    c5d4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    c5d8:	00800074 	movhi	r2,1
    c5dc:	10b86604 	addi	r2,r2,-7784
    c5e0:	10800017 	ldw	r2,0(r2)
    c5e4:	10000526 	beq	r2,zero,c5fc <alt_get_errno+0x34>
    c5e8:	00800074 	movhi	r2,1
    c5ec:	10b86604 	addi	r2,r2,-7784
    c5f0:	10800017 	ldw	r2,0(r2)
    c5f4:	103ee83a 	callr	r2
    c5f8:	00000206 	br	c604 <alt_get_errno+0x3c>
    c5fc:	00800074 	movhi	r2,1
    c600:	10b94904 	addi	r2,r2,-6876
}
    c604:	e037883a 	mov	sp,fp
    c608:	dfc00117 	ldw	ra,4(sp)
    c60c:	df000017 	ldw	fp,0(sp)
    c610:	dec00204 	addi	sp,sp,8
    c614:	f800283a 	ret

0000c618 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    c618:	defff904 	addi	sp,sp,-28
    c61c:	dfc00615 	stw	ra,24(sp)
    c620:	df000515 	stw	fp,20(sp)
    c624:	df000504 	addi	fp,sp,20
    c628:	e13ffd15 	stw	r4,-12(fp)
    c62c:	e17ffe15 	stw	r5,-8(fp)
    c630:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    c634:	e0bffd17 	ldw	r2,-12(fp)
    c638:	10000716 	blt	r2,zero,c658 <write+0x40>
    c63c:	e13ffd17 	ldw	r4,-12(fp)
    c640:	01400304 	movi	r5,12
    c644:	000b2580 	call	b258 <__mulsi3>
    c648:	00c00074 	movhi	r3,1
    c64c:	18f7ef04 	addi	r3,r3,-8260
    c650:	10c5883a 	add	r2,r2,r3
    c654:	00000106 	br	c65c <write+0x44>
    c658:	0005883a 	mov	r2,zero
    c65c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    c660:	e0bffb17 	ldw	r2,-20(fp)
    c664:	10001f26 	beq	r2,zero,c6e4 <write+0xcc>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    c668:	e0bffb17 	ldw	r2,-20(fp)
    c66c:	10800217 	ldw	r2,8(r2)
    c670:	108000cc 	andi	r2,r2,3
    c674:	10001726 	beq	r2,zero,c6d4 <write+0xbc>
    c678:	e0bffb17 	ldw	r2,-20(fp)
    c67c:	10800017 	ldw	r2,0(r2)
    c680:	10800617 	ldw	r2,24(r2)
    c684:	10001326 	beq	r2,zero,c6d4 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    c688:	e0bffb17 	ldw	r2,-20(fp)
    c68c:	10800017 	ldw	r2,0(r2)
    c690:	10c00617 	ldw	r3,24(r2)
    c694:	e0bfff17 	ldw	r2,-4(fp)
    c698:	e13ffb17 	ldw	r4,-20(fp)
    c69c:	e17ffe17 	ldw	r5,-8(fp)
    c6a0:	100d883a 	mov	r6,r2
    c6a4:	183ee83a 	callr	r3
    c6a8:	e0bffc15 	stw	r2,-16(fp)
    c6ac:	e0bffc17 	ldw	r2,-16(fp)
    c6b0:	1000060e 	bge	r2,zero,c6cc <write+0xb4>
      {
        ALT_ERRNO = -rval;
    c6b4:	000c5c80 	call	c5c8 <alt_get_errno>
    c6b8:	e0fffc17 	ldw	r3,-16(fp)
    c6bc:	00c7c83a 	sub	r3,zero,r3
    c6c0:	10c00015 	stw	r3,0(r2)
        return -1;
    c6c4:	00bfffc4 	movi	r2,-1
    c6c8:	00000a06 	br	c6f4 <write+0xdc>
      }
      return rval;
    c6cc:	e0bffc17 	ldw	r2,-16(fp)
    c6d0:	00000806 	br	c6f4 <write+0xdc>
    }
    else
    {
      ALT_ERRNO = EACCES;
    c6d4:	000c5c80 	call	c5c8 <alt_get_errno>
    c6d8:	00c00344 	movi	r3,13
    c6dc:	10c00015 	stw	r3,0(r2)
    c6e0:	00000306 	br	c6f0 <write+0xd8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    c6e4:	000c5c80 	call	c5c8 <alt_get_errno>
    c6e8:	00c01444 	movi	r3,81
    c6ec:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    c6f0:	00bfffc4 	movi	r2,-1
}
    c6f4:	e037883a 	mov	sp,fp
    c6f8:	dfc00117 	ldw	ra,4(sp)
    c6fc:	df000017 	ldw	fp,0(sp)
    c700:	dec00204 	addi	sp,sp,8
    c704:	f800283a 	ret

0000c708 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    c708:	defffd04 	addi	sp,sp,-12
    c70c:	dfc00215 	stw	ra,8(sp)
    c710:	df000115 	stw	fp,4(sp)
    c714:	df000104 	addi	fp,sp,4
    c718:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    c71c:	e13fff17 	ldw	r4,-4(fp)
    c720:	01400074 	movhi	r5,1
    c724:	29786304 	addi	r5,r5,-7796
    c728:	000cfc00 	call	cfc0 <alt_dev_llist_insert>
}
    c72c:	e037883a 	mov	sp,fp
    c730:	dfc00117 	ldw	ra,4(sp)
    c734:	df000017 	ldw	fp,0(sp)
    c738:	dec00204 	addi	sp,sp,8
    c73c:	f800283a 	ret

0000c740 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    c740:	defffd04 	addi	sp,sp,-12
    c744:	dfc00215 	stw	ra,8(sp)
    c748:	df000115 	stw	fp,4(sp)
    c74c:	df000104 	addi	fp,sp,4
    c750:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
    c754:	000d69c0 	call	d69c <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    c758:	00800044 	movi	r2,1
    c75c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    c760:	e037883a 	mov	sp,fp
    c764:	dfc00117 	ldw	ra,4(sp)
    c768:	df000017 	ldw	fp,0(sp)
    c76c:	dec00204 	addi	sp,sp,8
    c770:	f800283a 	ret

0000c774 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    c774:	defffe04 	addi	sp,sp,-8
    c778:	dfc00115 	stw	ra,4(sp)
    c77c:	df000015 	stw	fp,0(sp)
    c780:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SYS_CLOCK_TIMER, sys_clock_timer);
    c784:	01000074 	movhi	r4,1
    c788:	21050804 	addi	r4,r4,5152
    c78c:	000b883a 	mov	r5,zero
    c790:	01800044 	movi	r6,1
    c794:	01c0fa04 	movi	r7,1000
    c798:	000ca900 	call	ca90 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    c79c:	01000074 	movhi	r4,1
    c7a0:	2137cf04 	addi	r4,r4,-8388
    c7a4:	000c7080 	call	c708 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    c7a8:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART_0, uart_0);
    c7ac:	01000074 	movhi	r4,1
    c7b0:	2137da04 	addi	r4,r4,-8344
    c7b4:	000c7080 	call	c708 <alt_dev_reg>
}
    c7b8:	e037883a 	mov	sp,fp
    c7bc:	dfc00117 	ldw	ra,4(sp)
    c7c0:	df000017 	ldw	fp,0(sp)
    c7c4:	dec00204 	addi	sp,sp,8
    c7c8:	f800283a 	ret

0000c7cc <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    c7cc:	defffa04 	addi	sp,sp,-24
    c7d0:	dfc00515 	stw	ra,20(sp)
    c7d4:	df000415 	stw	fp,16(sp)
    c7d8:	df000404 	addi	fp,sp,16
    c7dc:	e13ffd15 	stw	r4,-12(fp)
    c7e0:	e17ffe15 	stw	r5,-8(fp)
    c7e4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    c7e8:	e0bffd17 	ldw	r2,-12(fp)
    c7ec:	10800017 	ldw	r2,0(r2)
    c7f0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    c7f4:	e0bffc17 	ldw	r2,-16(fp)
    c7f8:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    c7fc:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    c800:	10800217 	ldw	r2,8(r2)
    c804:	1809883a 	mov	r4,r3
    c808:	e17ffe17 	ldw	r5,-8(fp)
    c80c:	e1bfff17 	ldw	r6,-4(fp)
    c810:	100f883a 	mov	r7,r2
    c814:	000c88c0 	call	c88c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    c818:	e037883a 	mov	sp,fp
    c81c:	dfc00117 	ldw	ra,4(sp)
    c820:	df000017 	ldw	fp,0(sp)
    c824:	dec00204 	addi	sp,sp,8
    c828:	f800283a 	ret

0000c82c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    c82c:	defffa04 	addi	sp,sp,-24
    c830:	dfc00515 	stw	ra,20(sp)
    c834:	df000415 	stw	fp,16(sp)
    c838:	df000404 	addi	fp,sp,16
    c83c:	e13ffd15 	stw	r4,-12(fp)
    c840:	e17ffe15 	stw	r5,-8(fp)
    c844:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    c848:	e0bffd17 	ldw	r2,-12(fp)
    c84c:	10800017 	ldw	r2,0(r2)
    c850:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    c854:	e0bffc17 	ldw	r2,-16(fp)
    c858:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    c85c:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    c860:	10800217 	ldw	r2,8(r2)
    c864:	1809883a 	mov	r4,r3
    c868:	e17ffe17 	ldw	r5,-8(fp)
    c86c:	e1bfff17 	ldw	r6,-4(fp)
    c870:	100f883a 	mov	r7,r2
    c874:	000c9800 	call	c980 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    c878:	e037883a 	mov	sp,fp
    c87c:	dfc00117 	ldw	ra,4(sp)
    c880:	df000017 	ldw	fp,0(sp)
    c884:	dec00204 	addi	sp,sp,8
    c888:	f800283a 	ret

0000c88c <altera_avalon_jtag_uart_read>:
 */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
    c88c:	defff704 	addi	sp,sp,-36
    c890:	df000815 	stw	fp,32(sp)
    c894:	df000804 	addi	fp,sp,32
    c898:	e13ffc15 	stw	r4,-16(fp)
    c89c:	e17ffd15 	stw	r5,-12(fp)
    c8a0:	e1bffe15 	stw	r6,-8(fp)
    c8a4:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
    c8a8:	e0bffc17 	ldw	r2,-16(fp)
    c8ac:	10800017 	ldw	r2,0(r2)
    c8b0:	e0bff915 	stw	r2,-28(fp)

  char * ptr = buffer;
    c8b4:	e0bffd17 	ldw	r2,-12(fp)
    c8b8:	e0bff815 	stw	r2,-32(fp)
  char * end = buffer + space;
    c8bc:	e0bffe17 	ldw	r2,-8(fp)
    c8c0:	e0fffd17 	ldw	r3,-12(fp)
    c8c4:	1885883a 	add	r2,r3,r2
    c8c8:	e0bffa15 	stw	r2,-24(fp)

  while (ptr < end)
    c8cc:	00001406 	br	c920 <altera_avalon_jtag_uart_read+0x94>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    c8d0:	e0bff917 	ldw	r2,-28(fp)
    c8d4:	10800037 	ldwio	r2,0(r2)
    c8d8:	e0bffb15 	stw	r2,-20(fp)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
    c8dc:	e0bffb17 	ldw	r2,-20(fp)
    c8e0:	10a0000c 	andi	r2,r2,32768
    c8e4:	10000826 	beq	r2,zero,c908 <altera_avalon_jtag_uart_read+0x7c>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    c8e8:	e0bffb17 	ldw	r2,-20(fp)
    c8ec:	1007883a 	mov	r3,r2
    c8f0:	e0bff817 	ldw	r2,-32(fp)
    c8f4:	10c00005 	stb	r3,0(r2)
    c8f8:	e0bff817 	ldw	r2,-32(fp)
    c8fc:	10800044 	addi	r2,r2,1
    c900:	e0bff815 	stw	r2,-32(fp)
    c904:	00000606 	br	c920 <altera_avalon_jtag_uart_read+0x94>
    else if (ptr != buffer)
    c908:	e0fff817 	ldw	r3,-32(fp)
    c90c:	e0bffd17 	ldw	r2,-12(fp)
    c910:	1880071e 	bne	r3,r2,c930 <altera_avalon_jtag_uart_read+0xa4>
      break;
    else if(flags & O_NONBLOCK)
    c914:	e0bfff17 	ldw	r2,-4(fp)
    c918:	1090000c 	andi	r2,r2,16384
    c91c:	1000061e 	bne	r2,zero,c938 <altera_avalon_jtag_uart_read+0xac>
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
    c920:	e0fff817 	ldw	r3,-32(fp)
    c924:	e0bffa17 	ldw	r2,-24(fp)
    c928:	18bfe936 	bltu	r3,r2,c8d0 <altera_avalon_jtag_uart_read+0x44>
    c92c:	00000306 	br	c93c <altera_avalon_jtag_uart_read+0xb0>
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    c930:	0001883a 	nop
    c934:	00000106 	br	c93c <altera_avalon_jtag_uart_read+0xb0>
    else if(flags & O_NONBLOCK)
      break;   
    c938:	0001883a 	nop
    
  }

  if (ptr != buffer)
    c93c:	e0fff817 	ldw	r3,-32(fp)
    c940:	e0bffd17 	ldw	r2,-12(fp)
    c944:	18800426 	beq	r3,r2,c958 <altera_avalon_jtag_uart_read+0xcc>
    return ptr - buffer;
    c948:	e0fff817 	ldw	r3,-32(fp)
    c94c:	e0bffd17 	ldw	r2,-12(fp)
    c950:	1885c83a 	sub	r2,r3,r2
    c954:	00000606 	br	c970 <altera_avalon_jtag_uart_read+0xe4>
  else if (flags & O_NONBLOCK)
    c958:	e0bfff17 	ldw	r2,-4(fp)
    c95c:	1090000c 	andi	r2,r2,16384
    c960:	10000226 	beq	r2,zero,c96c <altera_avalon_jtag_uart_read+0xe0>
    return -EWOULDBLOCK;
    c964:	00bffd44 	movi	r2,-11
    c968:	00000106 	br	c970 <altera_avalon_jtag_uart_read+0xe4>
  else
    return -EIO;
    c96c:	00bffec4 	movi	r2,-5
}
    c970:	e037883a 	mov	sp,fp
    c974:	df000017 	ldw	fp,0(sp)
    c978:	dec00104 	addi	sp,sp,4
    c97c:	f800283a 	ret

0000c980 <altera_avalon_jtag_uart_write>:
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    c980:	defff904 	addi	sp,sp,-28
    c984:	df000615 	stw	fp,24(sp)
    c988:	df000604 	addi	fp,sp,24
    c98c:	e13ffc15 	stw	r4,-16(fp)
    c990:	e17ffd15 	stw	r5,-12(fp)
    c994:	e1bffe15 	stw	r6,-8(fp)
    c998:	e1ffff15 	stw	r7,-4(fp)
  unsigned int base = sp->base;
    c99c:	e0bffc17 	ldw	r2,-16(fp)
    c9a0:	10800017 	ldw	r2,0(r2)
    c9a4:	e0bffa15 	stw	r2,-24(fp)

  const char * end = ptr + count;
    c9a8:	e0bffe17 	ldw	r2,-8(fp)
    c9ac:	e0fffd17 	ldw	r3,-12(fp)
    c9b0:	1885883a 	add	r2,r3,r2
    c9b4:	e0bffb15 	stw	r2,-20(fp)

  while (ptr < end)
    c9b8:	00000f06 	br	c9f8 <altera_avalon_jtag_uart_write+0x78>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
    c9bc:	e0bffa17 	ldw	r2,-24(fp)
    c9c0:	10800104 	addi	r2,r2,4
    c9c4:	10800037 	ldwio	r2,0(r2)
    c9c8:	10bfffec 	andhi	r2,r2,65535
    c9cc:	10000a26 	beq	r2,zero,c9f8 <altera_avalon_jtag_uart_write+0x78>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
    c9d0:	e0bffa17 	ldw	r2,-24(fp)
    c9d4:	e0fffd17 	ldw	r3,-12(fp)
    c9d8:	18c00003 	ldbu	r3,0(r3)
    c9dc:	18c03fcc 	andi	r3,r3,255
    c9e0:	18c0201c 	xori	r3,r3,128
    c9e4:	18ffe004 	addi	r3,r3,-128
    c9e8:	e13ffd17 	ldw	r4,-12(fp)
    c9ec:	21000044 	addi	r4,r4,1
    c9f0:	e13ffd15 	stw	r4,-12(fp)
    c9f4:	10c00035 	stwio	r3,0(r2)
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
    c9f8:	e0fffd17 	ldw	r3,-12(fp)
    c9fc:	e0bffb17 	ldw	r2,-20(fp)
    ca00:	18bfee36 	bltu	r3,r2,c9bc <altera_avalon_jtag_uart_write+0x3c>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);

  return count;
    ca04:	e0bffe17 	ldw	r2,-8(fp)
}
    ca08:	e037883a 	mov	sp,fp
    ca0c:	df000017 	ldw	fp,0(sp)
    ca10:	dec00104 	addi	sp,sp,4
    ca14:	f800283a 	ret

0000ca18 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    ca18:	defff904 	addi	sp,sp,-28
    ca1c:	dfc00615 	stw	ra,24(sp)
    ca20:	df000515 	stw	fp,20(sp)
    ca24:	df000504 	addi	fp,sp,20
    ca28:	e13ffe15 	stw	r4,-8(fp)
    ca2c:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    ca30:	0007883a 	mov	r3,zero
    ca34:	e0bffe17 	ldw	r2,-8(fp)
    ca38:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    ca3c:	e0bffe17 	ldw	r2,-8(fp)
    ca40:	10800104 	addi	r2,r2,4
    ca44:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    ca48:	0005303a 	rdctl	r2,status
    ca4c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    ca50:	e0fffc17 	ldw	r3,-16(fp)
    ca54:	00bfff84 	movi	r2,-2
    ca58:	1884703a 	and	r2,r3,r2
    ca5c:	1001703a 	wrctl	status,r2
  
  return context;
    ca60:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    ca64:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
    ca68:	000d5980 	call	d598 <alt_tick>
    ca6c:	e0bffb17 	ldw	r2,-20(fp)
    ca70:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    ca74:	e0bffd17 	ldw	r2,-12(fp)
    ca78:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    ca7c:	e037883a 	mov	sp,fp
    ca80:	dfc00117 	ldw	ra,4(sp)
    ca84:	df000017 	ldw	fp,0(sp)
    ca88:	dec00204 	addi	sp,sp,8
    ca8c:	f800283a 	ret

0000ca90 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    ca90:	defff904 	addi	sp,sp,-28
    ca94:	dfc00615 	stw	ra,24(sp)
    ca98:	df000515 	stw	fp,20(sp)
    ca9c:	df000504 	addi	fp,sp,20
    caa0:	e13ffc15 	stw	r4,-16(fp)
    caa4:	e17ffd15 	stw	r5,-12(fp)
    caa8:	e1bffe15 	stw	r6,-8(fp)
    caac:	e1ffff15 	stw	r7,-4(fp)
    cab0:	e0bfff17 	ldw	r2,-4(fp)
    cab4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    cab8:	00800074 	movhi	r2,1
    cabc:	10b94e04 	addi	r2,r2,-6856
    cac0:	10800017 	ldw	r2,0(r2)
    cac4:	1000041e 	bne	r2,zero,cad8 <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
    cac8:	00800074 	movhi	r2,1
    cacc:	10b94e04 	addi	r2,r2,-6856
    cad0:	e0fffb17 	ldw	r3,-20(fp)
    cad4:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    cad8:	e0bffc17 	ldw	r2,-16(fp)
    cadc:	10800104 	addi	r2,r2,4
    cae0:	00c001c4 	movi	r3,7
    cae4:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    cae8:	e13ffe17 	ldw	r4,-8(fp)
    caec:	e17ffc17 	ldw	r5,-16(fp)
    caf0:	01800074 	movhi	r6,1
    caf4:	31b28604 	addi	r6,r6,-13800
    caf8:	000c2c40 	call	c2c4 <alt_irq_register>
#endif  
}
    cafc:	e037883a 	mov	sp,fp
    cb00:	dfc00117 	ldw	ra,4(sp)
    cb04:	df000017 	ldw	fp,0(sp)
    cb08:	dec00204 	addi	sp,sp,8
    cb0c:	f800283a 	ret

0000cb10 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    cb10:	defffa04 	addi	sp,sp,-24
    cb14:	dfc00515 	stw	ra,20(sp)
    cb18:	df000415 	stw	fp,16(sp)
    cb1c:	df000404 	addi	fp,sp,16
    cb20:	e13ffd15 	stw	r4,-12(fp)
    cb24:	e17ffe15 	stw	r5,-8(fp)
    cb28:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    cb2c:	e0bffd17 	ldw	r2,-12(fp)
    cb30:	10800017 	ldw	r2,0(r2)
    cb34:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    cb38:	e0bffc17 	ldw	r2,-16(fp)
    cb3c:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    cb40:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    cb44:	10800217 	ldw	r2,8(r2)
    cb48:	1809883a 	mov	r4,r3
    cb4c:	e17ffe17 	ldw	r5,-8(fp)
    cb50:	e1bfff17 	ldw	r6,-4(fp)
    cb54:	100f883a 	mov	r7,r2
    cb58:	000cc200 	call	cc20 <altera_avalon_uart_read>
      fd->fd_flags);
}
    cb5c:	e037883a 	mov	sp,fp
    cb60:	dfc00117 	ldw	ra,4(sp)
    cb64:	df000017 	ldw	fp,0(sp)
    cb68:	dec00204 	addi	sp,sp,8
    cb6c:	f800283a 	ret

0000cb70 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    cb70:	defffa04 	addi	sp,sp,-24
    cb74:	dfc00515 	stw	ra,20(sp)
    cb78:	df000415 	stw	fp,16(sp)
    cb7c:	df000404 	addi	fp,sp,16
    cb80:	e13ffd15 	stw	r4,-12(fp)
    cb84:	e17ffe15 	stw	r5,-8(fp)
    cb88:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    cb8c:	e0bffd17 	ldw	r2,-12(fp)
    cb90:	10800017 	ldw	r2,0(r2)
    cb94:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    cb98:	e0bffc17 	ldw	r2,-16(fp)
    cb9c:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    cba0:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    cba4:	10800217 	ldw	r2,8(r2)
    cba8:	1809883a 	mov	r4,r3
    cbac:	e17ffe17 	ldw	r5,-8(fp)
    cbb0:	e1bfff17 	ldw	r6,-4(fp)
    cbb4:	100f883a 	mov	r7,r2
    cbb8:	000cd300 	call	cd30 <altera_avalon_uart_write>
      fd->fd_flags);
}
    cbbc:	e037883a 	mov	sp,fp
    cbc0:	dfc00117 	ldw	ra,4(sp)
    cbc4:	df000017 	ldw	fp,0(sp)
    cbc8:	dec00204 	addi	sp,sp,8
    cbcc:	f800283a 	ret

0000cbd0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    cbd0:	defffe04 	addi	sp,sp,-8
    cbd4:	dfc00115 	stw	ra,4(sp)
    cbd8:	df000015 	stw	fp,0(sp)
    cbdc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    cbe0:	00800074 	movhi	r2,1
    cbe4:	10b86604 	addi	r2,r2,-7784
    cbe8:	10800017 	ldw	r2,0(r2)
    cbec:	10000526 	beq	r2,zero,cc04 <alt_get_errno+0x34>
    cbf0:	00800074 	movhi	r2,1
    cbf4:	10b86604 	addi	r2,r2,-7784
    cbf8:	10800017 	ldw	r2,0(r2)
    cbfc:	103ee83a 	callr	r2
    cc00:	00000206 	br	cc0c <alt_get_errno+0x3c>
    cc04:	00800074 	movhi	r2,1
    cc08:	10b94904 	addi	r2,r2,-6876
}
    cc0c:	e037883a 	mov	sp,fp
    cc10:	dfc00117 	ldw	ra,4(sp)
    cc14:	df000017 	ldw	fp,0(sp)
    cc18:	dec00204 	addi	sp,sp,8
    cc1c:	f800283a 	ret

0000cc20 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    cc20:	defff804 	addi	sp,sp,-32
    cc24:	dfc00715 	stw	ra,28(sp)
    cc28:	df000615 	stw	fp,24(sp)
    cc2c:	df000604 	addi	fp,sp,24
    cc30:	e13ffc15 	stw	r4,-16(fp)
    cc34:	e17ffd15 	stw	r5,-12(fp)
    cc38:	e1bffe15 	stw	r6,-8(fp)
    cc3c:	e1ffff15 	stw	r7,-4(fp)
  int block;
  unsigned int status;

  block = !(flags & O_NONBLOCK);
    cc40:	e0bfff17 	ldw	r2,-4(fp)
    cc44:	1090000c 	andi	r2,r2,16384
    cc48:	1005003a 	cmpeq	r2,r2,zero
    cc4c:	10803fcc 	andi	r2,r2,255
    cc50:	e0bffa15 	stw	r2,-24(fp)

  do
  {
    status = IORD_ALTERA_AVALON_UART_STATUS(sp->base);
    cc54:	e0bffc17 	ldw	r2,-16(fp)
    cc58:	10800017 	ldw	r2,0(r2)
    cc5c:	10800204 	addi	r2,r2,8
    cc60:	10800037 	ldwio	r2,0(r2)
    cc64:	e0bffb15 	stw	r2,-20(fp)

    /* clear any error flags */

    IOWR_ALTERA_AVALON_UART_STATUS(sp->base, 0);
    cc68:	e0bffc17 	ldw	r2,-16(fp)
    cc6c:	10800017 	ldw	r2,0(r2)
    cc70:	10800204 	addi	r2,r2,8
    cc74:	0007883a 	mov	r3,zero
    cc78:	10c00035 	stwio	r3,0(r2)

    if (status & ALTERA_AVALON_UART_CONTROL_RRDY_MSK)
    cc7c:	e0bffb17 	ldw	r2,-20(fp)
    cc80:	1080200c 	andi	r2,r2,128
    cc84:	10000b26 	beq	r2,zero,ccb4 <altera_avalon_uart_read+0x94>
    {
      ptr[0] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    cc88:	e0bffc17 	ldw	r2,-16(fp)
    cc8c:	10800017 	ldw	r2,0(r2)
    cc90:	10800037 	ldwio	r2,0(r2)
    cc94:	1007883a 	mov	r3,r2
    cc98:	e0bffd17 	ldw	r2,-12(fp)
    cc9c:	10c00005 	stb	r3,0(r2)

      if (!(status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    cca0:	e0bffb17 	ldw	r2,-20(fp)
    cca4:	108000cc 	andi	r2,r2,3
    cca8:	1000021e 	bne	r2,zero,ccb4 <altera_avalon_uart_read+0x94>
      ALTERA_AVALON_UART_STATUS_FE_MSK)))
      {
        return 1;
    ccac:	00800044 	movi	r2,1
    ccb0:	00000606 	br	cccc <altera_avalon_uart_read+0xac>
      }
    }
  }
  while (block);
    ccb4:	e0bffa17 	ldw	r2,-24(fp)
    ccb8:	103fe61e 	bne	r2,zero,cc54 <altera_avalon_uart_read+0x34>

  ALT_ERRNO = EWOULDBLOCK;
    ccbc:	000cbd00 	call	cbd0 <alt_get_errno>
    ccc0:	00c002c4 	movi	r3,11
    ccc4:	10c00015 	stw	r3,0(r2)
 
  return 0;
    ccc8:	0005883a 	mov	r2,zero
}
    cccc:	e037883a 	mov	sp,fp
    ccd0:	dfc00117 	ldw	ra,4(sp)
    ccd4:	df000017 	ldw	fp,0(sp)
    ccd8:	dec00204 	addi	sp,sp,8
    ccdc:	f800283a 	ret

0000cce0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    cce0:	defffe04 	addi	sp,sp,-8
    cce4:	dfc00115 	stw	ra,4(sp)
    cce8:	df000015 	stw	fp,0(sp)
    ccec:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    ccf0:	00800074 	movhi	r2,1
    ccf4:	10b86604 	addi	r2,r2,-7784
    ccf8:	10800017 	ldw	r2,0(r2)
    ccfc:	10000526 	beq	r2,zero,cd14 <alt_get_errno+0x34>
    cd00:	00800074 	movhi	r2,1
    cd04:	10b86604 	addi	r2,r2,-7784
    cd08:	10800017 	ldw	r2,0(r2)
    cd0c:	103ee83a 	callr	r2
    cd10:	00000206 	br	cd1c <alt_get_errno+0x3c>
    cd14:	00800074 	movhi	r2,1
    cd18:	10b94904 	addi	r2,r2,-6876
}
    cd1c:	e037883a 	mov	sp,fp
    cd20:	dfc00117 	ldw	ra,4(sp)
    cd24:	df000017 	ldw	fp,0(sp)
    cd28:	dec00204 	addi	sp,sp,8
    cd2c:	f800283a 	ret

0000cd30 <altera_avalon_uart_write>:
 */

int 
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    cd30:	defff704 	addi	sp,sp,-36
    cd34:	dfc00815 	stw	ra,32(sp)
    cd38:	df000715 	stw	fp,28(sp)
    cd3c:	df000704 	addi	fp,sp,28
    cd40:	e13ffc15 	stw	r4,-16(fp)
    cd44:	e17ffd15 	stw	r5,-12(fp)
    cd48:	e1bffe15 	stw	r6,-8(fp)
    cd4c:	e1ffff15 	stw	r7,-4(fp)
  int block;
  unsigned int status;
  int count;

  block = !(flags & O_NONBLOCK);
    cd50:	e0bfff17 	ldw	r2,-4(fp)
    cd54:	1090000c 	andi	r2,r2,16384
    cd58:	1005003a 	cmpeq	r2,r2,zero
    cd5c:	10803fcc 	andi	r2,r2,255
    cd60:	e0bffa15 	stw	r2,-24(fp)
  count = len;
    cd64:	e0bffe17 	ldw	r2,-8(fp)
    cd68:	e0bff915 	stw	r2,-28(fp)

  do
  {
    status = IORD_ALTERA_AVALON_UART_STATUS(sp->base);
    cd6c:	e0bffc17 	ldw	r2,-16(fp)
    cd70:	10800017 	ldw	r2,0(r2)
    cd74:	10800204 	addi	r2,r2,8
    cd78:	10800037 	ldwio	r2,0(r2)
    cd7c:	e0bffb15 	stw	r2,-20(fp)
   
    if (status & ALTERA_AVALON_UART_STATUS_TRDY_MSK)
    cd80:	e0bffb17 	ldw	r2,-20(fp)
    cd84:	1080100c 	andi	r2,r2,64
    cd88:	10000f26 	beq	r2,zero,cdc8 <altera_avalon_uart_write+0x98>
    {
      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, *ptr++);
    cd8c:	e0bffc17 	ldw	r2,-16(fp)
    cd90:	10800017 	ldw	r2,0(r2)
    cd94:	10800104 	addi	r2,r2,4
    cd98:	e0fffd17 	ldw	r3,-12(fp)
    cd9c:	18c00003 	ldbu	r3,0(r3)
    cda0:	18c03fcc 	andi	r3,r3,255
    cda4:	18c0201c 	xori	r3,r3,128
    cda8:	18ffe004 	addi	r3,r3,-128
    cdac:	e13ffd17 	ldw	r4,-12(fp)
    cdb0:	21000044 	addi	r4,r4,1
    cdb4:	e13ffd15 	stw	r4,-12(fp)
    cdb8:	10c00035 	stwio	r3,0(r2)
      count--;
    cdbc:	e0bff917 	ldw	r2,-28(fp)
    cdc0:	10bfffc4 	addi	r2,r2,-1
    cdc4:	e0bff915 	stw	r2,-28(fp)
    }
  }
  while (block && count);
    cdc8:	e0bffa17 	ldw	r2,-24(fp)
    cdcc:	10000226 	beq	r2,zero,cdd8 <altera_avalon_uart_write+0xa8>
    cdd0:	e0bff917 	ldw	r2,-28(fp)
    cdd4:	103fe51e 	bne	r2,zero,cd6c <altera_avalon_uart_write+0x3c>

  if (count)
    cdd8:	e0bff917 	ldw	r2,-28(fp)
    cddc:	10000326 	beq	r2,zero,cdec <altera_avalon_uart_write+0xbc>
  {
    ALT_ERRNO = EWOULDBLOCK;
    cde0:	000cce00 	call	cce0 <alt_get_errno>
    cde4:	00c002c4 	movi	r3,11
    cde8:	10c00015 	stw	r3,0(r2)
  }

  return (len - count);
    cdec:	e0fffe17 	ldw	r3,-8(fp)
    cdf0:	e0bff917 	ldw	r2,-28(fp)
    cdf4:	1885c83a 	sub	r2,r3,r2
}
    cdf8:	e037883a 	mov	sp,fp
    cdfc:	dfc00117 	ldw	ra,4(sp)
    ce00:	df000017 	ldw	fp,0(sp)
    ce04:	dec00204 	addi	sp,sp,8
    ce08:	f800283a 	ret

0000ce0c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    ce0c:	defffe04 	addi	sp,sp,-8
    ce10:	dfc00115 	stw	ra,4(sp)
    ce14:	df000015 	stw	fp,0(sp)
    ce18:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    ce1c:	00800074 	movhi	r2,1
    ce20:	10b86604 	addi	r2,r2,-7784
    ce24:	10800017 	ldw	r2,0(r2)
    ce28:	10000526 	beq	r2,zero,ce40 <alt_get_errno+0x34>
    ce2c:	00800074 	movhi	r2,1
    ce30:	10b86604 	addi	r2,r2,-7784
    ce34:	10800017 	ldw	r2,0(r2)
    ce38:	103ee83a 	callr	r2
    ce3c:	00000206 	br	ce48 <alt_get_errno+0x3c>
    ce40:	00800074 	movhi	r2,1
    ce44:	10b94904 	addi	r2,r2,-6876
}
    ce48:	e037883a 	mov	sp,fp
    ce4c:	dfc00117 	ldw	ra,4(sp)
    ce50:	df000017 	ldw	fp,0(sp)
    ce54:	dec00204 	addi	sp,sp,8
    ce58:	f800283a 	ret

0000ce5c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    ce5c:	defffb04 	addi	sp,sp,-20
    ce60:	dfc00415 	stw	ra,16(sp)
    ce64:	df000315 	stw	fp,12(sp)
    ce68:	df000304 	addi	fp,sp,12
    ce6c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    ce70:	e0bfff17 	ldw	r2,-4(fp)
    ce74:	10000716 	blt	r2,zero,ce94 <close+0x38>
    ce78:	e13fff17 	ldw	r4,-4(fp)
    ce7c:	01400304 	movi	r5,12
    ce80:	000b2580 	call	b258 <__mulsi3>
    ce84:	00c00074 	movhi	r3,1
    ce88:	18f7ef04 	addi	r3,r3,-8260
    ce8c:	10c5883a 	add	r2,r2,r3
    ce90:	00000106 	br	ce98 <close+0x3c>
    ce94:	0005883a 	mov	r2,zero
    ce98:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    ce9c:	e0bffd17 	ldw	r2,-12(fp)
    cea0:	10001826 	beq	r2,zero,cf04 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    cea4:	e0bffd17 	ldw	r2,-12(fp)
    cea8:	10800017 	ldw	r2,0(r2)
    ceac:	10800417 	ldw	r2,16(r2)
    ceb0:	10000626 	beq	r2,zero,cecc <close+0x70>
    ceb4:	e0bffd17 	ldw	r2,-12(fp)
    ceb8:	10800017 	ldw	r2,0(r2)
    cebc:	10800417 	ldw	r2,16(r2)
    cec0:	e13ffd17 	ldw	r4,-12(fp)
    cec4:	103ee83a 	callr	r2
    cec8:	00000106 	br	ced0 <close+0x74>
    cecc:	0005883a 	mov	r2,zero
    ced0:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    ced4:	e13fff17 	ldw	r4,-4(fp)
    ced8:	000d4800 	call	d480 <alt_release_fd>
    if (rval < 0)
    cedc:	e0bffe17 	ldw	r2,-8(fp)
    cee0:	1000060e 	bge	r2,zero,cefc <close+0xa0>
    {
      ALT_ERRNO = -rval;
    cee4:	000ce0c0 	call	ce0c <alt_get_errno>
    cee8:	e0fffe17 	ldw	r3,-8(fp)
    ceec:	00c7c83a 	sub	r3,zero,r3
    cef0:	10c00015 	stw	r3,0(r2)
      return -1;
    cef4:	00bfffc4 	movi	r2,-1
    cef8:	00000606 	br	cf14 <close+0xb8>
    }
    return 0;
    cefc:	0005883a 	mov	r2,zero
    cf00:	00000406 	br	cf14 <close+0xb8>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    cf04:	000ce0c0 	call	ce0c <alt_get_errno>
    cf08:	00c01444 	movi	r3,81
    cf0c:	10c00015 	stw	r3,0(r2)
    return -1;
    cf10:	00bfffc4 	movi	r2,-1
  }
}
    cf14:	e037883a 	mov	sp,fp
    cf18:	dfc00117 	ldw	ra,4(sp)
    cf1c:	df000017 	ldw	fp,0(sp)
    cf20:	dec00204 	addi	sp,sp,8
    cf24:	f800283a 	ret

0000cf28 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    cf28:	deffff04 	addi	sp,sp,-4
    cf2c:	df000015 	stw	fp,0(sp)
    cf30:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    cf34:	e037883a 	mov	sp,fp
    cf38:	df000017 	ldw	fp,0(sp)
    cf3c:	dec00104 	addi	sp,sp,4
    cf40:	f800283a 	ret

0000cf44 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    cf44:	defffc04 	addi	sp,sp,-16
    cf48:	df000315 	stw	fp,12(sp)
    cf4c:	df000304 	addi	fp,sp,12
    cf50:	e13ffd15 	stw	r4,-12(fp)
    cf54:	e17ffe15 	stw	r5,-8(fp)
    cf58:	e1bfff15 	stw	r6,-4(fp)
  return len;
    cf5c:	e0bfff17 	ldw	r2,-4(fp)
}
    cf60:	e037883a 	mov	sp,fp
    cf64:	df000017 	ldw	fp,0(sp)
    cf68:	dec00104 	addi	sp,sp,4
    cf6c:	f800283a 	ret

0000cf70 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    cf70:	defffe04 	addi	sp,sp,-8
    cf74:	dfc00115 	stw	ra,4(sp)
    cf78:	df000015 	stw	fp,0(sp)
    cf7c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    cf80:	00800074 	movhi	r2,1
    cf84:	10b86604 	addi	r2,r2,-7784
    cf88:	10800017 	ldw	r2,0(r2)
    cf8c:	10000526 	beq	r2,zero,cfa4 <alt_get_errno+0x34>
    cf90:	00800074 	movhi	r2,1
    cf94:	10b86604 	addi	r2,r2,-7784
    cf98:	10800017 	ldw	r2,0(r2)
    cf9c:	103ee83a 	callr	r2
    cfa0:	00000206 	br	cfac <alt_get_errno+0x3c>
    cfa4:	00800074 	movhi	r2,1
    cfa8:	10b94904 	addi	r2,r2,-6876
}
    cfac:	e037883a 	mov	sp,fp
    cfb0:	dfc00117 	ldw	ra,4(sp)
    cfb4:	df000017 	ldw	fp,0(sp)
    cfb8:	dec00204 	addi	sp,sp,8
    cfbc:	f800283a 	ret

0000cfc0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    cfc0:	defffa04 	addi	sp,sp,-24
    cfc4:	dfc00515 	stw	ra,20(sp)
    cfc8:	df000415 	stw	fp,16(sp)
    cfcc:	df000404 	addi	fp,sp,16
    cfd0:	e13ffe15 	stw	r4,-8(fp)
    cfd4:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    cfd8:	e0bffe17 	ldw	r2,-8(fp)
    cfdc:	10000326 	beq	r2,zero,cfec <alt_dev_llist_insert+0x2c>
    cfe0:	e0bffe17 	ldw	r2,-8(fp)
    cfe4:	10800217 	ldw	r2,8(r2)
    cfe8:	1000051e 	bne	r2,zero,d000 <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
    cfec:	000cf700 	call	cf70 <alt_get_errno>
    cff0:	00c00584 	movi	r3,22
    cff4:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    cff8:	00bffa84 	movi	r2,-22
    cffc:	00001306 	br	d04c <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    d000:	e0bffe17 	ldw	r2,-8(fp)
    d004:	e0ffff17 	ldw	r3,-4(fp)
    d008:	e0fffc15 	stw	r3,-16(fp)
    d00c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    d010:	e0bffd17 	ldw	r2,-12(fp)
    d014:	e0fffc17 	ldw	r3,-16(fp)
    d018:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    d01c:	e0bffc17 	ldw	r2,-16(fp)
    d020:	10c00017 	ldw	r3,0(r2)
    d024:	e0bffd17 	ldw	r2,-12(fp)
    d028:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    d02c:	e0bffc17 	ldw	r2,-16(fp)
    d030:	10800017 	ldw	r2,0(r2)
    d034:	e0fffd17 	ldw	r3,-12(fp)
    d038:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    d03c:	e0bffc17 	ldw	r2,-16(fp)
    d040:	e0fffd17 	ldw	r3,-12(fp)
    d044:	10c00015 	stw	r3,0(r2)

  return 0;  
    d048:	0005883a 	mov	r2,zero
}
    d04c:	e037883a 	mov	sp,fp
    d050:	dfc00117 	ldw	ra,4(sp)
    d054:	df000017 	ldw	fp,0(sp)
    d058:	dec00204 	addi	sp,sp,8
    d05c:	f800283a 	ret

0000d060 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    d060:	defffe04 	addi	sp,sp,-8
    d064:	dfc00115 	stw	ra,4(sp)
    d068:	df000015 	stw	fp,0(sp)
    d06c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    d070:	0009883a 	mov	r4,zero
    d074:	01420004 	movi	r5,2048
    d078:	000d9340 	call	d934 <alt_icache_flush>
#endif
}
    d07c:	e037883a 	mov	sp,fp
    d080:	dfc00117 	ldw	ra,4(sp)
    d084:	df000017 	ldw	fp,0(sp)
    d088:	dec00204 	addi	sp,sp,8
    d08c:	f800283a 	ret

0000d090 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    d090:	defff804 	addi	sp,sp,-32
    d094:	dfc00715 	stw	ra,28(sp)
    d098:	df000615 	stw	fp,24(sp)
    d09c:	dc000515 	stw	r16,20(sp)
    d0a0:	df000504 	addi	fp,sp,20
    d0a4:	e13ffc15 	stw	r4,-16(fp)
    d0a8:	e17ffd15 	stw	r5,-12(fp)
    d0ac:	e1bffe15 	stw	r6,-8(fp)
    d0b0:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    d0b4:	e13ffd17 	ldw	r4,-12(fp)
    d0b8:	e17ffe17 	ldw	r5,-8(fp)
    d0bc:	e1bfff17 	ldw	r6,-4(fp)
    d0c0:	000d3280 	call	d328 <open>
    d0c4:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    d0c8:	e0bffb17 	ldw	r2,-20(fp)
    d0cc:	10002216 	blt	r2,zero,d158 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    d0d0:	04000074 	movhi	r16,1
    d0d4:	8437ef04 	addi	r16,r16,-8260
    d0d8:	e0bffb17 	ldw	r2,-20(fp)
    d0dc:	1009883a 	mov	r4,r2
    d0e0:	01400304 	movi	r5,12
    d0e4:	000b2580 	call	b258 <__mulsi3>
    d0e8:	8085883a 	add	r2,r16,r2
    d0ec:	10c00017 	ldw	r3,0(r2)
    d0f0:	e0bffc17 	ldw	r2,-16(fp)
    d0f4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    d0f8:	04000074 	movhi	r16,1
    d0fc:	8437ef04 	addi	r16,r16,-8260
    d100:	e0bffb17 	ldw	r2,-20(fp)
    d104:	1009883a 	mov	r4,r2
    d108:	01400304 	movi	r5,12
    d10c:	000b2580 	call	b258 <__mulsi3>
    d110:	8085883a 	add	r2,r16,r2
    d114:	10800104 	addi	r2,r2,4
    d118:	10c00017 	ldw	r3,0(r2)
    d11c:	e0bffc17 	ldw	r2,-16(fp)
    d120:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    d124:	04000074 	movhi	r16,1
    d128:	8437ef04 	addi	r16,r16,-8260
    d12c:	e0bffb17 	ldw	r2,-20(fp)
    d130:	1009883a 	mov	r4,r2
    d134:	01400304 	movi	r5,12
    d138:	000b2580 	call	b258 <__mulsi3>
    d13c:	8085883a 	add	r2,r16,r2
    d140:	10800204 	addi	r2,r2,8
    d144:	10c00017 	ldw	r3,0(r2)
    d148:	e0bffc17 	ldw	r2,-16(fp)
    d14c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    d150:	e13ffb17 	ldw	r4,-20(fp)
    d154:	000d4800 	call	d480 <alt_release_fd>
  }
} 
    d158:	e037883a 	mov	sp,fp
    d15c:	dfc00217 	ldw	ra,8(sp)
    d160:	df000117 	ldw	fp,4(sp)
    d164:	dc000017 	ldw	r16,0(sp)
    d168:	dec00304 	addi	sp,sp,12
    d16c:	f800283a 	ret

0000d170 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    d170:	defffb04 	addi	sp,sp,-20
    d174:	dfc00415 	stw	ra,16(sp)
    d178:	df000315 	stw	fp,12(sp)
    d17c:	df000304 	addi	fp,sp,12
    d180:	e13ffd15 	stw	r4,-12(fp)
    d184:	e17ffe15 	stw	r5,-8(fp)
    d188:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    d18c:	01000074 	movhi	r4,1
    d190:	2137f204 	addi	r4,r4,-8248
    d194:	e17ffd17 	ldw	r5,-12(fp)
    d198:	01800044 	movi	r6,1
    d19c:	01c07fc4 	movi	r7,511
    d1a0:	000d0900 	call	d090 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    d1a4:	01000074 	movhi	r4,1
    d1a8:	2137ef04 	addi	r4,r4,-8260
    d1ac:	e17ffe17 	ldw	r5,-8(fp)
    d1b0:	000d883a 	mov	r6,zero
    d1b4:	01c07fc4 	movi	r7,511
    d1b8:	000d0900 	call	d090 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    d1bc:	01000074 	movhi	r4,1
    d1c0:	2137f504 	addi	r4,r4,-8236
    d1c4:	e17fff17 	ldw	r5,-4(fp)
    d1c8:	01800044 	movi	r6,1
    d1cc:	01c07fc4 	movi	r7,511
    d1d0:	000d0900 	call	d090 <alt_open_fd>
}  
    d1d4:	e037883a 	mov	sp,fp
    d1d8:	dfc00117 	ldw	ra,4(sp)
    d1dc:	df000017 	ldw	fp,0(sp)
    d1e0:	dec00204 	addi	sp,sp,8
    d1e4:	f800283a 	ret

0000d1e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    d1e8:	defffe04 	addi	sp,sp,-8
    d1ec:	dfc00115 	stw	ra,4(sp)
    d1f0:	df000015 	stw	fp,0(sp)
    d1f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    d1f8:	00800074 	movhi	r2,1
    d1fc:	10b86604 	addi	r2,r2,-7784
    d200:	10800017 	ldw	r2,0(r2)
    d204:	10000526 	beq	r2,zero,d21c <alt_get_errno+0x34>
    d208:	00800074 	movhi	r2,1
    d20c:	10b86604 	addi	r2,r2,-7784
    d210:	10800017 	ldw	r2,0(r2)
    d214:	103ee83a 	callr	r2
    d218:	00000206 	br	d224 <alt_get_errno+0x3c>
    d21c:	00800074 	movhi	r2,1
    d220:	10b94904 	addi	r2,r2,-6876
}
    d224:	e037883a 	mov	sp,fp
    d228:	dfc00117 	ldw	ra,4(sp)
    d22c:	df000017 	ldw	fp,0(sp)
    d230:	dec00204 	addi	sp,sp,8
    d234:	f800283a 	ret

0000d238 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    d238:	defffb04 	addi	sp,sp,-20
    d23c:	dfc00415 	stw	ra,16(sp)
    d240:	df000315 	stw	fp,12(sp)
    d244:	dc000215 	stw	r16,8(sp)
    d248:	df000204 	addi	fp,sp,8
    d24c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    d250:	e0bfff17 	ldw	r2,-4(fp)
    d254:	10800217 	ldw	r2,8(r2)
    d258:	10d00034 	orhi	r3,r2,16384
    d25c:	e0bfff17 	ldw	r2,-4(fp)
    d260:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    d264:	e03ffe15 	stw	zero,-8(fp)
    d268:	00002206 	br	d2f4 <alt_file_locked+0xbc>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    d26c:	04000074 	movhi	r16,1
    d270:	8437ef04 	addi	r16,r16,-8260
    d274:	e0bffe17 	ldw	r2,-8(fp)
    d278:	1009883a 	mov	r4,r2
    d27c:	01400304 	movi	r5,12
    d280:	000b2580 	call	b258 <__mulsi3>
    d284:	8085883a 	add	r2,r16,r2
    d288:	10c00017 	ldw	r3,0(r2)
    d28c:	e0bfff17 	ldw	r2,-4(fp)
    d290:	10800017 	ldw	r2,0(r2)
    d294:	1880141e 	bne	r3,r2,d2e8 <alt_file_locked+0xb0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    d298:	04000074 	movhi	r16,1
    d29c:	8437ef04 	addi	r16,r16,-8260
    d2a0:	e0bffe17 	ldw	r2,-8(fp)
    d2a4:	1009883a 	mov	r4,r2
    d2a8:	01400304 	movi	r5,12
    d2ac:	000b2580 	call	b258 <__mulsi3>
    d2b0:	8085883a 	add	r2,r16,r2
    d2b4:	10800204 	addi	r2,r2,8
    d2b8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    d2bc:	10000a0e 	bge	r2,zero,d2e8 <alt_file_locked+0xb0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    d2c0:	e13ffe17 	ldw	r4,-8(fp)
    d2c4:	01400304 	movi	r5,12
    d2c8:	000b2580 	call	b258 <__mulsi3>
    d2cc:	00c00074 	movhi	r3,1
    d2d0:	18f7ef04 	addi	r3,r3,-8260
    d2d4:	10c7883a 	add	r3,r2,r3
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    d2d8:	e0bfff17 	ldw	r2,-4(fp)
    d2dc:	18800226 	beq	r3,r2,d2e8 <alt_file_locked+0xb0>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    d2e0:	00bffcc4 	movi	r2,-13
    d2e4:	00000a06 	br	d310 <alt_file_locked+0xd8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    d2e8:	e0bffe17 	ldw	r2,-8(fp)
    d2ec:	10800044 	addi	r2,r2,1
    d2f0:	e0bffe15 	stw	r2,-8(fp)
    d2f4:	00800074 	movhi	r2,1
    d2f8:	10b86504 	addi	r2,r2,-7788
    d2fc:	10800017 	ldw	r2,0(r2)
    d300:	1007883a 	mov	r3,r2
    d304:	e0bffe17 	ldw	r2,-8(fp)
    d308:	18bfd82e 	bgeu	r3,r2,d26c <alt_file_locked+0x34>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    d30c:	0005883a 	mov	r2,zero
}
    d310:	e037883a 	mov	sp,fp
    d314:	dfc00217 	ldw	ra,8(sp)
    d318:	df000117 	ldw	fp,4(sp)
    d31c:	dc000017 	ldw	r16,0(sp)
    d320:	dec00304 	addi	sp,sp,12
    d324:	f800283a 	ret

0000d328 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    d328:	defff604 	addi	sp,sp,-40
    d32c:	dfc00915 	stw	ra,36(sp)
    d330:	df000815 	stw	fp,32(sp)
    d334:	df000804 	addi	fp,sp,32
    d338:	e13ffd15 	stw	r4,-12(fp)
    d33c:	e17ffe15 	stw	r5,-8(fp)
    d340:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    d344:	00bfffc4 	movi	r2,-1
    d348:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    d34c:	00bffb44 	movi	r2,-19
    d350:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    d354:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    d358:	e13ffd17 	ldw	r4,-12(fp)
    d35c:	01400074 	movhi	r5,1
    d360:	29786304 	addi	r5,r5,-7796
    d364:	000d6bc0 	call	d6bc <alt_find_dev>
    d368:	e0bff815 	stw	r2,-32(fp)
    d36c:	e0bff817 	ldw	r2,-32(fp)
    d370:	1000051e 	bne	r2,zero,d388 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    d374:	e13ffd17 	ldw	r4,-12(fp)
    d378:	000d74c0 	call	d74c <alt_find_file>
    d37c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    d380:	00800044 	movi	r2,1
    d384:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    d388:	e0bff817 	ldw	r2,-32(fp)
    d38c:	10002a26 	beq	r2,zero,d438 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
    d390:	e13ff817 	ldw	r4,-32(fp)
    d394:	000d8600 	call	d860 <alt_get_fd>
    d398:	e0bff915 	stw	r2,-28(fp)
    d39c:	e0bff917 	ldw	r2,-28(fp)
    d3a0:	1000030e 	bge	r2,zero,d3b0 <open+0x88>
    {
      status = index;
    d3a4:	e0bff917 	ldw	r2,-28(fp)
    d3a8:	e0bffa15 	stw	r2,-24(fp)
    d3ac:	00002406 	br	d440 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
    d3b0:	e13ff917 	ldw	r4,-28(fp)
    d3b4:	01400304 	movi	r5,12
    d3b8:	000b2580 	call	b258 <__mulsi3>
    d3bc:	00c00074 	movhi	r3,1
    d3c0:	18f7ef04 	addi	r3,r3,-8260
    d3c4:	10c5883a 	add	r2,r2,r3
    d3c8:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    d3cc:	e0fffe17 	ldw	r3,-8(fp)
    d3d0:	00900034 	movhi	r2,16384
    d3d4:	10bfffc4 	addi	r2,r2,-1
    d3d8:	1886703a 	and	r3,r3,r2
    d3dc:	e0bffc17 	ldw	r2,-16(fp)
    d3e0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    d3e4:	e0bffb17 	ldw	r2,-20(fp)
    d3e8:	1000051e 	bne	r2,zero,d400 <open+0xd8>
    d3ec:	e13ffc17 	ldw	r4,-16(fp)
    d3f0:	000d2380 	call	d238 <alt_file_locked>
    d3f4:	e0bffa15 	stw	r2,-24(fp)
    d3f8:	e0bffa17 	ldw	r2,-24(fp)
    d3fc:	10001016 	blt	r2,zero,d440 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    d400:	e0bff817 	ldw	r2,-32(fp)
    d404:	10800317 	ldw	r2,12(r2)
    d408:	10000826 	beq	r2,zero,d42c <open+0x104>
    d40c:	e0bff817 	ldw	r2,-32(fp)
    d410:	10800317 	ldw	r2,12(r2)
    d414:	e13ffc17 	ldw	r4,-16(fp)
    d418:	e17ffd17 	ldw	r5,-12(fp)
    d41c:	e1bffe17 	ldw	r6,-8(fp)
    d420:	e1ffff17 	ldw	r7,-4(fp)
    d424:	103ee83a 	callr	r2
    d428:	00000106 	br	d430 <open+0x108>
    d42c:	0005883a 	mov	r2,zero
    d430:	e0bffa15 	stw	r2,-24(fp)
    d434:	00000206 	br	d440 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
    d438:	00bffb44 	movi	r2,-19
    d43c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    d440:	e0bffa17 	ldw	r2,-24(fp)
    d444:	1000080e 	bge	r2,zero,d468 <open+0x140>
  {
    alt_release_fd (index);  
    d448:	e13ff917 	ldw	r4,-28(fp)
    d44c:	000d4800 	call	d480 <alt_release_fd>
    ALT_ERRNO = -status;
    d450:	000d1e80 	call	d1e8 <alt_get_errno>
    d454:	e0fffa17 	ldw	r3,-24(fp)
    d458:	00c7c83a 	sub	r3,zero,r3
    d45c:	10c00015 	stw	r3,0(r2)
    return -1;
    d460:	00bfffc4 	movi	r2,-1
    d464:	00000106 	br	d46c <open+0x144>
  }
  
  /* return the reference upon success */

  return index;
    d468:	e0bff917 	ldw	r2,-28(fp)
}
    d46c:	e037883a 	mov	sp,fp
    d470:	dfc00117 	ldw	ra,4(sp)
    d474:	df000017 	ldw	fp,0(sp)
    d478:	dec00204 	addi	sp,sp,8
    d47c:	f800283a 	ret

0000d480 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    d480:	defffc04 	addi	sp,sp,-16
    d484:	dfc00315 	stw	ra,12(sp)
    d488:	df000215 	stw	fp,8(sp)
    d48c:	dc000115 	stw	r16,4(sp)
    d490:	df000104 	addi	fp,sp,4
    d494:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    d498:	e0bfff17 	ldw	r2,-4(fp)
    d49c:	108000d0 	cmplti	r2,r2,3
    d4a0:	1000111e 	bne	r2,zero,d4e8 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
    d4a4:	04000074 	movhi	r16,1
    d4a8:	8437ef04 	addi	r16,r16,-8260
    d4ac:	e0bfff17 	ldw	r2,-4(fp)
    d4b0:	1009883a 	mov	r4,r2
    d4b4:	01400304 	movi	r5,12
    d4b8:	000b2580 	call	b258 <__mulsi3>
    d4bc:	8085883a 	add	r2,r16,r2
    d4c0:	10800204 	addi	r2,r2,8
    d4c4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    d4c8:	04000074 	movhi	r16,1
    d4cc:	8437ef04 	addi	r16,r16,-8260
    d4d0:	e0bfff17 	ldw	r2,-4(fp)
    d4d4:	1009883a 	mov	r4,r2
    d4d8:	01400304 	movi	r5,12
    d4dc:	000b2580 	call	b258 <__mulsi3>
    d4e0:	8085883a 	add	r2,r16,r2
    d4e4:	10000015 	stw	zero,0(r2)
  }
}
    d4e8:	e037883a 	mov	sp,fp
    d4ec:	dfc00217 	ldw	ra,8(sp)
    d4f0:	df000117 	ldw	fp,4(sp)
    d4f4:	dc000017 	ldw	r16,0(sp)
    d4f8:	dec00304 	addi	sp,sp,12
    d4fc:	f800283a 	ret

0000d500 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    d500:	defffa04 	addi	sp,sp,-24
    d504:	df000515 	stw	fp,20(sp)
    d508:	df000504 	addi	fp,sp,20
    d50c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    d510:	0005303a 	rdctl	r2,status
    d514:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    d518:	e0fffc17 	ldw	r3,-16(fp)
    d51c:	00bfff84 	movi	r2,-2
    d520:	1884703a 	and	r2,r3,r2
    d524:	1001703a 	wrctl	status,r2
  
  return context;
    d528:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    d52c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    d530:	e0bfff17 	ldw	r2,-4(fp)
    d534:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    d538:	e0bffd17 	ldw	r2,-12(fp)
    d53c:	10800017 	ldw	r2,0(r2)
    d540:	e0fffd17 	ldw	r3,-12(fp)
    d544:	18c00117 	ldw	r3,4(r3)
    d548:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    d54c:	e0bffd17 	ldw	r2,-12(fp)
    d550:	10800117 	ldw	r2,4(r2)
    d554:	e0fffd17 	ldw	r3,-12(fp)
    d558:	18c00017 	ldw	r3,0(r3)
    d55c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    d560:	e0bffd17 	ldw	r2,-12(fp)
    d564:	e0fffd17 	ldw	r3,-12(fp)
    d568:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    d56c:	e0bffd17 	ldw	r2,-12(fp)
    d570:	e0fffd17 	ldw	r3,-12(fp)
    d574:	10c00015 	stw	r3,0(r2)
    d578:	e0bffb17 	ldw	r2,-20(fp)
    d57c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    d580:	e0bffe17 	ldw	r2,-8(fp)
    d584:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    d588:	e037883a 	mov	sp,fp
    d58c:	df000017 	ldw	fp,0(sp)
    d590:	dec00104 	addi	sp,sp,4
    d594:	f800283a 	ret

0000d598 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    d598:	defffb04 	addi	sp,sp,-20
    d59c:	dfc00415 	stw	ra,16(sp)
    d5a0:	df000315 	stw	fp,12(sp)
    d5a4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    d5a8:	d0a01817 	ldw	r2,-32672(gp)
    d5ac:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    d5b0:	d0a10017 	ldw	r2,-31744(gp)
    d5b4:	10800044 	addi	r2,r2,1
    d5b8:	d0a10015 	stw	r2,-31744(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    d5bc:	00002e06 	br	d678 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    d5c0:	e0bffd17 	ldw	r2,-12(fp)
    d5c4:	10800017 	ldw	r2,0(r2)
    d5c8:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    d5cc:	e0bffd17 	ldw	r2,-12(fp)
    d5d0:	10800403 	ldbu	r2,16(r2)
    d5d4:	10803fcc 	andi	r2,r2,255
    d5d8:	10000426 	beq	r2,zero,d5ec <alt_tick+0x54>
    d5dc:	d0a10017 	ldw	r2,-31744(gp)
    d5e0:	1000021e 	bne	r2,zero,d5ec <alt_tick+0x54>
    {
      alarm->rollover = 0;
    d5e4:	e0bffd17 	ldw	r2,-12(fp)
    d5e8:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    d5ec:	e0bffd17 	ldw	r2,-12(fp)
    d5f0:	10800217 	ldw	r2,8(r2)
    d5f4:	d0e10017 	ldw	r3,-31744(gp)
    d5f8:	18801d36 	bltu	r3,r2,d670 <alt_tick+0xd8>
    d5fc:	e0bffd17 	ldw	r2,-12(fp)
    d600:	10800403 	ldbu	r2,16(r2)
    d604:	10803fcc 	andi	r2,r2,255
    d608:	1000191e 	bne	r2,zero,d670 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    d60c:	e0bffd17 	ldw	r2,-12(fp)
    d610:	10c00317 	ldw	r3,12(r2)
    d614:	e0bffd17 	ldw	r2,-12(fp)
    d618:	10800517 	ldw	r2,20(r2)
    d61c:	1009883a 	mov	r4,r2
    d620:	183ee83a 	callr	r3
    d624:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    d628:	e0bfff17 	ldw	r2,-4(fp)
    d62c:	1000031e 	bne	r2,zero,d63c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    d630:	e13ffd17 	ldw	r4,-12(fp)
    d634:	000d5000 	call	d500 <alt_alarm_stop>
    d638:	00000d06 	br	d670 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    d63c:	e0bffd17 	ldw	r2,-12(fp)
    d640:	10c00217 	ldw	r3,8(r2)
    d644:	e0bfff17 	ldw	r2,-4(fp)
    d648:	1887883a 	add	r3,r3,r2
    d64c:	e0bffd17 	ldw	r2,-12(fp)
    d650:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    d654:	e0bffd17 	ldw	r2,-12(fp)
    d658:	10c00217 	ldw	r3,8(r2)
    d65c:	d0a10017 	ldw	r2,-31744(gp)
    d660:	1880032e 	bgeu	r3,r2,d670 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    d664:	e0bffd17 	ldw	r2,-12(fp)
    d668:	00c00044 	movi	r3,1
    d66c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    d670:	e0bffe17 	ldw	r2,-8(fp)
    d674:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    d678:	e0fffd17 	ldw	r3,-12(fp)
    d67c:	d0a01804 	addi	r2,gp,-32672
    d680:	18bfcf1e 	bne	r3,r2,d5c0 <alt_tick+0x28>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    d684:	0001883a 	nop
}
    d688:	e037883a 	mov	sp,fp
    d68c:	dfc00117 	ldw	ra,4(sp)
    d690:	df000017 	ldw	fp,0(sp)
    d694:	dec00204 	addi	sp,sp,8
    d698:	f800283a 	ret

0000d69c <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    d69c:	deffff04 	addi	sp,sp,-4
    d6a0:	df000015 	stw	fp,0(sp)
    d6a4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    d6a8:	000170fa 	wrctl	ienable,zero
}
    d6ac:	e037883a 	mov	sp,fp
    d6b0:	df000017 	ldw	fp,0(sp)
    d6b4:	dec00104 	addi	sp,sp,4
    d6b8:	f800283a 	ret

0000d6bc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    d6bc:	defffa04 	addi	sp,sp,-24
    d6c0:	dfc00515 	stw	ra,20(sp)
    d6c4:	df000415 	stw	fp,16(sp)
    d6c8:	df000404 	addi	fp,sp,16
    d6cc:	e13ffe15 	stw	r4,-8(fp)
    d6d0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    d6d4:	e0bfff17 	ldw	r2,-4(fp)
    d6d8:	10800017 	ldw	r2,0(r2)
    d6dc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    d6e0:	e13ffe17 	ldw	r4,-8(fp)
    d6e4:	000b9f80 	call	b9f8 <strlen>
    d6e8:	10800044 	addi	r2,r2,1
    d6ec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    d6f0:	00000d06 	br	d728 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    d6f4:	e0bffc17 	ldw	r2,-16(fp)
    d6f8:	10c00217 	ldw	r3,8(r2)
    d6fc:	e0bffd17 	ldw	r2,-12(fp)
    d700:	1809883a 	mov	r4,r3
    d704:	e17ffe17 	ldw	r5,-8(fp)
    d708:	100d883a 	mov	r6,r2
    d70c:	000d9e00 	call	d9e0 <memcmp>
    d710:	1000021e 	bne	r2,zero,d71c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    d714:	e0bffc17 	ldw	r2,-16(fp)
    d718:	00000706 	br	d738 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    d71c:	e0bffc17 	ldw	r2,-16(fp)
    d720:	10800017 	ldw	r2,0(r2)
    d724:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    d728:	e0fffc17 	ldw	r3,-16(fp)
    d72c:	e0bfff17 	ldw	r2,-4(fp)
    d730:	18bff01e 	bne	r3,r2,d6f4 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    d734:	0005883a 	mov	r2,zero
}
    d738:	e037883a 	mov	sp,fp
    d73c:	dfc00117 	ldw	ra,4(sp)
    d740:	df000017 	ldw	fp,0(sp)
    d744:	dec00204 	addi	sp,sp,8
    d748:	f800283a 	ret

0000d74c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    d74c:	defffb04 	addi	sp,sp,-20
    d750:	dfc00415 	stw	ra,16(sp)
    d754:	df000315 	stw	fp,12(sp)
    d758:	df000304 	addi	fp,sp,12
    d75c:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    d760:	00800074 	movhi	r2,1
    d764:	10b86104 	addi	r2,r2,-7804
    d768:	10800017 	ldw	r2,0(r2)
    d76c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    d770:	00003106 	br	d838 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    d774:	e0bffd17 	ldw	r2,-12(fp)
    d778:	10800217 	ldw	r2,8(r2)
    d77c:	1009883a 	mov	r4,r2
    d780:	000b9f80 	call	b9f8 <strlen>
    d784:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    d788:	e0bffd17 	ldw	r2,-12(fp)
    d78c:	10c00217 	ldw	r3,8(r2)
    d790:	e0bffe17 	ldw	r2,-8(fp)
    d794:	10bfffc4 	addi	r2,r2,-1
    d798:	1885883a 	add	r2,r3,r2
    d79c:	10800003 	ldbu	r2,0(r2)
    d7a0:	10803fcc 	andi	r2,r2,255
    d7a4:	1080201c 	xori	r2,r2,128
    d7a8:	10bfe004 	addi	r2,r2,-128
    d7ac:	10800bd8 	cmpnei	r2,r2,47
    d7b0:	1000031e 	bne	r2,zero,d7c0 <alt_find_file+0x74>
    {
      len -= 1;
    d7b4:	e0bffe17 	ldw	r2,-8(fp)
    d7b8:	10bfffc4 	addi	r2,r2,-1
    d7bc:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    d7c0:	e0bffe17 	ldw	r2,-8(fp)
    d7c4:	e0ffff17 	ldw	r3,-4(fp)
    d7c8:	1885883a 	add	r2,r3,r2
    d7cc:	10800003 	ldbu	r2,0(r2)
    d7d0:	10803fcc 	andi	r2,r2,255
    d7d4:	1080201c 	xori	r2,r2,128
    d7d8:	10bfe004 	addi	r2,r2,-128
    d7dc:	10800be0 	cmpeqi	r2,r2,47
    d7e0:	1000081e 	bne	r2,zero,d804 <alt_find_file+0xb8>
    d7e4:	e0bffe17 	ldw	r2,-8(fp)
    d7e8:	e0ffff17 	ldw	r3,-4(fp)
    d7ec:	1885883a 	add	r2,r3,r2
    d7f0:	10800003 	ldbu	r2,0(r2)
    d7f4:	10803fcc 	andi	r2,r2,255
    d7f8:	1080201c 	xori	r2,r2,128
    d7fc:	10bfe004 	addi	r2,r2,-128
    d800:	10000a1e 	bne	r2,zero,d82c <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    d804:	e0bffd17 	ldw	r2,-12(fp)
    d808:	10c00217 	ldw	r3,8(r2)
    d80c:	e0bffe17 	ldw	r2,-8(fp)
    d810:	1809883a 	mov	r4,r3
    d814:	e17fff17 	ldw	r5,-4(fp)
    d818:	100d883a 	mov	r6,r2
    d81c:	000d9e00 	call	d9e0 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    d820:	1000021e 	bne	r2,zero,d82c <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    d824:	e0bffd17 	ldw	r2,-12(fp)
    d828:	00000806 	br	d84c <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    d82c:	e0bffd17 	ldw	r2,-12(fp)
    d830:	10800017 	ldw	r2,0(r2)
    d834:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    d838:	e0fffd17 	ldw	r3,-12(fp)
    d83c:	00800074 	movhi	r2,1
    d840:	10b86104 	addi	r2,r2,-7804
    d844:	18bfcb1e 	bne	r3,r2,d774 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    d848:	0005883a 	mov	r2,zero
}
    d84c:	e037883a 	mov	sp,fp
    d850:	dfc00117 	ldw	ra,4(sp)
    d854:	df000017 	ldw	fp,0(sp)
    d858:	dec00204 	addi	sp,sp,8
    d85c:	f800283a 	ret

0000d860 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    d860:	defffa04 	addi	sp,sp,-24
    d864:	dfc00515 	stw	ra,20(sp)
    d868:	df000415 	stw	fp,16(sp)
    d86c:	dc000315 	stw	r16,12(sp)
    d870:	df000304 	addi	fp,sp,12
    d874:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    d878:	00bffa04 	movi	r2,-24
    d87c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    d880:	e03ffd15 	stw	zero,-12(fp)
    d884:	00002106 	br	d90c <alt_get_fd+0xac>
  {
    if (!alt_fd_list[i].dev)
    d888:	04000074 	movhi	r16,1
    d88c:	8437ef04 	addi	r16,r16,-8260
    d890:	e0bffd17 	ldw	r2,-12(fp)
    d894:	1009883a 	mov	r4,r2
    d898:	01400304 	movi	r5,12
    d89c:	000b2580 	call	b258 <__mulsi3>
    d8a0:	8085883a 	add	r2,r16,r2
    d8a4:	10800017 	ldw	r2,0(r2)
    d8a8:	1000151e 	bne	r2,zero,d900 <alt_get_fd+0xa0>
    {
      alt_fd_list[i].dev = dev;
    d8ac:	04000074 	movhi	r16,1
    d8b0:	8437ef04 	addi	r16,r16,-8260
    d8b4:	e0bffd17 	ldw	r2,-12(fp)
    d8b8:	1009883a 	mov	r4,r2
    d8bc:	01400304 	movi	r5,12
    d8c0:	000b2580 	call	b258 <__mulsi3>
    d8c4:	8085883a 	add	r2,r16,r2
    d8c8:	e0ffff17 	ldw	r3,-4(fp)
    d8cc:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    d8d0:	00800074 	movhi	r2,1
    d8d4:	10b86504 	addi	r2,r2,-7788
    d8d8:	10c00017 	ldw	r3,0(r2)
    d8dc:	e0bffd17 	ldw	r2,-12(fp)
    d8e0:	1880040e 	bge	r3,r2,d8f4 <alt_get_fd+0x94>
      {
        alt_max_fd = i;
    d8e4:	00800074 	movhi	r2,1
    d8e8:	10b86504 	addi	r2,r2,-7788
    d8ec:	e0fffd17 	ldw	r3,-12(fp)
    d8f0:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    d8f4:	e0bffd17 	ldw	r2,-12(fp)
    d8f8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    d8fc:	00000606 	br	d918 <alt_get_fd+0xb8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    d900:	e0bffd17 	ldw	r2,-12(fp)
    d904:	10800044 	addi	r2,r2,1
    d908:	e0bffd15 	stw	r2,-12(fp)
    d90c:	e0bffd17 	ldw	r2,-12(fp)
    d910:	10800810 	cmplti	r2,r2,32
    d914:	103fdc1e 	bne	r2,zero,d888 <alt_get_fd+0x28>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    d918:	e0bffe17 	ldw	r2,-8(fp)
}
    d91c:	e037883a 	mov	sp,fp
    d920:	dfc00217 	ldw	ra,8(sp)
    d924:	df000117 	ldw	fp,4(sp)
    d928:	dc000017 	ldw	r16,0(sp)
    d92c:	dec00304 	addi	sp,sp,12
    d930:	f800283a 	ret

0000d934 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    d934:	defffb04 	addi	sp,sp,-20
    d938:	df000415 	stw	fp,16(sp)
    d93c:	df000404 	addi	fp,sp,16
    d940:	e13ffe15 	stw	r4,-8(fp)
    d944:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    d948:	e0bfff17 	ldw	r2,-4(fp)
    d94c:	10820070 	cmpltui	r2,r2,2049
    d950:	1000021e 	bne	r2,zero,d95c <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    d954:	00820004 	movi	r2,2048
    d958:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    d95c:	e0fffe17 	ldw	r3,-8(fp)
    d960:	e0bfff17 	ldw	r2,-4(fp)
    d964:	1885883a 	add	r2,r3,r2
    d968:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    d96c:	e0bffe17 	ldw	r2,-8(fp)
    d970:	e0bffc15 	stw	r2,-16(fp)
    d974:	00000506 	br	d98c <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    d978:	e0bffc17 	ldw	r2,-16(fp)
    d97c:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    d980:	e0bffc17 	ldw	r2,-16(fp)
    d984:	10800804 	addi	r2,r2,32
    d988:	e0bffc15 	stw	r2,-16(fp)
    d98c:	e0fffc17 	ldw	r3,-16(fp)
    d990:	e0bffd17 	ldw	r2,-12(fp)
    d994:	18bff836 	bltu	r3,r2,d978 <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    d998:	e0bffe17 	ldw	r2,-8(fp)
    d99c:	108007cc 	andi	r2,r2,31
    d9a0:	10000226 	beq	r2,zero,d9ac <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    d9a4:	e0bffc17 	ldw	r2,-16(fp)
    d9a8:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    d9ac:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    d9b0:	e037883a 	mov	sp,fp
    d9b4:	df000017 	ldw	fp,0(sp)
    d9b8:	dec00104 	addi	sp,sp,4
    d9bc:	f800283a 	ret

0000d9c0 <exit>:
    d9c0:	defffe04 	addi	sp,sp,-8
    d9c4:	000b883a 	mov	r5,zero
    d9c8:	dc000015 	stw	r16,0(sp)
    d9cc:	dfc00115 	stw	ra,4(sp)
    d9d0:	2021883a 	mov	r16,r4
    d9d4:	000da280 	call	da28 <__call_exitprocs>
    d9d8:	8009883a 	mov	r4,r16
    d9dc:	000dc000 	call	dc00 <_exit>

0000d9e0 <memcmp>:
    d9e0:	30000d26 	beq	r6,zero,da18 <memcmp+0x38>
    d9e4:	20c00003 	ldbu	r3,0(r4)
    d9e8:	28800003 	ldbu	r2,0(r5)
    d9ec:	18800c1e 	bne	r3,r2,da20 <memcmp+0x40>
    d9f0:	31bfff84 	addi	r6,r6,-2
    d9f4:	01ffffc4 	movi	r7,-1
    d9f8:	00000406 	br	da0c <memcmp+0x2c>
    d9fc:	20c00003 	ldbu	r3,0(r4)
    da00:	28800003 	ldbu	r2,0(r5)
    da04:	31bfffc4 	addi	r6,r6,-1
    da08:	1880051e 	bne	r3,r2,da20 <memcmp+0x40>
    da0c:	21000044 	addi	r4,r4,1
    da10:	29400044 	addi	r5,r5,1
    da14:	31fff91e 	bne	r6,r7,d9fc <memcmp+0x1c>
    da18:	0005883a 	mov	r2,zero
    da1c:	f800283a 	ret
    da20:	1885c83a 	sub	r2,r3,r2
    da24:	f800283a 	ret

0000da28 <__call_exitprocs>:
    da28:	00800074 	movhi	r2,1
    da2c:	10b85e04 	addi	r2,r2,-7816
    da30:	10800017 	ldw	r2,0(r2)
    da34:	defff204 	addi	sp,sp,-56
    da38:	df000c15 	stw	fp,48(sp)
    da3c:	d8800015 	stw	r2,0(sp)
    da40:	10800c04 	addi	r2,r2,48
    da44:	dd400915 	stw	r21,36(sp)
    da48:	dfc00d15 	stw	ra,52(sp)
    da4c:	ddc00b15 	stw	r23,44(sp)
    da50:	dd800a15 	stw	r22,40(sp)
    da54:	dd000815 	stw	r20,32(sp)
    da58:	dcc00715 	stw	r19,28(sp)
    da5c:	dc800615 	stw	r18,24(sp)
    da60:	dc400515 	stw	r17,20(sp)
    da64:	dc000415 	stw	r16,16(sp)
    da68:	d9000115 	stw	r4,4(sp)
    da6c:	2839883a 	mov	fp,r5
    da70:	d8800215 	stw	r2,8(sp)
    da74:	057fffc4 	movi	r21,-1
    da78:	d8800017 	ldw	r2,0(sp)
    da7c:	dd800217 	ldw	r22,8(sp)
    da80:	15c00c17 	ldw	r23,48(r2)
    da84:	b8001b26 	beq	r23,zero,daf4 <__call_exitprocs+0xcc>
    da88:	b9000117 	ldw	r4,4(r23)
    da8c:	bd002217 	ldw	r20,136(r23)
    da90:	243fffc4 	addi	r16,r4,-1
    da94:	80001416 	blt	r16,zero,dae8 <__call_exitprocs+0xc0>
    da98:	244007c4 	addi	r17,r4,31
    da9c:	21000044 	addi	r4,r4,1
    daa0:	8c63883a 	add	r17,r17,r17
    daa4:	8427883a 	add	r19,r16,r16
    daa8:	2109883a 	add	r4,r4,r4
    daac:	8c63883a 	add	r17,r17,r17
    dab0:	9ce7883a 	add	r19,r19,r19
    dab4:	2109883a 	add	r4,r4,r4
    dab8:	a463883a 	add	r17,r20,r17
    dabc:	a4e7883a 	add	r19,r20,r19
    dac0:	b925883a 	add	r18,r23,r4
    dac4:	e0001726 	beq	fp,zero,db24 <__call_exitprocs+0xfc>
    dac8:	a0000226 	beq	r20,zero,dad4 <__call_exitprocs+0xac>
    dacc:	89400017 	ldw	r5,0(r17)
    dad0:	2f001426 	beq	r5,fp,db24 <__call_exitprocs+0xfc>
    dad4:	843fffc4 	addi	r16,r16,-1
    dad8:	8c7fff04 	addi	r17,r17,-4
    dadc:	9cffff04 	addi	r19,r19,-4
    dae0:	94bfff04 	addi	r18,r18,-4
    dae4:	857ff71e 	bne	r16,r21,dac4 <__call_exitprocs+0x9c>
    dae8:	00800034 	movhi	r2,0
    daec:	10800004 	addi	r2,r2,0
    daf0:	1000311e 	bne	r2,zero,dbb8 <__call_exitprocs+0x190>
    daf4:	dfc00d17 	ldw	ra,52(sp)
    daf8:	df000c17 	ldw	fp,48(sp)
    dafc:	ddc00b17 	ldw	r23,44(sp)
    db00:	dd800a17 	ldw	r22,40(sp)
    db04:	dd400917 	ldw	r21,36(sp)
    db08:	dd000817 	ldw	r20,32(sp)
    db0c:	dcc00717 	ldw	r19,28(sp)
    db10:	dc800617 	ldw	r18,24(sp)
    db14:	dc400517 	ldw	r17,20(sp)
    db18:	dc000417 	ldw	r16,16(sp)
    db1c:	dec00e04 	addi	sp,sp,56
    db20:	f800283a 	ret
    db24:	b9000117 	ldw	r4,4(r23)
    db28:	92000017 	ldw	r8,0(r18)
    db2c:	213fffc4 	addi	r4,r4,-1
    db30:	24001a26 	beq	r4,r16,db9c <__call_exitprocs+0x174>
    db34:	90000015 	stw	zero,0(r18)
    db38:	403fe626 	beq	r8,zero,dad4 <__call_exitprocs+0xac>
    db3c:	ba400117 	ldw	r9,4(r23)
    db40:	a0001226 	beq	r20,zero,db8c <__call_exitprocs+0x164>
    db44:	00800044 	movi	r2,1
    db48:	1408983a 	sll	r4,r2,r16
    db4c:	a1404017 	ldw	r5,256(r20)
    db50:	214a703a 	and	r5,r4,r5
    db54:	28000d26 	beq	r5,zero,db8c <__call_exitprocs+0x164>
    db58:	a1404117 	ldw	r5,260(r20)
    db5c:	2148703a 	and	r4,r4,r5
    db60:	2000101e 	bne	r4,zero,dba4 <__call_exitprocs+0x17c>
    db64:	99400017 	ldw	r5,0(r19)
    db68:	d9000117 	ldw	r4,4(sp)
    db6c:	da400315 	stw	r9,12(sp)
    db70:	403ee83a 	callr	r8
    db74:	da400317 	ldw	r9,12(sp)
    db78:	b9000117 	ldw	r4,4(r23)
    db7c:	227fbe1e 	bne	r4,r9,da78 <__call_exitprocs+0x50>
    db80:	b1000017 	ldw	r4,0(r22)
    db84:	25ffd326 	beq	r4,r23,dad4 <__call_exitprocs+0xac>
    db88:	003fbb06 	br	da78 <__call_exitprocs+0x50>
    db8c:	da400315 	stw	r9,12(sp)
    db90:	403ee83a 	callr	r8
    db94:	da400317 	ldw	r9,12(sp)
    db98:	003ff706 	br	db78 <__call_exitprocs+0x150>
    db9c:	bc000115 	stw	r16,4(r23)
    dba0:	003fe506 	br	db38 <__call_exitprocs+0x110>
    dba4:	99000017 	ldw	r4,0(r19)
    dba8:	da400315 	stw	r9,12(sp)
    dbac:	403ee83a 	callr	r8
    dbb0:	da400317 	ldw	r9,12(sp)
    dbb4:	003ff006 	br	db78 <__call_exitprocs+0x150>
    dbb8:	b9000117 	ldw	r4,4(r23)
    dbbc:	20000e1e 	bne	r4,zero,dbf8 <__call_exitprocs+0x1d0>
    dbc0:	b9000017 	ldw	r4,0(r23)
    dbc4:	20000826 	beq	r4,zero,dbe8 <__call_exitprocs+0x1c0>
    dbc8:	b1000015 	stw	r4,0(r22)
    dbcc:	a0000226 	beq	r20,zero,dbd8 <__call_exitprocs+0x1b0>
    dbd0:	a009883a 	mov	r4,r20
    dbd4:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>
    dbd8:	b809883a 	mov	r4,r23
    dbdc:	00000000 	call	0 <__alt_mem_onchip_mem-0x8000>
    dbe0:	b5c00017 	ldw	r23,0(r22)
    dbe4:	003fa706 	br	da84 <__call_exitprocs+0x5c>
    dbe8:	0007883a 	mov	r3,zero
    dbec:	b82d883a 	mov	r22,r23
    dbf0:	182f883a 	mov	r23,r3
    dbf4:	003fa306 	br	da84 <__call_exitprocs+0x5c>
    dbf8:	b8c00017 	ldw	r3,0(r23)
    dbfc:	003ffb06 	br	dbec <__call_exitprocs+0x1c4>

0000dc00 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    dc00:	defffc04 	addi	sp,sp,-16
    dc04:	df000315 	stw	fp,12(sp)
    dc08:	df000304 	addi	fp,sp,12
    dc0c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    dc10:	0001883a 	nop
    dc14:	e0bfff17 	ldw	r2,-4(fp)
    dc18:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
    dc1c:	e0bffd17 	ldw	r2,-12(fp)
    dc20:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    dc24:	e0bffe17 	ldw	r2,-8(fp)
    dc28:	10000226 	beq	r2,zero,dc34 <_exit+0x34>
    ALT_SIM_FAIL();
    dc2c:	002af070 	cmpltui	zero,zero,43969
    dc30:	00000106 	br	dc38 <_exit+0x38>
  } else {
    ALT_SIM_PASS();
    dc34:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    dc38:	003fff06 	br	dc38 <_exit+0x38>
