00:21:38 DEBUG : Logs will be stored at 'C:/Users/user/Desktop/FPGA_DMA2/FPGA_AI_v2/ws/IDE.log'.
00:21:41 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\temp_xsdb_launch_script.tcl
00:21:42 INFO  : Registering command handlers for Vitis TCF services
00:21:43 INFO  : Platform repository initialization has completed.
00:21:46 INFO  : XSCT server has started successfully.
00:21:46 INFO  : plnx-install-location is set to ''
00:21:50 INFO  : Successfully done setting XSCT server connection channel  
00:21:50 INFO  : Successfully done query RDI_DATADIR 
00:21:50 INFO  : Successfully done setting workspace for the tool. 
00:24:23 INFO  : The hardware specification used by project 'xaxidma_example_sg_poll_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:24:24 INFO  : The file 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
00:24:25 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\bitstream' in project 'xaxidma_example_sg_poll_1'.
00:24:25 INFO  : The file 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:24:28 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\psinit' in project 'xaxidma_example_sg_poll_1'.
00:24:48 ERROR : Error from executing command 'removePlatformRepo': ERROR: No valid directory exists at given path.
00:25:22 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
00:27:14 INFO  : Hardware specification for platform project 'DMA' is updated.
00:27:45 INFO  : Result from executing command 'getProjects': DMA
00:27:45 INFO  : Result from executing command 'getPlatforms': DMA|C:/Users/user/Desktop/TesstDMA_testagian_fuck/ws/DMA/export/DMA/DMA.xpfm;xilinx_vck190_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
00:30:20 INFO  : Result from executing command 'getProjects': DMA
00:30:20 INFO  : Result from executing command 'getPlatforms': DMA|C:/Users/user/Desktop/TesstDMA_testagian_fuck/ws/DMA/export/DMA/DMA.xpfm;xilinx_vck190_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
00:30:49 INFO  : Result from executing command 'getProjects': DMA
00:30:49 INFO  : Result from executing command 'getPlatforms': DMA|C:/Users/user/Desktop/FPGA_DMA2/FPGA_AI_v2/ws/DMA/export/DMA/DMA.xpfm;DMA|C:/Users/user/Desktop/TesstDMA_testagian_fuck/ws/DMA/export/DMA/DMA.xpfm;xilinx_vck190_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|E:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
00:31:17 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
00:31:43 INFO  : The hardware specification used by project 'xaxidma_example_sg_poll_1' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
00:31:48 INFO  : The file 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
00:31:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\bitstream' in project 'xaxidma_example_sg_poll_1'.
00:31:48 INFO  : The file 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\psinit\ps7_init.tcl' stored in project is removed.
00:31:52 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\xaxidma_example_sg_poll_1\_ide\psinit' in project 'xaxidma_example_sg_poll_1'.
00:31:58 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
00:48:20 DEBUG : Logs will be stored at 'C:/Users/user/Desktop/FPGA_DMA2/FPGA_AI_v2/ws/IDE.log'.
00:48:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\temp_xsdb_launch_script.tcl
00:48:23 INFO  : XSCT server has started successfully.
00:48:23 INFO  : plnx-install-location is set to ''
00:48:23 INFO  : Successfully done setting XSCT server connection channel  
00:48:23 INFO  : Successfully done setting workspace for the tool. 
00:48:23 INFO  : Registering command handlers for Vitis TCF services
00:48:23 INFO  : Successfully done query RDI_DATADIR 
00:48:24 INFO  : Platform repository initialization has completed.
00:52:53 DEBUG : Logs will be stored at 'C:/Users/user/Desktop/FPGA_DMA2/FPGA_AI_v2/ws/IDE.log'.
00:52:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\user\Desktop\FPGA_DMA2\FPGA_AI_v2\ws\temp_xsdb_launch_script.tcl
00:52:56 INFO  : XSCT server has started successfully.
00:52:56 INFO  : plnx-install-location is set to ''
00:52:56 INFO  : Successfully done setting XSCT server connection channel  
00:52:56 INFO  : Successfully done setting workspace for the tool. 
00:52:57 INFO  : Successfully done query RDI_DATADIR 
00:52:57 INFO  : Registering command handlers for Vitis TCF services
00:52:58 INFO  : Platform repository initialization has completed.
20:47:30 DEBUG : Logs will be stored at 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/IDE.log'.
20:47:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\Mohammadreza\Desktop\DMA_TEST\ws\temp_xsdb_launch_script.tcl
20:47:34 INFO  : XSCT server has started successfully.
20:47:34 INFO  : plnx-install-location is set to ''
20:47:34 INFO  : Successfully done setting XSCT server connection channel  
20:47:34 INFO  : Successfully done setting workspace for the tool. 
20:47:36 INFO  : Registering command handlers for Vitis TCF services
20:47:37 INFO  : Successfully done query RDI_DATADIR 
20:47:38 INFO  : Platform repository initialization has completed.
20:53:05 INFO  : Result from executing command 'getProjects': DMA
20:53:05 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:53:06 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
20:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:41 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:54:41 INFO  : 'jtag frequency' command is executed.
20:54:41 INFO  : Context for 'APU' is selected.
20:54:41 INFO  : System reset is completed.
20:54:44 INFO  : 'after 3000' command is executed.
20:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
20:54:48 INFO  : Device configured successfully with "C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/bitstream/design_1_wrapper.bit"
20:54:48 INFO  : Context for 'APU' is selected.
20:54:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/DMA/export/DMA/hw/design_1_wrapper.xsa'.
20:54:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:48 INFO  : Context for 'APU' is selected.
20:54:48 INFO  : Sourcing of 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/psinit/ps7_init.tcl' is done.
20:54:48 INFO  : 'ps7_init' command is executed.
20:54:48 INFO  : 'ps7_post_config' command is executed.
20:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:48 INFO  : The application 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/Debug/xaxidma_example_sg_poll_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/DMA/export/DMA/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/Debug/xaxidma_example_sg_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:56:26 INFO  : Result from executing command 'getProjects': DMA
20:56:26 INFO  : Result from executing command 'getPlatforms': DMA|C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/DMA/export/DMA/DMA.xpfm;xilinx_vck190_base_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/InstalledProgram/Vivado/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
20:56:27 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
20:56:45 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
20:57:01 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
20:57:27 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
20:57:38 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
20:57:57 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
20:58:39 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
20:59:10 INFO  : Disconnected from the channel tcfchan#2.
20:59:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:13 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
20:59:13 INFO  : 'jtag frequency' command is executed.
20:59:13 INFO  : Context for 'APU' is selected.
20:59:13 INFO  : System reset is completed.
20:59:16 INFO  : 'after 3000' command is executed.
20:59:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
20:59:20 INFO  : Device configured successfully with "C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/bitstream/design_1_wrapper.bit"
20:59:20 INFO  : Context for 'APU' is selected.
20:59:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/DMA/export/DMA/hw/design_1_wrapper.xsa'.
20:59:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:20 INFO  : Context for 'APU' is selected.
20:59:20 INFO  : Sourcing of 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/psinit/ps7_init.tcl' is done.
20:59:20 INFO  : 'ps7_init' command is executed.
20:59:20 INFO  : 'ps7_post_config' command is executed.
20:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:20 INFO  : The application 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/Debug/xaxidma_example_sg_poll_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/DMA/export/DMA/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/Debug/xaxidma_example_sg_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:29 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
21:04:43 INFO  : Disconnected from the channel tcfchan#5.
21:04:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:04:45 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:48 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:04:48 INFO  : 'jtag frequency' command is executed.
21:04:48 INFO  : Context for 'APU' is selected.
21:04:48 INFO  : System reset is completed.
21:04:51 INFO  : 'after 3000' command is executed.
21:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}' command is executed.
21:04:54 INFO  : Device configured successfully with "C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/bitstream/design_1_wrapper.bit"
21:04:54 INFO  : Context for 'APU' is selected.
21:04:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/DMA/export/DMA/hw/design_1_wrapper.xsa'.
21:04:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:55 INFO  : Context for 'APU' is selected.
21:04:55 INFO  : Sourcing of 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/psinit/ps7_init.tcl' is done.
21:04:55 INFO  : 'ps7_init' command is executed.
21:04:55 INFO  : 'ps7_post_config' command is executed.
21:04:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:55 INFO  : The application 'C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/Debug/xaxidma_example_sg_poll_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:55 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-23727093-0"}
fpga -file C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/DMA/export/DMA/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/Mohammadreza/Desktop/DMA_TEST/ws/xaxidma_example_sg_poll_1/Debug/xaxidma_example_sg_poll_1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:11 INFO  : Disconnected from the channel tcfchan#7.
21:23:57 INFO  : Checking for BSP changes to sync application flags for project 'xaxidma_example_sg_poll_1'...
