{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565196575921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565196575922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  7 13:49:35 2019 " "Processing started: Wed Aug  7 13:49:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565196575922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196575922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196575923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565196576271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565196576271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module_collision/collision.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module_collision/collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision " "Found entity 1: collision" {  } { { "Modulos/module_collision/collision.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/module_collision/collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/top.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594478 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gameFSM.v(46) " "Verilog HDL warning at gameFSM.v(46): extended using \"x\" or \"z\"" {  } { { "Modulos/gameFSM/gameFSM.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/gameFSM/gameFSM.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1565196594479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET gameFSM.v(13) " "Verilog HDL Declaration information at gameFSM.v(13): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Modulos/gameFSM/gameFSM.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/gameFSM/gameFSM.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565196594479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/gameFSM/gameFSM.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/gameFSM/gameFSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameFSM " "Found entity 1: gameFSM" {  } { { "Modulos/gameFSM/gameFSM.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/gameFSM/gameFSM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module of phrases/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module of phrases/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "Modulos/module of phrases/ram.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/module of phrases/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module of phrases/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module of phrases/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Modulos/module of phrases/rom.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/module of phrases/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module_of_print_sprite/printSprite.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module_of_print_sprite/printSprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 printSprite " "Found entity 1: printSprite" {  } { { "Modulos/module_of_print_sprite/printSprite.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/module_of_print_sprite/printSprite.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/barrier.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/barrier.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrier " "Found entity 1: barrier" {  } { { "Modulos/barrier.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/barrier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/memorySprites.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/memorySprites.v" { { "Info" "ISGN_ENTITY_NAME" "1 memorySprites " "Found entity 1: memorySprites" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/memorySprites.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/moduloSram/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/moduloSram/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "Modulos/moduloSram/sram.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/moduloSram/sram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/SVGAGrafico/SVGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/SVGAGrafico/SVGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 SVGA_sync " "Found entity 1: SVGA_sync" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ELEMENT element printRGB.v(1) " "Verilog HDL Declaration information at printRGB.v(1): object \"ELEMENT\" differs only in case from object \"element\" in the same scope" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/printRGB.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565196594488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/printRGB.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/printRGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 printRGB " "Found entity 1: printRGB" {  } { { "Modulos/printRGB.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/printRGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/fruits.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/fruits.v" { { "Info" "ISGN_ENTITY_NAME" "1 fruits " "Found entity 1: fruits" {  } { { "Modulos/fruits.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/fruits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/LFSR.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "Modulos/LFSR.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ELEMENT element movementModule.v(2) " "Verilog HDL Declaration information at movementModule.v(2): object \"ELEMENT\" differs only in case from object \"element\" in the same scope" {  } { { "Modulos/movementModule/movementModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/movementModule/movementModule.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1565196594491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/movementModule/movementModule.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/movementModule/movementModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 movementModule " "Found entity 1: movementModule" {  } { { "Modulos/movementModule/movementModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/movementModule/movementModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594491 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spriteMoveFSM.v(29) " "Verilog HDL warning at spriteMoveFSM.v(29): extended using \"x\" or \"z\"" {  } { { "Modulos/movementModule/spriteMoveFSM.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/movementModule/spriteMoveFSM.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1565196594492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/movementModule/spriteMoveFSM.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/movementModule/spriteMoveFSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriteMoveFSM " "Found entity 1: spriteMoveFSM" {  } { { "Modulos/movementModule/spriteMoveFSM.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/movementModule/spriteMoveFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/module of phrases/phrases.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/module of phrases/phrases.v" { { "Info" "ISGN_ENTITY_NAME" "1 phrases " "Found entity 1: phrases" {  } { { "Modulos/module of phrases/phrases.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/module of phrases/phrases.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/debounce/buttonDebounce.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/debounce/buttonDebounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_Debounce " "Found entity 1: button_Debounce" {  } { { "Modulos/debounce/buttonDebounce.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/debounce/buttonDebounce.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/frequency_divisor/frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/frequency_divisor/frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "Modulos/frequency_divisor/frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/frequency_divisor/frequency_divisor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "Modulos/multiplexador/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/multiplexador/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Modulos/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Modulos/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Modulos/counter/counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/counter/counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565196594497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565196594746 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 top.v(172) " "Verilog HDL assignment warning at top.v(172): truncated value with size 4 to match size of target (3)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "elementMemory top.v(170) " "Verilog HDL Always Construct warning at top.v(170): inferring latch(es) for variable \"elementMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addressMemory top.v(170) " "Verilog HDL Always Construct warning at top.v(170): inferring latch(es) for variable \"addressMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enableMemory top.v(170) " "Verilog HDL Always Construct warning at top.v(170): inferring latch(es) for variable \"enableMemory\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enableMemory top.v(170) " "Inferred latch for \"enableMemory\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[0\] top.v(170) " "Inferred latch for \"addressMemory\[0\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[1\] top.v(170) " "Inferred latch for \"addressMemory\[1\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[2\] top.v(170) " "Inferred latch for \"addressMemory\[2\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[3\] top.v(170) " "Inferred latch for \"addressMemory\[3\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[4\] top.v(170) " "Inferred latch for \"addressMemory\[4\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[5\] top.v(170) " "Inferred latch for \"addressMemory\[5\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594748 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[6\] top.v(170) " "Inferred latch for \"addressMemory\[6\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594749 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[7\] top.v(170) " "Inferred latch for \"addressMemory\[7\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594749 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[8\] top.v(170) " "Inferred latch for \"addressMemory\[8\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594749 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressMemory\[9\] top.v(170) " "Inferred latch for \"addressMemory\[9\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594749 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[0\] top.v(170) " "Inferred latch for \"elementMemory\[0\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594749 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[1\] top.v(170) " "Inferred latch for \"elementMemory\[1\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594749 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "elementMemory\[2\] top.v(170) " "Inferred latch for \"elementMemory\[2\]\" at top.v(170)" {  } { { "Modulos/top.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594749 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_Debounce button_Debounce:button_Debounce_setSpeed " "Elaborating entity \"button_Debounce\" for hierarchy \"button_Debounce:button_Debounce_setSpeed\"" {  } { { "Modulos/top.v" "button_Debounce_setSpeed" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565196594750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVGA_sync SVGA_sync:SVGA " "Elaborating entity \"SVGA_sync\" for hierarchy \"SVGA_sync:SVGA\"" {  } { { "Modulos/top.v" "SVGA" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565196594756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 SVGA_sync.v(59) " "Verilog HDL assignment warning at SVGA_sync.v(59): truncated value with size 32 to match size of target (11)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565196594757 "|top|SVGA_sync:SVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SVGA_sync.v(80) " "Verilog HDL assignment warning at SVGA_sync.v(80): truncated value with size 32 to match size of target (10)" {  } { { "Modulos/SVGAGrafico/SVGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/SVGAGrafico/SVGA_sync.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1565196594757 "|top|SVGA_sync:SVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorySprites memorySprites:memorySprites_inst " "Elaborating entity \"memorySprites\" for hierarchy \"memorySprites:memorySprites_inst\"" {  } { { "Modulos/top.v" "memorySprites_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565196594758 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "element3_palette memorySprites.v(12) " "Verilog HDL warning at memorySprites.v(12): object element3_palette used but never assigned" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/memorySprites.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1565196594760 "|top|memorySprites:memorySprites_inst"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "/home/gabriel/Documents/Gabriel_Sa/ConsoleFPGA/sprites/sprites25x25/apple_palette.mem memorySprites.v(48) " "Verilog HDL File I/O error at memorySprites.v(48): can't open Verilog Design File \"/home/gabriel/Documents/Gabriel_Sa/ConsoleFPGA/sprites/sprites25x25/apple_palette.mem\"" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/memorySprites.v" 48 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565196594762 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "/home/gabriel/Documents/Gabriel_Sa/ConsoleFPGA/sprites/heart/heart_palette.mem memorySprites.v(49) " "Verilog HDL File I/O error at memorySprites.v(49): can't open Verilog Design File \"/home/gabriel/Documents/Gabriel_Sa/ConsoleFPGA/sprites/heart/heart_palette.mem\"" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/memorySprites.v" 49 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565196594762 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "/home/gabriel/Documents/Gabriel_Sa/ConsoleFPGA/sprites/background/background_palette.mem memorySprites.v(50) " "Verilog HDL File I/O error at memorySprites.v(50): can't open Verilog Design File \"/home/gabriel/Documents/Gabriel_Sa/ConsoleFPGA/sprites/background/background_palette.mem\"" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/memorySprites.v" 50 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565196594762 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "/home/gabriel/Documents/Gabriel_Sa/ConsoleFPGA/sprites/block/block2_palette.mem memorySprites.v(51) " "Verilog HDL File I/O error at memorySprites.v(51): can't open Verilog Design File \"/home/gabriel/Documents/Gabriel_Sa/ConsoleFPGA/sprites/block/block2_palette.mem\"" {  } { { "Modulos/memorySprites.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/memorySprites.v" 51 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565196594762 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "memorySprites:memorySprites_inst " "Can't elaborate user hierarchy \"memorySprites:memorySprites_inst\"" {  } { { "Modulos/top.v" "memorySprites_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/Modulos/top.v" 136 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565196594763 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "885 " "Peak virtual memory: 885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565196594881 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug  7 13:49:54 2019 " "Processing ended: Wed Aug  7 13:49:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565196594881 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565196594881 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565196594881 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196594881 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565196595047 ""}
