FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2019 Mellanox Technologies */

#ifndef __MLX5_PCI_VSC_H__
#define __MLX5_PCI_VSC_H__

enum mlx5_vsc_state {
	MLX5_VSC_UNLOCK,
	MLX5_VSC_LOCK,
};

enum {
	MLX5_VSC_SPACE_SCAN_CRSPACE = 0x7,
};

void mlx5_pci_vsc_init(struct mlx5_core_dev *dev);
/* bench 9290.1.0 da8caa0e5617 */
/* bench 9290.1.1 29518c9bf250 */
/* bench 9290.1.2 efce8eecd248 */
/* bench 9290.1.3 a2e8a61e5f11 */
/* bench 9290.1.4 a7a7d074c951 */
/* bench 9290.1.5 4f9f1ca15317 */
/* bench 9290.1.6 a4dab167b1fc */
int mlx5_vsc_gw_lock(struct mlx5_core_dev *dev);
int mlx5_vsc_gw_unlock(struct mlx5_core_dev *dev);
int mlx5_vsc_gw_set_space(struct mlx5_core_dev *dev, u16 space,
			  u32 *ret_space_size);
int mlx5_vsc_gw_read_block_fast(struct mlx5_core_dev *dev, u32 *data,
				int length);

static inline bool mlx5_vsc_accessible(struct mlx5_core_dev *dev)
{
	return !!dev->vsc_addr;
}

int mlx5_vsc_sem_set_space(struct mlx5_core_dev *dev, u16 space,
/* bench 14950.2.0 8585cf04734a */
/* bench 14950.2.1 6659fc3591b2 */
			   enum mlx5_vsc_state state);

#endif /* __MLX5_PCI_VSC_H__ */
