// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vtb_z80.h for the primary calling header

#ifndef VERILATED_VTB_Z80___024ROOT_H_
#define VERILATED_VTB_Z80___024ROOT_H_  // guard

#include "verilated.h"


class Vtb_z80__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vtb_z80___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nmi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_21;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_15;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_8;
        VL_IN8(CLK,0,0);
        VL_IN8(nRESET,0,0);
        VL_INOUT8(D,7,0);
        VL_OUT8(nM1,0,0);
        VL_OUT8(nMREQ,0,0);
        VL_OUT8(nIORQ,0,0);
        VL_OUT8(nRD,0,0);
        VL_OUT8(nWR,0,0);
        VL_OUT8(nRFSH,0,0);
        VL_OUT8(nHALT,0,0);
        VL_OUT8(nBUSACK,0,0);
        VL_IN8(nWAIT,0,0);
        VL_IN8(nINT,0,0);
        VL_IN8(nNMI,0,0);
        VL_IN8(nBUSRQ,0,0);
        CData/*7:0*/ D__en1;
        CData/*0:0*/ nMREQ__en2;
        CData/*0:0*/ tb_z80__DOT__CLK;
        CData/*0:0*/ tb_z80__DOT__nRESET;
        CData/*7:0*/ tb_z80__DOT__D;
        CData/*0:0*/ tb_z80__DOT__nM1;
        CData/*0:0*/ tb_z80__DOT__nMREQ;
        CData/*0:0*/ tb_z80__DOT__nIORQ;
        CData/*0:0*/ tb_z80__DOT__nRD;
        CData/*0:0*/ tb_z80__DOT__nWR;
        CData/*0:0*/ tb_z80__DOT__nRFSH;
        CData/*0:0*/ tb_z80__DOT__nHALT;
        CData/*0:0*/ tb_z80__DOT__nBUSACK;
        CData/*0:0*/ tb_z80__DOT__nWAIT;
        CData/*0:0*/ tb_z80__DOT__nINT;
        CData/*0:0*/ tb_z80__DOT__nNMI;
        CData/*0:0*/ tb_z80__DOT__nBUSRQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nMREQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nIORQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nRD;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nWR;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nRFSH;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nHALT;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nBUSACK;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nWAIT;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nINT;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nNMI;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nRESET;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nBUSRQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__CLK;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__D;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__hold_clk_iorq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__hold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__iorq_Tw;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__busack;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__hold_clk_busrq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nhold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__in_halt;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__table_cb;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__table_ed;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__table_xx;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__use_ix;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__use_ixiy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__in_alu;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__repeat_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_state_iy_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_state_ixiy_clr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_state_ixiy_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_state_halt_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_state_tbl_ed_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_state_tbl_cb_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_state_alu;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_repeat_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_state_tbl_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_iff1_iff2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_iffx_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_iffx_bit;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_im_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_no_ints;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_ir_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_mRead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_mWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_iorw;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_shift_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_daa_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_cond_short;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_core_hf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_eval_cond;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_66_oe;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__ctl_pf_sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_shift_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op2_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_res_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op1_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_bs_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op1_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op1_sel_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op1_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op2_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op2_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_op2_sel_lq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_sel_op2_neg;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_sel_op2_high;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_core_R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_core_V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_core_S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_alu;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_nf_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_cf_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_cf_cpl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_cf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_sz_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_xy_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_hf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_pf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_nf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_cf2_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_hf_cpl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_use_cf2;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_hf2_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_nf_clr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_alu_zero_16bit;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_cf2_sel_shift;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_flags_cf2_sel_daa;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_sw_4u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_in_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_in_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_out_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_out_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_exx;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_ex_af;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_ex_de_hl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_use_sp;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_sel_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_sel_ir;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_sel_wz;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_gp_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_not_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_sys_we_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_sys_we_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_reg_sys_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_sw_4d;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__ctl_reg_gp_hilo;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__ctl_reg_gp_sel;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__ctl_reg_sys_hilo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_inc_cy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_inc_dec;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_al_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_inc_limit6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_bus_inc_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_apin_mux;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_apin_mux2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_bus_ff_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_bus_zero_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_sw_1u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_sw_1d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_sw_2u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_sw_2d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_sw_mask543_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_bus_db_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ctl_bus_db_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nextM;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__setM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__fFetch;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__fMRead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__fMWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__fIORead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__fIOWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__iff2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__im1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__im2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__in_nmi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__in_intr;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__opcode;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_ab_pin_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_db_pin_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_db_pin_re;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clrpc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nM1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nRFSH_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nMREQ_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nRD_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nWR_out;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nIORQ_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__latch_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__wait_m1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__M1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__M2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__M3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__M4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__M5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__T1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__T2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__T3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__T4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__T5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__T6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__timings_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_shift_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_shift_right;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_shift_left;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__shift_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_parity_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_cond_true;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__daa_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pf_sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_core_cf_in;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__db;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_shift_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op2_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_res_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op1_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_bs_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op1_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op1_sel_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op1_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op2_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op2_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_op2_sel_lq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_sel_op2_neg;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_sel_op2_high;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_core_R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_core_V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_core_S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_sf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_zf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_hf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_pf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_cf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_nf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_cf_latch;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__flags_hf2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_parity_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_high_eq_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_high_gt_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_low_gt_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_shift_db0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_shift_db7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_core_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_sf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_yf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_xf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_vf_out;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__test_db_high;
    };
    struct {
        CData/*3:0*/ tb_z80__DOT__dut__DOT__test_db_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_bc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_bc2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_ix;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_iy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_de;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_hl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_de2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_hl2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_af;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_af2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_wz;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_ir;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_sp;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_gp_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_gp_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_sys_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sel_sys_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_gp_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sys_we_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sys_we_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sw_4d_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_sw_4d_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_is_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_sw_1u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_sw_1d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_sw_2u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_sw_2d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_sw_mask543_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__busrq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__intr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__mwait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reset_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_nM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_nMREQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_nIORQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_nRD;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_nWR;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_nRFSH;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_nHALT;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_nBUSACK;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__fpga_reset;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__db0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__db1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__db2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__db_hi_as;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__db_lo_as;
        CData/*6:0*/ tb_z80__DOT__dut__DOT__prefix;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__nM1_int;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__in_intr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__T1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__latch_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__mwait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__M1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__busrq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__setM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__hold_clk_iorq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__hold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__iorq_Tw;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__busack;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__pin_control_oe;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__hold_clk_busrq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__nhold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__hold_clk_busrq_ALTERA_SYNTHESIZED;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__DFF_inst5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_state_iy_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_state_ixiy_clr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_state_ixiy_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_state_halt_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_state_tbl_ed_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_state_tbl_cb_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_state_alu;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__address_is_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_repeat_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__in_intr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__in_nmi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__ctl_state_tbl_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__nhold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__in_halt;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__table_cb;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__table_ed;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__table_xx;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__use_ix;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__use_ixiy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__in_alu;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__repeat_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__DFFE_instNonRep;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__DFFE_instIY1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__DFFE_inst4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__DFFE_instED;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__DFFE_instCB;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__decode_state___DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_state_iy_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_state_ixiy_clr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_state_ixiy_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_state_halt_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_state_tbl_ed_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_state_tbl_cb_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_state_alu;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_repeat_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_state_tbl_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_iff1_iff2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_iffx_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_iffx_bit;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_im_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_no_ints;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_ir_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_mRead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_mWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_iorw;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_shift_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_daa_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_cond_short;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_core_hf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_eval_cond;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_66_oe;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_shift_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op2_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_res_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op1_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_bs_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op1_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op1_sel_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op1_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op2_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op2_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_op2_sel_lq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_sel_op2_neg;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_sel_op2_high;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_core_R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_core_V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_core_S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_alu;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_nf_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_cf_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_cf_cpl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_cf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_sz_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_xy_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_hf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_pf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_nf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_cf2_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_hf_cpl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_use_cf2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_hf2_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_nf_clr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_alu_zero_16bit;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_cf2_sel_shift;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_flags_cf2_sel_daa;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_sw_4u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_in_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_in_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_out_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_out_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_exx;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_ex_af;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_ex_de_hl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_use_sp;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sel_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sel_ir;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sel_wz;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_not_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_we_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_we_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_sw_4d;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_inc_cy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_inc_dec;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_al_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_inc_limit6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_bus_inc_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_apin_mux;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_apin_mux2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_bus_ff_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_bus_zero_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_sw_1u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_sw_1d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_sw_2u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_sw_2d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_sw_mask543_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_bus_db_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_bus_db_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__nextM;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__setM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__fFetch;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__fMRead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__fMWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__fIORead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__fIOWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__in_intr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__in_nmi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__in_halt;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__im1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__im2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__use_ixiy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__flags_cond_true;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__repeat_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__flags_zf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__flags_nf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__flags_sf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__flags_cf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__M1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__M2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__M3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__M4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__M5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__T1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__T2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__T3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__T4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__T5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__T6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__validPLA;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ixy_d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__setIXIY;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__nonRep;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__pc_inc_hold;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__op0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__op1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__op2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__op3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__op4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__op5;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__execute___DOT__op21;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__execute___DOT__op54;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__rsel0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__rsel3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla17npla50M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla17npla50M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla17npla50M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla17npla50M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla61npla58npla59M1T1_2;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla61npla58npla59M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla61npla58npla59M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla61npla58npla59M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_use_ixiypla58M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_use_ixiypla58M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_use_ixiypla58M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_use_ixiypla58M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla58M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla58M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla58M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla58M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_use_ixiypla59M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_use_ixiypla59M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla59M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla59M1T4_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla59M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla59M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla59M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla59M4T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla40M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla40M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla40M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla40M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla50npla40M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla50npla40M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla50npla40M3T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla50npla40M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla8pla13M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla8pla13M1T4_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla8pla13M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla8pla13M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla8pla13M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla8npla13M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla8npla13M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla8npla13M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla8npla13M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla8npla13M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38pla13M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38pla13M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38pla13M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38pla13M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38pla13M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38pla13M3T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38pla13M3T3_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla38pla13M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla38pla13M4T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38pla13M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla38npla13M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla38npla13M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38npla13M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38npla13M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38npla13M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38npla13M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38npla13M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38npla13M3T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38npla13M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla38npla13M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla83M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla83M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla83M1T1_19;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla83M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla83M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla83M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla83M1T3_2;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla83M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla57M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla57M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla57M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla7M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla7M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla7M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla7M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla7M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla7M3T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla7M3T1_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla7M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M3T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M3T3_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla30pla13M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla30pla13M4T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M4T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla30pla13M5T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla30pla13M5T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30pla13M5T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M3T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla30npla13M4T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla30npla13M4T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M5T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla30npla13M5T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla30npla13M5T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla30npla13M5T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M3T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M3T3_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla31pla33M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla31pla33M4T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M4T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla31pla33M5T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla31pla33M5T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31pla33M5T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M3T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla31npla33M4T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla31npla33M4T3_6;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M5T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla31npla33M5T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla31npla33M5T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla31npla33M5T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla5M1T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla5M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla5M1T5_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla5M1T5_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23pla16M1T5_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23pla16M1T5_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23pla16M2T1_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23pla16M2T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23pla16M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23pla16M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23pla16M2T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23pla16M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23pla16M3T1_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23pla16M3T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23pla16M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23pla16M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23npla16M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23npla16M2T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23npla16M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23npla16M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23npla16M2T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23npla16M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23npla16M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23npla16M3T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23npla16M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23npla16M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla23npla16M3T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla23npla16M3T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M2T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla10M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M3T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla10M3T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M3T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M3T4_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M4T1_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M4T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M4T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M4T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M4T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M5T1_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M5T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M5T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M5T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla10M5T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla10M5T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla10M5T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla12M1T1_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla12M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla12M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla12M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla12M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla12M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla12M2T1_3;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla12M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla12M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla12M3T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla12M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla12M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla12M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla12M3T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla12M3T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla12M3T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla12M3T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla12M4T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla12M4T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla12M4T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla12M4T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla11M1T1_11;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla11M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla11M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla11M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla11M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla11M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla11M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla11M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla11M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla11M3T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla11M3T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla11M3T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla11M3T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla11M4T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla11M4T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla11M4T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla11M4T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla65npla52M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla65npla52M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla65npla52M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla65npla52M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla65npla52M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla65npla52M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla64M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla64M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla64M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla64M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla64M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla64M1T4_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla64M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla64M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_use_ixiypla52M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_use_ixiypla52M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_use_ixiypla52M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_use_ixiypla52M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla52M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla52M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla52M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla52M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla52M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla52M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla52M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla52M4T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla52M4T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla66npla53M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla66npla53M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla66npla53M1T1_15;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla66npla53M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla66npla53M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla66npla53M1T3_1;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla66npla53M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla66npla53M1T4nop4op5nop3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla66npla53M1T4nop4op5nop3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_use_ixiypla53M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_use_ixiypla53M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_use_ixiypla53M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_use_ixiypla53M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla53M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla53M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla53M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla53M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla53M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla53M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nuse_ixiypla53M2T4_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nuse_ixiypla53M4T4_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla69M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla69M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla69M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla69M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla69M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla69M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla69M2T1_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla69M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla69M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla69M2T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla69M2T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla69M2T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla69M2T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla69M3T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla69M3T1_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla69M3T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla69M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_op3pla68M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_op3pla68M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_op3pla68M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_op3pla68M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_op3pla68M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_op3pla68M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_op3pla68M2T1_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_op3pla68M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_op3pla68M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_op3pla68M2T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_op3pla68M2T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_op3pla68M2T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_op3pla68M2T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_op3pla68M3T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_op3pla68M3T1_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_op3pla68M3T1_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_op3pla68M3T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_op3pla68M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nop3pla68M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nop3pla68M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nop3pla68M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nop3pla68M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nop3pla68M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nop3pla68M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nop3pla68M2T1_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nop3pla68M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nop3pla68M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nop3pla68M2T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nop3pla68M2T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nop3pla68M2T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nop3pla68M2T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nop3pla68M3T1_2;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nop3pla68M3T1_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nop3pla68M3T1_20;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nop3pla68M3T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nop3pla68M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla9M1T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla9M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla9M1T5_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla9M1T5_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla77M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla77M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla77M1T1_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla77M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla77M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla77M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla77M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla81M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla81M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla81M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla81M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla81M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla81M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla82M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla82M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla82M1T1_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla82M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla82M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla82M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla82M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla89M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla89M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla89M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla89M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla92M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla92M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla92M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla92M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla25M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla25M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla25M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla25M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla25M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla25M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla25M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla25M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla70npla55M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla70npla55M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nuse_ixiypla70npla55M1T1_20;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla70npla55M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla70npla55M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla70npla55M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla70npla55M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla70npla55M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla70npla55M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla70npla55M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nuse_ixiypla70npla55M5T1_19;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla70pla55M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla70pla55M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla70pla55M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla70pla55M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla70pla55M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla70pla55M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nuse_ixiypla70pla55M3T1_19;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla70pla55M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nuse_ixiypla70pla55M5T1_19;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15op3M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15op3M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla15op3M1T1_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15op3M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15op3M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15op3M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15op3M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15op3M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15op3M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla15op3M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15nop3M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15nop3M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla15nop3M1T1_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15nop3M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15nop3M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15nop3M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15nop3M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15nop3M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15nop3M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla15nop3M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla15nop3M3T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla15nop3M3T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nuse_ixiypla72npla55M1T1_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla72npla55M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla72npla55M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla72npla55M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla72npla55M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla72npla55M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla72npla55M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_nuse_ixiypla72pla55M1T1_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla72pla55M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla72pla55M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla72pla55M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla72pla55M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla72pla55M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla72pla55M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla72pla55M2T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla72pla55M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla74npla55M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla74npla55M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla74npla55M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla74npla55M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla74npla55M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla74npla55M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla74npla55M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla74pla55M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla74pla55M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla74pla55M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla74pla55M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla74pla55M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla73npla55M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla73npla55M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla73npla55M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla73npla55M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla73npla55M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla73npla55M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla73npla55M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla73pla55M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla73pla55M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_nuse_ixiypla73pla55M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_nuse_ixiypla73pla55M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_nuse_ixiypla73pla55M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla37npla28M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla37npla28M1T1_3;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla37npla28M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla37npla28M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla37npla28M3T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla37npla28M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla27npla34M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla27npla34M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla27npla34M1T1_20;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla27npla34M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla27npla34M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla27npla34M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla27npla34M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla27npla34M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla27npla34M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla37pla28M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla37pla28M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla37pla28M2T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla37pla28M2T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla37pla28M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla37pla28M3T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla27pla34M1T4nop4op5nop3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla27pla34M1T4nop4op5nop3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla27pla34M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla27pla34M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla91pla21M1T1_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla21M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla21M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla21M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla21M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla21M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla21M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla21M2T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla21M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla21M2T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla21M2T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla21M3T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla21M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla21M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla21M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla91pla21M4T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla91pla21M4T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla91pla21M4T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla91pla21M4T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla91pla20M1T1_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla20M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla20M1T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla20M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla20M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla20M1T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla20M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla20M1T5_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla20M1T5_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla20M2T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla20M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla20M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla20M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla20M2T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla20M2T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla91pla20M3T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla91pla20M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla91pla20M4T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla91pla20M4T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla91pla20M4T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla91pla20M4T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla29M2T1_3;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla29M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla29M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla29M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla29M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla29M3T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla29M3T3_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla43M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla43M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla43M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla43M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla43M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla43M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla43M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla43M3T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla43M3T3_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla47M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla47M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla47M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla47M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla47M3T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla47M3T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla47M3T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla47M3T5_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla47M3T5_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla48M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla48M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla48M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla48M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla48M3T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla48M3T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla48M3T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla48M3T5_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla48M3T5_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla6M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla6M1T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla26M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla26M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla26M1T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla26M1T4_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla26M1T5_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla26M1T5_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla26M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla26M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla26M3T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla26M3T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla26M3T4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla26M3T5_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla26M3T5_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M3T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla24M3T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla24M3T4_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M4T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla24M4T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla24M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla24M4T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla24M4T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M5T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla24M5T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla24M5T2_4;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla24M5T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla42M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla42M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M3T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla42M3T4_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla42M3T4_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M4T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla42M4T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla42M4T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla42M4T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla42M4T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M5T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla42M5T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla42M5T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla42M5T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla35M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla35M2T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla35M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla35M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla35M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla35M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla35M3T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla35M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla35M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla35M3T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla35M3T3_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla45M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla45M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla45M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla45M2T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla45M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla45M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla45M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla45M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla45M3T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla45M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla45M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla45M3T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla45M3T3_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla46M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla46M2T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla46M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla46M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla46M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla46M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla46M3T1_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla46M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla46M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla46M3T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla46M3T3_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M1T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla56M1T5_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla56M1T5_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M2T1_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla56M2T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla56M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla56M2T3_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla56M2T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M3T1_6;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla56M3T2_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla56M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M3T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M4T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M4T3_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M5T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M5T3_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla56M5T3_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla49M1T3_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla49M1T3_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla49M2T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla49M2T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla49M3T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_pla49M3T2_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla76M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla78M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla78M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla78M1T1_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla79M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla79M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla79M1T1_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla80M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla80M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla80M1T1_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla84M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla84M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla84M1T1_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla85M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla85M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla85M1T1_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla86M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla86M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla86M1T1_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_pla88M1T1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_pla88M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_pf_sel_pla88M1T1_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_ixy_dT2_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_ixy_dT2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_ixy_dT3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_sel_ixy_dT4_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_gp_hilo_ixy_dT4_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_ixy_dT5_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_ixy_dT5_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_1M1T1_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_1M1T2_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_1M1T3_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__execute___DOT__ctl_reg_sys_hilo_setM1_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__ctl_iff1_iff2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__nmi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__setM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__intr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__ctl_iffx_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__ctl_iffx_bit;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__ctl_im_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__ctl_no_ints;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__nreset;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__db;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__iff2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__im1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__im2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__in_nmi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__in_intr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__iff1;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__in_intr_ALTERA_SYNTHESIZED;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__in_nmi_ALTERA_SYNTHESIZED;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__int_armed;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__nmi_armed;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__test1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__DFFE_instIFF2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__DFFE_inst44;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_11;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_13;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_17;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_19;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_20;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ir___DOT__ctl_ir_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ir___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ir___DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ir___DOT__nhold_clk_wait;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__ir___DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__ir___DOT__opcode;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__ir___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__fFetch;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__fMRead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__fMWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__fIORead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__fIOWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__T1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__T2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__T3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__T4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__bus_ab_pin_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__bus_db_pin_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__bus_db_pin_re;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__pin_control___DOT__SYNTHESIZED_WIRE_9;
        CData/*6:0*/ tb_z80__DOT__dut__DOT__pla_decode___DOT__prefix;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__pla_decode___DOT__opcode;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__reset_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__M1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__T2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__fpga_reset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__nhold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__clrpc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__clrpc_int;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__nclk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__x1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__x2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__x3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__DFFE_intr_ff3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_11;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nM1_int;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__ctl_mRead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__ctl_mWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__in_intr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__fIORead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__fIOWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__setM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__ctl_iorw;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__timings_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__iorq_Tw;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nhold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nM1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nRFSH_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nMREQ_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nRD_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nWR_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nIORQ_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__latch_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__wait_m1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__intr_iorq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__ioRead;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__iorq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__ioWrite;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__m1_mreq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__mrd_mreq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__mwr_mreq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__mwr_wr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nMEMRQ_int;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__nq2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__q1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__q2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__wait_io;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__wait_iorq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__wait_iorqinta;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__wait_m_ALTERA_SYNTHESIZED1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__wait_mrd;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__wait_mwr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_m1_ff3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_iorq_ff4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__SYNTHESIZED_WIRE_15;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_mrd_ff3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_intr_ff3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__SYNTHESIZED_WIRE_17;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__SYNTHESIZED_WIRE_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_iorq_ff1;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_m1_ff1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_mrd_ff1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_mwr_ff1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT__DFFE_mreq_ff2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__memory_ifc___DOT____VdfgTmp_h306e2d79__0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__nextM;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__setM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__hold_clk_iorq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__hold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__hold_clk_busrq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__M1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__M2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__M3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__M4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__M5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__T1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__T2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__T3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__T4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__T5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__T6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__timings_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__ena_M;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__ena_T;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_M4_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_T1_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_19;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_T2_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_T3_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_T4_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_T5_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_M1_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_M2_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__DFFE_M3_ff;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_11;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_13;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_15;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sequencer___DOT__SYNTHESIZED_WIRE_17;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_shift_db0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_shift_db7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__ctl_shift_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_low_gt_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_high_gt_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_high_eq_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__ctl_daa_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__ctl_alu_op_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_parity_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__flags_cf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__flags_zf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__flags_pf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__flags_sf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__ctl_cond_short;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_vf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__iff2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__ctl_alu_core_hf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__ctl_eval_cond;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__repeat_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__flags_cf_latch;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__flags_hf2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__flags_hf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__ctl_66_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__clk;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__ctl_pf_sel;
        CData/*2:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__op543;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_shift_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_shift_right;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_shift_left;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__shift_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_parity_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__flags_cond_true;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__daa_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__pf_sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_op_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__alu_core_cf_in;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__db;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__condition;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__out;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__DFFE_latch_pf_tmp;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_20;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_21;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_11;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_13;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_15;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_22;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__SYNTHESIZED_WIRE_18;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__in0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__in1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__in2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__in3;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__SYNTHESIZED_WIRE_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_cond_mux__DOT____VdfgTmp_h6d0d61df__0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__in0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__in1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__in2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__in3;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__SYNTHESIZED_WIRE_8;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__SYNTHESIZED_WIRE_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_pf_sel__DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__in0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__in1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__in2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__in3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__in4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__in5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__in6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__in7;
        CData/*2:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_20;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_21;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_22;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_13;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_15;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_17;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT__SYNTHESIZED_WIRE_19;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT____VdfgTmp_h3bf7ebda__0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT____VdfgTmp_h2f8da4f3__0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT____VdfgTmp_h3abf7a82__0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_control___DOT__b2v_inst_shift_mux__DOT____VdfgTmp_hd927224c__0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_shift_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_op2_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_res_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_op1_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_bs_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_op1_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_op1_sel_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_op1_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_op2_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_op2_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_op2_sel_lq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_sel_op2_neg;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_sel_op2_high;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_core_R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_core_V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__ctl_alu_core_S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_shift_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_op2_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_res_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_op1_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_bs_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_op1_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_op1_sel_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_op1_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_op2_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_op2_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_op2_sel_lq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_sel_op2_neg;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_sel_op2_high;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_core_R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_core_V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_select___DOT__alu_core_S;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_alu;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__alu_sf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__alu_yf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__alu_xf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_nf_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__alu_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__shift_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__alu_core_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__daa_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_cf_set;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_cf_cpl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__pf_sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_cf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_sz_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_xy_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_hf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_pf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_nf_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_cf2_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_hf_cpl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_use_cf2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_hf2_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_nf_clr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_alu_zero_16bit;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_cf2_sel_shift;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__ctl_flags_cf2_sel_daa;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__nhold_clk_wait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_sf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_zf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_hf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_pf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_cf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_nf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_cf_latch;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_hf2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__db;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_xf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__flags_yf;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__DFFE_inst_latch_hf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_39;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_11;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_13;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_15;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_17;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_19;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_20;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_21;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_22;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__DFFE_inst_latch_sf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_23;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__DFFE_inst_latch_pf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__DFFE_inst_latch_nf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_24;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_25;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_26;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_27;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_28;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_29;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_40;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_32;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_33;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_34;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_35;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_36;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_37;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__DFFE_inst_latch_cf;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__DFFE_inst_latch_cf2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__SYNTHESIZED_WIRE_38;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf__DOT__sel1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf__DOT__in1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf__DOT__in0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf__DOT__out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf__DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf__DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__in0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__in1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__in2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__in3;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__sel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__SYNTHESIZED_WIRE_6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu_flags___DOT__b2v_inst_mux_cf2__DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_core_R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_core_V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_core_S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_bs_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_parity_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_shift_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_core_cf_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op2_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op1_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_res_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op1_sel_low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op1_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op1_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op2_sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op2_sel_bus;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op2_sel_lq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op_low;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_shift_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_sel_op2_neg;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_sel_op2_high;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_shift_left;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_shift_right;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__clk;
        CData/*2:0*/ tb_z80__DOT__dut__DOT__alu___DOT__bsel;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_parity_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_high_eq_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_high_gt_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_low_gt_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_shift_db0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_shift_db7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_core_cf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_sf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_yf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_xf_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_vf_out;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__test_db_high;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__test_db_low;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op1;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__alu_op2;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__op1_high;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__op1_low;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__op2_high;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__op2_low;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__result_hi;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__result_lo;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_0;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_1;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_2;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_35;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_5;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_7;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_9;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_10;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_11;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_12;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_13;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_14;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_15;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_17;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_36;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_20;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_21;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_23;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_24;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_37;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_26;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_27;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_29;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_30;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_31;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_32;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_33;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_34;
    };
    struct {
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db__out__strong__out3;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out4;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out5;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out6;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out7;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out8;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out9;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out10;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out11;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out12;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_high__strong__out13;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out14;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out15;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out16;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out17;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out18;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out19;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out20;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out21;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out22;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__db_low__strong__out23;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu___DOT____VdfgTmp_hd903cd75__0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu___DOT____VdfgTmp_hdc1ea228__0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__cy_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__R;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__op1;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__op2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__cy_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__vf_out;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__result;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__result_ALTERA_SYNTHESIZED;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__op2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__op1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__cy_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__cy_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__result;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_0__DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__op2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__op1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__cy_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__cy_out;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__result;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_1__DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__op2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__op1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__cy_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__cy_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__result;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_2__DOT__SYNTHESIZED_WIRE_8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__op2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__op1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__cy_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__R;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__S;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__V;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__cy_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__result;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_core__DOT__b2v_alu_slice_bit_3__DOT__SYNTHESIZED_WIRE_8;
        CData/*2:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_bit_select__DOT__bsel;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_bit_select__DOT__bs_out_high;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_bit_select__DOT__bs_out_low;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_bit_select__DOT__bs_out_high_ALTERA_SYNTHESIZED;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_bit_select__DOT__bs_out_low_ALTERA_SYNTHESIZED;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_bit_select__DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_bit_select__DOT__SYNTHESIZED_WIRE_13;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_bit_select__DOT__SYNTHESIZED_WIRE_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__shift_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__shift_right;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__shift_left;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__db;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__shift_db0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__shift_db7;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__out_high;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__out_low;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__out_high_ALTERA_SYNTHESIZED;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__out_low_ALTERA_SYNTHESIZED;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_32;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_8;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_11;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_13;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_14;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_15;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_17;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_18;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_19;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_20;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_21;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_22;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_23;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_24;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_25;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_26;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_27;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_28;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_29;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_30;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_input_shift__DOT__SYNTHESIZED_WIRE_31;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_high__DOT__sel_a;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_high__DOT__sel_zero;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_high__DOT__a;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_high__DOT__ena;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_high__DOT__Q;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_high__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_high__DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__sel_a;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__sel_b;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__a;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__b;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__ena;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__Q;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__SYNTHESIZED_WIRE_1;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__SYNTHESIZED_WIRE_2;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op1_latch_mux_low__DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__sel_a;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__sel_b;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__a;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__b;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__ena;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__Q;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__SYNTHESIZED_WIRE_1;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__SYNTHESIZED_WIRE_2;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_high__DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__sel_zero;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__sel_a;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__sel_b;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__a;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__b;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__ena;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__Q;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__SYNTHESIZED_WIRE_1;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__SYNTHESIZED_WIRE_2;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_op2_latch_mux_low__DOT__SYNTHESIZED_WIRE_3;
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__high;
    };
    struct {
        CData/*3:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__low;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__low_gt_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__high_eq_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__high_gt_9;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__SYNTHESIZED_WIRE_3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__alu___DOT__b2v_prep_daa__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_sys_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_gp_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_sys_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_gp_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_ir;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__ctl_sw_4u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_wz;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_sp;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_iy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_ix;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_hl2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_hl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_de2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_de;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_bc2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_bc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_af2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sel_af;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_gp_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sys_we_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sys_we_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__ctl_reg_in_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__ctl_reg_in_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__ctl_reg_out_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__ctl_reg_out_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sw_4d_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__reg_sw_4d_hi;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_84;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_85;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_86;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_28;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_29;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_30;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_31;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_32;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_33;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_34;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_35;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_36;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_37;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_38;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_39;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_40;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_41;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_42;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_43;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_44;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_45;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_46;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_47;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_48;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_49;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_50;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_51;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_52;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_53;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_54;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_55;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_56;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_57;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_58;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_59;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_60;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_61;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_62;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_63;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_64;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_65;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_66;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_67;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_68;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_69;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_70;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_71;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_72;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_73;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_74;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_75;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_76;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_77;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_78;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_79;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_80;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_81;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_82;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__SYNTHESIZED_WIRE_83;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en3;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en4;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en5;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en6;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en7;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en8;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en9;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en10;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en11;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en12;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en13;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en14;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en15;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en16;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en17;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en18;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en19;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en20;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en21;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en22;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en23;
    };
    struct {
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en24;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en25;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en26;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db__en27;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds__out__strong__out28;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds__out__strong__en28;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds__out__strong__out29;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds__out__strong__en29;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds__out__strong__out30;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds__out__strong__en30;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds__out__strong__out31;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_ds__out__strong__en31;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds__out__strong__out32;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds__out__strong__en32;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds__out__strong__out33;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds__out__strong__en33;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds__out__strong__out34;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds__out__strong__en34;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds__out__strong__out35;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_ds__out__strong__en35;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as__out__strong__out38;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as__out__strong__en38;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as__out__strong__out39;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as__out__strong__en39;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as__out__strong__out40;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as__out__strong__en40;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as__out__strong__out41;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_lo_as__out__strong__en41;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as__out__strong__out44;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as__out__strong__en44;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as__out__strong__out45;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as__out__strong__en45;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as__out__strong__out46;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as__out__strong__en46;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as__out__strong__out47;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__db_hi_as__out__strong__en47;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__strong__out49;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__strong__out50;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__strong__out51;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__strong__out52;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__strong__out53;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__strong__out54;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__strong__out55;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__strong__out56;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__strong__out69;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__strong__out70;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__strong__out71;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__strong__out72;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__strong__out73;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__strong__out74;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__strong__out75;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__strong__out76;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__clk;
    };
    struct {
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af2_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_af_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc2_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_bc_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__db;
    };
    struct {
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de2_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_de_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl2_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__latch;
    };
    struct {
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_hl_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ir_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_ix_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_iy_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__db__out__strong__out0;
    };
    struct {
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_pc_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_sp_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_hi__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__clk;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__latch;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__reg_file___DOT__b2v_latch_wz_lo__DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_exx;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_ex_af;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_ex_de_hl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_use_sp;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_sel_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_sel_ir;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_sel_wz;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_gp_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_not_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__use_ixiy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__use_ix;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_sys_we_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_sys_we_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_sys_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__clk;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_sw_4d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__nhold_clk_wait;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_gp_hilo;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_gp_sel;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__ctl_reg_sys_hilo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_bc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_bc2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_ix;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_iy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_de;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_hl;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_de2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_hl2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_af;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_af2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_wz;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_pc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_ir;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_sp;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_gp_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_gp_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_sys_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sel_sys_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_gp_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sys_we_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sys_we_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sw_4d_lo;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sw_4d_hi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__bank_af;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__bank_exx;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__bank_hl_de1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__bank_hl_de2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__reg_sys_we_lo_ALTERA_SYNTHESIZED;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_52;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_53;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_54;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_55;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_56;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_10;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_57;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_58;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_59;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_60;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_21;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_23;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_24;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_25;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_30;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_31;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_32;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_61;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_34;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_36;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_37;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_38;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_39;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_40;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_41;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_42;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_43;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_44;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_45;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_46;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_47;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_48;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_49;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__reg_control___DOT__SYNTHESIZED_WIRE_50;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__ctl_inc_cy;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__ctl_inc_dec;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__ctl_al_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__ctl_inc_limit6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__ctl_bus_inc_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__ctl_apin_mux;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__ctl_apin_mux2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__clrpc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__nreset;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__address_is_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__SYNTHESIZED_WIRE_2;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__SYNTHESIZED_WIRE_4;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst7__DOT__select;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst7__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__carry_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__limit6;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__decrement;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_40;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_41;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_42;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_43;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_44;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_5;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_45;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_46;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_47;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_48;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_49;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_50;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_12;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_51;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_52;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_53;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_16;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_22;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_25;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_31;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_34;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_35;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_36;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_37;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_38;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__SYNTHESIZED_WIRE_39;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__carry_borrow_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__d1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__d0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__dec1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__dec0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__carry_borrow_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__d1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__d0_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_0__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__carry_borrow_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__d1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__d0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__dec1_in;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__dec0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__carry_borrow_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__d1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__d0_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_10__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__carry_borrow_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__d1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__d0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__dec1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__dec0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__carry_borrow_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__d1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__d0_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_2__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__carry_borrow_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__d1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__d0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__dec1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__dec0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__carry_borrow_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__d1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__d0_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_4__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__carry_borrow_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__d1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__d0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__dec1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__dec0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__carry_borrow_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__d1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__d0_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_7__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__carry_borrow_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__d1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__d0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__dec1_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__dec0_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__carry_borrow_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__d1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__d0_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__b2v_dual_adder_9__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_mux__DOT__select;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_mux__DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__ctl_bus_ff_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__ctl_bus_zero_oe;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__bus;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__vcc;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__SYNTHESIZED_WIRE_0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__db__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__db__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__db__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__bus_control___DOT__db__out__strong__out3;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__ctl_sw_1u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__ctl_sw_1d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__ctl_sw_2u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__ctl_sw_2d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__ctl_sw_mask543_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__bus_sw_1u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__bus_sw_1d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__bus_sw_2u;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__bus_sw_2d;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__bus_switch___DOT__bus_sw_mask543_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__sw_up_en;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__sw_down_en;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_down;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_up;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_down__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_down__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_down__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_down__out__strong__out3;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_up__out__strong__out4;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_up__out__strong__out5;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_up__out__strong__out6;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw2___DOT__db_up__out__strong__out7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__sw_up_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__sw_down_en;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__sw_mask543_en;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_down;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_up;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__SYNTHESIZED_WIRE_4;
        CData/*1:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__SYNTHESIZED_WIRE_1;
        CData/*2:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__SYNTHESIZED_WIRE_2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_up__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_up__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_up__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_up__out__strong__out3;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_down__out__strong__out4;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_down__out__strong__out5;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_down__out__strong__out6;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_down__out__strong__out7;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__sw1___DOT__db_down__out__strong__out8;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__bus_ab_pin_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__pin_control_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__bus_db_pin_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__bus_db_pin_re;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__ctl_bus_db_we;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__ctl_bus_db_oe;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__D;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__db;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__dout;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__SYNTHESIZED_WIRE_0;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__SYNTHESIZED_WIRE_1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__SYNTHESIZED_WIRE_2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__SYNTHESIZED_WIRE_3;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__SYNTHESIZED_WIRE_4;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__D__out__strong__out0;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__D__out__strong__out1;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__D__out__strong__out2;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__D__out__strong__out3;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__db__out__strong__out4;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__db__out__strong__out5;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__db__out__strong__out6;
        CData/*7:0*/ tb_z80__DOT__dut__DOT__data_pins___DOT__db__out__strong__out7;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__busack;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__CPUCLK;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_control_oe;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__in_halt;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nWAIT;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nBUSRQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nINT;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nNMI;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nRESET;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__nM1_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__nRFSH_out;
    };
    struct {
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__nRD_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__nWR_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__nIORQ_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__nMREQ_out;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__nmi;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__busrq;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__clk;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__intr;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__mwait;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__reset_in;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nM1;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nMREQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nIORQ;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nRD;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nWR;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nRFSH;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nHALT;
        CData/*0:0*/ tb_z80__DOT__dut__DOT__control_pins___DOT__pin_nBUSACK;
        CData/*0:0*/ __VdfgTmp_h392e7459__0;
        CData/*0:0*/ __VdfgTmp_ha7febeb7__0;
        CData/*6:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__prefix__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__db1__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_34__0;
        CData/*3:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_33__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__0;
        CData/*7:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__0;
        CData/*0:0*/ __VstlDidInit;
        CData/*0:0*/ __VstlFirstIteration;
        CData/*0:0*/ __VicoFirstIteration;
        CData/*6:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__prefix__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__db1__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_34__1;
        CData/*3:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__alu___DOT__SYNTHESIZED_WIRE_33__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp1__1;
        CData/*7:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__reg_file___DOT__gdfx_temp0__1;
        CData/*0:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__clk__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__clk_delay___DOT__SYNTHESIZED_WIRE_6__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__nreset__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_9__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__nmi__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_21__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__interrupts___DOT__SYNTHESIZED_WIRE_15__0;
        CData/*0:0*/ __Vtrigprevexpr___TOP__tb_z80__DOT__dut__DOT__resets___DOT__SYNTHESIZED_WIRE_8__0;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        VL_OUT16(A,15,0);
        SData/*15:0*/ A__en0;
        SData/*15:0*/ tb_z80__DOT__A;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__A;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__abus;
        SData/*15:0*/ tb_z80__DOT__dut__DOT____Vcellinpt__address_latch___abus;
        SData/*15:0*/ tb_z80__DOT__dut__DOT____Vcelloutt__address_latch___abus__out;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__abus__en7;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__address;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abusz;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__Q;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__SYNTHESIZED_WIRE_7;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__SYNTHESIZED_WIRE_5;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus__out__strong__out0;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus__out__strong__out1;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus__out__strong__out2;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus__out__strong__out3;
    };
    struct {
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus__out__strong__out4;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus__out__strong__out5;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus__out__strong__out6;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__abus__out__strong__out7;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst7__DOT__in0;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst7__DOT__in1;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst7__DOT__out;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst7__DOT__SYNTHESIZED_WIRE_1;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst7__DOT__SYNTHESIZED_WIRE_2;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__d;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__address;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_inst_inc_dec__DOT__address_ALTERA_SYNTHESIZED;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_mux__DOT__in0;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_mux__DOT__in1;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_mux__DOT__out;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_mux__DOT__SYNTHESIZED_WIRE_1;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_latch___DOT__b2v_mux__DOT__SYNTHESIZED_WIRE_2;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__address;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__DFFE_apin_latch;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus__out__strong__out0;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus__out__strong__out1;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus__out__strong__out2;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus__out__strong__out3;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus__out__strong__out4;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus__out__strong__out5;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus__out__strong__out6;
        SData/*15:0*/ tb_z80__DOT__dut__DOT__address_pins___DOT__abus__out__strong__out7;
        VlWide<4>/*104:0*/ tb_z80__DOT__dut__DOT__pla;
        VlWide<4>/*104:0*/ tb_z80__DOT__dut__DOT__execute___DOT__pla;
        VlWide<4>/*104:0*/ tb_z80__DOT__dut__DOT__pla_decode___DOT__pla;
        IData/*31:0*/ __VactIterCount;
    };
    VlTriggerVec<7> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<15> __VactTriggered;
    VlTriggerVec<15> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vtb_z80__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vtb_z80___024root(Vtb_z80__Syms* symsp, const char* v__name);
    ~Vtb_z80___024root();
    VL_UNCOPYABLE(Vtb_z80___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
