<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>MAX32660 SDK Documentation: pwrseq_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32660 SDK Documentation
   &#160;<span id="projectnumber">2.7.5.0</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('pwrseq__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">pwrseq_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/* ****************************************************************************</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *************************************************************************** */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef _PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define _PWRSEQ_REGS_H_</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#affeadadcf3b9f11e60ed2b7ef9acd28d">   89</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#affeadadcf3b9f11e60ed2b7ef9acd28d">lp_ctrl</a>;              </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a984f8652d4b1aca3ab38c8488c1d9d6d">   90</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a984f8652d4b1aca3ab38c8488c1d9d6d">lp_wakefl</a>;            </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a17b2addf3dca4710cdb45034844707ae">   91</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a17b2addf3dca4710cdb45034844707ae">lpwk_en</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    __R  uint32_t rsv_0xc_0x3f[13];</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structmxc__pwrseq__regs__t.html#a04874b86ca61cac518d93937357222ea">   93</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__pwrseq__regs__t.html#a04874b86ca61cac518d93937357222ea">lpmemsd</a>;              </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="structmxc__pwrseq__regs__t.html">mxc_pwrseq_regs_t</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Register offsets for module PWRSEQ */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga309751be4f9da854f38245e99366cbf5">  103</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LP_CTRL               ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga6f0933781b21386c62fdfa25f0bd80d4">  104</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LP_WAKEFL             ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#ga5fbc82617bb757d6079bb50c0b72a4ed">  105</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPWK_EN               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__PWRSEQ__Register__Offsets.html#gab9037c3f57d36953a518da17d47f29f6">  106</a></span>&#160;<span class="preprocessor"> #define MXC_R_PWRSEQ_LPMEMSD               ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga7468174dc1b8256c43fbffcb9a037ef8">  115</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL0_POS           0 </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gace89a441c41a5c7bbfd1daf5a69970c7">  116</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL0               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL0_POS)) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga6ccd34ef178adb9e6b9c04f8e9beda47">  117</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL0_DIS           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga4ad131d2651839edd445e6bdc8865f0b">  118</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RAMRET_SEL0_DIS           (MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL0_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL0_POS) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga0e1735f95df2d068714ff9fb29ec0f16">  119</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL0_EN            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gadcec7d50245e8667f29b0f1ed7cac0c4">  120</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RAMRET_SEL0_EN            (MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL0_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL0_POS) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga37173ad4aff33fb27bbbae355a43fe8a">  122</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL1_POS           1 </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gab372070656612674ae72d111ae3dc2d9">  123</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL1               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL1_POS)) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaedf6bc26a642b8d468f8e1c8955d6107">  124</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL1_DIS           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga6a70df826ca14ec4086bbb2c763cdf4b">  125</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RAMRET_SEL1_DIS           (MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL1_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL1_POS) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga4191e3b75ee18172d596dd04812675a6">  126</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL1_EN            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga416f90cb7af396903e9796f7d3b7b13b">  127</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RAMRET_SEL1_EN            (MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL1_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL1_POS) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaf9d77abd603fde06f4a4f38c0a276e7c">  129</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL2_POS           2 </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga2213a45624741185e3f791c1ccc0fefd">  130</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL2               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL2_POS)) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga3c0aec202b9b2401ee78521dad1d102d">  131</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL2_DIS           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga765f6d7d550c36047846858cb72a3ca2">  132</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RAMRET_SEL2_DIS           (MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL2_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL2_POS) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gab94dbd49dfc82945477babec56317431">  133</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL2_EN            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga3a682046077f85f5fd387e59efa80252">  134</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RAMRET_SEL2_EN            (MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL2_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL2_POS) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga486792e77f7ced2234c6d9c483b00203">  136</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL3_POS           3 </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaca09a24fdfe94fc296f10db2a83983c0">  137</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL3               ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL3_POS)) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaa8a2246b4897bbde841c9a4eef4fd773">  138</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL3_DIS           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga107d02e9458c123e4642edbf0f2817bc">  139</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RAMRET_SEL3_DIS           (MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL3_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL3_POS) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga5983120a4a31fb095bd72bbfdeff16b1">  140</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL3_EN            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaf874014f0e3b6259f1969d054a265ea0">  141</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RAMRET_SEL3_EN            (MXC_V_PWRSEQ_LP_CTRL_RAMRET_SEL3_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RAMRET_SEL3_POS) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gac01e6a4d170950e96ca547553806d350">  143</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_OVR_POS                   4 </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga727481dcf5665cb6d86527b04aece0e4">  144</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_OVR                       ((uint32_t)(0x3UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_OVR_POS)) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gad3b695318b65ec45c72edcce85eb6f50">  145</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_OVR_0_9V                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga6257d2355483936e613654b99a3b80d7">  146</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_OVR_0_9V                  (MXC_V_PWRSEQ_LP_CTRL_OVR_0_9V &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_OVR_POS) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga165f16fee00bdd849cbe47b9f3fd88d7">  147</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_OVR_1_0V                  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gac432b0330e8a6f043f24fade0806028f">  148</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_OVR_1_0V                  (MXC_V_PWRSEQ_LP_CTRL_OVR_1_0V &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_OVR_POS) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga73712fe06e9c3ca3b014bbff0dcb860d">  149</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_OVR_1_1V                  ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga8a8f650b1c9c276e0d697caca45e07d4">  150</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_OVR_1_1V                  (MXC_V_PWRSEQ_LP_CTRL_OVR_1_1V &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_OVR_POS) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga23f9e50f2d3104090315bb9377e24852">  152</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_POS      6 </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaeba57cb89923cd3fc122676f725fb1c3">  153</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS          ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_POS)) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga310b815da9fc8a396dd54da5409a55e8">  154</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_ENABLED  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gacab4d3df79360aa01df1ae9741764af7">  155</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_ENABLED  (MXC_V_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_ENABLED &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_POS) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga22f5131bcfaf647925f1905bed81fd1c">  156</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_DISABLE  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga21287c705d7942cb9bba67a458254b5a">  157</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_DISABLE  (MXC_V_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_DISABLE &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_DET_BYPASS_POS) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga77d140d7f986eb8d31e32e1f7c5c3f71">  159</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RETREG_EN_POS             8 </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga452a04ee6f51c7049edaf298ae79b397">  160</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_RETREG_EN                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RETREG_EN_POS)) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaf5056174dc4bc17d6b99952eb4d712a7">  161</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RETREG_EN_DIS             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaf8528a60d1baae6e9c9bd166727aedfd">  162</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RETREG_EN_DIS             (MXC_V_PWRSEQ_LP_CTRL_RETREG_EN_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RETREG_EN_POS) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga6210f5561a5da0dbf022ecc423329a8f">  163</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_RETREG_EN_EN              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gae125add7451aa09bd694cf0272fb4409">  164</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_RETREG_EN_EN              (MXC_V_PWRSEQ_LP_CTRL_RETREG_EN_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_RETREG_EN_POS) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga50d4109199628b9220418e2e06936501">  166</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_FAST_WK_EN_POS            10 </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga95b9b7cb12009b3a83101a83119a0651">  167</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_FAST_WK_EN                ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_FAST_WK_EN_POS)) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga15649b2795e9c6fd8175d49535eb992c">  168</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_FAST_WK_EN_DIS            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga7a0e97423d8fdef6572e08b0c3c74eb3">  169</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_FAST_WK_EN_DIS            (MXC_V_PWRSEQ_LP_CTRL_FAST_WK_EN_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_FAST_WK_EN_POS) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga7a0f6cacda551de964d461ac63c2e7f5">  170</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_FAST_WK_EN_EN             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga43cd2e760a0d23942e0130040c4f318f">  171</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_FAST_WK_EN_EN             (MXC_V_PWRSEQ_LP_CTRL_FAST_WK_EN_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_FAST_WK_EN_POS) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga988546b62748cc6fe3db0d7a8a3a0644">  173</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_BG_OFF_POS                11 </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga5ccec18a591b51be04fb6925a34fa1ae">  174</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_BG_OFF                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_BG_OFF_POS)) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaef6cc1eb6320ab008d9df3bc39aad111">  175</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_BG_OFF_ON                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga0d0fc623d6f70cab5c889b885cf4959c">  176</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_BG_OFF_ON                 (MXC_V_PWRSEQ_LP_CTRL_BG_OFF_ON &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_BG_OFF_POS) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga9be967aaac9ea475ff4462e4ea48c131">  177</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_BG_OFF_OFF                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga84fa4d1b2a1c56b7fb92d9d20e5f7174">  178</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_BG_OFF_OFF                (MXC_V_PWRSEQ_LP_CTRL_BG_OFF_OFF &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_BG_OFF_POS) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gac1541c56991ef8e7c8d6a9f701e105e1">  180</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_VCORE_POR_DIS_POS         12 </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gad129c62a20e12703e5cee48d82d6fdb0">  181</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_VCORE_POR_DIS             ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_POR_DIS_POS)) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gab998ff0dfaaad231822ba96545d66c4d">  182</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_VCORE_POR_DIS_DIS         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga2e24825de46c32932b63802b666724d1">  183</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_VCORE_POR_DIS_DIS         (MXC_V_PWRSEQ_LP_CTRL_VCORE_POR_DIS_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_POR_DIS_POS) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gac44fe47f775f676db2f4a5b08b509884">  184</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_VCORE_POR_DIS_EN          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga3d6b73249d884b1c777d7b1e05d723a5">  185</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_VCORE_POR_DIS_EN          (MXC_V_PWRSEQ_LP_CTRL_VCORE_POR_DIS_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_POR_DIS_POS) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gacab21e55cb31c3ac46c432a4e7bd85e6">  187</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_LDO_DIS_POS               16 </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga7dbd49f4d514a3b74da013b9691f5d76">  188</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_LDO_DIS                   ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_LDO_DIS_POS)) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gac7e48cf669f99e76ba53ef0f2f1ccbe6">  189</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_LDO_DIS_EN                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga77eb3785a77f9c207eb599b067d9a0ff">  190</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_LDO_DIS_EN                (MXC_V_PWRSEQ_LP_CTRL_LDO_DIS_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_LDO_DIS_POS) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga039429fde22324b158c96e660b6c712e">  191</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_LDO_DIS_DIS               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga5ce0fa120663acf88b0cad678acff165">  192</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_LDO_DIS_DIS               (MXC_V_PWRSEQ_LP_CTRL_LDO_DIS_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_LDO_DIS_POS) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gab96b663026da72e4f453f7cf43419cc4">  194</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_POS         20 </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gade7c352d1d5e2f9c2d0320946ff81ee3">  195</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_VCORE_SVM_DIS             ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_POS)) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga53296937516515cc8b344c7acde8a5da">  196</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_EN          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga195d6c81f35a2888c96ded77e11df988">  197</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_EN          (MXC_V_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_POS) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga39ad509a13a48ba74b6818364cb09256">  198</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_DIS         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga6891f005814c0a8a088f6b8240027324">  199</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_DIS         (MXC_V_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VCORE_SVM_DIS_POS) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#ga4bb5e16520f9f1be8a7ce6d60f08cd4e">  201</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_POS         25 </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gab31fa0f7f5a5cff17eea0c81fb4df3d4">  202</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_CTRL_VDDIO_POR_DIS             ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_POS)) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gabf27ac593e04f9072600d6753e032fcc">  203</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_EN          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gaab694f7b4dce511b1eb0343fc7701698">  204</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_EN          (MXC_V_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_EN &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_POS) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gae3f1fc7baf937f054a0b4ecd4747f9f7">  205</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_DIS         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__CTRL.html#gacf0b0426e404bb8645b6565596135b8a">  206</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_DIS         (MXC_V_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_DIS &lt;&lt; MXC_F_PWRSEQ_LP_CTRL_VDDIO_POR_DIS_POS) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__WAKEFL.html#gaa5957e9c1e85be524379195cd22dc8ea">  216</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_WAKEFL_WAKEST_POS              0 </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LP__WAKEFL.html#ga16d23a4ea1dd118785ecb95452eac306">  217</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LP_WAKEFL_WAKEST                  ((uint32_t)(0x3FFFUL &lt;&lt; MXC_F_PWRSEQ_LP_WAKEFL_WAKEST_POS)) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPWK__EN.html#ga763707173f2ff2e8bf9586401ac1b2aa">  228</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWK_EN_WAKEEN_POS                0 </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPWK__EN.html#ga04a6d339df1d84b91079d6d74be7fe59">  229</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPWK_EN_WAKEEN                    ((uint32_t)(0x3FFFUL &lt;&lt; MXC_F_PWRSEQ_LPWK_EN_WAKEEN_POS)) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga79a793ce4122b9bbeb06018a22ceb1d2">  239</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM0_OFF_POS             0 </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga996a6eed06be67df0c813331168f4d8f">  240</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM0_OFF                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM0_OFF_POS)) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gad2b931932bb3537e627d6a095fc96839">  241</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPMEMSD_SRAM0_OFF_NORMAL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga7ff542f2388c2619cccea20accb982bb">  242</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPMEMSD_SRAM0_OFF_NORMAL          (MXC_V_PWRSEQ_LPMEMSD_SRAM0_OFF_NORMAL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM0_OFF_POS) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga17f48dc3aa91f291dfe07fdb915bc254">  243</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPMEMSD_SRAM0_OFF_SHUTDOWN        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gafd55f03efd3c9718e58c3b3ca2e13f24">  244</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPMEMSD_SRAM0_OFF_SHUTDOWN        (MXC_V_PWRSEQ_LPMEMSD_SRAM0_OFF_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM0_OFF_POS) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga5ca0fcf9ff1dfd2fb306ee2711e22eed">  246</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM1_OFF_POS             1 </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga1ef09b3d959bc3a8f515cd9d4b582ab1">  247</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM1_OFF                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM1_OFF_POS)) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga24517ee68527f743a6b26fd4e60451d9">  248</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPMEMSD_SRAM1_OFF_NORMAL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga67d4ac3e6ff35aef4d4732de219ce08b">  249</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPMEMSD_SRAM1_OFF_NORMAL          (MXC_V_PWRSEQ_LPMEMSD_SRAM1_OFF_NORMAL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM1_OFF_POS) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga848d134e05011d01f95096190ed11924">  250</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPMEMSD_SRAM1_OFF_SHUTDOWN        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga0c5b93a29b36d28af61e242225ca829c">  251</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPMEMSD_SRAM1_OFF_SHUTDOWN        (MXC_V_PWRSEQ_LPMEMSD_SRAM1_OFF_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM1_OFF_POS) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga562828ca988c4d0f71776ceda5d6e93f">  253</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM2_OFF_POS             2 </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga9e0f8137a4f9a6d95297a332f5e1c98f">  254</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM2_OFF                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM2_OFF_POS)) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga15924b605bd65bb69c0c48f381d6c32d">  255</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPMEMSD_SRAM2_OFF_NORMAL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga1f4a272577e3abea641f06949638ccf9">  256</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPMEMSD_SRAM2_OFF_NORMAL          (MXC_V_PWRSEQ_LPMEMSD_SRAM2_OFF_NORMAL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM2_OFF_POS) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga6d16913e4515f6624ee3b8b58e490c0d">  257</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPMEMSD_SRAM2_OFF_SHUTDOWN        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gaff51dc7c474cf486e48473f6785bd925">  258</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPMEMSD_SRAM2_OFF_SHUTDOWN        (MXC_V_PWRSEQ_LPMEMSD_SRAM2_OFF_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM2_OFF_POS) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gabd5a1cea4583deab078aee7a650bbb2d">  260</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM3_OFF_POS             3 </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gaafc18e97ad41db4a7cc83542543064f2">  261</a></span>&#160;<span class="preprocessor"> #define MXC_F_PWRSEQ_LPMEMSD_SRAM3_OFF                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM3_OFF_POS)) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gae370ffd0e51e7b40c0d4b1c262697bdd">  262</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPMEMSD_SRAM3_OFF_NORMAL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga58be43c523866394a307e07ed99a8cf7">  263</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPMEMSD_SRAM3_OFF_NORMAL          (MXC_V_PWRSEQ_LPMEMSD_SRAM3_OFF_NORMAL &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM3_OFF_POS) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#ga9c0b0a0a866f64945bd04268f8775124">  264</a></span>&#160;<span class="preprocessor"> #define MXC_V_PWRSEQ_LPMEMSD_SRAM3_OFF_SHUTDOWN        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__PWRSEQ__LPMEMSD.html#gad0a242437d2e0f67c23991fa565b08d5">  265</a></span>&#160;<span class="preprocessor"> #define MXC_S_PWRSEQ_LPMEMSD_SRAM3_OFF_SHUTDOWN        (MXC_V_PWRSEQ_LPMEMSD_SRAM3_OFF_SHUTDOWN &lt;&lt; MXC_F_PWRSEQ_LPMEMSD_SRAM3_OFF_POS) </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _PWRSEQ_REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structmxc__pwrseq__regs__t_html_a04874b86ca61cac518d93937357222ea"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a04874b86ca61cac518d93937357222ea">mxc_pwrseq_regs_t::lpmemsd</a></div><div class="ttdeci">__IO uint32_t lpmemsd</div><div class="ttdoc">0x40: PWRSEQ LPMEMSD Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:93</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a984f8652d4b1aca3ab38c8488c1d9d6d"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a984f8652d4b1aca3ab38c8488c1d9d6d">mxc_pwrseq_regs_t::lp_wakefl</a></div><div class="ttdeci">__IO uint32_t lp_wakefl</div><div class="ttdoc">0x04: PWRSEQ LP_WAKEFL Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:90</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_a17b2addf3dca4710cdb45034844707ae"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#a17b2addf3dca4710cdb45034844707ae">mxc_pwrseq_regs_t::lpwk_en</a></div><div class="ttdeci">__IO uint32_t lpwk_en</div><div class="ttdoc">0x08: PWRSEQ LPWK_EN Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:91</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html">mxc_pwrseq_regs_t</a></div><div class="ttdoc">Structure type to access the PWRSEQ Registers. </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:88</div></div>
<div class="ttc" id="structmxc__pwrseq__regs__t_html_affeadadcf3b9f11e60ed2b7ef9acd28d"><div class="ttname"><a href="structmxc__pwrseq__regs__t.html#affeadadcf3b9f11e60ed2b7ef9acd28d">mxc_pwrseq_regs_t::lp_ctrl</a></div><div class="ttdeci">__IO uint32_t lp_ctrl</div><div class="ttdoc">0x00: PWRSEQ LP_CTRL Register </div><div class="ttdef"><b>Definition:</b> pwrseq_regs.h:89</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_29abc549aca01e192b0cfebc80947fe7.html">MAX32660</a></li><li class="navelem"><a class="el" href="dir_bf8a291fc5d0ab129f411293c71f145e.html">Include</a></li><li class="navelem"><b>pwrseq_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.7.5.0 </li>
  </ul>
</div>
</body>
</html>
