

================================================================
== Vitis HLS Report for 'xFSobelFilter3x3_Pipeline_Col_Loop'
================================================================
* Date:           Tue Jun 24 19:14:49 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      807|      807|  8.070 us|  8.070 us|  807|  807|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_xFSobel3x3_1_1_0_4_s_fu_316  |xFSobel3x3_1_1_0_4_s  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col_Loop  |      805|      805|         7|          1|          1|   800|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%col_4 = alloca i32 1"   --->   Operation 10 'alloca' 'col_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_buf1 = alloca i32 1"   --->   Operation 11 'alloca' 'src_buf1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_buf2 = alloca i32 1"   --->   Operation 12 'alloca' 'src_buf2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_buf3_1 = alloca i32 1"   --->   Operation 13 'alloca' 'src_buf3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_buf2_1 = alloca i32 1"   --->   Operation 14 'alloca' 'src_buf2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_buf1_1 = alloca i32 1"   --->   Operation 15 'alloca' 'src_buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_buf3 = alloca i32 1"   --->   Operation 16 'alloca' 'src_buf3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_r, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %buf_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_y_i_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_sobel_x_i_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rightRemappedMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmp_i_i633_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i_i633_i"   --->   Operation 23 'read' 'cmp_i_i633_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln"   --->   Operation 24 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bottom_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %bottom_1"   --->   Operation 25 'read' 'bottom_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mid_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %mid_1"   --->   Operation 26 'read' 'mid_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tp_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %tp_1"   --->   Operation 27 'read' 'tp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %img_width"   --->   Operation 28 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf3"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf1_1"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf2_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf3_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %src_buf1"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %col_4"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i1273"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%col = load i13 %col_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 37 'load' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 38 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.07ns)   --->   "%icmp_ln225 = icmp_ult  i16 %zext_ln225, i16 %img_width_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 39 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.67ns)   --->   "%col_5 = add i13 %col, i13 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 40 'add' 'col_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc316.0.exitStub, void %for.body.i1273.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 41 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln228 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:228->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 42 'specpipeline' 'specpipeline_ln228' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln227 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:227->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln227' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln225 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 44 'specloopname' 'specloopname_ln225' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %cmp_i_i633_i_read, void %if.else.i, void %if.then.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:230->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 45 'br' 'br_ln230' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.86ns)   --->   "%switch_ln231 = switch i2 %trunc_ln_read, void %arrayidx45.i1926.case.2, i2 0, void %arrayidx45.i1926.case.0, i2 1, void %arrayidx45.i1926.case.1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 47 'switch' 'switch_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 1.86>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln231 = br void %if.end.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 48 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln225 = store i13 %col_5, i13 %col_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 49 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 50 'zext' 'zext_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln233" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 51 'getelementptr' 'buf_addr_5' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buf_1_addr_3 = getelementptr i8 %buf_1, i64 0, i64 %zext_ln233" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 52 'getelementptr' 'buf_1_addr_3' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_2_addr_3 = getelementptr i8 %buf_2, i64 0, i64 %zext_ln233" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 53 'getelementptr' 'buf_2_addr_3' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.86ns)   --->   "%switch_ln233 = switch i2 %bottom_1_read, void %arrayidx91.i1736.case.2, i2 0, void %arrayidx91.i1736.case.0, i2 1, void %arrayidx91.i1736.case.1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 54 'switch' 'switch_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read)> <Delay = 1.86>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i10 %buf_1_addr_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 55 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1736.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 56 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read == 1)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i10 %buf_addr_5" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 57 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1736.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 58 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read == 0)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln233 = store i8 0, i10 %buf_2_addr_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 59 'store' 'store_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read != 0 & bottom_1_read != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln233 = br void %arrayidx91.i1736.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:233->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 60 'br' 'br_ln233' <Predicate = (icmp_ln225 & !cmp_i_i633_i_read & bottom_1_read != 0 & bottom_1_read != 1)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.63ns)   --->   "%rightRemappedMat_data_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %rightRemappedMat_data" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:542->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 61 'read' 'rightRemappedMat_data_read' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 62 'zext' 'zext_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln231" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 63 'getelementptr' 'buf_addr' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i8 %buf_1, i64 0, i64 %zext_ln231" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 64 'getelementptr' 'buf_1_addr' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i8 %buf_2, i64 0, i64 %zext_ln231" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 65 'getelementptr' 'buf_2_addr' <Predicate = (icmp_ln225 & cmp_i_i633_i_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %rightRemappedMat_data_read, i10 %buf_1_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 66 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1926.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 67 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %rightRemappedMat_data_read, i10 %buf_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 68 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1926.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 69 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (3.25ns)   --->   "%store_ln231 = store i8 %rightRemappedMat_data_read, i10 %buf_2_addr" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 70 'store' 'store_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read != 0 & trunc_ln_read != 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx45.i1926.exit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:231->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 71 'br' 'br_ln231' <Predicate = (icmp_ln225 & cmp_i_i633_i_read & trunc_ln_read != 0 & trunc_ln_read != 1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln234 = zext i13 %col" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 72 'zext' 'zext_ln234' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln234" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 73 'getelementptr' 'buf_addr_6' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%buf_1_addr_4 = getelementptr i8 %buf_1, i64 0, i64 %zext_ln234" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 74 'getelementptr' 'buf_1_addr_4' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%buf_2_addr_4 = getelementptr i8 %buf_2, i64 0, i64 %zext_ln234" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:234->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 75 'getelementptr' 'buf_2_addr_4' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (3.25ns)   --->   "%buf_load = load i10 %buf_addr_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 76 'load' 'buf_load' <Predicate = (icmp_ln225 & mid_1_read == 0) | (icmp_ln225 & tp_1_read == 0) | (icmp_ln225 & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%buf_1_load = load i10 %buf_1_addr_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 77 'load' 'buf_1_load' <Predicate = (icmp_ln225 & mid_1_read != 0 & mid_1_read == 1) | (icmp_ln225 & tp_1_read != 0 & tp_1_read == 1) | (icmp_ln225 & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%buf_2_load = load i10 %buf_2_addr_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 78 'load' 'buf_2_load' <Predicate = (icmp_ln225 & mid_1_read != 0 & mid_1_read != 1 & mid_1_read == 2) | (icmp_ln225 & tp_1_read != 0 & tp_1_read != 1 & tp_1_read == 2) | (icmp_ln225 & bottom_1_read == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_3 : Operation 79 [1/1] (1.67ns)   --->   "%icmp_ln250 = icmp_eq  i13 %col, i13 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:250->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 79 'icmp' 'icmp_ln250' <Predicate = (icmp_ln225)> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %for.body.i335.i, void %if.end50.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:250->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 80 'br' 'br_ln250' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%buf_load = load i10 %buf_addr_6" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 81 'load' 'buf_load' <Predicate = (icmp_ln225 & mid_1_read == 0) | (icmp_ln225 & tp_1_read == 0) | (icmp_ln225 & bottom_1_read == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 82 [1/2] (3.25ns)   --->   "%buf_1_load = load i10 %buf_1_addr_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 82 'load' 'buf_1_load' <Predicate = (icmp_ln225 & mid_1_read != 0 & mid_1_read == 1) | (icmp_ln225 & tp_1_read != 0 & tp_1_read == 1) | (icmp_ln225 & bottom_1_read == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 83 [1/2] (3.25ns)   --->   "%buf_2_load = load i10 %buf_2_addr_4" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 83 'load' 'buf_2_load' <Predicate = (icmp_ln225 & mid_1_read != 0 & mid_1_read != 1 & mid_1_read == 2) | (icmp_ln225 & tp_1_read != 0 & tp_1_read != 1 & tp_1_read == 2) | (icmp_ln225 & bottom_1_read == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 800> <RAM>
ST_4 : Operation 84 [1/1] (1.70ns)   --->   "%src_buf1_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %tp_1_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:243->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 84 'mux' 'src_buf1_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.70ns)   --->   "%src_buf2_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %mid_1_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:244->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 85 'mux' 'src_buf2_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.70ns)   --->   "%src_buf3_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %buf_load, i8 %buf_1_load, i8 %buf_2_load, i2 %bottom_1_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:245->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 86 'mux' 'src_buf3_2' <Predicate = (icmp_ln225)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.67>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%src_buf2_3 = load i8 %src_buf2_1"   --->   Operation 87 'load' 'src_buf2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%src_buf1_3 = load i8 %src_buf1_1"   --->   Operation 88 'load' 'src_buf1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%src_buf3_3 = load i8 %src_buf3"   --->   Operation 89 'load' 'src_buf3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%src_buf1_load_1 = load i8 %src_buf1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 90 'load' 'src_buf1_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%src_buf2_load_1 = load i8 %src_buf2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 91 'load' 'src_buf2_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%src_buf3_1_load_1 = load i8 %src_buf3_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 92 'load' 'src_buf3_1_load_1' <Predicate = (icmp_ln225)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (5.67ns)   --->   "%call_ret = call i32 @xFSobel3x3<1, 1, 0, 4>, i8 %src_buf1_load_1, i8 %src_buf1_3, i8 %src_buf1_2, i8 %src_buf2_load_1, i8 %src_buf2_2, i8 %src_buf3_1_load_1, i8 %src_buf3_3, i8 %src_buf3_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 93 'call' 'call_ret' <Predicate = (icmp_ln225)> <Delay = 5.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf3_2, i8 %src_buf3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 94 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf1_2, i8 %src_buf1_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 95 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf2_2, i8 %src_buf2_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 96 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf3_3, i8 %src_buf3_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 97 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf2_3, i8 %src_buf2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 98 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln225 = store i8 %src_buf1_3, i8 %src_buf1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 99 'store' 'store_ln225' <Predicate = (icmp_ln225)> <Delay = 1.58>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.body.i1273" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:225->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 100 'br' 'br_ln225' <Predicate = (icmp_ln225)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.75>
ST_6 : Operation 101 [1/2] (3.75ns)   --->   "%call_ret = call i32 @xFSobel3x3<1, 1, 0, 4>, i8 %src_buf1_load_1, i8 %src_buf1_3, i8 %src_buf1_2, i8 %src_buf2_load_1, i8 %src_buf2_2, i8 %src_buf3_1_load_1, i8 %src_buf3_3, i8 %src_buf3_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 101 'call' 'call_ret' <Predicate = (icmp_ln225)> <Delay = 3.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%GradientValuesX = extractvalue i32 %call_ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 102 'extractvalue' 'GradientValuesX' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%GradientValuesY = extractvalue i32 %call_ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:248->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 103 'extractvalue' 'GradientValuesY' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%src_buf1_load = load i8 %src_buf1"   --->   Operation 107 'load' 'src_buf1_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%src_buf2_load = load i8 %src_buf2"   --->   Operation 108 'load' 'src_buf2_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%src_buf3_1_load = load i8 %src_buf3_1"   --->   Operation 109 'load' 'src_buf3_1_load' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf3_1_out, i8 %src_buf3_1_load"   --->   Operation 110 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf2_out, i8 %src_buf2_load"   --->   Operation 111 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf3_out, i8 %src_buf3_3"   --->   Operation 112 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf1_1_out, i8 %src_buf1_3"   --->   Operation 113 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %src_buf1_out, i8 %src_buf1_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (!icmp_ln225)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.63>
ST_7 : Operation 104 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_sobel_x_i_data, i16 %GradientValuesX" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:263->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 104 'write' 'write_ln553' <Predicate = (!icmp_ln250)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 105 [1/1] (3.63ns)   --->   "%write_ln553 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_sobel_y_i_data, i16 %GradientValuesY" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:553->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:264->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_sobel.hpp:392]   --->   Operation 105 'write' 'write_ln553' <Predicate = (!icmp_ln250)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end50.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln250)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ tp_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mid_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bottom_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rightRemappedMat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp_i_i633_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_sobel_x_i_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_sobel_y_i_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_buf3_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_buf2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_buf3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_buf1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_buf1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_4                      (alloca           ) [ 01000000]
src_buf1                   (alloca           ) [ 01111110]
src_buf2                   (alloca           ) [ 01111110]
src_buf3_1                 (alloca           ) [ 01111110]
src_buf2_1                 (alloca           ) [ 01111100]
src_buf1_1                 (alloca           ) [ 01111100]
src_buf3                   (alloca           ) [ 01111100]
specmemcore_ln0            (specmemcore      ) [ 00000000]
specmemcore_ln0            (specmemcore      ) [ 00000000]
specmemcore_ln0            (specmemcore      ) [ 00000000]
specinterface_ln0          (specinterface    ) [ 00000000]
specinterface_ln0          (specinterface    ) [ 00000000]
specinterface_ln0          (specinterface    ) [ 00000000]
cmp_i_i633_i_read          (read             ) [ 01100000]
trunc_ln_read              (read             ) [ 01100000]
bottom_1_read              (read             ) [ 01111000]
mid_1_read                 (read             ) [ 01111000]
tp_1_read                  (read             ) [ 01111000]
img_width_read             (read             ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
br_ln0                     (br               ) [ 00000000]
col                        (load             ) [ 01110000]
zext_ln225                 (zext             ) [ 00000000]
icmp_ln225                 (icmp             ) [ 01111110]
col_5                      (add              ) [ 00000000]
br_ln225                   (br               ) [ 00000000]
specpipeline_ln228         (specpipeline     ) [ 00000000]
speclooptripcount_ln227    (speclooptripcount) [ 00000000]
specloopname_ln225         (specloopname     ) [ 00000000]
br_ln230                   (br               ) [ 00000000]
br_ln0                     (br               ) [ 00000000]
switch_ln231               (switch           ) [ 00000000]
br_ln231                   (br               ) [ 00000000]
store_ln225                (store            ) [ 00000000]
zext_ln233                 (zext             ) [ 00000000]
buf_addr_5                 (getelementptr    ) [ 00000000]
buf_1_addr_3               (getelementptr    ) [ 00000000]
buf_2_addr_3               (getelementptr    ) [ 00000000]
switch_ln233               (switch           ) [ 00000000]
store_ln233                (store            ) [ 00000000]
br_ln233                   (br               ) [ 00000000]
store_ln233                (store            ) [ 00000000]
br_ln233                   (br               ) [ 00000000]
store_ln233                (store            ) [ 00000000]
br_ln233                   (br               ) [ 00000000]
rightRemappedMat_data_read (read             ) [ 00000000]
zext_ln231                 (zext             ) [ 00000000]
buf_addr                   (getelementptr    ) [ 00000000]
buf_1_addr                 (getelementptr    ) [ 00000000]
buf_2_addr                 (getelementptr    ) [ 00000000]
store_ln231                (store            ) [ 00000000]
br_ln231                   (br               ) [ 00000000]
store_ln231                (store            ) [ 00000000]
br_ln231                   (br               ) [ 00000000]
store_ln231                (store            ) [ 00000000]
br_ln231                   (br               ) [ 00000000]
zext_ln234                 (zext             ) [ 00000000]
buf_addr_6                 (getelementptr    ) [ 01001000]
buf_1_addr_4               (getelementptr    ) [ 01001000]
buf_2_addr_4               (getelementptr    ) [ 01001000]
icmp_ln250                 (icmp             ) [ 01001111]
br_ln250                   (br               ) [ 00000000]
buf_load                   (load             ) [ 00000000]
buf_1_load                 (load             ) [ 00000000]
buf_2_load                 (load             ) [ 00000000]
src_buf1_2                 (mux              ) [ 01000100]
src_buf2_2                 (mux              ) [ 01000100]
src_buf3_2                 (mux              ) [ 01000100]
src_buf2_3                 (load             ) [ 00000000]
src_buf1_3                 (load             ) [ 01000010]
src_buf3_3                 (load             ) [ 01000010]
src_buf1_load_1            (load             ) [ 00000000]
src_buf2_load_1            (load             ) [ 00000000]
src_buf3_1_load_1          (load             ) [ 00000000]
store_ln225                (store            ) [ 00000000]
store_ln225                (store            ) [ 00000000]
store_ln225                (store            ) [ 00000000]
store_ln225                (store            ) [ 00000000]
store_ln225                (store            ) [ 00000000]
store_ln225                (store            ) [ 00000000]
br_ln225                   (br               ) [ 00000000]
call_ret                   (call             ) [ 00000000]
GradientValuesX            (extractvalue     ) [ 01000001]
GradientValuesY            (extractvalue     ) [ 01000001]
write_ln553                (write            ) [ 00000000]
write_ln553                (write            ) [ 00000000]
br_ln0                     (br               ) [ 00000000]
src_buf1_load              (load             ) [ 00000000]
src_buf2_load              (load             ) [ 00000000]
src_buf3_1_load            (load             ) [ 00000000]
write_ln0                  (write            ) [ 00000000]
write_ln0                  (write            ) [ 00000000]
write_ln0                  (write            ) [ 00000000]
write_ln0                  (write            ) [ 00000000]
write_ln0                  (write            ) [ 00000000]
ret_ln0                    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tp_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tp_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mid_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mid_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bottom_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rightRemappedMat_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rightRemappedMat_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trunc_ln">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cmp_i_i633_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i_i633_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_sobel_x_i_data">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_x_i_data"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_sobel_y_i_data">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_sobel_y_i_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="src_buf3_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf3_1_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_buf2_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf2_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="src_buf3_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf3_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="src_buf1_1_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf1_1_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="src_buf1_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buf1_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSobel3x3<1, 1, 0, 4>"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="col_4_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="src_buf1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="src_buf2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_buf3_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf3_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="src_buf2_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf2_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="src_buf1_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf1_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="src_buf3_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_buf3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cmp_i_i633_i_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i_i633_i_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="bottom_1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bottom_1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mid_1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="0"/>
<pin id="140" dir="0" index="1" bw="2" slack="0"/>
<pin id="141" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mid_1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tp_1_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tp_1_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="img_width_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_width_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="rightRemappedMat_data_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rightRemappedMat_data_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln553_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="1"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="write_ln553_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="16" slack="1"/>
<pin id="173" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln553/7 "/>
</bind>
</comp>

<comp id="176" class="1004" name="write_ln0_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="write_ln0_write_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln0_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="1"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln0_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="1"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln0_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="buf_addr_5_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="13" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_5/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf_1_addr_3_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="13" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_3/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="buf_2_addr_3_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="13" slack="0"/>
<pin id="229" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr_3/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="237" dir="0" index="4" bw="10" slack="0"/>
<pin id="238" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="8" slack="0"/>
<pin id="240" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln233/2 store_ln231/2 buf_1_load/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="0"/>
<pin id="248" dir="0" index="4" bw="10" slack="0"/>
<pin id="249" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="250" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="8" slack="0"/>
<pin id="251" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln233/2 store_ln231/2 buf_load/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="0"/>
<pin id="259" dir="0" index="4" bw="10" slack="0"/>
<pin id="260" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
<pin id="262" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln233/2 store_ln231/2 buf_2_load/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="buf_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="13" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="buf_1_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="13" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="buf_2_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="13" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="buf_addr_6_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="13" slack="0"/>
<pin id="296" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr_6/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="buf_1_addr_4_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="13" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr_4/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="buf_2_addr_4_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="13" slack="0"/>
<pin id="310" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr_4/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_xFSobel3x3_1_1_0_4_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="0" index="3" bw="8" slack="1"/>
<pin id="321" dir="0" index="4" bw="8" slack="0"/>
<pin id="322" dir="0" index="5" bw="8" slack="1"/>
<pin id="323" dir="0" index="6" bw="8" slack="0"/>
<pin id="324" dir="0" index="7" bw="8" slack="0"/>
<pin id="325" dir="0" index="8" bw="8" slack="1"/>
<pin id="326" dir="1" index="9" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln0_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln0_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln0_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln0_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln0_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln0_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln0_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="13" slack="0"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="col_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="0"/>
<pin id="365" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln225_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln225/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln225_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="0"/>
<pin id="372" dir="0" index="1" bw="16" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln225/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="col_5_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="13" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_5/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln225_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="13" slack="0"/>
<pin id="384" dir="0" index="1" bw="13" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln233_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="13" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln231_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="13" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln234_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="2"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln234/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln250_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="2"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="src_buf1_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="0" index="3" bw="8" slack="0"/>
<pin id="415" dir="0" index="4" bw="2" slack="3"/>
<pin id="416" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="src_buf1_2/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="src_buf2_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="0" index="3" bw="8" slack="0"/>
<pin id="426" dir="0" index="4" bw="2" slack="3"/>
<pin id="427" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="src_buf2_2/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="src_buf3_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="0"/>
<pin id="436" dir="0" index="3" bw="8" slack="0"/>
<pin id="437" dir="0" index="4" bw="2" slack="3"/>
<pin id="438" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="src_buf3_2/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="src_buf2_3_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="4"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf2_3/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="src_buf1_3_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="4"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf1_3/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="src_buf3_3_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="4"/>
<pin id="452" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf3_3/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="src_buf1_load_1_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="8" slack="4"/>
<pin id="456" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf1_load_1/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="src_buf2_load_1_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="4"/>
<pin id="460" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf2_load_1/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="src_buf3_1_load_1_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="4"/>
<pin id="464" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf3_1_load_1/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln225_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="0" index="1" bw="8" slack="4"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln225_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="1"/>
<pin id="472" dir="0" index="1" bw="8" slack="4"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln225_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="0" index="1" bw="8" slack="4"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln225_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="0" index="1" bw="8" slack="4"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="store_ln225_store_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="8" slack="4"/>
<pin id="486" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln225_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="4"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln225/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="GradientValuesX_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="GradientValuesX/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="GradientValuesY_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="GradientValuesY/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="src_buf1_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="5"/>
<pin id="503" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf1_load/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="src_buf2_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="5"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf2_load/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="src_buf3_1_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="5"/>
<pin id="511" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_buf3_1_load/6 "/>
</bind>
</comp>

<comp id="513" class="1005" name="col_4_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="13" slack="0"/>
<pin id="515" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="col_4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="src_buf1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="src_buf2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="src_buf3_1_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf3_1 "/>
</bind>
</comp>

<comp id="544" class="1005" name="src_buf2_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf2_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="src_buf1_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf1_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="src_buf3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="src_buf3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="cmp_i_i633_i_read_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp_i_i633_i_read "/>
</bind>
</comp>

<comp id="569" class="1005" name="trunc_ln_read_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="1"/>
<pin id="571" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="573" class="1005" name="bottom_1_read_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="1"/>
<pin id="575" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="bottom_1_read "/>
</bind>
</comp>

<comp id="578" class="1005" name="mid_1_read_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="2"/>
<pin id="580" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="mid_1_read "/>
</bind>
</comp>

<comp id="583" class="1005" name="tp_1_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="2"/>
<pin id="585" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tp_1_read "/>
</bind>
</comp>

<comp id="588" class="1005" name="col_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="13" slack="1"/>
<pin id="590" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="596" class="1005" name="icmp_ln225_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln225 "/>
</bind>
</comp>

<comp id="600" class="1005" name="buf_addr_6_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="1"/>
<pin id="602" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr_6 "/>
</bind>
</comp>

<comp id="605" class="1005" name="buf_1_addr_4_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="1"/>
<pin id="607" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr_4 "/>
</bind>
</comp>

<comp id="610" class="1005" name="buf_2_addr_4_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="1"/>
<pin id="612" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr_4 "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_ln250_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="4"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln250 "/>
</bind>
</comp>

<comp id="619" class="1005" name="src_buf1_2_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf1_2 "/>
</bind>
</comp>

<comp id="625" class="1005" name="src_buf2_2_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="1"/>
<pin id="627" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf2_2 "/>
</bind>
</comp>

<comp id="631" class="1005" name="src_buf3_2_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf3_2 "/>
</bind>
</comp>

<comp id="637" class="1005" name="src_buf1_3_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="1"/>
<pin id="639" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf1_3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="src_buf3_3_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf3_3 "/>
</bind>
</comp>

<comp id="649" class="1005" name="GradientValuesX_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="GradientValuesX "/>
</bind>
</comp>

<comp id="654" class="1005" name="GradientValuesY_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="GradientValuesY "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="82" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="88" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="88" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="90" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="90" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="90" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="90" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="80" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="232" pin=4"/></net>

<net id="242"><net_src comp="218" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="253"><net_src comp="211" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="264"><net_src comp="225" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="270"><net_src comp="2" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="80" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="156" pin="2"/><net_sink comp="232" pin=4"/></net>

<net id="287"><net_src comp="272" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="288"><net_src comp="156" pin="2"/><net_sink comp="243" pin=4"/></net>

<net id="289"><net_src comp="265" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="290"><net_src comp="156" pin="2"/><net_sink comp="254" pin=4"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="297"><net_src comp="2" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="4" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="80" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="292" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="314"><net_src comp="299" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="315"><net_src comp="306" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="60" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="60" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="60" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="150" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="363" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="396"><net_src comp="393" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="243" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="232" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="254" pin="3"/><net_sink comp="410" pin=3"/></net>

<net id="428"><net_src comp="84" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="243" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="232" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="254" pin="3"/><net_sink comp="421" pin=3"/></net>

<net id="439"><net_src comp="84" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="243" pin="3"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="232" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="442"><net_src comp="254" pin="3"/><net_sink comp="432" pin=3"/></net>

<net id="449"><net_src comp="446" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="453"><net_src comp="450" pin="1"/><net_sink comp="316" pin=7"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="461"><net_src comp="458" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="465"><net_src comp="462" pin="1"/><net_sink comp="316" pin=6"/></net>

<net id="482"><net_src comp="450" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="443" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="446" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="316" pin="9"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="316" pin="9"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="516"><net_src comp="92" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="523"><net_src comp="96" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="527"><net_src comp="520" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="531"><net_src comp="100" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="534"><net_src comp="528" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="539"><net_src comp="104" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="547"><net_src comp="108" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="554"><net_src comp="112" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="557"><net_src comp="551" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="561"><net_src comp="116" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="568"><net_src comp="120" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="126" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="132" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="432" pin=4"/></net>

<net id="581"><net_src comp="138" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="421" pin=4"/></net>

<net id="586"><net_src comp="144" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="410" pin=4"/></net>

<net id="591"><net_src comp="363" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="595"><net_src comp="588" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="599"><net_src comp="370" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="292" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="608"><net_src comp="299" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="613"><net_src comp="306" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="618"><net_src comp="405" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="410" pin="5"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="628"><net_src comp="421" pin="5"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="316" pin=5"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="634"><net_src comp="432" pin="5"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="316" pin=8"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="640"><net_src comp="446" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="646"><net_src comp="450" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="316" pin=7"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="652"><net_src comp="493" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="657"><net_src comp="497" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="169" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {2 }
	Port: buf_1 | {2 }
	Port: buf_2 | {2 }
	Port: in_sobel_x_i_data | {7 }
	Port: in_sobel_y_i_data | {7 }
	Port: src_buf3_1_out | {6 }
	Port: src_buf2_out | {6 }
	Port: src_buf3_out | {6 }
	Port: src_buf1_1_out | {6 }
	Port: src_buf1_out | {6 }
 - Input state : 
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : img_width | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : buf_r | {3 4 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : buf_1 | {3 4 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : buf_2 | {3 4 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : tp_1 | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : mid_1 | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : bottom_1 | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : rightRemappedMat_data | {2 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : trunc_ln | {1 }
	Port: xFSobelFilter3x3_Pipeline_Col_Loop : cmp_i_i633_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		col : 1
		zext_ln225 : 2
		icmp_ln225 : 3
		col_5 : 2
		br_ln225 : 4
		store_ln225 : 3
	State 2
		buf_addr_5 : 1
		buf_1_addr_3 : 1
		buf_2_addr_3 : 1
		store_ln233 : 2
		store_ln233 : 2
		store_ln233 : 2
		buf_addr : 1
		buf_1_addr : 1
		buf_2_addr : 1
		store_ln231 : 2
		store_ln231 : 2
		store_ln231 : 2
	State 3
		buf_addr_6 : 1
		buf_1_addr_4 : 1
		buf_2_addr_4 : 1
		buf_load : 2
		buf_1_load : 2
		buf_2_load : 2
		br_ln250 : 1
	State 4
		src_buf1_2 : 1
		src_buf2_2 : 1
		src_buf3_2 : 1
	State 5
		call_ret : 1
		store_ln225 : 1
		store_ln225 : 1
		store_ln225 : 1
	State 6
		GradientValuesX : 1
		GradientValuesY : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|   call   |     grp_xFSobel3x3_1_1_0_4_s_fu_316    |    38   |   130   |
|----------|----------------------------------------|---------|---------|
|          |            src_buf1_2_fu_410           |    0    |    14   |
|    mux   |            src_buf2_2_fu_421           |    0    |    14   |
|          |            src_buf3_2_fu_432           |    0    |    14   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln225_fu_370           |    0    |    23   |
|          |            icmp_ln250_fu_405           |    0    |    14   |
|----------|----------------------------------------|---------|---------|
|    add   |              col_5_fu_376              |    0    |    14   |
|----------|----------------------------------------|---------|---------|
|          |      cmp_i_i633_i_read_read_fu_120     |    0    |    0    |
|          |        trunc_ln_read_read_fu_126       |    0    |    0    |
|          |        bottom_1_read_read_fu_132       |    0    |    0    |
|   read   |         mid_1_read_read_fu_138         |    0    |    0    |
|          |          tp_1_read_read_fu_144         |    0    |    0    |
|          |       img_width_read_read_fu_150       |    0    |    0    |
|          | rightRemappedMat_data_read_read_fu_156 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |        write_ln553_write_fu_162        |    0    |    0    |
|          |        write_ln553_write_fu_169        |    0    |    0    |
|          |         write_ln0_write_fu_176         |    0    |    0    |
|   write  |         write_ln0_write_fu_183         |    0    |    0    |
|          |         write_ln0_write_fu_190         |    0    |    0    |
|          |         write_ln0_write_fu_197         |    0    |    0    |
|          |         write_ln0_write_fu_204         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            zext_ln225_fu_366           |    0    |    0    |
|   zext   |            zext_ln233_fu_387           |    0    |    0    |
|          |            zext_ln231_fu_393           |    0    |    0    |
|          |            zext_ln234_fu_399           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|extractvalue|         GradientValuesX_fu_493         |    0    |    0    |
|          |         GradientValuesY_fu_497         |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    38   |   223   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| GradientValuesX_reg_649 |   16   |
| GradientValuesY_reg_654 |   16   |
|  bottom_1_read_reg_573  |    2   |
|   buf_1_addr_4_reg_605  |   10   |
|   buf_2_addr_4_reg_610  |   10   |
|    buf_addr_6_reg_600   |   10   |
|cmp_i_i633_i_read_reg_565|    1   |
|      col_4_reg_513      |   13   |
|       col_reg_588       |   13   |
|    icmp_ln225_reg_596   |    1   |
|    icmp_ln250_reg_615   |    1   |
|    mid_1_read_reg_578   |    2   |
|    src_buf1_1_reg_551   |    8   |
|    src_buf1_2_reg_619   |    8   |
|    src_buf1_3_reg_637   |    8   |
|     src_buf1_reg_520    |    8   |
|    src_buf2_1_reg_544   |    8   |
|    src_buf2_2_reg_625   |    8   |
|     src_buf2_reg_528    |    8   |
|    src_buf3_1_reg_536   |    8   |
|    src_buf3_2_reg_631   |    8   |
|    src_buf3_3_reg_643   |    8   |
|     src_buf3_reg_558    |    8   |
|    tp_1_read_reg_583    |    2   |
|  trunc_ln_read_reg_569  |    2   |
+-------------------------+--------+
|          Total          |   187  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_232        |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_232        |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_232        |  p4  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_243        |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_243        |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_243        |  p4  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_254        |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_254        |  p2  |   2  |   0  |    0   ||    9    |
|        grp_access_fu_254        |  p4  |   2  |  10  |   20   ||    9    |
| grp_xFSobel3x3_1_1_0_4_s_fu_316 |  p2  |   2  |   8  |   16   ||    9    |
| grp_xFSobel3x3_1_1_0_4_s_fu_316 |  p7  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   152  ||  17.468 ||    99   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   38   |   223  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   99   |
|  Register |    -   |   187  |    -   |
+-----------+--------+--------+--------+
|   Total   |   17   |   225  |   322  |
+-----------+--------+--------+--------+
