// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

class spi_host_scoreboard extends cip_base_scoreboard #(
    .CFG_T(spi_host_env_cfg),
    .RAL_T(spi_host_reg_block),
    .COV_T(spi_host_env_cov)
  );
  `uvm_component_utils(spi_host_scoreboard)
  `uvm_component_new

  virtual spi_if  spi_vif;

  // TLM fifos hold the transactions sent from monitor
  uvm_tlm_analysis_fifo #(spi_item) host_data_fifo;
  uvm_tlm_analysis_fifo #(spi_item) device_data_fifo;

  // hold expected transactions
  spi_segment_item                  host_wr_segment;
  spi_segment_item                  host_rd_segment;
  spi_item                          device_item;

  // local variables
  // queues hold expected read and write transactions issued by tl_ul
  local spi_segment_item            write_segment_q[$];
  local spi_segment_item            read_segment_q[$];
  local bit [7:0]                   rx_data_q[$];

  // interrupt bit vector
  local bit [NumSpiHostIntr-1:0]    intr_state = 2'b00;
  local bit [NumSpiHostIntr-1:0]    intr_enable = 2'b00;
  local bit [NumSpiHostIntr-1:0]    intr_test = 2'b00;

  // hold dut registers
  local spi_host_command_t          spi_cmd_reg;
  local spi_host_ctrl_t             spi_ctrl_reg;
  local spi_host_status_t           spi_status_reg;
  local spi_host_error_enable_t     spi_error_enable_reg;
  local spi_host_error_status_t     spi_error_status_reg;
  local spi_host_event_enable_t     spi_event_enable_reg;
  local spi_host_intr_state_t       spi_intr_state_reg;
  local spi_host_intr_enable_t      spi_intr_enable_reg;
  local spi_host_intr_test_t        spi_intr_test_reg;
  spi_host_configopts_t             spi_configopts;
  // control bits
  local bit                         spien              = 1'b0;
  local bit                         output_en          = 1'b0;
  local bit                         sw_rst             = 1'b0;
  int                               in_tx_seg_cnt      = 0;
  int                               checked_tx_seg_cnt = 0;
  int                               in_rx_seq_cnt      = 0;
  int                               checked_rx_seq_cnt = 0;
  // flag used used for SB when spi tx data is programmed later than command
  local bit wr_cmd = 0;

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    host_data_fifo   = new("host_data_fifo", this);
    device_data_fifo = new("device_data_fifo", this);
    host_wr_segment  = new("host_wr_segment");
    host_rd_segment  = new("host_rd_segment");
    device_item      = new("device_item");
  endfunction


  task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever begin
      `DV_SPINWAIT_EXIT(
        fork
          compare_tx_trans();
          compare_rx_trans();
        join,
        @(negedge cfg.clk_rst_vif.rst_n),
      )
    end
  endtask : run_phase


  virtual task compare_rx_trans();
    spi_segment_item   tl_segment = new();
    string             txt = "";
    bit [7:0]          read_data;
    int                i = 0;

    forever begin
      wait (read_segment_q.size() > 0);
      tl_segment = read_segment_q.pop_front();
      // always read 4 bytes that is the minimum read size
      txt = "\n\t byte      SPI Bus     TL Bus";
      for ( int i = 0; i < 4; i++) begin
        read_data = rx_data_q.pop_back();
        if (read_data != tl_segment.spi_data[i]) begin
          txt = {txt, $sformatf("\n \t [%0d] \t %2h \t %2h",
                                i, read_data, tl_segment.spi_data[i])};
          `uvm_fatal(`gfn,
                     $sformatf("\n\tREAD:  SPI bus data %0h did not match TL data %0h \n len %d %s",
                              read_data, tl_segment.spi_data[i], tl_segment.command_reg.len+1, txt))
        end else begin
          txt = {txt, $sformatf("\n \t [%0d] \t %2h \t %2h", i,
                                read_data, tl_segment.spi_data[i])};
        end
      end
      `uvm_info(`gfn, $sformatf("\n successfully compared read transaction of %d ",
                                tl_segment.command_reg.len+1), UVM_HIGH)
      i++;
    end
  endtask


  virtual task compare_tx_trans();
    spi_segment_item   exp_segment = new();
    spi_item           dut_item, device_item;
    // indication that this is a new transaction
    bit                prev_csaat = 0;
    string             txt = "";

    forever begin
      // Get predicted item
      wait (write_segment_q.size > 0);
      exp_segment = write_segment_q.pop_front();
      in_tx_seg_cnt += 1;
      // get bytes from the spi monitor
      txt = "\n\t byte      actual     expected";
      for (int i=0; i < exp_segment.command_reg.len+1; i++) begin
        host_data_fifo.get(dut_item);
        device_data_fifo.get(device_item);
        // process tx part of the transaction
        if (exp_segment.command_reg.direction inside {TxOnly, Bidir}) begin
          // check this was the first item in transaction
          if ( (i == 0) && !dut_item.first_byte && ~prev_csaat) begin
            `uvm_fatal(`gfn, $sformatf("FIRST SPI_ITEM DIDN'T CONTAIN FIRST BYE INDICATION"))
          end else if (dut_item.first_byte && i != 0) begin
            `uvm_fatal(`gfn, $sformatf("FIRST BYTE SET PREMATURELY - STILL MISSING %d",
                                        exp_segment.command_reg.len+1 - i))
          end

          if (dut_item.data[0] != exp_segment.spi_data[i]) begin
            txt = {txt, $sformatf("\n \t [%d] \t\t\t      %0h  \t\t\t %0h",
                        i, dut_item.data[0], exp_segment.spi_data[i])};
            `uvm_fatal(`gfn,
                       $sformatf("\n\t WRITE: actual data did not match exp data \n len %d %s",
                           exp_segment.command_reg.len+1, txt))
          end else begin
            txt = {txt, $sformatf("\n \t [%d] \t\t\t %0h \t\t\t %0h",
                                  i, dut_item.data[0], exp_segment.spi_data[i])};
          end
        end

        // process rx part of transaction
        // sorting step - will drop everything that is not stored in rx fifo
        if (exp_segment.command_reg.direction inside {RxOnly, Bidir}) begin
          rx_data_q.push_front(device_item.data[0]);
        end
      end
      // zero-pad bytes to complete 32 bytes rx fifo read
      if ((exp_segment.command_reg.direction inside {RxOnly, Bidir})
         && ((exp_segment.command_reg.len+1)%4 != 0)) begin
        for (int n=0; n<(4-(exp_segment.command_reg.len+1)%4); n++) begin
          rx_data_q.push_front(8'h00);
        end
      end

      // store CSAAT so we now if we are starting a new transaction
      prev_csaat = exp_segment.command_reg.csaat;
      // update number of ok segments
      checked_tx_seg_cnt += 1;
      `uvm_info(`gfn, $sformatf("\n successfully compared write transaction of %d ",
                                            exp_segment.command_reg.len+1), UVM_HIGH)
    end
  endtask


  virtual task process_tl_access(tl_seq_item item, tl_channels_e channel, string ral_name);
    uvm_reg csr;
    string csr_name = "";
    bit write = item.is_write();
    bit [TL_AW-1:0] csr_addr_mask = ral.get_addr_mask();
    uvm_reg_addr_t csr_addr = ral.get_word_aligned_addr(item.a_addr);
    spi_segment_item rd_segment;
    spi_segment_item wr_segment;

    bit cmd_phase_write = (write && channel  == AddrChannel);
    bit data_phase_read  = (!write && channel == DataChannel);

    // if access was to a valid csr, get the csr handle
    if (csr_addr inside {cfg.ral_models[ral_name].csr_addrs}) begin
      csr = ral.default_map.get_reg_by_offset(csr_addr);
      `DV_CHECK_NE_FATAL(csr, null)
      csr_name = csr.get_name();

      // if incoming access is a write to a valid csr, then make updates right away
      if (cmd_phase_write) begin
        void'(csr.predict(.value(item.a_data), .kind(UVM_PREDICT_WRITE), .be(item.a_mask)));
      end
    end else if ((csr_addr & csr_addr_mask) inside {[SPI_HOST_TX_FIFO_START :
                                                     SPI_HOST_TX_FIFO_END]}) begin
      // write to data fifo
      bit [7:0] tl_byte[TL_DBW];

      // packed vector to bytes
      tl_byte = {<< 8{item.a_data}};
      // store data in data queues
      foreach (tl_byte[i]) begin
        if (cmd_phase_write) begin
          // collect write data
          host_wr_segment.spi_data.push_back(tl_byte[i]);
        end
      end
      if (cfg.tx_stall_check) begin
        if (wr_cmd) begin
          `downcast(wr_segment, host_wr_segment.clone());
          write_segment_q.push_back(wr_segment);
          wr_cmd = 1'b0;
          // clear item
          host_wr_segment = new();
        end
      end
    end else if ((csr_addr & csr_addr_mask) inside {[SPI_HOST_RX_FIFO_START :
                                                     SPI_HOST_RX_FIFO_END]}) begin
      bit [7:0] tl_byte[$];

      // packed vector to bytes
      tl_byte = {<< 8{item.d_data}};
      if (cfg.en_cov) begin
        cov.unaligned_data_cg.sample(item.a_mask);
      end
      // store data in data queues
      foreach (tl_byte[i]) begin
        if (data_phase_read) begin
          // collect write data
          host_rd_segment.spi_data.push_back(tl_byte[i]);
        end
      end

      if (data_phase_read) begin
        //push to queue
        `downcast(rd_segment, host_rd_segment.clone());
        read_segment_q.push_back(rd_segment);
        host_rd_segment = new();
      end
    end else begin
      `uvm_fatal(`gfn, $sformatf("\n  scb: access unexpected addr 0x%0h", csr_addr))
    end

    // process the csr req
    // for write, update local variable and fifo at address phase
    // for read, update predication at address phase and compare at data phase
    if (cmd_phase_write) begin
      case (csr_name)
        // add individual case item for each csr
        "control": begin
          spien      = bit'(get_field_val(ral.control.spien,      item.a_data));
          output_en  = bit'(get_field_val(ral.control.output_en,  item.a_data));
          sw_rst     = bit'(get_field_val(ral.control.sw_rst,     item.a_data));
          spi_ctrl_reg.tx_watermark = get_field_val(ral.control.tx_watermark, item.a_data);
          spi_ctrl_reg.rx_watermark = get_field_val(ral.control.rx_watermark, item.a_data);
          if (cfg.en_cov) begin
            cov.control_cg.sample(spi_ctrl_reg,spien,output_en,sw_rst);
          end
          if (sw_rst) begin
            write_segment_q.delete();
            rx_data_q.delete();
            in_tx_seg_cnt = 0;
            checked_tx_seg_cnt = 0;
          end
        end

        "configopts": begin
          string      csr_str;
          int         csr_idx;

          csr_str = csr_name.getc(csr_name.len());
          csr_idx = csr_str.atoi();
          spi_configopts.cpol[csr_idx]     = get_field_val(ral.configopts[csr_idx].cpol,
                                                           item.a_data);
          spi_configopts.cpha[csr_idx]     = get_field_val(ral.configopts[csr_idx].cpha,
                                                           item.a_data);
          spi_configopts.fullcyc[csr_idx]  = get_field_val(ral.configopts[csr_idx].fullcyc,
                                                           item.a_data);
          spi_configopts.csnlead[csr_idx]  = get_field_val(ral.configopts[csr_idx].csnlead,
                                                           item.a_data);
          spi_configopts.csnidle[csr_idx]  = get_field_val(ral.configopts[csr_idx].csnidle,
                                                           item.a_data);
          spi_configopts.clkdiv[csr_idx]   = get_field_val(ral.configopts[csr_idx].clkdiv,
                                                           item.a_data);
          spi_configopts.csntrail[csr_idx] = get_field_val(ral.configopts[csr_idx].csntrail,
                                                           item.a_data);
          if (cfg.en_cov) begin
            cov.config_opts_cg.sample(spi_configopts);
          end
        end

        "command": begin
          spi_cmd_reg.direction = spi_dir_e'(get_field_val(ral.command.direction, item.a_data));
          spi_cmd_reg.mode      = spi_mode_e'(get_field_val(ral.command.speed, item.a_data));
          spi_cmd_reg.csaat     = get_field_val(ral.command.csaat, item.a_data);
          spi_cmd_reg.len       = get_field_val(ral.command.len, item.a_data);

          // add global spi seetings to individual transaction
          host_wr_segment.command_reg.len       = spi_cmd_reg.len;
          host_wr_segment.command_reg.direction = spi_cmd_reg.direction;
          host_wr_segment.command_reg.mode      = spi_cmd_reg.mode;
          host_wr_segment.command_reg.csaat     = spi_cmd_reg.csaat;
          if (write) begin
            `downcast(wr_segment, host_wr_segment.clone());
            if (cfg.tx_stall_check) begin
              wr_cmd = 1'b1;
            end else begin
              write_segment_q.push_back(wr_segment);
              `uvm_info(`gfn, $sformatf("\n  created expeted segment item %s",
                                          wr_segment.convert2string()), UVM_HIGH)
              // clear item
              host_wr_segment = new();
            end
          end
          if (cfg.en_cov) begin
            cov.duplex_cg.sample(spi_cmd_reg.direction);
            cov.command_cg.sample(spi_cmd_reg);
            cov.segment_speed_cg.sample(spi_cmd_reg);
          end
        end
        "intr_enable": begin
          spi_intr_enable_reg.spi_event  = bit'(get_field_val(ral.intr_enable.spi_event,
                                                              item.a_data));
          spi_intr_enable_reg.error      = bit'(get_field_val(ral.intr_enable.error, item.a_data));
        end
        "intr_test": begin
          spi_intr_test_reg.spi_event  = bit'(get_field_val(ral.intr_test.spi_event, item.a_data));
          spi_intr_test_reg.error      = bit'(get_field_val(ral.intr_test.error, item.a_data));
          if (cfg.en_cov) begin
            bit [TL_DW-1:0] intr_en = `gmv(ral.intr_enable);
            bit [NumSpiHostIntr-1:0] intr_exp = item.a_data | `gmv(ral.intr_state);
            void'(ral.intr_state.predict(.value(intr_exp), .kind(UVM_PREDICT_DIRECT)));
            // sample coverage
            if (cfg.en_cov) begin
              foreach (intr_exp[i]) begin
                cov.intr_test_cg.sample(i, item.a_data[i], intr_en[i], intr_exp[i]);
              end
            end
          end
        end
        "csid": begin
          spi_ctrl_reg.csid = item.a_data;
          if (cfg.en_cov) begin
            cov.csid_cg.sample(spi_ctrl_reg);
          end
        end
        "error_enable": begin
          spi_error_enable_reg.csidinval     = bit'(get_field_val(ral.error_enable.csidinval,
                                                                  item.a_data));
          spi_error_enable_reg.cmdinval      = bit'(get_field_val(ral.error_enable.cmdinval,
                                                                  item.a_data));
          spi_error_enable_reg.underflow     = bit'(get_field_val(ral.error_enable.underflow,
                                                                  item.a_data));
          spi_error_enable_reg.overflow      = bit'(get_field_val(ral.error_enable.overflow,
                                                                  item.a_data));
          spi_error_enable_reg.cmdbusy       = bit'(get_field_val(ral.error_enable.cmdbusy,
                                                                  item.a_data));
          if (cfg.en_cov) begin
            cov.error_en_cg.sample(spi_error_enable_reg);
          end
        end
        "event_enable": begin
          spi_event_enable_reg.idle      = bit'(get_field_val(ral.event_enable.idle,
                                                              item.a_data));
          spi_event_enable_reg.ready     = bit'(get_field_val(ral.event_enable.ready,
                                                              item.a_data));
          spi_event_enable_reg.txwm      = bit'(get_field_val(ral.event_enable.txwm,
                                                              item.a_data));
          spi_event_enable_reg.rxwm      = bit'(get_field_val(ral.event_enable.rxwm,
                                                              item.a_data));
          spi_event_enable_reg.txempty   = bit'(get_field_val(ral.event_enable.txempty,
                                                              item.a_data));
          spi_event_enable_reg.rxfull    = bit'(get_field_val(ral.event_enable.rxfull,
                                                              item.a_data));
          if (cfg.en_cov) begin
            cov.event_en_cg.sample(spi_event_enable_reg);
          end
        end
        default: begin
         // do nothing
        end
      endcase
    end
    if (data_phase_read) begin
      case (csr_name)
        "intr_state": begin
           spi_intr_state_reg.spi_event  = bit'(get_field_val(ral.intr_state.spi_event,
                                                              item.a_data));
           spi_intr_state_reg.error      = bit'(get_field_val(ral.intr_state.error, item.a_data));
           if (cfg.en_cov) begin
             bit [TL_DW-1:0]         intr_en  = `gmv(ral.intr_enable);
             bit [NumSpiHostIntr-1:0]  intr_exp = `gmv(ral.intr_state);
             foreach (intr_exp[i]) begin
               cov.intr_cg.sample(i, intr_en[i], item.d_data);
               cov.intr_pins_cg.sample(i, cfg.intr_vif.pins[i]);
             end
           end
         end
        "error_status": begin
          spi_error_status_reg.accessinval   = bit'(get_field_val(ral.error_status.accessinval,
                                                                  item.a_data));
          spi_error_status_reg.csidinval     = bit'(get_field_val(ral.error_status.csidinval,
                                                                  item.a_data));
          spi_error_status_reg.cmdinval      = bit'(get_field_val(ral.error_status.cmdinval,
                                                                  item.a_data));
          spi_error_status_reg.underflow     = bit'(get_field_val(ral.error_status.underflow,
                                                                  item.a_data));
          spi_error_status_reg.overflow      = bit'(get_field_val(ral.error_status.overflow,
                                                                  item.a_data));
          spi_error_status_reg.cmdbusy       = bit'(get_field_val(ral.error_status.cmdbusy,
                                                                  item.a_data));
          if (cfg.en_cov) begin
            cov.error_status_cg.sample(spi_error_status_reg, spi_error_enable_reg);
          end
        end
        "status": begin
          spi_status_reg.ready       =  get_field_val(ral.status.ready, item.a_data);
          spi_status_reg.active      =  get_field_val(ral.status.active, item.a_data);
          spi_status_reg.txfull      =  get_field_val(ral.status.txfull, item.a_data);
          spi_status_reg.txempty     =  get_field_val(ral.status.txempty, item.a_data);
          spi_status_reg.txstall     =  get_field_val(ral.status.txstall, item.a_data);
          spi_status_reg.tx_wm       =  get_field_val(ral.status.txwm, item.a_data);
          spi_status_reg.rxfull      =  get_field_val(ral.status.rxfull, item.a_data);
          spi_status_reg.rxempty     =  get_field_val(ral.status.rxempty, item.a_data);
          spi_status_reg.rxstall     =  get_field_val(ral.status.rxstall, item.a_data);
          spi_status_reg.byteorder   =  get_field_val(ral.status.byteorder, item.a_data);
          spi_status_reg.rx_wm       =  get_field_val(ral.status.rxwm, item.a_data);
          spi_status_reg.cmd_qd      =  get_field_val(ral.status.cmdqd, item.a_data);
          spi_status_reg.rx_qd       =  get_field_val(ral.status.rxqd, item.a_data);
          spi_status_reg.tx_qd       =  get_field_val(ral.status.txqd, item.a_data);
          if (cfg.en_cov) begin
            cov.status_cg.sample(spi_status_reg);
          end
        end
        default: begin
         // do nothing
        end
      endcase
    end
  endtask : process_tl_access


  virtual function void reset(string kind = "HARD");
    super.reset(kind);
    // reset local fifos queues and variables
    host_data_fifo.flush();
    device_data_fifo.flush();
    write_segment_q.delete();
    read_segment_q.delete();
    rx_data_q.delete();
    host_wr_segment = new();
    host_rd_segment = new();
    device_item.clear_all();
    spien  = 1'b0;
    sw_rst = 1'b0;
  endfunction : reset

  function void check_phase(uvm_phase phase);
    super.check_phase(phase);
    // post test checks - ensure that all local fifos and queues are empty
    if (in_tx_seg_cnt != checked_tx_seg_cnt)
      `uvm_fatal(`gfn, $sformatf("Didn't check all segments - expected %d actual %d",
                                  in_tx_seg_cnt, checked_tx_seg_cnt))

    `DV_EOT_PRINT_Q_CONTENTS(spi_segment_item, write_segment_q)
    `DV_EOT_PRINT_Q_CONTENTS(spi_segment_item, read_segment_q)
    `DV_EOT_PRINT_TLM_FIFO_CONTENTS(spi_item, host_data_fifo)
    `DV_EOT_PRINT_TLM_FIFO_CONTENTS(spi_item, device_data_fifo)
    if((rx_data_q.size() != 0))
      `uvm_fatal(`gfn, $sformatf("ERROR - RX FIFO in DUT still has data to be read!"))
  endfunction : check_phase

endclass : spi_host_scoreboard
