Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 18 00:07:39 2020
| Host         : tkrasnoperov-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 217
+-----------+------------------+--------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                        | Violations |
+-----------+------------------+--------------------------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree                 | 1          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks                     | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks                              | 2          |
| TIMING-8  | Critical Warning | No common period between related clocks                            | 2          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                          | 1          |
| TIMING-51 | Critical Warning | No common phase between related clocks from parallel MMCMs or PLLs | 2          |
| SYNTH-6   | Warning          | Timing of a block RAM might be sub-optimal                         | 11         |
| SYNTH-10  | Warning          | Wide multiplier                                                    | 13         |
| SYNTH-12  | Warning          | DSP input not registered                                           | 4          |
| SYNTH-13  | Warning          | combinational multiplier                                           | 4          |
| TIMING-16 | Warning          | Large setup violation                                              | 170        |
| TIMING-18 | Warning          | Missing input or output delay                                      | 5          |
+-----------+------------------+--------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock m_clk/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks axis_clk_clk_wiz_0 and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axis_clk_clk_wiz_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and axis_clk_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks axis_clk_clk_wiz_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks axis_clk_clk_wiz_0 and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axis_clk_clk_wiz_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks sys_clk_pin and axis_clk_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks axis_clk_clk_wiz_0]
Related violations: <none>

TIMING-8#1 Critical Warning
No common period between related clocks  
The clocks axis_clk_clk_wiz_0 and sys_clk_pin are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Critical Warning
No common period between related clocks  
The clocks sys_clk_pin and axis_clk_clk_wiz_0 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock m_clk/inst/clk_in1 is created on an inappropriate internal pin m_clk/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-51#1 Critical Warning
No common phase between related clocks from parallel MMCMs or PLLs  
The clocks axis_clk_clk_wiz_0 and sys_clk_pin are timed together but have no phase relationship. The design could fail in hardware. The clocks originate from two parallel MMCMs or PLLs and at least one of the block's clock dividers is not set to 1. To be safely timed, all parallel MMCMs or PLLs must have the clock divider set to 1.
Related violations: <none>

TIMING-51#2 Critical Warning
No common phase between related clocks from parallel MMCMs or PLLs  
The clocks sys_clk_pin and axis_clk_clk_wiz_0 are timed together but have no phase relationship. The design could fail in hardware. The clocks originate from two parallel MMCMs or PLLs and at least one of the block's clock dividers is not set to 1. To be safely timed, all parallel MMCMs or PLLs must have the clock divider set to 1.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ac/head_buffer/queue_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ac/head_buffer/queue_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ac/period_norm_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ac/pivot_buffer/queue_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ac/pivot_buffer/queue_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ac/tail_buffer/queue_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ac/tail_buffer/queue_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance wavelet_resampler_1/x_buffer_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance wavelet_resampler_1/x_buffer_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance wavelet_resampler_1/x_buffer_reg_2_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance wavelet_resampler_1/x_buffer_reg_2_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at ac/diff_norm0 of size 18x25, it is decomposed from a wide multipler into 3 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at ac/diff_norm_reg of size 15x25, it is decomposed from a wide multipler into 3 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at ac/diff_norm_reg__0 of size 18x25, it is decomposed from a wide multipler into 3 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP of size 15x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__0 of size 18x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__1 of size 18x9, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#7 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__2 of size 18x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#8 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__3 of size 18x9, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#9 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__4 of size 15x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#10 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__5 of size 18x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#11 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__6 of size 18x9, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#12 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__7 of size 18x18, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-10#13 Warning
Wide multiplier  
Detected multiplier at m_vc/unamedDSP__8 of size 18x9, it is decomposed from a wide multipler into 6 DSP blocks.
Related violations: <none>

SYNTH-12#1 Warning
DSP input not registered  
DSP instance ac/av_add_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#2 Warning
DSP input not registered  
DSP instance ac/av_sub_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#3 Warning
DSP input not registered  
DSP instance ac/cv_add_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-12#4 Warning
DSP input not registered  
DSP instance ac/cv_sub_reg is not fully pipelined on the input side. AREG/BREG/CREG/DREG are not used.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance ac/av_add0.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance ac/av_sub0.
Related violations: <none>

SYNTH-13#3 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance ac/cv_add0.
Related violations: <none>

SYNTH-13#4 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance ac/cv_sub0.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[21] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[23] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[25] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between ac/head_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/av_add_reg/C[40] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[28] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[19] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[47] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between ac/head_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/av_add_reg/C[32] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[33] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.105 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[32] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/curr_note_period_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.114 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[36] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.115 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[45] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.117 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[30] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[34] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.156 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[24] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[9]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[38] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[39] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[44] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.195 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/min_abs_diff_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[26] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[46] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.220 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between ac/pivot_buffer/queue_reg_1/CLKBWRCLK (clocked by sys_clk_pin) and ac/cv_add_reg/C[18] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.242 ns between key/state_counter_reg[0]/C (clocked by sys_clk_pin) and key/note_period_reg[4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -25.546 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -27.794 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.137 ns between x_frame_reg[8]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.174 ns between x_frame_reg[5]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.175 ns between x_frame_reg[8]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.181 ns between x_frame_reg[8]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIPADIP[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.207 ns between x_frame_reg[11]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[0]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[3]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[4]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[5]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.226 ns between x_frame_reg[6]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIADI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.229 ns between x_frame_reg[1]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.254 ns between x_frame_reg[7]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIADI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.323 ns between x_frame_reg[4]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.356 ns between x_frame_reg[1]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.356 ns between x_frame_reg[5]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -3.361 ns between x_frame_reg[5]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIADI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -3.370 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[8]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -3.376 ns between x_frame_reg[5]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -3.423 ns between x_frame_reg[11]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.438 ns between x_frame_reg[10]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between x_frame_reg[11]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.465 ns between x_frame_reg[2]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.477 ns between x_frame_reg[10]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -3.489 ns between x_frame_reg[9]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -3.494 ns between x_frame_reg[6]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIADI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -3.501 ns between x_frame_reg[0]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -3.513 ns between x_frame_reg[4]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIADI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -3.527 ns between x_frame_reg[4]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -3.537 ns between x_frame_reg[7]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -3.539 ns between x_frame_reg[2]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -3.545 ns between x_frame_reg[3]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -3.560 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[1]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.560 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[6]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.560 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[7]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.609 ns between x_frame_reg[1]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.632 ns between x_frame_reg[11]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.653 ns between frame_ready_reg/C (clocked by axis_clk_clk_wiz_0) and ac/processing_state_reg[2]/CE (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.671 ns between x_frame_reg[8]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.674 ns between x_frame_reg[2]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.682 ns between x_frame_reg[0]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.696 ns between x_frame_reg[0]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -3.708 ns between x_frame_reg[0]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -3.735 ns between x_frame_reg[4]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -3.789 ns between x_frame_reg[3]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -3.803 ns between x_frame_reg[2]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.809 ns between x_frame_reg[6]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.821 ns between x_frame_reg[10]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.830 ns between x_frame_reg[7]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIADI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.840 ns between x_frame_reg[0]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.854 ns between x_frame_reg[6]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.869 ns between x_frame_reg[1]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.892 ns between x_frame_reg[3]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.905 ns between x_frame_reg[10]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_1/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.923 ns between x_frame_reg[1]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.924 ns between x_frame_reg[8]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIPADIP[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.972 ns between x_frame_reg[7]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -30.387 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -33.290 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -35.888 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -38.609 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -4.037 ns between x_frame_reg[11]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_1/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -4.054 ns between x_frame_reg[5]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIADI[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between x_frame_reg[4]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_0/DIADI[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -4.118 ns between x_frame_reg[9]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_1_1/DIADI[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between x_frame_reg[10]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between x_frame_reg[2]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIADI[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -4.252 ns between x_frame_reg[3]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -4.292 ns between x_frame_reg[6]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -4.334 ns between x_frame_reg[7]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -4.481 ns between x_frame_reg[3]/C (clocked by axis_clk_clk_wiz_0) and wavelet_resampler_1/x_buffer_reg_2_0/DIADI[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -4.729 ns between x_frame_reg[9]/C (clocked by axis_clk_clk_wiz_0) and ac/head_buffer/queue_reg_0/DIADI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -40.718 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -43.654 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -46.158 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -48.990 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between wavelet_resampler_1/y_reg[2]/C (clocked by sys_clk_pin) and y_frame_reg[14]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -5.172 ns between wavelet_resampler_1/y_reg[11]/C (clocked by sys_clk_pin) and y_frame_reg[23]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -5.174 ns between wavelet_resampler_1/y_reg[6]/C (clocked by sys_clk_pin) and y_frame_reg[18]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -5.195 ns between wavelet_resampler_1/y_reg[4]/C (clocked by sys_clk_pin) and y_frame_reg[16]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -5.214 ns between wavelet_resampler_1/y_reg[0]/C (clocked by sys_clk_pin) and y_frame_reg[12]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -5.229 ns between wavelet_resampler_1/y_reg[9]/C (clocked by sys_clk_pin) and y_frame_reg[21]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -5.273 ns between x_frame_reg[9]/C (clocked by axis_clk_clk_wiz_0) and ac/pivot_buffer/queue_reg_0/DIADI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -5.319 ns between wavelet_resampler_1/y_reg[3]/C (clocked by sys_clk_pin) and y_frame_reg[15]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -5.326 ns between wavelet_resampler_1/y_reg[1]/C (clocked by sys_clk_pin) and y_frame_reg[13]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -5.331 ns between wavelet_resampler_1/y_reg[7]/C (clocked by sys_clk_pin) and y_frame_reg[19]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -5.345 ns between wavelet_resampler_1/y_reg[8]/C (clocked by sys_clk_pin) and y_frame_reg[20]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -5.354 ns between wavelet_resampler_1/y_reg[10]/C (clocked by sys_clk_pin) and y_frame_reg[22]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -5.372 ns between x_frame_reg[9]/C (clocked by axis_clk_clk_wiz_0) and ac/tail_buffer/queue_reg_0/DIADI[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -5.407 ns between wavelet_resampler_1/y_reg[5]/C (clocked by sys_clk_pin) and y_frame_reg[17]/D (clocked by axis_clk_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -51.597 ns between wavelet_resampler_1/curr_note_period_reg[6]/C (clocked by sys_clk_pin) and wavelet_resampler_1/x_left_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -54.903 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[2] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -55.195 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[3] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -55.454 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[1] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -55.727 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[0] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -55.905 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[7] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -56.004 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[4] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -56.031 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[6] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -56.084 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[16] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -56.084 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[17] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -56.094 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[12] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -56.094 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[13] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -56.094 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[14] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -56.119 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[10] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -56.132 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[11] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -56.157 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[15] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -56.548 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[8] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -56.589 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[5] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -56.611 ns between wavelet_resampler_1/curr_note_period_reg[0]/C (clocked by sys_clk_pin) and wavelet_resampler_1/delta_x_delta_y_reg/B[9] (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -91.429 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[0]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -91.604 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[1]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -91.721 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[2]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -91.785 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[3]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -91.908 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[4]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -91.928 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[6]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -92.004 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[7]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -92.012 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[5]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -92.025 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[8]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -92.045 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -92.121 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -92.129 ns between wavelet_resampler_1/delta_x_delta_y_reg/CLK (clocked by sys_clk_pin) and wavelet_resampler_1/y_reg_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on UART_RX relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) sys_clk_pin
Related violations: <none>


