Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Jan  6 16:06:31 2025
| Host         : daniellattitude3340 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file slowrunninglights_timing_summary_routed.rpt -pb slowrunninglights_timing_summary_routed.pb -rpx slowrunninglights_timing_summary_routed.rpx -warn_on_violation
| Design       : slowrunninglights
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    105         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (105)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (255)
5. checking no_input_delay (4)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (105)
--------------------------
 There are 57 register/latch pins with no clock driven by root clock pin: ACC_1/divClk_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: divider_1/CLK_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (255)
--------------------------------------------------
 There are 255 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.583        0.000                      0                   68        0.159        0.000                      0                   68        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.583        0.000                      0                   68        0.159        0.000                      0                   68        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.861ns (52.839%)  route 2.554ns (47.161%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.637 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    divider_1/count_reg[20]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.735 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divider_1/count_reg[24]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.000 r  divider_1/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.000    divider_1/count_reg[28]_i_1_n_6
    SLICE_X51Y96         FDCE                                         r  divider_1/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  divider_1/count_reg[29]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 2.856ns (52.796%)  route 2.554ns (47.204%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.637 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    divider_1/count_reg[20]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.735 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divider_1/count_reg[24]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.995 r  divider_1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.995    divider_1/count_reg[28]_i_1_n_4
    SLICE_X51Y96         FDCE                                         r  divider_1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  divider_1/count_reg[31]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.796ns (52.266%)  route 2.554ns (47.734%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.637 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    divider_1/count_reg[20]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.735 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divider_1/count_reg[24]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.935 r  divider_1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.935    divider_1/count_reg[28]_i_1_n_5
    SLICE_X51Y96         FDCE                                         r  divider_1/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  divider_1/count_reg[30]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.777ns (52.096%)  route 2.554ns (47.904%))
  Logic Levels:           14  (CARRY4=11 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.637 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    divider_1/count_reg[20]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.735 r  divider_1/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.735    divider_1/count_reg[24]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.916 r  divider_1/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.916    divider_1/count_reg[28]_i_1_n_7
    SLICE_X51Y96         FDCE                                         r  divider_1/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  divider_1/count_reg[28]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y96         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 2.763ns (51.970%)  route 2.554ns (48.030%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.637 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    divider_1/count_reg[20]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.902 r  divider_1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.902    divider_1/count_reg[24]_i_1_n_6
    SLICE_X51Y95         FDCE                                         r  divider_1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  divider_1/count_reg[25]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y95         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 2.758ns (51.925%)  route 2.554ns (48.075%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.637 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    divider_1/count_reg[20]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.897 r  divider_1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.897    divider_1/count_reg[24]_i_1_n_4
    SLICE_X51Y95         FDCE                                         r  divider_1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  divider_1/count_reg[27]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y95         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.698ns (51.375%)  route 2.554ns (48.625%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.637 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    divider_1/count_reg[20]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.837 r  divider_1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.837    divider_1/count_reg[24]_i_1_n_5
    SLICE_X51Y95         FDCE                                         r  divider_1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  divider_1/count_reg[26]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y95         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 2.679ns (51.199%)  route 2.554ns (48.801%))
  Logic Levels:           13  (CARRY4=10 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.637 r  divider_1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.637    divider_1/count_reg[20]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.818 r  divider_1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.818    divider_1/count_reg[24]_i_1_n_7
    SLICE_X51Y95         FDCE                                         r  divider_1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  divider_1/count_reg[24]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y95         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.665ns (51.068%)  route 2.554ns (48.932%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.804 r  divider_1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.804    divider_1/count_reg[20]_i_1_n_6
    SLICE_X51Y94         FDCE                                         r  divider_1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  divider_1/count_reg[21]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y94         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 divider_1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.660ns (51.021%)  route 2.554ns (48.979%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.375     4.585    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.379     4.964 r  divider_1/count_reg[7]/Q
                         net (fo=13, routed)          1.123     6.087    divider_1/count_reg[7]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.105     6.192 r  divider_1/CLK_out1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.192    divider_1/CLK_out1_carry_i_7_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.649 r  divider_1/CLK_out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.649    divider_1/CLK_out1_carry_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.747 r  divider_1/CLK_out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.747    divider_1/CLK_out1_carry__0_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.845 r  divider_1/CLK_out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.845    divider_1/CLK_out1_carry__1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.977 r  divider_1/CLK_out1_carry__2/CO[1]
                         net (fo=2, routed)           0.672     7.649    divider_1/CLK_out1
    SLICE_X47Y96         LUT5 (Prop_lut5_I1_O)        0.275     7.924 r  divider_1/count[4]_i_7/O
                         net (fo=6, routed)           0.759     8.683    divider_1/count[4]_i_7_n_0
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.788 r  divider_1/count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.788    divider_1/count[4]_i_3_n_0
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.245 r  divider_1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.245    divider_1/count_reg[4]_i_1_n_0
    SLICE_X51Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.343 r  divider_1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.343    divider_1/count_reg[8]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.441 r  divider_1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.441    divider_1/count_reg[12]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.539 r  divider_1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.539    divider_1/count_reg[16]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.799 r  divider_1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.799    divider_1/count_reg[20]_i_1_n_4
    SLICE_X51Y94         FDCE                                         r  divider_1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.264    14.316    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  divider_1/count_reg[23]/C
                         clock pessimism              0.244    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X51Y94         FDCE (Setup_fdce_C_D)        0.059    14.583    divider_1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.306%)  route 0.172ns (32.694%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.172     1.797    ACC_1/clkcount_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  ACC_1/clkcount_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    ACC_1/clkcount_reg[28]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    ACC_1/clkcount_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.366ns (67.974%)  route 0.172ns (32.026%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.172     1.797    ACC_1/clkcount_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  ACC_1/clkcount_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    ACC_1/clkcount_reg[28]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    ACC_1/clkcount_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.172     1.797    ACC_1/clkcount_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  ACC_1/clkcount_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    ACC_1/clkcount_reg[28]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    ACC_1/clkcount_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ACC_1/clkcount_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/clkcount_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.391ns (69.395%)  route 0.172ns (30.605%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.565     1.484    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  ACC_1/clkcount_reg[27]/Q
                         net (fo=3, routed)           0.172     1.797    ACC_1/clkcount_reg[27]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.842 r  ACC_1/clkcount[24]_i_2/O
                         net (fo=1, routed)           0.000     1.842    ACC_1/clkcount[24]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.957 r  ACC_1/clkcount_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    ACC_1/clkcount_reg[24]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.048 r  ACC_1/clkcount_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    ACC_1/clkcount_reg[28]_i_1_n_4
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.828     1.994    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    ACC_1/clkcount_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 divider_1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.482    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  divider_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  divider_1/count_reg[3]/Q
                         net (fo=5, routed)           0.118     1.742    divider_1/count_reg[3]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  divider_1/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    divider_1/count_reg[0]_i_1_n_4
    SLICE_X51Y89         FDCE                                         r  divider_1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.998    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  divider_1/count_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.105     1.587    divider_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ACC_1/divClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC_1/divClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  ACC_1/divClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  ACC_1/divClk_reg/Q
                         net (fo=2, routed)           0.174     1.821    ACC_1/divClk_reg_0
    SLICE_X54Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.866 r  ACC_1/divClk_i_1/O
                         net (fo=1, routed)           0.000     1.866    ACC_1/divClk_i_1_n_0
    SLICE_X54Y96         FDCE                                         r  ACC_1/divClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDCE                                         r  ACC_1/divClk_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X54Y96         FDCE (Hold_fdce_C_D)         0.120     1.603    ACC_1/divClk_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divider_1/CLK_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/CLK_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.483%)  route 0.168ns (47.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.566     1.485    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  divider_1/CLK_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  divider_1/CLK_out_reg/Q
                         net (fo=2, routed)           0.168     1.795    divider_1/CLK_out
    SLICE_X47Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.840 r  divider_1/CLK_out_i_1/O
                         net (fo=1, routed)           0.000     1.840    divider_1/CLK_out_i_1_n_0
    SLICE_X47Y96         FDCE                                         r  divider_1/CLK_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.837     2.002    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  divider_1/CLK_out_reg/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.091     1.576    divider_1/CLK_out_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divider_1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.252ns (67.984%)  route 0.119ns (32.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider_1/count_reg[6]/Q
                         net (fo=6, routed)           0.119     1.743    divider_1/count_reg[6]
    SLICE_X51Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  divider_1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    divider_1/count_reg[4]_i_1_n_5
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y90         FDCE (Hold_fdce_C_D)         0.105     1.588    divider_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divider_1/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.594%)  route 0.121ns (32.406%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.563     1.482    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  divider_1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  divider_1/count_reg[2]/Q
                         net (fo=4, routed)           0.121     1.744    divider_1/count_reg[2]
    SLICE_X51Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  divider_1/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    divider_1/count_reg[0]_i_1_n_5
    SLICE_X51Y89         FDCE                                         r  divider_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.998    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  divider_1/count_reg[2]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X51Y89         FDCE (Hold_fdce_C_D)         0.105     1.587    divider_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 divider_1/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_1/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.731%)  route 0.130ns (34.269%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.564     1.483    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  divider_1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  divider_1/count_reg[11]/Q
                         net (fo=9, routed)           0.130     1.754    divider_1/count_reg[11]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  divider_1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    divider_1/count_reg[8]_i_1_n_4
    SLICE_X51Y91         FDCE                                         r  divider_1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  divider_1/count_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.105     1.588    divider_1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y100   ACC_1/SCK_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ACC_1/clkcount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ACC_1/clkcount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    ACC_1/clkcount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    ACC_1/clkcount_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100   ACC_1/SCK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100   ACC_1/SCK_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100   ACC_1/SCK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y100   ACC_1/SCK_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    ACC_1/clkcount_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    ACC_1/clkcount_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    ACC_1/clkcount_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           288 Endpoints
Min Delay           288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/AN_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 3.642ns (48.451%)  route 3.875ns (51.549%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[6]/C
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/AN_reg[6]/Q
                         net (fo=1, routed)           3.875     4.254    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.263     7.517 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.517    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/MOSI_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ACL_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 3.667ns (59.805%)  route 2.464ns (40.195%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE                         0.000     0.000 r  ACC_1/MOSI_reg/C
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  ACC_1/MOSI_reg/Q
                         net (fo=1, routed)           2.464     2.843    ACL_MOSI_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.288     6.131 r  ACL_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     6.131    ACL_MOSI
    F14                                                               r  ACL_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.122ns  (logic 3.680ns (60.112%)  route 2.442ns (39.888%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  runninglights_1/CB_reg/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/CB_reg/Q
                         net (fo=1, routed)           2.442     2.821    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.301     6.122 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     6.122    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.044ns  (logic 3.782ns (62.575%)  route 2.262ns (37.425%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[7]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[7]/Q
                         net (fo=1, routed)           2.262     2.610    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.434     6.044 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.044    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.014ns  (logic 3.756ns (62.444%)  route 2.259ns (37.556%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  runninglights_1/CA_reg/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  runninglights_1/CA_reg/Q
                         net (fo=1, routed)           2.259     2.692    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.323     6.014 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.014    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/AN_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.992ns  (logic 3.780ns (63.074%)  route 2.213ns (36.926%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  runninglights_1/AN_reg[3]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  runninglights_1/AN_reg[3]/Q
                         net (fo=1, routed)           2.213     2.561    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.432     5.992 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.992    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/LED_reg[10]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LEDin[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.965ns  (logic 3.731ns (62.544%)  route 2.234ns (37.456%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDSE                         0.000     0.000 r  runninglights_1/LED_reg[10]/C
    SLICE_X2Y85          FDSE (Prop_fdse_C_Q)         0.433     0.433 r  runninglights_1/LED_reg[10]/Q
                         net (fo=1, routed)           2.234     2.667    LEDin_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.298     5.965 r  LEDin_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.965    LEDin[10]
    U14                                                               r  LEDin[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/CS_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACL_CSN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.954ns  (logic 3.717ns (62.427%)  route 2.237ns (37.573%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  ACC_1/CS_reg/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  ACC_1/CS_reg/Q
                         net (fo=1, routed)           2.237     2.670    ACL_CSN_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.284     5.954 r  ACL_CSN_OBUF_inst/O
                         net (fo=0)                   0.000     5.954    ACL_CSN
    D15                                                               r  ACL_CSN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/LED_reg[13]/C
                            (rising edge-triggered cell FDSE)
  Destination:            LEDin[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.913ns  (logic 3.679ns (62.212%)  route 2.234ns (37.788%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDSE                         0.000     0.000 r  runninglights_1/LED_reg[13]/C
    SLICE_X3Y84          FDSE (Prop_fdse_C_Q)         0.379     0.379 r  runninglights_1/LED_reg[13]/Q
                         net (fo=1, routed)           2.234     2.613    LEDin_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.300     5.913 r  LEDin_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.913    LEDin[13]
    V14                                                               r  LEDin[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/LED_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDin[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.902ns  (logic 3.695ns (62.603%)  route 2.207ns (37.397%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  runninglights_1/LED_reg[14]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  runninglights_1/LED_reg[14]/Q
                         net (fo=1, routed)           2.207     2.586    LEDin_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.316     5.902 r  LEDin_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.902    LEDin[14]
    V12                                                               r  LEDin[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 runninglights_1/temp_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.128ns (59.736%)  route 0.086ns (40.264%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[6]/C
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  runninglights_1/temp_reg[6]/Q
                         net (fo=3, routed)           0.086     0.214    runninglights_1/p_0_in_0[5]
    SLICE_X0Y85          FDRE                                         r  runninglights_1/AN_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCD_1/HUN_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            runninglights_1/LED_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.880%)  route 0.107ns (43.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  BCD_1/HUN_OUT_reg[1]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  BCD_1/HUN_OUT_reg[1]/Q
                         net (fo=19, routed)          0.107     0.248    runninglights_1/D[3]
    SLICE_X1Y86          FDSE                                         r  runninglights_1/LED_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.802%)  route 0.116ns (45.198%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[0]/C
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[0]/Q
                         net (fo=3, routed)           0.116     0.257    runninglights_1/p_0_in_0[7]
    SLICE_X0Y85          FDRE                                         r  runninglights_1/AN_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.891%)  route 0.134ns (51.109%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  ACC_1/temp_reg[5]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ACC_1/temp_reg[5]/Q
                         net (fo=2, routed)           0.134     0.262    ACC_1/temp__0[5]
    SLICE_X4Y87          FDRE                                         r  ACC_1/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.841%)  route 0.121ns (46.159%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[4]/C
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[4]/Q
                         net (fo=3, routed)           0.121     0.262    runninglights_1/p_0_in_0[3]
    SLICE_X0Y85          FDRE                                         r  runninglights_1/AN_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ACC_1/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.042%)  route 0.125ns (46.958%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  ACC_1/temp_reg[4]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/temp_reg[4]/Q
                         net (fo=2, routed)           0.125     0.266    ACC_1/temp__0[4]
    SLICE_X4Y87          FDRE                                         r  ACC_1/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/AN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.131%)  route 0.129ns (47.869%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[1]/C
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[1]/Q
                         net (fo=3, routed)           0.129     0.270    runninglights_1/p_0_in_0[0]
    SLICE_X0Y85          FDRE                                         r  runninglights_1/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            runninglights_1/AN_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.044%)  route 0.144ns (52.956%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDCE                         0.000     0.000 r  runninglights_1/temp_reg[7]/C
    SLICE_X1Y85          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  runninglights_1/temp_reg[7]/Q
                         net (fo=3, routed)           0.144     0.272    runninglights_1/p_0_in_0[6]
    SLICE_X5Y85          FDRE                                         r  runninglights_1/AN_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 runninglights_1/temp_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            runninglights_1/CB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.186ns (67.348%)  route 0.090ns (32.652%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDPE                         0.000     0.000 r  runninglights_1/temp_reg[3]/C
    SLICE_X1Y85          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  runninglights_1/temp_reg[3]/Q
                         net (fo=20, routed)          0.090     0.231    BCD_1/Q[1]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.045     0.276 r  BCD_1/CB_i_1/O
                         net (fo=1, routed)           0.000     0.276    runninglights_1/CB_reg_0
    SLICE_X0Y85          FDRE                                         r  runninglights_1/CB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC_1/accel_output_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BCD_1/TEN_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.957%)  route 0.119ns (39.043%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  ACC_1/accel_output_data_reg[5]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACC_1/accel_output_data_reg[5]/Q
                         net (fo=9, routed)           0.119     0.260    ACC_1/test[5]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     0.305 r  ACC_1/TEN_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    BCD_1/TEN_OUT_reg[3]_0[1]
    SLICE_X6Y87          FDRE                                         r  BCD_1/TEN_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 3.706ns (57.743%)  route 2.712ns (42.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.357     4.568    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.433     5.001 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           2.712     7.713    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.273    10.987 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    10.987    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC_1/SCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACL_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.393ns (57.406%)  route 1.033ns (42.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.560     1.479    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ACC_1/SCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  ACC_1/SCK_reg/Q
                         net (fo=1, routed)           1.033     2.677    ACL_SCLK_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.229     3.906 r  ACL_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.906    ACL_SCLK
    F15                                                               r  ACL_SCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/SCK_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 1.513ns (26.307%)  route 4.237ns (73.693%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.932     5.340    ACC_1/RST_IBUF
    SLICE_X50Y100        LUT2 (Prop_lut2_I1_O)        0.105     5.445 r  ACC_1/SCK_i_1/O
                         net (fo=1, routed)           0.305     5.750    ACC_1/SCK0
    SLICE_X50Y100        FDRE                                         r  ACC_1/SCK_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.246     4.298    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  ACC_1/SCK_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/CLK_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.290ns  (logic 1.408ns (26.608%)  route 3.882ns (73.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.882     5.290    divider_1/RST_IBUF
    SLICE_X47Y96         FDCE                                         f  divider_1/CLK_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.266     4.318    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDCE                                         r  divider_1/CLK_out_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 1.408ns (28.159%)  route 3.591ns (71.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.591     4.999    ACC_1/RST_IBUF
    SLICE_X52Y100        FDCE                                         f  ACC_1/clkcount_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242     4.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 1.408ns (28.159%)  route 3.591ns (71.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.591     4.999    ACC_1/RST_IBUF
    SLICE_X52Y100        FDCE                                         f  ACC_1/clkcount_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242     4.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[29]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 1.408ns (28.159%)  route 3.591ns (71.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.591     4.999    ACC_1/RST_IBUF
    SLICE_X52Y100        FDCE                                         f  ACC_1/clkcount_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242     4.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[30]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.999ns  (logic 1.408ns (28.159%)  route 3.591ns (71.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.591     4.999    ACC_1/RST_IBUF
    SLICE_X52Y100        FDCE                                         f  ACC_1/clkcount_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.242     4.294    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  ACC_1/clkcount_reg[31]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.980ns  (logic 1.408ns (28.262%)  route 3.573ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.573     4.980    ACC_1/RST_IBUF
    SLICE_X52Y99         FDCE                                         f  ACC_1/clkcount_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[24]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.980ns  (logic 1.408ns (28.262%)  route 3.573ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.573     4.980    ACC_1/RST_IBUF
    SLICE_X52Y99         FDCE                                         f  ACC_1/clkcount_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.980ns  (logic 1.408ns (28.262%)  route 3.573ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.573     4.980    ACC_1/RST_IBUF
    SLICE_X52Y99         FDCE                                         f  ACC_1/clkcount_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[26]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ACC_1/clkcount_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.980ns  (logic 1.408ns (28.262%)  route 3.573ns (71.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.408     1.408 f  RST_IBUF_inst/O
                         net (fo=104, routed)         3.573     4.980    ACC_1/RST_IBUF
    SLICE_X52Y99         FDCE                                         f  ACC_1/clkcount_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.260     4.312    ACC_1/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  ACC_1/clkcount_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.244ns (15.480%)  route 1.335ns (84.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.335     1.579    divider_1/RST_IBUF
    SLICE_X51Y90         FDCE                                         f  divider_1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[4]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.244ns (15.480%)  route 1.335ns (84.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.335     1.579    divider_1/RST_IBUF
    SLICE_X51Y90         FDCE                                         f  divider_1/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.244ns (15.480%)  route 1.335ns (84.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.335     1.579    divider_1/RST_IBUF
    SLICE_X51Y90         FDCE                                         f  divider_1/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.244ns (15.480%)  route 1.335ns (84.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.335     1.579    divider_1/RST_IBUF
    SLICE_X51Y90         FDCE                                         f  divider_1/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y90         FDCE                                         r  divider_1/count_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.244ns (15.052%)  route 1.380ns (84.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.380     1.624    divider_1/RST_IBUF
    SLICE_X51Y91         FDCE                                         f  divider_1/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  divider_1/count_reg[10]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.244ns (15.052%)  route 1.380ns (84.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.380     1.624    divider_1/RST_IBUF
    SLICE_X51Y91         FDCE                                         f  divider_1/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  divider_1/count_reg[11]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.244ns (15.052%)  route 1.380ns (84.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.380     1.624    divider_1/RST_IBUF
    SLICE_X51Y91         FDCE                                         f  divider_1/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  divider_1/count_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.624ns  (logic 0.244ns (15.052%)  route 1.380ns (84.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.380     1.624    divider_1/RST_IBUF
    SLICE_X51Y91         FDCE                                         f  divider_1/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.834     1.999    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  divider_1/count_reg[9]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.244ns (14.988%)  route 1.387ns (85.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.387     1.631    divider_1/RST_IBUF
    SLICE_X51Y89         FDCE                                         f  divider_1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.998    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  divider_1/count_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            divider_1/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.244ns (14.988%)  route 1.387ns (85.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  RST_IBUF_inst/O
                         net (fo=104, routed)         1.387     1.631    divider_1/RST_IBUF
    SLICE_X51Y89         FDCE                                         f  divider_1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.833     1.998    divider_1/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDCE                                         r  divider_1/count_reg[1]/C





