==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Analyzing design file 'kociemba/search.c' ... 
INFO: [HLS 200-10] Analyzing design file 'kociemba/facecube.c' ... 
INFO: [HLS 200-10] Analyzing design file 'kociemba/cubiecube.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:59 . Memory (MB): peak = 103.512 ; gain = 46.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 103.512 ; gain = 46.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 107.688 ; gain = 50.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'edgeParity' into 'verify' (kociemba/cubiecube.c:734) automatically.
INFO: [XFORM 203-602] Inlining function 'cornerParity' into 'verify' (kociemba/cubiecube.c:734) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getFRtoBR' (kociemba/cubiecube.c:386) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_edge' into 'getFRtoBR' (kociemba/cubiecube.c:395) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getURFtoDLF' (kociemba/cubiecube.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_corner' into 'getURFtoDLF' (kociemba/cubiecube.c:448) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getURtoUL' (kociemba/cubiecube.c:548) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_edge.1' into 'getURtoUL' (kociemba/cubiecube.c:557) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getUBtoDF' (kociemba/cubiecube.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_edge.1' into 'getUBtoDF' (kociemba/cubiecube.c:606) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getURtoDF' (kociemba/cubiecube.c:494) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_edge.2' into 'getURtoDF' (kociemba/cubiecube.c:503) automatically.
INFO: [XFORM 203-602] Inlining function 'getTwist' into 'get_coordcube' (kociemba/search.c:36) automatically.
INFO: [XFORM 203-602] Inlining function 'getFlip' into 'get_coordcube' (kociemba/search.c:37) automatically.
INFO: [XFORM 203-602] Inlining function 'cornerParity' into 'get_coordcube' (kociemba/search.c:38) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:15 . Memory (MB): peak = 109.328 ; gain = 52.285
INFO: [XFORM 203-102] Partitioning array 'search.twist' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.slice' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.po' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.parity' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.minDistPhase2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.minDistPhase1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.flip' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.ax' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.URtoUL' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.URtoDF' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.URFtoDLF' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.UBtoDF' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'search.FRtoBR' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'result.twist' automatically.
INFO: [XFORM 203-102] Partitioning array 'result.parity' automatically.
INFO: [XFORM 203-102] Partitioning array 'result.flip' automatically.
INFO: [XFORM 203-102] Partitioning array 'result.URtoUL' automatically.
INFO: [XFORM 203-102] Partitioning array 'result.URFtoDLF' automatically.
INFO: [XFORM 203-102] Partitioning array 'result.UBtoDF' automatically.
INFO: [XFORM 203-102] Partitioning array 'result.FRtoBR' automatically.
INFO: [XFORM 203-102] Partitioning array 'res.f' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'edgeFacelet' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'edgeColor' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'cornerColor' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'ccRet.ep' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ccRet.eo' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ccRet.cp' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'ccRet.co' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'edge3' (kociemba/cubiecube.c:593) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'edge3' (kociemba/cubiecube.c:544) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'edge4' (kociemba/cubiecube.c:382) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'edge3' (kociemba/cubiecube.c:593) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'edge3' (kociemba/cubiecube.c:544) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'edge4' (kociemba/cubiecube.c:382) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'edgeParity' into 'verify' (kociemba/cubiecube.c:734) automatically.
INFO: [XFORM 203-602] Inlining function 'cornerParity' into 'verify' (kociemba/cubiecube.c:734) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getFRtoBR' (kociemba/cubiecube.c:386) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getURFtoDLF' (kociemba/cubiecube.c:439) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_corner' into 'getURFtoDLF' (kociemba/cubiecube.c:448) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getURtoUL' (kociemba/cubiecube.c:548) automatically.
INFO: [XFORM 203-602] Inlining function 'Cnk' into 'getUBtoDF' (kociemba/cubiecube.c:597) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_edge.2' into 'getURtoDF' (kociemba/cubiecube.c:503) automatically.
INFO: [XFORM 203-602] Inlining function 'getTwist' into 'get_coordcube' (kociemba/search.c:36) automatically.
INFO: [XFORM 203-602] Inlining function 'getFlip' into 'get_coordcube' (kociemba/search.c:37) automatically.
INFO: [XFORM 203-602] Inlining function 'cornerParity' into 'get_coordcube' (kociemba/search.c:38) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kociemba/search.c:161:9) to (kociemba/search.c:160:21) in function 'solution'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kociemba/cubiecube.c:189:1) in function 'rotateLeft_edge.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (kociemba/cubiecube.c:189:1) in function 'rotateLeft_edge'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_edge' into 'getFRtoBR' (kociemba/cubiecube.c:395) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_edge.1' into 'getURtoUL' (kociemba/cubiecube.c:557) automatically.
INFO: [XFORM 203-602] Inlining function 'rotateLeft_edge.1' into 'getUBtoDF' (kociemba/cubiecube.c:606) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'solution' (kociemba/search.c:108)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:25 . Memory (MB): peak = 133.898 ; gain = 76.855
WARNING: [HLS 200-470] Port 'flipMove2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [HLS 200-470] Port 'FRtoBR_Move2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [HLS 200-470] Port 'URFtoDLF_Move2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [HLS 200-470] Port 'URtoUL_Move2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [HLS 200-470] Port 'UBtoDF_Move2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [HLS 200-470] Port 'MergeURtoULandUBtoDF2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [HLS 200-470] Port 'Slice_URFtoDLF_Parity_Prun2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [HLS 200-470] Port 'Slice_Twist_Prun2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [HLS 200-470] Port 'Slice_Flip_Prun2'() has different latency/depth on the same m_axi bundle:'CTRL_BUS'
WARNING: [XFORM 203-631] Renaming function 'get_facecube_fromstring' to 'get_facecube_fromstr' (kociemba/facecube.c:37:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:01:35 . Memory (MB): peak = 354.172 ; gain = 297.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'solution' ...
WARNING: [SYN 201-103] Legalizing function name 'getPruning.2' to 'getPruning_2'.
WARNING: [SYN 201-103] Legalizing function name 'getPruning.1' to 'getPruning_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_facecube_fromstr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 99.326 seconds; current allocated memory: 308.638 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.787 seconds; current allocated memory: 308.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'toCubieCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 309.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 309.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 310.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 310.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getFRtoBR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 311.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 312.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getURFtoDLF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 312.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 313.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getURtoUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 313.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.664 seconds; current allocated memory: 314.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getUBtoDF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 314.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 315.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getURtoDF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 315.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 315.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_coordcube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 316.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.022 seconds; current allocated memory: 316.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getPruning_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.722 seconds; current allocated memory: 317.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 317.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getPruning_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 317.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 317.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getPruning' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 317.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 317.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getPruning131416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 317.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 317.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getPruning1314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 318.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 318.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getPruning13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 318.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 318.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'totalDepth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 319.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 320.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solutionToString' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 321.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 321.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 322.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.413 seconds; current allocated memory: 324.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_facecube_fromstr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_facecube_fromstr'.
INFO: [HLS 200-111]  Elapsed time: 1.962 seconds; current allocated memory: 325.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'toCubieCube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'toCubieCube_cornerFacelet' to 'toCubieCube_cornebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'toCubieCube_cornerColor_1' to 'toCubieCube_cornecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'toCubieCube_cornerColor_2' to 'toCubieCube_cornedEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'toCubieCube_edgeFacelet_0' to 'toCubieCube_edgeFeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'toCubieCube_edgeFacelet_1' to 'toCubieCube_edgeFfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'toCubieCube_edgeColor_0' to 'toCubieCube_edgeCg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'toCubieCube_edgeColor_1' to 'toCubieCube_edgeChbi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'toCubieCube'.
INFO: [HLS 200-111]  Elapsed time: 1.463 seconds; current allocated memory: 326.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'verify' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'solution_urem_5ns_3ns_3_9_seq_1' to 'solution_urem_5nsibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'solution_urem_5nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'verify'.
INFO: [HLS 200-111]  Elapsed time: 1.208 seconds; current allocated memory: 327.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getFRtoBR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'solution_mux_42_4_1_1' to 'solution_mux_42_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_sdiv_32ns_32ns_32_36_seq_1' to 'solution_sdiv_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_mux_42_1_1_1' to 'solution_mux_42_1lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'solution_mux_42_1lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'solution_mux_42_4jbC': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'solution_sdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getFRtoBR'.
INFO: [HLS 200-111]  Elapsed time: 1.451 seconds; current allocated memory: 329.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getURFtoDLF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'solution_sdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getURFtoDLF'.
INFO: [HLS 200-111]  Elapsed time: 1.714 seconds; current allocated memory: 330.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getURtoUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'solution_mux_42_4jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'solution_sdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getURtoUL'.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 331.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getUBtoDF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'solution_mux_42_4jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'solution_sdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getUBtoDF'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 332.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getURtoDF' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getURtoDF'.
INFO: [HLS 200-111]  Elapsed time: 1.552 seconds; current allocated memory: 333.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_coordcube' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_coordcube'.
INFO: [HLS 200-111]  Elapsed time: 0.648 seconds; current allocated memory: 333.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getPruning_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getPruning_2'.
INFO: [HLS 200-111]  Elapsed time: 1.564 seconds; current allocated memory: 334.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getPruning_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getPruning_1'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 335.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getPruning' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getPruning'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 335.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getPruning131416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getPruning131416'.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 335.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getPruning1314' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getPruning1314'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 336.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getPruning13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getPruning13'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 336.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'totalDepth' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'totalDepth_parityMove1' to 'totalDepth_paritymb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'totalDepth_search_URtoDF_0' to 'totalDepth_searchncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'totalDepth_search_minDistPhase2' to 'totalDepth_searchocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'totalDepth'.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 339.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solutionToString' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'solutionToString'.
INFO: [HLS 200-111]  Elapsed time: 2.764 seconds; current allocated memory: 340.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/CTRL_BUS' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/facelets' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/maxDepth' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/unsolvable' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/encode_length' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/encode_array' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/twistMove2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/flipMove2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/FRtoBR_Move2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/URFtoDLF_Move2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/URtoDF_Move2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/URtoUL_Move2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/UBtoDF_Move2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/MergeURtoULandUBtoDF2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/Slice_URFtoDLF_Parity_Prun2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/Slice_URtoDF_Parity_Prun2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/Slice_Twist_Prun2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'solution/Slice_Flip_Prun2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'solution' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'result_twist_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'result_flip_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'result_parity_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'result_FRtoBR_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'result_URFtoDLF_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'result_URtoUL_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'result_UBtoDF_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'solution_search_minDistPhase1' to 'solution_search_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_ax_0' to 'solution_search_aqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_po_0' to 'solution_search_prcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_flip_0' to 'solution_search_fsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_twist_0' to 'solution_search_ttde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_slice_0' to 'solution_search_sudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_parity_0' to 'solution_search_pvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_URFtoDLF_0' to 'solution_search_UwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_FRtoBR_0' to 'solution_search_FxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_URtoUL_0' to 'solution_search_Uyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_search_UBtoDF_0' to 'solution_search_Uzec' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'facelets', 'maxDepth', 'unsolvable', 'encode_length', 'encode_array', 'twistMove2', 'flipMove2', 'FRtoBR_Move2', 'URFtoDLF_Move2', 'URtoDF_Move2', 'URtoUL_Move2', 'UBtoDF_Move2', 'MergeURtoULandUBtoDF2', 'Slice_URFtoDLF_Parity_Prun2', 'Slice_URtoDF_Parity_Prun2', 'Slice_Twist_Prun2' and 'Slice_Flip_Prun2' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'solution_mul_mul_18ns_16s_34_1_1' to 'solution_mul_mul_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_mac_muladd_26s_16s_32ns_32_1_1' to 'solution_mac_mulaBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'solution_mac_muladd_10ns_16s_15s_25_1_1' to 'solution_mac_mulaCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'solution_mac_mulaBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'solution_mac_mulaCeG': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'solution_mul_mul_Aem': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solution'.
INFO: [HLS 200-111]  Elapsed time: 2.154 seconds; current allocated memory: 344.237 MB.
INFO: [RTMG 210-279] Implementing memory 'toCubieCube_cornebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'toCubieCube_cornecud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'toCubieCube_cornedEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'toCubieCube_edgeFeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'toCubieCube_edgeFfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'toCubieCube_edgeCg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'toCubieCube_edgeChbi_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'solution_urem_5nsibs_div'
INFO: [RTMG 210-278] Implementing memory 'verify_edgeCount_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'verify_cornerCount_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'solution_sdiv_32nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'getURFtoDLF_corner6_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'getURtoDF_edge6_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-279] Implementing memory 'totalDepth_paritymb6_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'totalDepth_searchncg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'totalDepth_searchocq_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_res_f_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_ccRet_cp_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_ccRet_ep_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_ccRet_co_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_ccRet_eo_0_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_search_mpcA_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_search_aqcK_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_search_prcU_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'solution_count_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:02:52 . Memory (MB): peak = 439.082 ; gain = 382.039
INFO: [SYSC 207-301] Generating SystemC RTL for solution.
INFO: [VHDL 208-304] Generating VHDL RTL for solution.
INFO: [VLOG 209-307] Generating Verilog RTL for solution.
INFO: [HLS 200-112] Total elapsed time: 172.543 seconds; peak allocated memory: 344.237 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
