Release 8.2i - xst I.31
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> 
=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/IO_strobe_logic.vhd" in Library work.
Architecture low_level_definition of Entity io_strobe_logic is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/arithmatic.vhd" in Library work.
Architecture low_level_definition of Entity arithmetic_process is up to date.
Architecture low_level_definition of Entity addsub8 is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/shift_rotate.vhd" in Library work.
Architecture low_level_definition of Entity shift_rotate is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/logical_bus_processing.vhd" in Library work.
Architecture low_level_definition of Entity logical_bus_processing is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/T_state_and_Reset.vhd" in Library work.
Architecture low_level_definition of Entity t_state_and_reset is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/register_and_flag_enable.vhd" in Library work.
Architecture low_level_definition of Entity register_and_flag_enable is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/carry_flag_logic.vhd" in Library work.
Architecture low_level_definition of Entity carry_flag_logic is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/zero_flag_logic.vhd" in Library work.
Architecture low_level_definition of Entity zero_flag_logic is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/program_counter.vhd" in Library work.
Architecture low_level_definition of Entity program_counter is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/register_bank.vhd" in Library work.
Architecture behavioral of Entity register_bank is up to date.
Architecture behavioral of Entity ram_nx1 is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/stack_ram.vhd" in Library work.
Architecture low_level_definition of Entity stack_ram is up to date.
Architecture behavioral of Entity ram_x1s is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/stack_counter.vhd" in Library work.
Architecture low_level_definition of Entity stack_counter is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/interrupt_capture.vhd" in Library work.
Architecture low_level_definition of Entity interrupt_capture is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/interrupt_logic.vhd" in Library work.
Architecture low_level_definition of Entity interrupt_logic is up to date.
Compiling vhdl file "C:/work/USB_FPGA/PicoBlaze/PicoBlazeCPLD/picoblaze/vhdl/picoblaze.vhd" in Library work.
Architecture behavioral of Entity picoblaze is up to date.
CPU : 0.50 / 0.73 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 114364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

