$date
	Mon Mar  7 15:58:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module register_bank_tb $end
$var wire 16 ! regb_out [15:0] $end
$var reg 1 " clk $end
$var reg 3 # regb_addr_R [2:0] $end
$var reg 3 $ regb_addr_W [2:0] $end
$var reg 16 % regb_in [15:0] $end
$var reg 1 & regb_ld $end
$var integer 32 ' i [31:0] $end
$scope module REGB_1 $end
$var wire 3 ( addr_R [2:0] $end
$var wire 3 ) addr_W [2:0] $end
$var wire 1 " clk $end
$var wire 16 * in [15:0] $end
$var wire 1 & ld $end
$var reg 16 + out [15:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 ,
bx +
bx *
bx )
b0 (
b0 '
0&
bx %
bx $
b0 #
0"
bx !
$end
#500
b0 !
b0 +
1"
#1000
0"
b1 #
b1 (
b1 '
#1500
1"
#2000
0"
b10 #
b10 (
b10 '
#2500
1"
#3000
0"
b11 #
b11 (
b11 '
#3500
1"
#4000
0"
b100 #
b100 (
b100 '
#4500
1"
#5000
0"
b101 #
b101 (
b101 '
#5500
1"
#6000
0"
b110 #
b110 (
b110 '
#6500
1"
#7000
0"
b111 #
b111 (
b111 '
#7500
1"
#8000
0"
b0 #
b0 (
b1000 '
#8500
1"
#9000
0"
b10 $
b10 )
b1111 %
b1111 *
b1001 '
#9500
1"
#10000
0"
1&
#10500
1"
#11000
0"
b0 $
b0 )
#11500
1"
#12000
0"
0&
b110 $
b110 )
#12500
1"
#13000
0"
b0 '
#13500
1"
#14000
0"
b1 #
b1 (
b1 '
#14500
1"
#15000
0"
b10 #
b10 (
b10 '
#15500
b1111 !
b1111 +
1"
#16000
0"
b11 #
b11 (
b11 '
#16500
b0 !
b0 +
1"
#17000
0"
b100 #
b100 (
b100 '
#17500
1"
#18000
0"
b101 #
b101 (
b101 '
#18500
1"
#19000
0"
b110 #
b110 (
b110 '
#19500
1"
#20000
0"
b111 #
b111 (
b111 '
#20500
1"
#21000
0"
b0 #
b0 (
b1000 '
#21500
1"
#22000
0"
b1001 '
