#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x11c68eb00 .scope module, "Instruction_Memory" "Instruction_Memory" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x11c6b61b0 .functor BUFZ 32, L_0x11c6b5f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11c62e6d0_0 .net *"_ivl_0", 31 0, L_0x11c6b5f10;  1 drivers
v0x11c626850_0 .net *"_ivl_2", 31 0, L_0x11c6b6050;  1 drivers
v0x11c6268e0_0 .net *"_ivl_4", 29 0, L_0x11c6b5fb0;  1 drivers
L_0x120088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11c626970_0 .net *"_ivl_6", 1 0, L_0x120088010;  1 drivers
o0x1200500d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11c626a00_0 .net "addr_i", 31 0, o0x1200500d0;  0 drivers
v0x11c61edc0_0 .net "instr_o", 31 0, L_0x11c6b61b0;  1 drivers
v0x11c61ee50 .array "memory", 255 0, 31 0;
L_0x11c6b5f10 .array/port v0x11c61ee50, L_0x11c6b6050;
L_0x11c6b5fb0 .part o0x1200500d0, 2, 30;
L_0x11c6b6050 .concat [ 30 2 0 0], L_0x11c6b5fb0, L_0x120088010;
S_0x11c67f9c0 .scope module, "Sign_Extend" "Sign_Extend" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_0x11c6b6260 .functor BUFZ 32, v0x11c61efc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11c61ef10_0 .var "Imm12", 11 0;
v0x11c61efc0_0 .var "data", 31 0;
o0x1200501f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11c61dd80_0 .net "data_i", 31 0, o0x1200501f0;  0 drivers
v0x11c61de10_0 .net "data_o", 31 0, L_0x11c6b6260;  1 drivers
E_0x11c61eee0 .event edge, v0x11c61dd80_0, v0x11c61ef10_0;
S_0x11c689b40 .scope module, "TestBench" "TestBench" 4 4;
 .timescale 0 0;
P_0x11c64b8e0 .param/l "num_cycles" 0 4 11, +C4<00000000000000000000000001000000>;
v0x11c6b4450_0 .var "Clk", 0 0;
v0x11c6b44e0_0 .var "Reset", 0 0;
v0x11c6b5bb0_0 .var "Start", 0 0;
v0x11c6b5c40_0 .var/i "counter", 31 0;
v0x11c6b5cd0_0 .var/i "flush", 31 0;
v0x11c6b5d60_0 .var/i "i", 31 0;
v0x11c6b5df0_0 .var/i "outfile", 31 0;
v0x11c6b5e80_0 .var/i "stall", 31 0;
S_0x11c61ded0 .scope module, "CPU" "CPU" 4 15, 5 1 0, S_0x11c689b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x11c6b29d0_0 .net "ALUParameter1", 31 0, L_0x11c6b8290;  1 drivers
v0x11c6b2ac0_0 .net "ALUParameter2", 31 0, L_0x11c6b8300;  1 drivers
v0x11c6b2b50_0 .net "ALUParameter3", 31 0, L_0x11c6b83f0;  1 drivers
v0x11c6b2c20_0 .net "Branch", 0 0, v0x11c6a71e0_0;  1 drivers
v0x11c6b2cf0_0 .net "BranchPC", 31 0, L_0x11c6b96d0;  1 drivers
v0x11c6b2e00_0 .net "DMWriteData", 31 0, L_0x11c6b89e0;  1 drivers
v0x11c6b2ed0_0 .net "EXALUCtrl", 2 0, L_0x11c6b8510;  1 drivers
v0x11c6b2fa0_0 .net "EXALUOp", 1 0, L_0x11c6b7bc0;  1 drivers
v0x11c6b3070_0 .net "EXALUResult", 31 0, L_0x11c6b8580;  1 drivers
v0x11c6b3180_0 .net "EXALUSrc", 0 0, L_0x11c6b7b50;  1 drivers
v0x11c6b3250_0 .net "EXFucnt", 9 0, L_0x11c6b7ed0;  1 drivers
v0x11c6b3320_0 .net "EXImm", 31 0, L_0x11c6b77b0;  1 drivers
v0x11c6b33b0_0 .net "EXMemRead", 0 0, L_0x11c6b79b0;  1 drivers
v0x11c6b3440_0 .net "EXMemWrite", 0 0, L_0x11c6b7aa0;  1 drivers
v0x11c6b3510_0 .net "EXMemtoReg", 0 0, L_0x11c6b78f0;  1 drivers
v0x11c6b35e0_0 .net "EXRDaddr", 4 0, L_0x11c6b7de0;  1 drivers
v0x11c6b3670_0 .net "EXRS1addr", 4 0, L_0x11c6b7c80;  1 drivers
v0x11c6b3840_0 .net "EXRS1data", 31 0, L_0x11c6b76b0;  1 drivers
v0x11c6b38d0_0 .net "EXRS2addr", 4 0, L_0x11c6b7d10;  1 drivers
v0x11c6b3960_0 .net "EXRS2data", 31 0, L_0x11c6b7720;  1 drivers
v0x11c6b3a30_0 .net "EXRegWrite", 0 0, L_0x11c6b7860;  1 drivers
v0x11c6b3b00_0 .net "Flush", 0 0, L_0x11c6b9540;  1 drivers
v0x11c6b3b90_0 .net "ForwardA", 1 0, L_0x11c6b9440;  1 drivers
v0x11c6b3c60_0 .net "ForwardB", 1 0, L_0x11c6b94b0;  1 drivers
v0x11c6b3d30_0 .net "IDALUOp", 1 0, L_0x11c6b7290;  1 drivers
v0x11c6b3e00_0 .net "IDALUSrc", 0 0, L_0x11c6b7300;  1 drivers
o0x120051fc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11c6b3ed0_0 .net "IDImm", 31 0, o0x120051fc0;  0 drivers
v0x11c6b3f60_0 .net "IDInst", 31 0, v0x11c6ab8c0_0;  1 drivers
v0x11c6b3ff0_0 .net "IDMemRead", 0 0, L_0x11c6b7400;  1 drivers
v0x11c6b40c0_0 .net "IDMemWrite", 0 0, L_0x11c6b7490;  1 drivers
v0x11c6b4190_0 .net "IDMemtoReg", 0 0, L_0x11c6b7370;  1 drivers
v0x11c6b4260_0 .net "IDPC", 31 0, v0x11c6ae290_0;  1 drivers
v0x11c6b4330_0 .net "IDRDaddr", 4 0, L_0x11c6b6510;  1 drivers
v0x11c6b3700_0 .net "IDRS1addr", 4 0, L_0x11c6b62d0;  1 drivers
v0x11c6b45c0_0 .net "IDRS1data", 31 0, L_0x11c6b6be0;  1 drivers
v0x11c6b4650_0 .net "IDRS2addr", 4 0, L_0x11c6b63f0;  1 drivers
v0x11c6b46e0_0 .net "IDRS2data", 31 0, L_0x11c6b70c0;  1 drivers
v0x11c6b4770_0 .net "IDRegWrite", 0 0, L_0x11c6b7220;  1 drivers
o0x1200527a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x11c6b4800_0 .net "IFInst", 31 0, o0x1200527a0;  0 drivers
v0x11c6b4890_0 .net "MEMALUResult", 31 0, L_0x11c6b8940;  1 drivers
v0x11c6b4920_0 .net "MEMMemRead", 0 0, v0x11c6a8dc0_0;  1 drivers
v0x11c6b49f0_0 .net "MEMMemWrite", 0 0, L_0x11c6b88b0;  1 drivers
v0x11c6b4ac0_0 .net "MEMMemtoReg", 0 0, L_0x11c6b87b0;  1 drivers
v0x11c6b4b90_0 .net "MEMRDaddr", 4 0, L_0x11c6b8a50;  1 drivers
v0x11c6b4c20_0 .net "MEMReadData", 31 0, L_0x11c6b8f20;  1 drivers
v0x11c6b4cf0_0 .net "MEMRegWrite", 0 0, L_0x11c6b86a0;  1 drivers
v0x11c6b4d80_0 .net "NoOp", 0 0, L_0x11c6b9c20;  1 drivers
v0x11c6b4e50_0 .net "PCAM", 31 0, L_0x11c6b6630;  1 drivers
v0x11c6b4f20_0 .net "PCValueNew", 31 0, L_0x11c6b9aa0;  1 drivers
v0x11c6b4ff0_0 .net "PCValueOld", 31 0, v0x11c6b07b0_0;  1 drivers
v0x11c6b5080_0 .net "PCWrite", 0 0, L_0x11c6b9b40;  1 drivers
v0x11c6b5150_0 .net "Stall", 0 0, L_0x11c6b9bb0;  1 drivers
v0x11c6b5220_0 .net "WBMemtoReg", 0 0, L_0x11c6b90f0;  1 drivers
v0x11c6b52f0_0 .net "WBRDaddr", 4 0, v0x11c6aece0_0;  1 drivers
v0x11c6b5380_0 .net "WBRegWrite", 0 0, v0x11c6af130_0;  1 drivers
v0x11c6b5410_0 .net "WBWriteData", 31 0, L_0x11c6b9320;  1 drivers
v0x11c6b5520_0 .net "WBWriteData0", 31 0, L_0x11c6b9160;  1 drivers
v0x11c6b55b0_0 .net "WBWriteData1", 31 0, L_0x11c6b91d0;  1 drivers
o0x120050610 .functor BUFZ 1, C4<z>; HiZ drive
v0x11c6b5680_0 .net "Zero", 0 0, o0x120050610;  0 drivers
v0x11c6b5750_0 .net *"_ivl_11", 6 0, L_0x11c6b7fb0;  1 drivers
v0x11c6b57e0_0 .net *"_ivl_13", 2 0, L_0x11c6b8050;  1 drivers
v0x11c6b5870_0 .net *"_ivl_17", 30 0, L_0x11c6b9850;  1 drivers
L_0x120088250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x11c6b5900_0 .net/2u *"_ivl_18", 0 0, L_0x120088250;  1 drivers
v0x11c6b5990_0 .net "clk_i", 0 0, v0x11c6b4450_0;  1 drivers
v0x11c6b5a20_0 .net "rst_i", 0 0, v0x11c6b44e0_0;  1 drivers
v0x11c6b43c0_0 .net "start_i", 0 0, v0x11c6b5bb0_0;  1 drivers
L_0x11c6b62d0 .part v0x11c6ab8c0_0, 15, 5;
L_0x11c6b63f0 .part v0x11c6ab8c0_0, 20, 5;
L_0x11c6b6510 .part v0x11c6ab8c0_0, 7, 5;
L_0x11c6b75f0 .part v0x11c6ab8c0_0, 0, 7;
L_0x11c6b7fb0 .part v0x11c6ab8c0_0, 25, 7;
L_0x11c6b8050 .part v0x11c6ab8c0_0, 12, 3;
L_0x11c6b81f0 .concat [ 3 7 0 0], L_0x11c6b8050, L_0x11c6b7fb0;
L_0x11c6b9850 .part o0x120051fc0, 0, 31;
L_0x11c6b9970 .concat [ 1 31 0 0], L_0x120088250, L_0x11c6b9850;
S_0x11c60f1c0 .scope module, "ALU" "ALU" 5 123, 6 10 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
L_0x11c6b8580 .functor BUFZ 32, v0x11c60e630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11c6b85f0 .functor BUFZ 1, v0x11c60e4e0_0, C4<0>, C4<0>, C4<0>;
v0x11c60e420_0 .net "ALUCtrl_i", 2 0, L_0x11c6b8510;  alias, 1 drivers
v0x11c60e4e0_0 .var "Zero", 0 0;
v0x11c60e580_0 .net "Zero_o", 0 0, L_0x11c6b85f0;  1 drivers
v0x11c60e630_0 .var "data", 31 0;
v0x11c60d810_0 .net/s "data1_i", 31 0, L_0x11c6b8290;  alias, 1 drivers
v0x11c60d900_0 .net/s "data2_i", 31 0, L_0x11c6b83f0;  alias, 1 drivers
v0x11c60d9b0_0 .net "data_o", 31 0, L_0x11c6b8580;  alias, 1 drivers
E_0x11c60e3d0 .event edge, v0x11c60e420_0, v0x11c60d810_0, v0x11c60d900_0;
S_0x11c60add0 .scope module, "ALU_Control" "ALU_Control" 5 117, 7 9 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "Funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
L_0x11c6b8510 .functor BUFZ 3, v0x11c60afd0_0, C4<000>, C4<000>, C4<000>;
v0x11c60afd0_0 .var "ALUCtrl", 2 0;
v0x11c607fa0_0 .net "ALUCtrl_o", 2 0, L_0x11c6b8510;  alias, 1 drivers
v0x11c608030_0 .net "ALUOp_i", 1 0, L_0x11c6b7bc0;  alias, 1 drivers
v0x11c6080e0_0 .net "Funct_i", 9 0, L_0x11c6b7ed0;  alias, 1 drivers
E_0x11c60af90 .event edge, v0x11c608030_0, v0x11c6080e0_0;
S_0x11c6a59a0 .scope module, "AND1" "AND" 5 194, 8 3 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x11c6b9540 .functor AND 1, v0x11c6a71e0_0, o0x120050610, C4<1>, C4<1>;
v0x11c6a5b10_0 .net "data0_i", 0 0, v0x11c6a71e0_0;  alias, 1 drivers
v0x11c6a5ba0_0 .net "data1_i", 0 0, o0x120050610;  alias, 0 drivers
v0x11c6a5c40_0 .net "data_o", 0 0, L_0x11c6b9540;  alias, 1 drivers
S_0x11c6a5d40 .scope module, "Add_PC" "Adder" 5 25, 9 1 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
L_0x120088058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x11c6a5f50_0 .net "data1_in", 31 0, L_0x120088058;  1 drivers
v0x11c6a6010_0 .net "data2_in", 31 0, v0x11c6b07b0_0;  alias, 1 drivers
v0x11c6a60c0_0 .net "data_o", 31 0, L_0x11c6b6630;  alias, 1 drivers
L_0x11c6b6630 .arith/sum 32, L_0x120088058, v0x11c6b07b0_0;
S_0x11c6a61d0 .scope module, "Adder" "Adder" 5 200, 9 1 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x11c6a6420_0 .net "data1_in", 31 0, L_0x11c6b9970;  1 drivers
v0x11c6a64c0_0 .net "data2_in", 31 0, v0x11c6ae290_0;  alias, 1 drivers
v0x11c6a6570_0 .net "data_o", 31 0, L_0x11c6b96d0;  alias, 1 drivers
L_0x11c6b96d0 .arith/sum 32, L_0x11c6b9970, v0x11c6ae290_0;
S_0x11c6a6680 .scope module, "Comparator" "Comparator" 5 188, 10 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /OUTPUT 1 "data_o";
v0x11c6a68e0_0 .net "data0_i", 31 0, L_0x11c6b6be0;  alias, 1 drivers
v0x11c6a69a0_0 .net "data1_i", 31 0, L_0x11c6b70c0;  alias, 1 drivers
v0x11c6a6a50_0 .net "data_o", 0 0, o0x120050610;  alias, 0 drivers
v0x11c6a6b20_0 .var "data_r", 0 0;
E_0x11c6a6890 .event edge, v0x11c6a68e0_0, v0x11c6a69a0_0;
S_0x11c6a6bf0 .scope module, "Control" "Control" 5 52, 11 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
    .port_info 4 /OUTPUT 1 "MemtoReg_o";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /OUTPUT 1 "MemWrite_o";
    .port_info 7 /OUTPUT 1 "Branch_o";
    .port_info 8 /INPUT 1 "NoOp_i";
    .port_info 9 /NODIR 0 "";
L_0x11c6b7220 .functor BUFZ 1, v0x11c6a78d0_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b7290 .functor BUFZ 2, v0x11c6a6f40_0, C4<00>, C4<00>, C4<00>;
L_0x11c6b7300 .functor BUFZ 1, v0x11c6a70a0_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b7370 .functor BUFZ 1, v0x11c6a7640_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b7400 .functor BUFZ 1, v0x11c6a7350_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b7490 .functor BUFZ 1, v0x11c6a7480_0, C4<0>, C4<0>, C4<0>;
v0x11c6a6f40_0 .var "ALUOp", 1 0;
v0x11c6a7000_0 .net "ALUOp_o", 1 0, L_0x11c6b7290;  alias, 1 drivers
v0x11c6a70a0_0 .var "ALUSrc", 0 0;
v0x11c6a7150_0 .net "ALUSrc_o", 0 0, L_0x11c6b7300;  alias, 1 drivers
v0x11c6a71e0_0 .var "Branch", 0 0;
v0x11c6a72c0_0 .net "Branch_o", 0 0, v0x11c6a71e0_0;  alias, 1 drivers
v0x11c6a7350_0 .var "MemRead", 0 0;
v0x11c6a73e0_0 .net "MemRead_o", 0 0, L_0x11c6b7400;  alias, 1 drivers
v0x11c6a7480_0 .var "MemWrite", 0 0;
v0x11c6a75a0_0 .net "MemWrite_o", 0 0, L_0x11c6b7490;  alias, 1 drivers
v0x11c6a7640_0 .var "MemtoReg", 0 0;
v0x11c6a76e0_0 .net "MemtoReg_o", 0 0, L_0x11c6b7370;  alias, 1 drivers
v0x11c6a7780_0 .net "NoOp_i", 0 0, L_0x11c6b9c20;  alias, 1 drivers
v0x11c6a7820_0 .net "Op_i", 6 0, L_0x11c6b75f0;  1 drivers
v0x11c6a78d0_0 .var "RegWrite", 0 0;
v0x11c6a7970_0 .net "RegWrite_o", 0 0, L_0x11c6b7220;  alias, 1 drivers
E_0x11c6a6ef0 .event edge, v0x11c6a7780_0, v0x11c6a7820_0;
S_0x11c6a7af0 .scope module, "Data_Memory" "Data_Memory" 5 148, 12 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x11c6a7d30_0 .net "MemRead_i", 0 0, v0x11c6a8dc0_0;  alias, 1 drivers
v0x11c6a7de0_0 .net "MemWrite_i", 0 0, L_0x11c6b88b0;  alias, 1 drivers
v0x11c6a7e80_0 .net *"_ivl_0", 31 0, L_0x11c6b8b60;  1 drivers
v0x11c6a7f40_0 .net *"_ivl_2", 31 0, L_0x11c6b8e00;  1 drivers
v0x11c6a7ff0_0 .net *"_ivl_4", 29 0, L_0x11c6b8c20;  1 drivers
L_0x120088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11c6a80e0_0 .net *"_ivl_6", 1 0, L_0x120088178;  1 drivers
L_0x1200881c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11c6a8190_0 .net/2s *"_ivl_8", 31 0, L_0x1200881c0;  1 drivers
v0x11c6a8240_0 .net "addr_i", 31 0, L_0x11c6b8940;  alias, 1 drivers
v0x11c6a82f0_0 .net "clk_i", 0 0, v0x11c6b4450_0;  alias, 1 drivers
v0x11c6a8400_0 .net "data_i", 31 0, L_0x11c6b89e0;  alias, 1 drivers
v0x11c6a84a0_0 .net "data_o", 31 0, L_0x11c6b8f20;  alias, 1 drivers
v0x11c6a8550 .array/s "memory", 1023 0, 31 0;
E_0x11c6a7cf0 .event posedge, v0x11c6a82f0_0;
L_0x11c6b8b60 .array/port v0x11c6a8550, L_0x11c6b8e00;
L_0x11c6b8c20 .part L_0x11c6b8940, 2, 30;
L_0x11c6b8e00 .concat [ 30 2 0 0], L_0x11c6b8c20, L_0x120088178;
L_0x11c6b8f20 .functor MUXZ 32, L_0x1200881c0, L_0x11c6b8b60, v0x11c6a8dc0_0, C4<>;
S_0x11c6a8680 .scope module, "EXMEM" "EXMEM" 5 130, 13 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /OUTPUT 1 "MemRead_o";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /INPUT 32 "ALUResult_i";
    .port_info 9 /OUTPUT 32 "ALUResult_o";
    .port_info 10 /INPUT 32 "WriteData_i";
    .port_info 11 /OUTPUT 32 "WriteData_o";
    .port_info 12 /INPUT 5 "WriteReg_i";
    .port_info 13 /OUTPUT 5 "WriteReg_o";
    .port_info 14 /INPUT 1 "clk_i";
L_0x11c6b86a0 .functor BUFZ 1, v0x11c6a93b0_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b87b0 .functor BUFZ 1, v0x11c6a91d0_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b88b0 .functor BUFZ 1, v0x11c6a8f90_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b8940 .functor BUFZ 32, L_0x11c6b8940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11c6b89e0 .functor BUFZ 32, v0x11c6a9690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11c6b8a50 .functor BUFZ 5, v0x11c6a9840_0, C4<00000>, C4<00000>, C4<00000>;
v0x11c6a8ab0_0 .net "ALUResult_i", 31 0, L_0x11c6b8580;  alias, 1 drivers
v0x11c6a8b40_0 .net "ALUResult_o", 31 0, L_0x11c6b8940;  alias, 1 drivers
v0x11c6a8bd0_0 .var "ALUResult_r", 31 0;
v0x11c6a8c60_0 .net "MemRead_i", 0 0, L_0x11c6b79b0;  alias, 1 drivers
v0x11c6a8cf0_0 .net "MemRead_o", 0 0, v0x11c6a8dc0_0;  alias, 1 drivers
v0x11c6a8dc0_0 .var "MemRead_r", 0 0;
v0x11c6a8e50_0 .net "MemWrite_i", 0 0, L_0x11c6b7aa0;  alias, 1 drivers
v0x11c6a8ee0_0 .net "MemWrite_o", 0 0, L_0x11c6b88b0;  alias, 1 drivers
v0x11c6a8f90_0 .var "MemWrite_r", 0 0;
v0x11c6a90a0_0 .net "MemtoReg_i", 0 0, L_0x11c6b78f0;  alias, 1 drivers
v0x11c6a9130_0 .net "MemtoReg_o", 0 0, L_0x11c6b87b0;  alias, 1 drivers
v0x11c6a91d0_0 .var "MemtoReg_r", 0 0;
v0x11c6a9270_0 .net "RegWrite_i", 0 0, L_0x11c6b7860;  alias, 1 drivers
v0x11c6a9310_0 .net "RegWrite_o", 0 0, L_0x11c6b86a0;  alias, 1 drivers
v0x11c6a93b0_0 .var "RegWrite_r", 0 0;
v0x11c6a9450_0 .net "WriteData_i", 31 0, L_0x11c6b8300;  alias, 1 drivers
v0x11c6a9500_0 .net "WriteData_o", 31 0, L_0x11c6b89e0;  alias, 1 drivers
v0x11c6a9690_0 .var "WriteData_r", 31 0;
v0x11c6a9720_0 .net "WriteReg_i", 4 0, L_0x11c6b7de0;  alias, 1 drivers
v0x11c6a97b0_0 .net "WriteReg_o", 4 0, L_0x11c6b8a50;  alias, 1 drivers
v0x11c6a9840_0 .var "WriteReg_r", 4 0;
v0x11c6a98d0_0 .net "clk_i", 0 0, v0x11c6b4450_0;  alias, 1 drivers
S_0x11c6a9ac0 .scope module, "EXMUX" "MUX1" 5 110, 14 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x120088130 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11c6a9d60_0 .net *"_ivl_3", 30 0, L_0x120088130;  1 drivers
v0x11c6a9e20_0 .net "ctrl_i", 0 0, L_0x11c6b7b50;  alias, 1 drivers
v0x11c6a9ec0_0 .net "data0_i", 31 0, L_0x11c6b8300;  alias, 1 drivers
v0x11c6a9f50_0 .net "data1_i", 31 0, L_0x11c6b77b0;  alias, 1 drivers
v0x11c6a9fe0_0 .net "data_o", 31 0, L_0x11c6b83f0;  alias, 1 drivers
v0x11c6aa0b0_0 .var "data_r", 0 0;
E_0x11c6a9d00 .event edge, v0x11c6a9e20_0, v0x11c6a9f50_0, v0x11c6a9450_0;
L_0x11c6b83f0 .concat [ 1 31 0 0], v0x11c6aa0b0_0, L_0x120088130;
S_0x11c6aa180 .scope module, "ForwardingUnit" "ForwardingUnit" 5 177, 15 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "PRS1_i";
    .port_info 1 /INPUT 5 "PRS2_i";
    .port_info 2 /INPUT 5 "MEMRd_i";
    .port_info 3 /INPUT 1 "WBRegWrite_i";
    .port_info 4 /INPUT 5 "WBRd_i";
    .port_info 5 /INPUT 1 "MEMRegWrite_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
L_0x11c6b9440 .functor BUFZ 2, v0x11c6aa570_0, C4<00>, C4<00>, C4<00>;
L_0x11c6b94b0 .functor BUFZ 2, v0x11c6aa6c0_0, C4<00>, C4<00>, C4<00>;
v0x11c6aa4b0_0 .net "ForwardA_o", 1 0, L_0x11c6b9440;  alias, 1 drivers
v0x11c6aa570_0 .var "ForwardA_r", 1 0;
v0x11c6aa610_0 .net "ForwardB_o", 1 0, L_0x11c6b94b0;  alias, 1 drivers
v0x11c6aa6c0_0 .var "ForwardB_r", 1 0;
v0x11c6aa770_0 .net "MEMRd_i", 4 0, L_0x11c6b8a50;  alias, 1 drivers
v0x11c6aa850_0 .net "MEMRegWrite_i", 0 0, L_0x11c6b86a0;  alias, 1 drivers
v0x11c6aa900_0 .net "PRS1_i", 4 0, L_0x11c6b7c80;  alias, 1 drivers
v0x11c6aa990_0 .net "PRS2_i", 4 0, L_0x11c6b7d10;  alias, 1 drivers
v0x11c6aaa40_0 .net "WBRd_i", 4 0, v0x11c6aece0_0;  alias, 1 drivers
v0x11c6aab70_0 .net "WBRegWrite_i", 0 0, v0x11c6af130_0;  alias, 1 drivers
E_0x11c6aa440/0 .event edge, v0x11c6a9310_0, v0x11c6a97b0_0, v0x11c6aa900_0, v0x11c6aa990_0;
E_0x11c6aa440/1 .event edge, v0x11c6aab70_0, v0x11c6aaa40_0;
E_0x11c6aa440 .event/or E_0x11c6aa440/0, E_0x11c6aa440/1;
S_0x11c6aac90 .scope module, "Hazard_Detection" "Hazard_Detection" 5 213, 16 1 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRead_i";
    .port_info 1 /INPUT 5 "PRD_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /OUTPUT 1 "Stall_o";
    .port_info 5 /OUTPUT 1 "PCWrite_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
L_0x11c6b9b40 .functor BUFZ 1, v0x11c6ab210_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b9bb0 .functor BUFZ 1, v0x11c6ab5f0_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b9c20 .functor BUFZ 1, v0x11c6ab0d0_0, C4<0>, C4<0>, C4<0>;
v0x11c6aaf60_0 .net "MemRead_i", 0 0, L_0x11c6b79b0;  alias, 1 drivers
v0x11c6ab020_0 .net "NoOp_o", 0 0, L_0x11c6b9c20;  alias, 1 drivers
v0x11c6ab0d0_0 .var "NoOp_r", 0 0;
v0x11c6ab180_0 .net "PCWrite_o", 0 0, L_0x11c6b9b40;  alias, 1 drivers
v0x11c6ab210_0 .var "PCWrite_r", 0 0;
v0x11c6ab2e0_0 .net "PRD_i", 4 0, L_0x11c6b7de0;  alias, 1 drivers
v0x11c6ab380_0 .net "RS1addr_i", 4 0, L_0x11c6b62d0;  alias, 1 drivers
v0x11c6ab420_0 .net "RS2addr_i", 4 0, L_0x11c6b63f0;  alias, 1 drivers
v0x11c6ab4d0_0 .net "Stall_o", 0 0, L_0x11c6b9bb0;  alias, 1 drivers
v0x11c6ab5f0_0 .var "Stall_r", 0 0;
E_0x11c6aaf00 .event edge, v0x11c6a8c60_0, v0x11c6a9720_0, v0x11c6ab380_0, v0x11c6ab420_0;
S_0x11c6ab700 .scope module, "IDEX" "IDEX" 5 64, 17 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RS1data_i";
    .port_info 1 /INPUT 32 "RS2data_i";
    .port_info 2 /INPUT 32 "Imm_i";
    .port_info 3 /INPUT 10 "Funct_i";
    .port_info 4 /INPUT 1 "RegWrite_i";
    .port_info 5 /INPUT 1 "MemtoReg_i";
    .port_info 6 /INPUT 1 "MemRead_i";
    .port_info 7 /INPUT 1 "MemWrite_i";
    .port_info 8 /INPUT 2 "ALUOp_i";
    .port_info 9 /INPUT 1 "ALUSrc_i";
    .port_info 10 /INPUT 5 "PRS1_i";
    .port_info 11 /INPUT 5 "PRS2_i";
    .port_info 12 /INPUT 5 "PRD_i";
    .port_info 13 /INPUT 1 "clk_i";
    .port_info 14 /OUTPUT 32 "RS1data_o";
    .port_info 15 /OUTPUT 32 "RS2data_o";
    .port_info 16 /OUTPUT 32 "Imm_o";
    .port_info 17 /OUTPUT 10 "Funct_o";
    .port_info 18 /OUTPUT 1 "RegWrite_o";
    .port_info 19 /OUTPUT 1 "MemtoReg_o";
    .port_info 20 /OUTPUT 1 "MemRead_o";
    .port_info 21 /OUTPUT 1 "MemWrite_o";
    .port_info 22 /OUTPUT 2 "ALUOp_o";
    .port_info 23 /OUTPUT 1 "ALUSrc_o";
    .port_info 24 /OUTPUT 5 "PRS1_o";
    .port_info 25 /OUTPUT 5 "PRS2_o";
    .port_info 26 /OUTPUT 5 "PRD_o";
L_0x11c6b76b0 .functor BUFZ 32, v0x11c6ad250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11c6b7720 .functor BUFZ 32, v0x11c6ad570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11c6b77b0 .functor BUFZ 32, v0x11c6ac420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11c6b7860 .functor BUFZ 1, v0x11c6ad770_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b78f0 .functor BUFZ 1, v0x11c6aca90_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b79b0 .functor BUFZ 1, v0x11c6ac610_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b7aa0 .functor BUFZ 1, v0x11c6ac8e0_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b7b50 .functor BUFZ 1, v0x11c6abfa0_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b7bc0 .functor BUFZ 2, v0x11c6abd90_0, C4<00>, C4<00>, C4<00>;
L_0x11c6b7c80 .functor BUFZ 5, v0x11c6ace40_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11c6b7d10 .functor BUFZ 5, v0x11c6ad050_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11c6b7de0 .functor BUFZ 5, v0x11c6acc40_0, C4<00000>, C4<00000>, C4<00000>;
L_0x11c6b7ed0 .functor BUFZ 10, v0x11c6ac190_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x11c6abc30_0 .net "ALUOp_i", 1 0, L_0x11c6b7290;  alias, 1 drivers
v0x11c6abd00_0 .net "ALUOp_o", 1 0, L_0x11c6b7bc0;  alias, 1 drivers
v0x11c6abd90_0 .var "ALUOp_r", 1 0;
v0x11c6abe20_0 .net "ALUSrc_i", 0 0, L_0x11c6b7300;  alias, 1 drivers
v0x11c6abed0_0 .net "ALUSrc_o", 0 0, L_0x11c6b7b50;  alias, 1 drivers
v0x11c6abfa0_0 .var "ALUSrc_r", 0 0;
v0x11c6ac030_0 .net "Funct_i", 9 0, L_0x11c6b81f0;  1 drivers
v0x11c6ac0d0_0 .net "Funct_o", 9 0, L_0x11c6b7ed0;  alias, 1 drivers
v0x11c6ac190_0 .var "Funct_r", 9 0;
v0x11c6ac2b0_0 .net "Imm_i", 31 0, o0x120051fc0;  alias, 0 drivers
v0x11c6ac360_0 .net "Imm_o", 31 0, L_0x11c6b77b0;  alias, 1 drivers
v0x11c6ac420_0 .var "Imm_r", 31 0;
v0x11c6ac4b0_0 .net "MemRead_i", 0 0, L_0x11c6b7400;  alias, 1 drivers
v0x11c6ac540_0 .net "MemRead_o", 0 0, L_0x11c6b79b0;  alias, 1 drivers
v0x11c6ac610_0 .var "MemRead_r", 0 0;
v0x11c6ac6a0_0 .net "MemWrite_i", 0 0, L_0x11c6b7490;  alias, 1 drivers
v0x11c6ac730_0 .net "MemWrite_o", 0 0, L_0x11c6b7aa0;  alias, 1 drivers
v0x11c6ac8e0_0 .var "MemWrite_r", 0 0;
v0x11c6ac970_0 .net "MemtoReg_i", 0 0, L_0x11c6b7370;  alias, 1 drivers
v0x11c6aca00_0 .net "MemtoReg_o", 0 0, L_0x11c6b78f0;  alias, 1 drivers
v0x11c6aca90_0 .var "MemtoReg_r", 0 0;
v0x11c6acb20_0 .net "PRD_i", 4 0, L_0x11c6b6510;  alias, 1 drivers
v0x11c6acbb0_0 .net "PRD_o", 4 0, L_0x11c6b7de0;  alias, 1 drivers
v0x11c6acc40_0 .var "PRD_r", 4 0;
v0x11c6accf0_0 .net "PRS1_i", 4 0, L_0x11c6b62d0;  alias, 1 drivers
v0x11c6acd90_0 .net "PRS1_o", 4 0, L_0x11c6b7c80;  alias, 1 drivers
v0x11c6ace40_0 .var "PRS1_r", 4 0;
v0x11c6acee0_0 .net "PRS2_i", 4 0, L_0x11c6b63f0;  alias, 1 drivers
v0x11c6acfa0_0 .net "PRS2_o", 4 0, L_0x11c6b7d10;  alias, 1 drivers
v0x11c6ad050_0 .var "PRS2_r", 4 0;
v0x11c6ad0f0_0 .net "RS1data_i", 31 0, L_0x11c6b6be0;  alias, 1 drivers
v0x11c6ad1b0_0 .net "RS1data_o", 31 0, L_0x11c6b76b0;  alias, 1 drivers
v0x11c6ad250_0 .var "RS1data_r", 31 0;
v0x11c6ac7e0_0 .net "RS2data_i", 31 0, L_0x11c6b70c0;  alias, 1 drivers
v0x11c6ad4e0_0 .net "RS2data_o", 31 0, L_0x11c6b7720;  alias, 1 drivers
v0x11c6ad570_0 .var "RS2data_r", 31 0;
v0x11c6ad610_0 .net "RegWrite_i", 0 0, L_0x11c6b7220;  alias, 1 drivers
v0x11c6ad6c0_0 .net "RegWrite_o", 0 0, L_0x11c6b7860;  alias, 1 drivers
v0x11c6ad770_0 .var "RegWrite_r", 0 0;
v0x11c6ad800_0 .net "clk_i", 0 0, v0x11c6b4450_0;  alias, 1 drivers
S_0x11c6adb50 .scope module, "IFID" "IFID" 5 31, 18 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "Inst_i";
    .port_info 2 /OUTPUT 32 "Inst_o";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
    .port_info 5 /INPUT 1 "Stall_i";
    .port_info 6 /INPUT 1 "Flush_i";
v0x11c6ade00_0 .net "Flush_i", 0 0, L_0x11c6b9540;  alias, 1 drivers
v0x11c6ab8c0_0 .var "Inst_R", 31 0;
v0x11c6adeb0_0 .net "Inst_i", 31 0, o0x1200527a0;  alias, 0 drivers
v0x11c6adf40_0 .net "Inst_o", 31 0, v0x11c6ab8c0_0;  alias, 1 drivers
v0x11c6adfd0_0 .net "Stall_i", 0 0, L_0x11c6b9bb0;  alias, 1 drivers
v0x11c6ae0a0_0 .net "clk_i", 0 0, v0x11c6b4450_0;  alias, 1 drivers
v0x11c6ae130_0 .net "pc_i", 31 0, v0x11c6b07b0_0;  alias, 1 drivers
v0x11c6ae1e0_0 .net "pc_o", 31 0, v0x11c6ae290_0;  alias, 1 drivers
v0x11c6ae290_0 .var "pc_r", 31 0;
S_0x11c6ae420 .scope module, "MEMWB" "MEMWB" 5 156, 19 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /INPUT 32 "ALUResult_i";
    .port_info 5 /OUTPUT 32 "ALUResult_o";
    .port_info 6 /INPUT 32 "ReadData_i";
    .port_info 7 /OUTPUT 32 "ReadData_o";
    .port_info 8 /INPUT 5 "PRD_i";
    .port_info 9 /OUTPUT 5 "PRD_o";
    .port_info 10 /INPUT 1 "clk_i";
L_0x11c6b90f0 .functor BUFZ 1, v0x11c6aead0_0, C4<0>, C4<0>, C4<0>;
L_0x11c6b9160 .functor BUFZ 32, v0x11c6ae8a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11c6b91d0 .functor BUFZ 32, v0x11c6aef40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11c6ae750_0 .net "ALUResult_i", 31 0, L_0x11c6b8940;  alias, 1 drivers
v0x11c6ae800_0 .net "ALUResult_o", 31 0, L_0x11c6b9160;  alias, 1 drivers
v0x11c6ae8a0_0 .var "ALUResult_r", 31 0;
v0x11c6ae950_0 .net "MemtoReg_i", 0 0, L_0x11c6b87b0;  alias, 1 drivers
v0x11c6aea00_0 .net "MemtoReg_o", 0 0, L_0x11c6b90f0;  alias, 1 drivers
v0x11c6aead0_0 .var "MemtoReg_r", 0 0;
v0x11c6aeb70_0 .net "PRD_i", 4 0, L_0x11c6b8a50;  alias, 1 drivers
v0x11c6aec50_0 .net "PRD_o", 4 0, v0x11c6aece0_0;  alias, 1 drivers
v0x11c6aece0_0 .var "PRD_r", 4 0;
v0x11c6aedf0_0 .net "ReadData_i", 31 0, L_0x11c6b8f20;  alias, 1 drivers
v0x11c6aeeb0_0 .net "ReadData_o", 31 0, L_0x11c6b91d0;  alias, 1 drivers
v0x11c6aef40_0 .var "ReadData_r", 31 0;
v0x11c6aefd0_0 .net "RegWrite_i", 0 0, L_0x11c6b86a0;  alias, 1 drivers
v0x11c6af0a0_0 .net "RegWrite_o", 0 0, v0x11c6af130_0;  alias, 1 drivers
v0x11c6af130_0 .var "RegWrite_r", 0 0;
v0x11c6af1c0_0 .net "clk_i", 0 0, v0x11c6b4450_0;  alias, 1 drivers
S_0x11c6af3d0 .scope module, "MUX2A" "MUX2" 5 94, 20 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "RSdata_i";
    .port_info 2 /INPUT 32 "ALUResult_i";
    .port_info 3 /INPUT 32 "WriteData_i";
    .port_info 4 /OUTPUT 32 "ALUParameter_o";
L_0x11c6b8290 .functor BUFZ 32, v0x11c6af730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11c6af660_0 .net "ALUParameter_o", 31 0, L_0x11c6b8290;  alias, 1 drivers
v0x11c6af730_0 .var "ALUParameter_r", 31 0;
v0x11c6af7c0_0 .net "ALUResult_i", 31 0, L_0x11c6b8940;  alias, 1 drivers
v0x11c6af850_0 .net "Forward_i", 1 0, L_0x11c6b9440;  alias, 1 drivers
v0x11c6af8e0_0 .net "RSdata_i", 31 0, L_0x11c6b76b0;  alias, 1 drivers
v0x11c6af9b0_0 .net "WriteData_i", 31 0, L_0x11c6b9320;  alias, 1 drivers
E_0x11c6af610 .event edge, v0x11c6aa4b0_0, v0x11c6ad1b0_0, v0x11c6af9b0_0, v0x11c6a8240_0;
S_0x11c6afad0 .scope module, "MUX2B" "MUX2" 5 102, 20 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_i";
    .port_info 1 /INPUT 32 "RSdata_i";
    .port_info 2 /INPUT 32 "ALUResult_i";
    .port_info 3 /INPUT 32 "WriteData_i";
    .port_info 4 /OUTPUT 32 "ALUParameter_o";
L_0x11c6b8300 .functor BUFZ 32, v0x11c6afee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x11c6afdf0_0 .net "ALUParameter_o", 31 0, L_0x11c6b8300;  alias, 1 drivers
v0x11c6afee0_0 .var "ALUParameter_r", 31 0;
v0x11c6aff80_0 .net "ALUResult_i", 31 0, L_0x11c6b8940;  alias, 1 drivers
v0x11c6b00b0_0 .net "Forward_i", 1 0, L_0x11c6b94b0;  alias, 1 drivers
v0x11c6b0160_0 .net "RSdata_i", 31 0, L_0x11c6b7720;  alias, 1 drivers
v0x11c6b01f0_0 .net "WriteData_i", 31 0, L_0x11c6b9320;  alias, 1 drivers
E_0x11c6afd90 .event edge, v0x11c6aa610_0, v0x11c6ad4e0_0, v0x11c6af9b0_0, v0x11c6a8240_0;
S_0x11c6b0310 .scope module, "PC" "PC" 5 16, 21 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x11c6b05b0_0 .net "PCWrite_i", 0 0, L_0x11c6b9b40;  alias, 1 drivers
v0x11c6b0670_0 .net "clk_i", 0 0, v0x11c6b4450_0;  alias, 1 drivers
v0x11c6b0700_0 .net "pc_i", 31 0, L_0x11c6b9aa0;  alias, 1 drivers
v0x11c6b07b0_0 .var "pc_o", 31 0;
v0x11c6b0890_0 .net "rst_i", 0 0, v0x11c6b44e0_0;  alias, 1 drivers
v0x11c6b0960_0 .net "start_i", 0 0, v0x11c6b5bb0_0;  alias, 1 drivers
E_0x11c6b0560 .event posedge, v0x11c6b0890_0, v0x11c6a82f0_0;
S_0x11c6b0a80 .scope module, "PCMUX" "MUX1" 5 205, 14 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x120088298 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11c6b0cd0_0 .net *"_ivl_3", 30 0, L_0x120088298;  1 drivers
v0x11c6b0d90_0 .net "ctrl_i", 0 0, L_0x11c6b9540;  alias, 1 drivers
v0x11c6b0e70_0 .net "data0_i", 31 0, L_0x11c6b6630;  alias, 1 drivers
v0x11c6b0f20_0 .net "data1_i", 31 0, L_0x11c6b96d0;  alias, 1 drivers
v0x11c6b0fd0_0 .net "data_o", 31 0, L_0x11c6b9aa0;  alias, 1 drivers
v0x11c6b10a0_0 .var "data_r", 0 0;
E_0x11c6ad890 .event edge, v0x11c6a5c40_0, v0x11c6a6570_0, v0x11c6a60c0_0;
L_0x11c6b9aa0 .concat [ 1 31 0 0], v0x11c6b10a0_0, L_0x120088298;
S_0x11c6b1180 .scope module, "Registers" "Registers" 5 41, 22 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x11c6b69b0 .functor AND 1, L_0x11c6b6890, v0x11c6af130_0, C4<1>, C4<1>;
L_0x11c6b6e10 .functor AND 1, L_0x11c6b6d40, v0x11c6af130_0, C4<1>, C4<1>;
v0x11c6b1440_0 .net "RDaddr_i", 4 0, v0x11c6aece0_0;  alias, 1 drivers
v0x11c6b1530_0 .net "RDdata_i", 31 0, L_0x11c6b9320;  alias, 1 drivers
v0x11c6b1600_0 .net "RS1addr_i", 4 0, L_0x11c6b62d0;  alias, 1 drivers
v0x11c6b16d0_0 .net "RS1data_o", 31 0, L_0x11c6b6be0;  alias, 1 drivers
v0x11c6b17a0_0 .net "RS2addr_i", 4 0, L_0x11c6b63f0;  alias, 1 drivers
v0x11c6b18b0_0 .net "RS2data_o", 31 0, L_0x11c6b70c0;  alias, 1 drivers
v0x11c6b1980_0 .net "RegWrite_i", 0 0, v0x11c6af130_0;  alias, 1 drivers
v0x11c6b1a50_0 .net *"_ivl_0", 0 0, L_0x11c6b6890;  1 drivers
v0x11c6b1ae0_0 .net *"_ivl_12", 0 0, L_0x11c6b6d40;  1 drivers
v0x11c6b1bf0_0 .net *"_ivl_15", 0 0, L_0x11c6b6e10;  1 drivers
v0x11c6b1c80_0 .net *"_ivl_16", 31 0, L_0x11c6b6ec0;  1 drivers
v0x11c6b1d10_0 .net *"_ivl_18", 6 0, L_0x11c6b6f60;  1 drivers
L_0x1200880e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11c6b1da0_0 .net *"_ivl_21", 1 0, L_0x1200880e8;  1 drivers
v0x11c6b1e30_0 .net *"_ivl_3", 0 0, L_0x11c6b69b0;  1 drivers
v0x11c6b1ec0_0 .net *"_ivl_4", 31 0, L_0x11c6b6aa0;  1 drivers
v0x11c6b1f50_0 .net *"_ivl_6", 6 0, L_0x11c6b6b40;  1 drivers
L_0x1200880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x11c6b2000_0 .net *"_ivl_9", 1 0, L_0x1200880a0;  1 drivers
v0x11c6b2190_0 .net "clk_i", 0 0, v0x11c6b4450_0;  alias, 1 drivers
v0x11c6b2220 .array/s "register", 31 0, 31 0;
L_0x11c6b6890 .cmp/eq 5, L_0x11c6b62d0, v0x11c6aece0_0;
L_0x11c6b6aa0 .array/port v0x11c6b2220, L_0x11c6b6b40;
L_0x11c6b6b40 .concat [ 5 2 0 0], L_0x11c6b62d0, L_0x1200880a0;
L_0x11c6b6be0 .functor MUXZ 32, L_0x11c6b6aa0, L_0x11c6b9320, L_0x11c6b69b0, C4<>;
L_0x11c6b6d40 .cmp/eq 5, L_0x11c6b63f0, v0x11c6aece0_0;
L_0x11c6b6ec0 .array/port v0x11c6b2220, L_0x11c6b6f60;
L_0x11c6b6f60 .concat [ 5 2 0 0], L_0x11c6b63f0, L_0x1200880e8;
L_0x11c6b70c0 .functor MUXZ 32, L_0x11c6b6ec0, L_0x11c6b9320, L_0x11c6b6e10, C4<>;
S_0x11c6b2360 .scope module, "WBMUX" "MUX1" 5 170, 14 2 0, S_0x11c61ded0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ctrl_i";
    .port_info 1 /INPUT 32 "data0_i";
    .port_info 2 /INPUT 32 "data1_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0x120088208 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x11c6b2580_0 .net *"_ivl_3", 30 0, L_0x120088208;  1 drivers
v0x11c6b2640_0 .net "ctrl_i", 0 0, L_0x11c6b90f0;  alias, 1 drivers
v0x11c6b26e0_0 .net "data0_i", 31 0, L_0x11c6b9160;  alias, 1 drivers
v0x11c6b2790_0 .net "data1_i", 31 0, L_0x11c6b91d0;  alias, 1 drivers
v0x11c6b2840_0 .net "data_o", 31 0, L_0x11c6b9320;  alias, 1 drivers
v0x11c6b2910_0 .var "data_r", 0 0;
E_0x11c6b2530 .event edge, v0x11c6aea00_0, v0x11c6aeeb0_0, v0x11c6ae800_0;
L_0x11c6b9320 .concat [ 1 31 0 0], v0x11c6b2910_0, L_0x120088208;
    .scope S_0x11c67f9c0;
T_0 ;
    %wait E_0x11c61eee0;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 3, 12, 5;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 259, 0, 10;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x11c61ef10_0, 0, 12;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 3, 12, 5;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 291, 0, 10;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11c61ef10_0, 0, 12;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x11c61dd80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11c61dd80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11c61dd80_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11c61ef10_0, 0, 12;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x11c61ef10_0;
    %parti/s 1, 11, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1048575, 0, 20;
    %load/vec4 v0x11c61ef10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11c61efc0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x11c61ef10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x11c61efc0_0, 0, 32;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11c6b0310;
T_1 ;
    %wait E_0x11c6b0560;
    %load/vec4 v0x11c6b0890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11c6b07b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x11c6b05b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x11c6b0960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x11c6b0700_0;
    %assign/vec4 v0x11c6b07b0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x11c6b07b0_0;
    %assign/vec4 v0x11c6b07b0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x11c6adb50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6ab8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6ae290_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x11c6adb50;
T_3 ;
    %wait E_0x11c6a7cf0;
    %load/vec4 v0x11c6ade00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11c6ab8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11c6ae290_0, 0;
T_3.0 ;
    %load/vec4 v0x11c6adfd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x11c6adeb0_0;
    %assign/vec4 v0x11c6ab8c0_0, 0;
    %load/vec4 v0x11c6ae130_0;
    %assign/vec4 v0x11c6ae290_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x11c6b1180;
T_4 ;
    %wait E_0x11c6a7cf0;
    %load/vec4 v0x11c6b1980_0;
    %load/vec4 v0x11c6b1440_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x11c6b1530_0;
    %load/vec4 v0x11c6b1440_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c6b2220, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x11c6a6bf0;
T_5 ;
    %wait E_0x11c6a6ef0;
    %load/vec4 v0x11c6a7780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c6a6f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a70a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a78d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a71e0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x11c6a7820_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c6a6f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a70a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a78d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a71e0_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11c6a6f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a70a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a78d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a71e0_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c6a6f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a70a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a78d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a71e0_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c6a6f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a70a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a78d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a7640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a7350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a71e0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c6a6f40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a70a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a78d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a7350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a71e0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11c6a6f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a70a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a78d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a7480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6a71e0_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11c6ab700;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6ad250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6ad570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6ac420_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ad770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6aca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ac610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ac8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6abfa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c6abd90_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11c6ace40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11c6ad050_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11c6acc40_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x11c6ac190_0, 0, 10;
    %end;
    .thread T_6;
    .scope S_0x11c6ab700;
T_7 ;
    %wait E_0x11c6a7cf0;
    %load/vec4 v0x11c6ad0f0_0;
    %assign/vec4 v0x11c6ad250_0, 0;
    %load/vec4 v0x11c6ac7e0_0;
    %assign/vec4 v0x11c6ad570_0, 0;
    %load/vec4 v0x11c6ac2b0_0;
    %assign/vec4 v0x11c6ac420_0, 0;
    %load/vec4 v0x11c6ad610_0;
    %assign/vec4 v0x11c6ad770_0, 0;
    %load/vec4 v0x11c6ac970_0;
    %assign/vec4 v0x11c6aca90_0, 0;
    %load/vec4 v0x11c6ac4b0_0;
    %assign/vec4 v0x11c6ac610_0, 0;
    %load/vec4 v0x11c6ac6a0_0;
    %assign/vec4 v0x11c6ac8e0_0, 0;
    %load/vec4 v0x11c6abe20_0;
    %assign/vec4 v0x11c6abfa0_0, 0;
    %load/vec4 v0x11c6abc30_0;
    %assign/vec4 v0x11c6abd90_0, 0;
    %load/vec4 v0x11c6accf0_0;
    %assign/vec4 v0x11c6ace40_0, 0;
    %load/vec4 v0x11c6acee0_0;
    %assign/vec4 v0x11c6ad050_0, 0;
    %load/vec4 v0x11c6acb20_0;
    %assign/vec4 v0x11c6acc40_0, 0;
    %load/vec4 v0x11c6ac030_0;
    %assign/vec4 v0x11c6ac190_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11c6af3d0;
T_8 ;
    %wait E_0x11c6af610;
    %load/vec4 v0x11c6af850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x11c6af8e0_0;
    %store/vec4 v0x11c6af730_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x11c6af9b0_0;
    %store/vec4 v0x11c6af730_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x11c6af7c0_0;
    %store/vec4 v0x11c6af730_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x11c6afad0;
T_9 ;
    %wait E_0x11c6afd90;
    %load/vec4 v0x11c6b00b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x11c6b0160_0;
    %store/vec4 v0x11c6afee0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x11c6b01f0_0;
    %store/vec4 v0x11c6afee0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x11c6aff80_0;
    %store/vec4 v0x11c6afee0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x11c6a9ac0;
T_10 ;
    %wait E_0x11c6a9d00;
    %load/vec4 v0x11c6a9e20_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x11c6a9f50_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x11c6a9ec0_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %pad/u 1;
    %store/vec4 v0x11c6aa0b0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x11c60add0;
T_11 ;
    %wait E_0x11c60af90;
    %load/vec4 v0x11c608030_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x11c6080e0_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x11c60afd0_0, 0, 3;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x11c60afd0_0, 0, 3;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x11c6080e0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x11c60afd0_0, 0, 3;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x11c60afd0_0, 0, 3;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x11c60afd0_0, 0, 3;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x11c60afd0_0, 0, 3;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x11c60afd0_0, 0, 3;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x11c60afd0_0, 0, 3;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x11c60f1c0;
T_12 ;
    %wait E_0x11c60e3d0;
    %load/vec4 v0x11c60e420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.0 ;
    %load/vec4 v0x11c60d810_0;
    %load/vec4 v0x11c60d900_0;
    %and;
    %store/vec4 v0x11c60e630_0, 0, 32;
    %jmp T_12.7;
T_12.1 ;
    %load/vec4 v0x11c60d810_0;
    %load/vec4 v0x11c60d900_0;
    %xor;
    %store/vec4 v0x11c60e630_0, 0, 32;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0x11c60d810_0;
    %load/vec4 v0x11c60d900_0;
    %add;
    %store/vec4 v0x11c60e630_0, 0, 32;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0x11c60d810_0;
    %load/vec4 v0x11c60d900_0;
    %sub;
    %store/vec4 v0x11c60e630_0, 0, 32;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x11c60d810_0;
    %load/vec4 v0x11c60d900_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x11c60e630_0, 0, 32;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x11c60d810_0;
    %load/vec4 v0x11c60d900_0;
    %mul;
    %store/vec4 v0x11c60e630_0, 0, 32;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x11c60d810_0;
    %load/vec4 v0x11c60d900_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x11c60e630_0, 0, 32;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x11c6a8680;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a93b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a91d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a8dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6a8f90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6a8bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6a9690_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11c6a9840_0, 0, 5;
    %end;
    .thread T_13;
    .scope S_0x11c6a8680;
T_14 ;
    %wait E_0x11c6a7cf0;
    %load/vec4 v0x11c6a9270_0;
    %assign/vec4 v0x11c6a93b0_0, 0;
    %load/vec4 v0x11c6a90a0_0;
    %assign/vec4 v0x11c6a91d0_0, 0;
    %load/vec4 v0x11c6a8c60_0;
    %assign/vec4 v0x11c6a8dc0_0, 0;
    %load/vec4 v0x11c6a8e50_0;
    %assign/vec4 v0x11c6a8f90_0, 0;
    %load/vec4 v0x11c6a8ab0_0;
    %assign/vec4 v0x11c6a8bd0_0, 0;
    %load/vec4 v0x11c6a9450_0;
    %assign/vec4 v0x11c6a9690_0, 0;
    %load/vec4 v0x11c6a9720_0;
    %assign/vec4 v0x11c6a9840_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x11c6a7af0;
T_15 ;
    %wait E_0x11c6a7cf0;
    %load/vec4 v0x11c6a7de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x11c6a8400_0;
    %load/vec4 v0x11c6a8240_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c6a8550, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x11c6ae420;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6af130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6aead0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6ae8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6aef40_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x11c6aece0_0, 0, 5;
    %end;
    .thread T_16;
    .scope S_0x11c6ae420;
T_17 ;
    %wait E_0x11c6a7cf0;
    %load/vec4 v0x11c6ae950_0;
    %assign/vec4 v0x11c6aead0_0, 0;
    %load/vec4 v0x11c6ae750_0;
    %assign/vec4 v0x11c6ae8a0_0, 0;
    %load/vec4 v0x11c6aedf0_0;
    %assign/vec4 v0x11c6aef40_0, 0;
    %load/vec4 v0x11c6aeb70_0;
    %assign/vec4 v0x11c6aece0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x11c6b2360;
T_18 ;
    %wait E_0x11c6b2530;
    %load/vec4 v0x11c6b2640_0;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x11c6b2790_0;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x11c6b26e0_0;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/u 1;
    %store/vec4 v0x11c6b2910_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x11c6aa180;
T_19 ;
    %wait E_0x11c6aa440;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c6aa570_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c6aa6c0_0, 0, 2;
    %load/vec4 v0x11c6aa850_0;
    %load/vec4 v0x11c6aa770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11c6aa770_0;
    %load/vec4 v0x11c6aa900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11c6aa570_0, 0, 2;
T_19.0 ;
    %load/vec4 v0x11c6aa850_0;
    %load/vec4 v0x11c6aa770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11c6aa770_0;
    %load/vec4 v0x11c6aa990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11c6aa6c0_0, 0, 2;
T_19.2 ;
    %load/vec4 v0x11c6aab70_0;
    %load/vec4 v0x11c6aaa40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11c6aa850_0;
    %load/vec4 v0x11c6aa770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x11c6aa770_0;
    %load/vec4 v0x11c6aa900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11c6aaa40_0;
    %load/vec4 v0x11c6aa900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11c6aa570_0, 0, 2;
T_19.4 ;
    %load/vec4 v0x11c6aab70_0;
    %load/vec4 v0x11c6aaa40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11c6aa850_0;
    %load/vec4 v0x11c6aa770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x11c6aa770_0;
    %load/vec4 v0x11c6aa990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x11c6aaa40_0;
    %load/vec4 v0x11c6aa990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11c6aa6c0_0, 0, 2;
T_19.6 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x11c6a6680;
T_20 ;
    %wait E_0x11c6a6890;
    %load/vec4 v0x11c6a68e0_0;
    %load/vec4 v0x11c6a69a0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %pad/s 1;
    %store/vec4 v0x11c6a6b20_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x11c6b0a80;
T_21 ;
    %wait E_0x11c6ad890;
    %load/vec4 v0x11c6b0d90_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v0x11c6b0f20_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v0x11c6b0e70_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %pad/u 1;
    %store/vec4 v0x11c6b10a0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x11c6aac90;
T_22 ;
    %wait E_0x11c6aaf00;
    %load/vec4 v0x11c6aaf60_0;
    %load/vec4 v0x11c6ab2e0_0;
    %load/vec4 v0x11c6ab380_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11c6ab2e0_0;
    %load/vec4 v0x11c6ab420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6ab0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6ab5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ab210_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ab0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6ab5f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6ab210_0, 0, 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x11c689b40;
T_23 ;
    %delay 25, 0;
    %load/vec4 v0x11c6b4450_0;
    %inv;
    %store/vec4 v0x11c6b4450_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x11c689b40;
T_24 ;
    %vpi_call 4 22 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 4 23 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6b5c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6b5e80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6b5cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6b5d60_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x11c6b5d60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x11c6b5d60_0;
    %store/vec4a v0x11c61ee50, 4, 0;
    %load/vec4 v0x11c6b5d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c6b5d60_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6b5d60_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x11c6b5d60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x11c6b5d60_0;
    %store/vec4a v0x11c6a8550, 4, 0;
    %load/vec4 v0x11c6b5d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c6b5d60_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6a8550, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6a8550, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6a8550, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6a8550, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6a8550, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11c6b5d60_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x11c6b5d60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x11c6b5d60_0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %load/vec4 v0x11c6b5d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c6b5d60_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c6b2220, 4, 0;
    %vpi_call 4 63 "$readmemb", "instruction.txt", v0x11c61ee50 {0 0 0};
    %vpi_func 4 67 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x11c6b5df0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6b4450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6b44e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6b5bb0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c6b44e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c6b5bb0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x11c689b40;
T_25 ;
    %wait E_0x11c6a7cf0;
    %load/vec4 v0x11c6b5c40_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %vpi_call 4 82 "$finish" {0 0 0};
T_25.0 ;
    %load/vec4 v0x11c6ab4d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11c6a72c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x11c6b5e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c6b5e80_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x11c6b3b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x11c6b5cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c6b5cd0_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x11c6b5c40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11c6b5c40_0, 0, 32;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "Instruction_Memory.v";
    "Sign_Extend.v";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "AND.v";
    "Adder.v";
    "Comparator.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "MUX1.v";
    "ForwardingUnit.v";
    "HDU.v";
    "IDEX.v";
    "IFID.v";
    "MEMWB.v";
    "MUX2.v";
    "PC.v";
    "Registers.v";
