/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2005
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. 
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *    f32k_clk.c
 *
 * Project:
 * --------
 *   Maui_Software
 *
 * Description:
 * ------------
 *   This Module defines the F32K_CLK driver.
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/
#include "drv_features.h"
#include "init.h"
#include "f32k_clk_sw.h"
#include "f32k_clk_hw.h"
#include "rtc_sw_new.h"
#include "rtc_hw.h"
#include "dcl.h"

#if !defined(DRV_F32K_CLK_OFF)

void F32K_reload_OSC32CON()
{
#if defined(__MINI_BOOTLOADER__)
    //do reload in maui
#else
    DCL_HANDLE rtc_handler;
    rtc_handler = DclRTC_Open(DCL_RTC, FLAGS_NONE);
    DclRTC_Control(rtc_handler, RTC_CMD_RELOAD, (DCL_CTRL_DATA_T *)NULL);
    DclRTC_Close(rtc_handler);
#endif
}

void F32K_write_OSC32CON(kal_uint16 reg_value)
{
    kal_uint32 wait_count;

    wait_count = 0;
    DRV_F32K_WriteReg(F32K_OSC32CON, 0x1a57);
    while(wait_count < 0xffff)
    {
        if ((DRV_F32K_Reg(RTC_BBPU) & RTC_BBPU_CBUSY) == 0)
        {
            break;
        }
    
        wait_count++;
    }
   
    wait_count = 0;
    DRV_F32K_WriteReg(F32K_OSC32CON, 0x2b68);
    while(wait_count < 0xffff)
    {
        if ((DRV_F32K_Reg(RTC_BBPU) & RTC_BBPU_CBUSY) == 0)
        {
            break;
        }
    
        wait_count++;
    }

    wait_count = 0;
    DRV_F32K_WriteReg(F32K_OSC32CON, reg_value);
    while(wait_count < 0xffff)
    {
        if ((DRV_F32K_Reg(RTC_BBPU) & RTC_BBPU_CBUSY) == 0)
        {
            break;
        }
    
        wait_count++;
    }

    F32K_reload_OSC32CON();
}

void F32K_OSC32_Init(void)
{
    kal_uint16 reg_val;
    kal_uint32 wait_count;
    kal_uint16 key1 = DRV_F32K_Reg(RTC_POWERKEY1);
    kal_uint16 key2 = DRV_F32K_Reg(RTC_POWERKEY2);
    kal_uint16 LPD = 0;
    DCL_UINT32 HW_Version;
    
#if defined(DRV_RTC_LOW_POWER_DETECT)
    LPD = DRV_RTC_Reg(RTC_GPIO) & RTC_GPIO_LPSTA_RAW;
#endif //#if defined(DRV_RTC_LOW_POWER_DETECT)

    // wait CBUSY to idle
    wait_count = 0;
    while(wait_count < 0xffffffff)
    {
        if ((DRV_F32K_Reg(RTC_BBPU) & RTC_BBPU_CBUSY) == 0)
        {
            break;
        }
        wait_count++;
    }

    // config 32K setting    
    if ((key1 != RTC_POWERKEY1_KEY) || (key2 != RTC_POWERKEY2_KEY) || (LPD != 0))
    {
        reg_val = DRV_F32K_Reg(F32K_OSC32CON);

        if ((reg_val & 0x20) == 0x0) // XOSC32K 
        {   /*
             * set XOSCCALI to default value
             * set EOSC_CHOP_EN=1
             */
            reg_val = (F32K_OSC32_EOSC_CHOP_EN | DRV_F32K_XOSC_CALI_DEF); 
        }
        else // DCXO, EOSC32
        {
            /*
             * set EOSCCALI to default value
             * set EOSC_CHOP_EN=1
             * config internal 32k setting to EMB_HW mode
             * F32K_OSC32_AMP_EN: valid bit in MT6255
             *                   reserved bit in MT6250
             */

            #if defined(DRV_F32K_EOSC32_AS_6255)
            reg_val = (F32K_OSC32_EOSC_CHOP_EN | F32K_OSC32_AMP_EN | F32K_OSC32_XOSC32_ENB | DRV_F32K_EOSC_CALI_DEF);
            #elif defined(DRV_F32K_EOSC32_AS_6250)//#if defined(DRV_F32K_EOSC32_AS_6255)
            reg_val = (F32K_OSC32_EOSC_CHOP_EN | F32K_OSC32_XOSC32_ENB | DRV_F32K_EOSC_CALI_DEF);
            #elif defined(DRV_F32K_EOSC32_AS_6261)//#if defined(DRV_F32K_EOSC32_AS_6255)
            #if defined(DRV_F32K_EOSC_K)
            reg_val = (F32K_OSC32_EOSC_CHOP_EN | F32K_OSC32_EMB_K_DCXO_MODE | F32K_OSC32_XOSC32_ENB | DRV_F32K_EOSC_CALI_DEF);
            
            #if defined(MT6261) || defined(MT2501) || defined(MT2502)
            HW_Version = *(DCL_UINT32 *)(0x80000000);
            if((HW_Version & 0xFF) < 0x02)
                reg_val = (F32K_OSC32_EOSC_CHOP_EN | F32K_OSC32_EMB_HW_MODE | F32K_OSC32_XOSC32_ENB | DRV_F32K_EOSC_CALI_DEF);
            #endif //#if defined(MT6261) || defined(MT2501) || defined(MT2502)
            
            #else//#if defined(DRV_F32K_EOSC_K)
            reg_val = (F32K_OSC32_EOSC_CHOP_EN | F32K_OSC32_EMB_HW_MODE | F32K_OSC32_XOSC32_ENB | DRV_F32K_EOSC_CALI_DEF);
            #endif//#if defined(DRV_F32K_EOSC_K)
            #endif//#if defined(DRV_F32K_EOSC32_AS_6255)
        }        

        F32K_write_OSC32CON(reg_val);
    }
   
}


#if !defined(__MINI_BOOTLOADER__)
static void delay32KTicks(kal_uint32 delayTicks)
{
    kal_uint32 wait_count, latency_time_start;
    
    latency_time_start = drv_get_current_time(); // 32k clock time tick
    wait_count = 0;
    while(wait_count < 0xffffffff)
    {
        if (drv_get_duration_tick(latency_time_start, drv_get_current_time()) > delayTicks)
            break;
        
        wait_count++;
    }
}

void F32K_write_XOSCCALI(kal_uint16 xosccali_value)
{
    kal_uint16 osc32con_value;
    
    osc32con_value = DRV_F32K_Reg(F32K_OSC32CON);
    osc32con_value &= ~0x1f;
    osc32con_value |= xosccali_value;

    F32K_write_OSC32CON(osc32con_value);
}

kal_bool F32K_Query_Is_XOSC32(void)
{
    kal_uint16 osc32con_value;

    F32K_reload_OSC32CON();
    osc32con_value = DRV_F32K_Reg(F32K_OSC32CON);
    
    if ((osc32con_value & 0x20) == 0x0)
        return KAL_TRUE;
    else
        return KAL_FALSE;
}


kal_uint32 F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(kal_uint16 eosccal_value, kal_uint16 winset)
{
        kal_uint16 reg_value;
        kal_uint32 FQMTR_DATA;

        F32K_write_XOSCCALI(eosccal_value);

        reg_value = FQMTR_RST;         
        DRV_F32K_WriteReg(FQMTR_CON0, reg_value); // Stop freq-meter 
        /* latency time (of FQMTR_BUSY bit eable) is 2 tick time of fixed clock 
           fixed clock is EOSC32 clock
        */
        delay32KTicks(50);

#if defined(DRV_F32K_FQMTR_AS_6255)        
        while(DRV_F32K_Reg(FQMTR_CON2) & FQMTR_BUSY);        
        reg_value = FQMTR_EN | winset;        
        DRV_F32K_WriteReg(FQMTR_CON0, reg_value); // start freq-meter         
#elif (defined(DRV_F32K_FQMTR_AS_6250) || defined(DRV_F32K_FQMTR_AS_6260))
        while(DRV_F32K_Reg(FQMTR_CON0) & FQMTR_BUSY);
        reg_value = winset; 
        DRV_F32K_WriteReg(FQMTR_CON3, reg_value); // start freq-meter         
        reg_value = FQMTR_EN; 
        DRV_F32K_WriteReg(FQMTR_CON0, reg_value); // start freq-meter 
#endif 
        
        /* latency time (of FQMTR_BUSY bit eable) is 2 tick time of fixed clock 
           fixed clock is EOSC32 clock
        */
        delay32KTicks(50);

#if defined(DRV_F32K_FQMTR_AS_6255)          
        while(DRV_F32K_Reg(FQMTR_CON2) & FQMTR_BUSY);   
#elif (defined(DRV_F32K_FQMTR_AS_6250) || defined(DRV_F32K_FQMTR_AS_6260))
        while(DRV_F32K_Reg(FQMTR_CON0) & FQMTR_BUSY);
#endif

        /* latency time (of get fqmtr_data ) is 1 tick time of test clock 
           test clock is 13M clock                                        
        */
        delay32KTicks(10);
        

#if defined(DRV_F32K_FQMTR_AS_6255)
        //FQMTR_DATA = ((DRV_F32K_Reg(FQMTR_CON3)&0x7fff)<<15)|((DRV_F32K_Reg(FQMTR_CON2)&0x7fff));
        FQMTR_DATA = DRV_F32K_Reg(FQMTR_CON2)&0x7fff;
#elif (defined(DRV_F32K_FQMTR_AS_6250) || defined(DRV_F32K_FQMTR_AS_6260))
        FQMTR_DATA = DRV_F32K_Reg(FQMTR_CON2);
#endif

        return FQMTR_DATA;
}

kal_uint16 F32K_EOSC32_trimming(void)
{
    kal_uint16 eosccal_value_min, eosccal_value_med, eosccal_value_max;
    kal_uint32 FQMTR_Data_Min, FQMTR_Data_Med, FQMTR_Data_Max;
    kal_uint16 FQMTR_WINSET_LV1_VAL, FQMTR_WINSET_LV2_VAL, FQMTR_WINSET_LV1_IDLE_VAL, FQMTR_WINSET_LV2_IDLE_VAL;

    FQMTR_Data_Min = 0;
    FQMTR_Data_Med = 0;
    FQMTR_Data_Max = 0;
    FQMTR_WINSET_LV1_VAL = 0;
    FQMTR_WINSET_LV2_VAL = 0;
    FQMTR_WINSET_LV1_IDLE_VAL = 0;
    FQMTR_WINSET_LV2_IDLE_VAL = 0;
    
#if (defined(DRV_F32K_FQMTR_AS_6255) || defined(DRV_F32K_FQMTR_AS_6260))
    FQMTR_WINSET_LV1_VAL = FQMTR_WINSET_LV1;
    FQMTR_WINSET_LV2_VAL = FQMTR_WINSET_LV2;
    FQMTR_WINSET_LV1_IDLE_VAL = IDLE_VAL_WITH_WINSET_LV1;
    FQMTR_WINSET_LV2_IDLE_VAL = IDLE_VAL_WITH_WINSET_LV2;
#elif defined(DRV_F32K_FQMTR_AS_6250) 
    if (INT_SW_SecVersion() == SW_SEC_0)
    {
        FQMTR_WINSET_LV1_VAL = HW_E1_FQMTR_WINSET_LV1;
        FQMTR_WINSET_LV2_VAL = 0;
        FQMTR_WINSET_LV1_IDLE_VAL = HW_E1_IDLE_VAL_WITH_WINSET_LV1;
        FQMTR_WINSET_LV2_IDLE_VAL = 0;
    }
    else if(INT_SW_SecVersion() >= SW_SEC_1)
    {
        FQMTR_WINSET_LV1_VAL = HW_E2_FQMTR_WINSET_LV1;
        FQMTR_WINSET_LV2_VAL = HW_E2_FQMTR_WINSET_LV2;
        FQMTR_WINSET_LV1_IDLE_VAL = HW_E2_IDLE_VAL_WITH_WINSET_LV1;
        FQMTR_WINSET_LV2_IDLE_VAL = HW_E2_IDLE_VAL_WITH_WINSET_LV2;
    }
#endif
    

#if defined(DRV_F32K_FQMTR_AS_6255)
    {
        kal_uint16 reg_value;        
        DRV_F32K_WriteReg(FQMTR_CON0, FQMTR_EN); // enable freq-meter    
        // always count, FIXED clock = EOSC32_CK, TESTED clock= CLKSQ 13MHz
        reg_value =  FQMTR_COND_ON | FQMTR_FCKSEL_EOSC32K | FQMTR_TCKSEL_CLKSQ13M;  
        DRV_F32K_WriteReg(FQMTR_CON1, reg_value);   
    }    
#elif defined(DRV_F32K_FQMTR_AS_6250) 
    if (INT_SW_SecVersion() == SW_SEC_0)
    {
        DRV_F32K_WriteReg(FQMTR_CON0, FQMTR_EN); // enable freq-meter    
        // always count, FIXED clock = 26M, TESTED clock= EOSC32_CK
        DRV_F32K_WriteReg(FQMTR_CON1, FQMTR_TCKSEL_EOSC32K); 
    }
    else if(INT_SW_SecVersion() >= SW_SEC_1)
    {
        DRV_F32K_WriteReg(FQMTR_CON0, FQMTR_EN); // enable freq-meter    
        // always count, FIXED clock = EOSC32_CK, TESTED clock= 26M
        DRV_F32K_WriteReg(FQMTR_CON1, FQMTR_TCKSEL_DCXO26M);         
    }
#elif defined(DRV_F32K_FQMTR_AS_6260)
    DRV_F32K_WriteReg(FQMTR_CON0, FQMTR_EN); // enable freq-meter    
    // always count, FIXED clock = EOSC32_CK, TESTED clock= 26M
    DRV_F32K_WriteReg(FQMTR_CON1, FQMTR_TCKSEL_DCXO26M);
#endif

    //winset = FQMTR_WINSET_LV1;
    eosccal_value_min = F32K_EOSCCALI_MIN;
    eosccal_value_max = F32K_EOSCCALI_MAX;

#if (defined(DRV_F32K_FQMTR_AS_6255) || defined(DRV_F32K_FQMTR_AS_6260))

    FQMTR_Data_Max = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_max, FQMTR_WINSET_LV1_VAL);

    FQMTR_Data_Min = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_min, FQMTR_WINSET_LV1_VAL);  

    if (FQMTR_WINSET_LV1_IDLE_VAL < FQMTR_Data_Min)
    {
        F32K_write_XOSCCALI(eosccal_value_min);
        return eosccal_value_min;
    }
    
    if (FQMTR_Data_Max < FQMTR_WINSET_LV1_IDLE_VAL)
    {
        F32K_write_XOSCCALI(eosccal_value_max);
        return eosccal_value_max;        
    }
    
#elif defined(DRV_F32K_FQMTR_AS_6250)  
    if (INT_SW_SecVersion() == SW_SEC_0)
    {

        FQMTR_Data_Min = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_max, FQMTR_WINSET_LV1_VAL);

        FQMTR_Data_Max = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_min, FQMTR_WINSET_LV1_VAL);  

        if (FQMTR_WINSET_LV1_IDLE_VAL < FQMTR_Data_Min)
        {
            F32K_write_XOSCCALI(eosccal_value_max);
            return eosccal_value_max;
        }

        if (FQMTR_Data_Max < FQMTR_WINSET_LV1_IDLE_VAL)
        {
            F32K_write_XOSCCALI(eosccal_value_min);
            return eosccal_value_min;        
        }
    }
    else if(INT_SW_SecVersion() >= SW_SEC_1)
    {
        FQMTR_Data_Max = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_max, FQMTR_WINSET_LV1_VAL);
        
        FQMTR_Data_Min = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_min, FQMTR_WINSET_LV1_VAL);  
        
        if (FQMTR_WINSET_LV1_IDLE_VAL < FQMTR_Data_Min)
        {
            F32K_write_XOSCCALI(eosccal_value_min);
            return eosccal_value_min;
        }
        
        if (FQMTR_Data_Max < FQMTR_WINSET_LV1_IDLE_VAL)
        {
            F32K_write_XOSCCALI(eosccal_value_max);
            return eosccal_value_max;        
        }
    }
#endif

    while (1) {
        eosccal_value_med = (eosccal_value_min + eosccal_value_max)>>1;
        
        if (eosccal_value_min == eosccal_value_med)
        {
            if ((FQMTR_WINSET_LV1_IDLE_VAL-FQMTR_Data_Min) > (FQMTR_Data_Max-FQMTR_WINSET_LV1_IDLE_VAL))
            {
                F32K_write_XOSCCALI(eosccal_value_max);
                return eosccal_value_max;
            }
            else if ((FQMTR_WINSET_LV1_IDLE_VAL-FQMTR_Data_Min) < (FQMTR_Data_Max-FQMTR_WINSET_LV1_IDLE_VAL))
            {
                F32K_write_XOSCCALI(eosccal_value_min);
                return eosccal_value_min;
            }
            else {
#if (defined(DRV_F32K_FQMTR_AS_6255) || defined(DRV_F32K_FQMTR_AS_6260))
                FQMTR_Data_Min = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_min, FQMTR_WINSET_LV2_VAL);
                FQMTR_Data_Max = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_max, FQMTR_WINSET_LV2_VAL);
                if ((FQMTR_WINSET_LV2_IDLE_VAL-FQMTR_Data_Min) <= (FQMTR_Data_Max-FQMTR_WINSET_LV2_IDLE_VAL))
                {
                    F32K_write_XOSCCALI(eosccal_value_min);
                    return eosccal_value_min;
                }
                else {
                    F32K_write_XOSCCALI(eosccal_value_max);
                    return eosccal_value_max;
                }   
#elif defined(DRV_F32K_FQMTR_AS_6250)  
                if (INT_SW_SecVersion() == SW_SEC_0)
                {
                    F32K_write_XOSCCALI(eosccal_value_min);
                    return eosccal_value_min;
                }
                else if(INT_SW_SecVersion() >= SW_SEC_1)
                {         
                    FQMTR_Data_Min = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_min, FQMTR_WINSET_LV2_VAL);
                    FQMTR_Data_Max = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_max, FQMTR_WINSET_LV2_VAL);
                    if ((FQMTR_WINSET_LV2_IDLE_VAL-FQMTR_Data_Min) <= (FQMTR_Data_Max-FQMTR_WINSET_LV2_IDLE_VAL))
                    {
                        F32K_write_XOSCCALI(eosccal_value_min);
                        return eosccal_value_min;
                    }
                    else {
                        F32K_write_XOSCCALI(eosccal_value_max);
                        return eosccal_value_max;
                    }   
                }
#endif
            }
        } 

        FQMTR_Data_Med = F32K_Get_FQMTR_DATA_For_EOSC32_Trimming(eosccal_value_med, FQMTR_WINSET_LV1_VAL);

        if (FQMTR_Data_Med < FQMTR_WINSET_LV1_IDLE_VAL)
        {
#if (defined(DRV_F32K_FQMTR_AS_6255) || defined(DRV_F32K_FQMTR_AS_6260))
            eosccal_value_min = eosccal_value_med;
            FQMTR_Data_Min = FQMTR_Data_Med;        
#elif defined(DRV_F32K_FQMTR_AS_6250)  
            if (INT_SW_SecVersion() == SW_SEC_0)
            {
                eosccal_value_max = eosccal_value_med;
                FQMTR_Data_Max = FQMTR_Data_Med;   
            }
            else if(INT_SW_SecVersion() >= SW_SEC_1)
            {             
                eosccal_value_min = eosccal_value_med;
                FQMTR_Data_Min = FQMTR_Data_Med;   
            }
#endif
        }
        else if (FQMTR_WINSET_LV1_IDLE_VAL < FQMTR_Data_Med)
        {
#if (defined(DRV_F32K_FQMTR_AS_6255) || defined(DRV_F32K_FQMTR_AS_6260))
            eosccal_value_max = eosccal_value_med;       
            FQMTR_Data_Max = FQMTR_Data_Med;
#elif defined(DRV_F32K_FQMTR_AS_6250)  
            if (INT_SW_SecVersion() == SW_SEC_0)
            {
                eosccal_value_min = eosccal_value_med;       
                FQMTR_Data_Min = FQMTR_Data_Med;
            }
            else if(INT_SW_SecVersion() >= SW_SEC_1)
            { 
                eosccal_value_max = eosccal_value_med;       
                FQMTR_Data_Max = FQMTR_Data_Med;
            }
#endif
        }
        else 
        {
            F32K_write_XOSCCALI(eosccal_value_med);
            return eosccal_value_med;
        }
        
    }
    //return 0xf; 
}

DCL_STATUS F32K_Set_Emb_OSC32_Mode(F32K_EMB_OSC32_MODE emb_osc32_mode)
{
#if defined(DRV_F32K_EOSC_K)
    DCL_STATUS status;
    kal_uint16 osc32con_value;
    DCL_HANDLE rtc_handler;

#if defined(MT6261) || defined(MT2501) || defined(MT2502)
    DCL_UINT32 HW_Version;

    HW_Version = *(DCL_UINT32 *)(0x80000000);
    if((HW_Version & 0xFF) < 0x02)
        return STATUS_UNSUPPORTED;
#endif //#if define(MT6261) || defined(MT2501) || defined(MT2502)

    osc32con_value = DRV_F32K_Reg(F32K_OSC32CON);
    osc32con_value &= (~F32K_OSC32_EMB_OSC32_MASK);
    
    switch(emb_osc32_mode)
    {
        case F32K_EMB_HW_MODE:
            osc32con_value |= F32K_OSC32_EMB_HW_MODE;
            status = STATUS_OK;
            break;
        case F32K_EMB_K_DCXO_MODE:
            osc32con_value |= F32K_OSC32_EMB_K_DCXO_MODE;
            status = STATUS_OK;
            break;
        case F32K_EMB_K_EOSC32_MODE:
            osc32con_value |= F32K_OSC32_EMB_K_EOSC32_MODE;
            status = STATUS_OK;
            break;
        case F32K_EMB_SW_DCXO_MODE:
            osc32con_value |= F32K_OSC32_EMB_SW_DCXO_MODE;
            status = STATUS_OK;
            break;
        case F32K_EMB_SW_EOSC32_MODE:
            osc32con_value |= F32K_OSC32_EMB_SW_EOSC32_MODE;
            status = STATUS_OK;
            break;
        default:
            status = STATUS_FAIL;
            break;
    }

    if (STATUS_OK == status)
    {
        F32K_write_OSC32CON(osc32con_value);
    }
    
    return status;
#else //#if defined(DRV_F32K_EOSC_K)
    return STATUS_UNSUPPORTED;
#endif //#if defined(DRV_F32K_EOSC_K)
}

DCL_STATUS F32K_Set_EOSC_CALI_TD(F32K_EOSC_CALI_TD eosc_cali_td)
{
#if defined(DRV_F32K_EOSC_K)
    DCL_STATUS status;
    kal_uint16 eosc_cali_value;

#if defined(MT6261) || defined(MT2501) || defined(MT2502)
    DCL_UINT32 HW_Version;

    HW_Version = *(DCL_UINT32 *)(0x80000000);
    if((HW_Version & 0xFF) < 0x02)
        return STATUS_UNSUPPORTED;
#endif //#if define(MT6261) || defined(MT2501) || defined(MT2502)

    eosc_cali_value = DRV_F32K_Reg(EOSC_K_CON);
    eosc_cali_value &= ~EOSC_CALI_TD_MASK;

    switch(eosc_cali_td)
    {
        case F32K_EOSC_CALI_TD_1_SEC:
            eosc_cali_value |= EOSC_CALI_TD_1_SEC;
            status = STATUS_OK;
            break;
        case F32K_EOSC_CALI_TD_2_SEC:
            eosc_cali_value |= EOSC_CALI_TD_2_SEC;
            status = STATUS_OK;
            break;
        case F32K_EOSC_CALI_TD_4_SEC:
            eosc_cali_value |= EOSC_CALI_TD_4_SEC;
            status = STATUS_OK;
            break;
        case F32K_EOSC_CALI_TD_8_SEC:
            eosc_cali_value |= EOSC_CALI_TD_8_SEC;
            status = STATUS_OK;
            break;
        case F32K_EOSC_CALI_TD_16_SEC:
            eosc_cali_value |= EOSC_CALI_TD_16_SEC;
            status = STATUS_OK;
            break;
        default:
            status = STATUS_FAIL;
            break;
    }

    if (STATUS_OK == status)
    {
        eosc_cali_value |= EOSC_CALI_TD_SET;
        DRV_F32K_WriteReg(EOSC_K_CON, eosc_cali_value);
    }

    return status;
#else //#if defined(DRV_F32K_EOSC_K)
    return STATUS_UNSUPPORTED;
#endif //#if defined(DRV_F32K_EOSC_K)
}

DCL_STATUS F32K_Set_EOSC_CALI_Run_Time_En(kal_bool en)
{
#if defined(DRV_F32K_EOSC_K)
    kal_uint16 eosc_cali_value;

#if defined(MT6261) || defined(MT2501) || defined(MT2502)
    DCL_UINT32 HW_Version;

    HW_Version = *(DCL_UINT32 *)(0x80000000);
    if((HW_Version & 0xFF) < 0x02)
        return STATUS_UNSUPPORTED;
#endif //#if define(MT6261) || defined(MT2501) || defined(MT2502)

    eosc_cali_value = DRV_F32K_Reg(EOSC_K_CON);
    if (KAL_TRUE == en)
    {
        eosc_cali_value |= EOSC_CALI_TEST_EN;
    }
    else
    {
        eosc_cali_value &= ~EOSC_CALI_TEST_EN;
    }
    DRV_F32K_WriteReg(EOSC_K_CON, eosc_cali_value);

    return STATUS_OK;
#else //#if defined(DRV_F32K_EOSC_K)
    return STATUS_UNSUPPORTED;
#endif //#if defined(DRV_F32K_EOSC_K)
}

DCL_STATUS F32K_Measure_EOSC32_Freq(kal_uint32 *eosc32Freq)
{
#if defined(DRV_F32K_FQMTR_AS_6260)
    kal_uint32 FQMTR_DATA;
    kal_uint16 winset = 0;

    DRV_F32K_WriteReg(FQMTR_CON0, FQMTR_EN); // enable freq-meter
    // always count, FIXED clock = EOSC32_CK, TESTED clock= 26M
    DRV_F32K_WriteReg(FQMTR_CON1, FQMTR_TCKSEL_DCXO26M);
    DRV_F32K_WriteReg(FQMTR_CON0, FQMTR_RST); // Stop freq-meter

    delay32KTicks(50);
    while(DRV_F32K_Reg(FQMTR_CON0) & FQMTR_BUSY);

    winset = 63;
    DRV_F32K_WriteReg(FQMTR_CON3, winset); // set winset
    DRV_F32K_WriteReg(FQMTR_CON0, FQMTR_EN); // start freq-meter 
    
    delay32KTicks(50);
    while(DRV_F32K_Reg(FQMTR_CON0) & FQMTR_BUSY);

    delay32KTicks(10);
        
    FQMTR_DATA = DRV_F32K_Reg(FQMTR_CON2);

    *eosc32Freq = 26000000*(winset+1)/FQMTR_DATA;

    return STATUS_OK;
#else
    return STATUS_UNSUPPORTED;
#endif
}

#endif //#if !defined(__MINI_BOOTLOADER__)

#else //#if !defined(DRV_F32K_CLK_OFF)
void F32K_XOSC32_EMB_setting(void) {}
kal_bool F32K_Query_Is_XOSC32(void) {}
kal_uint16 F32K_EOSC32_trimming(void) {}

#endif //#if !defined(DRV_F32K_CLK_OFF)

