module fulltbselfcheck;
  reg A,B,Cin;
  wire S,Cout;
  integer correct;
  fulladder fa(.A(A),.B(B),.Cin(Cin),.S(S),.Cout(Cout));
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars;
    correct=1;
    #5 A=1;B=1;Cin=0;#5
    if((S!=0)||(Cout!=1))
      correct=0;
    #5 A=1;B=1;Cin=1;#5
    if((S!=1)||(Cout!=1))
      correct=0;
    #5 $display("%d",correct);
  end
endmodule
  
