YES(?, 4*v_nch + 592*v_nch*v_ns + 296*v_ns + 5)

Initial complexity problem:
1:	T:
		(1, 1)    eval_synth_half_start(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(?, 1)    eval_synth_half_bb0_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_27, 0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(?, 1)    eval_synth_half_bb1_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_27, v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 < v_nch ]
		(?, 1)    eval_synth_half_bb1_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= v_nch ]
		(?, 1)    eval_synth_half_bb3_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(nondef.1, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 < v_ns ]
		(?, 1)    eval_synth_half_bb3_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_27, v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= v_ns ]
		(?, 1)    eval_synth_half_11(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(?, 1)    eval_synth_half_12(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1))
		(?, 1)    eval_synth_half_bb5_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 < 16 ]
		(?, 1)    eval_synth_half_bb5_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_27, v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
		(?, 1)    eval_synth_half_bb5_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_27, v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
		(?, 1)    eval_synth_half_bb5_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_27, v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
		(?, 1)    eval_synth_half_bb8_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_27, v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1))
	start location:	eval_synth_half_start
	leaf cost:	0

Slicing away variables that do not contribute to conditions from problem 1 leaves variables [v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0].
We thus obtain the following problem:
2:	T:
		(?, 1)    eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1))
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 < 16 ]
		(?, 1)    eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1))
		(?, 1)    eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(?, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= v_ns ]
		(?, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 < v_ns ]
		(?, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= v_nch ]
		(?, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 < v_nch ]
		(?, 1)    eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(1, 1)    eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
	start location:	eval_synth_half_start
	leaf cost:	0

Repeatedly propagating knowledge in problem 2 produces the following problem:
3:	T:
		(?, 1)    eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1))
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 < 16 ]
		(?, 1)    eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1))
		(?, 1)    eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(?, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= v_ns ]
		(?, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 < v_ns ]
		(?, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= v_nch ]
		(?, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 < v_nch ]
		(1, 1)    eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(1, 1)    eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
	start location:	eval_synth_half_start
	leaf cost:	0

A polynomial rank function with
	Pol(eval_synth_half_bb8_in) = 1
	Pol(eval_synth_half_bb5_in) = 1
	Pol(eval_synth_half_bb3_in) = 1
	Pol(eval_synth_half_12) = 1
	Pol(eval_synth_half_11) = 1
	Pol(eval_dct32_start) = 0
	Pol(eval_synth_half_bb1_in) = 1
	Pol(eval_synth_half_stop) = 0
	Pol(eval_synth_half_bb0_in) = 1
	Pol(eval_synth_half_start) = 1
orients all transitions weakly and the transition
	eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= v_nch ]
strictly and produces the following problem:
4:	T:
		(?, 1)    eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1))
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 < 16 ]
		(?, 1)    eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1))
		(?, 1)    eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(?, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= v_ns ]
		(?, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 < v_ns ]
		(1, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= v_nch ]
		(?, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 < v_nch ]
		(1, 1)    eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(1, 1)    eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
	start location:	eval_synth_half_start
	leaf cost:	0

Applied AI with 'oct' on problem 4 to obtain the following invariants:
  For symbol eval_synth_half_11: X_3 - X_5 - 1 >= 0 /\ X_5 >= 0 /\ X_3 + X_5 - 1 >= 0 /\ X_2 + X_5 - 1 >= 0 /\ X_1 + X_5 >= 0 /\ X_3 - 1 >= 0 /\ X_2 + X_3 - 2 >= 0 /\ X_1 + X_3 - 1 >= 0 /\ X_2 - 1 >= 0 /\ X_1 + X_2 - 1 >= 0 /\ -X_1 + X_2 - 1 >= 0 /\ X_1 >= 0
  For symbol eval_synth_half_12: X_3 - X_5 - 1 >= 0 /\ X_5 >= 0 /\ X_3 + X_5 - 1 >= 0 /\ X_2 + X_5 - 1 >= 0 /\ X_1 + X_5 >= 0 /\ X_3 - 1 >= 0 /\ X_2 + X_3 - 2 >= 0 /\ X_1 + X_3 - 1 >= 0 /\ X_2 - 1 >= 0 /\ X_1 + X_2 - 1 >= 0 /\ -X_1 + X_2 - 1 >= 0 /\ X_1 >= 0
  For symbol eval_synth_half_bb1_in: X_1 >= 0
  For symbol eval_synth_half_bb3_in: X_5 >= 0 /\ X_2 + X_5 - 1 >= 0 /\ X_1 + X_5 >= 0 /\ X_2 - 1 >= 0 /\ X_1 + X_2 - 1 >= 0 /\ -X_1 + X_2 - 1 >= 0 /\ X_1 >= 0
  For symbol eval_synth_half_bb5_in: X_6 - 1 >= 0 /\ X_5 + X_6 - 1 >= 0 /\ X_3 + X_6 - 2 >= 0 /\ X_2 + X_6 - 2 >= 0 /\ X_1 + X_6 - 1 >= 0 /\ X_3 - X_5 - 1 >= 0 /\ X_5 >= 0 /\ X_3 + X_5 - 1 >= 0 /\ X_2 + X_5 - 1 >= 0 /\ X_1 + X_5 >= 0 /\ X_3 - 1 >= 0 /\ X_2 + X_3 - 2 >= 0 /\ X_1 + X_3 - 1 >= 0 /\ X_2 - 1 >= 0 /\ X_1 + X_2 - 1 >= 0 /\ -X_1 + X_2 - 1 >= 0 /\ X_1 >= 0
  For symbol eval_synth_half_bb8_in: -X_6 + 15 >= 0 /\ X_5 - X_6 + 15 >= 0 /\ X_3 - X_6 + 14 >= 0 /\ X_2 - X_6 + 14 >= 0 /\ X_1 - X_6 + 15 >= 0 /\ X_6 - 1 >= 0 /\ X_5 + X_6 - 1 >= 0 /\ X_3 + X_6 - 2 >= 0 /\ X_2 + X_6 - 2 >= 0 /\ X_1 + X_6 - 1 >= 0 /\ X_3 - X_5 - 1 >= 0 /\ X_5 >= 0 /\ X_3 + X_5 - 1 >= 0 /\ X_2 + X_5 - 1 >= 0 /\ X_1 + X_5 >= 0 /\ X_3 - 1 >= 0 /\ X_2 + X_3 - 2 >= 0 /\ X_1 + X_3 - 1 >= 0 /\ X_2 - 1 >= 0 /\ X_1 + X_2 - 1 >= 0 /\ -X_1 + X_2 - 1 >= 0 /\ X_1 >= 0


This yielded the following problem:
5:	T:
		(1, 1)    eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(1, 1)    eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(?, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 < v_nch ]
		(1, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 >= v_nch ]
		(?, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 < v_ns ]
		(?, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 >= v_ns ]
		(?, 1)    eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
		(?, 1)    eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 < 16 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
		(?, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
		(?, 1)    eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\ v_s.0 - v_sb.0 + 15 >= 0 /\ v_ns - v_sb.0 + 14 >= 0 /\ v_nch - v_sb.0 + 14 >= 0 /\ v_ch.0 - v_sb.0 + 15 >= 0 /\ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	start location:	eval_synth_half_start
	leaf cost:	0

A polynomial rank function with
	Pol(eval_synth_half_start) = 2*V_2 + 1
	Pol(eval_synth_half_bb0_in) = 2*V_2 + 1
	Pol(eval_synth_half_bb1_in) = -2*V_1 + 2*V_2 + 1
	Pol(eval_synth_half_bb3_in) = -2*V_1 + 2*V_2
	Pol(eval_synth_half_stop) = -2*V_1 + 2*V_2
	Pol(eval_synth_half_11) = -2*V_1 + 2*V_2
	Pol(eval_dct32_start) = -2*V_1
	Pol(eval_synth_half_12) = -2*V_1 + 2*V_2
	Pol(eval_synth_half_bb5_in) = -2*V_1 + 2*V_2
	Pol(eval_synth_half_bb8_in) = -2*V_1 + 2*V_2
orients all transitions weakly and the transitions
	eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 >= v_ns ]
	eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 < v_nch ]
strictly and produces the following problem:
6:	T:
		(1, 1)              eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(1, 1)              eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(2*v_nch + 1, 1)    eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 < v_nch ]
		(1, 1)              eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 >= v_nch ]
		(?, 1)              eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 < v_ns ]
		(2*v_nch + 1, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 >= v_ns ]
		(?, 1)              eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
		(?, 1)              eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
		(?, 1)              eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 < 16 ]
		(?, 1)              eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
		(?, 1)              eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
		(?, 1)              eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
		(?, 1)              eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\ v_s.0 - v_sb.0 + 15 >= 0 /\ v_ns - v_sb.0 + 14 >= 0 /\ v_nch - v_sb.0 + 14 >= 0 /\ v_ch.0 - v_sb.0 + 15 >= 0 /\ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	start location:	eval_synth_half_start
	leaf cost:	0

A polynomial rank function with
	Pol(eval_synth_half_bb8_in) = 4*V_3 - 4*V_5 - 3
	Pol(eval_synth_half_bb5_in) = 4*V_3 - 4*V_5 - 3
	Pol(eval_synth_half_bb3_in) = 4*V_3 - 4*V_5
	Pol(eval_synth_half_11) = 4*V_3 - 4*V_5 - 1
	Pol(eval_synth_half_12) = 4*V_3 - 4*V_5 - 2
	Pol(eval_dct32_start) = -4*V_5
and size complexities
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-0) = v_nch
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-1) = v_nch
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-2) = v_ns
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-3) = ?
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-4) = v_ns
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-5) = 16
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-0) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-1) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-2) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-3) = 15
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-4) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-5) = 16
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-0) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-1) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-2) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-3) = 15
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-4) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-5) = 16
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-0) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-1) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-2) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-3) = 0
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-4) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-5) = 16
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-0) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-1) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-2) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-3) = ?
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-4) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-5) = 15
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-0) = v_nch
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-1) = v_nch
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-2) = v_ns
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-3) = ?
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-4) = v_ns
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-5) = 1
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-0) = v_nch
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-1) = v_nch
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-2) = v_ns
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-3) = ?
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-4) = v_ns
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-5) = v_sb.0 + 64
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-0) = v_nch
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-1) = v_nch
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-2) = v_ns
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-3) = ?
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-4) = v_ns
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-5) = v_sb.0 + 64
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-0) = v_nch
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-1) = v_nch
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-2) = v_ns
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-3) = ?
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-4) = v_ns
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-5) = v_sb.0 + 48
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-0) = v_nch
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-1) = v_nch
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-2) = v_ns
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-3) = ?
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-4) = v_ns
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-5) = v_sb.0 + 64
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-0) = v_nch
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-1) = v_nch
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-2) = v_ns
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-3) = ?
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-4) = v_ns + v_s.0
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-5) = v_sb.0 + 48
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-0) = v_nch
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-1) = v_nch
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-2) = v_ns
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-3) = ?
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-4) = 0
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-5) = v_sb.0 + 48
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-0) = 0
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-1) = v_nch
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-2) = v_ns
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-3) = v_phase.0
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-4) = v_s.0
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-5) = v_sb.0
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-0) = v_ch.0
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-1) = v_nch
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-2) = v_ns
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-3) = v_phase.0
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-4) = v_s.0
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-5) = v_sb.0
orients the transitions
	eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\ v_s.0 - v_sb.0 + 15 >= 0 /\ v_ns - v_sb.0 + 14 >= 0 /\ v_nch - v_sb.0 + 14 >= 0 /\ v_ch.0 - v_sb.0 + 15 >= 0 /\ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 < 16 ]
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
	eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 < v_ns ]
	eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
weakly and the transitions
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
	eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 < v_ns ]
	eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
strictly and produces the following problem:
7:	T:
		(1, 1)                        eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(1, 1)                        eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(2*v_nch + 1, 1)              eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 < v_nch ]
		(1, 1)                        eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 >= v_nch ]
		(8*v_nch*v_ns + 4*v_ns, 1)    eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 < v_ns ]
		(2*v_nch + 1, 1)              eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 >= v_ns ]
		(8*v_nch*v_ns + 4*v_ns, 1)    eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
		(8*v_nch*v_ns + 4*v_ns, 1)    eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
		(?, 1)                        eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 < 16 ]
		(8*v_nch*v_ns + 4*v_ns, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
		(8*v_nch*v_ns + 4*v_ns, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
		(8*v_nch*v_ns + 4*v_ns, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
		(?, 1)                        eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\ v_s.0 - v_sb.0 + 15 >= 0 /\ v_ns - v_sb.0 + 14 >= 0 /\ v_nch - v_sb.0 + 14 >= 0 /\ v_ch.0 - v_sb.0 + 15 >= 0 /\ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	start location:	eval_synth_half_start
	leaf cost:	0

A polynomial rank function with
	Pol(eval_synth_half_bb8_in) = -2*V_6 + 31
	Pol(eval_synth_half_bb5_in) = -2*V_6 + 32
and size complexities
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-0) = v_nch
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-1) = v_nch
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-2) = v_ns
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-3) = ?
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-4) = v_ns
	S("eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\\ v_s.0 - v_sb.0 + 15 >= 0 /\\ v_ns - v_sb.0 + 14 >= 0 /\\ v_nch - v_sb.0 + 14 >= 0 /\\ v_ch.0 - v_sb.0 + 15 >= 0 /\\ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-5) = 16
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-0) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-1) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-2) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-3) = 15
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-4) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 < 0 /\\ nondef.127 <= 0 /\\ nondef.127 > -16 ]", 0-5) = 16
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-0) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-1) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-2) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-3) = 15
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-4) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 > 0 /\\ nondef.127 >= 0 /\\ nondef.127 < 16 ]", 0-5) = 16
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-0) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-1) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-2) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-3) = 0
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-4) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 >= 16 /\\ v_phase.0 + 1 = 0 ]", 0-5) = 16
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-0) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-1) = v_nch
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-2) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-3) = ?
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-4) = v_ns
	S("eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\\ v_s.0 + v_sb.0 - 1 >= 0 /\\ v_ns + v_sb.0 - 2 >= 0 /\\ v_nch + v_sb.0 - 2 >= 0 /\\ v_ch.0 + v_sb.0 - 1 >= 0 /\\ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_sb.0 < 16 ]", 0-5) = 15
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-0) = v_nch
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-1) = v_nch
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-2) = v_ns
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-3) = ?
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-4) = v_ns
	S("eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-5) = 1
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-0) = v_nch
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-1) = v_nch
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-2) = v_ns
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-3) = ?
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-4) = v_ns
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 0-5) = v_sb.0 + 64
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-0) = v_nch
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-1) = v_nch
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-2) = v_ns
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-3) = ?
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-4) = v_ns
	S("eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\\ v_s.0 >= 0 /\\ v_ns + v_s.0 - 1 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_ns - 1 >= 0 /\\ v_nch + v_ns - 2 >= 0 /\\ v_ch.0 + v_ns - 1 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 ]", 1-5) = v_sb.0 + 64
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-0) = v_nch
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-1) = v_nch
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-2) = v_ns
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-3) = ?
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-4) = v_ns
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 >= v_ns ]", 0-5) = v_sb.0 + 48
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-0) = v_nch
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-1) = v_nch
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-2) = v_ns
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-3) = ?
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-4) = v_ns
	S("eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\\ v_nch + v_s.0 - 1 >= 0 /\\ v_ch.0 + v_s.0 >= 0 /\\ v_nch - 1 >= 0 /\\ v_ch.0 + v_nch - 1 >= 0 /\\ -v_ch.0 + v_nch - 1 >= 0 /\\ v_ch.0 >= 0 /\\ v_s.0 < v_ns ]", 0-5) = v_sb.0 + 64
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-0) = v_nch
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-1) = v_nch
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-2) = v_ns
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-3) = ?
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-4) = v_ns + v_s.0
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 >= v_nch ]", 0-5) = v_sb.0 + 48
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-0) = v_nch
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-1) = v_nch
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-2) = v_ns
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-3) = ?
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-4) = 0
	S("eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\\ v_ch.0 < v_nch ]", 0-5) = v_sb.0 + 48
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-0) = 0
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-1) = v_nch
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-2) = v_ns
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-3) = v_phase.0
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-4) = v_s.0
	S("eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-5) = v_sb.0
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-0) = v_ch.0
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-1) = v_nch
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-2) = v_ns
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-3) = v_phase.0
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-4) = v_s.0
	S("eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))", 0-5) = v_sb.0
orients the transitions
	eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\ v_s.0 - v_sb.0 + 15 >= 0 /\ v_ns - v_sb.0 + 14 >= 0 /\ v_nch - v_sb.0 + 14 >= 0 /\ v_ch.0 - v_sb.0 + 15 >= 0 /\ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 < 16 ]
weakly and the transitions
	eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\ v_s.0 - v_sb.0 + 15 >= 0 /\ v_ns - v_sb.0 + 14 >= 0 /\ v_nch - v_sb.0 + 14 >= 0 /\ v_ch.0 - v_sb.0 + 15 >= 0 /\ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 < 16 ]
strictly and produces the following problem:
8:	T:
		(1, 1)                            eval_synth_half_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(1, 1)                            eval_synth_half_bb0_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0))
		(2*v_nch + 1, 1)                  eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.0, 0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 < v_nch ]
		(1, 1)                            eval_synth_half_bb1_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_stop(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ch.0 >= 0 /\ v_ch.0 >= v_nch ]
		(8*v_nch*v_ns + 4*v_ns, 1)        eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 < v_ns ]
		(2*v_nch + 1, 1)                  eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb1_in(v_ch.0 + 1, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_s.0 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_s.0 >= v_ns ]
		(8*v_nch*v_ns + 4*v_ns, 1)        eval_synth_half_11(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_2(eval_dct32_start(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0), eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
		(8*v_nch*v_ns + 4*v_ns, 1)        eval_synth_half_12(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, 1)) [ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
		(272*v_nch*v_ns + 136*v_ns, 1)    eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 < 16 ]
		(8*v_nch*v_ns + 4*v_ns, 1)        eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, 0, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 = 0 ]
		(8*v_nch*v_ns + 4*v_ns, 1)        eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 > 0 /\ nondef.127 >= 0 /\ nondef.127 < 16 ]
		(8*v_nch*v_ns + 4*v_ns, 1)        eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb3_in(v_ch.0, v_nch, v_ns, nondef.127, v_s.0 + 1, v_sb.0)) [ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 /\ v_sb.0 >= 16 /\ v_phase.0 + 1 < 0 /\ nondef.127 <= 0 /\ nondef.127 > -16 ]
		(272*v_nch*v_ns + 136*v_ns, 1)    eval_synth_half_bb8_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0) -> Com_1(eval_synth_half_bb5_in(v_ch.0, v_nch, v_ns, v_phase.0, v_s.0, v_sb.0 + 1)) [ -v_sb.0 + 15 >= 0 /\ v_s.0 - v_sb.0 + 15 >= 0 /\ v_ns - v_sb.0 + 14 >= 0 /\ v_nch - v_sb.0 + 14 >= 0 /\ v_ch.0 - v_sb.0 + 15 >= 0 /\ v_sb.0 - 1 >= 0 /\ v_s.0 + v_sb.0 - 1 >= 0 /\ v_ns + v_sb.0 - 2 >= 0 /\ v_nch + v_sb.0 - 2 >= 0 /\ v_ch.0 + v_sb.0 - 1 >= 0 /\ v_ns - v_s.0 - 1 >= 0 /\ v_s.0 >= 0 /\ v_ns + v_s.0 - 1 >= 0 /\ v_nch + v_s.0 - 1 >= 0 /\ v_ch.0 + v_s.0 >= 0 /\ v_ns - 1 >= 0 /\ v_nch + v_ns - 2 >= 0 /\ v_ch.0 + v_ns - 1 >= 0 /\ v_nch - 1 >= 0 /\ v_ch.0 + v_nch - 1 >= 0 /\ -v_ch.0 + v_nch - 1 >= 0 /\ v_ch.0 >= 0 ]
	start location:	eval_synth_half_start
	leaf cost:	0

Complexity upper bound 4*v_nch + 592*v_nch*v_ns + 296*v_ns + 5

Time: 1.538 sec (SMT: 1.126 sec)
