

================================================================
== Vivado HLS Report for 'synth_top_classifyPoly'
================================================================
* Date:           Fri May 22 15:27:22 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        smosynth.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.23|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  67302|  775352|  67302|  775352|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+--------+--------------+-----------+-----------+--------+----------+
        |                        |     Latency    |   Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name       |  min  |   max  |    Latency   |  achieved |   target  |  Count | Pipelined|
        +------------------------+-------+--------+--------------+-----------+-----------+--------+----------+
        |- POLY_INIT_FOR_LOOP    |     50|      50|             1|          -|          -|      50|    no    |
        |- POLY_OUTER_FOR_LOOP   |  67250|  775300| 1345 ~ 15506 |          -|          -|      50|    no    |
        | + POLY_INNER_FOR_LOOP  |   1343|   15504|   79 ~ 912   |          -|          -|      17|    no    |
        |  ++ dotProduct_while   |      0|     833|            17|          -|          -| 0 ~ 49 |    no    |
        +------------------------+-------+--------+--------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      2|       0|   1007|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|    106|    4796|   6962|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    848|
|Register         |        -|      -|    1356|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|    108|    6152|   8817|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     49|       5|     16|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |                   Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |synth_top_dadd_64ns_64ns_64_5_full_dsp_U29   |synth_top_dadd_64ns_64ns_64_5_full_dsp   |        0|      3|   445|  1149|
    |synth_top_dexp_64ns_64ns_64_18_full_dsp_U32  |synth_top_dexp_64ns_64ns_64_18_full_dsp  |        0|     26|  1549|  2599|
    |synth_top_dlog_64ns_64ns_64_31_full_dsp_U31  |synth_top_dlog_64ns_64ns_64_31_full_dsp  |        0|     61|  1909|  1510|
    |synth_top_dmul_64ns_64ns_64_6_max_dsp_U30    |synth_top_dmul_64ns_64ns_64_6_max_dsp    |        0|     11|   317|   578|
    |synth_top_fadd_32ns_32ns_32_5_full_dsp_U25   |synth_top_fadd_32ns_32ns_32_5_full_dsp   |        0|      2|   205|   390|
    |synth_top_fmul_32ns_32ns_32_4_max_dsp_U26    |synth_top_fmul_32ns_32ns_32_4_max_dsp    |        0|      3|   143|   321|
    |synth_top_fpext_32ns_64_1_U28                |synth_top_fpext_32ns_64_1                |        0|      0|   100|   138|
    |synth_top_fptrunc_64ns_32_1_U27              |synth_top_fptrunc_64ns_32_1              |        0|      0|   128|   277|
    +---------------------------------------------+-----------------------------------------+---------+-------+------+------+
    |Total                                        |                                         |        0|    106|  4796|  6962|
    +---------------------------------------------+-----------------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_665_p2                   |     *    |      1|  0|   4|           5|           6|
    |tmp_4_fu_616_p2                   |     *    |      1|  0|   4|           6|           6|
    |i_2_fu_594_p2                     |     +    |      0|  0|   6|           6|           1|
    |i_3_fu_637_p2                     |     +    |      0|  0|   6|           6|           1|
    |j_fu_753_p2                       |     +    |      0|  0|   5|           5|           1|
    |p1_1_fu_851_p2                    |     +    |      0|  0|  32|           1|          32|
    |p2_1_fu_845_p2                    |     +    |      0|  0|  32|           1|          32|
    |p_sum1_i_fu_726_p2                |     +    |      0|  0|  33|          33|          33|
    |p_sum_i_fu_695_p2                 |     +    |      0|  0|  33|          33|          33|
    |a1_fu_790_p3                      |  Select  |      0|  0|  32|           1|          32|
    |a2_fu_829_p3                      |  Select  |      0|  0|  32|           1|          32|
    |dot_6_fu_931_p3                   |  Select  |      0|  0|  64|           1|          64|
    |example_value_load_phi_fu_908_p3  |  Select  |      0|  0|  64|           1|          64|
    |p1_2_fu_857_p3                    |  Select  |      0|  0|  32|           1|          32|
    |p1_fu_915_p3                      |  Select  |      0|  0|  32|           1|          32|
    |p2_2_fu_865_p3                    |  Select  |      0|  0|  32|           1|          32|
    |p2_fu_923_p3                      |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp13_fu_873_p3               |  Select  |      0|  0|  64|           1|          64|
    |sel_tmp15_fu_880_p3               |  Select  |      0|  0|  64|           1|          64|
    |sel_tmp19_fu_894_p3               |  Select  |      0|  0|  64|           1|          64|
    |sel_tmp1_fu_764_p3                |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp21_fu_901_p3               |  Select  |      0|  0|  64|           1|          64|
    |sel_tmp3_fu_777_p3                |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp7_fu_803_p3                |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp9_fu_816_p3                |  Select  |      0|  0|  32|           1|          32|
    |sv_value_load_phi_fu_887_p3       |  Select  |      0|  0|  64|           1|          64|
    |tmp_7_fu_685_p2                   |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_600_p2               |   icmp   |      0|  0|   3|           6|           5|
    |exitcond2_fu_583_p2               |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_fu_626_p2                |   icmp   |      0|  0|   2|           5|           5|
    |sel_tmp10_fu_824_p2               |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp2_fu_772_p2                |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_785_p2                |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp6_fu_798_p2                |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp8_fu_811_p2                |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_759_p2                 |   icmp   |      0|  0|   1|           2|           1|
    |tmp_11_fu_837_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_14_fu_841_p2                  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_1_fu_647_p2                   |   icmp   |      0|  0|  11|          32|           1|
    |tmp_2_fu_653_p2                   |   icmp   |      0|  0|  11|          32|           1|
    |tmp_5_fu_675_p2                   |   icmp   |      0|  0|  11|          32|          32|
    |tmp_6_fu_680_p2                   |   icmp   |      0|  0|  11|          32|          32|
    |or_cond_i_fu_659_p2               |    or    |      0|  0|   1|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      2|  0|1007|         336|        1070|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  217|         99|    1|         99|
    |dot_0_i_reg_496        |   64|          2|   64|        128|
    |grp_fu_531_p0          |   64|          5|   64|        320|
    |grp_fu_535_p0          |   32|          4|   32|        128|
    |grp_fu_538_p0          |   64|          3|   64|        192|
    |grp_fu_538_p1          |   64|          3|   64|        192|
    |grp_fu_543_p0          |   64|          3|   64|        192|
    |grp_fu_543_p1          |   64|          3|   64|        192|
    |i_reg_437              |    6|          2|    6|         12|
    |output_r_address0      |    6|          3|    6|         18|
    |output_r_d0            |   64|          3|   64|        192|
    |p1_0_i_reg_472         |   32|          2|   32|         64|
    |p2_0_i_reg_484         |   32|          2|   32|         64|
    |p_0_i_reg_508          |   64|          2|   64|        128|
    |xindex_assign_reg_460  |    5|          2|    5|         10|
    |yindex_assign_reg_448  |    6|          2|    6|         12|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  848|        140|  632|       1943|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a1_reg_1094                      |  32|   0|   32|          0|
    |a2_reg_1115                      |  32|   0|   32|          0|
    |ap_CS_fsm                        |  98|   0|   98|          0|
    |dot_0_i_reg_496                  |  64|   0|   64|          0|
    |example_value_load_phi_reg_1171  |  64|   0|   64|          0|
    |i_reg_437                        |   6|   0|    6|          0|
    |j_reg_1074                       |   5|   0|    5|          0|
    |lambda_load_reg_1216             |  64|   0|   64|          0|
    |nonZeroFeature_addr_reg_949      |   6|   0|    6|          0|
    |nonZeroFeature_load_reg_987      |  32|   0|   32|          0|
    |or_cond_i_reg_992                |   1|   0|    1|          0|
    |output_addr_2_reg_954            |   6|   0|    6|          0|
    |output_load_reg_1221             |  64|   0|   64|          0|
    |p1_0_i_reg_472                   |  32|   0|   32|          0|
    |p1_reg_1176                      |  32|   0|   32|          0|
    |p2_0_i_reg_484                   |  32|   0|   32|          0|
    |p2_reg_1181                      |  32|   0|   32|          0|
    |p_0_i_reg_508                    |  64|   0|   64|          0|
    |reg_557                          |  64|   0|   64|          0|
    |reg_563                          |  32|   0|   32|          0|
    |reg_570                          |  64|   0|   64|          0|
    |reg_578                          |  64|   0|   64|          0|
    |sel_tmp10_reg_1110               |   1|   0|    1|          0|
    |sel_tmp2_reg_1084                |   1|   0|    1|          0|
    |sel_tmp4_reg_1089                |   1|   0|    1|          0|
    |sel_tmp6_reg_1100                |   1|   0|    1|          0|
    |sel_tmp8_reg_1105                |   1|   0|    1|          0|
    |sel_tmp_reg_1079                 |   1|   0|    1|          0|
    |svNonZeroFeature_load_reg_982    |  32|   0|   32|          0|
    |sv_value_load_phi_reg_1166       |  64|   0|   64|          0|
    |tmp_11_reg_1161                  |   1|   0|    1|          0|
    |tmp_15_reg_1191                  |  32|   0|   32|          0|
    |tmp_17_reg_1196                  |  64|   0|   64|          0|
    |tmp_18_reg_1201                  |  32|   0|   32|          0|
    |tmp_20_reg_1206                  |  64|   0|   64|          0|
    |tmp_3_cast_reg_996               |  11|   0|   33|         22|
    |tmp_48_reg_1011                  |  64|   0|   64|          0|
    |tmp_4_cast_reg_959               |  12|   0|   33|         21|
    |tmp_50_reg_1046                  |  64|   0|   64|          0|
    |tmp_54_reg_1004                  |   2|   0|    2|          0|
    |tmp_55_reg_1039                  |   2|   0|    2|          0|
    |tmp_s_reg_967                    |   5|   0|   64|         59|
    |xindex_assign_reg_460            |   5|   0|    5|          0|
    |yindex_assign_reg_448            |   6|   0|    6|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1356|   0| 1458|        102|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | synth_top_classifyPoly | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | synth_top_classifyPoly | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | synth_top_classifyPoly | return value |
|ap_done                    | out |    1| ap_ctrl_hs | synth_top_classifyPoly | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | synth_top_classifyPoly | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | synth_top_classifyPoly | return value |
|example_0_id_address0      | out |   10|  ap_memory |      example_0_id      |     array    |
|example_0_id_ce0           | out |    1|  ap_memory |      example_0_id      |     array    |
|example_0_id_q0            |  in |   32|  ap_memory |      example_0_id      |     array    |
|example_1_id_address0      | out |   10|  ap_memory |      example_1_id      |     array    |
|example_1_id_ce0           | out |    1|  ap_memory |      example_1_id      |     array    |
|example_1_id_q0            |  in |   32|  ap_memory |      example_1_id      |     array    |
|example_2_id_address0      | out |   10|  ap_memory |      example_2_id      |     array    |
|example_2_id_ce0           | out |    1|  ap_memory |      example_2_id      |     array    |
|example_2_id_q0            |  in |   32|  ap_memory |      example_2_id      |     array    |
|example_3_id_address0      | out |   10|  ap_memory |      example_3_id      |     array    |
|example_3_id_ce0           | out |    1|  ap_memory |      example_3_id      |     array    |
|example_3_id_q0            |  in |   32|  ap_memory |      example_3_id      |     array    |
|example_0_value_address0   | out |   10|  ap_memory |     example_0_value    |     array    |
|example_0_value_ce0        | out |    1|  ap_memory |     example_0_value    |     array    |
|example_0_value_q0         |  in |   64|  ap_memory |     example_0_value    |     array    |
|example_1_value_address0   | out |   10|  ap_memory |     example_1_value    |     array    |
|example_1_value_ce0        | out |    1|  ap_memory |     example_1_value    |     array    |
|example_1_value_q0         |  in |   64|  ap_memory |     example_1_value    |     array    |
|example_2_value_address0   | out |   10|  ap_memory |     example_2_value    |     array    |
|example_2_value_ce0        | out |    1|  ap_memory |     example_2_value    |     array    |
|example_2_value_q0         |  in |   64|  ap_memory |     example_2_value    |     array    |
|example_3_value_address0   | out |   10|  ap_memory |     example_3_value    |     array    |
|example_3_value_ce0        | out |    1|  ap_memory |     example_3_value    |     array    |
|example_3_value_q0         |  in |   64|  ap_memory |     example_3_value    |     array    |
|sv_0_id_address0           | out |    8|  ap_memory |         sv_0_id        |     array    |
|sv_0_id_ce0                | out |    1|  ap_memory |         sv_0_id        |     array    |
|sv_0_id_q0                 |  in |   32|  ap_memory |         sv_0_id        |     array    |
|sv_1_id_address0           | out |    8|  ap_memory |         sv_1_id        |     array    |
|sv_1_id_ce0                | out |    1|  ap_memory |         sv_1_id        |     array    |
|sv_1_id_q0                 |  in |   32|  ap_memory |         sv_1_id        |     array    |
|sv_2_id_address0           | out |    8|  ap_memory |         sv_2_id        |     array    |
|sv_2_id_ce0                | out |    1|  ap_memory |         sv_2_id        |     array    |
|sv_2_id_q0                 |  in |   32|  ap_memory |         sv_2_id        |     array    |
|sv_3_id_address0           | out |    8|  ap_memory |         sv_3_id        |     array    |
|sv_3_id_ce0                | out |    1|  ap_memory |         sv_3_id        |     array    |
|sv_3_id_q0                 |  in |   32|  ap_memory |         sv_3_id        |     array    |
|sv_0_value_address0        | out |    8|  ap_memory |       sv_0_value       |     array    |
|sv_0_value_ce0             | out |    1|  ap_memory |       sv_0_value       |     array    |
|sv_0_value_q0              |  in |   64|  ap_memory |       sv_0_value       |     array    |
|sv_1_value_address0        | out |    8|  ap_memory |       sv_1_value       |     array    |
|sv_1_value_ce0             | out |    1|  ap_memory |       sv_1_value       |     array    |
|sv_1_value_q0              |  in |   64|  ap_memory |       sv_1_value       |     array    |
|sv_2_value_address0        | out |    8|  ap_memory |       sv_2_value       |     array    |
|sv_2_value_ce0             | out |    1|  ap_memory |       sv_2_value       |     array    |
|sv_2_value_q0              |  in |   64|  ap_memory |       sv_2_value       |     array    |
|sv_3_value_address0        | out |    8|  ap_memory |       sv_3_value       |     array    |
|sv_3_value_ce0             | out |    1|  ap_memory |       sv_3_value       |     array    |
|sv_3_value_q0              |  in |   64|  ap_memory |       sv_3_value       |     array    |
|lambda_address0            | out |    5|  ap_memory |         lambda         |     array    |
|lambda_ce0                 | out |    1|  ap_memory |         lambda         |     array    |
|lambda_q0                  |  in |   64|  ap_memory |         lambda         |     array    |
|svNonZeroFeature_address0  | out |    5|  ap_memory |    svNonZeroFeature    |     array    |
|svNonZeroFeature_ce0       | out |    1|  ap_memory |    svNonZeroFeature    |     array    |
|svNonZeroFeature_q0        |  in |   32|  ap_memory |    svNonZeroFeature    |     array    |
|nonZeroFeature_address0    | out |    6|  ap_memory |     nonZeroFeature     |     array    |
|nonZeroFeature_ce0         | out |    1|  ap_memory |     nonZeroFeature     |     array    |
|nonZeroFeature_q0          |  in |   32|  ap_memory |     nonZeroFeature     |     array    |
|output_r_address0          | out |    6|  ap_memory |        output_r        |     array    |
|output_r_ce0               | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0               | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0                | out |   64|  ap_memory |        output_r        |     array    |
|output_r_q0                |  in |   64|  ap_memory |        output_r        |     array    |
+---------------------------+-----+-----+------------+------------------------+--------------+

