from ankleand mtl mit edu andrew karanicola subject re ic packag organ mit microsystem technolog laboratori line nntp post host amper mit edu in articl apr sol ctr columbia edu seema madvlsi columbia edu seema varma write get custom made packag expens so tri choos flatpak leadless chip carrier the flatpack would hard to test sinc solder test setup would spend load time solder as kept chang test chip the leadless chip carrier socket also long lead line may not work high speed doe anyon experi knowledg of field would greatli appreci help ani idea name compani manufactur holder socket packag would help check kyocera america inc prime park way suit natick ma they one largest manufactur ic packag the world it sound like would good candid wafer probe at least ic probe test perform hp cascad microtech and tektronix abl help here one note test high frequenc accur expens busi andrew karanicola mit microsystem technolog laboratori ankleand mtl mit edu