// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cornerTracker_HarrisImg (
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        inHarris,
        list,
        harris_rows,
        harris_cols,
        Thresh,
        nCorners,
        ap_clk,
        ap_rst,
        harris_rows_ap_vld,
        harris_cols_ap_vld,
        inHarris_ap_vld,
        list_ap_vld,
        Thresh_ap_vld,
        ap_start,
        nCorners_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [31:0] m_axi_gmem2_WDATA;
output  [3:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [31:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] inHarris;
input  [63:0] list;
input  [10:0] harris_rows;
input  [10:0] harris_cols;
input  [15:0] Thresh;
output  [31:0] nCorners;
input   ap_clk;
input   ap_rst;
input   harris_rows_ap_vld;
input   harris_cols_ap_vld;
input   inHarris_ap_vld;
input   list_ap_vld;
input   Thresh_ap_vld;
input   ap_start;
output   nCorners_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_start;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_full_n;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_done;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_continue;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_idle;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_out;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_write;
wire   [10:0] HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_din;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_write;
wire   [10:0] HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_din;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_write;
wire   [10:0] HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_din;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_write;
wire   [10:0] HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_din;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_write;
wire   [63:0] HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_din;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_write;
wire   [63:0] HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_din;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_write;
wire   [15:0] HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_din;
wire    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_write;
wire    Array2xfMat_32_0_1080_1920_1_U0_ap_start;
wire    Array2xfMat_32_0_1080_1920_1_U0_ap_done;
wire    Array2xfMat_32_0_1080_1920_1_U0_ap_continue;
wire    Array2xfMat_32_0_1080_1920_1_U0_ap_idle;
wire    Array2xfMat_32_0_1080_1920_1_U0_ap_ready;
wire    Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWVALID;
wire   [63:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWADDR;
wire   [0:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWID;
wire   [31:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWLEN;
wire   [2:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWBURST;
wire   [1:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWPROT;
wire   [3:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWQOS;
wire   [3:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWREGION;
wire   [0:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWUSER;
wire    Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WVALID;
wire   [31:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WDATA;
wire   [3:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WSTRB;
wire    Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WLAST;
wire   [0:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WID;
wire   [0:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WUSER;
wire    Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARVALID;
wire   [63:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARADDR;
wire   [0:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARID;
wire   [31:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLEN;
wire   [2:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARBURST;
wire   [1:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARPROT;
wire   [3:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARQOS;
wire   [3:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARREGION;
wire   [0:0] Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARUSER;
wire    Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_RREADY;
wire    Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_BREADY;
wire   [7:0] Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_din;
wire    Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_write;
wire    Array2xfMat_32_0_1080_1920_1_U0_srcPtr_read;
wire    Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_read;
wire    Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_read;
wire   [10:0] Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_din;
wire    Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_write;
wire   [10:0] Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_din;
wire    Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_write;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_done;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_continue;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_idle;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_in_harris_mat_419_read;
wire   [7:0] cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_din;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_write;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_1_read;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_2_read;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_threshold_read;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_start;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_done;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_continue;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_idle;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_ready;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_out_harris_mat_420_read;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWVALID;
wire   [63:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWADDR;
wire   [0:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWID;
wire   [31:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLEN;
wire   [2:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWBURST;
wire   [1:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWPROT;
wire   [3:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWQOS;
wire   [3:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWREGION;
wire   [0:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWUSER;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WVALID;
wire   [31:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WDATA;
wire   [3:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WSTRB;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WLAST;
wire   [0:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WID;
wire   [0:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WUSER;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARVALID;
wire   [63:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARADDR;
wire   [0:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARID;
wire   [31:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARLEN;
wire   [2:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARBURST;
wire   [1:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARPROT;
wire   [3:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARQOS;
wire   [3:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARREGION;
wire   [0:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARUSER;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_RREADY;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_BREADY;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_1_read;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_2_read;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_list_read;
wire   [31:0] cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners_ap_vld;
wire    ap_sync_continue;
wire    in_harris_mat_rows_c_full_n;
wire   [10:0] in_harris_mat_rows_c_dout;
wire    in_harris_mat_rows_c_empty_n;
wire    in_harris_mat_cols_c_full_n;
wire   [10:0] in_harris_mat_cols_c_dout;
wire    in_harris_mat_cols_c_empty_n;
wire    out_harris_mat_rows_c_full_n;
wire   [10:0] out_harris_mat_rows_c_dout;
wire    out_harris_mat_rows_c_empty_n;
wire    out_harris_mat_cols_c_full_n;
wire   [10:0] out_harris_mat_cols_c_dout;
wire    out_harris_mat_cols_c_empty_n;
wire    inHarris_c_full_n;
wire   [63:0] inHarris_c_dout;
wire    inHarris_c_empty_n;
wire    list_c_full_n;
wire   [63:0] list_c_dout;
wire    list_c_empty_n;
wire    Thresh_c_full_n;
wire   [15:0] Thresh_c_dout;
wire    Thresh_c_empty_n;
wire    in_harris_mat_data_full_n;
wire   [7:0] in_harris_mat_data_dout;
wire    in_harris_mat_data_empty_n;
wire    in_harris_mat_rows_c9_full_n;
wire   [10:0] in_harris_mat_rows_c9_dout;
wire    in_harris_mat_rows_c9_empty_n;
wire    in_harris_mat_cols_c10_full_n;
wire   [10:0] in_harris_mat_cols_c10_dout;
wire    in_harris_mat_cols_c10_empty_n;
wire    out_harris_mat_data_full_n;
wire   [7:0] out_harris_mat_data_dout;
wire    out_harris_mat_data_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready;
wire    ap_sync_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready;
reg   [1:0] HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count;
reg    ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready;
wire    ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready;
reg   [1:0] Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count;
wire   [0:0] start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_din;
wire    start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n;
wire   [0:0] start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_dout;
wire    start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_empty_n;
wire   [0:0] start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_din;
wire    start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_full_n;
wire   [0:0] start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_dout;
wire    start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_empty_n;
wire    Array2xfMat_32_0_1080_1920_1_U0_start_full_n;
wire    Array2xfMat_32_0_1080_1920_1_U0_start_write;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_start_full_n;
wire    cornerHarris_3_3_1_0_1080_1920_1_false_U0_start_write;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_start_full_n;
wire    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready = 1'b0;
#0 HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready = 1'b0;
#0 Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count = 2'd0;
end

cornerTracker_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65 HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_start),
    .start_full_n(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_full_n),
    .ap_done(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_done),
    .ap_continue(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_continue),
    .ap_idle(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_idle),
    .ap_ready(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready),
    .start_out(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_out),
    .start_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_write),
    .harris_rows(harris_rows),
    .harris_cols(harris_cols),
    .inHarris(inHarris),
    .list(list),
    .Thresh(Thresh),
    .in_harris_mat_rows_out_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_din),
    .in_harris_mat_rows_out_full_n(in_harris_mat_rows_c_full_n),
    .in_harris_mat_rows_out_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_write),
    .in_harris_mat_cols_out_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_din),
    .in_harris_mat_cols_out_full_n(in_harris_mat_cols_c_full_n),
    .in_harris_mat_cols_out_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_write),
    .out_harris_mat_rows_out_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_din),
    .out_harris_mat_rows_out_full_n(out_harris_mat_rows_c_full_n),
    .out_harris_mat_rows_out_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_write),
    .out_harris_mat_cols_out_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_din),
    .out_harris_mat_cols_out_full_n(out_harris_mat_cols_c_full_n),
    .out_harris_mat_cols_out_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_write),
    .inHarris_out_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_din),
    .inHarris_out_full_n(inHarris_c_full_n),
    .inHarris_out_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_write),
    .list_out_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_din),
    .list_out_full_n(list_c_full_n),
    .list_out_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_write),
    .Thresh_out_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_din),
    .Thresh_out_full_n(Thresh_c_full_n),
    .Thresh_out_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_write)
);

cornerTracker_Array2xfMat_32_0_1080_1920_1_s Array2xfMat_32_0_1080_1920_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Array2xfMat_32_0_1080_1920_1_U0_ap_start),
    .ap_done(Array2xfMat_32_0_1080_1920_1_U0_ap_done),
    .ap_continue(Array2xfMat_32_0_1080_1920_1_U0_ap_continue),
    .ap_idle(Array2xfMat_32_0_1080_1920_1_U0_ap_idle),
    .ap_ready(Array2xfMat_32_0_1080_1920_1_U0_ap_ready),
    .m_axi_gmem1_AWVALID(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .in_harris_mat_419_din(Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_din),
    .in_harris_mat_419_full_n(in_harris_mat_data_full_n),
    .in_harris_mat_419_write(Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_write),
    .srcPtr_dout(inHarris_c_dout),
    .srcPtr_empty_n(inHarris_c_empty_n),
    .srcPtr_read(Array2xfMat_32_0_1080_1920_1_U0_srcPtr_read),
    .dstMat_1_dout(in_harris_mat_rows_c_dout),
    .dstMat_1_empty_n(in_harris_mat_rows_c_empty_n),
    .dstMat_1_read(Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_read),
    .dstMat_2_dout(in_harris_mat_cols_c_dout),
    .dstMat_2_empty_n(in_harris_mat_cols_c_empty_n),
    .dstMat_2_read(Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_read),
    .dstMat_1_out_din(Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_din),
    .dstMat_1_out_full_n(in_harris_mat_rows_c9_full_n),
    .dstMat_1_out_write(Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_write),
    .dstMat_2_out_din(Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_din),
    .dstMat_2_out_full_n(in_harris_mat_cols_c10_full_n),
    .dstMat_2_out_write(Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_write)
);

cornerTracker_cornerHarris_3_3_1_0_1080_1920_1_false_s cornerHarris_3_3_1_0_1080_1920_1_false_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start),
    .ap_done(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_done),
    .ap_continue(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_continue),
    .ap_idle(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_idle),
    .ap_ready(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready),
    .in_harris_mat_419_dout(in_harris_mat_data_dout),
    .in_harris_mat_419_empty_n(in_harris_mat_data_empty_n),
    .in_harris_mat_419_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_in_harris_mat_419_read),
    .out_harris_mat_420_din(cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_din),
    .out_harris_mat_420_full_n(out_harris_mat_data_full_n),
    .out_harris_mat_420_write(cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_write),
    .src_1_dout(in_harris_mat_rows_c9_dout),
    .src_1_empty_n(in_harris_mat_rows_c9_empty_n),
    .src_1_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_1_read),
    .src_2_dout(in_harris_mat_cols_c10_dout),
    .src_2_empty_n(in_harris_mat_cols_c10_empty_n),
    .src_2_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_2_read),
    .threshold_dout(Thresh_c_dout),
    .threshold_empty_n(Thresh_c_empty_n),
    .threshold_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_threshold_read)
);

cornerTracker_cornersImgToList_10000u_0u_1080u_1920u_1u_s cornersImgToList_10000u_0u_1080u_1920u_1u_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_start),
    .ap_done(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_done),
    .ap_continue(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_continue),
    .ap_idle(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_idle),
    .ap_ready(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_ready),
    .out_harris_mat_420_dout(out_harris_mat_data_dout),
    .out_harris_mat_420_empty_n(out_harris_mat_data_empty_n),
    .out_harris_mat_420_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_out_harris_mat_420_read),
    .m_axi_gmem2_AWVALID(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
    .m_axi_gmem2_AWADDR(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
    .m_axi_gmem2_WDATA(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(1'b0),
    .m_axi_gmem2_ARADDR(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(1'b0),
    .m_axi_gmem2_RREADY(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(32'd0),
    .m_axi_gmem2_RLAST(1'b0),
    .m_axi_gmem2_RID(1'd0),
    .m_axi_gmem2_RUSER(1'd0),
    .m_axi_gmem2_RRESP(2'd0),
    .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
    .m_axi_gmem2_BREADY(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(m_axi_gmem2_BRESP),
    .m_axi_gmem2_BID(m_axi_gmem2_BID),
    .m_axi_gmem2_BUSER(m_axi_gmem2_BUSER),
    .p_src_1_dout(out_harris_mat_rows_c_dout),
    .p_src_1_empty_n(out_harris_mat_rows_c_empty_n),
    .p_src_1_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_1_read),
    .p_src_2_dout(out_harris_mat_cols_c_dout),
    .p_src_2_empty_n(out_harris_mat_cols_c_empty_n),
    .p_src_2_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_2_read),
    .list_dout(list_c_dout),
    .list_empty_n(list_c_empty_n),
    .list_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_list_read),
    .ncorners(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners),
    .ncorners_ap_vld(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners_ap_vld)
);

cornerTracker_fifo_w11_d2_S_x0 in_harris_mat_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_din),
    .if_full_n(in_harris_mat_rows_c_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_write),
    .if_dout(in_harris_mat_rows_c_dout),
    .if_empty_n(in_harris_mat_rows_c_empty_n),
    .if_read(Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_read)
);

cornerTracker_fifo_w11_d2_S_x0 in_harris_mat_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_din),
    .if_full_n(in_harris_mat_cols_c_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_write),
    .if_dout(in_harris_mat_cols_c_dout),
    .if_empty_n(in_harris_mat_cols_c_empty_n),
    .if_read(Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_read)
);

cornerTracker_fifo_w11_d4_S_x0 out_harris_mat_rows_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_din),
    .if_full_n(out_harris_mat_rows_c_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_write),
    .if_dout(out_harris_mat_rows_c_dout),
    .if_empty_n(out_harris_mat_rows_c_empty_n),
    .if_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_1_read)
);

cornerTracker_fifo_w11_d4_S_x0 out_harris_mat_cols_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_din),
    .if_full_n(out_harris_mat_cols_c_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_write),
    .if_dout(out_harris_mat_cols_c_dout),
    .if_empty_n(out_harris_mat_cols_c_empty_n),
    .if_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_2_read)
);

cornerTracker_fifo_w64_d2_S_x inHarris_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_din),
    .if_full_n(inHarris_c_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_write),
    .if_dout(inHarris_c_dout),
    .if_empty_n(inHarris_c_empty_n),
    .if_read(Array2xfMat_32_0_1080_1920_1_U0_srcPtr_read)
);

cornerTracker_fifo_w64_d4_S_x list_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_din),
    .if_full_n(list_c_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_write),
    .if_dout(list_c_dout),
    .if_empty_n(list_c_empty_n),
    .if_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_list_read)
);

cornerTracker_fifo_w16_d3_S Thresh_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_din),
    .if_full_n(Thresh_c_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_write),
    .if_dout(Thresh_c_dout),
    .if_empty_n(Thresh_c_empty_n),
    .if_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_threshold_read)
);

cornerTracker_fifo_w8_d2_S in_harris_mat_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_din),
    .if_full_n(in_harris_mat_data_full_n),
    .if_write(Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_write),
    .if_dout(in_harris_mat_data_dout),
    .if_empty_n(in_harris_mat_data_empty_n),
    .if_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_in_harris_mat_419_read)
);

cornerTracker_fifo_w11_d2_S_x0 in_harris_mat_rows_c9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_din),
    .if_full_n(in_harris_mat_rows_c9_full_n),
    .if_write(Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_write),
    .if_dout(in_harris_mat_rows_c9_dout),
    .if_empty_n(in_harris_mat_rows_c9_empty_n),
    .if_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_1_read)
);

cornerTracker_fifo_w11_d2_S_x0 in_harris_mat_cols_c10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_din),
    .if_full_n(in_harris_mat_cols_c10_full_n),
    .if_write(Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_write),
    .if_dout(in_harris_mat_cols_c10_dout),
    .if_empty_n(in_harris_mat_cols_c10_empty_n),
    .if_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_2_read)
);

cornerTracker_fifo_w8_d2_S out_harris_mat_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_din),
    .if_full_n(out_harris_mat_data_full_n),
    .if_write(cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_write),
    .if_dout(out_harris_mat_data_dout),
    .if_empty_n(out_harris_mat_data_empty_n),
    .if_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_out_harris_mat_420_read)
);

cornerTracker_start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0 start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_din),
    .if_full_n(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_write),
    .if_dout(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_dout),
    .if_empty_n(start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_empty_n),
    .if_read(cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready)
);

cornerTracker_start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0 start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_din),
    .if_full_n(start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_full_n),
    .if_write(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_write),
    .if_dout(start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_dout),
    .if_empty_n(start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_empty_n),
    .if_read(cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready <= ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready <= ap_sync_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Array2xfMat_32_0_1080_1920_1_U0_ap_ready))) begin
        Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count <= (Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == Array2xfMat_32_0_1080_1920_1_U0_ap_ready))) begin
        Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count <= (Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready))) begin
        HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count <= (HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready))) begin
        HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count <= (HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count + 2'd1);
    end
end

assign Array2xfMat_32_0_1080_1920_1_U0_ap_continue = 1'b1;

assign Array2xfMat_32_0_1080_1920_1_U0_ap_start = ((ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready ^ 1'b1) & ap_start);

assign Array2xfMat_32_0_1080_1920_1_U0_start_full_n = 1'b1;

assign Array2xfMat_32_0_1080_1920_1_U0_start_write = 1'b0;

assign HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_continue = 1'b1;

assign HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_start = ((ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready ^ 1'b1) & ap_start);

assign HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_full_n = (start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_full_n & start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n);

assign ap_done = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_done;

assign ap_idle = (cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_idle & cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_idle & HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_idle & Array2xfMat_32_0_1080_1920_1_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready = (ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready | Array2xfMat_32_0_1080_1920_1_U0_ap_ready);

assign ap_sync_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready = (ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready | HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_done;

assign ap_sync_ready = (ap_sync_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready & ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready);

assign cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_continue = 1'b1;

assign cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start = start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_empty_n;

assign cornerHarris_3_3_1_0_1080_1920_1_false_U0_start_full_n = 1'b1;

assign cornerHarris_3_3_1_0_1080_1920_1_false_U0_start_write = 1'b0;

assign cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_continue = ap_continue;

assign cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_start = start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_empty_n;

assign cornersImgToList_10000u_0u_1080u_1920u_1u_U0_start_full_n = 1'b1;

assign cornersImgToList_10000u_0u_1080u_1920u_1u_U0_start_write = 1'b0;

assign m_axi_gmem1_ARADDR = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_ARVALID = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARVALID;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_RREADY;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = 64'd0;

assign m_axi_gmem2_ARBURST = 2'd0;

assign m_axi_gmem2_ARCACHE = 4'd0;

assign m_axi_gmem2_ARID = 1'd0;

assign m_axi_gmem2_ARLEN = 32'd0;

assign m_axi_gmem2_ARLOCK = 2'd0;

assign m_axi_gmem2_ARPROT = 3'd0;

assign m_axi_gmem2_ARQOS = 4'd0;

assign m_axi_gmem2_ARREGION = 4'd0;

assign m_axi_gmem2_ARSIZE = 3'd0;

assign m_axi_gmem2_ARUSER = 1'd0;

assign m_axi_gmem2_ARVALID = 1'b0;

assign m_axi_gmem2_AWADDR = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWADDR;

assign m_axi_gmem2_AWBURST = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWBURST;

assign m_axi_gmem2_AWCACHE = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWCACHE;

assign m_axi_gmem2_AWID = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWID;

assign m_axi_gmem2_AWLEN = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLEN;

assign m_axi_gmem2_AWLOCK = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLOCK;

assign m_axi_gmem2_AWPROT = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWPROT;

assign m_axi_gmem2_AWQOS = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWQOS;

assign m_axi_gmem2_AWREGION = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWREGION;

assign m_axi_gmem2_AWSIZE = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWSIZE;

assign m_axi_gmem2_AWUSER = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWUSER;

assign m_axi_gmem2_AWVALID = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWVALID;

assign m_axi_gmem2_BREADY = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_BREADY;

assign m_axi_gmem2_RREADY = 1'b0;

assign m_axi_gmem2_WDATA = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WDATA;

assign m_axi_gmem2_WID = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WID;

assign m_axi_gmem2_WLAST = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WLAST;

assign m_axi_gmem2_WSTRB = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WSTRB;

assign m_axi_gmem2_WUSER = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WUSER;

assign m_axi_gmem2_WVALID = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WVALID;

assign nCorners = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners;

assign nCorners_ap_vld = cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners_ap_vld;

assign start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_din = 1'b1;

assign start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_din = 1'b1;

endmodule //cornerTracker_HarrisImg
