
grp19_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000da98  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d08  0800dc28  0800dc28  0001dc28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e930  0800e930  000201a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800e930  0800e930  0001e930  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e938  0800e938  000201a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e938  0800e938  0001e938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e93c  0800e93c  0001e93c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a0  20000000  0800e940  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201a0  2**0
                  CONTENTS
 10 .bss          00005200  200001a0  200001a0  000201a0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200053a0  200053a0  000201a0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001ca36  00000000  00000000  00020213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003c67  00000000  00000000  0003cc49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000019a0  00000000  00000000  000408b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000141b  00000000  00000000  00042250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00005207  00000000  00000000  0004366b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001d6b1  00000000  00000000  00048872  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dc8d9  00000000  00000000  00065f23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000073f8  00000000  00000000  001427fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00149bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001a0 	.word	0x200001a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dc10 	.word	0x0800dc10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a4 	.word	0x200001a4
 80001cc:	0800dc10 	.word	0x0800dc10

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c10:	f000 b970 	b.w	8000ef4 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	460d      	mov	r5, r1
 8000c34:	4604      	mov	r4, r0
 8000c36:	460f      	mov	r7, r1
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d14a      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3c:	428a      	cmp	r2, r1
 8000c3e:	4694      	mov	ip, r2
 8000c40:	d965      	bls.n	8000d0e <__udivmoddi4+0xe2>
 8000c42:	fab2 f382 	clz	r3, r2
 8000c46:	b143      	cbz	r3, 8000c5a <__udivmoddi4+0x2e>
 8000c48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c4c:	f1c3 0220 	rsb	r2, r3, #32
 8000c50:	409f      	lsls	r7, r3
 8000c52:	fa20 f202 	lsr.w	r2, r0, r2
 8000c56:	4317      	orrs	r7, r2
 8000c58:	409c      	lsls	r4, r3
 8000c5a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5e:	fa1f f58c 	uxth.w	r5, ip
 8000c62:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c66:	0c22      	lsrs	r2, r4, #16
 8000c68:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c6c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c70:	fb01 f005 	mul.w	r0, r1, r5
 8000c74:	4290      	cmp	r0, r2
 8000c76:	d90a      	bls.n	8000c8e <__udivmoddi4+0x62>
 8000c78:	eb1c 0202 	adds.w	r2, ip, r2
 8000c7c:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c80:	f080 811c 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000c84:	4290      	cmp	r0, r2
 8000c86:	f240 8119 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000c8a:	3902      	subs	r1, #2
 8000c8c:	4462      	add	r2, ip
 8000c8e:	1a12      	subs	r2, r2, r0
 8000c90:	b2a4      	uxth	r4, r4
 8000c92:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c96:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c9a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9e:	fb00 f505 	mul.w	r5, r0, r5
 8000ca2:	42a5      	cmp	r5, r4
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x90>
 8000ca6:	eb1c 0404 	adds.w	r4, ip, r4
 8000caa:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000cae:	f080 8107 	bcs.w	8000ec0 <__udivmoddi4+0x294>
 8000cb2:	42a5      	cmp	r5, r4
 8000cb4:	f240 8104 	bls.w	8000ec0 <__udivmoddi4+0x294>
 8000cb8:	4464      	add	r4, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cc0:	1b64      	subs	r4, r4, r5
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11e      	cbz	r6, 8000cce <__udivmoddi4+0xa2>
 8000cc6:	40dc      	lsrs	r4, r3
 8000cc8:	2300      	movs	r3, #0
 8000cca:	e9c6 4300 	strd	r4, r3, [r6]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d908      	bls.n	8000ce8 <__udivmoddi4+0xbc>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80ed 	beq.w	8000eb6 <__udivmoddi4+0x28a>
 8000cdc:	2100      	movs	r1, #0
 8000cde:	e9c6 0500 	strd	r0, r5, [r6]
 8000ce2:	4608      	mov	r0, r1
 8000ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce8:	fab3 f183 	clz	r1, r3
 8000cec:	2900      	cmp	r1, #0
 8000cee:	d149      	bne.n	8000d84 <__udivmoddi4+0x158>
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d302      	bcc.n	8000cfa <__udivmoddi4+0xce>
 8000cf4:	4282      	cmp	r2, r0
 8000cf6:	f200 80f8 	bhi.w	8000eea <__udivmoddi4+0x2be>
 8000cfa:	1a84      	subs	r4, r0, r2
 8000cfc:	eb65 0203 	sbc.w	r2, r5, r3
 8000d00:	2001      	movs	r0, #1
 8000d02:	4617      	mov	r7, r2
 8000d04:	2e00      	cmp	r6, #0
 8000d06:	d0e2      	beq.n	8000cce <__udivmoddi4+0xa2>
 8000d08:	e9c6 4700 	strd	r4, r7, [r6]
 8000d0c:	e7df      	b.n	8000cce <__udivmoddi4+0xa2>
 8000d0e:	b902      	cbnz	r2, 8000d12 <__udivmoddi4+0xe6>
 8000d10:	deff      	udf	#255	; 0xff
 8000d12:	fab2 f382 	clz	r3, r2
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1c:	1a8a      	subs	r2, r1, r2
 8000d1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d22:	fa1f fe8c 	uxth.w	lr, ip
 8000d26:	2101      	movs	r1, #1
 8000d28:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d2c:	fb07 2015 	mls	r0, r7, r5, r2
 8000d30:	0c22      	lsrs	r2, r4, #16
 8000d32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d36:	fb0e f005 	mul.w	r0, lr, r5
 8000d3a:	4290      	cmp	r0, r2
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d3e:	eb1c 0202 	adds.w	r2, ip, r2
 8000d42:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4290      	cmp	r0, r2
 8000d4a:	f200 80cb 	bhi.w	8000ee4 <__udivmoddi4+0x2b8>
 8000d4e:	4645      	mov	r5, r8
 8000d50:	1a12      	subs	r2, r2, r0
 8000d52:	b2a4      	uxth	r4, r4
 8000d54:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d58:	fb07 2210 	mls	r2, r7, r0, r2
 8000d5c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d60:	fb0e fe00 	mul.w	lr, lr, r0
 8000d64:	45a6      	cmp	lr, r4
 8000d66:	d908      	bls.n	8000d7a <__udivmoddi4+0x14e>
 8000d68:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6c:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d70:	d202      	bcs.n	8000d78 <__udivmoddi4+0x14c>
 8000d72:	45a6      	cmp	lr, r4
 8000d74:	f200 80bb 	bhi.w	8000eee <__udivmoddi4+0x2c2>
 8000d78:	4610      	mov	r0, r2
 8000d7a:	eba4 040e 	sub.w	r4, r4, lr
 8000d7e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d82:	e79f      	b.n	8000cc4 <__udivmoddi4+0x98>
 8000d84:	f1c1 0720 	rsb	r7, r1, #32
 8000d88:	408b      	lsls	r3, r1
 8000d8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d92:	fa05 f401 	lsl.w	r4, r5, r1
 8000d96:	fa20 f307 	lsr.w	r3, r0, r7
 8000d9a:	40fd      	lsrs	r5, r7
 8000d9c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da0:	4323      	orrs	r3, r4
 8000da2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	fb09 5518 	mls	r5, r9, r8, r5
 8000dae:	0c1c      	lsrs	r4, r3, #16
 8000db0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db4:	fb08 f50e 	mul.w	r5, r8, lr
 8000db8:	42a5      	cmp	r5, r4
 8000dba:	fa02 f201 	lsl.w	r2, r2, r1
 8000dbe:	fa00 f001 	lsl.w	r0, r0, r1
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dcc:	f080 8088 	bcs.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd0:	42a5      	cmp	r5, r4
 8000dd2:	f240 8085 	bls.w	8000ee0 <__udivmoddi4+0x2b4>
 8000dd6:	f1a8 0802 	sub.w	r8, r8, #2
 8000dda:	4464      	add	r4, ip
 8000ddc:	1b64      	subs	r4, r4, r5
 8000dde:	b29d      	uxth	r5, r3
 8000de0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de4:	fb09 4413 	mls	r4, r9, r3, r4
 8000de8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dec:	fb03 fe0e 	mul.w	lr, r3, lr
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dfc:	d26c      	bcs.n	8000ed8 <__udivmoddi4+0x2ac>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	d96a      	bls.n	8000ed8 <__udivmoddi4+0x2ac>
 8000e02:	3b02      	subs	r3, #2
 8000e04:	4464      	add	r4, ip
 8000e06:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e0a:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	42ac      	cmp	r4, r5
 8000e14:	46c8      	mov	r8, r9
 8000e16:	46ae      	mov	lr, r5
 8000e18:	d356      	bcc.n	8000ec8 <__udivmoddi4+0x29c>
 8000e1a:	d053      	beq.n	8000ec4 <__udivmoddi4+0x298>
 8000e1c:	b156      	cbz	r6, 8000e34 <__udivmoddi4+0x208>
 8000e1e:	ebb0 0208 	subs.w	r2, r0, r8
 8000e22:	eb64 040e 	sbc.w	r4, r4, lr
 8000e26:	fa04 f707 	lsl.w	r7, r4, r7
 8000e2a:	40ca      	lsrs	r2, r1
 8000e2c:	40cc      	lsrs	r4, r1
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	e9c6 7400 	strd	r7, r4, [r6]
 8000e34:	4618      	mov	r0, r3
 8000e36:	2100      	movs	r1, #0
 8000e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3c:	f1c3 0120 	rsb	r1, r3, #32
 8000e40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e44:	fa20 f201 	lsr.w	r2, r0, r1
 8000e48:	fa25 f101 	lsr.w	r1, r5, r1
 8000e4c:	409d      	lsls	r5, r3
 8000e4e:	432a      	orrs	r2, r5
 8000e50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e54:	fa1f fe8c 	uxth.w	lr, ip
 8000e58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e5c:	fb07 1510 	mls	r5, r7, r0, r1
 8000e60:	0c11      	lsrs	r1, r2, #16
 8000e62:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e66:	fb00 f50e 	mul.w	r5, r0, lr
 8000e6a:	428d      	cmp	r5, r1
 8000e6c:	fa04 f403 	lsl.w	r4, r4, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x258>
 8000e72:	eb1c 0101 	adds.w	r1, ip, r1
 8000e76:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e7a:	d22f      	bcs.n	8000edc <__udivmoddi4+0x2b0>
 8000e7c:	428d      	cmp	r5, r1
 8000e7e:	d92d      	bls.n	8000edc <__udivmoddi4+0x2b0>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	1b49      	subs	r1, r1, r5
 8000e86:	b292      	uxth	r2, r2
 8000e88:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e8c:	fb07 1115 	mls	r1, r7, r5, r1
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	fb05 f10e 	mul.w	r1, r5, lr
 8000e98:	4291      	cmp	r1, r2
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x282>
 8000e9c:	eb1c 0202 	adds.w	r2, ip, r2
 8000ea0:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000ea4:	d216      	bcs.n	8000ed4 <__udivmoddi4+0x2a8>
 8000ea6:	4291      	cmp	r1, r2
 8000ea8:	d914      	bls.n	8000ed4 <__udivmoddi4+0x2a8>
 8000eaa:	3d02      	subs	r5, #2
 8000eac:	4462      	add	r2, ip
 8000eae:	1a52      	subs	r2, r2, r1
 8000eb0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb4:	e738      	b.n	8000d28 <__udivmoddi4+0xfc>
 8000eb6:	4631      	mov	r1, r6
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e708      	b.n	8000cce <__udivmoddi4+0xa2>
 8000ebc:	4639      	mov	r1, r7
 8000ebe:	e6e6      	b.n	8000c8e <__udivmoddi4+0x62>
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	e6fb      	b.n	8000cbc <__udivmoddi4+0x90>
 8000ec4:	4548      	cmp	r0, r9
 8000ec6:	d2a9      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ecc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	e7a3      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed4:	4645      	mov	r5, r8
 8000ed6:	e7ea      	b.n	8000eae <__udivmoddi4+0x282>
 8000ed8:	462b      	mov	r3, r5
 8000eda:	e794      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000edc:	4640      	mov	r0, r8
 8000ede:	e7d1      	b.n	8000e84 <__udivmoddi4+0x258>
 8000ee0:	46d0      	mov	r8, sl
 8000ee2:	e77b      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee4:	3d02      	subs	r5, #2
 8000ee6:	4462      	add	r2, ip
 8000ee8:	e732      	b.n	8000d50 <__udivmoddi4+0x124>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e70a      	b.n	8000d04 <__udivmoddi4+0xd8>
 8000eee:	4464      	add	r4, ip
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	e742      	b.n	8000d7a <__udivmoddi4+0x14e>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efe:	f004 fa31 	bl	8005364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f02:	f000 f967 	bl	80011d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f000 fc5d 	bl	80017c4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000f0a:	f000 fc31 	bl	8001770 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000f0e:	f000 f9bf 	bl	8001290 <MX_I2C1_Init>
  MX_TIM8_Init();
 8000f12:	f000 fb83 	bl	800161c <MX_TIM8_Init>
  MX_TIM2_Init();
 8000f16:	f000 fa87 	bl	8001428 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000f1a:	f000 f9e7 	bl	80012ec <MX_TIM1_Init>
  MX_TIM3_Init();
 8000f1e:	f000 fad7 	bl	80014d0 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000f22:	f000 fb45 	bl	80015b0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  // oled
  OLED_Init();
 8000f26:	f00c f92f 	bl	800d188 <OLED_Init>

  // gyro
  ICM20948_init(&hi2c1, 0, GYRO_FULL_SCALE_2000DPS, ACCEL_FULL_SCALE_2G);
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	486f      	ldr	r0, [pc, #444]	; (80010f0 <main+0x1f8>)
 8000f32:	f00b fedc 	bl	800ccee <ICM20948_init>

  // servo

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000f36:	210c      	movs	r1, #12
 8000f38:	486e      	ldr	r0, [pc, #440]	; (80010f4 <main+0x1fc>)
 8000f3a:	f006 fb97 	bl	800766c <HAL_TIM_PWM_Start>

  // motor
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8000f3e:	2100      	movs	r1, #0
 8000f40:	486d      	ldr	r0, [pc, #436]	; (80010f8 <main+0x200>)
 8000f42:	f006 fb93 	bl	800766c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000f46:	2104      	movs	r1, #4
 8000f48:	486b      	ldr	r0, [pc, #428]	; (80010f8 <main+0x200>)
 8000f4a:	f006 fb8f 	bl	800766c <HAL_TIM_PWM_Start>

  // encoder
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8000f4e:	213c      	movs	r1, #60	; 0x3c
 8000f50:	486a      	ldr	r0, [pc, #424]	; (80010fc <main+0x204>)
 8000f52:	f006 ff29 	bl	8007da8 <HAL_TIM_Encoder_Start>

  // uart
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8000f56:	4b6a      	ldr	r3, [pc, #424]	; (8001100 <main+0x208>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4969      	ldr	r1, [pc, #420]	; (8001104 <main+0x20c>)
 8000f60:	4869      	ldr	r0, [pc, #420]	; (8001108 <main+0x210>)
 8000f62:	f008 f93a 	bl	80091da <HAL_UART_Receive_IT>

  // ultrasonic
  HAL_TIM_Base_Start(&htim6);
 8000f66:	4869      	ldr	r0, [pc, #420]	; (800110c <main+0x214>)
 8000f68:	f006 fa4e 	bl	8007408 <HAL_TIM_Base_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000f6c:	2104      	movs	r1, #4
 8000f6e:	4868      	ldr	r0, [pc, #416]	; (8001110 <main+0x218>)
 8000f70:	f006 fc9e 	bl	80078b0 <HAL_TIM_IC_Start_IT>

  // HAL_TIM_Base_Start(&htim1);

  __RESET_SERVO_TURN(&htim1);
 8000f74:	4b5f      	ldr	r3, [pc, #380]	; (80010f4 <main+0x1fc>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2291      	movs	r2, #145	; 0x91
 8000f7a:	641a      	str	r2, [r3, #64]	; 0x40
 8000f7c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000f80:	f004 fa32 	bl	80053e8 <HAL_Delay>

  // command queue initialization
  curCmd.index = 100;
 8000f84:	4b63      	ldr	r3, [pc, #396]	; (8001114 <main+0x21c>)
 8000f86:	2264      	movs	r2, #100	; 0x64
 8000f88:	701a      	strb	r2, [r3, #0]
  curCmd.val = 10;
 8000f8a:	4b62      	ldr	r3, [pc, #392]	; (8001114 <main+0x21c>)
 8000f8c:	220a      	movs	r2, #10
 8000f8e:	805a      	strh	r2, [r3, #2]

  cQueue.head = 0;
 8000f90:	4b61      	ldr	r3, [pc, #388]	; (8001118 <main+0x220>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	701a      	strb	r2, [r3, #0]
  cQueue.tail = 0;
 8000f96:	4b60      	ldr	r3, [pc, #384]	; (8001118 <main+0x220>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	705a      	strb	r2, [r3, #1]
  cQueue.size = CMD_BUFFER_SIZE;
 8000f9c:	4b5f      	ldr	r3, [pc, #380]	; (800111c <main+0x224>)
 8000f9e:	781a      	ldrb	r2, [r3, #0]
 8000fa0:	4b5d      	ldr	r3, [pc, #372]	; (8001118 <main+0x220>)
 8000fa2:	709a      	strb	r2, [r3, #2]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	e00c      	b.n	8000fc4 <main+0xcc>
  {
    Command cmd;
    cmd.index = 100;
 8000faa:	2364      	movs	r3, #100	; 0x64
 8000fac:	703b      	strb	r3, [r7, #0]
    cmd.val = 0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	807b      	strh	r3, [r7, #2]
    cQueue.buffer[i] = cmd;
 8000fb2:	4a59      	ldr	r2, [pc, #356]	; (8001118 <main+0x220>)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	4413      	add	r3, r2
 8000fba:	683a      	ldr	r2, [r7, #0]
 8000fbc:	605a      	str	r2, [r3, #4]
  for (int i = 0; i < CMD_BUFFER_SIZE; i++)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	607b      	str	r3, [r7, #4]
 8000fc4:	4b55      	ldr	r3, [pc, #340]	; (800111c <main+0x224>)
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	dbec      	blt.n	8000faa <main+0xb2>
  }
  PIDConfigInit(&pidTSlow, 2.1, 0.045, 0.8);
 8000fd0:	ed9f 1a53 	vldr	s2, [pc, #332]	; 8001120 <main+0x228>
 8000fd4:	eddf 0a53 	vldr	s1, [pc, #332]	; 8001124 <main+0x22c>
 8000fd8:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8001128 <main+0x230>
 8000fdc:	4853      	ldr	r0, [pc, #332]	; (800112c <main+0x234>)
 8000fde:	f001 f98f 	bl	8002300 <PIDConfigInit>
  PIDConfigInit(&pidSlow, 2.1, 0.045, 0.8);
 8000fe2:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 8001120 <main+0x228>
 8000fe6:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8001124 <main+0x22c>
 8000fea:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 8001128 <main+0x230>
 8000fee:	4850      	ldr	r0, [pc, #320]	; (8001130 <main+0x238>)
 8000ff0:	f001 f986 	bl	8002300 <PIDConfigInit>
  PIDConfigInit(&pidFast, 1.1, 0.05, 0.3);
 8000ff4:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 8001134 <main+0x23c>
 8000ff8:	eddf 0a4f 	vldr	s1, [pc, #316]	; 8001138 <main+0x240>
 8000ffc:	ed9f 0a4f 	vldr	s0, [pc, #316]	; 800113c <main+0x244>
 8001000:	484f      	ldr	r0, [pc, #316]	; (8001140 <main+0x248>)
 8001002:	f001 f97d 	bl	8002300 <PIDConfigInit>
  // TODO:overwrite curCmd for debugging individual task
  // curCmd.index = 1;
  // curCmd.val = 30;

  // UART Rx
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 8001006:	4b3e      	ldr	r3, [pc, #248]	; (8001100 <main+0x208>)
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	b29b      	uxth	r3, r3
 800100c:	461a      	mov	r2, r3
 800100e:	493d      	ldr	r1, [pc, #244]	; (8001104 <main+0x20c>)
 8001010:	483d      	ldr	r0, [pc, #244]	; (8001108 <main+0x210>)
 8001012:	f008 f8e2 	bl	80091da <HAL_UART_Receive_IT>

  // adjust steering
  __RESET_SERVO_TURN(&htim1);
 8001016:	4b37      	ldr	r3, [pc, #220]	; (80010f4 <main+0x1fc>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2291      	movs	r2, #145	; 0x91
 800101c:	641a      	str	r2, [r3, #64]	; 0x40
 800101e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001022:	f004 f9e1 	bl	80053e8 <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001026:	f009 f8b5 	bl	800a194 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(runEncoder, NULL, &encoderTask_attributes);
 800102a:	4a46      	ldr	r2, [pc, #280]	; (8001144 <main+0x24c>)
 800102c:	2100      	movs	r1, #0
 800102e:	4846      	ldr	r0, [pc, #280]	; (8001148 <main+0x250>)
 8001030:	f009 f8fa 	bl	800a228 <osThreadNew>
 8001034:	4603      	mov	r3, r0
 8001036:	4a45      	ldr	r2, [pc, #276]	; (800114c <main+0x254>)
 8001038:	6013      	str	r3, [r2, #0]

  /* creation of OledTask */
  OledTaskHandle = osThreadNew(runOledTask, NULL, &OledTask_attributes);
 800103a:	4a45      	ldr	r2, [pc, #276]	; (8001150 <main+0x258>)
 800103c:	2100      	movs	r1, #0
 800103e:	4845      	ldr	r0, [pc, #276]	; (8001154 <main+0x25c>)
 8001040:	f009 f8f2 	bl	800a228 <osThreadNew>
 8001044:	4603      	mov	r3, r0
 8001046:	4a44      	ldr	r2, [pc, #272]	; (8001158 <main+0x260>)
 8001048:	6013      	str	r3, [r2, #0]

  /* creation of FWTask */
  FWTaskHandle = osThreadNew(runFWTask, NULL, &FWTask_attributes);
 800104a:	4a44      	ldr	r2, [pc, #272]	; (800115c <main+0x264>)
 800104c:	2100      	movs	r1, #0
 800104e:	4844      	ldr	r0, [pc, #272]	; (8001160 <main+0x268>)
 8001050:	f009 f8ea 	bl	800a228 <osThreadNew>
 8001054:	4603      	mov	r3, r0
 8001056:	4a43      	ldr	r2, [pc, #268]	; (8001164 <main+0x26c>)
 8001058:	6013      	str	r3, [r2, #0]

  /* creation of BWTask */
  BWTaskHandle = osThreadNew(runBWTask, NULL, &BWTask_attributes);
 800105a:	4a43      	ldr	r2, [pc, #268]	; (8001168 <main+0x270>)
 800105c:	2100      	movs	r1, #0
 800105e:	4843      	ldr	r0, [pc, #268]	; (800116c <main+0x274>)
 8001060:	f009 f8e2 	bl	800a228 <osThreadNew>
 8001064:	4603      	mov	r3, r0
 8001066:	4a42      	ldr	r2, [pc, #264]	; (8001170 <main+0x278>)
 8001068:	6013      	str	r3, [r2, #0]

  /* creation of FLTask */
  FLTaskHandle = osThreadNew(runFLTask, NULL, &FLTask_attributes);
 800106a:	4a42      	ldr	r2, [pc, #264]	; (8001174 <main+0x27c>)
 800106c:	2100      	movs	r1, #0
 800106e:	4842      	ldr	r0, [pc, #264]	; (8001178 <main+0x280>)
 8001070:	f009 f8da 	bl	800a228 <osThreadNew>
 8001074:	4603      	mov	r3, r0
 8001076:	4a41      	ldr	r2, [pc, #260]	; (800117c <main+0x284>)
 8001078:	6013      	str	r3, [r2, #0]

  /* creation of FRTask */
  FRTaskHandle = osThreadNew(runFRTask, NULL, &FRTask_attributes);
 800107a:	4a41      	ldr	r2, [pc, #260]	; (8001180 <main+0x288>)
 800107c:	2100      	movs	r1, #0
 800107e:	4841      	ldr	r0, [pc, #260]	; (8001184 <main+0x28c>)
 8001080:	f009 f8d2 	bl	800a228 <osThreadNew>
 8001084:	4603      	mov	r3, r0
 8001086:	4a40      	ldr	r2, [pc, #256]	; (8001188 <main+0x290>)
 8001088:	6013      	str	r3, [r2, #0]

  /* creation of BLTask */
  BLTaskHandle = osThreadNew(runBLTask, NULL, &BLTask_attributes);
 800108a:	4a40      	ldr	r2, [pc, #256]	; (800118c <main+0x294>)
 800108c:	2100      	movs	r1, #0
 800108e:	4840      	ldr	r0, [pc, #256]	; (8001190 <main+0x298>)
 8001090:	f009 f8ca 	bl	800a228 <osThreadNew>
 8001094:	4603      	mov	r3, r0
 8001096:	4a3f      	ldr	r2, [pc, #252]	; (8001194 <main+0x29c>)
 8001098:	6013      	str	r3, [r2, #0]

  /* creation of BRTask */
  BRTaskHandle = osThreadNew(runBRTask, NULL, &BRTask_attributes);
 800109a:	4a3f      	ldr	r2, [pc, #252]	; (8001198 <main+0x2a0>)
 800109c:	2100      	movs	r1, #0
 800109e:	483f      	ldr	r0, [pc, #252]	; (800119c <main+0x2a4>)
 80010a0:	f009 f8c2 	bl	800a228 <osThreadNew>
 80010a4:	4603      	mov	r3, r0
 80010a6:	4a3e      	ldr	r2, [pc, #248]	; (80011a0 <main+0x2a8>)
 80010a8:	6013      	str	r3, [r2, #0]

  /* creation of ADCTask */
  ADCTaskHandle = osThreadNew(runADCTask, NULL, &ADCTask_attributes);
 80010aa:	4a3e      	ldr	r2, [pc, #248]	; (80011a4 <main+0x2ac>)
 80010ac:	2100      	movs	r1, #0
 80010ae:	483e      	ldr	r0, [pc, #248]	; (80011a8 <main+0x2b0>)
 80010b0:	f009 f8ba 	bl	800a228 <osThreadNew>
 80010b4:	4603      	mov	r3, r0
 80010b6:	4a3d      	ldr	r2, [pc, #244]	; (80011ac <main+0x2b4>)
 80010b8:	6013      	str	r3, [r2, #0]

  /* creation of cmdTask */
  cmdTaskHandle = osThreadNew(runCmdTask, NULL, &cmdTask_attributes);
 80010ba:	4a3d      	ldr	r2, [pc, #244]	; (80011b0 <main+0x2b8>)
 80010bc:	2100      	movs	r1, #0
 80010be:	483d      	ldr	r0, [pc, #244]	; (80011b4 <main+0x2bc>)
 80010c0:	f009 f8b2 	bl	800a228 <osThreadNew>
 80010c4:	4603      	mov	r3, r0
 80010c6:	4a3c      	ldr	r2, [pc, #240]	; (80011b8 <main+0x2c0>)
 80010c8:	6013      	str	r3, [r2, #0]

  /* creation of moveDistObsTask */
  moveDistObsTaskHandle = osThreadNew(runMoveDistObsTask, NULL, &moveDistObsTask_attributes);
 80010ca:	4a3c      	ldr	r2, [pc, #240]	; (80011bc <main+0x2c4>)
 80010cc:	2100      	movs	r1, #0
 80010ce:	483c      	ldr	r0, [pc, #240]	; (80011c0 <main+0x2c8>)
 80010d0:	f009 f8aa 	bl	800a228 <osThreadNew>
 80010d4:	4603      	mov	r3, r0
 80010d6:	4a3b      	ldr	r2, [pc, #236]	; (80011c4 <main+0x2cc>)
 80010d8:	6013      	str	r3, [r2, #0]

  /* creation of navArdObsTask */
  navArdObsTaskHandle = osThreadNew(runNavArdObsTask, NULL, &navArdObsTask_attributes);
 80010da:	4a3b      	ldr	r2, [pc, #236]	; (80011c8 <main+0x2d0>)
 80010dc:	2100      	movs	r1, #0
 80010de:	483b      	ldr	r0, [pc, #236]	; (80011cc <main+0x2d4>)
 80010e0:	f009 f8a2 	bl	800a228 <osThreadNew>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4a3a      	ldr	r2, [pc, #232]	; (80011d0 <main+0x2d8>)
 80010e8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80010ea:	f009 f877 	bl	800a1dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80010ee:	e7fe      	b.n	80010ee <main+0x1f6>
 80010f0:	200001bc 	.word	0x200001bc
 80010f4:	20000210 	.word	0x20000210
 80010f8:	20000330 	.word	0x20000330
 80010fc:	20000258 	.word	0x20000258
 8001100:	20000000 	.word	0x20000000
 8001104:	200003ec 	.word	0x200003ec
 8001108:	20000378 	.word	0x20000378
 800110c:	200002e8 	.word	0x200002e8
 8001110:	200002a0 	.word	0x200002a0
 8001114:	2000042c 	.word	0x2000042c
 8001118:	200003f8 	.word	0x200003f8
 800111c:	20000001 	.word	0x20000001
 8001120:	3f4ccccd 	.word	0x3f4ccccd
 8001124:	3d3851ec 	.word	0x3d3851ec
 8001128:	40066666 	.word	0x40066666
 800112c:	20000478 	.word	0x20000478
 8001130:	20000464 	.word	0x20000464
 8001134:	3e99999a 	.word	0x3e99999a
 8001138:	3d4ccccd 	.word	0x3d4ccccd
 800113c:	3f8ccccd 	.word	0x3f8ccccd
 8001140:	2000048c 	.word	0x2000048c
 8001144:	0800dcd0 	.word	0x0800dcd0
 8001148:	08003151 	.word	0x08003151
 800114c:	200003bc 	.word	0x200003bc
 8001150:	0800dcf4 	.word	0x0800dcf4
 8001154:	08003161 	.word	0x08003161
 8001158:	200003c0 	.word	0x200003c0
 800115c:	0800dd18 	.word	0x0800dd18
 8001160:	08003185 	.word	0x08003185
 8001164:	200003c4 	.word	0x200003c4
 8001168:	0800dd3c 	.word	0x0800dd3c
 800116c:	080033ad 	.word	0x080033ad
 8001170:	200003c8 	.word	0x200003c8
 8001174:	0800dd60 	.word	0x0800dd60
 8001178:	080035d5 	.word	0x080035d5
 800117c:	200003cc 	.word	0x200003cc
 8001180:	0800dd84 	.word	0x0800dd84
 8001184:	080039a1 	.word	0x080039a1
 8001188:	200003d0 	.word	0x200003d0
 800118c:	0800dda8 	.word	0x0800dda8
 8001190:	08003d6d 	.word	0x08003d6d
 8001194:	200003d4 	.word	0x200003d4
 8001198:	0800ddcc 	.word	0x0800ddcc
 800119c:	08004139 	.word	0x08004139
 80011a0:	200003d8 	.word	0x200003d8
 80011a4:	0800ddf0 	.word	0x0800ddf0
 80011a8:	08004505 	.word	0x08004505
 80011ac:	200003dc 	.word	0x200003dc
 80011b0:	0800de14 	.word	0x0800de14
 80011b4:	080045d9 	.word	0x080045d9
 80011b8:	200003e0 	.word	0x200003e0
 80011bc:	0800de38 	.word	0x0800de38
 80011c0:	08004be9 	.word	0x08004be9
 80011c4:	200003e4 	.word	0x200003e4
 80011c8:	0800de5c 	.word	0x0800de5c
 80011cc:	08004cd9 	.word	0x08004cd9
 80011d0:	200003e8 	.word	0x200003e8

080011d4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b094      	sub	sp, #80	; 0x50
 80011d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011da:	f107 0320 	add.w	r3, r7, #32
 80011de:	2230      	movs	r2, #48	; 0x30
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f00c f890 	bl	800d308 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	4b22      	ldr	r3, [pc, #136]	; (8001288 <SystemClock_Config+0xb4>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001200:	4a21      	ldr	r2, [pc, #132]	; (8001288 <SystemClock_Config+0xb4>)
 8001202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001206:	6413      	str	r3, [r2, #64]	; 0x40
 8001208:	4b1f      	ldr	r3, [pc, #124]	; (8001288 <SystemClock_Config+0xb4>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001214:	2300      	movs	r3, #0
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	4b1c      	ldr	r3, [pc, #112]	; (800128c <SystemClock_Config+0xb8>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a1b      	ldr	r2, [pc, #108]	; (800128c <SystemClock_Config+0xb8>)
 800121e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	4b19      	ldr	r3, [pc, #100]	; (800128c <SystemClock_Config+0xb8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001230:	2302      	movs	r3, #2
 8001232:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001234:	2301      	movs	r3, #1
 8001236:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001238:	2310      	movs	r3, #16
 800123a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800123c:	2300      	movs	r3, #0
 800123e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001240:	f107 0320 	add.w	r3, r7, #32
 8001244:	4618      	mov	r0, r3
 8001246:	f005 fc05 	bl	8006a54 <HAL_RCC_OscConfig>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001250:	f003 fd5c 	bl	8004d0c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001254:	230f      	movs	r3, #15
 8001256:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001258:	2300      	movs	r3, #0
 800125a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001260:	2300      	movs	r3, #0
 8001262:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001268:	f107 030c 	add.w	r3, r7, #12
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f005 fe68 	bl	8006f44 <HAL_RCC_ClockConfig>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800127a:	f003 fd47 	bl	8004d0c <Error_Handler>
  }
}
 800127e:	bf00      	nop
 8001280:	3750      	adds	r7, #80	; 0x50
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40023800 	.word	0x40023800
 800128c:	40007000 	.word	0x40007000

08001290 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001294:	4b12      	ldr	r3, [pc, #72]	; (80012e0 <MX_I2C1_Init+0x50>)
 8001296:	4a13      	ldr	r2, [pc, #76]	; (80012e4 <MX_I2C1_Init+0x54>)
 8001298:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <MX_I2C1_Init+0x50>)
 800129c:	4a12      	ldr	r2, [pc, #72]	; (80012e8 <MX_I2C1_Init+0x58>)
 800129e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012a0:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <MX_I2C1_Init+0x50>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	; (80012e0 <MX_I2C1_Init+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <MX_I2C1_Init+0x50>)
 80012ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012b4:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <MX_I2C1_Init+0x50>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ba:	4b09      	ldr	r3, [pc, #36]	; (80012e0 <MX_I2C1_Init+0x50>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012c0:	4b07      	ldr	r3, [pc, #28]	; (80012e0 <MX_I2C1_Init+0x50>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012c6:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <MX_I2C1_Init+0x50>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012cc:	4804      	ldr	r0, [pc, #16]	; (80012e0 <MX_I2C1_Init+0x50>)
 80012ce:	f004 fbd9 	bl	8005a84 <HAL_I2C_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012d8:	f003 fd18 	bl	8004d0c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200001bc 	.word	0x200001bc
 80012e4:	40005400 	.word	0x40005400
 80012e8:	000186a0 	.word	0x000186a0

080012ec <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b096      	sub	sp, #88	; 0x58
 80012f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	605a      	str	r2, [r3, #4]
 80012fc:	609a      	str	r2, [r3, #8]
 80012fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001300:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800130a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]
 800131a:	615a      	str	r2, [r3, #20]
 800131c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800131e:	1d3b      	adds	r3, r7, #4
 8001320:	2220      	movs	r2, #32
 8001322:	2100      	movs	r1, #0
 8001324:	4618      	mov	r0, r3
 8001326:	f00b ffef 	bl	800d308 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800132a:	4b3d      	ldr	r3, [pc, #244]	; (8001420 <MX_TIM1_Init+0x134>)
 800132c:	4a3d      	ldr	r2, [pc, #244]	; (8001424 <MX_TIM1_Init+0x138>)
 800132e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8001330:	4b3b      	ldr	r3, [pc, #236]	; (8001420 <MX_TIM1_Init+0x134>)
 8001332:	22a0      	movs	r2, #160	; 0xa0
 8001334:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001336:	4b3a      	ldr	r3, [pc, #232]	; (8001420 <MX_TIM1_Init+0x134>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800133c:	4b38      	ldr	r3, [pc, #224]	; (8001420 <MX_TIM1_Init+0x134>)
 800133e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001342:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001344:	4b36      	ldr	r3, [pc, #216]	; (8001420 <MX_TIM1_Init+0x134>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800134a:	4b35      	ldr	r3, [pc, #212]	; (8001420 <MX_TIM1_Init+0x134>)
 800134c:	2200      	movs	r2, #0
 800134e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001350:	4b33      	ldr	r3, [pc, #204]	; (8001420 <MX_TIM1_Init+0x134>)
 8001352:	2280      	movs	r2, #128	; 0x80
 8001354:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001356:	4832      	ldr	r0, [pc, #200]	; (8001420 <MX_TIM1_Init+0x134>)
 8001358:	f006 f806 	bl	8007368 <HAL_TIM_Base_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001362:	f003 fcd3 	bl	8004d0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001366:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800136a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800136c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001370:	4619      	mov	r1, r3
 8001372:	482b      	ldr	r0, [pc, #172]	; (8001420 <MX_TIM1_Init+0x134>)
 8001374:	f007 f80c 	bl	8008390 <HAL_TIM_ConfigClockSource>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800137e:	f003 fcc5 	bl	8004d0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001382:	4827      	ldr	r0, [pc, #156]	; (8001420 <MX_TIM1_Init+0x134>)
 8001384:	f006 f918 	bl	80075b8 <HAL_TIM_PWM_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800138e:	f003 fcbd 	bl	8004d0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001392:	2300      	movs	r3, #0
 8001394:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001396:	2300      	movs	r3, #0
 8001398:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800139a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800139e:	4619      	mov	r1, r3
 80013a0:	481f      	ldr	r0, [pc, #124]	; (8001420 <MX_TIM1_Init+0x134>)
 80013a2:	f007 fd59 	bl	8008e58 <HAL_TIMEx_MasterConfigSynchronization>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80013ac:	f003 fcae 	bl	8004d0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013b0:	2360      	movs	r3, #96	; 0x60
 80013b2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b8:	2300      	movs	r3, #0
 80013ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013bc:	2300      	movs	r3, #0
 80013be:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013c0:	2300      	movs	r3, #0
 80013c2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013c4:	2300      	movs	r3, #0
 80013c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80013c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013cc:	220c      	movs	r2, #12
 80013ce:	4619      	mov	r1, r3
 80013d0:	4813      	ldr	r0, [pc, #76]	; (8001420 <MX_TIM1_Init+0x134>)
 80013d2:	f006 ff1b 	bl	800820c <HAL_TIM_PWM_ConfigChannel>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80013dc:	f003 fc96 	bl	8004d0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013e0:	2300      	movs	r3, #0
 80013e2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013e8:	2300      	movs	r3, #0
 80013ea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013f8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013fe:	1d3b      	adds	r3, r7, #4
 8001400:	4619      	mov	r1, r3
 8001402:	4807      	ldr	r0, [pc, #28]	; (8001420 <MX_TIM1_Init+0x134>)
 8001404:	f007 fda4 	bl	8008f50 <HAL_TIMEx_ConfigBreakDeadTime>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 800140e:	f003 fc7d 	bl	8004d0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001412:	4803      	ldr	r0, [pc, #12]	; (8001420 <MX_TIM1_Init+0x134>)
 8001414:	f003 fe14 	bl	8005040 <HAL_TIM_MspPostInit>
}
 8001418:	bf00      	nop
 800141a:	3758      	adds	r7, #88	; 0x58
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000210 	.word	0x20000210
 8001424:	40010000 	.word	0x40010000

08001428 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b08c      	sub	sp, #48	; 0x30
 800142c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800142e:	f107 030c 	add.w	r3, r7, #12
 8001432:	2224      	movs	r2, #36	; 0x24
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f00b ff66 	bl	800d308 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800143c:	1d3b      	adds	r3, r7, #4
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001444:	4b21      	ldr	r3, [pc, #132]	; (80014cc <MX_TIM2_Init+0xa4>)
 8001446:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800144a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800144c:	4b1f      	ldr	r3, [pc, #124]	; (80014cc <MX_TIM2_Init+0xa4>)
 800144e:	2200      	movs	r2, #0
 8001450:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001452:	4b1e      	ldr	r3, [pc, #120]	; (80014cc <MX_TIM2_Init+0xa4>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001458:	4b1c      	ldr	r3, [pc, #112]	; (80014cc <MX_TIM2_Init+0xa4>)
 800145a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800145e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001460:	4b1a      	ldr	r3, [pc, #104]	; (80014cc <MX_TIM2_Init+0xa4>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001466:	4b19      	ldr	r3, [pc, #100]	; (80014cc <MX_TIM2_Init+0xa4>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800146c:	2303      	movs	r3, #3
 800146e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001470:	2300      	movs	r3, #0
 8001472:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001474:	2301      	movs	r3, #1
 8001476:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 800147c:	230a      	movs	r3, #10
 800147e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001480:	2300      	movs	r3, #0
 8001482:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001484:	2301      	movs	r3, #1
 8001486:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001488:	2300      	movs	r3, #0
 800148a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 800148c:	230a      	movs	r3, #10
 800148e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001490:	f107 030c 	add.w	r3, r7, #12
 8001494:	4619      	mov	r1, r3
 8001496:	480d      	ldr	r0, [pc, #52]	; (80014cc <MX_TIM2_Init+0xa4>)
 8001498:	f006 fbe0 	bl	8007c5c <HAL_TIM_Encoder_Init>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80014a2:	f003 fc33 	bl	8004d0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014a6:	2300      	movs	r3, #0
 80014a8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	4619      	mov	r1, r3
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <MX_TIM2_Init+0xa4>)
 80014b4:	f007 fcd0 	bl	8008e58 <HAL_TIMEx_MasterConfigSynchronization>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80014be:	f003 fc25 	bl	8004d0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
}
 80014c2:	bf00      	nop
 80014c4:	3730      	adds	r7, #48	; 0x30
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000258 	.word	0x20000258

080014d0 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b08a      	sub	sp, #40	; 0x28
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d6:	f107 0318 	add.w	r3, r7, #24
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]
 80014e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e4:	f107 0310 	add.w	r3, r7, #16
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014ee:	463b      	mov	r3, r7
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	605a      	str	r2, [r3, #4]
 80014f6:	609a      	str	r2, [r3, #8]
 80014f8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014fa:	4b2b      	ldr	r3, [pc, #172]	; (80015a8 <MX_TIM3_Init+0xd8>)
 80014fc:	4a2b      	ldr	r2, [pc, #172]	; (80015ac <MX_TIM3_Init+0xdc>)
 80014fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16 - 1;
 8001500:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <MX_TIM3_Init+0xd8>)
 8001502:	220f      	movs	r2, #15
 8001504:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001506:	4b28      	ldr	r3, [pc, #160]	; (80015a8 <MX_TIM3_Init+0xd8>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800150c:	4b26      	ldr	r3, [pc, #152]	; (80015a8 <MX_TIM3_Init+0xd8>)
 800150e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001512:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001514:	4b24      	ldr	r3, [pc, #144]	; (80015a8 <MX_TIM3_Init+0xd8>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800151a:	4b23      	ldr	r3, [pc, #140]	; (80015a8 <MX_TIM3_Init+0xd8>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001520:	4821      	ldr	r0, [pc, #132]	; (80015a8 <MX_TIM3_Init+0xd8>)
 8001522:	f005 ff21 	bl	8007368 <HAL_TIM_Base_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 800152c:	f003 fbee 	bl	8004d0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001530:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001534:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001536:	f107 0318 	add.w	r3, r7, #24
 800153a:	4619      	mov	r1, r3
 800153c:	481a      	ldr	r0, [pc, #104]	; (80015a8 <MX_TIM3_Init+0xd8>)
 800153e:	f006 ff27 	bl	8008390 <HAL_TIM_ConfigClockSource>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001548:	f003 fbe0 	bl	8004d0c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 800154c:	4816      	ldr	r0, [pc, #88]	; (80015a8 <MX_TIM3_Init+0xd8>)
 800154e:	f006 f955 	bl	80077fc <HAL_TIM_IC_Init>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001558:	f003 fbd8 	bl	8004d0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155c:	2300      	movs	r3, #0
 800155e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001560:	2300      	movs	r3, #0
 8001562:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001564:	f107 0310 	add.w	r3, r7, #16
 8001568:	4619      	mov	r1, r3
 800156a:	480f      	ldr	r0, [pc, #60]	; (80015a8 <MX_TIM3_Init+0xd8>)
 800156c:	f007 fc74 	bl	8008e58 <HAL_TIMEx_MasterConfigSynchronization>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001576:	f003 fbc9 	bl	8004d0c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800157a:	230a      	movs	r3, #10
 800157c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800157e:	2301      	movs	r3, #1
 8001580:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001582:	2300      	movs	r3, #0
 8001584:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001586:	2300      	movs	r3, #0
 8001588:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800158a:	463b      	mov	r3, r7
 800158c:	2204      	movs	r2, #4
 800158e:	4619      	mov	r1, r3
 8001590:	4805      	ldr	r0, [pc, #20]	; (80015a8 <MX_TIM3_Init+0xd8>)
 8001592:	f006 fd9f 	bl	80080d4 <HAL_TIM_IC_ConfigChannel>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 800159c:	f003 fbb6 	bl	8004d0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
}
 80015a0:	bf00      	nop
 80015a2:	3728      	adds	r7, #40	; 0x28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200002a0 	.word	0x200002a0
 80015ac:	40000400 	.word	0x40000400

080015b0 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b6:	463b      	mov	r3, r7
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80015be:	4b15      	ldr	r3, [pc, #84]	; (8001614 <MX_TIM6_Init+0x64>)
 80015c0:	4a15      	ldr	r2, [pc, #84]	; (8001618 <MX_TIM6_Init+0x68>)
 80015c2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16 - 1;
 80015c4:	4b13      	ldr	r3, [pc, #76]	; (8001614 <MX_TIM6_Init+0x64>)
 80015c6:	220f      	movs	r2, #15
 80015c8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ca:	4b12      	ldr	r3, [pc, #72]	; (8001614 <MX_TIM6_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80015d0:	4b10      	ldr	r3, [pc, #64]	; (8001614 <MX_TIM6_Init+0x64>)
 80015d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015d6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <MX_TIM6_Init+0x64>)
 80015da:	2200      	movs	r2, #0
 80015dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80015de:	480d      	ldr	r0, [pc, #52]	; (8001614 <MX_TIM6_Init+0x64>)
 80015e0:	f005 fec2 	bl	8007368 <HAL_TIM_Base_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80015ea:	f003 fb8f 	bl	8004d0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015ee:	2300      	movs	r3, #0
 80015f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80015f6:	463b      	mov	r3, r7
 80015f8:	4619      	mov	r1, r3
 80015fa:	4806      	ldr	r0, [pc, #24]	; (8001614 <MX_TIM6_Init+0x64>)
 80015fc:	f007 fc2c 	bl	8008e58 <HAL_TIMEx_MasterConfigSynchronization>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001606:	f003 fb81 	bl	8004d0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	200002e8 	.word	0x200002e8
 8001618:	40001000 	.word	0x40001000

0800161c <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b096      	sub	sp, #88	; 0x58
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001622:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
 800162a:	605a      	str	r2, [r3, #4]
 800162c:	609a      	str	r2, [r3, #8]
 800162e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001630:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800163a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	605a      	str	r2, [r3, #4]
 8001644:	609a      	str	r2, [r3, #8]
 8001646:	60da      	str	r2, [r3, #12]
 8001648:	611a      	str	r2, [r3, #16]
 800164a:	615a      	str	r2, [r3, #20]
 800164c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800164e:	1d3b      	adds	r3, r7, #4
 8001650:	2220      	movs	r2, #32
 8001652:	2100      	movs	r1, #0
 8001654:	4618      	mov	r0, r3
 8001656:	f00b fe57 	bl	800d308 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800165a:	4b43      	ldr	r3, [pc, #268]	; (8001768 <MX_TIM8_Init+0x14c>)
 800165c:	4a43      	ldr	r2, [pc, #268]	; (800176c <MX_TIM8_Init+0x150>)
 800165e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001660:	4b41      	ldr	r3, [pc, #260]	; (8001768 <MX_TIM8_Init+0x14c>)
 8001662:	2200      	movs	r2, #0
 8001664:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001666:	4b40      	ldr	r3, [pc, #256]	; (8001768 <MX_TIM8_Init+0x14c>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 800166c:	4b3e      	ldr	r3, [pc, #248]	; (8001768 <MX_TIM8_Init+0x14c>)
 800166e:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001672:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001674:	4b3c      	ldr	r3, [pc, #240]	; (8001768 <MX_TIM8_Init+0x14c>)
 8001676:	2200      	movs	r2, #0
 8001678:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800167a:	4b3b      	ldr	r3, [pc, #236]	; (8001768 <MX_TIM8_Init+0x14c>)
 800167c:	2200      	movs	r2, #0
 800167e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001680:	4b39      	ldr	r3, [pc, #228]	; (8001768 <MX_TIM8_Init+0x14c>)
 8001682:	2200      	movs	r2, #0
 8001684:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001686:	4838      	ldr	r0, [pc, #224]	; (8001768 <MX_TIM8_Init+0x14c>)
 8001688:	f005 fe6e 	bl	8007368 <HAL_TIM_Base_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001692:	f003 fb3b 	bl	8004d0c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001696:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800169a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800169c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016a0:	4619      	mov	r1, r3
 80016a2:	4831      	ldr	r0, [pc, #196]	; (8001768 <MX_TIM8_Init+0x14c>)
 80016a4:	f006 fe74 	bl	8008390 <HAL_TIM_ConfigClockSource>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80016ae:	f003 fb2d 	bl	8004d0c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80016b2:	482d      	ldr	r0, [pc, #180]	; (8001768 <MX_TIM8_Init+0x14c>)
 80016b4:	f005 ff80 	bl	80075b8 <HAL_TIM_PWM_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80016be:	f003 fb25 	bl	8004d0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c2:	2300      	movs	r3, #0
 80016c4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c6:	2300      	movs	r3, #0
 80016c8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80016ca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016ce:	4619      	mov	r1, r3
 80016d0:	4825      	ldr	r0, [pc, #148]	; (8001768 <MX_TIM8_Init+0x14c>)
 80016d2:	f007 fbc1 	bl	8008e58 <HAL_TIMEx_MasterConfigSynchronization>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80016dc:	f003 fb16 	bl	8004d0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016e0:	2360      	movs	r3, #96	; 0x60
 80016e2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e8:	2300      	movs	r3, #0
 80016ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016ec:	2300      	movs	r3, #0
 80016ee:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016f8:	2300      	movs	r3, #0
 80016fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001700:	2200      	movs	r2, #0
 8001702:	4619      	mov	r1, r3
 8001704:	4818      	ldr	r0, [pc, #96]	; (8001768 <MX_TIM8_Init+0x14c>)
 8001706:	f006 fd81 	bl	800820c <HAL_TIM_PWM_ConfigChannel>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001710:	f003 fafc 	bl	8004d0c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001714:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001718:	2204      	movs	r2, #4
 800171a:	4619      	mov	r1, r3
 800171c:	4812      	ldr	r0, [pc, #72]	; (8001768 <MX_TIM8_Init+0x14c>)
 800171e:	f006 fd75 	bl	800820c <HAL_TIM_PWM_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001728:	f003 faf0 	bl	8004d0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800172c:	2300      	movs	r3, #0
 800172e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001730:	2300      	movs	r3, #0
 8001732:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001734:	2300      	movs	r3, #0
 8001736:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001740:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001744:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001746:	2300      	movs	r3, #0
 8001748:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800174a:	1d3b      	adds	r3, r7, #4
 800174c:	4619      	mov	r1, r3
 800174e:	4806      	ldr	r0, [pc, #24]	; (8001768 <MX_TIM8_Init+0x14c>)
 8001750:	f007 fbfe 	bl	8008f50 <HAL_TIMEx_ConfigBreakDeadTime>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800175a:	f003 fad7 	bl	8004d0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
}
 800175e:	bf00      	nop
 8001760:	3758      	adds	r7, #88	; 0x58
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	20000330 	.word	0x20000330
 800176c:	40010400 	.word	0x40010400

08001770 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001774:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 8001776:	4a12      	ldr	r2, [pc, #72]	; (80017c0 <MX_USART3_UART_Init+0x50>)
 8001778:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800177a:	4b10      	ldr	r3, [pc, #64]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 800177c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001780:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 800178a:	2200      	movs	r2, #0
 800178c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800178e:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 8001790:	2200      	movs	r2, #0
 8001792:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001794:	4b09      	ldr	r3, [pc, #36]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 8001796:	220c      	movs	r2, #12
 8001798:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179a:	4b08      	ldr	r3, [pc, #32]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 800179c:	2200      	movs	r2, #0
 800179e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017a6:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_USART3_UART_Init+0x4c>)
 80017a8:	f007 fc38 	bl	800901c <HAL_UART_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80017b2:	f003 faab 	bl	8004d0c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000378 	.word	0x20000378
 80017c0:	40004800 	.word	0x40004800

080017c4 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	; 0x28
 80017c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ca:	f107 0314 	add.w	r3, r7, #20
 80017ce:	2200      	movs	r2, #0
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	605a      	str	r2, [r3, #4]
 80017d4:	609a      	str	r2, [r3, #8]
 80017d6:	60da      	str	r2, [r3, #12]
 80017d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b38      	ldr	r3, [pc, #224]	; (80018c0 <MX_GPIO_Init+0xfc>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a37      	ldr	r2, [pc, #220]	; (80018c0 <MX_GPIO_Init+0xfc>)
 80017e4:	f043 0310 	orr.w	r3, r3, #16
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b35      	ldr	r3, [pc, #212]	; (80018c0 <MX_GPIO_Init+0xfc>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0310 	and.w	r3, r3, #16
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b31      	ldr	r3, [pc, #196]	; (80018c0 <MX_GPIO_Init+0xfc>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a30      	ldr	r2, [pc, #192]	; (80018c0 <MX_GPIO_Init+0xfc>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b2e      	ldr	r3, [pc, #184]	; (80018c0 <MX_GPIO_Init+0xfc>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	4b2a      	ldr	r3, [pc, #168]	; (80018c0 <MX_GPIO_Init+0xfc>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a29      	ldr	r2, [pc, #164]	; (80018c0 <MX_GPIO_Init+0xfc>)
 800181c:	f043 0304 	orr.w	r3, r3, #4
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b27      	ldr	r3, [pc, #156]	; (80018c0 <MX_GPIO_Init+0xfc>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0304 	and.w	r3, r3, #4
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	4b23      	ldr	r3, [pc, #140]	; (80018c0 <MX_GPIO_Init+0xfc>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	4a22      	ldr	r2, [pc, #136]	; (80018c0 <MX_GPIO_Init+0xfc>)
 8001838:	f043 0302 	orr.w	r3, r3, #2
 800183c:	6313      	str	r3, [r2, #48]	; 0x30
 800183e:	4b20      	ldr	r3, [pc, #128]	; (80018c0 <MX_GPIO_Init+0xfc>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin | OLED_SDA_Pin | OLED_RST_Pin | OLED_DC_Pin | LED3_Pin | US_Trig_Pin, GPIO_PIN_RESET);
 800184a:	2200      	movs	r2, #0
 800184c:	f44f 615e 	mov.w	r1, #3552	; 0xde0
 8001850:	481c      	ldr	r0, [pc, #112]	; (80018c4 <MX_GPIO_Init+0x100>)
 8001852:	f004 f8fd 	bl	8005a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin | AIN1_Pin | BIN1_Pin | BIN2_Pin, GPIO_PIN_RESET);
 8001856:	2200      	movs	r2, #0
 8001858:	213c      	movs	r1, #60	; 0x3c
 800185a:	481b      	ldr	r0, [pc, #108]	; (80018c8 <MX_GPIO_Init+0x104>)
 800185c:	f004 f8f8 	bl	8005a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin US_Trig_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin | OLED_SDA_Pin | OLED_RST_Pin | OLED_DC_Pin | LED3_Pin | US_Trig_Pin;
 8001860:	f44f 635e 	mov.w	r3, #3552	; 0xde0
 8001864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001866:	2301      	movs	r3, #1
 8001868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	4619      	mov	r1, r3
 8001878:	4812      	ldr	r0, [pc, #72]	; (80018c4 <MX_GPIO_Init+0x100>)
 800187a:	f003 ff4d 	bl	8005718 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin | AIN1_Pin;
 800187e:	230c      	movs	r3, #12
 8001880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001882:	2301      	movs	r3, #1
 8001884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001886:	2300      	movs	r3, #0
 8001888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800188a:	2302      	movs	r3, #2
 800188c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188e:	f107 0314 	add.w	r3, r7, #20
 8001892:	4619      	mov	r1, r3
 8001894:	480c      	ldr	r0, [pc, #48]	; (80018c8 <MX_GPIO_Init+0x104>)
 8001896:	f003 ff3f 	bl	8005718 <HAL_GPIO_Init>

  /*Configure GPIO pins : BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = BIN1_Pin | BIN2_Pin;
 800189a:	2330      	movs	r3, #48	; 0x30
 800189c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189e:	2301      	movs	r3, #1
 80018a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a6:	2300      	movs	r3, #0
 80018a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018aa:	f107 0314 	add.w	r3, r7, #20
 80018ae:	4619      	mov	r1, r3
 80018b0:	4805      	ldr	r0, [pc, #20]	; (80018c8 <MX_GPIO_Init+0x104>)
 80018b2:	f003 ff31 	bl	8005718 <HAL_GPIO_Init>
}
 80018b6:	bf00      	nop
 80018b8:	3728      	adds	r7, #40	; 0x28
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800
 80018c4:	40021000 	.word	0x40021000
 80018c8:	40020000 	.word	0x40020000
 80018cc:	00000000 	.word	0x00000000

080018d0 <HAL_TIM_IC_CaptureCallback>:
uint32_t IC_Val2 = 0;
uint32_t US_diff = 0;
uint8_t Is_First_Captured = 0; // is the first value captured ?

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) // if the interrupt source is channel2
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	7f1b      	ldrb	r3, [r3, #28]
 80018dc:	2b02      	cmp	r3, #2
 80018de:	f040 808c 	bne.w	80019fa <HAL_TIM_IC_CaptureCallback+0x12a>
  {
    if (Is_First_Captured == 0) // if the first value is not captured
 80018e2:	4b4b      	ldr	r3, [pc, #300]	; (8001a10 <HAL_TIM_IC_CaptureCallback+0x140>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d11a      	bne.n	8001920 <HAL_TIM_IC_CaptureCallback+0x50>
    {
      IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 80018ea:	2104      	movs	r1, #4
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f006 fe17 	bl	8008520 <HAL_TIM_ReadCapturedValue>
 80018f2:	4603      	mov	r3, r0
 80018f4:	4a47      	ldr	r2, [pc, #284]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x144>)
 80018f6:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 1;                                    // set the first captured as true
 80018f8:	4b45      	ldr	r3, [pc, #276]	; (8001a10 <HAL_TIM_IC_CaptureCallback+0x140>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	701a      	strb	r2, [r3, #0]
      // Now change the polarity to falling edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6a1a      	ldr	r2, [r3, #32]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800190c:	621a      	str	r2, [r3, #32]
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	6a1a      	ldr	r2, [r3, #32]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f042 0220 	orr.w	r2, r2, #32
 800191c:	621a      	str	r2, [r3, #32]
      // set polarity to rising edge
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
      __HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
    }
  }
}
 800191e:	e06c      	b.n	80019fa <HAL_TIM_IC_CaptureCallback+0x12a>
    else if (Is_First_Captured == 1) // if the first is already captured
 8001920:	4b3b      	ldr	r3, [pc, #236]	; (8001a10 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d168      	bne.n	80019fa <HAL_TIM_IC_CaptureCallback+0x12a>
      IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read second value
 8001928:	2104      	movs	r1, #4
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f006 fdf8 	bl	8008520 <HAL_TIM_ReadCapturedValue>
 8001930:	4603      	mov	r3, r0
 8001932:	4a39      	ldr	r2, [pc, #228]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001934:	6013      	str	r3, [r2, #0]
      __HAL_TIM_SET_COUNTER(htim, 0);                           // reset the counter
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	2200      	movs	r2, #0
 800193c:	625a      	str	r2, [r3, #36]	; 0x24
      if (IC_Val2 > IC_Val1)
 800193e:	4b36      	ldr	r3, [pc, #216]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	4b34      	ldr	r3, [pc, #208]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	429a      	cmp	r2, r3
 8001948:	d90c      	bls.n	8001964 <HAL_TIM_IC_CaptureCallback+0x94>
        obsDist_US = IC_Val2 - IC_Val1;
 800194a:	4b33      	ldr	r3, [pc, #204]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x148>)
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	4b31      	ldr	r3, [pc, #196]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	ee07 3a90 	vmov	s15, r3
 8001958:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800195c:	4b2f      	ldr	r3, [pc, #188]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0x14c>)
 800195e:	edc3 7a00 	vstr	s15, [r3]
 8001962:	e014      	b.n	800198e <HAL_TIM_IC_CaptureCallback+0xbe>
      else if (IC_Val1 > IC_Val2)
 8001964:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	4b2b      	ldr	r3, [pc, #172]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x148>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d90e      	bls.n	800198e <HAL_TIM_IC_CaptureCallback+0xbe>
        obsDist_US = (0xffff - IC_Val1) + IC_Val2;
 8001970:	4b29      	ldr	r3, [pc, #164]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	4b27      	ldr	r3, [pc, #156]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x144>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800197e:	33ff      	adds	r3, #255	; 0xff
 8001980:	ee07 3a90 	vmov	s15, r3
 8001984:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001988:	4b24      	ldr	r3, [pc, #144]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0x14c>)
 800198a:	edc3 7a00 	vstr	s15, [r3]
      obsDist_US = obsDist_US * .034 / 2;
 800198e:	4b23      	ldr	r3, [pc, #140]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fdd0 	bl	8000538 <__aeabi_f2d>
 8001998:	a31b      	add	r3, pc, #108	; (adr r3, 8001a08 <HAL_TIM_IC_CaptureCallback+0x138>)
 800199a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199e:	f7fe fe23 	bl	80005e8 <__aeabi_dmul>
 80019a2:	4602      	mov	r2, r0
 80019a4:	460b      	mov	r3, r1
 80019a6:	4610      	mov	r0, r2
 80019a8:	4619      	mov	r1, r3
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019b2:	f7fe ff43 	bl	800083c <__aeabi_ddiv>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4610      	mov	r0, r2
 80019bc:	4619      	mov	r1, r3
 80019be:	f7ff f8cd 	bl	8000b5c <__aeabi_d2f>
 80019c2:	4603      	mov	r3, r0
 80019c4:	4a15      	ldr	r2, [pc, #84]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0x14c>)
 80019c6:	6013      	str	r3, [r2, #0]
      Is_First_Captured = 0; // set it back to false
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <HAL_TIM_IC_CaptureCallback+0x140>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	6a1a      	ldr	r2, [r3, #32]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80019dc:	621a      	str	r2, [r3, #32]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	6a12      	ldr	r2, [r2, #32]
 80019e8:	621a      	str	r2, [r3, #32]
      __HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
 80019ea:	4b0d      	ldr	r3, [pc, #52]	; (8001a20 <HAL_TIM_IC_CaptureCallback+0x150>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68da      	ldr	r2, [r3, #12]
 80019f0:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <HAL_TIM_IC_CaptureCallback+0x150>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0204 	bic.w	r2, r2, #4
 80019f8:	60da      	str	r2, [r3, #12]
}
 80019fa:	bf00      	nop
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	f3af 8000 	nop.w
 8001a08:	b020c49c 	.word	0xb020c49c
 8001a0c:	3fa16872 	.word	0x3fa16872
 8001a10:	200004ac 	.word	0x200004ac
 8001a14:	200004a4 	.word	0x200004a4
 8001a18:	200004a8 	.word	0x200004a8
 8001a1c:	200004a0 	.word	0x200004a0
 8001a20:	200002a0 	.word	0x200002a0

08001a24 <HAL_UART_RxCpltCallback>:
int targetD = 5;
uint8_t tempDir = 1;
int8_t step = 0;
uint8_t turnMode = 2;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  // TODO: add delimeter at end of command
  //  prevent unused argument(s) compilation warning
  UNUSED(huart);
  int val;

  val = (aRxBuffer[2] - 48) * 10 + (aRxBuffer[3] - 48);
 8001a2c:	4b94      	ldr	r3, [pc, #592]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001a2e:	789b      	ldrb	r3, [r3, #2]
 8001a30:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001a34:	4613      	mov	r3, r2
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	4413      	add	r3, r2
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b90      	ldr	r3, [pc, #576]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001a40:	78db      	ldrb	r3, [r3, #3]
 8001a42:	3b30      	subs	r3, #48	; 0x30
 8001a44:	4413      	add	r3, r2
 8001a46:	60fb      	str	r3, [r7, #12]
  if (aRxBuffer[4] >= '0' && aRxBuffer[4] <= '9')
 8001a48:	4b8d      	ldr	r3, [pc, #564]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001a4a:	791b      	ldrb	r3, [r3, #4]
 8001a4c:	2b2f      	cmp	r3, #47	; 0x2f
 8001a4e:	d90e      	bls.n	8001a6e <HAL_UART_RxCpltCallback+0x4a>
 8001a50:	4b8b      	ldr	r3, [pc, #556]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001a52:	791b      	ldrb	r3, [r3, #4]
 8001a54:	2b39      	cmp	r3, #57	; 0x39
 8001a56:	d80a      	bhi.n	8001a6e <HAL_UART_RxCpltCallback+0x4a>
    // val += (aRxBuffer[4] - 48) * 100;
    val = val * 10 + (aRxBuffer[4] - 48);
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	4413      	add	r3, r2
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	461a      	mov	r2, r3
 8001a64:	4b86      	ldr	r3, [pc, #536]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001a66:	791b      	ldrb	r3, [r3, #4]
 8001a68:	3b30      	subs	r3, #48	; 0x30
 8001a6a:	4413      	add	r3, r2
 8001a6c:	60fb      	str	r3, [r7, #12]

  manualMode = 0;
 8001a6e:	4b85      	ldr	r3, [pc, #532]	; (8001c84 <HAL_UART_RxCpltCallback+0x260>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]

  if (aRxBuffer[0] == 'S' && aRxBuffer[1] == 'T')
 8001a74:	4b82      	ldr	r3, [pc, #520]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b53      	cmp	r3, #83	; 0x53
 8001a7a:	d159      	bne.n	8001b30 <HAL_UART_RxCpltCallback+0x10c>
 8001a7c:	4b80      	ldr	r3, [pc, #512]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001a7e:	785b      	ldrb	r3, [r3, #1]
 8001a80:	2b54      	cmp	r3, #84	; 0x54
 8001a82:	d155      	bne.n	8001b30 <HAL_UART_RxCpltCallback+0x10c>
  { // only STOP can preempt any greedy task
    //		__ADD_COMMAND(cQueue, 0, 0); // stop
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001a84:	4b80      	ldr	r3, [pc, #512]	; (8001c88 <HAL_UART_RxCpltCallback+0x264>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	635a      	str	r2, [r3, #52]	; 0x34
 8001a8c:	4b7e      	ldr	r3, [pc, #504]	; (8001c88 <HAL_UART_RxCpltCallback+0x264>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2200      	movs	r2, #0
 8001a92:	639a      	str	r2, [r3, #56]	; 0x38
 8001a94:	4b7d      	ldr	r3, [pc, #500]	; (8001c8c <HAL_UART_RxCpltCallback+0x268>)
 8001a96:	781a      	ldrb	r2, [r3, #0]
 8001a98:	4b7d      	ldr	r3, [pc, #500]	; (8001c90 <HAL_UART_RxCpltCallback+0x26c>)
 8001a9a:	701a      	strb	r2, [r3, #0]
 8001a9c:	4b7b      	ldr	r3, [pc, #492]	; (8001c8c <HAL_UART_RxCpltCallback+0x268>)
 8001a9e:	220b      	movs	r2, #11
 8001aa0:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001aa2:	4b7c      	ldr	r3, [pc, #496]	; (8001c94 <HAL_UART_RxCpltCallback+0x270>)
 8001aa4:	f04f 0200 	mov.w	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001aaa:	4b7b      	ldr	r3, [pc, #492]	; (8001c98 <HAL_UART_RxCpltCallback+0x274>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	801a      	strh	r2, [r3, #0]
    PIDConfigReset(&pidTSlow);
 8001ab0:	487a      	ldr	r0, [pc, #488]	; (8001c9c <HAL_UART_RxCpltCallback+0x278>)
 8001ab2:	f000 fc46 	bl	8002342 <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001ab6:	487a      	ldr	r0, [pc, #488]	; (8001ca0 <HAL_UART_RxCpltCallback+0x27c>)
 8001ab8:	f000 fc43 	bl	8002342 <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001abc:	4879      	ldr	r0, [pc, #484]	; (8001ca4 <HAL_UART_RxCpltCallback+0x280>)
 8001abe:	f000 fc40 	bl	8002342 <PIDConfigReset>
    curDistTick = 0;
 8001ac2:	4b79      	ldr	r3, [pc, #484]	; (8001ca8 <HAL_UART_RxCpltCallback+0x284>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001ac8:	4b78      	ldr	r3, [pc, #480]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001aca:	781a      	ldrb	r2, [r3, #0]
 8001acc:	4b77      	ldr	r3, [pc, #476]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001ace:	785b      	ldrb	r3, [r3, #1]
 8001ad0:	429a      	cmp	r2, r3
 8001ad2:	d112      	bne.n	8001afa <HAL_UART_RxCpltCallback+0xd6>
    {
      __CLEAR_CURCMD(curCmd);
 8001ad4:	4b76      	ldr	r3, [pc, #472]	; (8001cb0 <HAL_UART_RxCpltCallback+0x28c>)
 8001ad6:	2264      	movs	r2, #100	; 0x64
 8001ad8:	701a      	strb	r2, [r3, #0]
 8001ada:	4b75      	ldr	r3, [pc, #468]	; (8001cb0 <HAL_UART_RxCpltCallback+0x28c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001ae0:	4a74      	ldr	r2, [pc, #464]	; (8001cb4 <HAL_UART_RxCpltCallback+0x290>)
 8001ae2:	210f      	movs	r1, #15
 8001ae4:	4874      	ldr	r0, [pc, #464]	; (8001cb8 <HAL_UART_RxCpltCallback+0x294>)
 8001ae6:	f00b fbdb 	bl	800d2a0 <sniprintf>
 8001aea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aee:	2206      	movs	r2, #6
 8001af0:	4972      	ldr	r1, [pc, #456]	; (8001cbc <HAL_UART_RxCpltCallback+0x298>)
 8001af2:	4873      	ldr	r0, [pc, #460]	; (8001cc0 <HAL_UART_RxCpltCallback+0x29c>)
 8001af4:	f007 fadf 	bl	80090b6 <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001af8:	e3c5      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001afa:	4b6c      	ldr	r3, [pc, #432]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001afc:	785b      	ldrb	r3, [r3, #1]
 8001afe:	4a6c      	ldr	r2, [pc, #432]	; (8001cb0 <HAL_UART_RxCpltCallback+0x28c>)
 8001b00:	496a      	ldr	r1, [pc, #424]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	440b      	add	r3, r1
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	6013      	str	r3, [r2, #0]
 8001b0a:	4b68      	ldr	r3, [pc, #416]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001b0c:	785b      	ldrb	r3, [r3, #1]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	4a66      	ldr	r2, [pc, #408]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001b12:	7892      	ldrb	r2, [r2, #2]
 8001b14:	fb93 f1f2 	sdiv	r1, r3, r2
 8001b18:	fb01 f202 	mul.w	r2, r1, r2
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	b2da      	uxtb	r2, r3
 8001b20:	4b62      	ldr	r3, [pc, #392]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001b22:	705a      	strb	r2, [r3, #1]
 8001b24:	4a67      	ldr	r2, [pc, #412]	; (8001cc4 <HAL_UART_RxCpltCallback+0x2a0>)
 8001b26:	210f      	movs	r1, #15
 8001b28:	4863      	ldr	r0, [pc, #396]	; (8001cb8 <HAL_UART_RxCpltCallback+0x294>)
 8001b2a:	f00b fbb9 	bl	800d2a0 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001b2e:	e3aa      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
    }
  }
  else if (aRxBuffer[0] == 'R' && aRxBuffer[1] == 'S')
 8001b30:	4b53      	ldr	r3, [pc, #332]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b52      	cmp	r3, #82	; 0x52
 8001b36:	d161      	bne.n	8001bfc <HAL_UART_RxCpltCallback+0x1d8>
 8001b38:	4b51      	ldr	r3, [pc, #324]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001b3a:	785b      	ldrb	r3, [r3, #1]
 8001b3c:	2b53      	cmp	r3, #83	; 0x53
 8001b3e:	d15d      	bne.n	8001bfc <HAL_UART_RxCpltCallback+0x1d8>
  {
    __ON_TASK_END(&htim8, prevTask, curTask);
 8001b40:	4b51      	ldr	r3, [pc, #324]	; (8001c88 <HAL_UART_RxCpltCallback+0x264>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2200      	movs	r2, #0
 8001b46:	635a      	str	r2, [r3, #52]	; 0x34
 8001b48:	4b4f      	ldr	r3, [pc, #316]	; (8001c88 <HAL_UART_RxCpltCallback+0x264>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	639a      	str	r2, [r3, #56]	; 0x38
 8001b50:	4b4e      	ldr	r3, [pc, #312]	; (8001c8c <HAL_UART_RxCpltCallback+0x268>)
 8001b52:	781a      	ldrb	r2, [r3, #0]
 8001b54:	4b4e      	ldr	r3, [pc, #312]	; (8001c90 <HAL_UART_RxCpltCallback+0x26c>)
 8001b56:	701a      	strb	r2, [r3, #0]
 8001b58:	4b4c      	ldr	r3, [pc, #304]	; (8001c8c <HAL_UART_RxCpltCallback+0x268>)
 8001b5a:	220b      	movs	r2, #11
 8001b5c:	701a      	strb	r2, [r3, #0]
    angleNow = 0;
 8001b5e:	4b4d      	ldr	r3, [pc, #308]	; (8001c94 <HAL_UART_RxCpltCallback+0x270>)
 8001b60:	f04f 0200 	mov.w	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
    gyroZ = 0; // reset angle for PID
 8001b66:	4b4c      	ldr	r3, [pc, #304]	; (8001c98 <HAL_UART_RxCpltCallback+0x274>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	801a      	strh	r2, [r3, #0]
    __RESET_SERVO_TURN(&htim1);
 8001b6c:	4b56      	ldr	r3, [pc, #344]	; (8001cc8 <HAL_UART_RxCpltCallback+0x2a4>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2291      	movs	r2, #145	; 0x91
 8001b72:	641a      	str	r2, [r3, #64]	; 0x40
 8001b74:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001b78:	f003 fc36 	bl	80053e8 <HAL_Delay>
    PIDConfigReset(&pidTSlow);
 8001b7c:	4847      	ldr	r0, [pc, #284]	; (8001c9c <HAL_UART_RxCpltCallback+0x278>)
 8001b7e:	f000 fbe0 	bl	8002342 <PIDConfigReset>
    PIDConfigReset(&pidSlow);
 8001b82:	4847      	ldr	r0, [pc, #284]	; (8001ca0 <HAL_UART_RxCpltCallback+0x27c>)
 8001b84:	f000 fbdd 	bl	8002342 <PIDConfigReset>
    PIDConfigReset(&pidFast);
 8001b88:	4846      	ldr	r0, [pc, #280]	; (8001ca4 <HAL_UART_RxCpltCallback+0x280>)
 8001b8a:	f000 fbda 	bl	8002342 <PIDConfigReset>
    curDistTick = 0;
 8001b8e:	4b46      	ldr	r3, [pc, #280]	; (8001ca8 <HAL_UART_RxCpltCallback+0x284>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	801a      	strh	r2, [r3, #0]
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001b94:	4b45      	ldr	r3, [pc, #276]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001b96:	781a      	ldrb	r2, [r3, #0]
 8001b98:	4b44      	ldr	r3, [pc, #272]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001b9a:	785b      	ldrb	r3, [r3, #1]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d112      	bne.n	8001bc6 <HAL_UART_RxCpltCallback+0x1a2>
    {
      __CLEAR_CURCMD(curCmd);
 8001ba0:	4b43      	ldr	r3, [pc, #268]	; (8001cb0 <HAL_UART_RxCpltCallback+0x28c>)
 8001ba2:	2264      	movs	r2, #100	; 0x64
 8001ba4:	701a      	strb	r2, [r3, #0]
 8001ba6:	4b42      	ldr	r3, [pc, #264]	; (8001cb0 <HAL_UART_RxCpltCallback+0x28c>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8001bac:	4a41      	ldr	r2, [pc, #260]	; (8001cb4 <HAL_UART_RxCpltCallback+0x290>)
 8001bae:	210f      	movs	r1, #15
 8001bb0:	4841      	ldr	r0, [pc, #260]	; (8001cb8 <HAL_UART_RxCpltCallback+0x294>)
 8001bb2:	f00b fb75 	bl	800d2a0 <sniprintf>
 8001bb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bba:	2206      	movs	r2, #6
 8001bbc:	493f      	ldr	r1, [pc, #252]	; (8001cbc <HAL_UART_RxCpltCallback+0x298>)
 8001bbe:	4840      	ldr	r0, [pc, #256]	; (8001cc0 <HAL_UART_RxCpltCallback+0x29c>)
 8001bc0:	f007 fa79 	bl	80090b6 <HAL_UART_Transmit>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001bc4:	e35f      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
    }
    else
    {
      __READ_COMMAND(cQueue, curCmd, rxMsg);
 8001bc6:	4b39      	ldr	r3, [pc, #228]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001bc8:	785b      	ldrb	r3, [r3, #1]
 8001bca:	4a39      	ldr	r2, [pc, #228]	; (8001cb0 <HAL_UART_RxCpltCallback+0x28c>)
 8001bcc:	4937      	ldr	r1, [pc, #220]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	440b      	add	r3, r1
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	4b35      	ldr	r3, [pc, #212]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001bd8:	785b      	ldrb	r3, [r3, #1]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	4a33      	ldr	r2, [pc, #204]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001bde:	7892      	ldrb	r2, [r2, #2]
 8001be0:	fb93 f1f2 	sdiv	r1, r3, r2
 8001be4:	fb01 f202 	mul.w	r2, r1, r2
 8001be8:	1a9b      	subs	r3, r3, r2
 8001bea:	b2da      	uxtb	r2, r3
 8001bec:	4b2f      	ldr	r3, [pc, #188]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001bee:	705a      	strb	r2, [r3, #1]
 8001bf0:	4a34      	ldr	r2, [pc, #208]	; (8001cc4 <HAL_UART_RxCpltCallback+0x2a0>)
 8001bf2:	210f      	movs	r1, #15
 8001bf4:	4830      	ldr	r0, [pc, #192]	; (8001cb8 <HAL_UART_RxCpltCallback+0x294>)
 8001bf6:	f00b fb53 	bl	800d2a0 <sniprintf>
    if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8001bfa:	e344      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
    }
  }
  else if (aRxBuffer[0] == 'F' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001bfc:	4b20      	ldr	r3, [pc, #128]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b46      	cmp	r3, #70	; 0x46
 8001c02:	d165      	bne.n	8001cd0 <HAL_UART_RxCpltCallback+0x2ac>
 8001c04:	4b1e      	ldr	r3, [pc, #120]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001c06:	785b      	ldrb	r3, [r3, #1]
 8001c08:	2b57      	cmp	r3, #87	; 0x57
 8001c0a:	d003      	beq.n	8001c14 <HAL_UART_RxCpltCallback+0x1f0>
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001c0e:	785b      	ldrb	r3, [r3, #1]
 8001c10:	2b53      	cmp	r3, #83	; 0x53
 8001c12:	d15d      	bne.n	8001cd0 <HAL_UART_RxCpltCallback+0x2ac>
  { // FW or FS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001c14:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001c16:	789b      	ldrb	r3, [r3, #2]
 8001c18:	2b2d      	cmp	r3, #45	; 0x2d
 8001c1a:	d105      	bne.n	8001c28 <HAL_UART_RxCpltCallback+0x204>
 8001c1c:	4b18      	ldr	r3, [pc, #96]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001c1e:	78db      	ldrb	r3, [r3, #3]
 8001c20:	2b2d      	cmp	r3, #45	; 0x2d
 8001c22:	d101      	bne.n	8001c28 <HAL_UART_RxCpltCallback+0x204>
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <HAL_UART_RxCpltCallback+0x206>
 8001c28:	2300      	movs	r3, #0
 8001c2a:	b2da      	uxtb	r2, r3
 8001c2c:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <HAL_UART_RxCpltCallback+0x260>)
 8001c2e:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001c30:	4b13      	ldr	r3, [pc, #76]	; (8001c80 <HAL_UART_RxCpltCallback+0x25c>)
 8001c32:	785b      	ldrb	r3, [r3, #1]
 8001c34:	2b53      	cmp	r3, #83	; 0x53
 8001c36:	bf14      	ite	ne
 8001c38:	2301      	movne	r3, #1
 8001c3a:	2300      	moveq	r3, #0
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b22      	ldr	r3, [pc, #136]	; (8001ccc <HAL_UART_RxCpltCallback+0x2a8>)
 8001c42:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 1, val);
 8001c44:	4b19      	ldr	r3, [pc, #100]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	4a18      	ldr	r2, [pc, #96]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	2201      	movs	r2, #1
 8001c50:	711a      	strb	r2, [r3, #4]
 8001c52:	4b16      	ldr	r3, [pc, #88]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	68fa      	ldr	r2, [r7, #12]
 8001c58:	b291      	uxth	r1, r2
 8001c5a:	4a14      	ldr	r2, [pc, #80]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	4413      	add	r3, r2
 8001c60:	460a      	mov	r2, r1
 8001c62:	80da      	strh	r2, [r3, #6]
 8001c64:	4b11      	ldr	r3, [pc, #68]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	4a10      	ldr	r2, [pc, #64]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001c6c:	7892      	ldrb	r2, [r2, #2]
 8001c6e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c72:	fb01 f202 	mul.w	r2, r1, r2
 8001c76:	1a9b      	subs	r3, r3, r2
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <HAL_UART_RxCpltCallback+0x288>)
 8001c7c:	701a      	strb	r2, [r3, #0]
 8001c7e:	e302      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
 8001c80:	200003ec 	.word	0x200003ec
 8001c84:	20000440 	.word	0x20000440
 8001c88:	20000330 	.word	0x20000330
 8001c8c:	20000134 	.word	0x20000134
 8001c90:	20000135 	.word	0x20000135
 8001c94:	20000448 	.word	0x20000448
 8001c98:	2000044e 	.word	0x2000044e
 8001c9c:	20000478 	.word	0x20000478
 8001ca0:	20000464 	.word	0x20000464
 8001ca4:	2000048c 	.word	0x2000048c
 8001ca8:	2000045c 	.word	0x2000045c
 8001cac:	200003f8 	.word	0x200003f8
 8001cb0:	2000042c 	.word	0x2000042c
 8001cb4:	0800dca0 	.word	0x0800dca0
 8001cb8:	20000430 	.word	0x20000430
 8001cbc:	0800dca8 	.word	0x0800dca8
 8001cc0:	20000378 	.word	0x20000378
 8001cc4:	0800dcb0 	.word	0x0800dcb0
 8001cc8:	20000210 	.word	0x20000210
 8001ccc:	20000136 	.word	0x20000136
  }
  else if (aRxBuffer[0] == 'B' && (aRxBuffer[1] == 'W' || aRxBuffer[1] == 'S'))
 8001cd0:	4b96      	ldr	r3, [pc, #600]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b42      	cmp	r3, #66	; 0x42
 8001cd6:	d13d      	bne.n	8001d54 <HAL_UART_RxCpltCallback+0x330>
 8001cd8:	4b94      	ldr	r3, [pc, #592]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001cda:	785b      	ldrb	r3, [r3, #1]
 8001cdc:	2b57      	cmp	r3, #87	; 0x57
 8001cde:	d003      	beq.n	8001ce8 <HAL_UART_RxCpltCallback+0x2c4>
 8001ce0:	4b92      	ldr	r3, [pc, #584]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001ce2:	785b      	ldrb	r3, [r3, #1]
 8001ce4:	2b53      	cmp	r3, #83	; 0x53
 8001ce6:	d135      	bne.n	8001d54 <HAL_UART_RxCpltCallback+0x330>
  { // BW or BS
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001ce8:	4b90      	ldr	r3, [pc, #576]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001cea:	789b      	ldrb	r3, [r3, #2]
 8001cec:	2b2d      	cmp	r3, #45	; 0x2d
 8001cee:	d105      	bne.n	8001cfc <HAL_UART_RxCpltCallback+0x2d8>
 8001cf0:	4b8e      	ldr	r3, [pc, #568]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001cf2:	78db      	ldrb	r3, [r3, #3]
 8001cf4:	2b2d      	cmp	r3, #45	; 0x2d
 8001cf6:	d101      	bne.n	8001cfc <HAL_UART_RxCpltCallback+0x2d8>
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <HAL_UART_RxCpltCallback+0x2da>
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	b2da      	uxtb	r2, r3
 8001d00:	4b8b      	ldr	r3, [pc, #556]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001d02:	701a      	strb	r2, [r3, #0]
    moveMode = aRxBuffer[1] == 'S' ? SLOW : FAST;
 8001d04:	4b89      	ldr	r3, [pc, #548]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001d06:	785b      	ldrb	r3, [r3, #1]
 8001d08:	2b53      	cmp	r3, #83	; 0x53
 8001d0a:	bf14      	ite	ne
 8001d0c:	2301      	movne	r3, #1
 8001d0e:	2300      	moveq	r3, #0
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	461a      	mov	r2, r3
 8001d14:	4b87      	ldr	r3, [pc, #540]	; (8001f34 <HAL_UART_RxCpltCallback+0x510>)
 8001d16:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 2, val);
 8001d18:	4b87      	ldr	r3, [pc, #540]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	4a86      	ldr	r2, [pc, #536]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	2202      	movs	r2, #2
 8001d24:	711a      	strb	r2, [r3, #4]
 8001d26:	4b84      	ldr	r3, [pc, #528]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	b291      	uxth	r1, r2
 8001d2e:	4a82      	ldr	r2, [pc, #520]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4413      	add	r3, r2
 8001d34:	460a      	mov	r2, r1
 8001d36:	80da      	strh	r2, [r3, #6]
 8001d38:	4b7f      	ldr	r3, [pc, #508]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	4a7e      	ldr	r2, [pc, #504]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d40:	7892      	ldrb	r2, [r2, #2]
 8001d42:	fb93 f1f2 	sdiv	r1, r3, r2
 8001d46:	fb01 f202 	mul.w	r2, r1, r2
 8001d4a:	1a9b      	subs	r3, r3, r2
 8001d4c:	b2da      	uxtb	r2, r3
 8001d4e:	4b7a      	ldr	r3, [pc, #488]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d50:	701a      	strb	r2, [r3, #0]
 8001d52:	e298      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  }

  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'L')
 8001d54:	4b75      	ldr	r3, [pc, #468]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b46      	cmp	r3, #70	; 0x46
 8001d5a:	d136      	bne.n	8001dca <HAL_UART_RxCpltCallback+0x3a6>
 8001d5c:	4b73      	ldr	r3, [pc, #460]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001d5e:	785b      	ldrb	r3, [r3, #1]
 8001d60:	2b4c      	cmp	r3, #76	; 0x4c
 8001d62:	d132      	bne.n	8001dca <HAL_UART_RxCpltCallback+0x3a6>
  { // FL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001d64:	4b71      	ldr	r3, [pc, #452]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001d66:	789b      	ldrb	r3, [r3, #2]
 8001d68:	2b2d      	cmp	r3, #45	; 0x2d
 8001d6a:	d105      	bne.n	8001d78 <HAL_UART_RxCpltCallback+0x354>
 8001d6c:	4b6f      	ldr	r3, [pc, #444]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001d6e:	78db      	ldrb	r3, [r3, #3]
 8001d70:	2b2d      	cmp	r3, #45	; 0x2d
 8001d72:	d101      	bne.n	8001d78 <HAL_UART_RxCpltCallback+0x354>
 8001d74:	2301      	movs	r3, #1
 8001d76:	e000      	b.n	8001d7a <HAL_UART_RxCpltCallback+0x356>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	4b6c      	ldr	r3, [pc, #432]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001d7e:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 3 + (manualMode ? 0 : 4), val);
 8001d80:	4b6b      	ldr	r3, [pc, #428]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d001      	beq.n	8001d8c <HAL_UART_RxCpltCallback+0x368>
 8001d88:	2103      	movs	r1, #3
 8001d8a:	e000      	b.n	8001d8e <HAL_UART_RxCpltCallback+0x36a>
 8001d8c:	2107      	movs	r1, #7
 8001d8e:	4b6a      	ldr	r3, [pc, #424]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	4a69      	ldr	r2, [pc, #420]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	4413      	add	r3, r2
 8001d98:	460a      	mov	r2, r1
 8001d9a:	711a      	strb	r2, [r3, #4]
 8001d9c:	4b66      	ldr	r3, [pc, #408]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	b291      	uxth	r1, r2
 8001da4:	4a64      	ldr	r2, [pc, #400]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	460a      	mov	r2, r1
 8001dac:	80da      	strh	r2, [r3, #6]
 8001dae:	4b62      	ldr	r3, [pc, #392]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	3301      	adds	r3, #1
 8001db4:	4a60      	ldr	r2, [pc, #384]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001db6:	7892      	ldrb	r2, [r2, #2]
 8001db8:	fb93 f1f2 	sdiv	r1, r3, r2
 8001dbc:	fb01 f202 	mul.w	r2, r1, r2
 8001dc0:	1a9b      	subs	r3, r3, r2
 8001dc2:	b2da      	uxtb	r2, r3
 8001dc4:	4b5c      	ldr	r3, [pc, #368]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001dc6:	701a      	strb	r2, [r3, #0]
 8001dc8:	e25d      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'R')
 8001dca:	4b58      	ldr	r3, [pc, #352]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b46      	cmp	r3, #70	; 0x46
 8001dd0:	d136      	bne.n	8001e40 <HAL_UART_RxCpltCallback+0x41c>
 8001dd2:	4b56      	ldr	r3, [pc, #344]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001dd4:	785b      	ldrb	r3, [r3, #1]
 8001dd6:	2b52      	cmp	r3, #82	; 0x52
 8001dd8:	d132      	bne.n	8001e40 <HAL_UART_RxCpltCallback+0x41c>
  { // FR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001dda:	4b54      	ldr	r3, [pc, #336]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001ddc:	789b      	ldrb	r3, [r3, #2]
 8001dde:	2b2d      	cmp	r3, #45	; 0x2d
 8001de0:	d105      	bne.n	8001dee <HAL_UART_RxCpltCallback+0x3ca>
 8001de2:	4b52      	ldr	r3, [pc, #328]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001de4:	78db      	ldrb	r3, [r3, #3]
 8001de6:	2b2d      	cmp	r3, #45	; 0x2d
 8001de8:	d101      	bne.n	8001dee <HAL_UART_RxCpltCallback+0x3ca>
 8001dea:	2301      	movs	r3, #1
 8001dec:	e000      	b.n	8001df0 <HAL_UART_RxCpltCallback+0x3cc>
 8001dee:	2300      	movs	r3, #0
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	4b4f      	ldr	r3, [pc, #316]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001df4:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 4 + (manualMode ? 0 : 4), val);
 8001df6:	4b4e      	ldr	r3, [pc, #312]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001df8:	781b      	ldrb	r3, [r3, #0]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <HAL_UART_RxCpltCallback+0x3de>
 8001dfe:	2104      	movs	r1, #4
 8001e00:	e000      	b.n	8001e04 <HAL_UART_RxCpltCallback+0x3e0>
 8001e02:	2108      	movs	r1, #8
 8001e04:	4b4c      	ldr	r3, [pc, #304]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	4a4b      	ldr	r2, [pc, #300]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4413      	add	r3, r2
 8001e0e:	460a      	mov	r2, r1
 8001e10:	711a      	strb	r2, [r3, #4]
 8001e12:	4b49      	ldr	r3, [pc, #292]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	68fa      	ldr	r2, [r7, #12]
 8001e18:	b291      	uxth	r1, r2
 8001e1a:	4a47      	ldr	r2, [pc, #284]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	4413      	add	r3, r2
 8001e20:	460a      	mov	r2, r1
 8001e22:	80da      	strh	r2, [r3, #6]
 8001e24:	4b44      	ldr	r3, [pc, #272]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	3301      	adds	r3, #1
 8001e2a:	4a43      	ldr	r2, [pc, #268]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e2c:	7892      	ldrb	r2, [r2, #2]
 8001e2e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001e32:	fb01 f202 	mul.w	r2, r1, r2
 8001e36:	1a9b      	subs	r3, r3, r2
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	4b3f      	ldr	r3, [pc, #252]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e3c:	701a      	strb	r2, [r3, #0]
 8001e3e:	e222      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'L')
 8001e40:	4b3a      	ldr	r3, [pc, #232]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b42      	cmp	r3, #66	; 0x42
 8001e46:	d136      	bne.n	8001eb6 <HAL_UART_RxCpltCallback+0x492>
 8001e48:	4b38      	ldr	r3, [pc, #224]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001e4a:	785b      	ldrb	r3, [r3, #1]
 8001e4c:	2b4c      	cmp	r3, #76	; 0x4c
 8001e4e:	d132      	bne.n	8001eb6 <HAL_UART_RxCpltCallback+0x492>
  { // BL
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001e50:	4b36      	ldr	r3, [pc, #216]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001e52:	789b      	ldrb	r3, [r3, #2]
 8001e54:	2b2d      	cmp	r3, #45	; 0x2d
 8001e56:	d105      	bne.n	8001e64 <HAL_UART_RxCpltCallback+0x440>
 8001e58:	4b34      	ldr	r3, [pc, #208]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001e5a:	78db      	ldrb	r3, [r3, #3]
 8001e5c:	2b2d      	cmp	r3, #45	; 0x2d
 8001e5e:	d101      	bne.n	8001e64 <HAL_UART_RxCpltCallback+0x440>
 8001e60:	2301      	movs	r3, #1
 8001e62:	e000      	b.n	8001e66 <HAL_UART_RxCpltCallback+0x442>
 8001e64:	2300      	movs	r3, #0
 8001e66:	b2da      	uxtb	r2, r3
 8001e68:	4b31      	ldr	r3, [pc, #196]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001e6a:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 5 + (manualMode ? 0 : 4), val);
 8001e6c:	4b30      	ldr	r3, [pc, #192]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <HAL_UART_RxCpltCallback+0x454>
 8001e74:	2105      	movs	r1, #5
 8001e76:	e000      	b.n	8001e7a <HAL_UART_RxCpltCallback+0x456>
 8001e78:	2109      	movs	r1, #9
 8001e7a:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	4a2e      	ldr	r2, [pc, #184]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	4413      	add	r3, r2
 8001e84:	460a      	mov	r2, r1
 8001e86:	711a      	strb	r2, [r3, #4]
 8001e88:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	b291      	uxth	r1, r2
 8001e90:	4a29      	ldr	r2, [pc, #164]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	460a      	mov	r2, r1
 8001e98:	80da      	strh	r2, [r3, #6]
 8001e9a:	4b27      	ldr	r3, [pc, #156]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	4a25      	ldr	r2, [pc, #148]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001ea2:	7892      	ldrb	r2, [r2, #2]
 8001ea4:	fb93 f1f2 	sdiv	r1, r3, r2
 8001ea8:	fb01 f202 	mul.w	r2, r1, r2
 8001eac:	1a9b      	subs	r3, r3, r2
 8001eae:	b2da      	uxtb	r2, r3
 8001eb0:	4b21      	ldr	r3, [pc, #132]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001eb2:	701a      	strb	r2, [r3, #0]
 8001eb4:	e1e7      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  }
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'R')
 8001eb6:	4b1d      	ldr	r3, [pc, #116]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	2b42      	cmp	r3, #66	; 0x42
 8001ebc:	d13e      	bne.n	8001f3c <HAL_UART_RxCpltCallback+0x518>
 8001ebe:	4b1b      	ldr	r3, [pc, #108]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001ec0:	785b      	ldrb	r3, [r3, #1]
 8001ec2:	2b52      	cmp	r3, #82	; 0x52
 8001ec4:	d13a      	bne.n	8001f3c <HAL_UART_RxCpltCallback+0x518>
  { // BR
    manualMode = aRxBuffer[2] == '-' && aRxBuffer[3] == '-';
 8001ec6:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001ec8:	789b      	ldrb	r3, [r3, #2]
 8001eca:	2b2d      	cmp	r3, #45	; 0x2d
 8001ecc:	d105      	bne.n	8001eda <HAL_UART_RxCpltCallback+0x4b6>
 8001ece:	4b17      	ldr	r3, [pc, #92]	; (8001f2c <HAL_UART_RxCpltCallback+0x508>)
 8001ed0:	78db      	ldrb	r3, [r3, #3]
 8001ed2:	2b2d      	cmp	r3, #45	; 0x2d
 8001ed4:	d101      	bne.n	8001eda <HAL_UART_RxCpltCallback+0x4b6>
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <HAL_UART_RxCpltCallback+0x4b8>
 8001eda:	2300      	movs	r3, #0
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	4b14      	ldr	r3, [pc, #80]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001ee0:	701a      	strb	r2, [r3, #0]
    __ADD_COMMAND(cQueue, 6 + (manualMode ? 0 : 4), val);
 8001ee2:	4b13      	ldr	r3, [pc, #76]	; (8001f30 <HAL_UART_RxCpltCallback+0x50c>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <HAL_UART_RxCpltCallback+0x4ca>
 8001eea:	2106      	movs	r1, #6
 8001eec:	e000      	b.n	8001ef0 <HAL_UART_RxCpltCallback+0x4cc>
 8001eee:	210a      	movs	r1, #10
 8001ef0:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	4a10      	ldr	r2, [pc, #64]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	4413      	add	r3, r2
 8001efa:	460a      	mov	r2, r1
 8001efc:	711a      	strb	r2, [r3, #4]
 8001efe:	4b0e      	ldr	r3, [pc, #56]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	b291      	uxth	r1, r2
 8001f06:	4a0c      	ldr	r2, [pc, #48]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4413      	add	r3, r2
 8001f0c:	460a      	mov	r2, r1
 8001f0e:	80da      	strh	r2, [r3, #6]
 8001f10:	4b09      	ldr	r3, [pc, #36]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	3301      	adds	r3, #1
 8001f16:	4a08      	ldr	r2, [pc, #32]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001f18:	7892      	ldrb	r2, [r2, #2]
 8001f1a:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f1e:	fb01 f202 	mul.w	r2, r1, r2
 8001f22:	1a9b      	subs	r3, r3, r2
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	4b04      	ldr	r3, [pc, #16]	; (8001f38 <HAL_UART_RxCpltCallback+0x514>)
 8001f28:	701a      	strb	r2, [r3, #0]
 8001f2a:	e1ac      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
 8001f2c:	200003ec 	.word	0x200003ec
 8001f30:	20000440 	.word	0x20000440
 8001f34:	20000136 	.word	0x20000136
 8001f38:	200003f8 	.word	0x200003f8
  }
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'L')
 8001f3c:	4b97      	ldr	r3, [pc, #604]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b54      	cmp	r3, #84	; 0x54
 8001f42:	d121      	bne.n	8001f88 <HAL_UART_RxCpltCallback+0x564>
 8001f44:	4b95      	ldr	r3, [pc, #596]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8001f46:	785b      	ldrb	r3, [r3, #1]
 8001f48:	2b4c      	cmp	r3, #76	; 0x4c
 8001f4a:	d11d      	bne.n	8001f88 <HAL_UART_RxCpltCallback+0x564>
    __ADD_COMMAND(cQueue, 11, val); // TL turn left max
 8001f4c:	4b94      	ldr	r3, [pc, #592]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	4a93      	ldr	r2, [pc, #588]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4413      	add	r3, r2
 8001f56:	220b      	movs	r2, #11
 8001f58:	711a      	strb	r2, [r3, #4]
 8001f5a:	4b91      	ldr	r3, [pc, #580]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	b291      	uxth	r1, r2
 8001f62:	4a8f      	ldr	r2, [pc, #572]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4413      	add	r3, r2
 8001f68:	460a      	mov	r2, r1
 8001f6a:	80da      	strh	r2, [r3, #6]
 8001f6c:	4b8c      	ldr	r3, [pc, #560]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	3301      	adds	r3, #1
 8001f72:	4a8b      	ldr	r2, [pc, #556]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f74:	7892      	ldrb	r2, [r2, #2]
 8001f76:	fb93 f1f2 	sdiv	r1, r3, r2
 8001f7a:	fb01 f202 	mul.w	r2, r1, r2
 8001f7e:	1a9b      	subs	r3, r3, r2
 8001f80:	b2da      	uxtb	r2, r3
 8001f82:	4b87      	ldr	r3, [pc, #540]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f84:	701a      	strb	r2, [r3, #0]
 8001f86:	e17e      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'T' && aRxBuffer[1] == 'R')
 8001f88:	4b84      	ldr	r3, [pc, #528]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b54      	cmp	r3, #84	; 0x54
 8001f8e:	d121      	bne.n	8001fd4 <HAL_UART_RxCpltCallback+0x5b0>
 8001f90:	4b82      	ldr	r3, [pc, #520]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8001f92:	785b      	ldrb	r3, [r3, #1]
 8001f94:	2b52      	cmp	r3, #82	; 0x52
 8001f96:	d11d      	bne.n	8001fd4 <HAL_UART_RxCpltCallback+0x5b0>
    __ADD_COMMAND(cQueue, 12, val); // TR turn right max
 8001f98:	4b81      	ldr	r3, [pc, #516]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	4a80      	ldr	r2, [pc, #512]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	220c      	movs	r2, #12
 8001fa4:	711a      	strb	r2, [r3, #4]
 8001fa6:	4b7e      	ldr	r3, [pc, #504]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	b291      	uxth	r1, r2
 8001fae:	4a7c      	ldr	r2, [pc, #496]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	460a      	mov	r2, r1
 8001fb6:	80da      	strh	r2, [r3, #6]
 8001fb8:	4b79      	ldr	r3, [pc, #484]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	4a78      	ldr	r2, [pc, #480]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001fc0:	7892      	ldrb	r2, [r2, #2]
 8001fc2:	fb93 f1f2 	sdiv	r1, r3, r2
 8001fc6:	fb01 f202 	mul.w	r2, r1, r2
 8001fca:	1a9b      	subs	r3, r3, r2
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	4b74      	ldr	r3, [pc, #464]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001fd0:	701a      	strb	r2, [r3, #0]
 8001fd2:	e158      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'I' && aRxBuffer[1] == 'R')
 8001fd4:	4b71      	ldr	r3, [pc, #452]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	2b49      	cmp	r3, #73	; 0x49
 8001fda:	d121      	bne.n	8002020 <HAL_UART_RxCpltCallback+0x5fc>
 8001fdc:	4b6f      	ldr	r3, [pc, #444]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8001fde:	785b      	ldrb	r3, [r3, #1]
 8001fe0:	2b52      	cmp	r3, #82	; 0x52
 8001fe2:	d11d      	bne.n	8002020 <HAL_UART_RxCpltCallback+0x5fc>
    __ADD_COMMAND(cQueue, 13, val); // test IR sensor
 8001fe4:	4b6e      	ldr	r3, [pc, #440]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	4a6d      	ldr	r2, [pc, #436]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	4413      	add	r3, r2
 8001fee:	220d      	movs	r2, #13
 8001ff0:	711a      	strb	r2, [r3, #4]
 8001ff2:	4b6b      	ldr	r3, [pc, #428]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	b291      	uxth	r1, r2
 8001ffa:	4a69      	ldr	r2, [pc, #420]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	460a      	mov	r2, r1
 8002002:	80da      	strh	r2, [r3, #6]
 8002004:	4b66      	ldr	r3, [pc, #408]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	3301      	adds	r3, #1
 800200a:	4a65      	ldr	r2, [pc, #404]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800200c:	7892      	ldrb	r2, [r2, #2]
 800200e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002012:	fb01 f202 	mul.w	r2, r1, r2
 8002016:	1a9b      	subs	r3, r3, r2
 8002018:	b2da      	uxtb	r2, r3
 800201a:	4b61      	ldr	r3, [pc, #388]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800201c:	701a      	strb	r2, [r3, #0]
 800201e:	e132      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'D' && aRxBuffer[1] == 'T')
 8002020:	4b5e      	ldr	r3, [pc, #376]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b44      	cmp	r3, #68	; 0x44
 8002026:	d121      	bne.n	800206c <HAL_UART_RxCpltCallback+0x648>
 8002028:	4b5c      	ldr	r3, [pc, #368]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 800202a:	785b      	ldrb	r3, [r3, #1]
 800202c:	2b54      	cmp	r3, #84	; 0x54
 800202e:	d11d      	bne.n	800206c <HAL_UART_RxCpltCallback+0x648>
    __ADD_COMMAND(cQueue, 14, val); // DT move until specified distance from obstacle
 8002030:	4b5b      	ldr	r3, [pc, #364]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	4a5a      	ldr	r2, [pc, #360]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	220e      	movs	r2, #14
 800203c:	711a      	strb	r2, [r3, #4]
 800203e:	4b58      	ldr	r3, [pc, #352]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	b291      	uxth	r1, r2
 8002046:	4a56      	ldr	r2, [pc, #344]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	460a      	mov	r2, r1
 800204e:	80da      	strh	r2, [r3, #6]
 8002050:	4b53      	ldr	r3, [pc, #332]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	3301      	adds	r3, #1
 8002056:	4a52      	ldr	r2, [pc, #328]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002058:	7892      	ldrb	r2, [r2, #2]
 800205a:	fb93 f1f2 	sdiv	r1, r3, r2
 800205e:	fb01 f202 	mul.w	r2, r1, r2
 8002062:	1a9b      	subs	r3, r3, r2
 8002064:	b2da      	uxtb	r2, r3
 8002066:	4b4e      	ldr	r3, [pc, #312]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002068:	701a      	strb	r2, [r3, #0]
 800206a:	e10c      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'Z' && aRxBuffer[1] == 'Z')
 800206c:	4b4b      	ldr	r3, [pc, #300]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b5a      	cmp	r3, #90	; 0x5a
 8002072:	d121      	bne.n	80020b8 <HAL_UART_RxCpltCallback+0x694>
 8002074:	4b49      	ldr	r3, [pc, #292]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8002076:	785b      	ldrb	r3, [r3, #1]
 8002078:	2b5a      	cmp	r3, #90	; 0x5a
 800207a:	d11d      	bne.n	80020b8 <HAL_UART_RxCpltCallback+0x694>
    __ADD_COMMAND(cQueue, 15, val); // ZZ buzzer
 800207c:	4b48      	ldr	r3, [pc, #288]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	4a47      	ldr	r2, [pc, #284]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4413      	add	r3, r2
 8002086:	220f      	movs	r2, #15
 8002088:	711a      	strb	r2, [r3, #4]
 800208a:	4b45      	ldr	r3, [pc, #276]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800208c:	781b      	ldrb	r3, [r3, #0]
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	b291      	uxth	r1, r2
 8002092:	4a43      	ldr	r2, [pc, #268]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	460a      	mov	r2, r1
 800209a:	80da      	strh	r2, [r3, #6]
 800209c:	4b40      	ldr	r3, [pc, #256]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	3301      	adds	r3, #1
 80020a2:	4a3f      	ldr	r2, [pc, #252]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 80020a4:	7892      	ldrb	r2, [r2, #2]
 80020a6:	fb93 f1f2 	sdiv	r1, r3, r2
 80020aa:	fb01 f202 	mul.w	r2, r1, r2
 80020ae:	1a9b      	subs	r3, r3, r2
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	4b3b      	ldr	r3, [pc, #236]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 80020b4:	701a      	strb	r2, [r3, #0]
 80020b6:	e0e6      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'X')
 80020b8:	4b38      	ldr	r3, [pc, #224]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b57      	cmp	r3, #87	; 0x57
 80020be:	d121      	bne.n	8002104 <HAL_UART_RxCpltCallback+0x6e0>
 80020c0:	4b36      	ldr	r3, [pc, #216]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 80020c2:	785b      	ldrb	r3, [r3, #1]
 80020c4:	2b58      	cmp	r3, #88	; 0x58
 80020c6:	d11d      	bne.n	8002104 <HAL_UART_RxCpltCallback+0x6e0>
    __ADD_COMMAND(cQueue, 16, val); // WN fastest path
 80020c8:	4b35      	ldr	r3, [pc, #212]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	4a34      	ldr	r2, [pc, #208]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	2210      	movs	r2, #16
 80020d4:	711a      	strb	r2, [r3, #4]
 80020d6:	4b32      	ldr	r3, [pc, #200]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	68fa      	ldr	r2, [r7, #12]
 80020dc:	b291      	uxth	r1, r2
 80020de:	4a30      	ldr	r2, [pc, #192]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	460a      	mov	r2, r1
 80020e6:	80da      	strh	r2, [r3, #6]
 80020e8:	4b2d      	ldr	r3, [pc, #180]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	3301      	adds	r3, #1
 80020ee:	4a2c      	ldr	r2, [pc, #176]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 80020f0:	7892      	ldrb	r2, [r2, #2]
 80020f2:	fb93 f1f2 	sdiv	r1, r3, r2
 80020f6:	fb01 f202 	mul.w	r2, r1, r2
 80020fa:	1a9b      	subs	r3, r3, r2
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	4b28      	ldr	r3, [pc, #160]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002100:	701a      	strb	r2, [r3, #0]
 8002102:	e0c0      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'W' && aRxBuffer[1] == 'N')
 8002104:	4b25      	ldr	r3, [pc, #148]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	2b57      	cmp	r3, #87	; 0x57
 800210a:	d121      	bne.n	8002150 <HAL_UART_RxCpltCallback+0x72c>
 800210c:	4b23      	ldr	r3, [pc, #140]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 800210e:	785b      	ldrb	r3, [r3, #1]
 8002110:	2b4e      	cmp	r3, #78	; 0x4e
 8002112:	d11d      	bne.n	8002150 <HAL_UART_RxCpltCallback+0x72c>
    __ADD_COMMAND(cQueue, 17, val); // WN fastest path v2
 8002114:	4b22      	ldr	r3, [pc, #136]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	4a21      	ldr	r2, [pc, #132]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	4413      	add	r3, r2
 800211e:	2211      	movs	r2, #17
 8002120:	711a      	strb	r2, [r3, #4]
 8002122:	4b1f      	ldr	r3, [pc, #124]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	b291      	uxth	r1, r2
 800212a:	4a1d      	ldr	r2, [pc, #116]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	460a      	mov	r2, r1
 8002132:	80da      	strh	r2, [r3, #6]
 8002134:	4b1a      	ldr	r3, [pc, #104]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	3301      	adds	r3, #1
 800213a:	4a19      	ldr	r2, [pc, #100]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800213c:	7892      	ldrb	r2, [r2, #2]
 800213e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002142:	fb01 f202 	mul.w	r2, r1, r2
 8002146:	1a9b      	subs	r3, r3, r2
 8002148:	b2da      	uxtb	r2, r3
 800214a:	4b15      	ldr	r3, [pc, #84]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	e09a      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'A')
 8002150:	4b12      	ldr	r3, [pc, #72]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b46      	cmp	r3, #70	; 0x46
 8002156:	d125      	bne.n	80021a4 <HAL_UART_RxCpltCallback+0x780>
 8002158:	4b10      	ldr	r3, [pc, #64]	; (800219c <HAL_UART_RxCpltCallback+0x778>)
 800215a:	785b      	ldrb	r3, [r3, #1]
 800215c:	2b41      	cmp	r3, #65	; 0x41
 800215e:	d121      	bne.n	80021a4 <HAL_UART_RxCpltCallback+0x780>
    __ADD_COMMAND(cQueue, 88, val); // forward anti-clockwise rotation with variable
 8002160:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	4a0e      	ldr	r2, [pc, #56]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	2258      	movs	r2, #88	; 0x58
 800216c:	711a      	strb	r2, [r3, #4]
 800216e:	4b0c      	ldr	r3, [pc, #48]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002170:	781b      	ldrb	r3, [r3, #0]
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	b291      	uxth	r1, r2
 8002176:	4a0a      	ldr	r2, [pc, #40]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	4413      	add	r3, r2
 800217c:	460a      	mov	r2, r1
 800217e:	80da      	strh	r2, [r3, #6]
 8002180:	4b07      	ldr	r3, [pc, #28]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	3301      	adds	r3, #1
 8002186:	4a06      	ldr	r2, [pc, #24]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002188:	7892      	ldrb	r2, [r2, #2]
 800218a:	fb93 f1f2 	sdiv	r1, r3, r2
 800218e:	fb01 f202 	mul.w	r2, r1, r2
 8002192:	1a9b      	subs	r3, r3, r2
 8002194:	b2da      	uxtb	r2, r3
 8002196:	4b02      	ldr	r3, [pc, #8]	; (80021a0 <HAL_UART_RxCpltCallback+0x77c>)
 8002198:	701a      	strb	r2, [r3, #0]
 800219a:	e074      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
 800219c:	200003ec 	.word	0x200003ec
 80021a0:	200003f8 	.word	0x200003f8
  else if (aRxBuffer[0] == 'F' && aRxBuffer[1] == 'C')
 80021a4:	4b4f      	ldr	r3, [pc, #316]	; (80022e4 <HAL_UART_RxCpltCallback+0x8c0>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b46      	cmp	r3, #70	; 0x46
 80021aa:	d121      	bne.n	80021f0 <HAL_UART_RxCpltCallback+0x7cc>
 80021ac:	4b4d      	ldr	r3, [pc, #308]	; (80022e4 <HAL_UART_RxCpltCallback+0x8c0>)
 80021ae:	785b      	ldrb	r3, [r3, #1]
 80021b0:	2b43      	cmp	r3, #67	; 0x43
 80021b2:	d11d      	bne.n	80021f0 <HAL_UART_RxCpltCallback+0x7cc>
    __ADD_COMMAND(cQueue, 89, val); // forward clockwise rotation with variable
 80021b4:	4b4c      	ldr	r3, [pc, #304]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	4a4b      	ldr	r2, [pc, #300]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	2259      	movs	r2, #89	; 0x59
 80021c0:	711a      	strb	r2, [r3, #4]
 80021c2:	4b49      	ldr	r3, [pc, #292]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	b291      	uxth	r1, r2
 80021ca:	4a47      	ldr	r2, [pc, #284]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	460a      	mov	r2, r1
 80021d2:	80da      	strh	r2, [r3, #6]
 80021d4:	4b44      	ldr	r3, [pc, #272]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	3301      	adds	r3, #1
 80021da:	4a43      	ldr	r2, [pc, #268]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80021dc:	7892      	ldrb	r2, [r2, #2]
 80021de:	fb93 f1f2 	sdiv	r1, r3, r2
 80021e2:	fb01 f202 	mul.w	r2, r1, r2
 80021e6:	1a9b      	subs	r3, r3, r2
 80021e8:	b2da      	uxtb	r2, r3
 80021ea:	4b3f      	ldr	r3, [pc, #252]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80021ec:	701a      	strb	r2, [r3, #0]
 80021ee:	e04a      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'A')
 80021f0:	4b3c      	ldr	r3, [pc, #240]	; (80022e4 <HAL_UART_RxCpltCallback+0x8c0>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b42      	cmp	r3, #66	; 0x42
 80021f6:	d121      	bne.n	800223c <HAL_UART_RxCpltCallback+0x818>
 80021f8:	4b3a      	ldr	r3, [pc, #232]	; (80022e4 <HAL_UART_RxCpltCallback+0x8c0>)
 80021fa:	785b      	ldrb	r3, [r3, #1]
 80021fc:	2b41      	cmp	r3, #65	; 0x41
 80021fe:	d11d      	bne.n	800223c <HAL_UART_RxCpltCallback+0x818>
    __ADD_COMMAND(cQueue, 90, val); // backward anti-clockwise rotation with variable
 8002200:	4b39      	ldr	r3, [pc, #228]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	4a38      	ldr	r2, [pc, #224]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002206:	009b      	lsls	r3, r3, #2
 8002208:	4413      	add	r3, r2
 800220a:	225a      	movs	r2, #90	; 0x5a
 800220c:	711a      	strb	r2, [r3, #4]
 800220e:	4b36      	ldr	r3, [pc, #216]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	68fa      	ldr	r2, [r7, #12]
 8002214:	b291      	uxth	r1, r2
 8002216:	4a34      	ldr	r2, [pc, #208]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	460a      	mov	r2, r1
 800221e:	80da      	strh	r2, [r3, #6]
 8002220:	4b31      	ldr	r3, [pc, #196]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	3301      	adds	r3, #1
 8002226:	4a30      	ldr	r2, [pc, #192]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002228:	7892      	ldrb	r2, [r2, #2]
 800222a:	fb93 f1f2 	sdiv	r1, r3, r2
 800222e:	fb01 f202 	mul.w	r2, r1, r2
 8002232:	1a9b      	subs	r3, r3, r2
 8002234:	b2da      	uxtb	r2, r3
 8002236:	4b2c      	ldr	r3, [pc, #176]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002238:	701a      	strb	r2, [r3, #0]
 800223a:	e024      	b.n	8002286 <HAL_UART_RxCpltCallback+0x862>
  else if (aRxBuffer[0] == 'B' && aRxBuffer[1] == 'C')
 800223c:	4b29      	ldr	r3, [pc, #164]	; (80022e4 <HAL_UART_RxCpltCallback+0x8c0>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b42      	cmp	r3, #66	; 0x42
 8002242:	d120      	bne.n	8002286 <HAL_UART_RxCpltCallback+0x862>
 8002244:	4b27      	ldr	r3, [pc, #156]	; (80022e4 <HAL_UART_RxCpltCallback+0x8c0>)
 8002246:	785b      	ldrb	r3, [r3, #1]
 8002248:	2b43      	cmp	r3, #67	; 0x43
 800224a:	d11c      	bne.n	8002286 <HAL_UART_RxCpltCallback+0x862>
    __ADD_COMMAND(cQueue, 91, val); // backward clockwise rotation with variable
 800224c:	4b26      	ldr	r3, [pc, #152]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	4a25      	ldr	r2, [pc, #148]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	225b      	movs	r2, #91	; 0x5b
 8002258:	711a      	strb	r2, [r3, #4]
 800225a:	4b23      	ldr	r3, [pc, #140]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	b291      	uxth	r1, r2
 8002262:	4a21      	ldr	r2, [pc, #132]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4413      	add	r3, r2
 8002268:	460a      	mov	r2, r1
 800226a:	80da      	strh	r2, [r3, #6]
 800226c:	4b1e      	ldr	r3, [pc, #120]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	3301      	adds	r3, #1
 8002272:	4a1d      	ldr	r2, [pc, #116]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002274:	7892      	ldrb	r2, [r2, #2]
 8002276:	fb93 f1f2 	sdiv	r1, r3, r2
 800227a:	fb01 f202 	mul.w	r2, r1, r2
 800227e:	1a9b      	subs	r3, r3, r2
 8002280:	b2da      	uxtb	r2, r3
 8002282:	4b19      	ldr	r3, [pc, #100]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002284:	701a      	strb	r2, [r3, #0]

  if (!__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8002286:	4b18      	ldr	r3, [pc, #96]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002288:	781a      	ldrb	r2, [r3, #0]
 800228a:	4b17      	ldr	r3, [pc, #92]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 800228c:	785b      	ldrb	r3, [r3, #1]
 800228e:	429a      	cmp	r2, r3
 8002290:	d019      	beq.n	80022c6 <HAL_UART_RxCpltCallback+0x8a2>
  {
    __READ_COMMAND(cQueue, curCmd, rxMsg);
 8002292:	4b15      	ldr	r3, [pc, #84]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 8002294:	785b      	ldrb	r3, [r3, #1]
 8002296:	4a15      	ldr	r2, [pc, #84]	; (80022ec <HAL_UART_RxCpltCallback+0x8c8>)
 8002298:	4913      	ldr	r1, [pc, #76]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	440b      	add	r3, r1
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	6013      	str	r3, [r2, #0]
 80022a2:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80022a4:	785b      	ldrb	r3, [r3, #1]
 80022a6:	3301      	adds	r3, #1
 80022a8:	4a0f      	ldr	r2, [pc, #60]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80022aa:	7892      	ldrb	r2, [r2, #2]
 80022ac:	fb93 f1f2 	sdiv	r1, r3, r2
 80022b0:	fb01 f202 	mul.w	r2, r1, r2
 80022b4:	1a9b      	subs	r3, r3, r2
 80022b6:	b2da      	uxtb	r2, r3
 80022b8:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <HAL_UART_RxCpltCallback+0x8c4>)
 80022ba:	705a      	strb	r2, [r3, #1]
 80022bc:	4a0c      	ldr	r2, [pc, #48]	; (80022f0 <HAL_UART_RxCpltCallback+0x8cc>)
 80022be:	210f      	movs	r1, #15
 80022c0:	480c      	ldr	r0, [pc, #48]	; (80022f4 <HAL_UART_RxCpltCallback+0x8d0>)
 80022c2:	f00a ffed 	bl	800d2a0 <sniprintf>
  }

  // clear aRx buffer
  __HAL_UART_FLUSH_DRREGISTER(&huart3);
 80022c6:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <HAL_UART_RxCpltCallback+0x8d4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
  HAL_UART_Receive_IT(&huart3, aRxBuffer, RX_BUFFER_SIZE);
 80022cc:	4b0b      	ldr	r3, [pc, #44]	; (80022fc <HAL_UART_RxCpltCallback+0x8d8>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	461a      	mov	r2, r3
 80022d4:	4903      	ldr	r1, [pc, #12]	; (80022e4 <HAL_UART_RxCpltCallback+0x8c0>)
 80022d6:	4808      	ldr	r0, [pc, #32]	; (80022f8 <HAL_UART_RxCpltCallback+0x8d4>)
 80022d8:	f006 ff7f 	bl	80091da <HAL_UART_Receive_IT>
}
 80022dc:	bf00      	nop
 80022de:	3710      	adds	r7, #16
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	200003ec 	.word	0x200003ec
 80022e8:	200003f8 	.word	0x200003f8
 80022ec:	2000042c 	.word	0x2000042c
 80022f0:	0800dcb0 	.word	0x0800dcb0
 80022f4:	20000430 	.word	0x20000430
 80022f8:	20000378 	.word	0x20000378
 80022fc:	20000000 	.word	0x20000000

08002300 <PIDConfigInit>:

// pid
void PIDConfigInit(PIDConfig *cfg, const float Kp, const float Ki, const float Kd)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	ed87 0a02 	vstr	s0, [r7, #8]
 800230c:	edc7 0a01 	vstr	s1, [r7, #4]
 8002310:	ed87 1a00 	vstr	s2, [r7]
  cfg->Kp = Kp;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	601a      	str	r2, [r3, #0]
  cfg->Ki = Ki;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	605a      	str	r2, [r3, #4]
  cfg->Kd = Kd;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	683a      	ldr	r2, [r7, #0]
 8002324:	609a      	str	r2, [r3, #8]
  cfg->ek1 = 0;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f04f 0200 	mov.w	r2, #0
 800232c:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	f04f 0200 	mov.w	r2, #0
 8002334:	611a      	str	r2, [r3, #16]
}
 8002336:	bf00      	nop
 8002338:	3714      	adds	r7, #20
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <PIDConfigReset>:

void PIDConfigReset(PIDConfig *cfg)
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  cfg->ek1 = 0;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f04f 0200 	mov.w	r2, #0
 8002350:	60da      	str	r2, [r3, #12]
  cfg->ekSum = 0;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	611a      	str	r2, [r3, #16]
}
 800235a:	bf00      	nop
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
	...

08002368 <HCSR04_Read>:

void HCSR04_Read(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET);
 800236c:	2200      	movs	r2, #0
 800236e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002372:	481a      	ldr	r0, [pc, #104]	; (80023dc <HCSR04_Read+0x74>)
 8002374:	f003 fb6c 	bl	8005a50 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 50);
 8002378:	4b19      	ldr	r3, [pc, #100]	; (80023e0 <HCSR04_Read+0x78>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2200      	movs	r2, #0
 800237e:	625a      	str	r2, [r3, #36]	; 0x24
 8002380:	4b17      	ldr	r3, [pc, #92]	; (80023e0 <HCSR04_Read+0x78>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002386:	2b31      	cmp	r3, #49	; 0x31
 8002388:	d9fa      	bls.n	8002380 <HCSR04_Read+0x18>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_SET);   // pull the TRIG pin HIGH
 800238a:	2201      	movs	r2, #1
 800238c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002390:	4812      	ldr	r0, [pc, #72]	; (80023dc <HCSR04_Read+0x74>)
 8002392:	f003 fb5d 	bl	8005a50 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 10);                                            // wait for 10 us
 8002396:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <HCSR04_Read+0x78>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2200      	movs	r2, #0
 800239c:	625a      	str	r2, [r3, #36]	; 0x24
 800239e:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <HCSR04_Read+0x78>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a4:	2b09      	cmp	r3, #9
 80023a6:	d9fa      	bls.n	800239e <HCSR04_Read+0x36>
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
 80023a8:	2200      	movs	r2, #0
 80023aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023ae:	480b      	ldr	r0, [pc, #44]	; (80023dc <HCSR04_Read+0x74>)
 80023b0:	f003 fb4e 	bl	8005a50 <HAL_GPIO_WritePin>
  __delay_us(&htim6, 50);
 80023b4:	4b0a      	ldr	r3, [pc, #40]	; (80023e0 <HCSR04_Read+0x78>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2200      	movs	r2, #0
 80023ba:	625a      	str	r2, [r3, #36]	; 0x24
 80023bc:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <HCSR04_Read+0x78>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c2:	2b31      	cmp	r3, #49	; 0x31
 80023c4:	d9fa      	bls.n	80023bc <HCSR04_Read+0x54>
  __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);
 80023c6:	4b07      	ldr	r3, [pc, #28]	; (80023e4 <HCSR04_Read+0x7c>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68da      	ldr	r2, [r3, #12]
 80023cc:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <HCSR04_Read+0x7c>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f042 0204 	orr.w	r2, r2, #4
 80023d4:	60da      	str	r2, [r3, #12]
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40021000 	.word	0x40021000
 80023e0:	200002e8 	.word	0x200002e8
 80023e4:	200002a0 	.word	0x200002a0

080023e8 <StraightLineMove>:

int8_t dir = 1;
int correction = 0;

void StraightLineMove(const uint8_t speedMode)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b086      	sub	sp, #24
 80023ec:	af04      	add	r7, sp, #16
 80023ee:	4603      	mov	r3, r0
 80023f0:	71fb      	strb	r3, [r7, #7]

  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ); // polling
 80023f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023f6:	9302      	str	r3, [sp, #8]
 80023f8:	2302      	movs	r3, #2
 80023fa:	9301      	str	r3, [sp, #4]
 80023fc:	4ba9      	ldr	r3, [pc, #676]	; (80026a4 <StraightLineMove+0x2bc>)
 80023fe:	9300      	str	r3, [sp, #0]
 8002400:	2301      	movs	r3, #1
 8002402:	2237      	movs	r2, #55	; 0x37
 8002404:	21d0      	movs	r1, #208	; 0xd0
 8002406:	48a8      	ldr	r0, [pc, #672]	; (80026a8 <StraightLineMove+0x2c0>)
 8002408:	f003 fd7a 	bl	8005f00 <HAL_I2C_Mem_Read>
 800240c:	4ba5      	ldr	r3, [pc, #660]	; (80026a4 <StraightLineMove+0x2bc>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	021b      	lsls	r3, r3, #8
 8002412:	b21a      	sxth	r2, r3
 8002414:	4ba3      	ldr	r3, [pc, #652]	; (80026a4 <StraightLineMove+0x2bc>)
 8002416:	785b      	ldrb	r3, [r3, #1]
 8002418:	b21b      	sxth	r3, r3
 800241a:	4313      	orrs	r3, r2
 800241c:	b21a      	sxth	r2, r3
 800241e:	4ba3      	ldr	r3, [pc, #652]	; (80026ac <StraightLineMove+0x2c4>)
 8002420:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);
 8002422:	4ba3      	ldr	r3, [pc, #652]	; (80026b0 <StraightLineMove+0x2c8>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0310 	and.w	r3, r3, #16
 800242c:	2b10      	cmp	r3, #16
 800242e:	bf0c      	ite	eq
 8002430:	2301      	moveq	r3, #1
 8002432:	2300      	movne	r3, #0
 8002434:	b2db      	uxtb	r3, r3
 8002436:	b25a      	sxtb	r2, r3
 8002438:	4b9e      	ldr	r3, [pc, #632]	; (80026b4 <StraightLineMove+0x2cc>)
 800243a:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;s
 800243c:	4b9b      	ldr	r3, [pc, #620]	; (80026ac <StraightLineMove+0x2c4>)
 800243e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002442:	f113 0f04 	cmn.w	r3, #4
 8002446:	db04      	blt.n	8002452 <StraightLineMove+0x6a>
 8002448:	4b98      	ldr	r3, [pc, #608]	; (80026ac <StraightLineMove+0x2c4>)
 800244a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800244e:	2b0b      	cmp	r3, #11
 8002450:	dd07      	ble.n	8002462 <StraightLineMove+0x7a>
 8002452:	4b96      	ldr	r3, [pc, #600]	; (80026ac <StraightLineMove+0x2c4>)
 8002454:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002458:	ee07 3a90 	vmov	s15, r3
 800245c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002460:	e001      	b.n	8002466 <StraightLineMove+0x7e>
 8002462:	eddf 7a95 	vldr	s15, [pc, #596]	; 80026b8 <StraightLineMove+0x2d0>
 8002466:	4b95      	ldr	r3, [pc, #596]	; (80026bc <StraightLineMove+0x2d4>)
 8002468:	ed93 7a00 	vldr	s14, [r3]
 800246c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002470:	4b92      	ldr	r3, [pc, #584]	; (80026bc <StraightLineMove+0x2d4>)
 8002472:	edc3 7a00 	vstr	s15, [r3]

  if (speedMode == SPEED_MODE_T)
 8002476:	79fb      	ldrb	r3, [r7, #7]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d164      	bne.n	8002546 <StraightLineMove+0x15e>
    __PID_SPEED_T(pidTSlow, angleNow, correction, dir, newDutyL, newDutyR);
 800247c:	4b90      	ldr	r3, [pc, #576]	; (80026c0 <StraightLineMove+0x2d8>)
 800247e:	ed93 7a00 	vldr	s14, [r3]
 8002482:	4b8e      	ldr	r3, [pc, #568]	; (80026bc <StraightLineMove+0x2d4>)
 8002484:	edd3 7a00 	vldr	s15, [r3]
 8002488:	ee27 7a27 	vmul.f32	s14, s14, s15
 800248c:	4b8c      	ldr	r3, [pc, #560]	; (80026c0 <StraightLineMove+0x2d8>)
 800248e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002492:	4b8b      	ldr	r3, [pc, #556]	; (80026c0 <StraightLineMove+0x2d8>)
 8002494:	edd3 7a04 	vldr	s15, [r3, #16]
 8002498:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800249c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024a0:	4b87      	ldr	r3, [pc, #540]	; (80026c0 <StraightLineMove+0x2d8>)
 80024a2:	edd3 6a02 	vldr	s13, [r3, #8]
 80024a6:	4b86      	ldr	r3, [pc, #536]	; (80026c0 <StraightLineMove+0x2d8>)
 80024a8:	ed93 6a03 	vldr	s12, [r3, #12]
 80024ac:	4b83      	ldr	r3, [pc, #524]	; (80026bc <StraightLineMove+0x2d4>)
 80024ae:	edd3 7a00 	vldr	s15, [r3]
 80024b2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80024b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024c2:	ee17 2a90 	vmov	r2, s15
 80024c6:	4b7f      	ldr	r3, [pc, #508]	; (80026c4 <StraightLineMove+0x2dc>)
 80024c8:	601a      	str	r2, [r3, #0]
 80024ca:	4b7c      	ldr	r3, [pc, #496]	; (80026bc <StraightLineMove+0x2d4>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a7c      	ldr	r2, [pc, #496]	; (80026c0 <StraightLineMove+0x2d8>)
 80024d0:	60d3      	str	r3, [r2, #12]
 80024d2:	4b7b      	ldr	r3, [pc, #492]	; (80026c0 <StraightLineMove+0x2d8>)
 80024d4:	ed93 7a04 	vldr	s14, [r3, #16]
 80024d8:	4b78      	ldr	r3, [pc, #480]	; (80026bc <StraightLineMove+0x2d4>)
 80024da:	edd3 7a00 	vldr	s15, [r3]
 80024de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e2:	4b77      	ldr	r3, [pc, #476]	; (80026c0 <StraightLineMove+0x2d8>)
 80024e4:	edc3 7a04 	vstr	s15, [r3, #16]
 80024e8:	4b76      	ldr	r3, [pc, #472]	; (80026c4 <StraightLineMove+0x2dc>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80024f0:	dc06      	bgt.n	8002500 <StraightLineMove+0x118>
 80024f2:	4b74      	ldr	r3, [pc, #464]	; (80026c4 <StraightLineMove+0x2dc>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a74      	ldr	r2, [pc, #464]	; (80026c8 <StraightLineMove+0x2e0>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	bfb8      	it	lt
 80024fc:	4613      	movlt	r3, r2
 80024fe:	e001      	b.n	8002504 <StraightLineMove+0x11c>
 8002500:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002504:	4a6f      	ldr	r2, [pc, #444]	; (80026c4 <StraightLineMove+0x2dc>)
 8002506:	6013      	str	r3, [r2, #0]
 8002508:	4b6a      	ldr	r3, [pc, #424]	; (80026b4 <StraightLineMove+0x2cc>)
 800250a:	f993 3000 	ldrsb.w	r3, [r3]
 800250e:	b29a      	uxth	r2, r3
 8002510:	4b6c      	ldr	r3, [pc, #432]	; (80026c4 <StraightLineMove+0x2dc>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	b29b      	uxth	r3, r3
 8002516:	fb12 f303 	smulbb	r3, r2, r3
 800251a:	b29b      	uxth	r3, r3
 800251c:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 8002520:	b29a      	uxth	r2, r3
 8002522:	4b6a      	ldr	r3, [pc, #424]	; (80026cc <StraightLineMove+0x2e4>)
 8002524:	801a      	strh	r2, [r3, #0]
 8002526:	4b63      	ldr	r3, [pc, #396]	; (80026b4 <StraightLineMove+0x2cc>)
 8002528:	f993 3000 	ldrsb.w	r3, [r3]
 800252c:	b29a      	uxth	r2, r3
 800252e:	4b65      	ldr	r3, [pc, #404]	; (80026c4 <StraightLineMove+0x2dc>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	b29b      	uxth	r3, r3
 8002534:	fb12 f303 	smulbb	r3, r2, r3
 8002538:	b29b      	uxth	r3, r3
 800253a:	f5c3 6396 	rsb	r3, r3, #1200	; 0x4b0
 800253e:	b29a      	uxth	r2, r3
 8002540:	4b63      	ldr	r3, [pc, #396]	; (80026d0 <StraightLineMove+0x2e8>)
 8002542:	801a      	strh	r2, [r3, #0]
 8002544:	e0ef      	b.n	8002726 <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_2)
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	2b02      	cmp	r3, #2
 800254a:	d165      	bne.n	8002618 <StraightLineMove+0x230>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 800254c:	4b61      	ldr	r3, [pc, #388]	; (80026d4 <StraightLineMove+0x2ec>)
 800254e:	ed93 7a00 	vldr	s14, [r3]
 8002552:	4b5a      	ldr	r3, [pc, #360]	; (80026bc <StraightLineMove+0x2d4>)
 8002554:	edd3 7a00 	vldr	s15, [r3]
 8002558:	ee27 7a27 	vmul.f32	s14, s14, s15
 800255c:	4b5d      	ldr	r3, [pc, #372]	; (80026d4 <StraightLineMove+0x2ec>)
 800255e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002562:	4b5c      	ldr	r3, [pc, #368]	; (80026d4 <StraightLineMove+0x2ec>)
 8002564:	edd3 7a04 	vldr	s15, [r3, #16]
 8002568:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800256c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002570:	4b58      	ldr	r3, [pc, #352]	; (80026d4 <StraightLineMove+0x2ec>)
 8002572:	edd3 6a02 	vldr	s13, [r3, #8]
 8002576:	4b57      	ldr	r3, [pc, #348]	; (80026d4 <StraightLineMove+0x2ec>)
 8002578:	ed93 6a03 	vldr	s12, [r3, #12]
 800257c:	4b4f      	ldr	r3, [pc, #316]	; (80026bc <StraightLineMove+0x2d4>)
 800257e:	edd3 7a00 	vldr	s15, [r3]
 8002582:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800258a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800258e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002592:	ee17 2a90 	vmov	r2, s15
 8002596:	4b4b      	ldr	r3, [pc, #300]	; (80026c4 <StraightLineMove+0x2dc>)
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	4b48      	ldr	r3, [pc, #288]	; (80026bc <StraightLineMove+0x2d4>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a4d      	ldr	r2, [pc, #308]	; (80026d4 <StraightLineMove+0x2ec>)
 80025a0:	60d3      	str	r3, [r2, #12]
 80025a2:	4b4c      	ldr	r3, [pc, #304]	; (80026d4 <StraightLineMove+0x2ec>)
 80025a4:	ed93 7a04 	vldr	s14, [r3, #16]
 80025a8:	4b44      	ldr	r3, [pc, #272]	; (80026bc <StraightLineMove+0x2d4>)
 80025aa:	edd3 7a00 	vldr	s15, [r3]
 80025ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025b2:	4b48      	ldr	r3, [pc, #288]	; (80026d4 <StraightLineMove+0x2ec>)
 80025b4:	edc3 7a04 	vstr	s15, [r3, #16]
 80025b8:	4b42      	ldr	r3, [pc, #264]	; (80026c4 <StraightLineMove+0x2dc>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80025c0:	dc06      	bgt.n	80025d0 <StraightLineMove+0x1e8>
 80025c2:	4b40      	ldr	r3, [pc, #256]	; (80026c4 <StraightLineMove+0x2dc>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a44      	ldr	r2, [pc, #272]	; (80026d8 <StraightLineMove+0x2f0>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	bfb8      	it	lt
 80025cc:	4613      	movlt	r3, r2
 80025ce:	e001      	b.n	80025d4 <StraightLineMove+0x1ec>
 80025d0:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80025d4:	4a3b      	ldr	r2, [pc, #236]	; (80026c4 <StraightLineMove+0x2dc>)
 80025d6:	6013      	str	r3, [r2, #0]
 80025d8:	4b36      	ldr	r3, [pc, #216]	; (80026b4 <StraightLineMove+0x2cc>)
 80025da:	f993 3000 	ldrsb.w	r3, [r3]
 80025de:	b29a      	uxth	r2, r3
 80025e0:	4b38      	ldr	r3, [pc, #224]	; (80026c4 <StraightLineMove+0x2dc>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	fb12 f303 	smulbb	r3, r2, r3
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	4b36      	ldr	r3, [pc, #216]	; (80026cc <StraightLineMove+0x2e4>)
 80025f4:	801a      	strh	r2, [r3, #0]
 80025f6:	4b2f      	ldr	r3, [pc, #188]	; (80026b4 <StraightLineMove+0x2cc>)
 80025f8:	f993 3000 	ldrsb.w	r3, [r3]
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	4b31      	ldr	r3, [pc, #196]	; (80026c4 <StraightLineMove+0x2dc>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	b29b      	uxth	r3, r3
 8002604:	fb12 f303 	smulbb	r3, r2, r3
 8002608:	b29b      	uxth	r3, r3
 800260a:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 800260e:	3308      	adds	r3, #8
 8002610:	b29a      	uxth	r2, r3
 8002612:	4b2f      	ldr	r3, [pc, #188]	; (80026d0 <StraightLineMove+0x2e8>)
 8002614:	801a      	strh	r2, [r3, #0]
 8002616:	e086      	b.n	8002726 <StraightLineMove+0x33e>
  else if (speedMode == SPEED_MODE_1)
 8002618:	79fb      	ldrb	r3, [r7, #7]
 800261a:	2b01      	cmp	r3, #1
 800261c:	f040 8083 	bne.w	8002726 <StraightLineMove+0x33e>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002620:	4b2e      	ldr	r3, [pc, #184]	; (80026dc <StraightLineMove+0x2f4>)
 8002622:	ed93 7a00 	vldr	s14, [r3]
 8002626:	4b25      	ldr	r3, [pc, #148]	; (80026bc <StraightLineMove+0x2d4>)
 8002628:	edd3 7a00 	vldr	s15, [r3]
 800262c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002630:	4b2a      	ldr	r3, [pc, #168]	; (80026dc <StraightLineMove+0x2f4>)
 8002632:	edd3 6a01 	vldr	s13, [r3, #4]
 8002636:	4b29      	ldr	r3, [pc, #164]	; (80026dc <StraightLineMove+0x2f4>)
 8002638:	edd3 7a04 	vldr	s15, [r3, #16]
 800263c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002640:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002644:	4b25      	ldr	r3, [pc, #148]	; (80026dc <StraightLineMove+0x2f4>)
 8002646:	edd3 6a02 	vldr	s13, [r3, #8]
 800264a:	4b24      	ldr	r3, [pc, #144]	; (80026dc <StraightLineMove+0x2f4>)
 800264c:	ed93 6a03 	vldr	s12, [r3, #12]
 8002650:	4b1a      	ldr	r3, [pc, #104]	; (80026bc <StraightLineMove+0x2d4>)
 8002652:	edd3 7a00 	vldr	s15, [r3]
 8002656:	ee76 7a67 	vsub.f32	s15, s12, s15
 800265a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800265e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002662:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002666:	ee17 2a90 	vmov	r2, s15
 800266a:	4b16      	ldr	r3, [pc, #88]	; (80026c4 <StraightLineMove+0x2dc>)
 800266c:	601a      	str	r2, [r3, #0]
 800266e:	4b13      	ldr	r3, [pc, #76]	; (80026bc <StraightLineMove+0x2d4>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a1a      	ldr	r2, [pc, #104]	; (80026dc <StraightLineMove+0x2f4>)
 8002674:	60d3      	str	r3, [r2, #12]
 8002676:	4b19      	ldr	r3, [pc, #100]	; (80026dc <StraightLineMove+0x2f4>)
 8002678:	ed93 7a04 	vldr	s14, [r3, #16]
 800267c:	4b0f      	ldr	r3, [pc, #60]	; (80026bc <StraightLineMove+0x2d4>)
 800267e:	edd3 7a00 	vldr	s15, [r3]
 8002682:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <StraightLineMove+0x2f4>)
 8002688:	edc3 7a04 	vstr	s15, [r3, #16]
 800268c:	4b0d      	ldr	r3, [pc, #52]	; (80026c4 <StraightLineMove+0x2dc>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002694:	dc24      	bgt.n	80026e0 <StraightLineMove+0x2f8>
 8002696:	4b0b      	ldr	r3, [pc, #44]	; (80026c4 <StraightLineMove+0x2dc>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a0f      	ldr	r2, [pc, #60]	; (80026d8 <StraightLineMove+0x2f0>)
 800269c:	4293      	cmp	r3, r2
 800269e:	bfb8      	it	lt
 80026a0:	4613      	movlt	r3, r2
 80026a2:	e01f      	b.n	80026e4 <StraightLineMove+0x2fc>
 80026a4:	2000044c 	.word	0x2000044c
 80026a8:	200001bc 	.word	0x200001bc
 80026ac:	2000044e 	.word	0x2000044e
 80026b0:	20000258 	.word	0x20000258
 80026b4:	2000013c 	.word	0x2000013c
 80026b8:	00000000 	.word	0x00000000
 80026bc:	20000448 	.word	0x20000448
 80026c0:	20000478 	.word	0x20000478
 80026c4:	200004b4 	.word	0x200004b4
 80026c8:	fffffda8 	.word	0xfffffda8
 80026cc:	20000450 	.word	0x20000450
 80026d0:	20000452 	.word	0x20000452
 80026d4:	2000048c 	.word	0x2000048c
 80026d8:	fffffd44 	.word	0xfffffd44
 80026dc:	20000464 	.word	0x20000464
 80026e0:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 80026e4:	4a17      	ldr	r2, [pc, #92]	; (8002744 <StraightLineMove+0x35c>)
 80026e6:	6013      	str	r3, [r2, #0]
 80026e8:	4b17      	ldr	r3, [pc, #92]	; (8002748 <StraightLineMove+0x360>)
 80026ea:	f993 3000 	ldrsb.w	r3, [r3]
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	4b14      	ldr	r3, [pc, #80]	; (8002744 <StraightLineMove+0x35c>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	fb12 f303 	smulbb	r3, r2, r3
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 8002700:	b29a      	uxth	r2, r3
 8002702:	4b12      	ldr	r3, [pc, #72]	; (800274c <StraightLineMove+0x364>)
 8002704:	801a      	strh	r2, [r3, #0]
 8002706:	4b10      	ldr	r3, [pc, #64]	; (8002748 <StraightLineMove+0x360>)
 8002708:	f993 3000 	ldrsb.w	r3, [r3]
 800270c:	b29a      	uxth	r2, r3
 800270e:	4b0d      	ldr	r3, [pc, #52]	; (8002744 <StraightLineMove+0x35c>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	b29b      	uxth	r3, r3
 8002714:	fb12 f303 	smulbb	r3, r2, r3
 8002718:	b29b      	uxth	r3, r3
 800271a:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 800271e:	330c      	adds	r3, #12
 8002720:	b29a      	uxth	r2, r3
 8002722:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <StraightLineMove+0x368>)
 8002724:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL, newDutyR);
 8002726:	4b09      	ldr	r3, [pc, #36]	; (800274c <StraightLineMove+0x364>)
 8002728:	881a      	ldrh	r2, [r3, #0]
 800272a:	4b0a      	ldr	r3, [pc, #40]	; (8002754 <StraightLineMove+0x36c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	635a      	str	r2, [r3, #52]	; 0x34
 8002730:	4b07      	ldr	r3, [pc, #28]	; (8002750 <StraightLineMove+0x368>)
 8002732:	881a      	ldrh	r2, [r3, #0]
 8002734:	4b07      	ldr	r3, [pc, #28]	; (8002754 <StraightLineMove+0x36c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	639a      	str	r2, [r3, #56]	; 0x38
}
 800273a:	bf00      	nop
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	200004b4 	.word	0x200004b4
 8002748:	2000013c 	.word	0x2000013c
 800274c:	20000450 	.word	0x20000450
 8002750:	20000452 	.word	0x20000452
 8002754:	20000330 	.word	0x20000330

08002758 <RobotMoveDist>:

void RobotMoveDist(float *targetDist, const uint8_t dir, const uint8_t speedMode)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	70fb      	strb	r3, [r7, #3]
 8002764:	4613      	mov	r3, r2
 8002766:	70bb      	strb	r3, [r7, #2]
  angleNow = 0;
 8002768:	4ba3      	ldr	r3, [pc, #652]	; (80029f8 <RobotMoveDist+0x2a0>)
 800276a:	f04f 0200 	mov.w	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
  gyroZ = 0; // reset angle for PID
 8002770:	4ba2      	ldr	r3, [pc, #648]	; (80029fc <RobotMoveDist+0x2a4>)
 8002772:	2200      	movs	r2, #0
 8002774:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 8002776:	48a2      	ldr	r0, [pc, #648]	; (8002a00 <RobotMoveDist+0x2a8>)
 8002778:	f7ff fde3 	bl	8002342 <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 800277c:	48a1      	ldr	r0, [pc, #644]	; (8002a04 <RobotMoveDist+0x2ac>)
 800277e:	f7ff fde0 	bl	8002342 <PIDConfigReset>
  PIDConfigReset(&pidFast);
 8002782:	48a1      	ldr	r0, [pc, #644]	; (8002a08 <RobotMoveDist+0x2b0>)
 8002784:	f7ff fddd 	bl	8002342 <PIDConfigReset>
  curDistTick = 0;
 8002788:	4ba0      	ldr	r3, [pc, #640]	; (8002a0c <RobotMoveDist+0x2b4>)
 800278a:	2200      	movs	r2, #0
 800278c:	801a      	strh	r2, [r3, #0]
  dist_dL = 0;
 800278e:	4ba0      	ldr	r3, [pc, #640]	; (8002a10 <RobotMoveDist+0x2b8>)
 8002790:	2200      	movs	r2, #0
 8002792:	801a      	strh	r2, [r3, #0]
  curDistTick = 0;
 8002794:	4b9d      	ldr	r3, [pc, #628]	; (8002a0c <RobotMoveDist+0x2b4>)
 8002796:	2200      	movs	r2, #0
 8002798:	801a      	strh	r2, [r3, #0]

  // char distBuf[70];

  __GET_TARGETTICK(*targetDist, targetDistTick);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fd feca 	bl	8000538 <__aeabi_f2d>
 80027a4:	a38e      	add	r3, pc, #568	; (adr r3, 80029e0 <RobotMoveDist+0x288>)
 80027a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027aa:	f7fd ff1d 	bl	80005e8 <__aeabi_dmul>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4610      	mov	r0, r2
 80027b4:	4619      	mov	r1, r3
 80027b6:	a38c      	add	r3, pc, #560	; (adr r3, 80029e8 <RobotMoveDist+0x290>)
 80027b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027bc:	f7fd fd5c 	bl	8000278 <__aeabi_dsub>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	4610      	mov	r0, r2
 80027c6:	4619      	mov	r1, r3
 80027c8:	f04f 0200 	mov.w	r2, #0
 80027cc:	4b91      	ldr	r3, [pc, #580]	; (8002a14 <RobotMoveDist+0x2bc>)
 80027ce:	f7fe f835 	bl	800083c <__aeabi_ddiv>
 80027d2:	4602      	mov	r2, r0
 80027d4:	460b      	mov	r3, r1
 80027d6:	4610      	mov	r0, r2
 80027d8:	4619      	mov	r1, r3
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	4b8e      	ldr	r3, [pc, #568]	; (8002a18 <RobotMoveDist+0x2c0>)
 80027e0:	f7fd ff02 	bl	80005e8 <__aeabi_dmul>
 80027e4:	4602      	mov	r2, r0
 80027e6:	460b      	mov	r3, r1
 80027e8:	4610      	mov	r0, r2
 80027ea:	4619      	mov	r1, r3
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	4b8a      	ldr	r3, [pc, #552]	; (8002a1c <RobotMoveDist+0x2c4>)
 80027f2:	f7fd fd41 	bl	8000278 <__aeabi_dsub>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	4610      	mov	r0, r2
 80027fc:	4619      	mov	r1, r3
 80027fe:	f7fe f98d 	bl	8000b1c <__aeabi_d2uiz>
 8002802:	4603      	mov	r3, r0
 8002804:	b29a      	uxth	r2, r3
 8002806:	4b86      	ldr	r3, [pc, #536]	; (8002a20 <RobotMoveDist+0x2c8>)
 8002808:	801a      	strh	r2, [r3, #0]

  last_curTask_tick = HAL_GetTick();
 800280a:	f002 fde1 	bl	80053d0 <HAL_GetTick>
 800280e:	4603      	mov	r3, r0
 8002810:	4a84      	ldr	r2, [pc, #528]	; (8002a24 <RobotMoveDist+0x2cc>)
 8002812:	6013      	str	r3, [r2, #0]
  __SET_MOTOR_DIRECTION(dir);
 8002814:	78fb      	ldrb	r3, [r7, #3]
 8002816:	2b00      	cmp	r3, #0
 8002818:	bf0c      	ite	eq
 800281a:	2301      	moveq	r3, #1
 800281c:	2300      	movne	r3, #0
 800281e:	b2db      	uxtb	r3, r3
 8002820:	461a      	mov	r2, r3
 8002822:	2104      	movs	r1, #4
 8002824:	4880      	ldr	r0, [pc, #512]	; (8002a28 <RobotMoveDist+0x2d0>)
 8002826:	f003 f913 	bl	8005a50 <HAL_GPIO_WritePin>
 800282a:	78fb      	ldrb	r3, [r7, #3]
 800282c:	2b00      	cmp	r3, #0
 800282e:	bf14      	ite	ne
 8002830:	2301      	movne	r3, #1
 8002832:	2300      	moveq	r3, #0
 8002834:	b2db      	uxtb	r3, r3
 8002836:	461a      	mov	r2, r3
 8002838:	2108      	movs	r1, #8
 800283a:	487b      	ldr	r0, [pc, #492]	; (8002a28 <RobotMoveDist+0x2d0>)
 800283c:	f003 f908 	bl	8005a50 <HAL_GPIO_WritePin>
 8002840:	78fb      	ldrb	r3, [r7, #3]
 8002842:	2b00      	cmp	r3, #0
 8002844:	bf0c      	ite	eq
 8002846:	2301      	moveq	r3, #1
 8002848:	2300      	movne	r3, #0
 800284a:	b2db      	uxtb	r3, r3
 800284c:	461a      	mov	r2, r3
 800284e:	2120      	movs	r1, #32
 8002850:	4875      	ldr	r0, [pc, #468]	; (8002a28 <RobotMoveDist+0x2d0>)
 8002852:	f003 f8fd 	bl	8005a50 <HAL_GPIO_WritePin>
 8002856:	78fb      	ldrb	r3, [r7, #3]
 8002858:	2b00      	cmp	r3, #0
 800285a:	bf14      	ite	ne
 800285c:	2301      	movne	r3, #1
 800285e:	2300      	moveq	r3, #0
 8002860:	b2db      	uxtb	r3, r3
 8002862:	461a      	mov	r2, r3
 8002864:	2110      	movs	r1, #16
 8002866:	4870      	ldr	r0, [pc, #448]	; (8002a28 <RobotMoveDist+0x2d0>)
 8002868:	f003 f8f2 	bl	8005a50 <HAL_GPIO_WritePin>
  __SET_ENCODER_LAST_TICK(&htim2, lastDistTick_L);
 800286c:	4b6f      	ldr	r3, [pc, #444]	; (8002a2c <RobotMoveDist+0x2d4>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002872:	b29a      	uxth	r2, r3
 8002874:	4b6e      	ldr	r3, [pc, #440]	; (8002a30 <RobotMoveDist+0x2d8>)
 8002876:	801a      	strh	r2, [r3, #0]
  do
  {

    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002878:	4b6c      	ldr	r3, [pc, #432]	; (8002a2c <RobotMoveDist+0x2d4>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	60fb      	str	r3, [r7, #12]
 8002880:	4b6a      	ldr	r3, [pc, #424]	; (8002a2c <RobotMoveDist+0x2d4>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0310 	and.w	r3, r3, #16
 800288a:	2b10      	cmp	r3, #16
 800288c:	d117      	bne.n	80028be <RobotMoveDist+0x166>
 800288e:	4b68      	ldr	r3, [pc, #416]	; (8002a30 <RobotMoveDist+0x2d8>)
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	461a      	mov	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4293      	cmp	r3, r2
 8002898:	d806      	bhi.n	80028a8 <RobotMoveDist+0x150>
 800289a:	4b65      	ldr	r3, [pc, #404]	; (8002a30 <RobotMoveDist+0x2d8>)
 800289c:	881a      	ldrh	r2, [r3, #0]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	e007      	b.n	80028b8 <RobotMoveDist+0x160>
 80028a8:	4b61      	ldr	r3, [pc, #388]	; (8002a30 <RobotMoveDist+0x2d8>)
 80028aa:	881a      	ldrh	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	3b01      	subs	r3, #1
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	4a55      	ldr	r2, [pc, #340]	; (8002a10 <RobotMoveDist+0x2b8>)
 80028ba:	8013      	strh	r3, [r2, #0]
 80028bc:	e016      	b.n	80028ec <RobotMoveDist+0x194>
 80028be:	4b5c      	ldr	r3, [pc, #368]	; (8002a30 <RobotMoveDist+0x2d8>)
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	461a      	mov	r2, r3
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d306      	bcc.n	80028d8 <RobotMoveDist+0x180>
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	4b58      	ldr	r3, [pc, #352]	; (8002a30 <RobotMoveDist+0x2d8>)
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	e007      	b.n	80028e8 <RobotMoveDist+0x190>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	b29a      	uxth	r2, r3
 80028dc:	4b54      	ldr	r3, [pc, #336]	; (8002a30 <RobotMoveDist+0x2d8>)
 80028de:	881b      	ldrh	r3, [r3, #0]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	3b01      	subs	r3, #1
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	4a49      	ldr	r2, [pc, #292]	; (8002a10 <RobotMoveDist+0x2b8>)
 80028ea:	8013      	strh	r3, [r2, #0]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	b29a      	uxth	r2, r3
 80028f0:	4b4f      	ldr	r3, [pc, #316]	; (8002a30 <RobotMoveDist+0x2d8>)
 80028f2:	801a      	strh	r2, [r3, #0]
    curDistTick += dist_dL;
 80028f4:	4b45      	ldr	r3, [pc, #276]	; (8002a0c <RobotMoveDist+0x2b4>)
 80028f6:	881a      	ldrh	r2, [r3, #0]
 80028f8:	4b45      	ldr	r3, [pc, #276]	; (8002a10 <RobotMoveDist+0x2b8>)
 80028fa:	881b      	ldrh	r3, [r3, #0]
 80028fc:	4413      	add	r3, r2
 80028fe:	b29a      	uxth	r2, r3
 8002900:	4b42      	ldr	r3, [pc, #264]	; (8002a0c <RobotMoveDist+0x2b4>)
 8002902:	801a      	strh	r2, [r3, #0]

    // sprintf(distBuf, "curtick: %d lasttick: %d dl: %d tar: %d cur: %d \r\n", 0, lastDistTick_L, dist_dL, targetDistTick, curDistTick);

    // HAL_UART_Transmit(&huart3, distBuf, strlen(distBuf), 0xFFFF);

    if (curDistTick >= targetDistTick)
 8002904:	4b41      	ldr	r3, [pc, #260]	; (8002a0c <RobotMoveDist+0x2b4>)
 8002906:	881a      	ldrh	r2, [r3, #0]
 8002908:	4b45      	ldr	r3, [pc, #276]	; (8002a20 <RobotMoveDist+0x2c8>)
 800290a:	881b      	ldrh	r3, [r3, #0]
 800290c:	429a      	cmp	r2, r3
 800290e:	f080 80a6 	bcs.w	8002a5e <RobotMoveDist+0x306>
      break;

    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002912:	f002 fd5d 	bl	80053d0 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	4b42      	ldr	r3, [pc, #264]	; (8002a24 <RobotMoveDist+0x2cc>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b09      	cmp	r3, #9
 8002920:	d9aa      	bls.n	8002878 <RobotMoveDist+0x120>
    {
      if (speedMode == SPEED_MODE_T)
 8002922:	78bb      	ldrb	r3, [r7, #2]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d103      	bne.n	8002930 <RobotMoveDist+0x1d8>
      {
        StraightLineMove(SPEED_MODE_T);
 8002928:	2000      	movs	r0, #0
 800292a:	f7ff fd5d 	bl	80023e8 <StraightLineMove>
 800292e:	e090      	b.n	8002a52 <RobotMoveDist+0x2fa>
      }
      else
      {
        speedScale = abs(curDistTick - targetDistTick) / 990; // start to slow down at last 990 ticks (15cm)
 8002930:	4b36      	ldr	r3, [pc, #216]	; (8002a0c <RobotMoveDist+0x2b4>)
 8002932:	881b      	ldrh	r3, [r3, #0]
 8002934:	461a      	mov	r2, r3
 8002936:	4b3a      	ldr	r3, [pc, #232]	; (8002a20 <RobotMoveDist+0x2c8>)
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b00      	cmp	r3, #0
 800293e:	bfb8      	it	lt
 8002940:	425b      	neglt	r3, r3
 8002942:	4a3c      	ldr	r2, [pc, #240]	; (8002a34 <RobotMoveDist+0x2dc>)
 8002944:	fb82 1203 	smull	r1, r2, r2, r3
 8002948:	11d2      	asrs	r2, r2, #7
 800294a:	17db      	asrs	r3, r3, #31
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	ee07 3a90 	vmov	s15, r3
 8002952:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002956:	4b38      	ldr	r3, [pc, #224]	; (8002a38 <RobotMoveDist+0x2e0>)
 8002958:	edc3 7a00 	vstr	s15, [r3]
        if (speedMode == SPEED_MODE_1)
 800295c:	78bb      	ldrb	r3, [r7, #2]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d11e      	bne.n	80029a0 <RobotMoveDist+0x248>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8002962:	4b35      	ldr	r3, [pc, #212]	; (8002a38 <RobotMoveDist+0x2e0>)
 8002964:	edd3 7a00 	vldr	s15, [r3]
 8002968:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800296c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002970:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002974:	dd02      	ble.n	800297c <RobotMoveDist+0x224>
 8002976:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800297a:	e00e      	b.n	800299a <RobotMoveDist+0x242>
 800297c:	4b2e      	ldr	r3, [pc, #184]	; (8002a38 <RobotMoveDist+0x2e0>)
 800297e:	edd3 7a00 	vldr	s15, [r3]
 8002982:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 8002986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800298a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800298e:	d502      	bpl.n	8002996 <RobotMoveDist+0x23e>
 8002990:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 8002994:	e001      	b.n	800299a <RobotMoveDist+0x242>
 8002996:	4b28      	ldr	r3, [pc, #160]	; (8002a38 <RobotMoveDist+0x2e0>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a27      	ldr	r2, [pc, #156]	; (8002a38 <RobotMoveDist+0x2e0>)
 800299c:	6013      	str	r3, [r2, #0]
 800299e:	e053      	b.n	8002a48 <RobotMoveDist+0x2f0>
        else if (speedMode == SPEED_MODE_2)
 80029a0:	78bb      	ldrb	r3, [r7, #2]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d150      	bne.n	8002a48 <RobotMoveDist+0x2f0>
          speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 80029a6:	4b24      	ldr	r3, [pc, #144]	; (8002a38 <RobotMoveDist+0x2e0>)
 80029a8:	edd3 7a00 	vldr	s15, [r3]
 80029ac:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80029b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029b8:	dd02      	ble.n	80029c0 <RobotMoveDist+0x268>
 80029ba:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80029be:	e041      	b.n	8002a44 <RobotMoveDist+0x2ec>
 80029c0:	4b1d      	ldr	r3, [pc, #116]	; (8002a38 <RobotMoveDist+0x2e0>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7fd fdb7 	bl	8000538 <__aeabi_f2d>
 80029ca:	a309      	add	r3, pc, #36	; (adr r3, 80029f0 <RobotMoveDist+0x298>)
 80029cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d0:	f7fe f87c 	bl	8000acc <__aeabi_dcmplt>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d032      	beq.n	8002a40 <RobotMoveDist+0x2e8>
 80029da:	4b18      	ldr	r3, [pc, #96]	; (8002a3c <RobotMoveDist+0x2e4>)
 80029dc:	e032      	b.n	8002a44 <RobotMoveDist+0x2ec>
 80029de:	bf00      	nop
 80029e0:	fc66b22a 	.word	0xfc66b22a
 80029e4:	3ff266ac 	.word	0x3ff266ac
 80029e8:	bb2526f8 	.word	0xbb2526f8
 80029ec:	3feee3d4 	.word	0x3feee3d4
 80029f0:	9999999a 	.word	0x9999999a
 80029f4:	3fd99999 	.word	0x3fd99999
 80029f8:	20000448 	.word	0x20000448
 80029fc:	2000044e 	.word	0x2000044e
 8002a00:	20000478 	.word	0x20000478
 8002a04:	20000464 	.word	0x20000464
 8002a08:	2000048c 	.word	0x2000048c
 8002a0c:	2000045c 	.word	0x2000045c
 8002a10:	20000460 	.word	0x20000460
 8002a14:	40340000 	.word	0x40340000
 8002a18:	4094a000 	.word	0x4094a000
 8002a1c:	40240000 	.word	0x40240000
 8002a20:	2000045e 	.word	0x2000045e
 8002a24:	20000454 	.word	0x20000454
 8002a28:	40020000 	.word	0x40020000
 8002a2c:	20000258 	.word	0x20000258
 8002a30:	20000462 	.word	0x20000462
 8002a34:	21195767 	.word	0x21195767
 8002a38:	20000138 	.word	0x20000138
 8002a3c:	3ecccccd 	.word	0x3ecccccd
 8002a40:	4b0d      	ldr	r3, [pc, #52]	; (8002a78 <RobotMoveDist+0x320>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a0c      	ldr	r2, [pc, #48]	; (8002a78 <RobotMoveDist+0x320>)
 8002a46:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(speedMode, &speedScale);
 8002a48:	78bb      	ldrb	r3, [r7, #2]
 8002a4a:	490b      	ldr	r1, [pc, #44]	; (8002a78 <RobotMoveDist+0x320>)
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f000 f819 	bl	8002a84 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 8002a52:	f002 fcbd 	bl	80053d0 <HAL_GetTick>
 8002a56:	4603      	mov	r3, r0
 8002a58:	4a08      	ldr	r2, [pc, #32]	; (8002a7c <RobotMoveDist+0x324>)
 8002a5a:	6013      	str	r3, [r2, #0]
    __GET_ENCODER_TICK_DELTA(&htim2, lastDistTick_L, dist_dL);
 8002a5c:	e70c      	b.n	8002878 <RobotMoveDist+0x120>
      break;
 8002a5e:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002a60:	4b07      	ldr	r3, [pc, #28]	; (8002a80 <RobotMoveDist+0x328>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2200      	movs	r2, #0
 8002a66:	635a      	str	r2, [r3, #52]	; 0x34
 8002a68:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <RobotMoveDist+0x328>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002a70:	bf00      	nop
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20000138 	.word	0x20000138
 8002a7c:	20000454 	.word	0x20000454
 8002a80:	20000330 	.word	0x20000330

08002a84 <StraightLineMoveSpeedScale>:

void StraightLineMoveSpeedScale(const uint8_t speedMode, float *speedScale)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af04      	add	r7, sp, #16
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	6039      	str	r1, [r7, #0]
 8002a8e:	71fb      	strb	r3, [r7, #7]
  __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);            // polling
 8002a90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a94:	9302      	str	r3, [sp, #8]
 8002a96:	2302      	movs	r3, #2
 8002a98:	9301      	str	r3, [sp, #4]
 8002a9a:	4b9b      	ldr	r3, [pc, #620]	; (8002d08 <StraightLineMoveSpeedScale+0x284>)
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	2237      	movs	r2, #55	; 0x37
 8002aa2:	21d0      	movs	r1, #208	; 0xd0
 8002aa4:	4899      	ldr	r0, [pc, #612]	; (8002d0c <StraightLineMoveSpeedScale+0x288>)
 8002aa6:	f003 fa2b 	bl	8005f00 <HAL_I2C_Mem_Read>
 8002aaa:	4b97      	ldr	r3, [pc, #604]	; (8002d08 <StraightLineMoveSpeedScale+0x284>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	021b      	lsls	r3, r3, #8
 8002ab0:	b21a      	sxth	r2, r3
 8002ab2:	4b95      	ldr	r3, [pc, #596]	; (8002d08 <StraightLineMoveSpeedScale+0x284>)
 8002ab4:	785b      	ldrb	r3, [r3, #1]
 8002ab6:	b21b      	sxth	r3, r3
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	b21a      	sxth	r2, r3
 8002abc:	4b94      	ldr	r3, [pc, #592]	; (8002d10 <StraightLineMoveSpeedScale+0x28c>)
 8002abe:	801a      	strh	r2, [r3, #0]
  dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2) ? 1 : -1;  // use only one of the wheel to determine car direction
 8002ac0:	4b94      	ldr	r3, [pc, #592]	; (8002d14 <StraightLineMoveSpeedScale+0x290>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0310 	and.w	r3, r3, #16
 8002aca:	2b10      	cmp	r3, #16
 8002acc:	d101      	bne.n	8002ad2 <StraightLineMoveSpeedScale+0x4e>
 8002ace:	2201      	movs	r2, #1
 8002ad0:	e001      	b.n	8002ad6 <StraightLineMoveSpeedScale+0x52>
 8002ad2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ad6:	4b90      	ldr	r3, [pc, #576]	; (8002d18 <StraightLineMoveSpeedScale+0x294>)
 8002ad8:	701a      	strb	r2, [r3, #0]
  angleNow += ((gyroZ >= -4 && gyroZ <= 11) ? 0 : gyroZ); // / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8002ada:	4b8d      	ldr	r3, [pc, #564]	; (8002d10 <StraightLineMoveSpeedScale+0x28c>)
 8002adc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ae0:	f113 0f04 	cmn.w	r3, #4
 8002ae4:	db04      	blt.n	8002af0 <StraightLineMoveSpeedScale+0x6c>
 8002ae6:	4b8a      	ldr	r3, [pc, #552]	; (8002d10 <StraightLineMoveSpeedScale+0x28c>)
 8002ae8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002aec:	2b0b      	cmp	r3, #11
 8002aee:	dd07      	ble.n	8002b00 <StraightLineMoveSpeedScale+0x7c>
 8002af0:	4b87      	ldr	r3, [pc, #540]	; (8002d10 <StraightLineMoveSpeedScale+0x28c>)
 8002af2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002af6:	ee07 3a90 	vmov	s15, r3
 8002afa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002afe:	e001      	b.n	8002b04 <StraightLineMoveSpeedScale+0x80>
 8002b00:	eddf 7a86 	vldr	s15, [pc, #536]	; 8002d1c <StraightLineMoveSpeedScale+0x298>
 8002b04:	4b86      	ldr	r3, [pc, #536]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002b06:	ed93 7a00 	vldr	s14, [r3]
 8002b0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b0e:	4b84      	ldr	r3, [pc, #528]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002b10:	edc3 7a00 	vstr	s15, [r3]
  if (speedMode == SPEED_MODE_1)
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d165      	bne.n	8002be6 <StraightLineMoveSpeedScale+0x162>
    __PID_SPEED_1(pidSlow, angleNow, correction, dir, newDutyL, newDutyR);
 8002b1a:	4b82      	ldr	r3, [pc, #520]	; (8002d24 <StraightLineMoveSpeedScale+0x2a0>)
 8002b1c:	ed93 7a00 	vldr	s14, [r3]
 8002b20:	4b7f      	ldr	r3, [pc, #508]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002b22:	edd3 7a00 	vldr	s15, [r3]
 8002b26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b2a:	4b7e      	ldr	r3, [pc, #504]	; (8002d24 <StraightLineMoveSpeedScale+0x2a0>)
 8002b2c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002b30:	4b7c      	ldr	r3, [pc, #496]	; (8002d24 <StraightLineMoveSpeedScale+0x2a0>)
 8002b32:	edd3 7a04 	vldr	s15, [r3, #16]
 8002b36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b3e:	4b79      	ldr	r3, [pc, #484]	; (8002d24 <StraightLineMoveSpeedScale+0x2a0>)
 8002b40:	edd3 6a02 	vldr	s13, [r3, #8]
 8002b44:	4b77      	ldr	r3, [pc, #476]	; (8002d24 <StraightLineMoveSpeedScale+0x2a0>)
 8002b46:	ed93 6a03 	vldr	s12, [r3, #12]
 8002b4a:	4b75      	ldr	r3, [pc, #468]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002b4c:	edd3 7a00 	vldr	s15, [r3]
 8002b50:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b54:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b60:	ee17 2a90 	vmov	r2, s15
 8002b64:	4b70      	ldr	r3, [pc, #448]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002b66:	601a      	str	r2, [r3, #0]
 8002b68:	4b6d      	ldr	r3, [pc, #436]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a6d      	ldr	r2, [pc, #436]	; (8002d24 <StraightLineMoveSpeedScale+0x2a0>)
 8002b6e:	60d3      	str	r3, [r2, #12]
 8002b70:	4b6c      	ldr	r3, [pc, #432]	; (8002d24 <StraightLineMoveSpeedScale+0x2a0>)
 8002b72:	ed93 7a04 	vldr	s14, [r3, #16]
 8002b76:	4b6a      	ldr	r3, [pc, #424]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002b78:	edd3 7a00 	vldr	s15, [r3]
 8002b7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b80:	4b68      	ldr	r3, [pc, #416]	; (8002d24 <StraightLineMoveSpeedScale+0x2a0>)
 8002b82:	edc3 7a04 	vstr	s15, [r3, #16]
 8002b86:	4b68      	ldr	r3, [pc, #416]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002b8e:	dc06      	bgt.n	8002b9e <StraightLineMoveSpeedScale+0x11a>
 8002b90:	4b65      	ldr	r3, [pc, #404]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a65      	ldr	r2, [pc, #404]	; (8002d2c <StraightLineMoveSpeedScale+0x2a8>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	bfb8      	it	lt
 8002b9a:	4613      	movlt	r3, r2
 8002b9c:	e001      	b.n	8002ba2 <StraightLineMoveSpeedScale+0x11e>
 8002b9e:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002ba2:	4a61      	ldr	r2, [pc, #388]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002ba4:	6013      	str	r3, [r2, #0]
 8002ba6:	4b5c      	ldr	r3, [pc, #368]	; (8002d18 <StraightLineMoveSpeedScale+0x294>)
 8002ba8:	f993 3000 	ldrsb.w	r3, [r3]
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	4b5e      	ldr	r3, [pc, #376]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	fb12 f303 	smulbb	r3, r2, r3
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	f603 03fc 	addw	r3, r3, #2300	; 0x8fc
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	4b5b      	ldr	r3, [pc, #364]	; (8002d30 <StraightLineMoveSpeedScale+0x2ac>)
 8002bc2:	801a      	strh	r2, [r3, #0]
 8002bc4:	4b54      	ldr	r3, [pc, #336]	; (8002d18 <StraightLineMoveSpeedScale+0x294>)
 8002bc6:	f993 3000 	ldrsb.w	r3, [r3]
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	4b56      	ldr	r3, [pc, #344]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	fb12 f303 	smulbb	r3, r2, r3
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	f5c3 630f 	rsb	r3, r3, #2288	; 0x8f0
 8002bdc:	330c      	adds	r3, #12
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	4b54      	ldr	r3, [pc, #336]	; (8002d34 <StraightLineMoveSpeedScale+0x2b0>)
 8002be2:	801a      	strh	r2, [r3, #0]
 8002be4:	e067      	b.n	8002cb6 <StraightLineMoveSpeedScale+0x232>
  else if (speedMode == SPEED_MODE_2)
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d164      	bne.n	8002cb6 <StraightLineMoveSpeedScale+0x232>
    __PID_SPEED_2(pidFast, angleNow, correction, dir, newDutyL, newDutyR);
 8002bec:	4b52      	ldr	r3, [pc, #328]	; (8002d38 <StraightLineMoveSpeedScale+0x2b4>)
 8002bee:	ed93 7a00 	vldr	s14, [r3]
 8002bf2:	4b4b      	ldr	r3, [pc, #300]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002bf4:	edd3 7a00 	vldr	s15, [r3]
 8002bf8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002bfc:	4b4e      	ldr	r3, [pc, #312]	; (8002d38 <StraightLineMoveSpeedScale+0x2b4>)
 8002bfe:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c02:	4b4d      	ldr	r3, [pc, #308]	; (8002d38 <StraightLineMoveSpeedScale+0x2b4>)
 8002c04:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c10:	4b49      	ldr	r3, [pc, #292]	; (8002d38 <StraightLineMoveSpeedScale+0x2b4>)
 8002c12:	edd3 6a02 	vldr	s13, [r3, #8]
 8002c16:	4b48      	ldr	r3, [pc, #288]	; (8002d38 <StraightLineMoveSpeedScale+0x2b4>)
 8002c18:	ed93 6a03 	vldr	s12, [r3, #12]
 8002c1c:	4b40      	ldr	r3, [pc, #256]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002c1e:	edd3 7a00 	vldr	s15, [r3]
 8002c22:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c32:	ee17 2a90 	vmov	r2, s15
 8002c36:	4b3c      	ldr	r3, [pc, #240]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	4b39      	ldr	r3, [pc, #228]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a3e      	ldr	r2, [pc, #248]	; (8002d38 <StraightLineMoveSpeedScale+0x2b4>)
 8002c40:	60d3      	str	r3, [r2, #12]
 8002c42:	4b3d      	ldr	r3, [pc, #244]	; (8002d38 <StraightLineMoveSpeedScale+0x2b4>)
 8002c44:	ed93 7a04 	vldr	s14, [r3, #16]
 8002c48:	4b35      	ldr	r3, [pc, #212]	; (8002d20 <StraightLineMoveSpeedScale+0x29c>)
 8002c4a:	edd3 7a00 	vldr	s15, [r3]
 8002c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c52:	4b39      	ldr	r3, [pc, #228]	; (8002d38 <StraightLineMoveSpeedScale+0x2b4>)
 8002c54:	edc3 7a04 	vstr	s15, [r3, #16]
 8002c58:	4b33      	ldr	r3, [pc, #204]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002c60:	dc06      	bgt.n	8002c70 <StraightLineMoveSpeedScale+0x1ec>
 8002c62:	4b31      	ldr	r3, [pc, #196]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a31      	ldr	r2, [pc, #196]	; (8002d2c <StraightLineMoveSpeedScale+0x2a8>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	bfb8      	it	lt
 8002c6c:	4613      	movlt	r3, r2
 8002c6e:	e001      	b.n	8002c74 <StraightLineMoveSpeedScale+0x1f0>
 8002c70:	f44f 732f 	mov.w	r3, #700	; 0x2bc
 8002c74:	4a2c      	ldr	r2, [pc, #176]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002c76:	6013      	str	r3, [r2, #0]
 8002c78:	4b27      	ldr	r3, [pc, #156]	; (8002d18 <StraightLineMoveSpeedScale+0x294>)
 8002c7a:	f993 3000 	ldrsb.w	r3, [r3]
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	4b29      	ldr	r3, [pc, #164]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	fb12 f303 	smulbb	r3, r2, r3
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	4b27      	ldr	r3, [pc, #156]	; (8002d30 <StraightLineMoveSpeedScale+0x2ac>)
 8002c94:	801a      	strh	r2, [r3, #0]
 8002c96:	4b20      	ldr	r3, [pc, #128]	; (8002d18 <StraightLineMoveSpeedScale+0x294>)
 8002c98:	f993 3000 	ldrsb.w	r3, [r3]
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	4b22      	ldr	r3, [pc, #136]	; (8002d28 <StraightLineMoveSpeedScale+0x2a4>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	fb12 f303 	smulbb	r3, r2, r3
 8002ca8:	b29b      	uxth	r3, r3
 8002caa:	f5c3 633b 	rsb	r3, r3, #2992	; 0xbb0
 8002cae:	3308      	adds	r3, #8
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	4b20      	ldr	r3, [pc, #128]	; (8002d34 <StraightLineMoveSpeedScale+0x2b0>)
 8002cb4:	801a      	strh	r2, [r3, #0]

  __SET_MOTOR_DUTY(&htim8, newDutyL * (*speedScale), newDutyR * (*speedScale));
 8002cb6:	4b1e      	ldr	r3, [pc, #120]	; (8002d30 <StraightLineMoveSpeedScale+0x2ac>)
 8002cb8:	881b      	ldrh	r3, [r3, #0]
 8002cba:	ee07 3a90 	vmov	s15, r3
 8002cbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	edd3 7a00 	vldr	s15, [r3]
 8002cc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ccc:	4b1b      	ldr	r3, [pc, #108]	; (8002d3c <StraightLineMoveSpeedScale+0x2b8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cd4:	ee17 2a90 	vmov	r2, s15
 8002cd8:	635a      	str	r2, [r3, #52]	; 0x34
 8002cda:	4b16      	ldr	r3, [pc, #88]	; (8002d34 <StraightLineMoveSpeedScale+0x2b0>)
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	ee07 3a90 	vmov	s15, r3
 8002ce2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	edd3 7a00 	vldr	s15, [r3]
 8002cec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cf0:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <StraightLineMoveSpeedScale+0x2b8>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cf8:	ee17 2a90 	vmov	r2, s15
 8002cfc:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002cfe:	bf00      	nop
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	2000044c 	.word	0x2000044c
 8002d0c:	200001bc 	.word	0x200001bc
 8002d10:	2000044e 	.word	0x2000044e
 8002d14:	20000258 	.word	0x20000258
 8002d18:	2000013c 	.word	0x2000013c
 8002d1c:	00000000 	.word	0x00000000
 8002d20:	20000448 	.word	0x20000448
 8002d24:	20000464 	.word	0x20000464
 8002d28:	200004b4 	.word	0x200004b4
 8002d2c:	fffffd44 	.word	0xfffffd44
 8002d30:	20000450 	.word	0x20000450
 8002d34:	20000452 	.word	0x20000452
 8002d38:	2000048c 	.word	0x2000048c
 8002d3c:	20000330 	.word	0x20000330

08002d40 <RobotTurn>:

void RobotTurn(float *targetAngle)
{
 8002d40:	b5b0      	push	{r4, r5, r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af04      	add	r7, sp, #16
 8002d46:	6078      	str	r0, [r7, #4]
  angleNow = 0;
 8002d48:	4b4b      	ldr	r3, [pc, #300]	; (8002e78 <RobotTurn+0x138>)
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8002d50:	4b4a      	ldr	r3, [pc, #296]	; (8002e7c <RobotTurn+0x13c>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	801a      	strh	r2, [r3, #0]
  last_curTask_tick = HAL_GetTick();
 8002d56:	f002 fb3b 	bl	80053d0 <HAL_GetTick>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	4a48      	ldr	r2, [pc, #288]	; (8002e80 <RobotTurn+0x140>)
 8002d5e:	6013      	str	r3, [r2, #0]
  do
  {
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002d60:	f002 fb36 	bl	80053d0 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	4b46      	ldr	r3, [pc, #280]	; (8002e80 <RobotTurn+0x140>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b09      	cmp	r3, #9
 8002d6e:	d9f7      	bls.n	8002d60 <RobotTurn+0x20>
    { // sample gyro every 10ms
      __Gyro_Read_Z(&hi2c1, readGyroZData, gyroZ);
 8002d70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d74:	9302      	str	r3, [sp, #8]
 8002d76:	2302      	movs	r3, #2
 8002d78:	9301      	str	r3, [sp, #4]
 8002d7a:	4b42      	ldr	r3, [pc, #264]	; (8002e84 <RobotTurn+0x144>)
 8002d7c:	9300      	str	r3, [sp, #0]
 8002d7e:	2301      	movs	r3, #1
 8002d80:	2237      	movs	r2, #55	; 0x37
 8002d82:	21d0      	movs	r1, #208	; 0xd0
 8002d84:	4840      	ldr	r0, [pc, #256]	; (8002e88 <RobotTurn+0x148>)
 8002d86:	f003 f8bb 	bl	8005f00 <HAL_I2C_Mem_Read>
 8002d8a:	4b3e      	ldr	r3, [pc, #248]	; (8002e84 <RobotTurn+0x144>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	021b      	lsls	r3, r3, #8
 8002d90:	b21a      	sxth	r2, r3
 8002d92:	4b3c      	ldr	r3, [pc, #240]	; (8002e84 <RobotTurn+0x144>)
 8002d94:	785b      	ldrb	r3, [r3, #1]
 8002d96:	b21b      	sxth	r3, r3
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	b21a      	sxth	r2, r3
 8002d9c:	4b37      	ldr	r3, [pc, #220]	; (8002e7c <RobotTurn+0x13c>)
 8002d9e:	801a      	strh	r2, [r3, #0]
      angleNow += gyroZ / GRYO_SENSITIVITY_SCALE_FACTOR_2000DPS * 0.01;
 8002da0:	4b35      	ldr	r3, [pc, #212]	; (8002e78 <RobotTurn+0x138>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fd fbc7 	bl	8000538 <__aeabi_f2d>
 8002daa:	4604      	mov	r4, r0
 8002dac:	460d      	mov	r5, r1
 8002dae:	4b33      	ldr	r3, [pc, #204]	; (8002e7c <RobotTurn+0x13c>)
 8002db0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fd fbad 	bl	8000514 <__aeabi_i2d>
 8002dba:	a32b      	add	r3, pc, #172	; (adr r3, 8002e68 <RobotTurn+0x128>)
 8002dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc0:	f7fd fd3c 	bl	800083c <__aeabi_ddiv>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	4610      	mov	r0, r2
 8002dca:	4619      	mov	r1, r3
 8002dcc:	a328      	add	r3, pc, #160	; (adr r3, 8002e70 <RobotTurn+0x130>)
 8002dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd2:	f7fd fc09 	bl	80005e8 <__aeabi_dmul>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4620      	mov	r0, r4
 8002ddc:	4629      	mov	r1, r5
 8002dde:	f7fd fa4d 	bl	800027c <__adddf3>
 8002de2:	4602      	mov	r2, r0
 8002de4:	460b      	mov	r3, r1
 8002de6:	4610      	mov	r0, r2
 8002de8:	4619      	mov	r1, r3
 8002dea:	f7fd feb7 	bl	8000b5c <__aeabi_d2f>
 8002dee:	4603      	mov	r3, r0
 8002df0:	4a21      	ldr	r2, [pc, #132]	; (8002e78 <RobotTurn+0x138>)
 8002df2:	6013      	str	r3, [r2, #0]
      if (abs(angleNow - *targetAngle) < 0.01)
 8002df4:	4b20      	ldr	r3, [pc, #128]	; (8002e78 <RobotTurn+0x138>)
 8002df6:	ed93 7a00 	vldr	s14, [r3]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	edd3 7a00 	vldr	s15, [r3]
 8002e00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e04:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e08:	ee17 3a90 	vmov	r3, s15
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	db0d      	blt.n	8002e2c <RobotTurn+0xec>
 8002e10:	4b19      	ldr	r3, [pc, #100]	; (8002e78 <RobotTurn+0x138>)
 8002e12:	ed93 7a00 	vldr	s14, [r3]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	edd3 7a00 	vldr	s15, [r3]
 8002e1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e24:	ee17 3a90 	vmov	r3, s15
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	dd05      	ble.n	8002e38 <RobotTurn+0xf8>
        break;
      last_curTask_tick = HAL_GetTick();
 8002e2c:	f002 fad0 	bl	80053d0 <HAL_GetTick>
 8002e30:	4603      	mov	r3, r0
 8002e32:	4a13      	ldr	r2, [pc, #76]	; (8002e80 <RobotTurn+0x140>)
 8002e34:	6013      	str	r3, [r2, #0]
    if (HAL_GetTick() - last_curTask_tick >= 10)
 8002e36:	e793      	b.n	8002d60 <RobotTurn+0x20>
        break;
 8002e38:	bf00      	nop
    }
  } while (1);
  __SET_MOTOR_DUTY(&htim8, 0, 0);
 8002e3a:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <RobotTurn+0x14c>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	635a      	str	r2, [r3, #52]	; 0x34
 8002e42:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <RobotTurn+0x14c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2200      	movs	r2, #0
 8002e48:	639a      	str	r2, [r3, #56]	; 0x38
  __RESET_SERVO_TURN(&htim1);
 8002e4a:	4b11      	ldr	r3, [pc, #68]	; (8002e90 <RobotTurn+0x150>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	2291      	movs	r2, #145	; 0x91
 8002e50:	641a      	str	r2, [r3, #64]	; 0x40
 8002e52:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002e56:	f002 fac7 	bl	80053e8 <HAL_Delay>
}
 8002e5a:	bf00      	nop
 8002e5c:	3708      	adds	r7, #8
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bdb0      	pop	{r4, r5, r7, pc}
 8002e62:	bf00      	nop
 8002e64:	f3af 8000 	nop.w
 8002e68:	66666666 	.word	0x66666666
 8002e6c:	40306666 	.word	0x40306666
 8002e70:	47ae147b 	.word	0x47ae147b
 8002e74:	3f847ae1 	.word	0x3f847ae1
 8002e78:	20000448 	.word	0x20000448
 8002e7c:	2000044e 	.word	0x2000044e
 8002e80:	20000454 	.word	0x20000454
 8002e84:	2000044c 	.word	0x2000044c
 8002e88:	200001bc 	.word	0x200001bc
 8002e8c:	20000330 	.word	0x20000330
 8002e90:	20000210 	.word	0x20000210
 8002e94:	00000000 	.word	0x00000000

08002e98 <RobotMoveDistObstacle>:

// RobotMoveDistObstacle must be called within a task(eg. runFastestPath) and not within an interrupt(eg. UART, EXTI)
// else osDelay won't work and TRI's timer interrupt can't be given chance to update obsDist_US
void RobotMoveDistObstacle(float *targetDist, const uint8_t speedMode)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	70fb      	strb	r3, [r7, #3]
  angleNow = 0;
 8002ea4:	4b9c      	ldr	r3, [pc, #624]	; (8003118 <RobotMoveDistObstacle+0x280>)
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	601a      	str	r2, [r3, #0]
  gyroZ = 0;
 8002eac:	4b9b      	ldr	r3, [pc, #620]	; (800311c <RobotMoveDistObstacle+0x284>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	801a      	strh	r2, [r3, #0]
  PIDConfigReset(&pidTSlow);
 8002eb2:	489b      	ldr	r0, [pc, #620]	; (8003120 <RobotMoveDistObstacle+0x288>)
 8002eb4:	f7ff fa45 	bl	8002342 <PIDConfigReset>
  PIDConfigReset(&pidSlow);
 8002eb8:	489a      	ldr	r0, [pc, #616]	; (8003124 <RobotMoveDistObstacle+0x28c>)
 8002eba:	f7ff fa42 	bl	8002342 <PIDConfigReset>
  PIDConfigReset(&pidFast);
 8002ebe:	489a      	ldr	r0, [pc, #616]	; (8003128 <RobotMoveDistObstacle+0x290>)
 8002ec0:	f7ff fa3f 	bl	8002342 <PIDConfigReset>
  obsDist_US = 1000;
 8002ec4:	4b99      	ldr	r3, [pc, #612]	; (800312c <RobotMoveDistObstacle+0x294>)
 8002ec6:	4a9a      	ldr	r2, [pc, #616]	; (8003130 <RobotMoveDistObstacle+0x298>)
 8002ec8:	601a      	str	r2, [r3, #0]
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8002eca:	2104      	movs	r1, #4
 8002ecc:	4899      	ldr	r0, [pc, #612]	; (8003134 <RobotMoveDistObstacle+0x29c>)
 8002ece:	f004 fcef 	bl	80078b0 <HAL_TIM_IC_Start_IT>
  last_curTask_tick = HAL_GetTick();
 8002ed2:	f002 fa7d 	bl	80053d0 <HAL_GetTick>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	4a97      	ldr	r2, [pc, #604]	; (8003138 <RobotMoveDistObstacle+0x2a0>)
 8002eda:	6013      	str	r3, [r2, #0]
    // HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_SET);   // pull the TRIG pin HIGH
    // __delay_us(&htim6, 10);                                            // wait for 10us
    // HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET); // pull the TRIG pin low
    // __HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);

    HCSR04_Read();
 8002edc:	f7ff fa44 	bl	8002368 <HCSR04_Read>

    osDelay(10); // give timer interrupt chance to update obsDist_US value
 8002ee0:	200a      	movs	r0, #10
 8002ee2:	f007 fa33 	bl	800a34c <osDelay>
    if (abs(*targetDist - obsDist_US) < 0.1)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	ed93 7a00 	vldr	s14, [r3]
 8002eec:	4b8f      	ldr	r3, [pc, #572]	; (800312c <RobotMoveDistObstacle+0x294>)
 8002eee:	edd3 7a00 	vldr	s15, [r3]
 8002ef2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ef6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002efa:	ee17 3a90 	vmov	r3, s15
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	db0e      	blt.n	8002f20 <RobotMoveDistObstacle+0x88>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	ed93 7a00 	vldr	s14, [r3]
 8002f08:	4b88      	ldr	r3, [pc, #544]	; (800312c <RobotMoveDistObstacle+0x294>)
 8002f0a:	edd3 7a00 	vldr	s15, [r3]
 8002f0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f16:	ee17 3a90 	vmov	r3, s15
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f340 80e6 	ble.w	80030ec <RobotMoveDistObstacle+0x254>
      break;
    __SET_MOTOR_DIRECTION(obsDist_US >= *targetDist);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	ed93 7a00 	vldr	s14, [r3]
 8002f26:	4b81      	ldr	r3, [pc, #516]	; (800312c <RobotMoveDistObstacle+0x294>)
 8002f28:	edd3 7a00 	vldr	s15, [r3]
 8002f2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f34:	bf94      	ite	ls
 8002f36:	2301      	movls	r3, #1
 8002f38:	2300      	movhi	r3, #0
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	f083 0301 	eor.w	r3, r3, #1
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	461a      	mov	r2, r3
 8002f46:	2104      	movs	r1, #4
 8002f48:	487c      	ldr	r0, [pc, #496]	; (800313c <RobotMoveDistObstacle+0x2a4>)
 8002f4a:	f002 fd81 	bl	8005a50 <HAL_GPIO_WritePin>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	ed93 7a00 	vldr	s14, [r3]
 8002f54:	4b75      	ldr	r3, [pc, #468]	; (800312c <RobotMoveDistObstacle+0x294>)
 8002f56:	edd3 7a00 	vldr	s15, [r3]
 8002f5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f62:	bf94      	ite	ls
 8002f64:	2301      	movls	r3, #1
 8002f66:	2300      	movhi	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	2108      	movs	r1, #8
 8002f6e:	4873      	ldr	r0, [pc, #460]	; (800313c <RobotMoveDistObstacle+0x2a4>)
 8002f70:	f002 fd6e 	bl	8005a50 <HAL_GPIO_WritePin>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	ed93 7a00 	vldr	s14, [r3]
 8002f7a:	4b6c      	ldr	r3, [pc, #432]	; (800312c <RobotMoveDistObstacle+0x294>)
 8002f7c:	edd3 7a00 	vldr	s15, [r3]
 8002f80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f88:	bf94      	ite	ls
 8002f8a:	2301      	movls	r3, #1
 8002f8c:	2300      	movhi	r3, #0
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	f083 0301 	eor.w	r3, r3, #1
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	461a      	mov	r2, r3
 8002f9a:	2120      	movs	r1, #32
 8002f9c:	4867      	ldr	r0, [pc, #412]	; (800313c <RobotMoveDistObstacle+0x2a4>)
 8002f9e:	f002 fd57 	bl	8005a50 <HAL_GPIO_WritePin>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	ed93 7a00 	vldr	s14, [r3]
 8002fa8:	4b60      	ldr	r3, [pc, #384]	; (800312c <RobotMoveDistObstacle+0x294>)
 8002faa:	edd3 7a00 	vldr	s15, [r3]
 8002fae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fb6:	bf94      	ite	ls
 8002fb8:	2301      	movls	r3, #1
 8002fba:	2300      	movhi	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	2110      	movs	r1, #16
 8002fc2:	485e      	ldr	r0, [pc, #376]	; (800313c <RobotMoveDistObstacle+0x2a4>)
 8002fc4:	f002 fd44 	bl	8005a50 <HAL_GPIO_WritePin>
    if (HAL_GetTick() - last_curTask_tick >= 20)
 8002fc8:	f002 fa02 	bl	80053d0 <HAL_GetTick>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	4b5a      	ldr	r3, [pc, #360]	; (8003138 <RobotMoveDistObstacle+0x2a0>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b13      	cmp	r3, #19
 8002fd6:	d981      	bls.n	8002edc <RobotMoveDistObstacle+0x44>
    {
      //		  speedScale = 1;
      if (speedMode == SPEED_MODE_1)
 8002fd8:	78fb      	ldrb	r3, [r7, #3]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d13f      	bne.n	800305e <RobotMoveDistObstacle+0x1c6>
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 8002fde:	4b53      	ldr	r3, [pc, #332]	; (800312c <RobotMoveDistObstacle+0x294>)
 8002fe0:	ed93 7a00 	vldr	s14, [r3]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	edd3 7a00 	vldr	s15, [r3]
 8002fea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ff2:	ee17 3a90 	vmov	r3, s15
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	bfb8      	it	lt
 8002ffa:	425b      	neglt	r3, r3
 8002ffc:	4a50      	ldr	r2, [pc, #320]	; (8003140 <RobotMoveDistObstacle+0x2a8>)
 8002ffe:	fb82 1203 	smull	r1, r2, r2, r3
 8003002:	441a      	add	r2, r3
 8003004:	10d2      	asrs	r2, r2, #3
 8003006:	17db      	asrs	r3, r3, #31
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	ee07 3a90 	vmov	s15, r3
 800300e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003012:	4b4c      	ldr	r3, [pc, #304]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 8003014:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.75 ? 0.75 : speedScale);
 8003018:	4b4a      	ldr	r3, [pc, #296]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 800301a:	edd3 7a00 	vldr	s15, [r3]
 800301e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003022:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800302a:	dd02      	ble.n	8003032 <RobotMoveDistObstacle+0x19a>
 800302c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003030:	e00e      	b.n	8003050 <RobotMoveDistObstacle+0x1b8>
 8003032:	4b44      	ldr	r3, [pc, #272]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 8003034:	edd3 7a00 	vldr	s15, [r3]
 8003038:	eeb6 7a08 	vmov.f32	s14, #104	; 0x3f400000  0.750
 800303c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003044:	d502      	bpl.n	800304c <RobotMoveDistObstacle+0x1b4>
 8003046:	f04f 537d 	mov.w	r3, #1061158912	; 0x3f400000
 800304a:	e001      	b.n	8003050 <RobotMoveDistObstacle+0x1b8>
 800304c:	4b3d      	ldr	r3, [pc, #244]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a3c      	ldr	r2, [pc, #240]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 8003052:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_1, &speedScale);
 8003054:	493b      	ldr	r1, [pc, #236]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 8003056:	2001      	movs	r0, #1
 8003058:	f7ff fd14 	bl	8002a84 <StraightLineMoveSpeedScale>
 800305c:	e040      	b.n	80030e0 <RobotMoveDistObstacle+0x248>
      }
      else
      {
        speedScale = abs(obsDist_US - *targetDist) / 15; // slow down at 15cm
 800305e:	4b33      	ldr	r3, [pc, #204]	; (800312c <RobotMoveDistObstacle+0x294>)
 8003060:	ed93 7a00 	vldr	s14, [r3]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	edd3 7a00 	vldr	s15, [r3]
 800306a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800306e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003072:	ee17 3a90 	vmov	r3, s15
 8003076:	2b00      	cmp	r3, #0
 8003078:	bfb8      	it	lt
 800307a:	425b      	neglt	r3, r3
 800307c:	4a30      	ldr	r2, [pc, #192]	; (8003140 <RobotMoveDistObstacle+0x2a8>)
 800307e:	fb82 1203 	smull	r1, r2, r2, r3
 8003082:	441a      	add	r2, r3
 8003084:	10d2      	asrs	r2, r2, #3
 8003086:	17db      	asrs	r3, r3, #31
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	ee07 3a90 	vmov	s15, r3
 800308e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003092:	4b2c      	ldr	r3, [pc, #176]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 8003094:	edc3 7a00 	vstr	s15, [r3]
        speedScale = speedScale > 1 ? 1 : (speedScale < 0.4 ? 0.4 : speedScale);
 8003098:	4b2a      	ldr	r3, [pc, #168]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 800309a:	edd3 7a00 	vldr	s15, [r3]
 800309e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80030a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030aa:	dd02      	ble.n	80030b2 <RobotMoveDistObstacle+0x21a>
 80030ac:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80030b0:	e010      	b.n	80030d4 <RobotMoveDistObstacle+0x23c>
 80030b2:	4b24      	ldr	r3, [pc, #144]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7fd fa3e 	bl	8000538 <__aeabi_f2d>
 80030bc:	a314      	add	r3, pc, #80	; (adr r3, 8003110 <RobotMoveDistObstacle+0x278>)
 80030be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c2:	f7fd fd03 	bl	8000acc <__aeabi_dcmplt>
 80030c6:	4603      	mov	r3, r0
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <RobotMoveDistObstacle+0x238>
 80030cc:	4b1e      	ldr	r3, [pc, #120]	; (8003148 <RobotMoveDistObstacle+0x2b0>)
 80030ce:	e001      	b.n	80030d4 <RobotMoveDistObstacle+0x23c>
 80030d0:	4b1c      	ldr	r3, [pc, #112]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a1b      	ldr	r2, [pc, #108]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 80030d6:	6013      	str	r3, [r2, #0]
        StraightLineMoveSpeedScale(SPEED_MODE_2, &speedScale);
 80030d8:	491a      	ldr	r1, [pc, #104]	; (8003144 <RobotMoveDistObstacle+0x2ac>)
 80030da:	2002      	movs	r0, #2
 80030dc:	f7ff fcd2 	bl	8002a84 <StraightLineMoveSpeedScale>
      }

      last_curTask_tick = HAL_GetTick();
 80030e0:	f002 f976 	bl	80053d0 <HAL_GetTick>
 80030e4:	4603      	mov	r3, r0
 80030e6:	4a14      	ldr	r2, [pc, #80]	; (8003138 <RobotMoveDistObstacle+0x2a0>)
 80030e8:	6013      	str	r3, [r2, #0]
    HCSR04_Read();
 80030ea:	e6f7      	b.n	8002edc <RobotMoveDistObstacle+0x44>
      break;
 80030ec:	bf00      	nop
    }

  } while (1);

  __SET_MOTOR_DUTY(&htim8, 0, 0);
 80030ee:	4b17      	ldr	r3, [pc, #92]	; (800314c <RobotMoveDistObstacle+0x2b4>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2200      	movs	r2, #0
 80030f4:	635a      	str	r2, [r3, #52]	; 0x34
 80030f6:	4b15      	ldr	r3, [pc, #84]	; (800314c <RobotMoveDistObstacle+0x2b4>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2200      	movs	r2, #0
 80030fc:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_2);
 80030fe:	2104      	movs	r1, #4
 8003100:	480c      	ldr	r0, [pc, #48]	; (8003134 <RobotMoveDistObstacle+0x29c>)
 8003102:	f004 fcfd 	bl	8007b00 <HAL_TIM_IC_Stop_IT>
}
 8003106:	bf00      	nop
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	9999999a 	.word	0x9999999a
 8003114:	3fd99999 	.word	0x3fd99999
 8003118:	20000448 	.word	0x20000448
 800311c:	2000044e 	.word	0x2000044e
 8003120:	20000478 	.word	0x20000478
 8003124:	20000464 	.word	0x20000464
 8003128:	2000048c 	.word	0x2000048c
 800312c:	200004a0 	.word	0x200004a0
 8003130:	447a0000 	.word	0x447a0000
 8003134:	200002a0 	.word	0x200002a0
 8003138:	20000454 	.word	0x20000454
 800313c:	40020000 	.word	0x40020000
 8003140:	88888889 	.word	0x88888889
 8003144:	20000138 	.word	0x20000138
 8003148:	3ecccccd 	.word	0x3ecccccd
 800314c:	20000330 	.word	0x20000330

08003150 <runEncoder>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_runEncoder */
void runEncoder(void *argument)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  // dir = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2);

  // /* Infinite loop */
  for (;;)
  {
    osDelay(100);
 8003158:	2064      	movs	r0, #100	; 0x64
 800315a:	f007 f8f7 	bl	800a34c <osDelay>
 800315e:	e7fb      	b.n	8003158 <runEncoder+0x8>

08003160 <runOledTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runOledTask */
void runOledTask(void *argument)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
    //  OLED_ShowString(0, 40, (char *)ch);

    // uart received cmd
    // __ACK_TASK_DONE(&huart3, rxMsg);
    // HAL_UART_Transmit(&huart3, aRxBuffer, RX_BUFFER_SIZE, 0xFFFF);
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 8003168:	4a05      	ldr	r2, [pc, #20]	; (8003180 <runOledTask+0x20>)
 800316a:	2128      	movs	r1, #40	; 0x28
 800316c:	2000      	movs	r0, #0
 800316e:	f009 ffd9 	bl	800d124 <OLED_ShowString>

    // HCSR04_Read();
    // OLED_ShowNumber(0, 0, obsDist_US, 5, 12);

    OLED_Refresh_Gram();
 8003172:	f009 fe63 	bl	800ce3c <OLED_Refresh_Gram>
    osDelay(100);
 8003176:	2064      	movs	r0, #100	; 0x64
 8003178:	f007 f8e8 	bl	800a34c <osDelay>
    OLED_ShowString(0, 40, (char *)aRxBuffer);
 800317c:	e7f4      	b.n	8003168 <runOledTask+0x8>
 800317e:	bf00      	nop
 8003180:	200003ec 	.word	0x200003ec

08003184 <runFWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFWTask */
void runFWTask(void *argument)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFWTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_FORWARD)
 800318c:	4b71      	ldr	r3, [pc, #452]	; (8003354 <runFWTask+0x1d0>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d004      	beq.n	800319e <runFWTask+0x1a>
      osDelay(1000);
 8003194:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003198:	f007 f8d8 	bl	800a34c <osDelay>
 800319c:	e7f6      	b.n	800318c <runFWTask+0x8>
    else
    {
      targetDist = 0;
 800319e:	4b6e      	ldr	r3, [pc, #440]	; (8003358 <runFWTask+0x1d4>)
 80031a0:	f04f 0200 	mov.w	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]
      targetDistTick = 0;
 80031a6:	4b6d      	ldr	r3, [pc, #436]	; (800335c <runFWTask+0x1d8>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	801a      	strh	r2, [r3, #0]
      if (manualMode)
 80031ac:	4b6c      	ldr	r3, [pc, #432]	; (8003360 <runFWTask+0x1dc>)
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d061      	beq.n	8003278 <runFWTask+0xf4>
      {

        angleNow = 0;
 80031b4:	4b6b      	ldr	r3, [pc, #428]	; (8003364 <runFWTask+0x1e0>)
 80031b6:	f04f 0200 	mov.w	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 80031bc:	4b6a      	ldr	r3, [pc, #424]	; (8003368 <runFWTask+0x1e4>)
 80031be:	2200      	movs	r2, #0
 80031c0:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 80031c2:	486a      	ldr	r0, [pc, #424]	; (800336c <runFWTask+0x1e8>)
 80031c4:	f7ff f8bd 	bl	8002342 <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 80031c8:	4869      	ldr	r0, [pc, #420]	; (8003370 <runFWTask+0x1ec>)
 80031ca:	f7ff f8ba 	bl	8002342 <PIDConfigReset>
        PIDConfigReset(&pidFast);
 80031ce:	4869      	ldr	r0, [pc, #420]	; (8003374 <runFWTask+0x1f0>)
 80031d0:	f7ff f8b7 	bl	8002342 <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_FORWARD);
 80031d4:	2200      	movs	r2, #0
 80031d6:	2104      	movs	r1, #4
 80031d8:	4867      	ldr	r0, [pc, #412]	; (8003378 <runFWTask+0x1f4>)
 80031da:	f002 fc39 	bl	8005a50 <HAL_GPIO_WritePin>
 80031de:	2201      	movs	r2, #1
 80031e0:	2108      	movs	r1, #8
 80031e2:	4865      	ldr	r0, [pc, #404]	; (8003378 <runFWTask+0x1f4>)
 80031e4:	f002 fc34 	bl	8005a50 <HAL_GPIO_WritePin>
 80031e8:	2200      	movs	r2, #0
 80031ea:	2120      	movs	r1, #32
 80031ec:	4862      	ldr	r0, [pc, #392]	; (8003378 <runFWTask+0x1f4>)
 80031ee:	f002 fc2f 	bl	8005a50 <HAL_GPIO_WritePin>
 80031f2:	2201      	movs	r2, #1
 80031f4:	2110      	movs	r1, #16
 80031f6:	4860      	ldr	r0, [pc, #384]	; (8003378 <runFWTask+0x1f4>)
 80031f8:	f002 fc2a 	bl	8005a50 <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 80031fc:	4b5f      	ldr	r3, [pc, #380]	; (800337c <runFWTask+0x1f8>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2200      	movs	r2, #0
 8003202:	635a      	str	r2, [r3, #52]	; 0x34
 8003204:	4b5d      	ldr	r3, [pc, #372]	; (800337c <runFWTask+0x1f8>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2200      	movs	r2, #0
 800320a:	639a      	str	r2, [r3, #56]	; 0x38
 800320c:	4b51      	ldr	r3, [pc, #324]	; (8003354 <runFWTask+0x1d0>)
 800320e:	781a      	ldrb	r2, [r3, #0]
 8003210:	4b5b      	ldr	r3, [pc, #364]	; (8003380 <runFWTask+0x1fc>)
 8003212:	701a      	strb	r2, [r3, #0]
 8003214:	4b4f      	ldr	r3, [pc, #316]	; (8003354 <runFWTask+0x1d0>)
 8003216:	220b      	movs	r2, #11
 8003218:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 800321a:	4b5a      	ldr	r3, [pc, #360]	; (8003384 <runFWTask+0x200>)
 800321c:	2200      	movs	r2, #0
 800321e:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 8003220:	4b59      	ldr	r3, [pc, #356]	; (8003388 <runFWTask+0x204>)
 8003222:	2264      	movs	r2, #100	; 0x64
 8003224:	701a      	strb	r2, [r3, #0]
 8003226:	4b58      	ldr	r3, [pc, #352]	; (8003388 <runFWTask+0x204>)
 8003228:	2200      	movs	r2, #0
 800322a:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 800322c:	4a57      	ldr	r2, [pc, #348]	; (800338c <runFWTask+0x208>)
 800322e:	210f      	movs	r1, #15
 8003230:	4857      	ldr	r0, [pc, #348]	; (8003390 <runFWTask+0x20c>)
 8003232:	f00a f835 	bl	800d2a0 <sniprintf>
 8003236:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800323a:	2206      	movs	r2, #6
 800323c:	4955      	ldr	r1, [pc, #340]	; (8003394 <runFWTask+0x210>)
 800323e:	4856      	ldr	r0, [pc, #344]	; (8003398 <runFWTask+0x214>)
 8003240:	f005 ff39 	bl	80090b6 <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 8003244:	f002 f8c4 	bl	80053d0 <HAL_GetTick>
 8003248:	4603      	mov	r3, r0
 800324a:	4a54      	ldr	r2, [pc, #336]	; (800339c <runFWTask+0x218>)
 800324c:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 800324e:	4b44      	ldr	r3, [pc, #272]	; (8003360 <runFWTask+0x1dc>)
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d07b      	beq.n	800334e <runFWTask+0x1ca>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 8003256:	f002 f8bb 	bl	80053d0 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	4b4f      	ldr	r3, [pc, #316]	; (800339c <runFWTask+0x218>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b09      	cmp	r3, #9
 8003264:	d9f3      	bls.n	800324e <runFWTask+0xca>
          {

            StraightLineMove(SPEED_MODE_T);
 8003266:	2000      	movs	r0, #0
 8003268:	f7ff f8be 	bl	80023e8 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 800326c:	f002 f8b0 	bl	80053d0 <HAL_GetTick>
 8003270:	4603      	mov	r3, r0
 8003272:	4a4a      	ldr	r2, [pc, #296]	; (800339c <runFWTask+0x218>)
 8003274:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 8003276:	e7ea      	b.n	800324e <runFWTask+0xca>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 8003278:	4b43      	ldr	r3, [pc, #268]	; (8003388 <runFWTask+0x204>)
 800327a:	885b      	ldrh	r3, [r3, #2]
 800327c:	ee07 3a90 	vmov	s15, r3
 8003280:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003284:	4b34      	ldr	r3, [pc, #208]	; (8003358 <runFWTask+0x1d4>)
 8003286:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 15, move mode must be forced to SLOW
        if (targetDist <= 15)
 800328a:	4b33      	ldr	r3, [pc, #204]	; (8003358 <runFWTask+0x1d4>)
 800328c:	edd3 7a00 	vldr	s15, [r3]
 8003290:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8003294:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800329c:	d802      	bhi.n	80032a4 <runFWTask+0x120>
          moveMode = SLOW;
 800329e:	4b40      	ldr	r3, [pc, #256]	; (80033a0 <runFWTask+0x21c>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	701a      	strb	r2, [r3, #0]

        if (moveMode == SLOW)
 80032a4:	4b3e      	ldr	r3, [pc, #248]	; (80033a0 <runFWTask+0x21c>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d105      	bne.n	80032b8 <runFWTask+0x134>
        {
          // HAL_UART_Transmit(&huart3, (uint8_t *)("FW10\r\n"), 6, 0xFFFF);
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_1);
 80032ac:	2201      	movs	r2, #1
 80032ae:	2101      	movs	r1, #1
 80032b0:	4829      	ldr	r0, [pc, #164]	; (8003358 <runFWTask+0x1d4>)
 80032b2:	f7ff fa51 	bl	8002758 <RobotMoveDist>
 80032b6:	e004      	b.n	80032c2 <runFWTask+0x13e>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_2);
 80032b8:	2202      	movs	r2, #2
 80032ba:	2101      	movs	r1, #1
 80032bc:	4826      	ldr	r0, [pc, #152]	; (8003358 <runFWTask+0x1d4>)
 80032be:	f7ff fa4b 	bl	8002758 <RobotMoveDist>
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 80032c2:	4b2e      	ldr	r3, [pc, #184]	; (800337c <runFWTask+0x1f8>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2200      	movs	r2, #0
 80032c8:	635a      	str	r2, [r3, #52]	; 0x34
 80032ca:	4b2c      	ldr	r3, [pc, #176]	; (800337c <runFWTask+0x1f8>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2200      	movs	r2, #0
 80032d0:	639a      	str	r2, [r3, #56]	; 0x38
 80032d2:	4b20      	ldr	r3, [pc, #128]	; (8003354 <runFWTask+0x1d0>)
 80032d4:	781a      	ldrb	r2, [r3, #0]
 80032d6:	4b2a      	ldr	r3, [pc, #168]	; (8003380 <runFWTask+0x1fc>)
 80032d8:	701a      	strb	r2, [r3, #0]
 80032da:	4b1e      	ldr	r3, [pc, #120]	; (8003354 <runFWTask+0x1d0>)
 80032dc:	220b      	movs	r2, #11
 80032de:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 80032e0:	4b28      	ldr	r3, [pc, #160]	; (8003384 <runFWTask+0x200>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80032e6:	4b2f      	ldr	r3, [pc, #188]	; (80033a4 <runFWTask+0x220>)
 80032e8:	781a      	ldrb	r2, [r3, #0]
 80032ea:	4b2e      	ldr	r3, [pc, #184]	; (80033a4 <runFWTask+0x220>)
 80032ec:	785b      	ldrb	r3, [r3, #1]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d112      	bne.n	8003318 <runFWTask+0x194>
        {
          __CLEAR_CURCMD(curCmd);
 80032f2:	4b25      	ldr	r3, [pc, #148]	; (8003388 <runFWTask+0x204>)
 80032f4:	2264      	movs	r2, #100	; 0x64
 80032f6:	701a      	strb	r2, [r3, #0]
 80032f8:	4b23      	ldr	r3, [pc, #140]	; (8003388 <runFWTask+0x204>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 80032fe:	4a23      	ldr	r2, [pc, #140]	; (800338c <runFWTask+0x208>)
 8003300:	210f      	movs	r1, #15
 8003302:	4823      	ldr	r0, [pc, #140]	; (8003390 <runFWTask+0x20c>)
 8003304:	f009 ffcc 	bl	800d2a0 <sniprintf>
 8003308:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800330c:	2206      	movs	r2, #6
 800330e:	4921      	ldr	r1, [pc, #132]	; (8003394 <runFWTask+0x210>)
 8003310:	4821      	ldr	r0, [pc, #132]	; (8003398 <runFWTask+0x214>)
 8003312:	f005 fed0 	bl	80090b6 <HAL_UART_Transmit>
 8003316:	e739      	b.n	800318c <runFWTask+0x8>
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003318:	4b22      	ldr	r3, [pc, #136]	; (80033a4 <runFWTask+0x220>)
 800331a:	785b      	ldrb	r3, [r3, #1]
 800331c:	4a1a      	ldr	r2, [pc, #104]	; (8003388 <runFWTask+0x204>)
 800331e:	4921      	ldr	r1, [pc, #132]	; (80033a4 <runFWTask+0x220>)
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	440b      	add	r3, r1
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	6013      	str	r3, [r2, #0]
 8003328:	4b1e      	ldr	r3, [pc, #120]	; (80033a4 <runFWTask+0x220>)
 800332a:	785b      	ldrb	r3, [r3, #1]
 800332c:	3301      	adds	r3, #1
 800332e:	4a1d      	ldr	r2, [pc, #116]	; (80033a4 <runFWTask+0x220>)
 8003330:	7892      	ldrb	r2, [r2, #2]
 8003332:	fb93 f1f2 	sdiv	r1, r3, r2
 8003336:	fb01 f202 	mul.w	r2, r1, r2
 800333a:	1a9b      	subs	r3, r3, r2
 800333c:	b2da      	uxtb	r2, r3
 800333e:	4b19      	ldr	r3, [pc, #100]	; (80033a4 <runFWTask+0x220>)
 8003340:	705a      	strb	r2, [r3, #1]
 8003342:	4a19      	ldr	r2, [pc, #100]	; (80033a8 <runFWTask+0x224>)
 8003344:	210f      	movs	r1, #15
 8003346:	4812      	ldr	r0, [pc, #72]	; (8003390 <runFWTask+0x20c>)
 8003348:	f009 ffaa 	bl	800d2a0 <sniprintf>
 800334c:	e71e      	b.n	800318c <runFWTask+0x8>
            break;
 800334e:	bf00      	nop
    if (curTask != TASK_MOVE_FORWARD)
 8003350:	e71c      	b.n	800318c <runFWTask+0x8>
 8003352:	bf00      	nop
 8003354:	20000134 	.word	0x20000134
 8003358:	20000458 	.word	0x20000458
 800335c:	2000045e 	.word	0x2000045e
 8003360:	20000440 	.word	0x20000440
 8003364:	20000448 	.word	0x20000448
 8003368:	2000044e 	.word	0x2000044e
 800336c:	20000478 	.word	0x20000478
 8003370:	20000464 	.word	0x20000464
 8003374:	2000048c 	.word	0x2000048c
 8003378:	40020000 	.word	0x40020000
 800337c:	20000330 	.word	0x20000330
 8003380:	20000135 	.word	0x20000135
 8003384:	200004b0 	.word	0x200004b0
 8003388:	2000042c 	.word	0x2000042c
 800338c:	0800dca0 	.word	0x0800dca0
 8003390:	20000430 	.word	0x20000430
 8003394:	0800dca8 	.word	0x0800dca8
 8003398:	20000378 	.word	0x20000378
 800339c:	20000454 	.word	0x20000454
 80033a0:	20000136 	.word	0x20000136
 80033a4:	200003f8 	.word	0x200003f8
 80033a8:	0800dcb0 	.word	0x0800dcb0

080033ac <runBWTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBWTask */
void runBWTask(void *argument)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBWTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_BACKWARD)
 80033b4:	4b71      	ldr	r3, [pc, #452]	; (800357c <runBWTask+0x1d0>)
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d004      	beq.n	80033c6 <runBWTask+0x1a>
      osDelay(1000);
 80033bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80033c0:	f006 ffc4 	bl	800a34c <osDelay>
 80033c4:	e7f6      	b.n	80033b4 <runBWTask+0x8>
    else
    {
      targetDist = 0;
 80033c6:	4b6e      	ldr	r3, [pc, #440]	; (8003580 <runBWTask+0x1d4>)
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	601a      	str	r2, [r3, #0]
      targetDistTick = 0;
 80033ce:	4b6d      	ldr	r3, [pc, #436]	; (8003584 <runBWTask+0x1d8>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	801a      	strh	r2, [r3, #0]
      if (manualMode)
 80033d4:	4b6c      	ldr	r3, [pc, #432]	; (8003588 <runBWTask+0x1dc>)
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d061      	beq.n	80034a0 <runBWTask+0xf4>
      {

        angleNow = 0;
 80033dc:	4b6b      	ldr	r3, [pc, #428]	; (800358c <runBWTask+0x1e0>)
 80033de:	f04f 0200 	mov.w	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
        gyroZ = 0; // reset angle for PID
 80033e4:	4b6a      	ldr	r3, [pc, #424]	; (8003590 <runBWTask+0x1e4>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	801a      	strh	r2, [r3, #0]
        PIDConfigReset(&pidTSlow);
 80033ea:	486a      	ldr	r0, [pc, #424]	; (8003594 <runBWTask+0x1e8>)
 80033ec:	f7fe ffa9 	bl	8002342 <PIDConfigReset>
        PIDConfigReset(&pidSlow);
 80033f0:	4869      	ldr	r0, [pc, #420]	; (8003598 <runBWTask+0x1ec>)
 80033f2:	f7fe ffa6 	bl	8002342 <PIDConfigReset>
        PIDConfigReset(&pidFast);
 80033f6:	4869      	ldr	r0, [pc, #420]	; (800359c <runBWTask+0x1f0>)
 80033f8:	f7fe ffa3 	bl	8002342 <PIDConfigReset>

        __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 80033fc:	2201      	movs	r2, #1
 80033fe:	2104      	movs	r1, #4
 8003400:	4867      	ldr	r0, [pc, #412]	; (80035a0 <runBWTask+0x1f4>)
 8003402:	f002 fb25 	bl	8005a50 <HAL_GPIO_WritePin>
 8003406:	2200      	movs	r2, #0
 8003408:	2108      	movs	r1, #8
 800340a:	4865      	ldr	r0, [pc, #404]	; (80035a0 <runBWTask+0x1f4>)
 800340c:	f002 fb20 	bl	8005a50 <HAL_GPIO_WritePin>
 8003410:	2201      	movs	r2, #1
 8003412:	2120      	movs	r1, #32
 8003414:	4862      	ldr	r0, [pc, #392]	; (80035a0 <runBWTask+0x1f4>)
 8003416:	f002 fb1b 	bl	8005a50 <HAL_GPIO_WritePin>
 800341a:	2200      	movs	r2, #0
 800341c:	2110      	movs	r1, #16
 800341e:	4860      	ldr	r0, [pc, #384]	; (80035a0 <runBWTask+0x1f4>)
 8003420:	f002 fb16 	bl	8005a50 <HAL_GPIO_WritePin>

        __ON_TASK_END(&htim8, prevTask, curTask);
 8003424:	4b5f      	ldr	r3, [pc, #380]	; (80035a4 <runBWTask+0x1f8>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2200      	movs	r2, #0
 800342a:	635a      	str	r2, [r3, #52]	; 0x34
 800342c:	4b5d      	ldr	r3, [pc, #372]	; (80035a4 <runBWTask+0x1f8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2200      	movs	r2, #0
 8003432:	639a      	str	r2, [r3, #56]	; 0x38
 8003434:	4b51      	ldr	r3, [pc, #324]	; (800357c <runBWTask+0x1d0>)
 8003436:	781a      	ldrb	r2, [r3, #0]
 8003438:	4b5b      	ldr	r3, [pc, #364]	; (80035a8 <runBWTask+0x1fc>)
 800343a:	701a      	strb	r2, [r3, #0]
 800343c:	4b4f      	ldr	r3, [pc, #316]	; (800357c <runBWTask+0x1d0>)
 800343e:	220b      	movs	r2, #11
 8003440:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8003442:	4b5a      	ldr	r3, [pc, #360]	; (80035ac <runBWTask+0x200>)
 8003444:	2200      	movs	r2, #0
 8003446:	601a      	str	r2, [r3, #0]

        __CLEAR_CURCMD(curCmd);
 8003448:	4b59      	ldr	r3, [pc, #356]	; (80035b0 <runBWTask+0x204>)
 800344a:	2264      	movs	r2, #100	; 0x64
 800344c:	701a      	strb	r2, [r3, #0]
 800344e:	4b58      	ldr	r3, [pc, #352]	; (80035b0 <runBWTask+0x204>)
 8003450:	2200      	movs	r2, #0
 8003452:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003454:	4a57      	ldr	r2, [pc, #348]	; (80035b4 <runBWTask+0x208>)
 8003456:	210f      	movs	r1, #15
 8003458:	4857      	ldr	r0, [pc, #348]	; (80035b8 <runBWTask+0x20c>)
 800345a:	f009 ff21 	bl	800d2a0 <sniprintf>
 800345e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003462:	2206      	movs	r2, #6
 8003464:	4955      	ldr	r1, [pc, #340]	; (80035bc <runBWTask+0x210>)
 8003466:	4856      	ldr	r0, [pc, #344]	; (80035c0 <runBWTask+0x214>)
 8003468:	f005 fe25 	bl	80090b6 <HAL_UART_Transmit>

        last_curTask_tick = HAL_GetTick();
 800346c:	f001 ffb0 	bl	80053d0 <HAL_GetTick>
 8003470:	4603      	mov	r3, r0
 8003472:	4a54      	ldr	r2, [pc, #336]	; (80035c4 <runBWTask+0x218>)
 8003474:	6013      	str	r3, [r2, #0]
        do
        {
          if (!manualMode)
 8003476:	4b44      	ldr	r3, [pc, #272]	; (8003588 <runBWTask+0x1dc>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d07b      	beq.n	8003576 <runBWTask+0x1ca>
            break;
          if (HAL_GetTick() - last_curTask_tick >= 10)
 800347e:	f001 ffa7 	bl	80053d0 <HAL_GetTick>
 8003482:	4602      	mov	r2, r0
 8003484:	4b4f      	ldr	r3, [pc, #316]	; (80035c4 <runBWTask+0x218>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	2b09      	cmp	r3, #9
 800348c:	d9f3      	bls.n	8003476 <runBWTask+0xca>
          {
            StraightLineMove(SPEED_MODE_T);
 800348e:	2000      	movs	r0, #0
 8003490:	f7fe ffaa 	bl	80023e8 <StraightLineMove>
            last_curTask_tick = HAL_GetTick();
 8003494:	f001 ff9c 	bl	80053d0 <HAL_GetTick>
 8003498:	4603      	mov	r3, r0
 800349a:	4a4a      	ldr	r2, [pc, #296]	; (80035c4 <runBWTask+0x218>)
 800349c:	6013      	str	r3, [r2, #0]
          if (!manualMode)
 800349e:	e7ea      	b.n	8003476 <runBWTask+0xca>
        } while (1);
      }
      else
      {
        //			  osDelay(5000); // for video demo only
        targetDist = (float)curCmd.val;
 80034a0:	4b43      	ldr	r3, [pc, #268]	; (80035b0 <runBWTask+0x204>)
 80034a2:	885b      	ldrh	r3, [r3, #2]
 80034a4:	ee07 3a90 	vmov	s15, r3
 80034a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034ac:	4b34      	ldr	r3, [pc, #208]	; (8003580 <runBWTask+0x1d4>)
 80034ae:	edc3 7a00 	vstr	s15, [r3]
        // for target distance lesser than 15, move mode must be forced to SLOW
        if (targetDist <= 15)
 80034b2:	4b33      	ldr	r3, [pc, #204]	; (8003580 <runBWTask+0x1d4>)
 80034b4:	edd3 7a00 	vldr	s15, [r3]
 80034b8:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80034bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034c4:	d802      	bhi.n	80034cc <runBWTask+0x120>
          moveMode = SLOW;
 80034c6:	4b40      	ldr	r3, [pc, #256]	; (80035c8 <runBWTask+0x21c>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	701a      	strb	r2, [r3, #0]

        if (moveMode == SLOW)
 80034cc:	4b3e      	ldr	r3, [pc, #248]	; (80035c8 <runBWTask+0x21c>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d105      	bne.n	80034e0 <runBWTask+0x134>
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_1);
 80034d4:	2201      	movs	r2, #1
 80034d6:	2100      	movs	r1, #0
 80034d8:	4829      	ldr	r0, [pc, #164]	; (8003580 <runBWTask+0x1d4>)
 80034da:	f7ff f93d 	bl	8002758 <RobotMoveDist>
 80034de:	e004      	b.n	80034ea <runBWTask+0x13e>
        }
        else
        {
          RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_2);
 80034e0:	2202      	movs	r2, #2
 80034e2:	2100      	movs	r1, #0
 80034e4:	4826      	ldr	r0, [pc, #152]	; (8003580 <runBWTask+0x1d4>)
 80034e6:	f7ff f937 	bl	8002758 <RobotMoveDist>
          // OLED_ShowString(40, 40, (uint8_t *)"BW");
        }

        __ON_TASK_END(&htim8, prevTask, curTask);
 80034ea:	4b2e      	ldr	r3, [pc, #184]	; (80035a4 <runBWTask+0x1f8>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2200      	movs	r2, #0
 80034f0:	635a      	str	r2, [r3, #52]	; 0x34
 80034f2:	4b2c      	ldr	r3, [pc, #176]	; (80035a4 <runBWTask+0x1f8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2200      	movs	r2, #0
 80034f8:	639a      	str	r2, [r3, #56]	; 0x38
 80034fa:	4b20      	ldr	r3, [pc, #128]	; (800357c <runBWTask+0x1d0>)
 80034fc:	781a      	ldrb	r2, [r3, #0]
 80034fe:	4b2a      	ldr	r3, [pc, #168]	; (80035a8 <runBWTask+0x1fc>)
 8003500:	701a      	strb	r2, [r3, #0]
 8003502:	4b1e      	ldr	r3, [pc, #120]	; (800357c <runBWTask+0x1d0>)
 8003504:	220b      	movs	r2, #11
 8003506:	701a      	strb	r2, [r3, #0]
        clickOnce = 0;
 8003508:	4b28      	ldr	r3, [pc, #160]	; (80035ac <runBWTask+0x200>)
 800350a:	2200      	movs	r2, #0
 800350c:	601a      	str	r2, [r3, #0]

        if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 800350e:	4b2f      	ldr	r3, [pc, #188]	; (80035cc <runBWTask+0x220>)
 8003510:	781a      	ldrb	r2, [r3, #0]
 8003512:	4b2e      	ldr	r3, [pc, #184]	; (80035cc <runBWTask+0x220>)
 8003514:	785b      	ldrb	r3, [r3, #1]
 8003516:	429a      	cmp	r2, r3
 8003518:	d112      	bne.n	8003540 <runBWTask+0x194>
        {
          __CLEAR_CURCMD(curCmd);
 800351a:	4b25      	ldr	r3, [pc, #148]	; (80035b0 <runBWTask+0x204>)
 800351c:	2264      	movs	r2, #100	; 0x64
 800351e:	701a      	strb	r2, [r3, #0]
 8003520:	4b23      	ldr	r3, [pc, #140]	; (80035b0 <runBWTask+0x204>)
 8003522:	2200      	movs	r2, #0
 8003524:	805a      	strh	r2, [r3, #2]
          __ACK_TASK_DONE(&huart3, rxMsg);
 8003526:	4a23      	ldr	r2, [pc, #140]	; (80035b4 <runBWTask+0x208>)
 8003528:	210f      	movs	r1, #15
 800352a:	4823      	ldr	r0, [pc, #140]	; (80035b8 <runBWTask+0x20c>)
 800352c:	f009 feb8 	bl	800d2a0 <sniprintf>
 8003530:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003534:	2206      	movs	r2, #6
 8003536:	4921      	ldr	r1, [pc, #132]	; (80035bc <runBWTask+0x210>)
 8003538:	4821      	ldr	r0, [pc, #132]	; (80035c0 <runBWTask+0x214>)
 800353a:	f005 fdbc 	bl	80090b6 <HAL_UART_Transmit>
 800353e:	e739      	b.n	80033b4 <runBWTask+0x8>
          // HAL_UART_Transmit(&huart3, (uint8_t *)(curTask), 6, 0xFFFF);
        }
        else
          __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003540:	4b22      	ldr	r3, [pc, #136]	; (80035cc <runBWTask+0x220>)
 8003542:	785b      	ldrb	r3, [r3, #1]
 8003544:	4a1a      	ldr	r2, [pc, #104]	; (80035b0 <runBWTask+0x204>)
 8003546:	4921      	ldr	r1, [pc, #132]	; (80035cc <runBWTask+0x220>)
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	440b      	add	r3, r1
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	6013      	str	r3, [r2, #0]
 8003550:	4b1e      	ldr	r3, [pc, #120]	; (80035cc <runBWTask+0x220>)
 8003552:	785b      	ldrb	r3, [r3, #1]
 8003554:	3301      	adds	r3, #1
 8003556:	4a1d      	ldr	r2, [pc, #116]	; (80035cc <runBWTask+0x220>)
 8003558:	7892      	ldrb	r2, [r2, #2]
 800355a:	fb93 f1f2 	sdiv	r1, r3, r2
 800355e:	fb01 f202 	mul.w	r2, r1, r2
 8003562:	1a9b      	subs	r3, r3, r2
 8003564:	b2da      	uxtb	r2, r3
 8003566:	4b19      	ldr	r3, [pc, #100]	; (80035cc <runBWTask+0x220>)
 8003568:	705a      	strb	r2, [r3, #1]
 800356a:	4a19      	ldr	r2, [pc, #100]	; (80035d0 <runBWTask+0x224>)
 800356c:	210f      	movs	r1, #15
 800356e:	4812      	ldr	r0, [pc, #72]	; (80035b8 <runBWTask+0x20c>)
 8003570:	f009 fe96 	bl	800d2a0 <sniprintf>
 8003574:	e71e      	b.n	80033b4 <runBWTask+0x8>
            break;
 8003576:	bf00      	nop
    if (curTask != TASK_MOVE_BACKWARD)
 8003578:	e71c      	b.n	80033b4 <runBWTask+0x8>
 800357a:	bf00      	nop
 800357c:	20000134 	.word	0x20000134
 8003580:	20000458 	.word	0x20000458
 8003584:	2000045e 	.word	0x2000045e
 8003588:	20000440 	.word	0x20000440
 800358c:	20000448 	.word	0x20000448
 8003590:	2000044e 	.word	0x2000044e
 8003594:	20000478 	.word	0x20000478
 8003598:	20000464 	.word	0x20000464
 800359c:	2000048c 	.word	0x2000048c
 80035a0:	40020000 	.word	0x40020000
 80035a4:	20000330 	.word	0x20000330
 80035a8:	20000135 	.word	0x20000135
 80035ac:	200004b0 	.word	0x200004b0
 80035b0:	2000042c 	.word	0x2000042c
 80035b4:	0800dca0 	.word	0x0800dca0
 80035b8:	20000430 	.word	0x20000430
 80035bc:	0800dca8 	.word	0x0800dca8
 80035c0:	20000378 	.word	0x20000378
 80035c4:	20000454 	.word	0x20000454
 80035c8:	20000136 	.word	0x20000136
 80035cc:	200003f8 	.word	0x200003f8
 80035d0:	0800dcb0 	.word	0x0800dcb0

080035d4 <runFLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFLTask */
void runFLTask(void *argument)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  // osDelay(100);

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FL)
 80035dc:	4b8b      	ldr	r3, [pc, #556]	; (800380c <runFLTask+0x238>)
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d004      	beq.n	80035ee <runFLTask+0x1a>
      osDelay(1000);
 80035e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80035e8:	f006 feb0 	bl	800a34c <osDelay>
 80035ec:	e7f6      	b.n	80035dc <runFLTask+0x8>
    else
    {

      switch (curCmd.val)
 80035ee:	4b88      	ldr	r3, [pc, #544]	; (8003810 <runFLTask+0x23c>)
 80035f0:	885b      	ldrh	r3, [r3, #2]
 80035f2:	2b14      	cmp	r3, #20
 80035f4:	d074      	beq.n	80036e0 <runFLTask+0x10c>
 80035f6:	2b1e      	cmp	r3, #30
 80035f8:	f040 80e4 	bne.w	80037c4 <runFLTask+0x1f0>
      {
      case 30: // FL30 (4x2)
        __SET_CMD_CONFIG(cfgs[CONFIG_FL30], &htim8, &htim1, targetAngle);
 80035fc:	4b85      	ldr	r3, [pc, #532]	; (8003814 <runFLTask+0x240>)
 80035fe:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 8003602:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8003818 <runFLTask+0x244>
 8003606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800360a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800360e:	dd01      	ble.n	8003614 <runFLTask+0x40>
 8003610:	23fa      	movs	r3, #250	; 0xfa
 8003612:	e012      	b.n	800363a <runFLTask+0x66>
 8003614:	4b7f      	ldr	r3, [pc, #508]	; (8003814 <runFLTask+0x240>)
 8003616:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 800361a:	ed9f 7a80 	vldr	s14, [pc, #512]	; 800381c <runFLTask+0x248>
 800361e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003626:	d501      	bpl.n	800362c <runFLTask+0x58>
 8003628:	2346      	movs	r3, #70	; 0x46
 800362a:	e006      	b.n	800363a <runFLTask+0x66>
 800362c:	4b79      	ldr	r3, [pc, #484]	; (8003814 <runFLTask+0x240>)
 800362e:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 8003632:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003636:	ee17 3a90 	vmov	r3, s15
 800363a:	4a79      	ldr	r2, [pc, #484]	; (8003820 <runFLTask+0x24c>)
 800363c:	6812      	ldr	r2, [r2, #0]
 800363e:	6413      	str	r3, [r2, #64]	; 0x40
 8003640:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003644:	f001 fed0 	bl	80053e8 <HAL_Delay>
 8003648:	4b72      	ldr	r3, [pc, #456]	; (8003814 <runFLTask+0x240>)
 800364a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 800364e:	4a75      	ldr	r2, [pc, #468]	; (8003824 <runFLTask+0x250>)
 8003650:	6013      	str	r3, [r2, #0]
 8003652:	4b70      	ldr	r3, [pc, #448]	; (8003814 <runFLTask+0x240>)
 8003654:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8003658:	2b00      	cmp	r3, #0
 800365a:	bf0c      	ite	eq
 800365c:	2301      	moveq	r3, #1
 800365e:	2300      	movne	r3, #0
 8003660:	b2db      	uxtb	r3, r3
 8003662:	461a      	mov	r2, r3
 8003664:	2104      	movs	r1, #4
 8003666:	4870      	ldr	r0, [pc, #448]	; (8003828 <runFLTask+0x254>)
 8003668:	f002 f9f2 	bl	8005a50 <HAL_GPIO_WritePin>
 800366c:	4b69      	ldr	r3, [pc, #420]	; (8003814 <runFLTask+0x240>)
 800366e:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 8003672:	2b00      	cmp	r3, #0
 8003674:	bf14      	ite	ne
 8003676:	2301      	movne	r3, #1
 8003678:	2300      	moveq	r3, #0
 800367a:	b2db      	uxtb	r3, r3
 800367c:	461a      	mov	r2, r3
 800367e:	2108      	movs	r1, #8
 8003680:	4869      	ldr	r0, [pc, #420]	; (8003828 <runFLTask+0x254>)
 8003682:	f002 f9e5 	bl	8005a50 <HAL_GPIO_WritePin>
 8003686:	4b63      	ldr	r3, [pc, #396]	; (8003814 <runFLTask+0x240>)
 8003688:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 800368c:	2b00      	cmp	r3, #0
 800368e:	bf0c      	ite	eq
 8003690:	2301      	moveq	r3, #1
 8003692:	2300      	movne	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	2120      	movs	r1, #32
 800369a:	4863      	ldr	r0, [pc, #396]	; (8003828 <runFLTask+0x254>)
 800369c:	f002 f9d8 	bl	8005a50 <HAL_GPIO_WritePin>
 80036a0:	4b5c      	ldr	r3, [pc, #368]	; (8003814 <runFLTask+0x240>)
 80036a2:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	bf14      	ite	ne
 80036aa:	2301      	movne	r3, #1
 80036ac:	2300      	moveq	r3, #0
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	461a      	mov	r2, r3
 80036b2:	2110      	movs	r1, #16
 80036b4:	485c      	ldr	r0, [pc, #368]	; (8003828 <runFLTask+0x254>)
 80036b6:	f002 f9cb 	bl	8005a50 <HAL_GPIO_WritePin>
 80036ba:	4b56      	ldr	r3, [pc, #344]	; (8003814 <runFLTask+0x240>)
 80036bc:	f8b3 20f0 	ldrh.w	r2, [r3, #240]	; 0xf0
 80036c0:	4b5a      	ldr	r3, [pc, #360]	; (800382c <runFLTask+0x258>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	635a      	str	r2, [r3, #52]	; 0x34
 80036c6:	4b53      	ldr	r3, [pc, #332]	; (8003814 <runFLTask+0x240>)
 80036c8:	f8b3 20f2 	ldrh.w	r2, [r3, #242]	; 0xf2
 80036cc:	4b57      	ldr	r3, [pc, #348]	; (800382c <runFLTask+0x258>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80036d2:	4854      	ldr	r0, [pc, #336]	; (8003824 <runFLTask+0x250>)
 80036d4:	f7ff fb34 	bl	8002d40 <RobotTurn>
        osDelay(10);
 80036d8:	200a      	movs	r0, #10
 80036da:	f006 fe37 	bl	800a34c <osDelay>
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 80036de:	e102      	b.n	80038e6 <runFLTask+0x312>
      case 20: // FL20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_FL20], &htim8, &htim1, targetAngle);
 80036e0:	4b4c      	ldr	r3, [pc, #304]	; (8003814 <runFLTask+0x240>)
 80036e2:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80036e6:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003818 <runFLTask+0x244>
 80036ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f2:	dd01      	ble.n	80036f8 <runFLTask+0x124>
 80036f4:	23fa      	movs	r3, #250	; 0xfa
 80036f6:	e012      	b.n	800371e <runFLTask+0x14a>
 80036f8:	4b46      	ldr	r3, [pc, #280]	; (8003814 <runFLTask+0x240>)
 80036fa:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 80036fe:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800381c <runFLTask+0x248>
 8003702:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800370a:	d501      	bpl.n	8003710 <runFLTask+0x13c>
 800370c:	2346      	movs	r3, #70	; 0x46
 800370e:	e006      	b.n	800371e <runFLTask+0x14a>
 8003710:	4b40      	ldr	r3, [pc, #256]	; (8003814 <runFLTask+0x240>)
 8003712:	edd3 7a2d 	vldr	s15, [r3, #180]	; 0xb4
 8003716:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800371a:	ee17 3a90 	vmov	r3, s15
 800371e:	4a40      	ldr	r2, [pc, #256]	; (8003820 <runFLTask+0x24c>)
 8003720:	6812      	ldr	r2, [r2, #0]
 8003722:	6413      	str	r3, [r2, #64]	; 0x40
 8003724:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003728:	f001 fe5e 	bl	80053e8 <HAL_Delay>
 800372c:	4b39      	ldr	r3, [pc, #228]	; (8003814 <runFLTask+0x240>)
 800372e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003732:	4a3c      	ldr	r2, [pc, #240]	; (8003824 <runFLTask+0x250>)
 8003734:	6013      	str	r3, [r2, #0]
 8003736:	4b37      	ldr	r3, [pc, #220]	; (8003814 <runFLTask+0x240>)
 8003738:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	461a      	mov	r2, r3
 8003748:	2104      	movs	r1, #4
 800374a:	4837      	ldr	r0, [pc, #220]	; (8003828 <runFLTask+0x254>)
 800374c:	f002 f980 	bl	8005a50 <HAL_GPIO_WritePin>
 8003750:	4b30      	ldr	r3, [pc, #192]	; (8003814 <runFLTask+0x240>)
 8003752:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003756:	2b00      	cmp	r3, #0
 8003758:	bf14      	ite	ne
 800375a:	2301      	movne	r3, #1
 800375c:	2300      	moveq	r3, #0
 800375e:	b2db      	uxtb	r3, r3
 8003760:	461a      	mov	r2, r3
 8003762:	2108      	movs	r1, #8
 8003764:	4830      	ldr	r0, [pc, #192]	; (8003828 <runFLTask+0x254>)
 8003766:	f002 f973 	bl	8005a50 <HAL_GPIO_WritePin>
 800376a:	4b2a      	ldr	r3, [pc, #168]	; (8003814 <runFLTask+0x240>)
 800376c:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 8003770:	2b00      	cmp	r3, #0
 8003772:	bf0c      	ite	eq
 8003774:	2301      	moveq	r3, #1
 8003776:	2300      	movne	r3, #0
 8003778:	b2db      	uxtb	r3, r3
 800377a:	461a      	mov	r2, r3
 800377c:	2120      	movs	r1, #32
 800377e:	482a      	ldr	r0, [pc, #168]	; (8003828 <runFLTask+0x254>)
 8003780:	f002 f966 	bl	8005a50 <HAL_GPIO_WritePin>
 8003784:	4b23      	ldr	r3, [pc, #140]	; (8003814 <runFLTask+0x240>)
 8003786:	f893 30bc 	ldrb.w	r3, [r3, #188]	; 0xbc
 800378a:	2b00      	cmp	r3, #0
 800378c:	bf14      	ite	ne
 800378e:	2301      	movne	r3, #1
 8003790:	2300      	moveq	r3, #0
 8003792:	b2db      	uxtb	r3, r3
 8003794:	461a      	mov	r2, r3
 8003796:	2110      	movs	r1, #16
 8003798:	4823      	ldr	r0, [pc, #140]	; (8003828 <runFLTask+0x254>)
 800379a:	f002 f959 	bl	8005a50 <HAL_GPIO_WritePin>
 800379e:	4b1d      	ldr	r3, [pc, #116]	; (8003814 <runFLTask+0x240>)
 80037a0:	f8b3 20b0 	ldrh.w	r2, [r3, #176]	; 0xb0
 80037a4:	4b21      	ldr	r3, [pc, #132]	; (800382c <runFLTask+0x258>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	635a      	str	r2, [r3, #52]	; 0x34
 80037aa:	4b1a      	ldr	r3, [pc, #104]	; (8003814 <runFLTask+0x240>)
 80037ac:	f8b3 20b2 	ldrh.w	r2, [r3, #178]	; 0xb2
 80037b0:	4b1e      	ldr	r3, [pc, #120]	; (800382c <runFLTask+0x258>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80037b6:	481b      	ldr	r0, [pc, #108]	; (8003824 <runFLTask+0x250>)
 80037b8:	f7ff fac2 	bl	8002d40 <RobotTurn>
        osDelay(10);
 80037bc:	200a      	movs	r0, #10
 80037be:	f006 fdc5 	bl	800a34c <osDelay>
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 80037c2:	e090      	b.n	80038e6 <runFLTask+0x312>
      default: // FL00 (indoor 3x1)
        targetDist = 4;
 80037c4:	4b1a      	ldr	r3, [pc, #104]	; (8003830 <runFLTask+0x25c>)
 80037c6:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80037ca:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 80037cc:	2200      	movs	r2, #0
 80037ce:	2101      	movs	r1, #1
 80037d0:	4817      	ldr	r0, [pc, #92]	; (8003830 <runFLTask+0x25c>)
 80037d2:	f7fe ffc1 	bl	8002758 <RobotMoveDist>
        osDelay(10);
 80037d6:	200a      	movs	r0, #10
 80037d8:	f006 fdb8 	bl	800a34c <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_FL00], &htim8, &htim1, targetAngle);
 80037dc:	4b0d      	ldr	r3, [pc, #52]	; (8003814 <runFLTask+0x240>)
 80037de:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80037e2:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003818 <runFLTask+0x244>
 80037e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ee:	dd01      	ble.n	80037f4 <runFLTask+0x220>
 80037f0:	23fa      	movs	r3, #250	; 0xfa
 80037f2:	e026      	b.n	8003842 <runFLTask+0x26e>
 80037f4:	4b07      	ldr	r3, [pc, #28]	; (8003814 <runFLTask+0x240>)
 80037f6:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80037fa:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800381c <runFLTask+0x248>
 80037fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003806:	d515      	bpl.n	8003834 <runFLTask+0x260>
 8003808:	2346      	movs	r3, #70	; 0x46
 800380a:	e01a      	b.n	8003842 <runFLTask+0x26e>
 800380c:	20000134 	.word	0x20000134
 8003810:	2000042c 	.word	0x2000042c
 8003814:	20000004 	.word	0x20000004
 8003818:	437a0000 	.word	0x437a0000
 800381c:	428c0000 	.word	0x428c0000
 8003820:	20000210 	.word	0x20000210
 8003824:	20000444 	.word	0x20000444
 8003828:	40020000 	.word	0x40020000
 800382c:	20000330 	.word	0x20000330
 8003830:	20000458 	.word	0x20000458
 8003834:	4b4b      	ldr	r3, [pc, #300]	; (8003964 <runFLTask+0x390>)
 8003836:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800383a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800383e:	ee17 3a90 	vmov	r3, s15
 8003842:	4a49      	ldr	r2, [pc, #292]	; (8003968 <runFLTask+0x394>)
 8003844:	6812      	ldr	r2, [r2, #0]
 8003846:	6413      	str	r3, [r2, #64]	; 0x40
 8003848:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800384c:	f001 fdcc 	bl	80053e8 <HAL_Delay>
 8003850:	4b44      	ldr	r3, [pc, #272]	; (8003964 <runFLTask+0x390>)
 8003852:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003854:	4a45      	ldr	r2, [pc, #276]	; (800396c <runFLTask+0x398>)
 8003856:	6013      	str	r3, [r2, #0]
 8003858:	4b42      	ldr	r3, [pc, #264]	; (8003964 <runFLTask+0x390>)
 800385a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800385e:	2b00      	cmp	r3, #0
 8003860:	bf0c      	ite	eq
 8003862:	2301      	moveq	r3, #1
 8003864:	2300      	movne	r3, #0
 8003866:	b2db      	uxtb	r3, r3
 8003868:	461a      	mov	r2, r3
 800386a:	2104      	movs	r1, #4
 800386c:	4840      	ldr	r0, [pc, #256]	; (8003970 <runFLTask+0x39c>)
 800386e:	f002 f8ef 	bl	8005a50 <HAL_GPIO_WritePin>
 8003872:	4b3c      	ldr	r3, [pc, #240]	; (8003964 <runFLTask+0x390>)
 8003874:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003878:	2b00      	cmp	r3, #0
 800387a:	bf14      	ite	ne
 800387c:	2301      	movne	r3, #1
 800387e:	2300      	moveq	r3, #0
 8003880:	b2db      	uxtb	r3, r3
 8003882:	461a      	mov	r2, r3
 8003884:	2108      	movs	r1, #8
 8003886:	483a      	ldr	r0, [pc, #232]	; (8003970 <runFLTask+0x39c>)
 8003888:	f002 f8e2 	bl	8005a50 <HAL_GPIO_WritePin>
 800388c:	4b35      	ldr	r3, [pc, #212]	; (8003964 <runFLTask+0x390>)
 800388e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8003892:	2b00      	cmp	r3, #0
 8003894:	bf0c      	ite	eq
 8003896:	2301      	moveq	r3, #1
 8003898:	2300      	movne	r3, #0
 800389a:	b2db      	uxtb	r3, r3
 800389c:	461a      	mov	r2, r3
 800389e:	2120      	movs	r1, #32
 80038a0:	4833      	ldr	r0, [pc, #204]	; (8003970 <runFLTask+0x39c>)
 80038a2:	f002 f8d5 	bl	8005a50 <HAL_GPIO_WritePin>
 80038a6:	4b2f      	ldr	r3, [pc, #188]	; (8003964 <runFLTask+0x390>)
 80038a8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	bf14      	ite	ne
 80038b0:	2301      	movne	r3, #1
 80038b2:	2300      	moveq	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	461a      	mov	r2, r3
 80038b8:	2110      	movs	r1, #16
 80038ba:	482d      	ldr	r0, [pc, #180]	; (8003970 <runFLTask+0x39c>)
 80038bc:	f002 f8c8 	bl	8005a50 <HAL_GPIO_WritePin>
 80038c0:	4b28      	ldr	r3, [pc, #160]	; (8003964 <runFLTask+0x390>)
 80038c2:	f8b3 2070 	ldrh.w	r2, [r3, #112]	; 0x70
 80038c6:	4b2b      	ldr	r3, [pc, #172]	; (8003974 <runFLTask+0x3a0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	635a      	str	r2, [r3, #52]	; 0x34
 80038cc:	4b25      	ldr	r3, [pc, #148]	; (8003964 <runFLTask+0x390>)
 80038ce:	f8b3 2072 	ldrh.w	r2, [r3, #114]	; 0x72
 80038d2:	4b28      	ldr	r3, [pc, #160]	; (8003974 <runFLTask+0x3a0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 80038d8:	4824      	ldr	r0, [pc, #144]	; (800396c <runFLTask+0x398>)
 80038da:	f7ff fa31 	bl	8002d40 <RobotTurn>
        osDelay(10);
 80038de:	200a      	movs	r0, #10
 80038e0:	f006 fd34 	bl	800a34c <osDelay>
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 80038e4:	bf00      	nop
      }
      clickOnce = 0;
 80038e6:	4b24      	ldr	r3, [pc, #144]	; (8003978 <runFLTask+0x3a4>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 80038ec:	4b23      	ldr	r3, [pc, #140]	; (800397c <runFLTask+0x3a8>)
 80038ee:	781a      	ldrb	r2, [r3, #0]
 80038f0:	4b23      	ldr	r3, [pc, #140]	; (8003980 <runFLTask+0x3ac>)
 80038f2:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 80038f4:	4b21      	ldr	r3, [pc, #132]	; (800397c <runFLTask+0x3a8>)
 80038f6:	220b      	movs	r2, #11
 80038f8:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80038fa:	4b22      	ldr	r3, [pc, #136]	; (8003984 <runFLTask+0x3b0>)
 80038fc:	781a      	ldrb	r2, [r3, #0]
 80038fe:	4b21      	ldr	r3, [pc, #132]	; (8003984 <runFLTask+0x3b0>)
 8003900:	785b      	ldrb	r3, [r3, #1]
 8003902:	429a      	cmp	r2, r3
 8003904:	d112      	bne.n	800392c <runFLTask+0x358>
      {
        __CLEAR_CURCMD(curCmd);
 8003906:	4b20      	ldr	r3, [pc, #128]	; (8003988 <runFLTask+0x3b4>)
 8003908:	2264      	movs	r2, #100	; 0x64
 800390a:	701a      	strb	r2, [r3, #0]
 800390c:	4b1e      	ldr	r3, [pc, #120]	; (8003988 <runFLTask+0x3b4>)
 800390e:	2200      	movs	r2, #0
 8003910:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003912:	4a1e      	ldr	r2, [pc, #120]	; (800398c <runFLTask+0x3b8>)
 8003914:	210f      	movs	r1, #15
 8003916:	481e      	ldr	r0, [pc, #120]	; (8003990 <runFLTask+0x3bc>)
 8003918:	f009 fcc2 	bl	800d2a0 <sniprintf>
 800391c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003920:	2206      	movs	r2, #6
 8003922:	491c      	ldr	r1, [pc, #112]	; (8003994 <runFLTask+0x3c0>)
 8003924:	481c      	ldr	r0, [pc, #112]	; (8003998 <runFLTask+0x3c4>)
 8003926:	f005 fbc6 	bl	80090b6 <HAL_UART_Transmit>
 800392a:	e657      	b.n	80035dc <runFLTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 800392c:	4b15      	ldr	r3, [pc, #84]	; (8003984 <runFLTask+0x3b0>)
 800392e:	785b      	ldrb	r3, [r3, #1]
 8003930:	4a15      	ldr	r2, [pc, #84]	; (8003988 <runFLTask+0x3b4>)
 8003932:	4914      	ldr	r1, [pc, #80]	; (8003984 <runFLTask+0x3b0>)
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	440b      	add	r3, r1
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b11      	ldr	r3, [pc, #68]	; (8003984 <runFLTask+0x3b0>)
 800393e:	785b      	ldrb	r3, [r3, #1]
 8003940:	3301      	adds	r3, #1
 8003942:	4a10      	ldr	r2, [pc, #64]	; (8003984 <runFLTask+0x3b0>)
 8003944:	7892      	ldrb	r2, [r2, #2]
 8003946:	fb93 f1f2 	sdiv	r1, r3, r2
 800394a:	fb01 f202 	mul.w	r2, r1, r2
 800394e:	1a9b      	subs	r3, r3, r2
 8003950:	b2da      	uxtb	r2, r3
 8003952:	4b0c      	ldr	r3, [pc, #48]	; (8003984 <runFLTask+0x3b0>)
 8003954:	705a      	strb	r2, [r3, #1]
 8003956:	4a11      	ldr	r2, [pc, #68]	; (800399c <runFLTask+0x3c8>)
 8003958:	210f      	movs	r1, #15
 800395a:	480d      	ldr	r0, [pc, #52]	; (8003990 <runFLTask+0x3bc>)
 800395c:	f009 fca0 	bl	800d2a0 <sniprintf>
    if (curTask != TASK_FL)
 8003960:	e63c      	b.n	80035dc <runFLTask+0x8>
 8003962:	bf00      	nop
 8003964:	20000004 	.word	0x20000004
 8003968:	20000210 	.word	0x20000210
 800396c:	20000444 	.word	0x20000444
 8003970:	40020000 	.word	0x40020000
 8003974:	20000330 	.word	0x20000330
 8003978:	200004b0 	.word	0x200004b0
 800397c:	20000134 	.word	0x20000134
 8003980:	20000135 	.word	0x20000135
 8003984:	200003f8 	.word	0x200003f8
 8003988:	2000042c 	.word	0x2000042c
 800398c:	0800dca0 	.word	0x0800dca0
 8003990:	20000430 	.word	0x20000430
 8003994:	0800dca8 	.word	0x0800dca8
 8003998:	20000378 	.word	0x20000378
 800399c:	0800dcb0 	.word	0x0800dcb0

080039a0 <runFRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runFRTask */
void runFRTask(void *argument)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runFRTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_FR)
 80039a8:	4b8b      	ldr	r3, [pc, #556]	; (8003bd8 <runFRTask+0x238>)
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	2b03      	cmp	r3, #3
 80039ae:	d004      	beq.n	80039ba <runFRTask+0x1a>
      osDelay(1000);
 80039b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80039b4:	f006 fcca 	bl	800a34c <osDelay>
 80039b8:	e7f6      	b.n	80039a8 <runFRTask+0x8>
    else
    {

      switch (curCmd.val)
 80039ba:	4b88      	ldr	r3, [pc, #544]	; (8003bdc <runFRTask+0x23c>)
 80039bc:	885b      	ldrh	r3, [r3, #2]
 80039be:	2b14      	cmp	r3, #20
 80039c0:	d074      	beq.n	8003aac <runFRTask+0x10c>
 80039c2:	2b1e      	cmp	r3, #30
 80039c4:	f040 80e4 	bne.w	8003b90 <runFRTask+0x1f0>
      {
      case 30: // FR30 (4x2)
        __SET_CMD_CONFIG(cfgs[CONFIG_FR30], &htim8, &htim1, targetAngle);
 80039c8:	4b85      	ldr	r3, [pc, #532]	; (8003be0 <runFRTask+0x240>)
 80039ca:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 80039ce:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8003be4 <runFRTask+0x244>
 80039d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039da:	dd01      	ble.n	80039e0 <runFRTask+0x40>
 80039dc:	23fa      	movs	r3, #250	; 0xfa
 80039de:	e012      	b.n	8003a06 <runFRTask+0x66>
 80039e0:	4b7f      	ldr	r3, [pc, #508]	; (8003be0 <runFRTask+0x240>)
 80039e2:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 80039e6:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8003be8 <runFRTask+0x248>
 80039ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039f2:	d501      	bpl.n	80039f8 <runFRTask+0x58>
 80039f4:	2346      	movs	r3, #70	; 0x46
 80039f6:	e006      	b.n	8003a06 <runFRTask+0x66>
 80039f8:	4b79      	ldr	r3, [pc, #484]	; (8003be0 <runFRTask+0x240>)
 80039fa:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 80039fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a02:	ee17 3a90 	vmov	r3, s15
 8003a06:	4a79      	ldr	r2, [pc, #484]	; (8003bec <runFRTask+0x24c>)
 8003a08:	6812      	ldr	r2, [r2, #0]
 8003a0a:	6413      	str	r3, [r2, #64]	; 0x40
 8003a0c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003a10:	f001 fcea 	bl	80053e8 <HAL_Delay>
 8003a14:	4b72      	ldr	r3, [pc, #456]	; (8003be0 <runFRTask+0x240>)
 8003a16:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003a1a:	4a75      	ldr	r2, [pc, #468]	; (8003bf0 <runFRTask+0x250>)
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	4b70      	ldr	r3, [pc, #448]	; (8003be0 <runFRTask+0x240>)
 8003a20:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	bf0c      	ite	eq
 8003a28:	2301      	moveq	r3, #1
 8003a2a:	2300      	movne	r3, #0
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	461a      	mov	r2, r3
 8003a30:	2104      	movs	r1, #4
 8003a32:	4870      	ldr	r0, [pc, #448]	; (8003bf4 <runFRTask+0x254>)
 8003a34:	f002 f80c 	bl	8005a50 <HAL_GPIO_WritePin>
 8003a38:	4b69      	ldr	r3, [pc, #420]	; (8003be0 <runFRTask+0x240>)
 8003a3a:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	bf14      	ite	ne
 8003a42:	2301      	movne	r3, #1
 8003a44:	2300      	moveq	r3, #0
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	461a      	mov	r2, r3
 8003a4a:	2108      	movs	r1, #8
 8003a4c:	4869      	ldr	r0, [pc, #420]	; (8003bf4 <runFRTask+0x254>)
 8003a4e:	f001 ffff 	bl	8005a50 <HAL_GPIO_WritePin>
 8003a52:	4b63      	ldr	r3, [pc, #396]	; (8003be0 <runFRTask+0x240>)
 8003a54:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	bf0c      	ite	eq
 8003a5c:	2301      	moveq	r3, #1
 8003a5e:	2300      	movne	r3, #0
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	461a      	mov	r2, r3
 8003a64:	2120      	movs	r1, #32
 8003a66:	4863      	ldr	r0, [pc, #396]	; (8003bf4 <runFRTask+0x254>)
 8003a68:	f001 fff2 	bl	8005a50 <HAL_GPIO_WritePin>
 8003a6c:	4b5c      	ldr	r3, [pc, #368]	; (8003be0 <runFRTask+0x240>)
 8003a6e:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	bf14      	ite	ne
 8003a76:	2301      	movne	r3, #1
 8003a78:	2300      	moveq	r3, #0
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	2110      	movs	r1, #16
 8003a80:	485c      	ldr	r0, [pc, #368]	; (8003bf4 <runFRTask+0x254>)
 8003a82:	f001 ffe5 	bl	8005a50 <HAL_GPIO_WritePin>
 8003a86:	4b56      	ldr	r3, [pc, #344]	; (8003be0 <runFRTask+0x240>)
 8003a88:	f8b3 2100 	ldrh.w	r2, [r3, #256]	; 0x100
 8003a8c:	4b5a      	ldr	r3, [pc, #360]	; (8003bf8 <runFRTask+0x258>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	635a      	str	r2, [r3, #52]	; 0x34
 8003a92:	4b53      	ldr	r3, [pc, #332]	; (8003be0 <runFRTask+0x240>)
 8003a94:	f8b3 2102 	ldrh.w	r2, [r3, #258]	; 0x102
 8003a98:	4b57      	ldr	r3, [pc, #348]	; (8003bf8 <runFRTask+0x258>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003a9e:	4854      	ldr	r0, [pc, #336]	; (8003bf0 <runFRTask+0x250>)
 8003aa0:	f7ff f94e 	bl	8002d40 <RobotTurn>
        osDelay(10);
 8003aa4:	200a      	movs	r0, #10
 8003aa6:	f006 fc51 	bl	800a34c <osDelay>
        // targetDist = 2;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8003aaa:	e103      	b.n	8003cb4 <runFRTask+0x314>
      case 20: // FR20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_FR20], &htim8, &htim1, targetAngle);
 8003aac:	4b4c      	ldr	r3, [pc, #304]	; (8003be0 <runFRTask+0x240>)
 8003aae:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003ab2:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8003be4 <runFRTask+0x244>
 8003ab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003abe:	dd01      	ble.n	8003ac4 <runFRTask+0x124>
 8003ac0:	23fa      	movs	r3, #250	; 0xfa
 8003ac2:	e012      	b.n	8003aea <runFRTask+0x14a>
 8003ac4:	4b46      	ldr	r3, [pc, #280]	; (8003be0 <runFRTask+0x240>)
 8003ac6:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003aca:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003be8 <runFRTask+0x248>
 8003ace:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ad6:	d501      	bpl.n	8003adc <runFRTask+0x13c>
 8003ad8:	2346      	movs	r3, #70	; 0x46
 8003ada:	e006      	b.n	8003aea <runFRTask+0x14a>
 8003adc:	4b40      	ldr	r3, [pc, #256]	; (8003be0 <runFRTask+0x240>)
 8003ade:	edd3 7a31 	vldr	s15, [r3, #196]	; 0xc4
 8003ae2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ae6:	ee17 3a90 	vmov	r3, s15
 8003aea:	4a40      	ldr	r2, [pc, #256]	; (8003bec <runFRTask+0x24c>)
 8003aec:	6812      	ldr	r2, [r2, #0]
 8003aee:	6413      	str	r3, [r2, #64]	; 0x40
 8003af0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003af4:	f001 fc78 	bl	80053e8 <HAL_Delay>
 8003af8:	4b39      	ldr	r3, [pc, #228]	; (8003be0 <runFRTask+0x240>)
 8003afa:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8003afe:	4a3c      	ldr	r2, [pc, #240]	; (8003bf0 <runFRTask+0x250>)
 8003b00:	6013      	str	r3, [r2, #0]
 8003b02:	4b37      	ldr	r3, [pc, #220]	; (8003be0 <runFRTask+0x240>)
 8003b04:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	bf0c      	ite	eq
 8003b0c:	2301      	moveq	r3, #1
 8003b0e:	2300      	movne	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	461a      	mov	r2, r3
 8003b14:	2104      	movs	r1, #4
 8003b16:	4837      	ldr	r0, [pc, #220]	; (8003bf4 <runFRTask+0x254>)
 8003b18:	f001 ff9a 	bl	8005a50 <HAL_GPIO_WritePin>
 8003b1c:	4b30      	ldr	r3, [pc, #192]	; (8003be0 <runFRTask+0x240>)
 8003b1e:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	bf14      	ite	ne
 8003b26:	2301      	movne	r3, #1
 8003b28:	2300      	moveq	r3, #0
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	2108      	movs	r1, #8
 8003b30:	4830      	ldr	r0, [pc, #192]	; (8003bf4 <runFRTask+0x254>)
 8003b32:	f001 ff8d 	bl	8005a50 <HAL_GPIO_WritePin>
 8003b36:	4b2a      	ldr	r3, [pc, #168]	; (8003be0 <runFRTask+0x240>)
 8003b38:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	bf0c      	ite	eq
 8003b40:	2301      	moveq	r3, #1
 8003b42:	2300      	movne	r3, #0
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	461a      	mov	r2, r3
 8003b48:	2120      	movs	r1, #32
 8003b4a:	482a      	ldr	r0, [pc, #168]	; (8003bf4 <runFRTask+0x254>)
 8003b4c:	f001 ff80 	bl	8005a50 <HAL_GPIO_WritePin>
 8003b50:	4b23      	ldr	r3, [pc, #140]	; (8003be0 <runFRTask+0x240>)
 8003b52:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	bf14      	ite	ne
 8003b5a:	2301      	movne	r3, #1
 8003b5c:	2300      	moveq	r3, #0
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	461a      	mov	r2, r3
 8003b62:	2110      	movs	r1, #16
 8003b64:	4823      	ldr	r0, [pc, #140]	; (8003bf4 <runFRTask+0x254>)
 8003b66:	f001 ff73 	bl	8005a50 <HAL_GPIO_WritePin>
 8003b6a:	4b1d      	ldr	r3, [pc, #116]	; (8003be0 <runFRTask+0x240>)
 8003b6c:	f8b3 20c0 	ldrh.w	r2, [r3, #192]	; 0xc0
 8003b70:	4b21      	ldr	r3, [pc, #132]	; (8003bf8 <runFRTask+0x258>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	635a      	str	r2, [r3, #52]	; 0x34
 8003b76:	4b1a      	ldr	r3, [pc, #104]	; (8003be0 <runFRTask+0x240>)
 8003b78:	f8b3 20c2 	ldrh.w	r2, [r3, #194]	; 0xc2
 8003b7c:	4b1e      	ldr	r3, [pc, #120]	; (8003bf8 <runFRTask+0x258>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003b82:	481b      	ldr	r0, [pc, #108]	; (8003bf0 <runFRTask+0x250>)
 8003b84:	f7ff f8dc 	bl	8002d40 <RobotTurn>
        osDelay(10);
 8003b88:	200a      	movs	r0, #10
 8003b8a:	f006 fbdf 	bl	800a34c <osDelay>
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8003b8e:	e091      	b.n	8003cb4 <runFRTask+0x314>
      default: // FR00 (indoor 3x1)
        targetDist = 4;
 8003b90:	4b1a      	ldr	r3, [pc, #104]	; (8003bfc <runFRTask+0x25c>)
 8003b92:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003b96:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
 8003b98:	2200      	movs	r2, #0
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	4817      	ldr	r0, [pc, #92]	; (8003bfc <runFRTask+0x25c>)
 8003b9e:	f7fe fddb 	bl	8002758 <RobotMoveDist>
        osDelay(10);
 8003ba2:	200a      	movs	r0, #10
 8003ba4:	f006 fbd2 	bl	800a34c <osDelay>
        __SET_CMD_CONFIG(cfgs[CONFIG_FR00], &htim8, &htim1, targetAngle);
 8003ba8:	4b0d      	ldr	r3, [pc, #52]	; (8003be0 <runFRTask+0x240>)
 8003baa:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003bae:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003be4 <runFRTask+0x244>
 8003bb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bba:	dd01      	ble.n	8003bc0 <runFRTask+0x220>
 8003bbc:	23fa      	movs	r3, #250	; 0xfa
 8003bbe:	e026      	b.n	8003c0e <runFRTask+0x26e>
 8003bc0:	4b07      	ldr	r3, [pc, #28]	; (8003be0 <runFRTask+0x240>)
 8003bc2:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003bc6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003be8 <runFRTask+0x248>
 8003bca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003bce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bd2:	d515      	bpl.n	8003c00 <runFRTask+0x260>
 8003bd4:	2346      	movs	r3, #70	; 0x46
 8003bd6:	e01a      	b.n	8003c0e <runFRTask+0x26e>
 8003bd8:	20000134 	.word	0x20000134
 8003bdc:	2000042c 	.word	0x2000042c
 8003be0:	20000004 	.word	0x20000004
 8003be4:	437a0000 	.word	0x437a0000
 8003be8:	428c0000 	.word	0x428c0000
 8003bec:	20000210 	.word	0x20000210
 8003bf0:	20000444 	.word	0x20000444
 8003bf4:	40020000 	.word	0x40020000
 8003bf8:	20000330 	.word	0x20000330
 8003bfc:	20000458 	.word	0x20000458
 8003c00:	4b4b      	ldr	r3, [pc, #300]	; (8003d30 <runFRTask+0x390>)
 8003c02:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003c06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c0a:	ee17 3a90 	vmov	r3, s15
 8003c0e:	4a49      	ldr	r2, [pc, #292]	; (8003d34 <runFRTask+0x394>)
 8003c10:	6812      	ldr	r2, [r2, #0]
 8003c12:	6413      	str	r3, [r2, #64]	; 0x40
 8003c14:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003c18:	f001 fbe6 	bl	80053e8 <HAL_Delay>
 8003c1c:	4b44      	ldr	r3, [pc, #272]	; (8003d30 <runFRTask+0x390>)
 8003c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c22:	4a45      	ldr	r2, [pc, #276]	; (8003d38 <runFRTask+0x398>)
 8003c24:	6013      	str	r3, [r2, #0]
 8003c26:	4b42      	ldr	r3, [pc, #264]	; (8003d30 <runFRTask+0x390>)
 8003c28:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	bf0c      	ite	eq
 8003c30:	2301      	moveq	r3, #1
 8003c32:	2300      	movne	r3, #0
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	461a      	mov	r2, r3
 8003c38:	2104      	movs	r1, #4
 8003c3a:	4840      	ldr	r0, [pc, #256]	; (8003d3c <runFRTask+0x39c>)
 8003c3c:	f001 ff08 	bl	8005a50 <HAL_GPIO_WritePin>
 8003c40:	4b3b      	ldr	r3, [pc, #236]	; (8003d30 <runFRTask+0x390>)
 8003c42:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	bf14      	ite	ne
 8003c4a:	2301      	movne	r3, #1
 8003c4c:	2300      	moveq	r3, #0
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	461a      	mov	r2, r3
 8003c52:	2108      	movs	r1, #8
 8003c54:	4839      	ldr	r0, [pc, #228]	; (8003d3c <runFRTask+0x39c>)
 8003c56:	f001 fefb 	bl	8005a50 <HAL_GPIO_WritePin>
 8003c5a:	4b35      	ldr	r3, [pc, #212]	; (8003d30 <runFRTask+0x390>)
 8003c5c:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	bf0c      	ite	eq
 8003c64:	2301      	moveq	r3, #1
 8003c66:	2300      	movne	r3, #0
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	2120      	movs	r1, #32
 8003c6e:	4833      	ldr	r0, [pc, #204]	; (8003d3c <runFRTask+0x39c>)
 8003c70:	f001 feee 	bl	8005a50 <HAL_GPIO_WritePin>
 8003c74:	4b2e      	ldr	r3, [pc, #184]	; (8003d30 <runFRTask+0x390>)
 8003c76:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	bf14      	ite	ne
 8003c7e:	2301      	movne	r3, #1
 8003c80:	2300      	moveq	r3, #0
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	461a      	mov	r2, r3
 8003c86:	2110      	movs	r1, #16
 8003c88:	482c      	ldr	r0, [pc, #176]	; (8003d3c <runFRTask+0x39c>)
 8003c8a:	f001 fee1 	bl	8005a50 <HAL_GPIO_WritePin>
 8003c8e:	4b28      	ldr	r3, [pc, #160]	; (8003d30 <runFRTask+0x390>)
 8003c90:	f8b3 2080 	ldrh.w	r2, [r3, #128]	; 0x80
 8003c94:	4b2a      	ldr	r3, [pc, #168]	; (8003d40 <runFRTask+0x3a0>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	635a      	str	r2, [r3, #52]	; 0x34
 8003c9a:	4b25      	ldr	r3, [pc, #148]	; (8003d30 <runFRTask+0x390>)
 8003c9c:	f8b3 2082 	ldrh.w	r2, [r3, #130]	; 0x82
 8003ca0:	4b27      	ldr	r3, [pc, #156]	; (8003d40 <runFRTask+0x3a0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003ca6:	4824      	ldr	r0, [pc, #144]	; (8003d38 <runFRTask+0x398>)
 8003ca8:	f7ff f84a 	bl	8002d40 <RobotTurn>
        osDelay(10);
 8003cac:	200a      	movs	r0, #10
 8003cae:	f006 fb4d 	bl	800a34c <osDelay>
        // targetDist = 2;
        // RobotMoveDist(&targetDist, DIR_FORWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8003cb2:	bf00      	nop
      }
      clickOnce = 0;
 8003cb4:	4b23      	ldr	r3, [pc, #140]	; (8003d44 <runFRTask+0x3a4>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8003cba:	4b23      	ldr	r3, [pc, #140]	; (8003d48 <runFRTask+0x3a8>)
 8003cbc:	781a      	ldrb	r2, [r3, #0]
 8003cbe:	4b23      	ldr	r3, [pc, #140]	; (8003d4c <runFRTask+0x3ac>)
 8003cc0:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8003cc2:	4b21      	ldr	r3, [pc, #132]	; (8003d48 <runFRTask+0x3a8>)
 8003cc4:	220b      	movs	r2, #11
 8003cc6:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8003cc8:	4b21      	ldr	r3, [pc, #132]	; (8003d50 <runFRTask+0x3b0>)
 8003cca:	781a      	ldrb	r2, [r3, #0]
 8003ccc:	4b20      	ldr	r3, [pc, #128]	; (8003d50 <runFRTask+0x3b0>)
 8003cce:	785b      	ldrb	r3, [r3, #1]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d112      	bne.n	8003cfa <runFRTask+0x35a>
      {
        __CLEAR_CURCMD(curCmd);
 8003cd4:	4b1f      	ldr	r3, [pc, #124]	; (8003d54 <runFRTask+0x3b4>)
 8003cd6:	2264      	movs	r2, #100	; 0x64
 8003cd8:	701a      	strb	r2, [r3, #0]
 8003cda:	4b1e      	ldr	r3, [pc, #120]	; (8003d54 <runFRTask+0x3b4>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8003ce0:	4a1d      	ldr	r2, [pc, #116]	; (8003d58 <runFRTask+0x3b8>)
 8003ce2:	210f      	movs	r1, #15
 8003ce4:	481d      	ldr	r0, [pc, #116]	; (8003d5c <runFRTask+0x3bc>)
 8003ce6:	f009 fadb 	bl	800d2a0 <sniprintf>
 8003cea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cee:	2206      	movs	r2, #6
 8003cf0:	491b      	ldr	r1, [pc, #108]	; (8003d60 <runFRTask+0x3c0>)
 8003cf2:	481c      	ldr	r0, [pc, #112]	; (8003d64 <runFRTask+0x3c4>)
 8003cf4:	f005 f9df 	bl	80090b6 <HAL_UART_Transmit>
 8003cf8:	e656      	b.n	80039a8 <runFRTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8003cfa:	4b15      	ldr	r3, [pc, #84]	; (8003d50 <runFRTask+0x3b0>)
 8003cfc:	785b      	ldrb	r3, [r3, #1]
 8003cfe:	4a15      	ldr	r2, [pc, #84]	; (8003d54 <runFRTask+0x3b4>)
 8003d00:	4913      	ldr	r1, [pc, #76]	; (8003d50 <runFRTask+0x3b0>)
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	440b      	add	r3, r1
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	4b11      	ldr	r3, [pc, #68]	; (8003d50 <runFRTask+0x3b0>)
 8003d0c:	785b      	ldrb	r3, [r3, #1]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	4a0f      	ldr	r2, [pc, #60]	; (8003d50 <runFRTask+0x3b0>)
 8003d12:	7892      	ldrb	r2, [r2, #2]
 8003d14:	fb93 f1f2 	sdiv	r1, r3, r2
 8003d18:	fb01 f202 	mul.w	r2, r1, r2
 8003d1c:	1a9b      	subs	r3, r3, r2
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <runFRTask+0x3b0>)
 8003d22:	705a      	strb	r2, [r3, #1]
 8003d24:	4a10      	ldr	r2, [pc, #64]	; (8003d68 <runFRTask+0x3c8>)
 8003d26:	210f      	movs	r1, #15
 8003d28:	480c      	ldr	r0, [pc, #48]	; (8003d5c <runFRTask+0x3bc>)
 8003d2a:	f009 fab9 	bl	800d2a0 <sniprintf>
    if (curTask != TASK_FR)
 8003d2e:	e63b      	b.n	80039a8 <runFRTask+0x8>
 8003d30:	20000004 	.word	0x20000004
 8003d34:	20000210 	.word	0x20000210
 8003d38:	20000444 	.word	0x20000444
 8003d3c:	40020000 	.word	0x40020000
 8003d40:	20000330 	.word	0x20000330
 8003d44:	200004b0 	.word	0x200004b0
 8003d48:	20000134 	.word	0x20000134
 8003d4c:	20000135 	.word	0x20000135
 8003d50:	200003f8 	.word	0x200003f8
 8003d54:	2000042c 	.word	0x2000042c
 8003d58:	0800dca0 	.word	0x0800dca0
 8003d5c:	20000430 	.word	0x20000430
 8003d60:	0800dca8 	.word	0x0800dca8
 8003d64:	20000378 	.word	0x20000378
 8003d68:	0800dcb0 	.word	0x0800dcb0

08003d6c <runBLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBLTask */
void runBLTask(void *argument)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBLTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BL)
 8003d74:	4b85      	ldr	r3, [pc, #532]	; (8003f8c <runBLTask+0x220>)
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	2b04      	cmp	r3, #4
 8003d7a:	d004      	beq.n	8003d86 <runBLTask+0x1a>
      osDelay(1000);
 8003d7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d80:	f006 fae4 	bl	800a34c <osDelay>
 8003d84:	e7f6      	b.n	8003d74 <runBLTask+0x8>
    else
    {

      switch (curCmd.val)
 8003d86:	4b82      	ldr	r3, [pc, #520]	; (8003f90 <runBLTask+0x224>)
 8003d88:	885b      	ldrh	r3, [r3, #2]
 8003d8a:	2b14      	cmp	r3, #20
 8003d8c:	d074      	beq.n	8003e78 <runBLTask+0x10c>
 8003d8e:	2b1e      	cmp	r3, #30
 8003d90:	f040 80e4 	bne.w	8003f5c <runBLTask+0x1f0>
      {
      case 30: // BL30 (4x2)
        __SET_CMD_CONFIG(cfgs[CONFIG_BL30], &htim8, &htim1, targetAngle);
 8003d94:	4b7f      	ldr	r3, [pc, #508]	; (8003f94 <runBLTask+0x228>)
 8003d96:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8003d9a:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8003f98 <runBLTask+0x22c>
 8003d9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003da6:	dd01      	ble.n	8003dac <runBLTask+0x40>
 8003da8:	23fa      	movs	r3, #250	; 0xfa
 8003daa:	e012      	b.n	8003dd2 <runBLTask+0x66>
 8003dac:	4b79      	ldr	r3, [pc, #484]	; (8003f94 <runBLTask+0x228>)
 8003dae:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8003db2:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8003f9c <runBLTask+0x230>
 8003db6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dbe:	d501      	bpl.n	8003dc4 <runBLTask+0x58>
 8003dc0:	2346      	movs	r3, #70	; 0x46
 8003dc2:	e006      	b.n	8003dd2 <runBLTask+0x66>
 8003dc4:	4b73      	ldr	r3, [pc, #460]	; (8003f94 <runBLTask+0x228>)
 8003dc6:	edd3 7a45 	vldr	s15, [r3, #276]	; 0x114
 8003dca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dce:	ee17 3a90 	vmov	r3, s15
 8003dd2:	4a73      	ldr	r2, [pc, #460]	; (8003fa0 <runBLTask+0x234>)
 8003dd4:	6812      	ldr	r2, [r2, #0]
 8003dd6:	6413      	str	r3, [r2, #64]	; 0x40
 8003dd8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003ddc:	f001 fb04 	bl	80053e8 <HAL_Delay>
 8003de0:	4b6c      	ldr	r3, [pc, #432]	; (8003f94 <runBLTask+0x228>)
 8003de2:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8003de6:	4a6f      	ldr	r2, [pc, #444]	; (8003fa4 <runBLTask+0x238>)
 8003de8:	6013      	str	r3, [r2, #0]
 8003dea:	4b6a      	ldr	r3, [pc, #424]	; (8003f94 <runBLTask+0x228>)
 8003dec:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	bf0c      	ite	eq
 8003df4:	2301      	moveq	r3, #1
 8003df6:	2300      	movne	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	2104      	movs	r1, #4
 8003dfe:	486a      	ldr	r0, [pc, #424]	; (8003fa8 <runBLTask+0x23c>)
 8003e00:	f001 fe26 	bl	8005a50 <HAL_GPIO_WritePin>
 8003e04:	4b63      	ldr	r3, [pc, #396]	; (8003f94 <runBLTask+0x228>)
 8003e06:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	bf14      	ite	ne
 8003e0e:	2301      	movne	r3, #1
 8003e10:	2300      	moveq	r3, #0
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	461a      	mov	r2, r3
 8003e16:	2108      	movs	r1, #8
 8003e18:	4863      	ldr	r0, [pc, #396]	; (8003fa8 <runBLTask+0x23c>)
 8003e1a:	f001 fe19 	bl	8005a50 <HAL_GPIO_WritePin>
 8003e1e:	4b5d      	ldr	r3, [pc, #372]	; (8003f94 <runBLTask+0x228>)
 8003e20:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	bf0c      	ite	eq
 8003e28:	2301      	moveq	r3, #1
 8003e2a:	2300      	movne	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	461a      	mov	r2, r3
 8003e30:	2120      	movs	r1, #32
 8003e32:	485d      	ldr	r0, [pc, #372]	; (8003fa8 <runBLTask+0x23c>)
 8003e34:	f001 fe0c 	bl	8005a50 <HAL_GPIO_WritePin>
 8003e38:	4b56      	ldr	r3, [pc, #344]	; (8003f94 <runBLTask+0x228>)
 8003e3a:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	bf14      	ite	ne
 8003e42:	2301      	movne	r3, #1
 8003e44:	2300      	moveq	r3, #0
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	461a      	mov	r2, r3
 8003e4a:	2110      	movs	r1, #16
 8003e4c:	4856      	ldr	r0, [pc, #344]	; (8003fa8 <runBLTask+0x23c>)
 8003e4e:	f001 fdff 	bl	8005a50 <HAL_GPIO_WritePin>
 8003e52:	4b50      	ldr	r3, [pc, #320]	; (8003f94 <runBLTask+0x228>)
 8003e54:	f8b3 2110 	ldrh.w	r2, [r3, #272]	; 0x110
 8003e58:	4b54      	ldr	r3, [pc, #336]	; (8003fac <runBLTask+0x240>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e5e:	4b4d      	ldr	r3, [pc, #308]	; (8003f94 <runBLTask+0x228>)
 8003e60:	f8b3 2112 	ldrh.w	r2, [r3, #274]	; 0x112
 8003e64:	4b51      	ldr	r3, [pc, #324]	; (8003fac <runBLTask+0x240>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003e6a:	484e      	ldr	r0, [pc, #312]	; (8003fa4 <runBLTask+0x238>)
 8003e6c:	f7fe ff68 	bl	8002d40 <RobotTurn>
        osDelay(10);
 8003e70:	200a      	movs	r0, #10
 8003e72:	f006 fa6b 	bl	800a34c <osDelay>
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8003e76:	e101      	b.n	800407c <runBLTask+0x310>
      case 20: // BL20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BL20], &htim8, &htim1, targetAngle);
 8003e78:	4b46      	ldr	r3, [pc, #280]	; (8003f94 <runBLTask+0x228>)
 8003e7a:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003e7e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003f98 <runBLTask+0x22c>
 8003e82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e8a:	dd01      	ble.n	8003e90 <runBLTask+0x124>
 8003e8c:	23fa      	movs	r3, #250	; 0xfa
 8003e8e:	e012      	b.n	8003eb6 <runBLTask+0x14a>
 8003e90:	4b40      	ldr	r3, [pc, #256]	; (8003f94 <runBLTask+0x228>)
 8003e92:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003e96:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8003f9c <runBLTask+0x230>
 8003e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ea2:	d501      	bpl.n	8003ea8 <runBLTask+0x13c>
 8003ea4:	2346      	movs	r3, #70	; 0x46
 8003ea6:	e006      	b.n	8003eb6 <runBLTask+0x14a>
 8003ea8:	4b3a      	ldr	r3, [pc, #232]	; (8003f94 <runBLTask+0x228>)
 8003eaa:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003eb2:	ee17 3a90 	vmov	r3, s15
 8003eb6:	4a3a      	ldr	r2, [pc, #232]	; (8003fa0 <runBLTask+0x234>)
 8003eb8:	6812      	ldr	r2, [r2, #0]
 8003eba:	6413      	str	r3, [r2, #64]	; 0x40
 8003ebc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003ec0:	f001 fa92 	bl	80053e8 <HAL_Delay>
 8003ec4:	4b33      	ldr	r3, [pc, #204]	; (8003f94 <runBLTask+0x228>)
 8003ec6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003eca:	4a36      	ldr	r2, [pc, #216]	; (8003fa4 <runBLTask+0x238>)
 8003ecc:	6013      	str	r3, [r2, #0]
 8003ece:	4b31      	ldr	r3, [pc, #196]	; (8003f94 <runBLTask+0x228>)
 8003ed0:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	bf0c      	ite	eq
 8003ed8:	2301      	moveq	r3, #1
 8003eda:	2300      	movne	r3, #0
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	461a      	mov	r2, r3
 8003ee0:	2104      	movs	r1, #4
 8003ee2:	4831      	ldr	r0, [pc, #196]	; (8003fa8 <runBLTask+0x23c>)
 8003ee4:	f001 fdb4 	bl	8005a50 <HAL_GPIO_WritePin>
 8003ee8:	4b2a      	ldr	r3, [pc, #168]	; (8003f94 <runBLTask+0x228>)
 8003eea:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	bf14      	ite	ne
 8003ef2:	2301      	movne	r3, #1
 8003ef4:	2300      	moveq	r3, #0
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	461a      	mov	r2, r3
 8003efa:	2108      	movs	r1, #8
 8003efc:	482a      	ldr	r0, [pc, #168]	; (8003fa8 <runBLTask+0x23c>)
 8003efe:	f001 fda7 	bl	8005a50 <HAL_GPIO_WritePin>
 8003f02:	4b24      	ldr	r3, [pc, #144]	; (8003f94 <runBLTask+0x228>)
 8003f04:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bf0c      	ite	eq
 8003f0c:	2301      	moveq	r3, #1
 8003f0e:	2300      	movne	r3, #0
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	461a      	mov	r2, r3
 8003f14:	2120      	movs	r1, #32
 8003f16:	4824      	ldr	r0, [pc, #144]	; (8003fa8 <runBLTask+0x23c>)
 8003f18:	f001 fd9a 	bl	8005a50 <HAL_GPIO_WritePin>
 8003f1c:	4b1d      	ldr	r3, [pc, #116]	; (8003f94 <runBLTask+0x228>)
 8003f1e:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	bf14      	ite	ne
 8003f26:	2301      	movne	r3, #1
 8003f28:	2300      	moveq	r3, #0
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	2110      	movs	r1, #16
 8003f30:	481d      	ldr	r0, [pc, #116]	; (8003fa8 <runBLTask+0x23c>)
 8003f32:	f001 fd8d 	bl	8005a50 <HAL_GPIO_WritePin>
 8003f36:	4b17      	ldr	r3, [pc, #92]	; (8003f94 <runBLTask+0x228>)
 8003f38:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 8003f3c:	4b1b      	ldr	r3, [pc, #108]	; (8003fac <runBLTask+0x240>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	635a      	str	r2, [r3, #52]	; 0x34
 8003f42:	4b14      	ldr	r3, [pc, #80]	; (8003f94 <runBLTask+0x228>)
 8003f44:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	; 0xd2
 8003f48:	4b18      	ldr	r3, [pc, #96]	; (8003fac <runBLTask+0x240>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8003f4e:	4815      	ldr	r0, [pc, #84]	; (8003fa4 <runBLTask+0x238>)
 8003f50:	f7fe fef6 	bl	8002d40 <RobotTurn>
        osDelay(10);
 8003f54:	200a      	movs	r0, #10
 8003f56:	f006 f9f9 	bl	800a34c <osDelay>
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8003f5a:	e08f      	b.n	800407c <runBLTask+0x310>
      default: // BL00 (indoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BL00], &htim8, &htim1, targetAngle);
 8003f5c:	4b0d      	ldr	r3, [pc, #52]	; (8003f94 <runBLTask+0x228>)
 8003f5e:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003f62:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003f98 <runBLTask+0x22c>
 8003f66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f6e:	dd01      	ble.n	8003f74 <runBLTask+0x208>
 8003f70:	23fa      	movs	r3, #250	; 0xfa
 8003f72:	e024      	b.n	8003fbe <runBLTask+0x252>
 8003f74:	4b07      	ldr	r3, [pc, #28]	; (8003f94 <runBLTask+0x228>)
 8003f76:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003f7a:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003f9c <runBLTask+0x230>
 8003f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f86:	d513      	bpl.n	8003fb0 <runBLTask+0x244>
 8003f88:	2346      	movs	r3, #70	; 0x46
 8003f8a:	e018      	b.n	8003fbe <runBLTask+0x252>
 8003f8c:	20000134 	.word	0x20000134
 8003f90:	2000042c 	.word	0x2000042c
 8003f94:	20000004 	.word	0x20000004
 8003f98:	437a0000 	.word	0x437a0000
 8003f9c:	428c0000 	.word	0x428c0000
 8003fa0:	20000210 	.word	0x20000210
 8003fa4:	20000444 	.word	0x20000444
 8003fa8:	40020000 	.word	0x40020000
 8003fac:	20000330 	.word	0x20000330
 8003fb0:	4b51      	ldr	r3, [pc, #324]	; (80040f8 <runBLTask+0x38c>)
 8003fb2:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003fb6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fba:	ee17 3a90 	vmov	r3, s15
 8003fbe:	4a4f      	ldr	r2, [pc, #316]	; (80040fc <runBLTask+0x390>)
 8003fc0:	6812      	ldr	r2, [r2, #0]
 8003fc2:	6413      	str	r3, [r2, #64]	; 0x40
 8003fc4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003fc8:	f001 fa0e 	bl	80053e8 <HAL_Delay>
 8003fcc:	4b4a      	ldr	r3, [pc, #296]	; (80040f8 <runBLTask+0x38c>)
 8003fce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003fd2:	4a4b      	ldr	r2, [pc, #300]	; (8004100 <runBLTask+0x394>)
 8003fd4:	6013      	str	r3, [r2, #0]
 8003fd6:	4b48      	ldr	r3, [pc, #288]	; (80040f8 <runBLTask+0x38c>)
 8003fd8:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	bf0c      	ite	eq
 8003fe0:	2301      	moveq	r3, #1
 8003fe2:	2300      	movne	r3, #0
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	2104      	movs	r1, #4
 8003fea:	4846      	ldr	r0, [pc, #280]	; (8004104 <runBLTask+0x398>)
 8003fec:	f001 fd30 	bl	8005a50 <HAL_GPIO_WritePin>
 8003ff0:	4b41      	ldr	r3, [pc, #260]	; (80040f8 <runBLTask+0x38c>)
 8003ff2:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	bf14      	ite	ne
 8003ffa:	2301      	movne	r3, #1
 8003ffc:	2300      	moveq	r3, #0
 8003ffe:	b2db      	uxtb	r3, r3
 8004000:	461a      	mov	r2, r3
 8004002:	2108      	movs	r1, #8
 8004004:	483f      	ldr	r0, [pc, #252]	; (8004104 <runBLTask+0x398>)
 8004006:	f001 fd23 	bl	8005a50 <HAL_GPIO_WritePin>
 800400a:	4b3b      	ldr	r3, [pc, #236]	; (80040f8 <runBLTask+0x38c>)
 800400c:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 8004010:	2b00      	cmp	r3, #0
 8004012:	bf0c      	ite	eq
 8004014:	2301      	moveq	r3, #1
 8004016:	2300      	movne	r3, #0
 8004018:	b2db      	uxtb	r3, r3
 800401a:	461a      	mov	r2, r3
 800401c:	2120      	movs	r1, #32
 800401e:	4839      	ldr	r0, [pc, #228]	; (8004104 <runBLTask+0x398>)
 8004020:	f001 fd16 	bl	8005a50 <HAL_GPIO_WritePin>
 8004024:	4b34      	ldr	r3, [pc, #208]	; (80040f8 <runBLTask+0x38c>)
 8004026:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800402a:	2b00      	cmp	r3, #0
 800402c:	bf14      	ite	ne
 800402e:	2301      	movne	r3, #1
 8004030:	2300      	moveq	r3, #0
 8004032:	b2db      	uxtb	r3, r3
 8004034:	461a      	mov	r2, r3
 8004036:	2110      	movs	r1, #16
 8004038:	4832      	ldr	r0, [pc, #200]	; (8004104 <runBLTask+0x398>)
 800403a:	f001 fd09 	bl	8005a50 <HAL_GPIO_WritePin>
 800403e:	4b2e      	ldr	r3, [pc, #184]	; (80040f8 <runBLTask+0x38c>)
 8004040:	f8b3 2090 	ldrh.w	r2, [r3, #144]	; 0x90
 8004044:	4b30      	ldr	r3, [pc, #192]	; (8004108 <runBLTask+0x39c>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	635a      	str	r2, [r3, #52]	; 0x34
 800404a:	4b2b      	ldr	r3, [pc, #172]	; (80040f8 <runBLTask+0x38c>)
 800404c:	f8b3 2092 	ldrh.w	r2, [r3, #146]	; 0x92
 8004050:	4b2d      	ldr	r3, [pc, #180]	; (8004108 <runBLTask+0x39c>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004056:	482a      	ldr	r0, [pc, #168]	; (8004100 <runBLTask+0x394>)
 8004058:	f7fe fe72 	bl	8002d40 <RobotTurn>
        osDelay(10);
 800405c:	200a      	movs	r0, #10
 800405e:	f006 f975 	bl	800a34c <osDelay>
        targetDist = 4;
 8004062:	4b2a      	ldr	r3, [pc, #168]	; (800410c <runBLTask+0x3a0>)
 8004064:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8004068:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 800406a:	2200      	movs	r2, #0
 800406c:	2100      	movs	r1, #0
 800406e:	4827      	ldr	r0, [pc, #156]	; (800410c <runBLTask+0x3a0>)
 8004070:	f7fe fb72 	bl	8002758 <RobotMoveDist>
        osDelay(10);
 8004074:	200a      	movs	r0, #10
 8004076:	f006 f969 	bl	800a34c <osDelay>
        break;
 800407a:	bf00      	nop
      }
      clickOnce = 0;
 800407c:	4b24      	ldr	r3, [pc, #144]	; (8004110 <runBLTask+0x3a4>)
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8004082:	4b24      	ldr	r3, [pc, #144]	; (8004114 <runBLTask+0x3a8>)
 8004084:	781a      	ldrb	r2, [r3, #0]
 8004086:	4b24      	ldr	r3, [pc, #144]	; (8004118 <runBLTask+0x3ac>)
 8004088:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 800408a:	4b22      	ldr	r3, [pc, #136]	; (8004114 <runBLTask+0x3a8>)
 800408c:	220b      	movs	r2, #11
 800408e:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004090:	4b22      	ldr	r3, [pc, #136]	; (800411c <runBLTask+0x3b0>)
 8004092:	781a      	ldrb	r2, [r3, #0]
 8004094:	4b21      	ldr	r3, [pc, #132]	; (800411c <runBLTask+0x3b0>)
 8004096:	785b      	ldrb	r3, [r3, #1]
 8004098:	429a      	cmp	r2, r3
 800409a:	d112      	bne.n	80040c2 <runBLTask+0x356>
      {
        __CLEAR_CURCMD(curCmd);
 800409c:	4b20      	ldr	r3, [pc, #128]	; (8004120 <runBLTask+0x3b4>)
 800409e:	2264      	movs	r2, #100	; 0x64
 80040a0:	701a      	strb	r2, [r3, #0]
 80040a2:	4b1f      	ldr	r3, [pc, #124]	; (8004120 <runBLTask+0x3b4>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80040a8:	4a1e      	ldr	r2, [pc, #120]	; (8004124 <runBLTask+0x3b8>)
 80040aa:	210f      	movs	r1, #15
 80040ac:	481e      	ldr	r0, [pc, #120]	; (8004128 <runBLTask+0x3bc>)
 80040ae:	f009 f8f7 	bl	800d2a0 <sniprintf>
 80040b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80040b6:	2206      	movs	r2, #6
 80040b8:	491c      	ldr	r1, [pc, #112]	; (800412c <runBLTask+0x3c0>)
 80040ba:	481d      	ldr	r0, [pc, #116]	; (8004130 <runBLTask+0x3c4>)
 80040bc:	f004 fffb 	bl	80090b6 <HAL_UART_Transmit>
 80040c0:	e658      	b.n	8003d74 <runBLTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 80040c2:	4b16      	ldr	r3, [pc, #88]	; (800411c <runBLTask+0x3b0>)
 80040c4:	785b      	ldrb	r3, [r3, #1]
 80040c6:	4a16      	ldr	r2, [pc, #88]	; (8004120 <runBLTask+0x3b4>)
 80040c8:	4914      	ldr	r1, [pc, #80]	; (800411c <runBLTask+0x3b0>)
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	440b      	add	r3, r1
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	6013      	str	r3, [r2, #0]
 80040d2:	4b12      	ldr	r3, [pc, #72]	; (800411c <runBLTask+0x3b0>)
 80040d4:	785b      	ldrb	r3, [r3, #1]
 80040d6:	3301      	adds	r3, #1
 80040d8:	4a10      	ldr	r2, [pc, #64]	; (800411c <runBLTask+0x3b0>)
 80040da:	7892      	ldrb	r2, [r2, #2]
 80040dc:	fb93 f1f2 	sdiv	r1, r3, r2
 80040e0:	fb01 f202 	mul.w	r2, r1, r2
 80040e4:	1a9b      	subs	r3, r3, r2
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	4b0c      	ldr	r3, [pc, #48]	; (800411c <runBLTask+0x3b0>)
 80040ea:	705a      	strb	r2, [r3, #1]
 80040ec:	4a11      	ldr	r2, [pc, #68]	; (8004134 <runBLTask+0x3c8>)
 80040ee:	210f      	movs	r1, #15
 80040f0:	480d      	ldr	r0, [pc, #52]	; (8004128 <runBLTask+0x3bc>)
 80040f2:	f009 f8d5 	bl	800d2a0 <sniprintf>
    if (curTask != TASK_BL)
 80040f6:	e63d      	b.n	8003d74 <runBLTask+0x8>
 80040f8:	20000004 	.word	0x20000004
 80040fc:	20000210 	.word	0x20000210
 8004100:	20000444 	.word	0x20000444
 8004104:	40020000 	.word	0x40020000
 8004108:	20000330 	.word	0x20000330
 800410c:	20000458 	.word	0x20000458
 8004110:	200004b0 	.word	0x200004b0
 8004114:	20000134 	.word	0x20000134
 8004118:	20000135 	.word	0x20000135
 800411c:	200003f8 	.word	0x200003f8
 8004120:	2000042c 	.word	0x2000042c
 8004124:	0800dca0 	.word	0x0800dca0
 8004128:	20000430 	.word	0x20000430
 800412c:	0800dca8 	.word	0x0800dca8
 8004130:	20000378 	.word	0x20000378
 8004134:	0800dcb0 	.word	0x0800dcb0

08004138 <runBRTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runBRTask */
void runBRTask(void *argument)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runBRTask */

  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_BR)
 8004140:	4b85      	ldr	r3, [pc, #532]	; (8004358 <runBRTask+0x220>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	2b05      	cmp	r3, #5
 8004146:	d004      	beq.n	8004152 <runBRTask+0x1a>
      osDelay(1000);
 8004148:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800414c:	f006 f8fe 	bl	800a34c <osDelay>
 8004150:	e7f6      	b.n	8004140 <runBRTask+0x8>
    else
    {

      switch (curCmd.val)
 8004152:	4b82      	ldr	r3, [pc, #520]	; (800435c <runBRTask+0x224>)
 8004154:	885b      	ldrh	r3, [r3, #2]
 8004156:	2b14      	cmp	r3, #20
 8004158:	d074      	beq.n	8004244 <runBRTask+0x10c>
 800415a:	2b1e      	cmp	r3, #30
 800415c:	f040 80e4 	bne.w	8004328 <runBRTask+0x1f0>
      {
      case 30: // BR30 (4x2)
        __SET_CMD_CONFIG(cfgs[CONFIG_BR30], &htim8, &htim1, targetAngle);
 8004160:	4b7f      	ldr	r3, [pc, #508]	; (8004360 <runBRTask+0x228>)
 8004162:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8004166:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8004364 <runBRTask+0x22c>
 800416a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800416e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004172:	dd01      	ble.n	8004178 <runBRTask+0x40>
 8004174:	23fa      	movs	r3, #250	; 0xfa
 8004176:	e012      	b.n	800419e <runBRTask+0x66>
 8004178:	4b79      	ldr	r3, [pc, #484]	; (8004360 <runBRTask+0x228>)
 800417a:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 800417e:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8004368 <runBRTask+0x230>
 8004182:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800418a:	d501      	bpl.n	8004190 <runBRTask+0x58>
 800418c:	2346      	movs	r3, #70	; 0x46
 800418e:	e006      	b.n	800419e <runBRTask+0x66>
 8004190:	4b73      	ldr	r3, [pc, #460]	; (8004360 <runBRTask+0x228>)
 8004192:	edd3 7a49 	vldr	s15, [r3, #292]	; 0x124
 8004196:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800419a:	ee17 3a90 	vmov	r3, s15
 800419e:	4a73      	ldr	r2, [pc, #460]	; (800436c <runBRTask+0x234>)
 80041a0:	6812      	ldr	r2, [r2, #0]
 80041a2:	6413      	str	r3, [r2, #64]	; 0x40
 80041a4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80041a8:	f001 f91e 	bl	80053e8 <HAL_Delay>
 80041ac:	4b6c      	ldr	r3, [pc, #432]	; (8004360 <runBRTask+0x228>)
 80041ae:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80041b2:	4a6f      	ldr	r2, [pc, #444]	; (8004370 <runBRTask+0x238>)
 80041b4:	6013      	str	r3, [r2, #0]
 80041b6:	4b6a      	ldr	r3, [pc, #424]	; (8004360 <runBRTask+0x228>)
 80041b8:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 80041bc:	2b00      	cmp	r3, #0
 80041be:	bf0c      	ite	eq
 80041c0:	2301      	moveq	r3, #1
 80041c2:	2300      	movne	r3, #0
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	461a      	mov	r2, r3
 80041c8:	2104      	movs	r1, #4
 80041ca:	486a      	ldr	r0, [pc, #424]	; (8004374 <runBRTask+0x23c>)
 80041cc:	f001 fc40 	bl	8005a50 <HAL_GPIO_WritePin>
 80041d0:	4b63      	ldr	r3, [pc, #396]	; (8004360 <runBRTask+0x228>)
 80041d2:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	bf14      	ite	ne
 80041da:	2301      	movne	r3, #1
 80041dc:	2300      	moveq	r3, #0
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	461a      	mov	r2, r3
 80041e2:	2108      	movs	r1, #8
 80041e4:	4863      	ldr	r0, [pc, #396]	; (8004374 <runBRTask+0x23c>)
 80041e6:	f001 fc33 	bl	8005a50 <HAL_GPIO_WritePin>
 80041ea:	4b5d      	ldr	r3, [pc, #372]	; (8004360 <runBRTask+0x228>)
 80041ec:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	bf0c      	ite	eq
 80041f4:	2301      	moveq	r3, #1
 80041f6:	2300      	movne	r3, #0
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	461a      	mov	r2, r3
 80041fc:	2120      	movs	r1, #32
 80041fe:	485d      	ldr	r0, [pc, #372]	; (8004374 <runBRTask+0x23c>)
 8004200:	f001 fc26 	bl	8005a50 <HAL_GPIO_WritePin>
 8004204:	4b56      	ldr	r3, [pc, #344]	; (8004360 <runBRTask+0x228>)
 8004206:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
 800420a:	2b00      	cmp	r3, #0
 800420c:	bf14      	ite	ne
 800420e:	2301      	movne	r3, #1
 8004210:	2300      	moveq	r3, #0
 8004212:	b2db      	uxtb	r3, r3
 8004214:	461a      	mov	r2, r3
 8004216:	2110      	movs	r1, #16
 8004218:	4856      	ldr	r0, [pc, #344]	; (8004374 <runBRTask+0x23c>)
 800421a:	f001 fc19 	bl	8005a50 <HAL_GPIO_WritePin>
 800421e:	4b50      	ldr	r3, [pc, #320]	; (8004360 <runBRTask+0x228>)
 8004220:	f8b3 2120 	ldrh.w	r2, [r3, #288]	; 0x120
 8004224:	4b54      	ldr	r3, [pc, #336]	; (8004378 <runBRTask+0x240>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	635a      	str	r2, [r3, #52]	; 0x34
 800422a:	4b4d      	ldr	r3, [pc, #308]	; (8004360 <runBRTask+0x228>)
 800422c:	f8b3 2122 	ldrh.w	r2, [r3, #290]	; 0x122
 8004230:	4b51      	ldr	r3, [pc, #324]	; (8004378 <runBRTask+0x240>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004236:	484e      	ldr	r0, [pc, #312]	; (8004370 <runBRTask+0x238>)
 8004238:	f7fe fd82 	bl	8002d40 <RobotTurn>
        osDelay(10);
 800423c:	200a      	movs	r0, #10
 800423e:	f006 f885 	bl	800a34c <osDelay>
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8004242:	e101      	b.n	8004448 <runBRTask+0x310>
      case 20: // BR20 (outdoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BR20], &htim8, &htim1, targetAngle);
 8004244:	4b46      	ldr	r3, [pc, #280]	; (8004360 <runBRTask+0x228>)
 8004246:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 800424a:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8004364 <runBRTask+0x22c>
 800424e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004256:	dd01      	ble.n	800425c <runBRTask+0x124>
 8004258:	23fa      	movs	r3, #250	; 0xfa
 800425a:	e012      	b.n	8004282 <runBRTask+0x14a>
 800425c:	4b40      	ldr	r3, [pc, #256]	; (8004360 <runBRTask+0x228>)
 800425e:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 8004262:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8004368 <runBRTask+0x230>
 8004266:	eef4 7ac7 	vcmpe.f32	s15, s14
 800426a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800426e:	d501      	bpl.n	8004274 <runBRTask+0x13c>
 8004270:	2346      	movs	r3, #70	; 0x46
 8004272:	e006      	b.n	8004282 <runBRTask+0x14a>
 8004274:	4b3a      	ldr	r3, [pc, #232]	; (8004360 <runBRTask+0x228>)
 8004276:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 800427a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800427e:	ee17 3a90 	vmov	r3, s15
 8004282:	4a3a      	ldr	r2, [pc, #232]	; (800436c <runBRTask+0x234>)
 8004284:	6812      	ldr	r2, [r2, #0]
 8004286:	6413      	str	r3, [r2, #64]	; 0x40
 8004288:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800428c:	f001 f8ac 	bl	80053e8 <HAL_Delay>
 8004290:	4b33      	ldr	r3, [pc, #204]	; (8004360 <runBRTask+0x228>)
 8004292:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8004296:	4a36      	ldr	r2, [pc, #216]	; (8004370 <runBRTask+0x238>)
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	4b31      	ldr	r3, [pc, #196]	; (8004360 <runBRTask+0x228>)
 800429c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	bf0c      	ite	eq
 80042a4:	2301      	moveq	r3, #1
 80042a6:	2300      	movne	r3, #0
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	461a      	mov	r2, r3
 80042ac:	2104      	movs	r1, #4
 80042ae:	4831      	ldr	r0, [pc, #196]	; (8004374 <runBRTask+0x23c>)
 80042b0:	f001 fbce 	bl	8005a50 <HAL_GPIO_WritePin>
 80042b4:	4b2a      	ldr	r3, [pc, #168]	; (8004360 <runBRTask+0x228>)
 80042b6:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	bf14      	ite	ne
 80042be:	2301      	movne	r3, #1
 80042c0:	2300      	moveq	r3, #0
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	461a      	mov	r2, r3
 80042c6:	2108      	movs	r1, #8
 80042c8:	482a      	ldr	r0, [pc, #168]	; (8004374 <runBRTask+0x23c>)
 80042ca:	f001 fbc1 	bl	8005a50 <HAL_GPIO_WritePin>
 80042ce:	4b24      	ldr	r3, [pc, #144]	; (8004360 <runBRTask+0x228>)
 80042d0:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	bf0c      	ite	eq
 80042d8:	2301      	moveq	r3, #1
 80042da:	2300      	movne	r3, #0
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	461a      	mov	r2, r3
 80042e0:	2120      	movs	r1, #32
 80042e2:	4824      	ldr	r0, [pc, #144]	; (8004374 <runBRTask+0x23c>)
 80042e4:	f001 fbb4 	bl	8005a50 <HAL_GPIO_WritePin>
 80042e8:	4b1d      	ldr	r3, [pc, #116]	; (8004360 <runBRTask+0x228>)
 80042ea:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	bf14      	ite	ne
 80042f2:	2301      	movne	r3, #1
 80042f4:	2300      	moveq	r3, #0
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	461a      	mov	r2, r3
 80042fa:	2110      	movs	r1, #16
 80042fc:	481d      	ldr	r0, [pc, #116]	; (8004374 <runBRTask+0x23c>)
 80042fe:	f001 fba7 	bl	8005a50 <HAL_GPIO_WritePin>
 8004302:	4b17      	ldr	r3, [pc, #92]	; (8004360 <runBRTask+0x228>)
 8004304:	f8b3 20e0 	ldrh.w	r2, [r3, #224]	; 0xe0
 8004308:	4b1b      	ldr	r3, [pc, #108]	; (8004378 <runBRTask+0x240>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	635a      	str	r2, [r3, #52]	; 0x34
 800430e:	4b14      	ldr	r3, [pc, #80]	; (8004360 <runBRTask+0x228>)
 8004310:	f8b3 20e2 	ldrh.w	r2, [r3, #226]	; 0xe2
 8004314:	4b18      	ldr	r3, [pc, #96]	; (8004378 <runBRTask+0x240>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 800431a:	4815      	ldr	r0, [pc, #84]	; (8004370 <runBRTask+0x238>)
 800431c:	f7fe fd10 	bl	8002d40 <RobotTurn>
        osDelay(10);
 8004320:	200a      	movs	r0, #10
 8004322:	f006 f813 	bl	800a34c <osDelay>
        // targetDist = 7;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        break;
 8004326:	e08f      	b.n	8004448 <runBRTask+0x310>
      default: // BR00 (indoor 3x1)
        // targetDist = 4;
        // RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
        // osDelay(10);
        __SET_CMD_CONFIG(cfgs[CONFIG_BR00], &htim8, &htim1, targetAngle);
 8004328:	4b0d      	ldr	r3, [pc, #52]	; (8004360 <runBRTask+0x228>)
 800432a:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 800432e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004364 <runBRTask+0x22c>
 8004332:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800433a:	dd01      	ble.n	8004340 <runBRTask+0x208>
 800433c:	23fa      	movs	r3, #250	; 0xfa
 800433e:	e024      	b.n	800438a <runBRTask+0x252>
 8004340:	4b07      	ldr	r3, [pc, #28]	; (8004360 <runBRTask+0x228>)
 8004342:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8004346:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8004368 <runBRTask+0x230>
 800434a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800434e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004352:	d513      	bpl.n	800437c <runBRTask+0x244>
 8004354:	2346      	movs	r3, #70	; 0x46
 8004356:	e018      	b.n	800438a <runBRTask+0x252>
 8004358:	20000134 	.word	0x20000134
 800435c:	2000042c 	.word	0x2000042c
 8004360:	20000004 	.word	0x20000004
 8004364:	437a0000 	.word	0x437a0000
 8004368:	428c0000 	.word	0x428c0000
 800436c:	20000210 	.word	0x20000210
 8004370:	20000444 	.word	0x20000444
 8004374:	40020000 	.word	0x40020000
 8004378:	20000330 	.word	0x20000330
 800437c:	4b51      	ldr	r3, [pc, #324]	; (80044c4 <runBRTask+0x38c>)
 800437e:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 8004382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004386:	ee17 3a90 	vmov	r3, s15
 800438a:	4a4f      	ldr	r2, [pc, #316]	; (80044c8 <runBRTask+0x390>)
 800438c:	6812      	ldr	r2, [r2, #0]
 800438e:	6413      	str	r3, [r2, #64]	; 0x40
 8004390:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004394:	f001 f828 	bl	80053e8 <HAL_Delay>
 8004398:	4b4a      	ldr	r3, [pc, #296]	; (80044c4 <runBRTask+0x38c>)
 800439a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800439e:	4a4b      	ldr	r2, [pc, #300]	; (80044cc <runBRTask+0x394>)
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	4b48      	ldr	r3, [pc, #288]	; (80044c4 <runBRTask+0x38c>)
 80043a4:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	bf0c      	ite	eq
 80043ac:	2301      	moveq	r3, #1
 80043ae:	2300      	movne	r3, #0
 80043b0:	b2db      	uxtb	r3, r3
 80043b2:	461a      	mov	r2, r3
 80043b4:	2104      	movs	r1, #4
 80043b6:	4846      	ldr	r0, [pc, #280]	; (80044d0 <runBRTask+0x398>)
 80043b8:	f001 fb4a 	bl	8005a50 <HAL_GPIO_WritePin>
 80043bc:	4b41      	ldr	r3, [pc, #260]	; (80044c4 <runBRTask+0x38c>)
 80043be:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	bf14      	ite	ne
 80043c6:	2301      	movne	r3, #1
 80043c8:	2300      	moveq	r3, #0
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	461a      	mov	r2, r3
 80043ce:	2108      	movs	r1, #8
 80043d0:	483f      	ldr	r0, [pc, #252]	; (80044d0 <runBRTask+0x398>)
 80043d2:	f001 fb3d 	bl	8005a50 <HAL_GPIO_WritePin>
 80043d6:	4b3b      	ldr	r3, [pc, #236]	; (80044c4 <runBRTask+0x38c>)
 80043d8:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80043dc:	2b00      	cmp	r3, #0
 80043de:	bf0c      	ite	eq
 80043e0:	2301      	moveq	r3, #1
 80043e2:	2300      	movne	r3, #0
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	461a      	mov	r2, r3
 80043e8:	2120      	movs	r1, #32
 80043ea:	4839      	ldr	r0, [pc, #228]	; (80044d0 <runBRTask+0x398>)
 80043ec:	f001 fb30 	bl	8005a50 <HAL_GPIO_WritePin>
 80043f0:	4b34      	ldr	r3, [pc, #208]	; (80044c4 <runBRTask+0x38c>)
 80043f2:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	bf14      	ite	ne
 80043fa:	2301      	movne	r3, #1
 80043fc:	2300      	moveq	r3, #0
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	461a      	mov	r2, r3
 8004402:	2110      	movs	r1, #16
 8004404:	4832      	ldr	r0, [pc, #200]	; (80044d0 <runBRTask+0x398>)
 8004406:	f001 fb23 	bl	8005a50 <HAL_GPIO_WritePin>
 800440a:	4b2e      	ldr	r3, [pc, #184]	; (80044c4 <runBRTask+0x38c>)
 800440c:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	; 0xa0
 8004410:	4b30      	ldr	r3, [pc, #192]	; (80044d4 <runBRTask+0x39c>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	635a      	str	r2, [r3, #52]	; 0x34
 8004416:	4b2b      	ldr	r3, [pc, #172]	; (80044c4 <runBRTask+0x38c>)
 8004418:	f8b3 20a2 	ldrh.w	r2, [r3, #162]	; 0xa2
 800441c:	4b2d      	ldr	r3, [pc, #180]	; (80044d4 <runBRTask+0x39c>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	639a      	str	r2, [r3, #56]	; 0x38
        RobotTurn(&targetAngle);
 8004422:	482a      	ldr	r0, [pc, #168]	; (80044cc <runBRTask+0x394>)
 8004424:	f7fe fc8c 	bl	8002d40 <RobotTurn>
        osDelay(10);
 8004428:	200a      	movs	r0, #10
 800442a:	f005 ff8f 	bl	800a34c <osDelay>
        targetDist = 4;
 800442e:	4b2a      	ldr	r3, [pc, #168]	; (80044d8 <runBRTask+0x3a0>)
 8004430:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8004434:	601a      	str	r2, [r3, #0]
        RobotMoveDist(&targetDist, DIR_BACKWARD, SPEED_MODE_T);
 8004436:	2200      	movs	r2, #0
 8004438:	2100      	movs	r1, #0
 800443a:	4827      	ldr	r0, [pc, #156]	; (80044d8 <runBRTask+0x3a0>)
 800443c:	f7fe f98c 	bl	8002758 <RobotMoveDist>
        osDelay(10);
 8004440:	200a      	movs	r0, #10
 8004442:	f005 ff83 	bl	800a34c <osDelay>
        break;
 8004446:	bf00      	nop
      }
      clickOnce = 0;
 8004448:	4b24      	ldr	r3, [pc, #144]	; (80044dc <runBRTask+0x3a4>)
 800444a:	2200      	movs	r2, #0
 800444c:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 800444e:	4b24      	ldr	r3, [pc, #144]	; (80044e0 <runBRTask+0x3a8>)
 8004450:	781a      	ldrb	r2, [r3, #0]
 8004452:	4b24      	ldr	r3, [pc, #144]	; (80044e4 <runBRTask+0x3ac>)
 8004454:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8004456:	4b22      	ldr	r3, [pc, #136]	; (80044e0 <runBRTask+0x3a8>)
 8004458:	220b      	movs	r2, #11
 800445a:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 800445c:	4b22      	ldr	r3, [pc, #136]	; (80044e8 <runBRTask+0x3b0>)
 800445e:	781a      	ldrb	r2, [r3, #0]
 8004460:	4b21      	ldr	r3, [pc, #132]	; (80044e8 <runBRTask+0x3b0>)
 8004462:	785b      	ldrb	r3, [r3, #1]
 8004464:	429a      	cmp	r2, r3
 8004466:	d112      	bne.n	800448e <runBRTask+0x356>
      {
        __CLEAR_CURCMD(curCmd);
 8004468:	4b20      	ldr	r3, [pc, #128]	; (80044ec <runBRTask+0x3b4>)
 800446a:	2264      	movs	r2, #100	; 0x64
 800446c:	701a      	strb	r2, [r3, #0]
 800446e:	4b1f      	ldr	r3, [pc, #124]	; (80044ec <runBRTask+0x3b4>)
 8004470:	2200      	movs	r2, #0
 8004472:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004474:	4a1e      	ldr	r2, [pc, #120]	; (80044f0 <runBRTask+0x3b8>)
 8004476:	210f      	movs	r1, #15
 8004478:	481e      	ldr	r0, [pc, #120]	; (80044f4 <runBRTask+0x3bc>)
 800447a:	f008 ff11 	bl	800d2a0 <sniprintf>
 800447e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004482:	2206      	movs	r2, #6
 8004484:	491c      	ldr	r1, [pc, #112]	; (80044f8 <runBRTask+0x3c0>)
 8004486:	481d      	ldr	r0, [pc, #116]	; (80044fc <runBRTask+0x3c4>)
 8004488:	f004 fe15 	bl	80090b6 <HAL_UART_Transmit>
 800448c:	e658      	b.n	8004140 <runBRTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 800448e:	4b16      	ldr	r3, [pc, #88]	; (80044e8 <runBRTask+0x3b0>)
 8004490:	785b      	ldrb	r3, [r3, #1]
 8004492:	4a16      	ldr	r2, [pc, #88]	; (80044ec <runBRTask+0x3b4>)
 8004494:	4914      	ldr	r1, [pc, #80]	; (80044e8 <runBRTask+0x3b0>)
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	4b12      	ldr	r3, [pc, #72]	; (80044e8 <runBRTask+0x3b0>)
 80044a0:	785b      	ldrb	r3, [r3, #1]
 80044a2:	3301      	adds	r3, #1
 80044a4:	4a10      	ldr	r2, [pc, #64]	; (80044e8 <runBRTask+0x3b0>)
 80044a6:	7892      	ldrb	r2, [r2, #2]
 80044a8:	fb93 f1f2 	sdiv	r1, r3, r2
 80044ac:	fb01 f202 	mul.w	r2, r1, r2
 80044b0:	1a9b      	subs	r3, r3, r2
 80044b2:	b2da      	uxtb	r2, r3
 80044b4:	4b0c      	ldr	r3, [pc, #48]	; (80044e8 <runBRTask+0x3b0>)
 80044b6:	705a      	strb	r2, [r3, #1]
 80044b8:	4a11      	ldr	r2, [pc, #68]	; (8004500 <runBRTask+0x3c8>)
 80044ba:	210f      	movs	r1, #15
 80044bc:	480d      	ldr	r0, [pc, #52]	; (80044f4 <runBRTask+0x3bc>)
 80044be:	f008 feef 	bl	800d2a0 <sniprintf>
    if (curTask != TASK_BR)
 80044c2:	e63d      	b.n	8004140 <runBRTask+0x8>
 80044c4:	20000004 	.word	0x20000004
 80044c8:	20000210 	.word	0x20000210
 80044cc:	20000444 	.word	0x20000444
 80044d0:	40020000 	.word	0x40020000
 80044d4:	20000330 	.word	0x20000330
 80044d8:	20000458 	.word	0x20000458
 80044dc:	200004b0 	.word	0x200004b0
 80044e0:	20000134 	.word	0x20000134
 80044e4:	20000135 	.word	0x20000135
 80044e8:	200003f8 	.word	0x200003f8
 80044ec:	2000042c 	.word	0x2000042c
 80044f0:	0800dca0 	.word	0x0800dca0
 80044f4:	20000430 	.word	0x20000430
 80044f8:	0800dca8 	.word	0x0800dca8
 80044fc:	20000378 	.word	0x20000378
 8004500:	0800dcb0 	.word	0x0800dcb0

08004504 <runADCTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runADCTask */
void runADCTask(void *argument)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runADCTask */
  for (;;)
  {
    if (curTask != TASK_ADC)
 800450c:	4b26      	ldr	r3, [pc, #152]	; (80045a8 <runADCTask+0xa4>)
 800450e:	781b      	ldrb	r3, [r3, #0]
 8004510:	2b08      	cmp	r3, #8
 8004512:	d004      	beq.n	800451e <runADCTask+0x1a>
      osDelay(1000);
 8004514:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004518:	f005 ff18 	bl	800a34c <osDelay>
 800451c:	e7f6      	b.n	800450c <runADCTask+0x8>
    else
    {
      //			dataPoint = 0; IR_data_raw_acc = 0; obsDist_IR = 1000;
      //			last_curTask_tick = HAL_GetTick();
      __PEND_CURCMD(curCmd);
 800451e:	4b23      	ldr	r3, [pc, #140]	; (80045ac <runADCTask+0xa8>)
 8004520:	2263      	movs	r2, #99	; 0x63
 8004522:	701a      	strb	r2, [r3, #0]
      targetDist = 40;
 8004524:	4b22      	ldr	r3, [pc, #136]	; (80045b0 <runADCTask+0xac>)
 8004526:	4a23      	ldr	r2, [pc, #140]	; (80045b4 <runADCTask+0xb0>)
 8004528:	601a      	str	r2, [r3, #0]
      //			  osDelay(5);
      //			} while (1);
      //
      //		  __ON_TASK_END(&htim8, prevTask, curTask);
      //		  HAL_ADC_Stop(&hadc1);
      clickOnce = 0;
 800452a:	4b23      	ldr	r3, [pc, #140]	; (80045b8 <runADCTask+0xb4>)
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
      prevTask = curTask;
 8004530:	4b1d      	ldr	r3, [pc, #116]	; (80045a8 <runADCTask+0xa4>)
 8004532:	781a      	ldrb	r2, [r3, #0]
 8004534:	4b21      	ldr	r3, [pc, #132]	; (80045bc <runADCTask+0xb8>)
 8004536:	701a      	strb	r2, [r3, #0]
      curTask = TASK_NONE;
 8004538:	4b1b      	ldr	r3, [pc, #108]	; (80045a8 <runADCTask+0xa4>)
 800453a:	220b      	movs	r2, #11
 800453c:	701a      	strb	r2, [r3, #0]
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 800453e:	4b20      	ldr	r3, [pc, #128]	; (80045c0 <runADCTask+0xbc>)
 8004540:	781a      	ldrb	r2, [r3, #0]
 8004542:	4b1f      	ldr	r3, [pc, #124]	; (80045c0 <runADCTask+0xbc>)
 8004544:	785b      	ldrb	r3, [r3, #1]
 8004546:	429a      	cmp	r2, r3
 8004548:	d112      	bne.n	8004570 <runADCTask+0x6c>
      {
        __CLEAR_CURCMD(curCmd);
 800454a:	4b18      	ldr	r3, [pc, #96]	; (80045ac <runADCTask+0xa8>)
 800454c:	2264      	movs	r2, #100	; 0x64
 800454e:	701a      	strb	r2, [r3, #0]
 8004550:	4b16      	ldr	r3, [pc, #88]	; (80045ac <runADCTask+0xa8>)
 8004552:	2200      	movs	r2, #0
 8004554:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004556:	4a1b      	ldr	r2, [pc, #108]	; (80045c4 <runADCTask+0xc0>)
 8004558:	210f      	movs	r1, #15
 800455a:	481b      	ldr	r0, [pc, #108]	; (80045c8 <runADCTask+0xc4>)
 800455c:	f008 fea0 	bl	800d2a0 <sniprintf>
 8004560:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004564:	2206      	movs	r2, #6
 8004566:	4919      	ldr	r1, [pc, #100]	; (80045cc <runADCTask+0xc8>)
 8004568:	4819      	ldr	r0, [pc, #100]	; (80045d0 <runADCTask+0xcc>)
 800456a:	f004 fda4 	bl	80090b6 <HAL_UART_Transmit>
 800456e:	e7cd      	b.n	800450c <runADCTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004570:	4b13      	ldr	r3, [pc, #76]	; (80045c0 <runADCTask+0xbc>)
 8004572:	785b      	ldrb	r3, [r3, #1]
 8004574:	4a0d      	ldr	r2, [pc, #52]	; (80045ac <runADCTask+0xa8>)
 8004576:	4912      	ldr	r1, [pc, #72]	; (80045c0 <runADCTask+0xbc>)
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	6013      	str	r3, [r2, #0]
 8004580:	4b0f      	ldr	r3, [pc, #60]	; (80045c0 <runADCTask+0xbc>)
 8004582:	785b      	ldrb	r3, [r3, #1]
 8004584:	3301      	adds	r3, #1
 8004586:	4a0e      	ldr	r2, [pc, #56]	; (80045c0 <runADCTask+0xbc>)
 8004588:	7892      	ldrb	r2, [r2, #2]
 800458a:	fb93 f1f2 	sdiv	r1, r3, r2
 800458e:	fb01 f202 	mul.w	r2, r1, r2
 8004592:	1a9b      	subs	r3, r3, r2
 8004594:	b2da      	uxtb	r2, r3
 8004596:	4b0a      	ldr	r3, [pc, #40]	; (80045c0 <runADCTask+0xbc>)
 8004598:	705a      	strb	r2, [r3, #1]
 800459a:	4a0e      	ldr	r2, [pc, #56]	; (80045d4 <runADCTask+0xd0>)
 800459c:	210f      	movs	r1, #15
 800459e:	480a      	ldr	r0, [pc, #40]	; (80045c8 <runADCTask+0xc4>)
 80045a0:	f008 fe7e 	bl	800d2a0 <sniprintf>
    if (curTask != TASK_ADC)
 80045a4:	e7b2      	b.n	800450c <runADCTask+0x8>
 80045a6:	bf00      	nop
 80045a8:	20000134 	.word	0x20000134
 80045ac:	2000042c 	.word	0x2000042c
 80045b0:	20000458 	.word	0x20000458
 80045b4:	42200000 	.word	0x42200000
 80045b8:	200004b0 	.word	0x200004b0
 80045bc:	20000135 	.word	0x20000135
 80045c0:	200003f8 	.word	0x200003f8
 80045c4:	0800dca0 	.word	0x0800dca0
 80045c8:	20000430 	.word	0x20000430
 80045cc:	0800dca8 	.word	0x0800dca8
 80045d0:	20000378 	.word	0x20000378
 80045d4:	0800dcb0 	.word	0x0800dcb0

080045d8 <runCmdTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runCmdTask */
void runCmdTask(void *argument)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runCmdTask */
  /* Infinite loop */
  for (;;)
  {
    switch (curCmd.index)
 80045e0:	4bc6      	ldr	r3, [pc, #792]	; (80048fc <runCmdTask+0x324>)
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	3b01      	subs	r3, #1
 80045e6:	2b63      	cmp	r3, #99	; 0x63
 80045e8:	f200 82e1 	bhi.w	8004bae <runCmdTask+0x5d6>
 80045ec:	a201      	add	r2, pc, #4	; (adr r2, 80045f4 <runCmdTask+0x1c>)
 80045ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045f2:	bf00      	nop
 80045f4:	08004785 	.word	0x08004785
 80045f8:	08004793 	.word	0x08004793
 80045fc:	080047a1 	.word	0x080047a1
 8004600:	080047a1 	.word	0x080047a1
 8004604:	080047a1 	.word	0x080047a1
 8004608:	080047a1 	.word	0x080047a1
 800460c:	08004971 	.word	0x08004971
 8004610:	0800497f 	.word	0x0800497f
 8004614:	0800498d 	.word	0x0800498d
 8004618:	0800499b 	.word	0x0800499b
 800461c:	080049a9 	.word	0x080049a9
 8004620:	080049a9 	.word	0x080049a9
 8004624:	080049f1 	.word	0x080049f1
 8004628:	080049f9 	.word	0x080049f9
 800462c:	08004baf 	.word	0x08004baf
 8004630:	08004baf 	.word	0x08004baf
 8004634:	08004baf 	.word	0x08004baf
 8004638:	08004baf 	.word	0x08004baf
 800463c:	08004baf 	.word	0x08004baf
 8004640:	08004baf 	.word	0x08004baf
 8004644:	08004baf 	.word	0x08004baf
 8004648:	08004baf 	.word	0x08004baf
 800464c:	08004baf 	.word	0x08004baf
 8004650:	08004baf 	.word	0x08004baf
 8004654:	08004baf 	.word	0x08004baf
 8004658:	08004baf 	.word	0x08004baf
 800465c:	08004baf 	.word	0x08004baf
 8004660:	08004baf 	.word	0x08004baf
 8004664:	08004baf 	.word	0x08004baf
 8004668:	08004baf 	.word	0x08004baf
 800466c:	08004baf 	.word	0x08004baf
 8004670:	08004baf 	.word	0x08004baf
 8004674:	08004baf 	.word	0x08004baf
 8004678:	08004baf 	.word	0x08004baf
 800467c:	08004baf 	.word	0x08004baf
 8004680:	08004baf 	.word	0x08004baf
 8004684:	08004baf 	.word	0x08004baf
 8004688:	08004baf 	.word	0x08004baf
 800468c:	08004baf 	.word	0x08004baf
 8004690:	08004baf 	.word	0x08004baf
 8004694:	08004baf 	.word	0x08004baf
 8004698:	08004baf 	.word	0x08004baf
 800469c:	08004baf 	.word	0x08004baf
 80046a0:	08004baf 	.word	0x08004baf
 80046a4:	08004baf 	.word	0x08004baf
 80046a8:	08004baf 	.word	0x08004baf
 80046ac:	08004baf 	.word	0x08004baf
 80046b0:	08004baf 	.word	0x08004baf
 80046b4:	08004baf 	.word	0x08004baf
 80046b8:	08004baf 	.word	0x08004baf
 80046bc:	08004baf 	.word	0x08004baf
 80046c0:	08004baf 	.word	0x08004baf
 80046c4:	08004baf 	.word	0x08004baf
 80046c8:	08004baf 	.word	0x08004baf
 80046cc:	08004baf 	.word	0x08004baf
 80046d0:	08004baf 	.word	0x08004baf
 80046d4:	08004baf 	.word	0x08004baf
 80046d8:	08004baf 	.word	0x08004baf
 80046dc:	08004baf 	.word	0x08004baf
 80046e0:	08004baf 	.word	0x08004baf
 80046e4:	08004baf 	.word	0x08004baf
 80046e8:	08004baf 	.word	0x08004baf
 80046ec:	08004baf 	.word	0x08004baf
 80046f0:	08004baf 	.word	0x08004baf
 80046f4:	08004baf 	.word	0x08004baf
 80046f8:	08004baf 	.word	0x08004baf
 80046fc:	08004baf 	.word	0x08004baf
 8004700:	08004baf 	.word	0x08004baf
 8004704:	08004baf 	.word	0x08004baf
 8004708:	08004baf 	.word	0x08004baf
 800470c:	08004baf 	.word	0x08004baf
 8004710:	08004baf 	.word	0x08004baf
 8004714:	08004baf 	.word	0x08004baf
 8004718:	08004baf 	.word	0x08004baf
 800471c:	08004baf 	.word	0x08004baf
 8004720:	08004baf 	.word	0x08004baf
 8004724:	08004baf 	.word	0x08004baf
 8004728:	08004baf 	.word	0x08004baf
 800472c:	08004baf 	.word	0x08004baf
 8004730:	08004baf 	.word	0x08004baf
 8004734:	08004baf 	.word	0x08004baf
 8004738:	08004baf 	.word	0x08004baf
 800473c:	08004baf 	.word	0x08004baf
 8004740:	08004baf 	.word	0x08004baf
 8004744:	08004baf 	.word	0x08004baf
 8004748:	08004baf 	.word	0x08004baf
 800474c:	08004baf 	.word	0x08004baf
 8004750:	08004a07 	.word	0x08004a07
 8004754:	08004a07 	.word	0x08004a07
 8004758:	08004adb 	.word	0x08004adb
 800475c:	08004adb 	.word	0x08004adb
 8004760:	08004baf 	.word	0x08004baf
 8004764:	08004baf 	.word	0x08004baf
 8004768:	08004baf 	.word	0x08004baf
 800476c:	08004baf 	.word	0x08004baf
 8004770:	08004baf 	.word	0x08004baf
 8004774:	08004baf 	.word	0x08004baf
 8004778:	08004baf 	.word	0x08004baf
 800477c:	08004baf 	.word	0x08004baf
 8004780:	08004baf 	.word	0x08004baf
    {
      //	  	 case 0: // STOP handled in UART IRQ directly
      //	  	  	  break;
    case 1: // FW
      curTask = TASK_MOVE_FORWARD;
 8004784:	4b5e      	ldr	r3, [pc, #376]	; (8004900 <runCmdTask+0x328>)
 8004786:	2200      	movs	r2, #0
 8004788:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 800478a:	4b5c      	ldr	r3, [pc, #368]	; (80048fc <runCmdTask+0x324>)
 800478c:	2263      	movs	r2, #99	; 0x63
 800478e:	701a      	strb	r2, [r3, #0]
      break;
 8004790:	e20e      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 2: // BW
      curTask = TASK_MOVE_BACKWARD;
 8004792:	4b5b      	ldr	r3, [pc, #364]	; (8004900 <runCmdTask+0x328>)
 8004794:	2201      	movs	r2, #1
 8004796:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004798:	4b58      	ldr	r3, [pc, #352]	; (80048fc <runCmdTask+0x324>)
 800479a:	2263      	movs	r2, #99	; 0x63
 800479c:	701a      	strb	r2, [r3, #0]
      break;
 800479e:	e207      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 3: // FL manual
    case 4: // FR manual
    case 5: // BL manual
    case 6: // BR manual
      __SET_CMD_CONFIG(cfgs[curCmd.index], &htim8, &htim1, targetAngle);
 80047a0:	4b56      	ldr	r3, [pc, #344]	; (80048fc <runCmdTask+0x324>)
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	4a57      	ldr	r2, [pc, #348]	; (8004904 <runCmdTask+0x32c>)
 80047a6:	011b      	lsls	r3, r3, #4
 80047a8:	4413      	add	r3, r2
 80047aa:	3304      	adds	r3, #4
 80047ac:	edd3 7a00 	vldr	s15, [r3]
 80047b0:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8004908 <runCmdTask+0x330>
 80047b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047bc:	dd01      	ble.n	80047c2 <runCmdTask+0x1ea>
 80047be:	23fa      	movs	r3, #250	; 0xfa
 80047c0:	e01c      	b.n	80047fc <runCmdTask+0x224>
 80047c2:	4b4e      	ldr	r3, [pc, #312]	; (80048fc <runCmdTask+0x324>)
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	4a4f      	ldr	r2, [pc, #316]	; (8004904 <runCmdTask+0x32c>)
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	4413      	add	r3, r2
 80047cc:	3304      	adds	r3, #4
 80047ce:	edd3 7a00 	vldr	s15, [r3]
 80047d2:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 800490c <runCmdTask+0x334>
 80047d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047de:	d501      	bpl.n	80047e4 <runCmdTask+0x20c>
 80047e0:	2346      	movs	r3, #70	; 0x46
 80047e2:	e00b      	b.n	80047fc <runCmdTask+0x224>
 80047e4:	4b45      	ldr	r3, [pc, #276]	; (80048fc <runCmdTask+0x324>)
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	4a46      	ldr	r2, [pc, #280]	; (8004904 <runCmdTask+0x32c>)
 80047ea:	011b      	lsls	r3, r3, #4
 80047ec:	4413      	add	r3, r2
 80047ee:	3304      	adds	r3, #4
 80047f0:	edd3 7a00 	vldr	s15, [r3]
 80047f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047f8:	ee17 3a90 	vmov	r3, s15
 80047fc:	4a44      	ldr	r2, [pc, #272]	; (8004910 <runCmdTask+0x338>)
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	6413      	str	r3, [r2, #64]	; 0x40
 8004802:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004806:	f000 fdef 	bl	80053e8 <HAL_Delay>
 800480a:	4b3c      	ldr	r3, [pc, #240]	; (80048fc <runCmdTask+0x324>)
 800480c:	781b      	ldrb	r3, [r3, #0]
 800480e:	4a3d      	ldr	r2, [pc, #244]	; (8004904 <runCmdTask+0x32c>)
 8004810:	011b      	lsls	r3, r3, #4
 8004812:	4413      	add	r3, r2
 8004814:	3308      	adds	r3, #8
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4a3e      	ldr	r2, [pc, #248]	; (8004914 <runCmdTask+0x33c>)
 800481a:	6013      	str	r3, [r2, #0]
 800481c:	4b37      	ldr	r3, [pc, #220]	; (80048fc <runCmdTask+0x324>)
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	4a38      	ldr	r2, [pc, #224]	; (8004904 <runCmdTask+0x32c>)
 8004822:	011b      	lsls	r3, r3, #4
 8004824:	4413      	add	r3, r2
 8004826:	330c      	adds	r3, #12
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	bf0c      	ite	eq
 800482e:	2301      	moveq	r3, #1
 8004830:	2300      	movne	r3, #0
 8004832:	b2db      	uxtb	r3, r3
 8004834:	461a      	mov	r2, r3
 8004836:	2104      	movs	r1, #4
 8004838:	4837      	ldr	r0, [pc, #220]	; (8004918 <runCmdTask+0x340>)
 800483a:	f001 f909 	bl	8005a50 <HAL_GPIO_WritePin>
 800483e:	4b2f      	ldr	r3, [pc, #188]	; (80048fc <runCmdTask+0x324>)
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	4a30      	ldr	r2, [pc, #192]	; (8004904 <runCmdTask+0x32c>)
 8004844:	011b      	lsls	r3, r3, #4
 8004846:	4413      	add	r3, r2
 8004848:	330c      	adds	r3, #12
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	bf14      	ite	ne
 8004850:	2301      	movne	r3, #1
 8004852:	2300      	moveq	r3, #0
 8004854:	b2db      	uxtb	r3, r3
 8004856:	461a      	mov	r2, r3
 8004858:	2108      	movs	r1, #8
 800485a:	482f      	ldr	r0, [pc, #188]	; (8004918 <runCmdTask+0x340>)
 800485c:	f001 f8f8 	bl	8005a50 <HAL_GPIO_WritePin>
 8004860:	4b26      	ldr	r3, [pc, #152]	; (80048fc <runCmdTask+0x324>)
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	4a27      	ldr	r2, [pc, #156]	; (8004904 <runCmdTask+0x32c>)
 8004866:	011b      	lsls	r3, r3, #4
 8004868:	4413      	add	r3, r2
 800486a:	330c      	adds	r3, #12
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	bf0c      	ite	eq
 8004872:	2301      	moveq	r3, #1
 8004874:	2300      	movne	r3, #0
 8004876:	b2db      	uxtb	r3, r3
 8004878:	461a      	mov	r2, r3
 800487a:	2120      	movs	r1, #32
 800487c:	4826      	ldr	r0, [pc, #152]	; (8004918 <runCmdTask+0x340>)
 800487e:	f001 f8e7 	bl	8005a50 <HAL_GPIO_WritePin>
 8004882:	4b1e      	ldr	r3, [pc, #120]	; (80048fc <runCmdTask+0x324>)
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	4a1f      	ldr	r2, [pc, #124]	; (8004904 <runCmdTask+0x32c>)
 8004888:	011b      	lsls	r3, r3, #4
 800488a:	4413      	add	r3, r2
 800488c:	330c      	adds	r3, #12
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b00      	cmp	r3, #0
 8004892:	bf14      	ite	ne
 8004894:	2301      	movne	r3, #1
 8004896:	2300      	moveq	r3, #0
 8004898:	b2db      	uxtb	r3, r3
 800489a:	461a      	mov	r2, r3
 800489c:	2110      	movs	r1, #16
 800489e:	481e      	ldr	r0, [pc, #120]	; (8004918 <runCmdTask+0x340>)
 80048a0:	f001 f8d6 	bl	8005a50 <HAL_GPIO_WritePin>
 80048a4:	4b15      	ldr	r3, [pc, #84]	; (80048fc <runCmdTask+0x324>)
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	4a16      	ldr	r2, [pc, #88]	; (8004904 <runCmdTask+0x32c>)
 80048aa:	011b      	lsls	r3, r3, #4
 80048ac:	4413      	add	r3, r2
 80048ae:	881a      	ldrh	r2, [r3, #0]
 80048b0:	4b1a      	ldr	r3, [pc, #104]	; (800491c <runCmdTask+0x344>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	635a      	str	r2, [r3, #52]	; 0x34
 80048b6:	4b11      	ldr	r3, [pc, #68]	; (80048fc <runCmdTask+0x324>)
 80048b8:	781b      	ldrb	r3, [r3, #0]
 80048ba:	4a12      	ldr	r2, [pc, #72]	; (8004904 <runCmdTask+0x32c>)
 80048bc:	011b      	lsls	r3, r3, #4
 80048be:	4413      	add	r3, r2
 80048c0:	3302      	adds	r3, #2
 80048c2:	881a      	ldrh	r2, [r3, #0]
 80048c4:	4b15      	ldr	r3, [pc, #84]	; (800491c <runCmdTask+0x344>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	639a      	str	r2, [r3, #56]	; 0x38
      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 80048ca:	4b15      	ldr	r3, [pc, #84]	; (8004920 <runCmdTask+0x348>)
 80048cc:	781a      	ldrb	r2, [r3, #0]
 80048ce:	4b14      	ldr	r3, [pc, #80]	; (8004920 <runCmdTask+0x348>)
 80048d0:	785b      	ldrb	r3, [r3, #1]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d12e      	bne.n	8004934 <runCmdTask+0x35c>
      {
        __CLEAR_CURCMD(curCmd);
 80048d6:	4b09      	ldr	r3, [pc, #36]	; (80048fc <runCmdTask+0x324>)
 80048d8:	2264      	movs	r2, #100	; 0x64
 80048da:	701a      	strb	r2, [r3, #0]
 80048dc:	4b07      	ldr	r3, [pc, #28]	; (80048fc <runCmdTask+0x324>)
 80048de:	2200      	movs	r2, #0
 80048e0:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 80048e2:	4a10      	ldr	r2, [pc, #64]	; (8004924 <runCmdTask+0x34c>)
 80048e4:	210f      	movs	r1, #15
 80048e6:	4810      	ldr	r0, [pc, #64]	; (8004928 <runCmdTask+0x350>)
 80048e8:	f008 fcda 	bl	800d2a0 <sniprintf>
 80048ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80048f0:	2206      	movs	r2, #6
 80048f2:	490e      	ldr	r1, [pc, #56]	; (800492c <runCmdTask+0x354>)
 80048f4:	480e      	ldr	r0, [pc, #56]	; (8004930 <runCmdTask+0x358>)
 80048f6:	f004 fbde 	bl	80090b6 <HAL_UART_Transmit>
 80048fa:	e035      	b.n	8004968 <runCmdTask+0x390>
 80048fc:	2000042c 	.word	0x2000042c
 8004900:	20000134 	.word	0x20000134
 8004904:	20000004 	.word	0x20000004
 8004908:	437a0000 	.word	0x437a0000
 800490c:	428c0000 	.word	0x428c0000
 8004910:	20000210 	.word	0x20000210
 8004914:	20000444 	.word	0x20000444
 8004918:	40020000 	.word	0x40020000
 800491c:	20000330 	.word	0x20000330
 8004920:	200003f8 	.word	0x200003f8
 8004924:	0800dca0 	.word	0x0800dca0
 8004928:	20000430 	.word	0x20000430
 800492c:	0800dca8 	.word	0x0800dca8
 8004930:	20000378 	.word	0x20000378
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004934:	4ba0      	ldr	r3, [pc, #640]	; (8004bb8 <runCmdTask+0x5e0>)
 8004936:	785b      	ldrb	r3, [r3, #1]
 8004938:	4aa0      	ldr	r2, [pc, #640]	; (8004bbc <runCmdTask+0x5e4>)
 800493a:	499f      	ldr	r1, [pc, #636]	; (8004bb8 <runCmdTask+0x5e0>)
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	440b      	add	r3, r1
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	6013      	str	r3, [r2, #0]
 8004944:	4b9c      	ldr	r3, [pc, #624]	; (8004bb8 <runCmdTask+0x5e0>)
 8004946:	785b      	ldrb	r3, [r3, #1]
 8004948:	3301      	adds	r3, #1
 800494a:	4a9b      	ldr	r2, [pc, #620]	; (8004bb8 <runCmdTask+0x5e0>)
 800494c:	7892      	ldrb	r2, [r2, #2]
 800494e:	fb93 f1f2 	sdiv	r1, r3, r2
 8004952:	fb01 f202 	mul.w	r2, r1, r2
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	b2da      	uxtb	r2, r3
 800495a:	4b97      	ldr	r3, [pc, #604]	; (8004bb8 <runCmdTask+0x5e0>)
 800495c:	705a      	strb	r2, [r3, #1]
 800495e:	4a98      	ldr	r2, [pc, #608]	; (8004bc0 <runCmdTask+0x5e8>)
 8004960:	210f      	movs	r1, #15
 8004962:	4898      	ldr	r0, [pc, #608]	; (8004bc4 <runCmdTask+0x5ec>)
 8004964:	f008 fc9c 	bl	800d2a0 <sniprintf>
      __PEND_CURCMD(curCmd);
 8004968:	4b94      	ldr	r3, [pc, #592]	; (8004bbc <runCmdTask+0x5e4>)
 800496a:	2263      	movs	r2, #99	; 0x63
 800496c:	701a      	strb	r2, [r3, #0]
      break;
 800496e:	e11f      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 7: // FL
      curTask = TASK_FL;
 8004970:	4b95      	ldr	r3, [pc, #596]	; (8004bc8 <runCmdTask+0x5f0>)
 8004972:	2202      	movs	r2, #2
 8004974:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004976:	4b91      	ldr	r3, [pc, #580]	; (8004bbc <runCmdTask+0x5e4>)
 8004978:	2263      	movs	r2, #99	; 0x63
 800497a:	701a      	strb	r2, [r3, #0]
      break;
 800497c:	e118      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 8: // FR
      curTask = TASK_FR;
 800497e:	4b92      	ldr	r3, [pc, #584]	; (8004bc8 <runCmdTask+0x5f0>)
 8004980:	2203      	movs	r2, #3
 8004982:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004984:	4b8d      	ldr	r3, [pc, #564]	; (8004bbc <runCmdTask+0x5e4>)
 8004986:	2263      	movs	r2, #99	; 0x63
 8004988:	701a      	strb	r2, [r3, #0]
      break;
 800498a:	e111      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 9: // BL
      curTask = TASK_BL;
 800498c:	4b8e      	ldr	r3, [pc, #568]	; (8004bc8 <runCmdTask+0x5f0>)
 800498e:	2204      	movs	r2, #4
 8004990:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 8004992:	4b8a      	ldr	r3, [pc, #552]	; (8004bbc <runCmdTask+0x5e4>)
 8004994:	2263      	movs	r2, #99	; 0x63
 8004996:	701a      	strb	r2, [r3, #0]
      break;
 8004998:	e10a      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 10: // BR
      curTask = TASK_BR;
 800499a:	4b8b      	ldr	r3, [pc, #556]	; (8004bc8 <runCmdTask+0x5f0>)
 800499c:	2205      	movs	r2, #5
 800499e:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 80049a0:	4b86      	ldr	r3, [pc, #536]	; (8004bbc <runCmdTask+0x5e4>)
 80049a2:	2263      	movs	r2, #99	; 0x63
 80049a4:	701a      	strb	r2, [r3, #0]
      break;
 80049a6:	e103      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 11: // TL
    case 12: // TR
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 11 ? 1 : 0);
 80049a8:	4b84      	ldr	r3, [pc, #528]	; (8004bbc <runCmdTask+0x5e4>)
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	2b0b      	cmp	r3, #11
 80049ae:	d004      	beq.n	80049ba <runCmdTask+0x3e2>
 80049b0:	4b86      	ldr	r3, [pc, #536]	; (8004bcc <runCmdTask+0x5f4>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	22fa      	movs	r2, #250	; 0xfa
 80049b6:	641a      	str	r2, [r3, #64]	; 0x40
 80049b8:	e003      	b.n	80049c2 <runCmdTask+0x3ea>
 80049ba:	4b84      	ldr	r3, [pc, #528]	; (8004bcc <runCmdTask+0x5f4>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2246      	movs	r2, #70	; 0x46
 80049c0:	641a      	str	r2, [r3, #64]	; 0x40
 80049c2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80049c6:	f000 fd0f 	bl	80053e8 <HAL_Delay>
      __CLEAR_CURCMD(curCmd);
 80049ca:	4b7c      	ldr	r3, [pc, #496]	; (8004bbc <runCmdTask+0x5e4>)
 80049cc:	2264      	movs	r2, #100	; 0x64
 80049ce:	701a      	strb	r2, [r3, #0]
 80049d0:	4b7a      	ldr	r3, [pc, #488]	; (8004bbc <runCmdTask+0x5e4>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 80049d6:	4a7e      	ldr	r2, [pc, #504]	; (8004bd0 <runCmdTask+0x5f8>)
 80049d8:	210f      	movs	r1, #15
 80049da:	487a      	ldr	r0, [pc, #488]	; (8004bc4 <runCmdTask+0x5ec>)
 80049dc:	f008 fc60 	bl	800d2a0 <sniprintf>
 80049e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80049e4:	2206      	movs	r2, #6
 80049e6:	497b      	ldr	r1, [pc, #492]	; (8004bd4 <runCmdTask+0x5fc>)
 80049e8:	487b      	ldr	r0, [pc, #492]	; (8004bd8 <runCmdTask+0x600>)
 80049ea:	f004 fb64 	bl	80090b6 <HAL_UART_Transmit>
      break;
 80049ee:	e0df      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 13: // debug IR sensor
      curTask = TASK_ADC;
 80049f0:	4b75      	ldr	r3, [pc, #468]	; (8004bc8 <runCmdTask+0x5f0>)
 80049f2:	2208      	movs	r2, #8
 80049f4:	701a      	strb	r2, [r3, #0]
      break;
 80049f6:	e0db      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 14: // DT move until specified distance from obstacle
      curTask = TASK_MOVE_OBS;
 80049f8:	4b73      	ldr	r3, [pc, #460]	; (8004bc8 <runCmdTask+0x5f0>)
 80049fa:	2209      	movs	r2, #9
 80049fc:	701a      	strb	r2, [r3, #0]
      __PEND_CURCMD(curCmd);
 80049fe:	4b6f      	ldr	r3, [pc, #444]	; (8004bbc <runCmdTask+0x5e4>)
 8004a00:	2263      	movs	r2, #99	; 0x63
 8004a02:	701a      	strb	r2, [r3, #0]
      break;
 8004a04:	e0d4      	b.n	8004bb0 <runCmdTask+0x5d8>
    //   __PEND_CURCMD(curCmd);
    //   break;
    case 88: // FAxxx, forward rotate left by xxx degree
    case 89: // FCxxx, forward rotate right by xxx degree
             // TODO: ack for FA and FC, BA and BC
      __SET_SERVO_TURN_MAX(&htim1, curCmd.index - 88);
 8004a06:	4b6d      	ldr	r3, [pc, #436]	; (8004bbc <runCmdTask+0x5e4>)
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	2b58      	cmp	r3, #88	; 0x58
 8004a0c:	d004      	beq.n	8004a18 <runCmdTask+0x440>
 8004a0e:	4b6f      	ldr	r3, [pc, #444]	; (8004bcc <runCmdTask+0x5f4>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	22fa      	movs	r2, #250	; 0xfa
 8004a14:	641a      	str	r2, [r3, #64]	; 0x40
 8004a16:	e003      	b.n	8004a20 <runCmdTask+0x448>
 8004a18:	4b6c      	ldr	r3, [pc, #432]	; (8004bcc <runCmdTask+0x5f4>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	2246      	movs	r2, #70	; 0x46
 8004a1e:	641a      	str	r2, [r3, #64]	; 0x40
 8004a20:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004a24:	f000 fce0 	bl	80053e8 <HAL_Delay>
      __SET_MOTOR_DIRECTION(DIR_FORWARD);
 8004a28:	2200      	movs	r2, #0
 8004a2a:	2104      	movs	r1, #4
 8004a2c:	486b      	ldr	r0, [pc, #428]	; (8004bdc <runCmdTask+0x604>)
 8004a2e:	f001 f80f 	bl	8005a50 <HAL_GPIO_WritePin>
 8004a32:	2201      	movs	r2, #1
 8004a34:	2108      	movs	r1, #8
 8004a36:	4869      	ldr	r0, [pc, #420]	; (8004bdc <runCmdTask+0x604>)
 8004a38:	f001 f80a 	bl	8005a50 <HAL_GPIO_WritePin>
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	2120      	movs	r1, #32
 8004a40:	4866      	ldr	r0, [pc, #408]	; (8004bdc <runCmdTask+0x604>)
 8004a42:	f001 f805 	bl	8005a50 <HAL_GPIO_WritePin>
 8004a46:	2201      	movs	r2, #1
 8004a48:	2110      	movs	r1, #16
 8004a4a:	4864      	ldr	r0, [pc, #400]	; (8004bdc <runCmdTask+0x604>)
 8004a4c:	f001 f800 	bl	8005a50 <HAL_GPIO_WritePin>
      if (curCmd.index == 88)
 8004a50:	4b5a      	ldr	r3, [pc, #360]	; (8004bbc <runCmdTask+0x5e4>)
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	2b58      	cmp	r3, #88	; 0x58
 8004a56:	d113      	bne.n	8004a80 <runCmdTask+0x4a8>
      {
        targetAngle = curCmd.val;
 8004a58:	4b58      	ldr	r3, [pc, #352]	; (8004bbc <runCmdTask+0x5e4>)
 8004a5a:	885b      	ldrh	r3, [r3, #2]
 8004a5c:	ee07 3a90 	vmov	s15, r3
 8004a60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a64:	4b5e      	ldr	r3, [pc, #376]	; (8004be0 <runCmdTask+0x608>)
 8004a66:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 800, 1200);
 8004a6a:	4b5e      	ldr	r3, [pc, #376]	; (8004be4 <runCmdTask+0x60c>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8004a72:	635a      	str	r2, [r3, #52]	; 0x34
 8004a74:	4b5b      	ldr	r3, [pc, #364]	; (8004be4 <runCmdTask+0x60c>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8004a7c:	639a      	str	r2, [r3, #56]	; 0x38
 8004a7e:	e013      	b.n	8004aa8 <runCmdTask+0x4d0>
      }
      else
      {
        targetAngle = -curCmd.val;
 8004a80:	4b4e      	ldr	r3, [pc, #312]	; (8004bbc <runCmdTask+0x5e4>)
 8004a82:	885b      	ldrh	r3, [r3, #2]
 8004a84:	425b      	negs	r3, r3
 8004a86:	ee07 3a90 	vmov	s15, r3
 8004a8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a8e:	4b54      	ldr	r3, [pc, #336]	; (8004be0 <runCmdTask+0x608>)
 8004a90:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1200, 800);
 8004a94:	4b53      	ldr	r3, [pc, #332]	; (8004be4 <runCmdTask+0x60c>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8004a9c:	635a      	str	r2, [r3, #52]	; 0x34
 8004a9e:	4b51      	ldr	r3, [pc, #324]	; (8004be4 <runCmdTask+0x60c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f44f 7248 	mov.w	r2, #800	; 0x320
 8004aa6:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 8004aa8:	4b44      	ldr	r3, [pc, #272]	; (8004bbc <runCmdTask+0x5e4>)
 8004aaa:	2263      	movs	r2, #99	; 0x63
 8004aac:	701a      	strb	r2, [r3, #0]
      RobotTurn(&targetAngle);
 8004aae:	484c      	ldr	r0, [pc, #304]	; (8004be0 <runCmdTask+0x608>)
 8004ab0:	f7fe f946 	bl	8002d40 <RobotTurn>
      __CLEAR_CURCMD(curCmd);
 8004ab4:	4b41      	ldr	r3, [pc, #260]	; (8004bbc <runCmdTask+0x5e4>)
 8004ab6:	2264      	movs	r2, #100	; 0x64
 8004ab8:	701a      	strb	r2, [r3, #0]
 8004aba:	4b40      	ldr	r3, [pc, #256]	; (8004bbc <runCmdTask+0x5e4>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8004ac0:	4a43      	ldr	r2, [pc, #268]	; (8004bd0 <runCmdTask+0x5f8>)
 8004ac2:	210f      	movs	r1, #15
 8004ac4:	483f      	ldr	r0, [pc, #252]	; (8004bc4 <runCmdTask+0x5ec>)
 8004ac6:	f008 fbeb 	bl	800d2a0 <sniprintf>
 8004aca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004ace:	2206      	movs	r2, #6
 8004ad0:	4940      	ldr	r1, [pc, #256]	; (8004bd4 <runCmdTask+0x5fc>)
 8004ad2:	4841      	ldr	r0, [pc, #260]	; (8004bd8 <runCmdTask+0x600>)
 8004ad4:	f004 faef 	bl	80090b6 <HAL_UART_Transmit>
      break;
 8004ad8:	e06a      	b.n	8004bb0 <runCmdTask+0x5d8>
    case 90: // BAxxx, backward rotate right by xxx degree
    case 91: // BCxxx, backward rotate left by xxx degree
      __SET_SERVO_TURN_MAX(&htim1, (int)(!(curCmd.index - 90)));
 8004ada:	4b38      	ldr	r3, [pc, #224]	; (8004bbc <runCmdTask+0x5e4>)
 8004adc:	781b      	ldrb	r3, [r3, #0]
 8004ade:	2b5a      	cmp	r3, #90	; 0x5a
 8004ae0:	d104      	bne.n	8004aec <runCmdTask+0x514>
 8004ae2:	4b3a      	ldr	r3, [pc, #232]	; (8004bcc <runCmdTask+0x5f4>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	22fa      	movs	r2, #250	; 0xfa
 8004ae8:	641a      	str	r2, [r3, #64]	; 0x40
 8004aea:	e003      	b.n	8004af4 <runCmdTask+0x51c>
 8004aec:	4b37      	ldr	r3, [pc, #220]	; (8004bcc <runCmdTask+0x5f4>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2246      	movs	r2, #70	; 0x46
 8004af2:	641a      	str	r2, [r3, #64]	; 0x40
 8004af4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8004af8:	f000 fc76 	bl	80053e8 <HAL_Delay>
      __SET_MOTOR_DIRECTION(DIR_BACKWARD);
 8004afc:	2201      	movs	r2, #1
 8004afe:	2104      	movs	r1, #4
 8004b00:	4836      	ldr	r0, [pc, #216]	; (8004bdc <runCmdTask+0x604>)
 8004b02:	f000 ffa5 	bl	8005a50 <HAL_GPIO_WritePin>
 8004b06:	2200      	movs	r2, #0
 8004b08:	2108      	movs	r1, #8
 8004b0a:	4834      	ldr	r0, [pc, #208]	; (8004bdc <runCmdTask+0x604>)
 8004b0c:	f000 ffa0 	bl	8005a50 <HAL_GPIO_WritePin>
 8004b10:	2201      	movs	r2, #1
 8004b12:	2120      	movs	r1, #32
 8004b14:	4831      	ldr	r0, [pc, #196]	; (8004bdc <runCmdTask+0x604>)
 8004b16:	f000 ff9b 	bl	8005a50 <HAL_GPIO_WritePin>
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	2110      	movs	r1, #16
 8004b1e:	482f      	ldr	r0, [pc, #188]	; (8004bdc <runCmdTask+0x604>)
 8004b20:	f000 ff96 	bl	8005a50 <HAL_GPIO_WritePin>
      if (curCmd.index == 90)
 8004b24:	4b25      	ldr	r3, [pc, #148]	; (8004bbc <runCmdTask+0x5e4>)
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	2b5a      	cmp	r3, #90	; 0x5a
 8004b2a:	d113      	bne.n	8004b54 <runCmdTask+0x57c>
      {
        targetAngle = curCmd.val;
 8004b2c:	4b23      	ldr	r3, [pc, #140]	; (8004bbc <runCmdTask+0x5e4>)
 8004b2e:	885b      	ldrh	r3, [r3, #2]
 8004b30:	ee07 3a90 	vmov	s15, r3
 8004b34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b38:	4b29      	ldr	r3, [pc, #164]	; (8004be0 <runCmdTask+0x608>)
 8004b3a:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 1200, 800);
 8004b3e:	4b29      	ldr	r3, [pc, #164]	; (8004be4 <runCmdTask+0x60c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8004b46:	635a      	str	r2, [r3, #52]	; 0x34
 8004b48:	4b26      	ldr	r3, [pc, #152]	; (8004be4 <runCmdTask+0x60c>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8004b50:	639a      	str	r2, [r3, #56]	; 0x38
 8004b52:	e013      	b.n	8004b7c <runCmdTask+0x5a4>
      }
      else
      {
        targetAngle = -curCmd.val;
 8004b54:	4b19      	ldr	r3, [pc, #100]	; (8004bbc <runCmdTask+0x5e4>)
 8004b56:	885b      	ldrh	r3, [r3, #2]
 8004b58:	425b      	negs	r3, r3
 8004b5a:	ee07 3a90 	vmov	s15, r3
 8004b5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b62:	4b1f      	ldr	r3, [pc, #124]	; (8004be0 <runCmdTask+0x608>)
 8004b64:	edc3 7a00 	vstr	s15, [r3]
        __SET_MOTOR_DUTY(&htim8, 800, 1200);
 8004b68:	4b1e      	ldr	r3, [pc, #120]	; (8004be4 <runCmdTask+0x60c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8004b70:	635a      	str	r2, [r3, #52]	; 0x34
 8004b72:	4b1c      	ldr	r3, [pc, #112]	; (8004be4 <runCmdTask+0x60c>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8004b7a:	639a      	str	r2, [r3, #56]	; 0x38
      }
      __PEND_CURCMD(curCmd);
 8004b7c:	4b0f      	ldr	r3, [pc, #60]	; (8004bbc <runCmdTask+0x5e4>)
 8004b7e:	2263      	movs	r2, #99	; 0x63
 8004b80:	701a      	strb	r2, [r3, #0]
      RobotTurn(&targetAngle);
 8004b82:	4817      	ldr	r0, [pc, #92]	; (8004be0 <runCmdTask+0x608>)
 8004b84:	f7fe f8dc 	bl	8002d40 <RobotTurn>
      __CLEAR_CURCMD(curCmd);
 8004b88:	4b0c      	ldr	r3, [pc, #48]	; (8004bbc <runCmdTask+0x5e4>)
 8004b8a:	2264      	movs	r2, #100	; 0x64
 8004b8c:	701a      	strb	r2, [r3, #0]
 8004b8e:	4b0b      	ldr	r3, [pc, #44]	; (8004bbc <runCmdTask+0x5e4>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	805a      	strh	r2, [r3, #2]
      __ACK_TASK_DONE(&huart3, rxMsg);
 8004b94:	4a0e      	ldr	r2, [pc, #56]	; (8004bd0 <runCmdTask+0x5f8>)
 8004b96:	210f      	movs	r1, #15
 8004b98:	480a      	ldr	r0, [pc, #40]	; (8004bc4 <runCmdTask+0x5ec>)
 8004b9a:	f008 fb81 	bl	800d2a0 <sniprintf>
 8004b9e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004ba2:	2206      	movs	r2, #6
 8004ba4:	490b      	ldr	r1, [pc, #44]	; (8004bd4 <runCmdTask+0x5fc>)
 8004ba6:	480c      	ldr	r0, [pc, #48]	; (8004bd8 <runCmdTask+0x600>)
 8004ba8:	f004 fa85 	bl	80090b6 <HAL_UART_Transmit>
      break;
 8004bac:	e000      	b.n	8004bb0 <runCmdTask+0x5d8>
      break;
    case 100:
      break;
    default:
      //		 curCmd.index = 99;
      break;
 8004bae:	bf00      	nop
    }
    osDelay(1);
 8004bb0:	2001      	movs	r0, #1
 8004bb2:	f005 fbcb 	bl	800a34c <osDelay>
    switch (curCmd.index)
 8004bb6:	e513      	b.n	80045e0 <runCmdTask+0x8>
 8004bb8:	200003f8 	.word	0x200003f8
 8004bbc:	2000042c 	.word	0x2000042c
 8004bc0:	0800dcb0 	.word	0x0800dcb0
 8004bc4:	20000430 	.word	0x20000430
 8004bc8:	20000134 	.word	0x20000134
 8004bcc:	20000210 	.word	0x20000210
 8004bd0:	0800dca0 	.word	0x0800dca0
 8004bd4:	0800dca8 	.word	0x0800dca8
 8004bd8:	20000378 	.word	0x20000378
 8004bdc:	40020000 	.word	0x40020000
 8004be0:	20000444 	.word	0x20000444
 8004be4:	20000330 	.word	0x20000330

08004be8 <runMoveDistObsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runMoveDistObsTask */
void runMoveDistObsTask(void *argument)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runMoveDistObsTask */
  /* Infinite loop */
  for (;;)
  {
    if (curTask != TASK_MOVE_OBS)
 8004bf0:	4b2d      	ldr	r3, [pc, #180]	; (8004ca8 <runMoveDistObsTask+0xc0>)
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	2b09      	cmp	r3, #9
 8004bf6:	d004      	beq.n	8004c02 <runMoveDistObsTask+0x1a>
      osDelay(1000);
 8004bf8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004bfc:	f005 fba6 	bl	800a34c <osDelay>
 8004c00:	e7f6      	b.n	8004bf0 <runMoveDistObsTask+0x8>
    else
    {
      targetDist = (float)curCmd.val;
 8004c02:	4b2a      	ldr	r3, [pc, #168]	; (8004cac <runMoveDistObsTask+0xc4>)
 8004c04:	885b      	ldrh	r3, [r3, #2]
 8004c06:	ee07 3a90 	vmov	s15, r3
 8004c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c0e:	4b28      	ldr	r3, [pc, #160]	; (8004cb0 <runMoveDistObsTask+0xc8>)
 8004c10:	edc3 7a00 	vstr	s15, [r3]
      RobotMoveDistObstacle(&targetDist, SPEED_MODE_2);
 8004c14:	2102      	movs	r1, #2
 8004c16:	4826      	ldr	r0, [pc, #152]	; (8004cb0 <runMoveDistObsTask+0xc8>)
 8004c18:	f7fe f93e 	bl	8002e98 <RobotMoveDistObstacle>

      __ON_TASK_END(&htim8, prevTask, curTask);
 8004c1c:	4b25      	ldr	r3, [pc, #148]	; (8004cb4 <runMoveDistObsTask+0xcc>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2200      	movs	r2, #0
 8004c22:	635a      	str	r2, [r3, #52]	; 0x34
 8004c24:	4b23      	ldr	r3, [pc, #140]	; (8004cb4 <runMoveDistObsTask+0xcc>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	639a      	str	r2, [r3, #56]	; 0x38
 8004c2c:	4b1e      	ldr	r3, [pc, #120]	; (8004ca8 <runMoveDistObsTask+0xc0>)
 8004c2e:	781a      	ldrb	r2, [r3, #0]
 8004c30:	4b21      	ldr	r3, [pc, #132]	; (8004cb8 <runMoveDistObsTask+0xd0>)
 8004c32:	701a      	strb	r2, [r3, #0]
 8004c34:	4b1c      	ldr	r3, [pc, #112]	; (8004ca8 <runMoveDistObsTask+0xc0>)
 8004c36:	220b      	movs	r2, #11
 8004c38:	701a      	strb	r2, [r3, #0]
      clickOnce = 0;
 8004c3a:	4b20      	ldr	r3, [pc, #128]	; (8004cbc <runMoveDistObsTask+0xd4>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	601a      	str	r2, [r3, #0]

      if (__COMMAND_QUEUE_IS_EMPTY(cQueue))
 8004c40:	4b1f      	ldr	r3, [pc, #124]	; (8004cc0 <runMoveDistObsTask+0xd8>)
 8004c42:	781a      	ldrb	r2, [r3, #0]
 8004c44:	4b1e      	ldr	r3, [pc, #120]	; (8004cc0 <runMoveDistObsTask+0xd8>)
 8004c46:	785b      	ldrb	r3, [r3, #1]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d112      	bne.n	8004c72 <runMoveDistObsTask+0x8a>
      {
        __CLEAR_CURCMD(curCmd);
 8004c4c:	4b17      	ldr	r3, [pc, #92]	; (8004cac <runMoveDistObsTask+0xc4>)
 8004c4e:	2264      	movs	r2, #100	; 0x64
 8004c50:	701a      	strb	r2, [r3, #0]
 8004c52:	4b16      	ldr	r3, [pc, #88]	; (8004cac <runMoveDistObsTask+0xc4>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	805a      	strh	r2, [r3, #2]
        __ACK_TASK_DONE(&huart3, rxMsg);
 8004c58:	4a1a      	ldr	r2, [pc, #104]	; (8004cc4 <runMoveDistObsTask+0xdc>)
 8004c5a:	210f      	movs	r1, #15
 8004c5c:	481a      	ldr	r0, [pc, #104]	; (8004cc8 <runMoveDistObsTask+0xe0>)
 8004c5e:	f008 fb1f 	bl	800d2a0 <sniprintf>
 8004c62:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c66:	2206      	movs	r2, #6
 8004c68:	4918      	ldr	r1, [pc, #96]	; (8004ccc <runMoveDistObsTask+0xe4>)
 8004c6a:	4819      	ldr	r0, [pc, #100]	; (8004cd0 <runMoveDistObsTask+0xe8>)
 8004c6c:	f004 fa23 	bl	80090b6 <HAL_UART_Transmit>
 8004c70:	e7be      	b.n	8004bf0 <runMoveDistObsTask+0x8>
      }
      else
        __READ_COMMAND(cQueue, curCmd, rxMsg);
 8004c72:	4b13      	ldr	r3, [pc, #76]	; (8004cc0 <runMoveDistObsTask+0xd8>)
 8004c74:	785b      	ldrb	r3, [r3, #1]
 8004c76:	4a0d      	ldr	r2, [pc, #52]	; (8004cac <runMoveDistObsTask+0xc4>)
 8004c78:	4911      	ldr	r1, [pc, #68]	; (8004cc0 <runMoveDistObsTask+0xd8>)
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	440b      	add	r3, r1
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	6013      	str	r3, [r2, #0]
 8004c82:	4b0f      	ldr	r3, [pc, #60]	; (8004cc0 <runMoveDistObsTask+0xd8>)
 8004c84:	785b      	ldrb	r3, [r3, #1]
 8004c86:	3301      	adds	r3, #1
 8004c88:	4a0d      	ldr	r2, [pc, #52]	; (8004cc0 <runMoveDistObsTask+0xd8>)
 8004c8a:	7892      	ldrb	r2, [r2, #2]
 8004c8c:	fb93 f1f2 	sdiv	r1, r3, r2
 8004c90:	fb01 f202 	mul.w	r2, r1, r2
 8004c94:	1a9b      	subs	r3, r3, r2
 8004c96:	b2da      	uxtb	r2, r3
 8004c98:	4b09      	ldr	r3, [pc, #36]	; (8004cc0 <runMoveDistObsTask+0xd8>)
 8004c9a:	705a      	strb	r2, [r3, #1]
 8004c9c:	4a0d      	ldr	r2, [pc, #52]	; (8004cd4 <runMoveDistObsTask+0xec>)
 8004c9e:	210f      	movs	r1, #15
 8004ca0:	4809      	ldr	r0, [pc, #36]	; (8004cc8 <runMoveDistObsTask+0xe0>)
 8004ca2:	f008 fafd 	bl	800d2a0 <sniprintf>
    if (curTask != TASK_MOVE_OBS)
 8004ca6:	e7a3      	b.n	8004bf0 <runMoveDistObsTask+0x8>
 8004ca8:	20000134 	.word	0x20000134
 8004cac:	2000042c 	.word	0x2000042c
 8004cb0:	20000458 	.word	0x20000458
 8004cb4:	20000330 	.word	0x20000330
 8004cb8:	20000135 	.word	0x20000135
 8004cbc:	200004b0 	.word	0x200004b0
 8004cc0:	200003f8 	.word	0x200003f8
 8004cc4:	0800dca0 	.word	0x0800dca0
 8004cc8:	20000430 	.word	0x20000430
 8004ccc:	0800dca8 	.word	0x0800dca8
 8004cd0:	20000378 	.word	0x20000378
 8004cd4:	0800dcb0 	.word	0x0800dcb0

08004cd8 <runNavArdObsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runNavArdObsTask */
void runNavArdObsTask(void *argument)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN runNavArdObsTask */
  /* Infinite loop */
  for (;;)
  {
    osDelay(1);
 8004ce0:	2001      	movs	r0, #1
 8004ce2:	f005 fb33 	bl	800a34c <osDelay>
 8004ce6:	e7fb      	b.n	8004ce0 <runNavArdObsTask+0x8>

08004ce8 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a04      	ldr	r2, [pc, #16]	; (8004d08 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d101      	bne.n	8004cfe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8004cfa:	f000 fb55 	bl	80053a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004cfe:	bf00      	nop
 8004d00:	3708      	adds	r7, #8
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	40000800 	.word	0x40000800

08004d0c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004d10:	b672      	cpsid	i
}
 8004d12:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004d14:	e7fe      	b.n	8004d14 <Error_Handler+0x8>
	...

08004d18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d1e:	2300      	movs	r3, #0
 8004d20:	607b      	str	r3, [r7, #4]
 8004d22:	4b12      	ldr	r3, [pc, #72]	; (8004d6c <HAL_MspInit+0x54>)
 8004d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d26:	4a11      	ldr	r2, [pc, #68]	; (8004d6c <HAL_MspInit+0x54>)
 8004d28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d2c:	6453      	str	r3, [r2, #68]	; 0x44
 8004d2e:	4b0f      	ldr	r3, [pc, #60]	; (8004d6c <HAL_MspInit+0x54>)
 8004d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d36:	607b      	str	r3, [r7, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	603b      	str	r3, [r7, #0]
 8004d3e:	4b0b      	ldr	r3, [pc, #44]	; (8004d6c <HAL_MspInit+0x54>)
 8004d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d42:	4a0a      	ldr	r2, [pc, #40]	; (8004d6c <HAL_MspInit+0x54>)
 8004d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d48:	6413      	str	r3, [r2, #64]	; 0x40
 8004d4a:	4b08      	ldr	r3, [pc, #32]	; (8004d6c <HAL_MspInit+0x54>)
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d52:	603b      	str	r3, [r7, #0]
 8004d54:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004d56:	2200      	movs	r2, #0
 8004d58:	210f      	movs	r1, #15
 8004d5a:	f06f 0001 	mvn.w	r0, #1
 8004d5e:	f000 fc1f 	bl	80055a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d62:	bf00      	nop
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
 8004d6a:	bf00      	nop
 8004d6c:	40023800 	.word	0x40023800

08004d70 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b08a      	sub	sp, #40	; 0x28
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d78:	f107 0314 	add.w	r3, r7, #20
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	601a      	str	r2, [r3, #0]
 8004d80:	605a      	str	r2, [r3, #4]
 8004d82:	609a      	str	r2, [r3, #8]
 8004d84:	60da      	str	r2, [r3, #12]
 8004d86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a19      	ldr	r2, [pc, #100]	; (8004df4 <HAL_I2C_MspInit+0x84>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d12c      	bne.n	8004dec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d92:	2300      	movs	r3, #0
 8004d94:	613b      	str	r3, [r7, #16]
 8004d96:	4b18      	ldr	r3, [pc, #96]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9a:	4a17      	ldr	r2, [pc, #92]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004d9c:	f043 0302 	orr.w	r3, r3, #2
 8004da0:	6313      	str	r3, [r2, #48]	; 0x30
 8004da2:	4b15      	ldr	r3, [pc, #84]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da6:	f003 0302 	and.w	r3, r3, #2
 8004daa:	613b      	str	r3, [r7, #16]
 8004dac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004dae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004db2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004db4:	2312      	movs	r3, #18
 8004db6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004db8:	2300      	movs	r3, #0
 8004dba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004dc0:	2304      	movs	r3, #4
 8004dc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dc4:	f107 0314 	add.w	r3, r7, #20
 8004dc8:	4619      	mov	r1, r3
 8004dca:	480c      	ldr	r0, [pc, #48]	; (8004dfc <HAL_I2C_MspInit+0x8c>)
 8004dcc:	f000 fca4 	bl	8005718 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	60fb      	str	r3, [r7, #12]
 8004dd4:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd8:	4a07      	ldr	r2, [pc, #28]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004dda:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004dde:	6413      	str	r3, [r2, #64]	; 0x40
 8004de0:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <HAL_I2C_MspInit+0x88>)
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004de8:	60fb      	str	r3, [r7, #12]
 8004dea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004dec:	bf00      	nop
 8004dee:	3728      	adds	r7, #40	; 0x28
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	40005400 	.word	0x40005400
 8004df8:	40023800 	.word	0x40023800
 8004dfc:	40020400 	.word	0x40020400

08004e00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b08e      	sub	sp, #56	; 0x38
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	605a      	str	r2, [r3, #4]
 8004e12:	609a      	str	r2, [r3, #8]
 8004e14:	60da      	str	r2, [r3, #12]
 8004e16:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a4e      	ldr	r2, [pc, #312]	; (8004f58 <HAL_TIM_Base_MspInit+0x158>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d116      	bne.n	8004e50 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004e22:	2300      	movs	r3, #0
 8004e24:	623b      	str	r3, [r7, #32]
 8004e26:	4b4d      	ldr	r3, [pc, #308]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e2a:	4a4c      	ldr	r2, [pc, #304]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e2c:	f043 0301 	orr.w	r3, r3, #1
 8004e30:	6453      	str	r3, [r2, #68]	; 0x44
 8004e32:	4b4a      	ldr	r3, [pc, #296]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e36:	f003 0301 	and.w	r3, r3, #1
 8004e3a:	623b      	str	r3, [r7, #32]
 8004e3c:	6a3b      	ldr	r3, [r7, #32]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8004e3e:	2200      	movs	r2, #0
 8004e40:	2105      	movs	r1, #5
 8004e42:	201b      	movs	r0, #27
 8004e44:	f000 fbac 	bl	80055a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8004e48:	201b      	movs	r0, #27
 8004e4a:	f000 fbc5 	bl	80055d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004e4e:	e07e      	b.n	8004f4e <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM3)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a42      	ldr	r2, [pc, #264]	; (8004f60 <HAL_TIM_Base_MspInit+0x160>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d134      	bne.n	8004ec4 <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	61fb      	str	r3, [r7, #28]
 8004e5e:	4b3f      	ldr	r3, [pc, #252]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e62:	4a3e      	ldr	r2, [pc, #248]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e64:	f043 0302 	orr.w	r3, r3, #2
 8004e68:	6413      	str	r3, [r2, #64]	; 0x40
 8004e6a:	4b3c      	ldr	r3, [pc, #240]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	61fb      	str	r3, [r7, #28]
 8004e74:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e76:	2300      	movs	r3, #0
 8004e78:	61bb      	str	r3, [r7, #24]
 8004e7a:	4b38      	ldr	r3, [pc, #224]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7e:	4a37      	ldr	r2, [pc, #220]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e80:	f043 0302 	orr.w	r3, r3, #2
 8004e84:	6313      	str	r3, [r2, #48]	; 0x30
 8004e86:	4b35      	ldr	r3, [pc, #212]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8a:	f003 0302 	and.w	r3, r3, #2
 8004e8e:	61bb      	str	r3, [r7, #24]
 8004e90:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = US_Echo_Pin;
 8004e92:	2320      	movs	r3, #32
 8004e94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e96:	2302      	movs	r3, #2
 8004e98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004ea2:	2302      	movs	r3, #2
 8004ea4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(US_Echo_GPIO_Port, &GPIO_InitStruct);
 8004ea6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004eaa:	4619      	mov	r1, r3
 8004eac:	482d      	ldr	r0, [pc, #180]	; (8004f64 <HAL_TIM_Base_MspInit+0x164>)
 8004eae:	f000 fc33 	bl	8005718 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	2105      	movs	r1, #5
 8004eb6:	201d      	movs	r0, #29
 8004eb8:	f000 fb72 	bl	80055a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004ebc:	201d      	movs	r0, #29
 8004ebe:	f000 fb8b 	bl	80055d8 <HAL_NVIC_EnableIRQ>
}
 8004ec2:	e044      	b.n	8004f4e <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM6)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a27      	ldr	r2, [pc, #156]	; (8004f68 <HAL_TIM_Base_MspInit+0x168>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d10e      	bne.n	8004eec <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004ece:	2300      	movs	r3, #0
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	4b22      	ldr	r3, [pc, #136]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	4a21      	ldr	r2, [pc, #132]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004ed8:	f043 0310 	orr.w	r3, r3, #16
 8004edc:	6413      	str	r3, [r2, #64]	; 0x40
 8004ede:	4b1f      	ldr	r3, [pc, #124]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee2:	f003 0310 	and.w	r3, r3, #16
 8004ee6:	617b      	str	r3, [r7, #20]
 8004ee8:	697b      	ldr	r3, [r7, #20]
}
 8004eea:	e030      	b.n	8004f4e <HAL_TIM_Base_MspInit+0x14e>
  else if(htim_base->Instance==TIM8)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a1e      	ldr	r2, [pc, #120]	; (8004f6c <HAL_TIM_Base_MspInit+0x16c>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d12b      	bne.n	8004f4e <HAL_TIM_Base_MspInit+0x14e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	613b      	str	r3, [r7, #16]
 8004efa:	4b18      	ldr	r3, [pc, #96]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004efc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004efe:	4a17      	ldr	r2, [pc, #92]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004f00:	f043 0302 	orr.w	r3, r3, #2
 8004f04:	6453      	str	r3, [r2, #68]	; 0x44
 8004f06:	4b15      	ldr	r3, [pc, #84]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004f08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f0a:	f003 0302 	and.w	r3, r3, #2
 8004f0e:	613b      	str	r3, [r7, #16]
 8004f10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f12:	2300      	movs	r3, #0
 8004f14:	60fb      	str	r3, [r7, #12]
 8004f16:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1a:	4a10      	ldr	r2, [pc, #64]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004f1c:	f043 0304 	orr.w	r3, r3, #4
 8004f20:	6313      	str	r3, [r2, #48]	; 0x30
 8004f22:	4b0e      	ldr	r3, [pc, #56]	; (8004f5c <HAL_TIM_Base_MspInit+0x15c>)
 8004f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f26:	f003 0304 	and.w	r3, r3, #4
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8004f2e:	23c0      	movs	r3, #192	; 0xc0
 8004f30:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f32:	2302      	movs	r3, #2
 8004f34:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f36:	2300      	movs	r3, #0
 8004f38:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f46:	4619      	mov	r1, r3
 8004f48:	4809      	ldr	r0, [pc, #36]	; (8004f70 <HAL_TIM_Base_MspInit+0x170>)
 8004f4a:	f000 fbe5 	bl	8005718 <HAL_GPIO_Init>
}
 8004f4e:	bf00      	nop
 8004f50:	3738      	adds	r7, #56	; 0x38
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	40010000 	.word	0x40010000
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40000400 	.word	0x40000400
 8004f64:	40020400 	.word	0x40020400
 8004f68:	40001000 	.word	0x40001000
 8004f6c:	40010400 	.word	0x40010400
 8004f70:	40020800 	.word	0x40020800

08004f74 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b08a      	sub	sp, #40	; 0x28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f7c:	f107 0314 	add.w	r3, r7, #20
 8004f80:	2200      	movs	r2, #0
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	605a      	str	r2, [r3, #4]
 8004f86:	609a      	str	r2, [r3, #8]
 8004f88:	60da      	str	r2, [r3, #12]
 8004f8a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f94:	d14a      	bne.n	800502c <HAL_TIM_Encoder_MspInit+0xb8>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f96:	2300      	movs	r3, #0
 8004f98:	613b      	str	r3, [r7, #16]
 8004f9a:	4b26      	ldr	r3, [pc, #152]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9e:	4a25      	ldr	r2, [pc, #148]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004fa0:	f043 0301 	orr.w	r3, r3, #1
 8004fa4:	6413      	str	r3, [r2, #64]	; 0x40
 8004fa6:	4b23      	ldr	r3, [pc, #140]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	613b      	str	r3, [r7, #16]
 8004fb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	60fb      	str	r3, [r7, #12]
 8004fb6:	4b1f      	ldr	r3, [pc, #124]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fba:	4a1e      	ldr	r2, [pc, #120]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004fbc:	f043 0301 	orr.w	r3, r3, #1
 8004fc0:	6313      	str	r3, [r2, #48]	; 0x30
 8004fc2:	4b1c      	ldr	r3, [pc, #112]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc6:	f003 0301 	and.w	r3, r3, #1
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	4b18      	ldr	r3, [pc, #96]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd6:	4a17      	ldr	r2, [pc, #92]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004fd8:	f043 0302 	orr.w	r3, r3, #2
 8004fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8004fde:	4b15      	ldr	r3, [pc, #84]	; (8005034 <HAL_TIM_Encoder_MspInit+0xc0>)
 8004fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	60bb      	str	r3, [r7, #8]
 8004fe8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004fea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005000:	f107 0314 	add.w	r3, r7, #20
 8005004:	4619      	mov	r1, r3
 8005006:	480c      	ldr	r0, [pc, #48]	; (8005038 <HAL_TIM_Encoder_MspInit+0xc4>)
 8005008:	f000 fb86 	bl	8005718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800500c:	2308      	movs	r3, #8
 800500e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005010:	2302      	movs	r3, #2
 8005012:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005014:	2300      	movs	r3, #0
 8005016:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005018:	2300      	movs	r3, #0
 800501a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800501c:	2301      	movs	r3, #1
 800501e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005020:	f107 0314 	add.w	r3, r7, #20
 8005024:	4619      	mov	r1, r3
 8005026:	4805      	ldr	r0, [pc, #20]	; (800503c <HAL_TIM_Encoder_MspInit+0xc8>)
 8005028:	f000 fb76 	bl	8005718 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800502c:	bf00      	nop
 800502e:	3728      	adds	r7, #40	; 0x28
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	40023800 	.word	0x40023800
 8005038:	40020000 	.word	0x40020000
 800503c:	40020400 	.word	0x40020400

08005040 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b088      	sub	sp, #32
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005048:	f107 030c 	add.w	r3, r7, #12
 800504c:	2200      	movs	r2, #0
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	605a      	str	r2, [r3, #4]
 8005052:	609a      	str	r2, [r3, #8]
 8005054:	60da      	str	r2, [r3, #12]
 8005056:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a12      	ldr	r2, [pc, #72]	; (80050a8 <HAL_TIM_MspPostInit+0x68>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d11e      	bne.n	80050a0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005062:	2300      	movs	r3, #0
 8005064:	60bb      	str	r3, [r7, #8]
 8005066:	4b11      	ldr	r3, [pc, #68]	; (80050ac <HAL_TIM_MspPostInit+0x6c>)
 8005068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506a:	4a10      	ldr	r2, [pc, #64]	; (80050ac <HAL_TIM_MspPostInit+0x6c>)
 800506c:	f043 0310 	orr.w	r3, r3, #16
 8005070:	6313      	str	r3, [r2, #48]	; 0x30
 8005072:	4b0e      	ldr	r3, [pc, #56]	; (80050ac <HAL_TIM_MspPostInit+0x6c>)
 8005074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005076:	f003 0310 	and.w	r3, r3, #16
 800507a:	60bb      	str	r3, [r7, #8]
 800507c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800507e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005082:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005084:	2302      	movs	r3, #2
 8005086:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005088:	2300      	movs	r3, #0
 800508a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800508c:	2300      	movs	r3, #0
 800508e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005090:	2301      	movs	r3, #1
 8005092:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005094:	f107 030c 	add.w	r3, r7, #12
 8005098:	4619      	mov	r1, r3
 800509a:	4805      	ldr	r0, [pc, #20]	; (80050b0 <HAL_TIM_MspPostInit+0x70>)
 800509c:	f000 fb3c 	bl	8005718 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80050a0:	bf00      	nop
 80050a2:	3720      	adds	r7, #32
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	40010000 	.word	0x40010000
 80050ac:	40023800 	.word	0x40023800
 80050b0:	40021000 	.word	0x40021000

080050b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b08a      	sub	sp, #40	; 0x28
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050bc:	f107 0314 	add.w	r3, r7, #20
 80050c0:	2200      	movs	r2, #0
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	605a      	str	r2, [r3, #4]
 80050c6:	609a      	str	r2, [r3, #8]
 80050c8:	60da      	str	r2, [r3, #12]
 80050ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a1d      	ldr	r2, [pc, #116]	; (8005148 <HAL_UART_MspInit+0x94>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d134      	bne.n	8005140 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80050d6:	2300      	movs	r3, #0
 80050d8:	613b      	str	r3, [r7, #16]
 80050da:	4b1c      	ldr	r3, [pc, #112]	; (800514c <HAL_UART_MspInit+0x98>)
 80050dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050de:	4a1b      	ldr	r2, [pc, #108]	; (800514c <HAL_UART_MspInit+0x98>)
 80050e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050e4:	6413      	str	r3, [r2, #64]	; 0x40
 80050e6:	4b19      	ldr	r3, [pc, #100]	; (800514c <HAL_UART_MspInit+0x98>)
 80050e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050ee:	613b      	str	r3, [r7, #16]
 80050f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80050f2:	2300      	movs	r3, #0
 80050f4:	60fb      	str	r3, [r7, #12]
 80050f6:	4b15      	ldr	r3, [pc, #84]	; (800514c <HAL_UART_MspInit+0x98>)
 80050f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fa:	4a14      	ldr	r2, [pc, #80]	; (800514c <HAL_UART_MspInit+0x98>)
 80050fc:	f043 0304 	orr.w	r3, r3, #4
 8005100:	6313      	str	r3, [r2, #48]	; 0x30
 8005102:	4b12      	ldr	r3, [pc, #72]	; (800514c <HAL_UART_MspInit+0x98>)
 8005104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005106:	f003 0304 	and.w	r3, r3, #4
 800510a:	60fb      	str	r3, [r7, #12]
 800510c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800510e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005114:	2302      	movs	r3, #2
 8005116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005118:	2300      	movs	r3, #0
 800511a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800511c:	2303      	movs	r3, #3
 800511e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005120:	2307      	movs	r3, #7
 8005122:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005124:	f107 0314 	add.w	r3, r7, #20
 8005128:	4619      	mov	r1, r3
 800512a:	4809      	ldr	r0, [pc, #36]	; (8005150 <HAL_UART_MspInit+0x9c>)
 800512c:	f000 faf4 	bl	8005718 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005130:	2200      	movs	r2, #0
 8005132:	2105      	movs	r1, #5
 8005134:	2027      	movs	r0, #39	; 0x27
 8005136:	f000 fa33 	bl	80055a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800513a:	2027      	movs	r0, #39	; 0x27
 800513c:	f000 fa4c 	bl	80055d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005140:	bf00      	nop
 8005142:	3728      	adds	r7, #40	; 0x28
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}
 8005148:	40004800 	.word	0x40004800
 800514c:	40023800 	.word	0x40023800
 8005150:	40020800 	.word	0x40020800

08005154 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08c      	sub	sp, #48	; 0x30
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800515c:	2300      	movs	r3, #0
 800515e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005160:	2300      	movs	r3, #0
 8005162:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8005164:	2200      	movs	r2, #0
 8005166:	6879      	ldr	r1, [r7, #4]
 8005168:	201e      	movs	r0, #30
 800516a:	f000 fa19 	bl	80055a0 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800516e:	201e      	movs	r0, #30
 8005170:	f000 fa32 	bl	80055d8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8005174:	2300      	movs	r3, #0
 8005176:	60fb      	str	r3, [r7, #12]
 8005178:	4b1e      	ldr	r3, [pc, #120]	; (80051f4 <HAL_InitTick+0xa0>)
 800517a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800517c:	4a1d      	ldr	r2, [pc, #116]	; (80051f4 <HAL_InitTick+0xa0>)
 800517e:	f043 0304 	orr.w	r3, r3, #4
 8005182:	6413      	str	r3, [r2, #64]	; 0x40
 8005184:	4b1b      	ldr	r3, [pc, #108]	; (80051f4 <HAL_InitTick+0xa0>)
 8005186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005188:	f003 0304 	and.w	r3, r3, #4
 800518c:	60fb      	str	r3, [r7, #12]
 800518e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005190:	f107 0210 	add.w	r2, r7, #16
 8005194:	f107 0314 	add.w	r3, r7, #20
 8005198:	4611      	mov	r1, r2
 800519a:	4618      	mov	r0, r3
 800519c:	f002 f8b2 	bl	8007304 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80051a0:	f002 f888 	bl	80072b4 <HAL_RCC_GetPCLK1Freq>
 80051a4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80051a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a8:	4a13      	ldr	r2, [pc, #76]	; (80051f8 <HAL_InitTick+0xa4>)
 80051aa:	fba2 2303 	umull	r2, r3, r2, r3
 80051ae:	0c9b      	lsrs	r3, r3, #18
 80051b0:	3b01      	subs	r3, #1
 80051b2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80051b4:	4b11      	ldr	r3, [pc, #68]	; (80051fc <HAL_InitTick+0xa8>)
 80051b6:	4a12      	ldr	r2, [pc, #72]	; (8005200 <HAL_InitTick+0xac>)
 80051b8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80051ba:	4b10      	ldr	r3, [pc, #64]	; (80051fc <HAL_InitTick+0xa8>)
 80051bc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80051c0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80051c2:	4a0e      	ldr	r2, [pc, #56]	; (80051fc <HAL_InitTick+0xa8>)
 80051c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051c6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80051c8:	4b0c      	ldr	r3, [pc, #48]	; (80051fc <HAL_InitTick+0xa8>)
 80051ca:	2200      	movs	r2, #0
 80051cc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051ce:	4b0b      	ldr	r3, [pc, #44]	; (80051fc <HAL_InitTick+0xa8>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 80051d4:	4809      	ldr	r0, [pc, #36]	; (80051fc <HAL_InitTick+0xa8>)
 80051d6:	f002 f8c7 	bl	8007368 <HAL_TIM_Base_Init>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d104      	bne.n	80051ea <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 80051e0:	4806      	ldr	r0, [pc, #24]	; (80051fc <HAL_InitTick+0xa8>)
 80051e2:	f002 f979 	bl	80074d8 <HAL_TIM_Base_Start_IT>
 80051e6:	4603      	mov	r3, r0
 80051e8:	e000      	b.n	80051ec <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3730      	adds	r7, #48	; 0x30
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	40023800 	.word	0x40023800
 80051f8:	431bde83 	.word	0x431bde83
 80051fc:	200004b8 	.word	0x200004b8
 8005200:	40000800 	.word	0x40000800

08005204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005208:	e7fe      	b.n	8005208 <NMI_Handler+0x4>

0800520a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800520a:	b480      	push	{r7}
 800520c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800520e:	e7fe      	b.n	800520e <HardFault_Handler+0x4>

08005210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005214:	e7fe      	b.n	8005214 <MemManage_Handler+0x4>

08005216 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005216:	b480      	push	{r7}
 8005218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800521a:	e7fe      	b.n	800521a <BusFault_Handler+0x4>

0800521c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800521c:	b480      	push	{r7}
 800521e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005220:	e7fe      	b.n	8005220 <UsageFault_Handler+0x4>

08005222 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005222:	b480      	push	{r7}
 8005224:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005226:	bf00      	nop
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005234:	4802      	ldr	r0, [pc, #8]	; (8005240 <TIM1_CC_IRQHandler+0x10>)
 8005236:	f002 fe45 	bl	8007ec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800523a:	bf00      	nop
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	20000210 	.word	0x20000210

08005244 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005248:	4802      	ldr	r0, [pc, #8]	; (8005254 <TIM3_IRQHandler+0x10>)
 800524a:	f002 fe3b 	bl	8007ec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800524e:	bf00      	nop
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	200002a0 	.word	0x200002a0

08005258 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800525c:	4802      	ldr	r0, [pc, #8]	; (8005268 <TIM4_IRQHandler+0x10>)
 800525e:	f002 fe31 	bl	8007ec4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005262:	bf00      	nop
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	200004b8 	.word	0x200004b8

0800526c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005270:	4802      	ldr	r0, [pc, #8]	; (800527c <USART3_IRQHandler+0x10>)
 8005272:	f003 ffe3 	bl	800923c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005276:	bf00      	nop
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	20000378 	.word	0x20000378

08005280 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005288:	4a14      	ldr	r2, [pc, #80]	; (80052dc <_sbrk+0x5c>)
 800528a:	4b15      	ldr	r3, [pc, #84]	; (80052e0 <_sbrk+0x60>)
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005294:	4b13      	ldr	r3, [pc, #76]	; (80052e4 <_sbrk+0x64>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d102      	bne.n	80052a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800529c:	4b11      	ldr	r3, [pc, #68]	; (80052e4 <_sbrk+0x64>)
 800529e:	4a12      	ldr	r2, [pc, #72]	; (80052e8 <_sbrk+0x68>)
 80052a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052a2:	4b10      	ldr	r3, [pc, #64]	; (80052e4 <_sbrk+0x64>)
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4413      	add	r3, r2
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d207      	bcs.n	80052c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052b0:	f008 f832 	bl	800d318 <__errno>
 80052b4:	4603      	mov	r3, r0
 80052b6:	220c      	movs	r2, #12
 80052b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80052ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052be:	e009      	b.n	80052d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052c0:	4b08      	ldr	r3, [pc, #32]	; (80052e4 <_sbrk+0x64>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052c6:	4b07      	ldr	r3, [pc, #28]	; (80052e4 <_sbrk+0x64>)
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4413      	add	r3, r2
 80052ce:	4a05      	ldr	r2, [pc, #20]	; (80052e4 <_sbrk+0x64>)
 80052d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052d2:	68fb      	ldr	r3, [r7, #12]
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3718      	adds	r7, #24
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	20020000 	.word	0x20020000
 80052e0:	00000400 	.word	0x00000400
 80052e4:	20000500 	.word	0x20000500
 80052e8:	200053a0 	.word	0x200053a0

080052ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052ec:	b480      	push	{r7}
 80052ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80052f0:	4b06      	ldr	r3, [pc, #24]	; (800530c <SystemInit+0x20>)
 80052f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f6:	4a05      	ldr	r2, [pc, #20]	; (800530c <SystemInit+0x20>)
 80052f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80052fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005300:	bf00      	nop
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop
 800530c:	e000ed00 	.word	0xe000ed00

08005310 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005310:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005348 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005314:	480d      	ldr	r0, [pc, #52]	; (800534c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005316:	490e      	ldr	r1, [pc, #56]	; (8005350 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005318:	4a0e      	ldr	r2, [pc, #56]	; (8005354 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800531a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800531c:	e002      	b.n	8005324 <LoopCopyDataInit>

0800531e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800531e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005320:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005322:	3304      	adds	r3, #4

08005324 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005324:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005326:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005328:	d3f9      	bcc.n	800531e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800532a:	4a0b      	ldr	r2, [pc, #44]	; (8005358 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800532c:	4c0b      	ldr	r4, [pc, #44]	; (800535c <LoopFillZerobss+0x26>)
  movs r3, #0
 800532e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005330:	e001      	b.n	8005336 <LoopFillZerobss>

08005332 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005332:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005334:	3204      	adds	r2, #4

08005336 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005336:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005338:	d3fb      	bcc.n	8005332 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800533a:	f7ff ffd7 	bl	80052ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800533e:	f007 fff1 	bl	800d324 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005342:	f7fb fdd9 	bl	8000ef8 <main>
  bx  lr    
 8005346:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005348:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800534c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005350:	200001a0 	.word	0x200001a0
  ldr r2, =_sidata
 8005354:	0800e940 	.word	0x0800e940
  ldr r2, =_sbss
 8005358:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 800535c:	200053a0 	.word	0x200053a0

08005360 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005360:	e7fe      	b.n	8005360 <ADC_IRQHandler>
	...

08005364 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005368:	4b0e      	ldr	r3, [pc, #56]	; (80053a4 <HAL_Init+0x40>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a0d      	ldr	r2, [pc, #52]	; (80053a4 <HAL_Init+0x40>)
 800536e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005372:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005374:	4b0b      	ldr	r3, [pc, #44]	; (80053a4 <HAL_Init+0x40>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a0a      	ldr	r2, [pc, #40]	; (80053a4 <HAL_Init+0x40>)
 800537a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800537e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005380:	4b08      	ldr	r3, [pc, #32]	; (80053a4 <HAL_Init+0x40>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a07      	ldr	r2, [pc, #28]	; (80053a4 <HAL_Init+0x40>)
 8005386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800538a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800538c:	2003      	movs	r0, #3
 800538e:	f000 f8fc 	bl	800558a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005392:	200f      	movs	r0, #15
 8005394:	f7ff fede 	bl	8005154 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005398:	f7ff fcbe 	bl	8004d18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800539c:	2300      	movs	r3, #0
}
 800539e:	4618      	mov	r0, r3
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	40023c00 	.word	0x40023c00

080053a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80053a8:	b480      	push	{r7}
 80053aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80053ac:	4b06      	ldr	r3, [pc, #24]	; (80053c8 <HAL_IncTick+0x20>)
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	461a      	mov	r2, r3
 80053b2:	4b06      	ldr	r3, [pc, #24]	; (80053cc <HAL_IncTick+0x24>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4413      	add	r3, r2
 80053b8:	4a04      	ldr	r2, [pc, #16]	; (80053cc <HAL_IncTick+0x24>)
 80053ba:	6013      	str	r3, [r2, #0]
}
 80053bc:	bf00      	nop
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	20000148 	.word	0x20000148
 80053cc:	20000504 	.word	0x20000504

080053d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053d0:	b480      	push	{r7}
 80053d2:	af00      	add	r7, sp, #0
  return uwTick;
 80053d4:	4b03      	ldr	r3, [pc, #12]	; (80053e4 <HAL_GetTick+0x14>)
 80053d6:	681b      	ldr	r3, [r3, #0]
}
 80053d8:	4618      	mov	r0, r3
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	20000504 	.word	0x20000504

080053e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b084      	sub	sp, #16
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053f0:	f7ff ffee 	bl	80053d0 <HAL_GetTick>
 80053f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005400:	d005      	beq.n	800540e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005402:	4b0a      	ldr	r3, [pc, #40]	; (800542c <HAL_Delay+0x44>)
 8005404:	781b      	ldrb	r3, [r3, #0]
 8005406:	461a      	mov	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	4413      	add	r3, r2
 800540c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800540e:	bf00      	nop
 8005410:	f7ff ffde 	bl	80053d0 <HAL_GetTick>
 8005414:	4602      	mov	r2, r0
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	1ad3      	subs	r3, r2, r3
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	429a      	cmp	r2, r3
 800541e:	d8f7      	bhi.n	8005410 <HAL_Delay+0x28>
  {
  }
}
 8005420:	bf00      	nop
 8005422:	bf00      	nop
 8005424:	3710      	adds	r7, #16
 8005426:	46bd      	mov	sp, r7
 8005428:	bd80      	pop	{r7, pc}
 800542a:	bf00      	nop
 800542c:	20000148 	.word	0x20000148

08005430 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005430:	b480      	push	{r7}
 8005432:	b085      	sub	sp, #20
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f003 0307 	and.w	r3, r3, #7
 800543e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005440:	4b0c      	ldr	r3, [pc, #48]	; (8005474 <__NVIC_SetPriorityGrouping+0x44>)
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800544c:	4013      	ands	r3, r2
 800544e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005458:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800545c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005460:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005462:	4a04      	ldr	r2, [pc, #16]	; (8005474 <__NVIC_SetPriorityGrouping+0x44>)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	60d3      	str	r3, [r2, #12]
}
 8005468:	bf00      	nop
 800546a:	3714      	adds	r7, #20
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	e000ed00 	.word	0xe000ed00

08005478 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005478:	b480      	push	{r7}
 800547a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800547c:	4b04      	ldr	r3, [pc, #16]	; (8005490 <__NVIC_GetPriorityGrouping+0x18>)
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	0a1b      	lsrs	r3, r3, #8
 8005482:	f003 0307 	and.w	r3, r3, #7
}
 8005486:	4618      	mov	r0, r3
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr
 8005490:	e000ed00 	.word	0xe000ed00

08005494 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005494:	b480      	push	{r7}
 8005496:	b083      	sub	sp, #12
 8005498:	af00      	add	r7, sp, #0
 800549a:	4603      	mov	r3, r0
 800549c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800549e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	db0b      	blt.n	80054be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054a6:	79fb      	ldrb	r3, [r7, #7]
 80054a8:	f003 021f 	and.w	r2, r3, #31
 80054ac:	4907      	ldr	r1, [pc, #28]	; (80054cc <__NVIC_EnableIRQ+0x38>)
 80054ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054b2:	095b      	lsrs	r3, r3, #5
 80054b4:	2001      	movs	r0, #1
 80054b6:	fa00 f202 	lsl.w	r2, r0, r2
 80054ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80054be:	bf00      	nop
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	e000e100 	.word	0xe000e100

080054d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b083      	sub	sp, #12
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	4603      	mov	r3, r0
 80054d8:	6039      	str	r1, [r7, #0]
 80054da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	db0a      	blt.n	80054fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	b2da      	uxtb	r2, r3
 80054e8:	490c      	ldr	r1, [pc, #48]	; (800551c <__NVIC_SetPriority+0x4c>)
 80054ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054ee:	0112      	lsls	r2, r2, #4
 80054f0:	b2d2      	uxtb	r2, r2
 80054f2:	440b      	add	r3, r1
 80054f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054f8:	e00a      	b.n	8005510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	4908      	ldr	r1, [pc, #32]	; (8005520 <__NVIC_SetPriority+0x50>)
 8005500:	79fb      	ldrb	r3, [r7, #7]
 8005502:	f003 030f 	and.w	r3, r3, #15
 8005506:	3b04      	subs	r3, #4
 8005508:	0112      	lsls	r2, r2, #4
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	440b      	add	r3, r1
 800550e:	761a      	strb	r2, [r3, #24]
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr
 800551c:	e000e100 	.word	0xe000e100
 8005520:	e000ed00 	.word	0xe000ed00

08005524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005524:	b480      	push	{r7}
 8005526:	b089      	sub	sp, #36	; 0x24
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f003 0307 	and.w	r3, r3, #7
 8005536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	f1c3 0307 	rsb	r3, r3, #7
 800553e:	2b04      	cmp	r3, #4
 8005540:	bf28      	it	cs
 8005542:	2304      	movcs	r3, #4
 8005544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	3304      	adds	r3, #4
 800554a:	2b06      	cmp	r3, #6
 800554c:	d902      	bls.n	8005554 <NVIC_EncodePriority+0x30>
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	3b03      	subs	r3, #3
 8005552:	e000      	b.n	8005556 <NVIC_EncodePriority+0x32>
 8005554:	2300      	movs	r3, #0
 8005556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005558:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	fa02 f303 	lsl.w	r3, r2, r3
 8005562:	43da      	mvns	r2, r3
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	401a      	ands	r2, r3
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800556c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	fa01 f303 	lsl.w	r3, r1, r3
 8005576:	43d9      	mvns	r1, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800557c:	4313      	orrs	r3, r2
         );
}
 800557e:	4618      	mov	r0, r3
 8005580:	3724      	adds	r7, #36	; 0x24
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b082      	sub	sp, #8
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f7ff ff4c 	bl	8005430 <__NVIC_SetPriorityGrouping>
}
 8005598:	bf00      	nop
 800559a:	3708      	adds	r7, #8
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b086      	sub	sp, #24
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	4603      	mov	r3, r0
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
 80055ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80055ae:	2300      	movs	r3, #0
 80055b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80055b2:	f7ff ff61 	bl	8005478 <__NVIC_GetPriorityGrouping>
 80055b6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	68b9      	ldr	r1, [r7, #8]
 80055bc:	6978      	ldr	r0, [r7, #20]
 80055be:	f7ff ffb1 	bl	8005524 <NVIC_EncodePriority>
 80055c2:	4602      	mov	r2, r0
 80055c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055c8:	4611      	mov	r1, r2
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff ff80 	bl	80054d0 <__NVIC_SetPriority>
}
 80055d0:	bf00      	nop
 80055d2:	3718      	adds	r7, #24
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	4603      	mov	r3, r0
 80055e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff ff54 	bl	8005494 <__NVIC_EnableIRQ>
}
 80055ec:	bf00      	nop
 80055ee:	3708      	adds	r7, #8
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005600:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005602:	f7ff fee5 	bl	80053d0 <HAL_GetTick>
 8005606:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b02      	cmp	r3, #2
 8005612:	d008      	beq.n	8005626 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2280      	movs	r2, #128	; 0x80
 8005618:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e052      	b.n	80056cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f022 0216 	bic.w	r2, r2, #22
 8005634:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695a      	ldr	r2, [r3, #20]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005644:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564a:	2b00      	cmp	r3, #0
 800564c:	d103      	bne.n	8005656 <HAL_DMA_Abort+0x62>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005652:	2b00      	cmp	r3, #0
 8005654:	d007      	beq.n	8005666 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0208 	bic.w	r2, r2, #8
 8005664:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 0201 	bic.w	r2, r2, #1
 8005674:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005676:	e013      	b.n	80056a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005678:	f7ff feaa 	bl	80053d0 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	2b05      	cmp	r3, #5
 8005684:	d90c      	bls.n	80056a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2220      	movs	r2, #32
 800568a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2203      	movs	r2, #3
 8005690:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e015      	b.n	80056cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1e4      	bne.n	8005678 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b2:	223f      	movs	r2, #63	; 0x3f
 80056b4:	409a      	lsls	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2201      	movs	r2, #1
 80056be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3710      	adds	r7, #16
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}

080056d4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	2b02      	cmp	r3, #2
 80056e6:	d004      	beq.n	80056f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2280      	movs	r2, #128	; 0x80
 80056ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e00c      	b.n	800570c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2205      	movs	r2, #5
 80056f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f022 0201 	bic.w	r2, r2, #1
 8005708:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005718:	b480      	push	{r7}
 800571a:	b089      	sub	sp, #36	; 0x24
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005722:	2300      	movs	r3, #0
 8005724:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005726:	2300      	movs	r3, #0
 8005728:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800572a:	2300      	movs	r3, #0
 800572c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800572e:	2300      	movs	r3, #0
 8005730:	61fb      	str	r3, [r7, #28]
 8005732:	e16b      	b.n	8005a0c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005734:	2201      	movs	r2, #1
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	fa02 f303 	lsl.w	r3, r2, r3
 800573c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	4013      	ands	r3, r2
 8005746:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	429a      	cmp	r2, r3
 800574e:	f040 815a 	bne.w	8005a06 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f003 0303 	and.w	r3, r3, #3
 800575a:	2b01      	cmp	r3, #1
 800575c:	d005      	beq.n	800576a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005766:	2b02      	cmp	r3, #2
 8005768:	d130      	bne.n	80057cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	005b      	lsls	r3, r3, #1
 8005774:	2203      	movs	r2, #3
 8005776:	fa02 f303 	lsl.w	r3, r2, r3
 800577a:	43db      	mvns	r3, r3
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	4013      	ands	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	005b      	lsls	r3, r3, #1
 800578a:	fa02 f303 	lsl.w	r3, r2, r3
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	4313      	orrs	r3, r2
 8005792:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	69ba      	ldr	r2, [r7, #24]
 8005798:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057a0:	2201      	movs	r2, #1
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	fa02 f303 	lsl.w	r3, r2, r3
 80057a8:	43db      	mvns	r3, r3
 80057aa:	69ba      	ldr	r2, [r7, #24]
 80057ac:	4013      	ands	r3, r2
 80057ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	091b      	lsrs	r3, r3, #4
 80057b6:	f003 0201 	and.w	r2, r3, #1
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	69ba      	ldr	r2, [r7, #24]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f003 0303 	and.w	r3, r3, #3
 80057d4:	2b03      	cmp	r3, #3
 80057d6:	d017      	beq.n	8005808 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	005b      	lsls	r3, r3, #1
 80057e2:	2203      	movs	r2, #3
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	43db      	mvns	r3, r3
 80057ea:	69ba      	ldr	r2, [r7, #24]
 80057ec:	4013      	ands	r3, r2
 80057ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	689a      	ldr	r2, [r3, #8]
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	005b      	lsls	r3, r3, #1
 80057f8:	fa02 f303 	lsl.w	r3, r2, r3
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	4313      	orrs	r3, r2
 8005800:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f003 0303 	and.w	r3, r3, #3
 8005810:	2b02      	cmp	r3, #2
 8005812:	d123      	bne.n	800585c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	08da      	lsrs	r2, r3, #3
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	3208      	adds	r2, #8
 800581c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005820:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	f003 0307 	and.w	r3, r3, #7
 8005828:	009b      	lsls	r3, r3, #2
 800582a:	220f      	movs	r2, #15
 800582c:	fa02 f303 	lsl.w	r3, r2, r3
 8005830:	43db      	mvns	r3, r3
 8005832:	69ba      	ldr	r2, [r7, #24]
 8005834:	4013      	ands	r3, r2
 8005836:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	691a      	ldr	r2, [r3, #16]
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f003 0307 	and.w	r3, r3, #7
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	fa02 f303 	lsl.w	r3, r2, r3
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	4313      	orrs	r3, r2
 800584c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	08da      	lsrs	r2, r3, #3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	3208      	adds	r2, #8
 8005856:	69b9      	ldr	r1, [r7, #24]
 8005858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005862:	69fb      	ldr	r3, [r7, #28]
 8005864:	005b      	lsls	r3, r3, #1
 8005866:	2203      	movs	r2, #3
 8005868:	fa02 f303 	lsl.w	r3, r2, r3
 800586c:	43db      	mvns	r3, r3
 800586e:	69ba      	ldr	r2, [r7, #24]
 8005870:	4013      	ands	r3, r2
 8005872:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	f003 0203 	and.w	r2, r3, #3
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	fa02 f303 	lsl.w	r3, r2, r3
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	4313      	orrs	r3, r2
 8005888:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005898:	2b00      	cmp	r3, #0
 800589a:	f000 80b4 	beq.w	8005a06 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800589e:	2300      	movs	r3, #0
 80058a0:	60fb      	str	r3, [r7, #12]
 80058a2:	4b60      	ldr	r3, [pc, #384]	; (8005a24 <HAL_GPIO_Init+0x30c>)
 80058a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a6:	4a5f      	ldr	r2, [pc, #380]	; (8005a24 <HAL_GPIO_Init+0x30c>)
 80058a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058ac:	6453      	str	r3, [r2, #68]	; 0x44
 80058ae:	4b5d      	ldr	r3, [pc, #372]	; (8005a24 <HAL_GPIO_Init+0x30c>)
 80058b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058b6:	60fb      	str	r3, [r7, #12]
 80058b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80058ba:	4a5b      	ldr	r2, [pc, #364]	; (8005a28 <HAL_GPIO_Init+0x310>)
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	089b      	lsrs	r3, r3, #2
 80058c0:	3302      	adds	r3, #2
 80058c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	f003 0303 	and.w	r3, r3, #3
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	220f      	movs	r2, #15
 80058d2:	fa02 f303 	lsl.w	r3, r2, r3
 80058d6:	43db      	mvns	r3, r3
 80058d8:	69ba      	ldr	r2, [r7, #24]
 80058da:	4013      	ands	r3, r2
 80058dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a52      	ldr	r2, [pc, #328]	; (8005a2c <HAL_GPIO_Init+0x314>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d02b      	beq.n	800593e <HAL_GPIO_Init+0x226>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	4a51      	ldr	r2, [pc, #324]	; (8005a30 <HAL_GPIO_Init+0x318>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d025      	beq.n	800593a <HAL_GPIO_Init+0x222>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	4a50      	ldr	r2, [pc, #320]	; (8005a34 <HAL_GPIO_Init+0x31c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d01f      	beq.n	8005936 <HAL_GPIO_Init+0x21e>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	4a4f      	ldr	r2, [pc, #316]	; (8005a38 <HAL_GPIO_Init+0x320>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d019      	beq.n	8005932 <HAL_GPIO_Init+0x21a>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	4a4e      	ldr	r2, [pc, #312]	; (8005a3c <HAL_GPIO_Init+0x324>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d013      	beq.n	800592e <HAL_GPIO_Init+0x216>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a4d      	ldr	r2, [pc, #308]	; (8005a40 <HAL_GPIO_Init+0x328>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d00d      	beq.n	800592a <HAL_GPIO_Init+0x212>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a4c      	ldr	r2, [pc, #304]	; (8005a44 <HAL_GPIO_Init+0x32c>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d007      	beq.n	8005926 <HAL_GPIO_Init+0x20e>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	4a4b      	ldr	r2, [pc, #300]	; (8005a48 <HAL_GPIO_Init+0x330>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d101      	bne.n	8005922 <HAL_GPIO_Init+0x20a>
 800591e:	2307      	movs	r3, #7
 8005920:	e00e      	b.n	8005940 <HAL_GPIO_Init+0x228>
 8005922:	2308      	movs	r3, #8
 8005924:	e00c      	b.n	8005940 <HAL_GPIO_Init+0x228>
 8005926:	2306      	movs	r3, #6
 8005928:	e00a      	b.n	8005940 <HAL_GPIO_Init+0x228>
 800592a:	2305      	movs	r3, #5
 800592c:	e008      	b.n	8005940 <HAL_GPIO_Init+0x228>
 800592e:	2304      	movs	r3, #4
 8005930:	e006      	b.n	8005940 <HAL_GPIO_Init+0x228>
 8005932:	2303      	movs	r3, #3
 8005934:	e004      	b.n	8005940 <HAL_GPIO_Init+0x228>
 8005936:	2302      	movs	r3, #2
 8005938:	e002      	b.n	8005940 <HAL_GPIO_Init+0x228>
 800593a:	2301      	movs	r3, #1
 800593c:	e000      	b.n	8005940 <HAL_GPIO_Init+0x228>
 800593e:	2300      	movs	r3, #0
 8005940:	69fa      	ldr	r2, [r7, #28]
 8005942:	f002 0203 	and.w	r2, r2, #3
 8005946:	0092      	lsls	r2, r2, #2
 8005948:	4093      	lsls	r3, r2
 800594a:	69ba      	ldr	r2, [r7, #24]
 800594c:	4313      	orrs	r3, r2
 800594e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005950:	4935      	ldr	r1, [pc, #212]	; (8005a28 <HAL_GPIO_Init+0x310>)
 8005952:	69fb      	ldr	r3, [r7, #28]
 8005954:	089b      	lsrs	r3, r3, #2
 8005956:	3302      	adds	r3, #2
 8005958:	69ba      	ldr	r2, [r7, #24]
 800595a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800595e:	4b3b      	ldr	r3, [pc, #236]	; (8005a4c <HAL_GPIO_Init+0x334>)
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	43db      	mvns	r3, r3
 8005968:	69ba      	ldr	r2, [r7, #24]
 800596a:	4013      	ands	r3, r2
 800596c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800597a:	69ba      	ldr	r2, [r7, #24]
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	4313      	orrs	r3, r2
 8005980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005982:	4a32      	ldr	r2, [pc, #200]	; (8005a4c <HAL_GPIO_Init+0x334>)
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005988:	4b30      	ldr	r3, [pc, #192]	; (8005a4c <HAL_GPIO_Init+0x334>)
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	43db      	mvns	r3, r3
 8005992:	69ba      	ldr	r2, [r7, #24]
 8005994:	4013      	ands	r3, r2
 8005996:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d003      	beq.n	80059ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80059a4:	69ba      	ldr	r2, [r7, #24]
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	4313      	orrs	r3, r2
 80059aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80059ac:	4a27      	ldr	r2, [pc, #156]	; (8005a4c <HAL_GPIO_Init+0x334>)
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80059b2:	4b26      	ldr	r3, [pc, #152]	; (8005a4c <HAL_GPIO_Init+0x334>)
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	43db      	mvns	r3, r3
 80059bc:	69ba      	ldr	r2, [r7, #24]
 80059be:	4013      	ands	r3, r2
 80059c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d003      	beq.n	80059d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80059ce:	69ba      	ldr	r2, [r7, #24]
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80059d6:	4a1d      	ldr	r2, [pc, #116]	; (8005a4c <HAL_GPIO_Init+0x334>)
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80059dc:	4b1b      	ldr	r3, [pc, #108]	; (8005a4c <HAL_GPIO_Init+0x334>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059e2:	693b      	ldr	r3, [r7, #16]
 80059e4:	43db      	mvns	r3, r3
 80059e6:	69ba      	ldr	r2, [r7, #24]
 80059e8:	4013      	ands	r3, r2
 80059ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d003      	beq.n	8005a00 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80059f8:	69ba      	ldr	r2, [r7, #24]
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005a00:	4a12      	ldr	r2, [pc, #72]	; (8005a4c <HAL_GPIO_Init+0x334>)
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	3301      	adds	r3, #1
 8005a0a:	61fb      	str	r3, [r7, #28]
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	2b0f      	cmp	r3, #15
 8005a10:	f67f ae90 	bls.w	8005734 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005a14:	bf00      	nop
 8005a16:	bf00      	nop
 8005a18:	3724      	adds	r7, #36	; 0x24
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40023800 	.word	0x40023800
 8005a28:	40013800 	.word	0x40013800
 8005a2c:	40020000 	.word	0x40020000
 8005a30:	40020400 	.word	0x40020400
 8005a34:	40020800 	.word	0x40020800
 8005a38:	40020c00 	.word	0x40020c00
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	40021400 	.word	0x40021400
 8005a44:	40021800 	.word	0x40021800
 8005a48:	40021c00 	.word	0x40021c00
 8005a4c:	40013c00 	.word	0x40013c00

08005a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	460b      	mov	r3, r1
 8005a5a:	807b      	strh	r3, [r7, #2]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a60:	787b      	ldrb	r3, [r7, #1]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d003      	beq.n	8005a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a66:	887a      	ldrh	r2, [r7, #2]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a6c:	e003      	b.n	8005a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a6e:	887b      	ldrh	r3, [r7, #2]
 8005a70:	041a      	lsls	r2, r3, #16
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	619a      	str	r2, [r3, #24]
}
 8005a76:	bf00      	nop
 8005a78:	370c      	adds	r7, #12
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
	...

08005a84 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e12b      	b.n	8005cee <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d106      	bne.n	8005ab0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005aaa:	6878      	ldr	r0, [r7, #4]
 8005aac:	f7ff f960 	bl	8004d70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2224      	movs	r2, #36	; 0x24
 8005ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f022 0201 	bic.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ad6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ae6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ae8:	f001 fbe4 	bl	80072b4 <HAL_RCC_GetPCLK1Freq>
 8005aec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	4a81      	ldr	r2, [pc, #516]	; (8005cf8 <HAL_I2C_Init+0x274>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d807      	bhi.n	8005b08 <HAL_I2C_Init+0x84>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	4a80      	ldr	r2, [pc, #512]	; (8005cfc <HAL_I2C_Init+0x278>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	bf94      	ite	ls
 8005b00:	2301      	movls	r3, #1
 8005b02:	2300      	movhi	r3, #0
 8005b04:	b2db      	uxtb	r3, r3
 8005b06:	e006      	b.n	8005b16 <HAL_I2C_Init+0x92>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	4a7d      	ldr	r2, [pc, #500]	; (8005d00 <HAL_I2C_Init+0x27c>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	bf94      	ite	ls
 8005b10:	2301      	movls	r3, #1
 8005b12:	2300      	movhi	r3, #0
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d001      	beq.n	8005b1e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e0e7      	b.n	8005cee <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4a78      	ldr	r2, [pc, #480]	; (8005d04 <HAL_I2C_Init+0x280>)
 8005b22:	fba2 2303 	umull	r2, r3, r2, r3
 8005b26:	0c9b      	lsrs	r3, r3, #18
 8005b28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6a1b      	ldr	r3, [r3, #32]
 8005b44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	4a6a      	ldr	r2, [pc, #424]	; (8005cf8 <HAL_I2C_Init+0x274>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d802      	bhi.n	8005b58 <HAL_I2C_Init+0xd4>
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	3301      	adds	r3, #1
 8005b56:	e009      	b.n	8005b6c <HAL_I2C_Init+0xe8>
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005b5e:	fb02 f303 	mul.w	r3, r2, r3
 8005b62:	4a69      	ldr	r2, [pc, #420]	; (8005d08 <HAL_I2C_Init+0x284>)
 8005b64:	fba2 2303 	umull	r2, r3, r2, r3
 8005b68:	099b      	lsrs	r3, r3, #6
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	6812      	ldr	r2, [r2, #0]
 8005b70:	430b      	orrs	r3, r1
 8005b72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005b7e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	495c      	ldr	r1, [pc, #368]	; (8005cf8 <HAL_I2C_Init+0x274>)
 8005b88:	428b      	cmp	r3, r1
 8005b8a:	d819      	bhi.n	8005bc0 <HAL_I2C_Init+0x13c>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	1e59      	subs	r1, r3, #1
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	005b      	lsls	r3, r3, #1
 8005b96:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b9a:	1c59      	adds	r1, r3, #1
 8005b9c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005ba0:	400b      	ands	r3, r1
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00a      	beq.n	8005bbc <HAL_I2C_Init+0x138>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	1e59      	subs	r1, r3, #1
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	005b      	lsls	r3, r3, #1
 8005bb0:	fbb1 f3f3 	udiv	r3, r1, r3
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bba:	e051      	b.n	8005c60 <HAL_I2C_Init+0x1dc>
 8005bbc:	2304      	movs	r3, #4
 8005bbe:	e04f      	b.n	8005c60 <HAL_I2C_Init+0x1dc>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d111      	bne.n	8005bec <HAL_I2C_Init+0x168>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	1e58      	subs	r0, r3, #1
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6859      	ldr	r1, [r3, #4]
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	005b      	lsls	r3, r3, #1
 8005bd4:	440b      	add	r3, r1
 8005bd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bda:	3301      	adds	r3, #1
 8005bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	bf0c      	ite	eq
 8005be4:	2301      	moveq	r3, #1
 8005be6:	2300      	movne	r3, #0
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	e012      	b.n	8005c12 <HAL_I2C_Init+0x18e>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	1e58      	subs	r0, r3, #1
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6859      	ldr	r1, [r3, #4]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	440b      	add	r3, r1
 8005bfa:	0099      	lsls	r1, r3, #2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c02:	3301      	adds	r3, #1
 8005c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	bf0c      	ite	eq
 8005c0c:	2301      	moveq	r3, #1
 8005c0e:	2300      	movne	r3, #0
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d001      	beq.n	8005c1a <HAL_I2C_Init+0x196>
 8005c16:	2301      	movs	r3, #1
 8005c18:	e022      	b.n	8005c60 <HAL_I2C_Init+0x1dc>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	689b      	ldr	r3, [r3, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d10e      	bne.n	8005c40 <HAL_I2C_Init+0x1bc>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	1e58      	subs	r0, r3, #1
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6859      	ldr	r1, [r3, #4]
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	005b      	lsls	r3, r3, #1
 8005c2e:	440b      	add	r3, r1
 8005c30:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c34:	3301      	adds	r3, #1
 8005c36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c3e:	e00f      	b.n	8005c60 <HAL_I2C_Init+0x1dc>
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	1e58      	subs	r0, r3, #1
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6859      	ldr	r1, [r3, #4]
 8005c48:	460b      	mov	r3, r1
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	440b      	add	r3, r1
 8005c4e:	0099      	lsls	r1, r3, #2
 8005c50:	440b      	add	r3, r1
 8005c52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c56:	3301      	adds	r3, #1
 8005c58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c5c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c60:	6879      	ldr	r1, [r7, #4]
 8005c62:	6809      	ldr	r1, [r1, #0]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	69da      	ldr	r2, [r3, #28]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a1b      	ldr	r3, [r3, #32]
 8005c7a:	431a      	orrs	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	430a      	orrs	r2, r1
 8005c82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005c8e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6911      	ldr	r1, [r2, #16]
 8005c96:	687a      	ldr	r2, [r7, #4]
 8005c98:	68d2      	ldr	r2, [r2, #12]
 8005c9a:	4311      	orrs	r1, r2
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	430b      	orrs	r3, r1
 8005ca2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68db      	ldr	r3, [r3, #12]
 8005caa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	695a      	ldr	r2, [r3, #20]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	699b      	ldr	r3, [r3, #24]
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	430a      	orrs	r2, r1
 8005cbe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0201 	orr.w	r2, r2, #1
 8005cce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2220      	movs	r2, #32
 8005cda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3710      	adds	r7, #16
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	000186a0 	.word	0x000186a0
 8005cfc:	001e847f 	.word	0x001e847f
 8005d00:	003d08ff 	.word	0x003d08ff
 8005d04:	431bde83 	.word	0x431bde83
 8005d08:	10624dd3 	.word	0x10624dd3

08005d0c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af02      	add	r7, sp, #8
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	4608      	mov	r0, r1
 8005d16:	4611      	mov	r1, r2
 8005d18:	461a      	mov	r2, r3
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	817b      	strh	r3, [r7, #10]
 8005d1e:	460b      	mov	r3, r1
 8005d20:	813b      	strh	r3, [r7, #8]
 8005d22:	4613      	mov	r3, r2
 8005d24:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d26:	f7ff fb53 	bl	80053d0 <HAL_GetTick>
 8005d2a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	2b20      	cmp	r3, #32
 8005d36:	f040 80d9 	bne.w	8005eec <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	2319      	movs	r3, #25
 8005d40:	2201      	movs	r2, #1
 8005d42:	496d      	ldr	r1, [pc, #436]	; (8005ef8 <HAL_I2C_Mem_Write+0x1ec>)
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f000 fc7f 	bl	8006648 <I2C_WaitOnFlagUntilTimeout>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d001      	beq.n	8005d54 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005d50:	2302      	movs	r3, #2
 8005d52:	e0cc      	b.n	8005eee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d101      	bne.n	8005d62 <HAL_I2C_Mem_Write+0x56>
 8005d5e:	2302      	movs	r3, #2
 8005d60:	e0c5      	b.n	8005eee <HAL_I2C_Mem_Write+0x1e2>
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0301 	and.w	r3, r3, #1
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d007      	beq.n	8005d88 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0201 	orr.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2221      	movs	r2, #33	; 0x21
 8005d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2240      	movs	r2, #64	; 0x40
 8005da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2200      	movs	r2, #0
 8005dac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6a3a      	ldr	r2, [r7, #32]
 8005db2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005db8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	4a4d      	ldr	r2, [pc, #308]	; (8005efc <HAL_I2C_Mem_Write+0x1f0>)
 8005dc8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005dca:	88f8      	ldrh	r0, [r7, #6]
 8005dcc:	893a      	ldrh	r2, [r7, #8]
 8005dce:	8979      	ldrh	r1, [r7, #10]
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	9301      	str	r3, [sp, #4]
 8005dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dd6:	9300      	str	r3, [sp, #0]
 8005dd8:	4603      	mov	r3, r0
 8005dda:	68f8      	ldr	r0, [r7, #12]
 8005ddc:	f000 fab6 	bl	800634c <I2C_RequestMemoryWrite>
 8005de0:	4603      	mov	r3, r0
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d052      	beq.n	8005e8c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e081      	b.n	8005eee <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dea:	697a      	ldr	r2, [r7, #20]
 8005dec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f000 fd00 	bl	80067f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00d      	beq.n	8005e16 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfe:	2b04      	cmp	r3, #4
 8005e00:	d107      	bne.n	8005e12 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e10:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e06b      	b.n	8005eee <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1a:	781a      	ldrb	r2, [r3, #0]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e26:	1c5a      	adds	r2, r3, #1
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e30:	3b01      	subs	r3, #1
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	3b01      	subs	r3, #1
 8005e40:	b29a      	uxth	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	f003 0304 	and.w	r3, r3, #4
 8005e50:	2b04      	cmp	r3, #4
 8005e52:	d11b      	bne.n	8005e8c <HAL_I2C_Mem_Write+0x180>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d017      	beq.n	8005e8c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e60:	781a      	ldrb	r2, [r3, #0]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e6c:	1c5a      	adds	r2, r3, #1
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e76:	3b01      	subs	r3, #1
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	3b01      	subs	r3, #1
 8005e86:	b29a      	uxth	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d1aa      	bne.n	8005dea <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 fcec 	bl	8006876 <I2C_WaitOnBTFFlagUntilTimeout>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00d      	beq.n	8005ec0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea8:	2b04      	cmp	r3, #4
 8005eaa:	d107      	bne.n	8005ebc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005eba:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	e016      	b.n	8005eee <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ece:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2220      	movs	r2, #32
 8005ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	e000      	b.n	8005eee <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005eec:	2302      	movs	r3, #2
  }
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3718      	adds	r7, #24
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	00100002 	.word	0x00100002
 8005efc:	ffff0000 	.word	0xffff0000

08005f00 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b08c      	sub	sp, #48	; 0x30
 8005f04:	af02      	add	r7, sp, #8
 8005f06:	60f8      	str	r0, [r7, #12]
 8005f08:	4608      	mov	r0, r1
 8005f0a:	4611      	mov	r1, r2
 8005f0c:	461a      	mov	r2, r3
 8005f0e:	4603      	mov	r3, r0
 8005f10:	817b      	strh	r3, [r7, #10]
 8005f12:	460b      	mov	r3, r1
 8005f14:	813b      	strh	r3, [r7, #8]
 8005f16:	4613      	mov	r3, r2
 8005f18:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005f1a:	f7ff fa59 	bl	80053d0 <HAL_GetTick>
 8005f1e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	2b20      	cmp	r3, #32
 8005f2a:	f040 8208 	bne.w	800633e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f30:	9300      	str	r3, [sp, #0]
 8005f32:	2319      	movs	r3, #25
 8005f34:	2201      	movs	r2, #1
 8005f36:	497b      	ldr	r1, [pc, #492]	; (8006124 <HAL_I2C_Mem_Read+0x224>)
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	f000 fb85 	bl	8006648 <I2C_WaitOnFlagUntilTimeout>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d001      	beq.n	8005f48 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005f44:	2302      	movs	r3, #2
 8005f46:	e1fb      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d101      	bne.n	8005f56 <HAL_I2C_Mem_Read+0x56>
 8005f52:	2302      	movs	r3, #2
 8005f54:	e1f4      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0301 	and.w	r3, r3, #1
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d007      	beq.n	8005f7c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	681a      	ldr	r2, [r3, #0]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f042 0201 	orr.w	r2, r2, #1
 8005f7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2222      	movs	r2, #34	; 0x22
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2240      	movs	r2, #64	; 0x40
 8005f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fa6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005fac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	4a5b      	ldr	r2, [pc, #364]	; (8006128 <HAL_I2C_Mem_Read+0x228>)
 8005fbc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005fbe:	88f8      	ldrh	r0, [r7, #6]
 8005fc0:	893a      	ldrh	r2, [r7, #8]
 8005fc2:	8979      	ldrh	r1, [r7, #10]
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	9301      	str	r3, [sp, #4]
 8005fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	4603      	mov	r3, r0
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f000 fa52 	bl	8006478 <I2C_RequestMemoryRead>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d001      	beq.n	8005fde <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e1b0      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d113      	bne.n	800600e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	623b      	str	r3, [r7, #32]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	695b      	ldr	r3, [r3, #20]
 8005ff0:	623b      	str	r3, [r7, #32]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	623b      	str	r3, [r7, #32]
 8005ffa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800600a:	601a      	str	r2, [r3, #0]
 800600c:	e184      	b.n	8006318 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006012:	2b01      	cmp	r3, #1
 8006014:	d11b      	bne.n	800604e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006024:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006026:	2300      	movs	r3, #0
 8006028:	61fb      	str	r3, [r7, #28]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	61fb      	str	r3, [r7, #28]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	61fb      	str	r3, [r7, #28]
 800603a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800604a:	601a      	str	r2, [r3, #0]
 800604c:	e164      	b.n	8006318 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006052:	2b02      	cmp	r3, #2
 8006054:	d11b      	bne.n	800608e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006064:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006074:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006076:	2300      	movs	r3, #0
 8006078:	61bb      	str	r3, [r7, #24]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	695b      	ldr	r3, [r3, #20]
 8006080:	61bb      	str	r3, [r7, #24]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	61bb      	str	r3, [r7, #24]
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	e144      	b.n	8006318 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800608e:	2300      	movs	r3, #0
 8006090:	617b      	str	r3, [r7, #20]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	617b      	str	r3, [r7, #20]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80060a4:	e138      	b.n	8006318 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060aa:	2b03      	cmp	r3, #3
 80060ac:	f200 80f1 	bhi.w	8006292 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d123      	bne.n	8006100 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f000 fc1b 	bl	80068f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80060c2:	4603      	mov	r3, r0
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d001      	beq.n	80060cc <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e139      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	691a      	ldr	r2, [r3, #16]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d6:	b2d2      	uxtb	r2, r2
 80060d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	1c5a      	adds	r2, r3, #1
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	3b01      	subs	r3, #1
 80060f8:	b29a      	uxth	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80060fe:	e10b      	b.n	8006318 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006104:	2b02      	cmp	r3, #2
 8006106:	d14e      	bne.n	80061a6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610a:	9300      	str	r3, [sp, #0]
 800610c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800610e:	2200      	movs	r2, #0
 8006110:	4906      	ldr	r1, [pc, #24]	; (800612c <HAL_I2C_Mem_Read+0x22c>)
 8006112:	68f8      	ldr	r0, [r7, #12]
 8006114:	f000 fa98 	bl	8006648 <I2C_WaitOnFlagUntilTimeout>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d008      	beq.n	8006130 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e10e      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
 8006122:	bf00      	nop
 8006124:	00100002 	.word	0x00100002
 8006128:	ffff0000 	.word	0xffff0000
 800612c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800613e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	691a      	ldr	r2, [r3, #16]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006152:	1c5a      	adds	r2, r3, #1
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800615c:	3b01      	subs	r3, #1
 800615e:	b29a      	uxth	r2, r3
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006168:	b29b      	uxth	r3, r3
 800616a:	3b01      	subs	r3, #1
 800616c:	b29a      	uxth	r2, r3
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	691a      	ldr	r2, [r3, #16]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617c:	b2d2      	uxtb	r2, r2
 800617e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006184:	1c5a      	adds	r2, r3, #1
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800618e:	3b01      	subs	r3, #1
 8006190:	b29a      	uxth	r2, r3
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800619a:	b29b      	uxth	r3, r3
 800619c:	3b01      	subs	r3, #1
 800619e:	b29a      	uxth	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80061a4:	e0b8      	b.n	8006318 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061ac:	2200      	movs	r2, #0
 80061ae:	4966      	ldr	r1, [pc, #408]	; (8006348 <HAL_I2C_Mem_Read+0x448>)
 80061b0:	68f8      	ldr	r0, [r7, #12]
 80061b2:	f000 fa49 	bl	8006648 <I2C_WaitOnFlagUntilTimeout>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d001      	beq.n	80061c0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e0bf      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	691a      	ldr	r2, [r3, #16]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061da:	b2d2      	uxtb	r2, r2
 80061dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e2:	1c5a      	adds	r2, r3, #1
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ec:	3b01      	subs	r3, #1
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	3b01      	subs	r3, #1
 80061fc:	b29a      	uxth	r2, r3
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006208:	2200      	movs	r2, #0
 800620a:	494f      	ldr	r1, [pc, #316]	; (8006348 <HAL_I2C_Mem_Read+0x448>)
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f000 fa1b 	bl	8006648 <I2C_WaitOnFlagUntilTimeout>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d001      	beq.n	800621c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e091      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800622a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	691a      	ldr	r2, [r3, #16]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006236:	b2d2      	uxtb	r2, r2
 8006238:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623e:	1c5a      	adds	r2, r3, #1
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006248:	3b01      	subs	r3, #1
 800624a:	b29a      	uxth	r2, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006254:	b29b      	uxth	r3, r3
 8006256:	3b01      	subs	r3, #1
 8006258:	b29a      	uxth	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	691a      	ldr	r2, [r3, #16]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006268:	b2d2      	uxtb	r2, r2
 800626a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006270:	1c5a      	adds	r2, r3, #1
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800627a:	3b01      	subs	r3, #1
 800627c:	b29a      	uxth	r2, r3
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006286:	b29b      	uxth	r3, r3
 8006288:	3b01      	subs	r3, #1
 800628a:	b29a      	uxth	r2, r3
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006290:	e042      	b.n	8006318 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006292:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006294:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	f000 fb2e 	bl	80068f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800629c:	4603      	mov	r3, r0
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d001      	beq.n	80062a6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80062a2:	2301      	movs	r3, #1
 80062a4:	e04c      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	691a      	ldr	r2, [r3, #16]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b0:	b2d2      	uxtb	r2, r2
 80062b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b8:	1c5a      	adds	r2, r3, #1
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062c2:	3b01      	subs	r3, #1
 80062c4:	b29a      	uxth	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	3b01      	subs	r3, #1
 80062d2:	b29a      	uxth	r2, r3
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	695b      	ldr	r3, [r3, #20]
 80062de:	f003 0304 	and.w	r3, r3, #4
 80062e2:	2b04      	cmp	r3, #4
 80062e4:	d118      	bne.n	8006318 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	691a      	ldr	r2, [r3, #16]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f0:	b2d2      	uxtb	r2, r2
 80062f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f8:	1c5a      	adds	r2, r3, #1
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006302:	3b01      	subs	r3, #1
 8006304:	b29a      	uxth	r2, r3
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800630e:	b29b      	uxth	r3, r3
 8006310:	3b01      	subs	r3, #1
 8006312:	b29a      	uxth	r2, r3
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800631c:	2b00      	cmp	r3, #0
 800631e:	f47f aec2 	bne.w	80060a6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2220      	movs	r2, #32
 8006326:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800633a:	2300      	movs	r3, #0
 800633c:	e000      	b.n	8006340 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800633e:	2302      	movs	r3, #2
  }
}
 8006340:	4618      	mov	r0, r3
 8006342:	3728      	adds	r7, #40	; 0x28
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	00010004 	.word	0x00010004

0800634c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b088      	sub	sp, #32
 8006350:	af02      	add	r7, sp, #8
 8006352:	60f8      	str	r0, [r7, #12]
 8006354:	4608      	mov	r0, r1
 8006356:	4611      	mov	r1, r2
 8006358:	461a      	mov	r2, r3
 800635a:	4603      	mov	r3, r0
 800635c:	817b      	strh	r3, [r7, #10]
 800635e:	460b      	mov	r3, r1
 8006360:	813b      	strh	r3, [r7, #8]
 8006362:	4613      	mov	r3, r2
 8006364:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681a      	ldr	r2, [r3, #0]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006374:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	6a3b      	ldr	r3, [r7, #32]
 800637c:	2200      	movs	r2, #0
 800637e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006382:	68f8      	ldr	r0, [r7, #12]
 8006384:	f000 f960 	bl	8006648 <I2C_WaitOnFlagUntilTimeout>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00d      	beq.n	80063aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006398:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800639c:	d103      	bne.n	80063a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063a4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e05f      	b.n	800646a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80063aa:	897b      	ldrh	r3, [r7, #10]
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	461a      	mov	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80063b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063bc:	6a3a      	ldr	r2, [r7, #32]
 80063be:	492d      	ldr	r1, [pc, #180]	; (8006474 <I2C_RequestMemoryWrite+0x128>)
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	f000 f998 	bl	80066f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d001      	beq.n	80063d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e04c      	b.n	800646a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063d0:	2300      	movs	r3, #0
 80063d2:	617b      	str	r3, [r7, #20]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	617b      	str	r3, [r7, #20]
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	617b      	str	r3, [r7, #20]
 80063e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063e8:	6a39      	ldr	r1, [r7, #32]
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f000 fa02 	bl	80067f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00d      	beq.n	8006412 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fa:	2b04      	cmp	r3, #4
 80063fc:	d107      	bne.n	800640e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800640c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e02b      	b.n	800646a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006412:	88fb      	ldrh	r3, [r7, #6]
 8006414:	2b01      	cmp	r3, #1
 8006416:	d105      	bne.n	8006424 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006418:	893b      	ldrh	r3, [r7, #8]
 800641a:	b2da      	uxtb	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	611a      	str	r2, [r3, #16]
 8006422:	e021      	b.n	8006468 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006424:	893b      	ldrh	r3, [r7, #8]
 8006426:	0a1b      	lsrs	r3, r3, #8
 8006428:	b29b      	uxth	r3, r3
 800642a:	b2da      	uxtb	r2, r3
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006432:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006434:	6a39      	ldr	r1, [r7, #32]
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 f9dc 	bl	80067f4 <I2C_WaitOnTXEFlagUntilTimeout>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00d      	beq.n	800645e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006446:	2b04      	cmp	r3, #4
 8006448:	d107      	bne.n	800645a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006458:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e005      	b.n	800646a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800645e:	893b      	ldrh	r3, [r7, #8]
 8006460:	b2da      	uxtb	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3718      	adds	r7, #24
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	00010002 	.word	0x00010002

08006478 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b088      	sub	sp, #32
 800647c:	af02      	add	r7, sp, #8
 800647e:	60f8      	str	r0, [r7, #12]
 8006480:	4608      	mov	r0, r1
 8006482:	4611      	mov	r1, r2
 8006484:	461a      	mov	r2, r3
 8006486:	4603      	mov	r3, r0
 8006488:	817b      	strh	r3, [r7, #10]
 800648a:	460b      	mov	r3, r1
 800648c:	813b      	strh	r3, [r7, #8]
 800648e:	4613      	mov	r3, r2
 8006490:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	6a3b      	ldr	r3, [r7, #32]
 80064b8:	2200      	movs	r2, #0
 80064ba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f000 f8c2 	bl	8006648 <I2C_WaitOnFlagUntilTimeout>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d00d      	beq.n	80064e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064d8:	d103      	bne.n	80064e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e0aa      	b.n	800663c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80064e6:	897b      	ldrh	r3, [r7, #10]
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	461a      	mov	r2, r3
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80064f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f8:	6a3a      	ldr	r2, [r7, #32]
 80064fa:	4952      	ldr	r1, [pc, #328]	; (8006644 <I2C_RequestMemoryRead+0x1cc>)
 80064fc:	68f8      	ldr	r0, [r7, #12]
 80064fe:	f000 f8fa 	bl	80066f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d001      	beq.n	800650c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e097      	b.n	800663c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800650c:	2300      	movs	r3, #0
 800650e:	617b      	str	r3, [r7, #20]
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	617b      	str	r3, [r7, #20]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	699b      	ldr	r3, [r3, #24]
 800651e:	617b      	str	r3, [r7, #20]
 8006520:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006524:	6a39      	ldr	r1, [r7, #32]
 8006526:	68f8      	ldr	r0, [r7, #12]
 8006528:	f000 f964 	bl	80067f4 <I2C_WaitOnTXEFlagUntilTimeout>
 800652c:	4603      	mov	r3, r0
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00d      	beq.n	800654e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006536:	2b04      	cmp	r3, #4
 8006538:	d107      	bne.n	800654a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	681a      	ldr	r2, [r3, #0]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006548:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e076      	b.n	800663c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800654e:	88fb      	ldrh	r3, [r7, #6]
 8006550:	2b01      	cmp	r3, #1
 8006552:	d105      	bne.n	8006560 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006554:	893b      	ldrh	r3, [r7, #8]
 8006556:	b2da      	uxtb	r2, r3
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	611a      	str	r2, [r3, #16]
 800655e:	e021      	b.n	80065a4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006560:	893b      	ldrh	r3, [r7, #8]
 8006562:	0a1b      	lsrs	r3, r3, #8
 8006564:	b29b      	uxth	r3, r3
 8006566:	b2da      	uxtb	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800656e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006570:	6a39      	ldr	r1, [r7, #32]
 8006572:	68f8      	ldr	r0, [r7, #12]
 8006574:	f000 f93e 	bl	80067f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006578:	4603      	mov	r3, r0
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00d      	beq.n	800659a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006582:	2b04      	cmp	r3, #4
 8006584:	d107      	bne.n	8006596 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006594:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e050      	b.n	800663c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800659a:	893b      	ldrh	r3, [r7, #8]
 800659c:	b2da      	uxtb	r2, r3
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065a6:	6a39      	ldr	r1, [r7, #32]
 80065a8:	68f8      	ldr	r0, [r7, #12]
 80065aa:	f000 f923 	bl	80067f4 <I2C_WaitOnTXEFlagUntilTimeout>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d00d      	beq.n	80065d0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b8:	2b04      	cmp	r3, #4
 80065ba:	d107      	bne.n	80065cc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e035      	b.n	800663c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681a      	ldr	r2, [r3, #0]
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	6a3b      	ldr	r3, [r7, #32]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065ec:	68f8      	ldr	r0, [r7, #12]
 80065ee:	f000 f82b 	bl	8006648 <I2C_WaitOnFlagUntilTimeout>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d00d      	beq.n	8006614 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006606:	d103      	bne.n	8006610 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800660e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e013      	b.n	800663c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006614:	897b      	ldrh	r3, [r7, #10]
 8006616:	b2db      	uxtb	r3, r3
 8006618:	f043 0301 	orr.w	r3, r3, #1
 800661c:	b2da      	uxtb	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006626:	6a3a      	ldr	r2, [r7, #32]
 8006628:	4906      	ldr	r1, [pc, #24]	; (8006644 <I2C_RequestMemoryRead+0x1cc>)
 800662a:	68f8      	ldr	r0, [r7, #12]
 800662c:	f000 f863 	bl	80066f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d001      	beq.n	800663a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e000      	b.n	800663c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3718      	adds	r7, #24
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	00010002 	.word	0x00010002

08006648 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	603b      	str	r3, [r7, #0]
 8006654:	4613      	mov	r3, r2
 8006656:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006658:	e025      	b.n	80066a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006660:	d021      	beq.n	80066a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006662:	f7fe feb5 	bl	80053d0 <HAL_GetTick>
 8006666:	4602      	mov	r2, r0
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	1ad3      	subs	r3, r2, r3
 800666c:	683a      	ldr	r2, [r7, #0]
 800666e:	429a      	cmp	r2, r3
 8006670:	d302      	bcc.n	8006678 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d116      	bne.n	80066a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2220      	movs	r2, #32
 8006682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006692:	f043 0220 	orr.w	r2, r3, #32
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	e023      	b.n	80066ee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	0c1b      	lsrs	r3, r3, #16
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d10d      	bne.n	80066cc <I2C_WaitOnFlagUntilTimeout+0x84>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	43da      	mvns	r2, r3
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	4013      	ands	r3, r2
 80066bc:	b29b      	uxth	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	bf0c      	ite	eq
 80066c2:	2301      	moveq	r3, #1
 80066c4:	2300      	movne	r3, #0
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	461a      	mov	r2, r3
 80066ca:	e00c      	b.n	80066e6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	43da      	mvns	r2, r3
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	4013      	ands	r3, r2
 80066d8:	b29b      	uxth	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	bf0c      	ite	eq
 80066de:	2301      	moveq	r3, #1
 80066e0:	2300      	movne	r3, #0
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	461a      	mov	r2, r3
 80066e6:	79fb      	ldrb	r3, [r7, #7]
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d0b6      	beq.n	800665a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066ec:	2300      	movs	r3, #0
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3710      	adds	r7, #16
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80066f6:	b580      	push	{r7, lr}
 80066f8:	b084      	sub	sp, #16
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	60f8      	str	r0, [r7, #12]
 80066fe:	60b9      	str	r1, [r7, #8]
 8006700:	607a      	str	r2, [r7, #4]
 8006702:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006704:	e051      	b.n	80067aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	695b      	ldr	r3, [r3, #20]
 800670c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006710:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006714:	d123      	bne.n	800675e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681a      	ldr	r2, [r3, #0]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006724:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800672e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2220      	movs	r2, #32
 800673a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674a:	f043 0204 	orr.w	r2, r3, #4
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e046      	b.n	80067ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006764:	d021      	beq.n	80067aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006766:	f7fe fe33 	bl	80053d0 <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	429a      	cmp	r2, r3
 8006774:	d302      	bcc.n	800677c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d116      	bne.n	80067aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2220      	movs	r2, #32
 8006786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006796:	f043 0220 	orr.w	r2, r3, #32
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e020      	b.n	80067ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	0c1b      	lsrs	r3, r3, #16
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d10c      	bne.n	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	695b      	ldr	r3, [r3, #20]
 80067ba:	43da      	mvns	r2, r3
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	4013      	ands	r3, r2
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	bf14      	ite	ne
 80067c6:	2301      	movne	r3, #1
 80067c8:	2300      	moveq	r3, #0
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	e00b      	b.n	80067e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	699b      	ldr	r3, [r3, #24]
 80067d4:	43da      	mvns	r2, r3
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	4013      	ands	r3, r2
 80067da:	b29b      	uxth	r3, r3
 80067dc:	2b00      	cmp	r3, #0
 80067de:	bf14      	ite	ne
 80067e0:	2301      	movne	r3, #1
 80067e2:	2300      	moveq	r3, #0
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d18d      	bne.n	8006706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006800:	e02d      	b.n	800685e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006802:	68f8      	ldr	r0, [r7, #12]
 8006804:	f000 f8ce 	bl	80069a4 <I2C_IsAcknowledgeFailed>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d001      	beq.n	8006812 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e02d      	b.n	800686e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006818:	d021      	beq.n	800685e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800681a:	f7fe fdd9 	bl	80053d0 <HAL_GetTick>
 800681e:	4602      	mov	r2, r0
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	429a      	cmp	r2, r3
 8006828:	d302      	bcc.n	8006830 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d116      	bne.n	800685e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2220      	movs	r2, #32
 800683a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684a:	f043 0220 	orr.w	r2, r3, #32
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e007      	b.n	800686e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	695b      	ldr	r3, [r3, #20]
 8006864:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006868:	2b80      	cmp	r3, #128	; 0x80
 800686a:	d1ca      	bne.n	8006802 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800686c:	2300      	movs	r3, #0
}
 800686e:	4618      	mov	r0, r3
 8006870:	3710      	adds	r7, #16
 8006872:	46bd      	mov	sp, r7
 8006874:	bd80      	pop	{r7, pc}

08006876 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006876:	b580      	push	{r7, lr}
 8006878:	b084      	sub	sp, #16
 800687a:	af00      	add	r7, sp, #0
 800687c:	60f8      	str	r0, [r7, #12]
 800687e:	60b9      	str	r1, [r7, #8]
 8006880:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006882:	e02d      	b.n	80068e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006884:	68f8      	ldr	r0, [r7, #12]
 8006886:	f000 f88d 	bl	80069a4 <I2C_IsAcknowledgeFailed>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d001      	beq.n	8006894 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e02d      	b.n	80068f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800689a:	d021      	beq.n	80068e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800689c:	f7fe fd98 	bl	80053d0 <HAL_GetTick>
 80068a0:	4602      	mov	r2, r0
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	68ba      	ldr	r2, [r7, #8]
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d302      	bcc.n	80068b2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d116      	bne.n	80068e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2220      	movs	r2, #32
 80068bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2200      	movs	r2, #0
 80068c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068cc:	f043 0220 	orr.w	r2, r3, #32
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068dc:	2301      	movs	r3, #1
 80068de:	e007      	b.n	80068f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	695b      	ldr	r3, [r3, #20]
 80068e6:	f003 0304 	and.w	r3, r3, #4
 80068ea:	2b04      	cmp	r3, #4
 80068ec:	d1ca      	bne.n	8006884 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	60f8      	str	r0, [r7, #12]
 8006900:	60b9      	str	r1, [r7, #8]
 8006902:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006904:	e042      	b.n	800698c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	695b      	ldr	r3, [r3, #20]
 800690c:	f003 0310 	and.w	r3, r3, #16
 8006910:	2b10      	cmp	r3, #16
 8006912:	d119      	bne.n	8006948 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f06f 0210 	mvn.w	r2, #16
 800691c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2200      	movs	r2, #0
 8006922:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2220      	movs	r2, #32
 8006928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e029      	b.n	800699c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006948:	f7fe fd42 	bl	80053d0 <HAL_GetTick>
 800694c:	4602      	mov	r2, r0
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	68ba      	ldr	r2, [r7, #8]
 8006954:	429a      	cmp	r2, r3
 8006956:	d302      	bcc.n	800695e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d116      	bne.n	800698c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2200      	movs	r2, #0
 8006962:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2220      	movs	r2, #32
 8006968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006978:	f043 0220 	orr.w	r2, r3, #32
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e007      	b.n	800699c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006996:	2b40      	cmp	r3, #64	; 0x40
 8006998:	d1b5      	bne.n	8006906 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	695b      	ldr	r3, [r3, #20]
 80069b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069ba:	d11b      	bne.n	80069f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80069c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2220      	movs	r2, #32
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e0:	f043 0204 	orr.w	r2, r3, #4
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80069f0:	2301      	movs	r3, #1
 80069f2:	e000      	b.n	80069f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr
	...

08006a04 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8006a0a:	4b06      	ldr	r3, [pc, #24]	; (8006a24 <HAL_PWR_EnableBkUpAccess+0x20>)
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8006a10:	4b05      	ldr	r3, [pc, #20]	; (8006a28 <HAL_PWR_EnableBkUpAccess+0x24>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8006a16:	687b      	ldr	r3, [r7, #4]
}
 8006a18:	bf00      	nop
 8006a1a:	370c      	adds	r7, #12
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr
 8006a24:	420e0020 	.word	0x420e0020
 8006a28:	40007000 	.word	0x40007000

08006a2c <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8006a32:	4b06      	ldr	r3, [pc, #24]	; (8006a4c <HAL_PWR_DisableBkUpAccess+0x20>)
 8006a34:	2200      	movs	r2, #0
 8006a36:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8006a38:	4b05      	ldr	r3, [pc, #20]	; (8006a50 <HAL_PWR_DisableBkUpAccess+0x24>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8006a3e:	687b      	ldr	r3, [r7, #4]
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr
 8006a4c:	420e0020 	.word	0x420e0020
 8006a50:	40007000 	.word	0x40007000

08006a54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b086      	sub	sp, #24
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e267      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 0301 	and.w	r3, r3, #1
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d075      	beq.n	8006b5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006a72:	4b88      	ldr	r3, [pc, #544]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	f003 030c 	and.w	r3, r3, #12
 8006a7a:	2b04      	cmp	r3, #4
 8006a7c:	d00c      	beq.n	8006a98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a7e:	4b85      	ldr	r3, [pc, #532]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006a86:	2b08      	cmp	r3, #8
 8006a88:	d112      	bne.n	8006ab0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a8a:	4b82      	ldr	r3, [pc, #520]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a96:	d10b      	bne.n	8006ab0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a98:	4b7e      	ldr	r3, [pc, #504]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d05b      	beq.n	8006b5c <HAL_RCC_OscConfig+0x108>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d157      	bne.n	8006b5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e242      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ab8:	d106      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x74>
 8006aba:	4b76      	ldr	r3, [pc, #472]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a75      	ldr	r2, [pc, #468]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ac4:	6013      	str	r3, [r2, #0]
 8006ac6:	e01d      	b.n	8006b04 <HAL_RCC_OscConfig+0xb0>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ad0:	d10c      	bne.n	8006aec <HAL_RCC_OscConfig+0x98>
 8006ad2:	4b70      	ldr	r3, [pc, #448]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a6f      	ldr	r2, [pc, #444]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006ad8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006adc:	6013      	str	r3, [r2, #0]
 8006ade:	4b6d      	ldr	r3, [pc, #436]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a6c      	ldr	r2, [pc, #432]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ae8:	6013      	str	r3, [r2, #0]
 8006aea:	e00b      	b.n	8006b04 <HAL_RCC_OscConfig+0xb0>
 8006aec:	4b69      	ldr	r3, [pc, #420]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a68      	ldr	r2, [pc, #416]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006af6:	6013      	str	r3, [r2, #0]
 8006af8:	4b66      	ldr	r3, [pc, #408]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a65      	ldr	r2, [pc, #404]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006afe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d013      	beq.n	8006b34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b0c:	f7fe fc60 	bl	80053d0 <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b12:	e008      	b.n	8006b26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b14:	f7fe fc5c 	bl	80053d0 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	2b64      	cmp	r3, #100	; 0x64
 8006b20:	d901      	bls.n	8006b26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e207      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b26:	4b5b      	ldr	r3, [pc, #364]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d0f0      	beq.n	8006b14 <HAL_RCC_OscConfig+0xc0>
 8006b32:	e014      	b.n	8006b5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b34:	f7fe fc4c 	bl	80053d0 <HAL_GetTick>
 8006b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b3a:	e008      	b.n	8006b4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006b3c:	f7fe fc48 	bl	80053d0 <HAL_GetTick>
 8006b40:	4602      	mov	r2, r0
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	2b64      	cmp	r3, #100	; 0x64
 8006b48:	d901      	bls.n	8006b4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	e1f3      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b4e:	4b51      	ldr	r3, [pc, #324]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1f0      	bne.n	8006b3c <HAL_RCC_OscConfig+0xe8>
 8006b5a:	e000      	b.n	8006b5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 0302 	and.w	r3, r3, #2
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d063      	beq.n	8006c32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006b6a:	4b4a      	ldr	r3, [pc, #296]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	f003 030c 	and.w	r3, r3, #12
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00b      	beq.n	8006b8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b76:	4b47      	ldr	r3, [pc, #284]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006b7e:	2b08      	cmp	r3, #8
 8006b80:	d11c      	bne.n	8006bbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b82:	4b44      	ldr	r3, [pc, #272]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d116      	bne.n	8006bbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b8e:	4b41      	ldr	r3, [pc, #260]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d005      	beq.n	8006ba6 <HAL_RCC_OscConfig+0x152>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d001      	beq.n	8006ba6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e1c7      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ba6:	4b3b      	ldr	r3, [pc, #236]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	691b      	ldr	r3, [r3, #16]
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	4937      	ldr	r1, [pc, #220]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006bba:	e03a      	b.n	8006c32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	68db      	ldr	r3, [r3, #12]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d020      	beq.n	8006c06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bc4:	4b34      	ldr	r3, [pc, #208]	; (8006c98 <HAL_RCC_OscConfig+0x244>)
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bca:	f7fe fc01 	bl	80053d0 <HAL_GetTick>
 8006bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bd0:	e008      	b.n	8006be4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bd2:	f7fe fbfd 	bl	80053d0 <HAL_GetTick>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	2b02      	cmp	r3, #2
 8006bde:	d901      	bls.n	8006be4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e1a8      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006be4:	4b2b      	ldr	r3, [pc, #172]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f003 0302 	and.w	r3, r3, #2
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d0f0      	beq.n	8006bd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bf0:	4b28      	ldr	r3, [pc, #160]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	00db      	lsls	r3, r3, #3
 8006bfe:	4925      	ldr	r1, [pc, #148]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006c00:	4313      	orrs	r3, r2
 8006c02:	600b      	str	r3, [r1, #0]
 8006c04:	e015      	b.n	8006c32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c06:	4b24      	ldr	r3, [pc, #144]	; (8006c98 <HAL_RCC_OscConfig+0x244>)
 8006c08:	2200      	movs	r2, #0
 8006c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c0c:	f7fe fbe0 	bl	80053d0 <HAL_GetTick>
 8006c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c12:	e008      	b.n	8006c26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c14:	f7fe fbdc 	bl	80053d0 <HAL_GetTick>
 8006c18:	4602      	mov	r2, r0
 8006c1a:	693b      	ldr	r3, [r7, #16]
 8006c1c:	1ad3      	subs	r3, r2, r3
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	d901      	bls.n	8006c26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e187      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c26:	4b1b      	ldr	r3, [pc, #108]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0302 	and.w	r3, r3, #2
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1f0      	bne.n	8006c14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0308 	and.w	r3, r3, #8
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d036      	beq.n	8006cac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	695b      	ldr	r3, [r3, #20]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d016      	beq.n	8006c74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c46:	4b15      	ldr	r3, [pc, #84]	; (8006c9c <HAL_RCC_OscConfig+0x248>)
 8006c48:	2201      	movs	r2, #1
 8006c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c4c:	f7fe fbc0 	bl	80053d0 <HAL_GetTick>
 8006c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c52:	e008      	b.n	8006c66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c54:	f7fe fbbc 	bl	80053d0 <HAL_GetTick>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	1ad3      	subs	r3, r2, r3
 8006c5e:	2b02      	cmp	r3, #2
 8006c60:	d901      	bls.n	8006c66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e167      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c66:	4b0b      	ldr	r3, [pc, #44]	; (8006c94 <HAL_RCC_OscConfig+0x240>)
 8006c68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c6a:	f003 0302 	and.w	r3, r3, #2
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d0f0      	beq.n	8006c54 <HAL_RCC_OscConfig+0x200>
 8006c72:	e01b      	b.n	8006cac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c74:	4b09      	ldr	r3, [pc, #36]	; (8006c9c <HAL_RCC_OscConfig+0x248>)
 8006c76:	2200      	movs	r2, #0
 8006c78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c7a:	f7fe fba9 	bl	80053d0 <HAL_GetTick>
 8006c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c80:	e00e      	b.n	8006ca0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c82:	f7fe fba5 	bl	80053d0 <HAL_GetTick>
 8006c86:	4602      	mov	r2, r0
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	1ad3      	subs	r3, r2, r3
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d907      	bls.n	8006ca0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006c90:	2303      	movs	r3, #3
 8006c92:	e150      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
 8006c94:	40023800 	.word	0x40023800
 8006c98:	42470000 	.word	0x42470000
 8006c9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ca0:	4b88      	ldr	r3, [pc, #544]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006ca2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ca4:	f003 0302 	and.w	r3, r3, #2
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1ea      	bne.n	8006c82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f003 0304 	and.w	r3, r3, #4
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	f000 8097 	beq.w	8006de8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006cbe:	4b81      	ldr	r3, [pc, #516]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d10f      	bne.n	8006cea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cca:	2300      	movs	r3, #0
 8006ccc:	60bb      	str	r3, [r7, #8]
 8006cce:	4b7d      	ldr	r3, [pc, #500]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cd2:	4a7c      	ldr	r2, [pc, #496]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006cd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8006cda:	4b7a      	ldr	r3, [pc, #488]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ce2:	60bb      	str	r3, [r7, #8]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cea:	4b77      	ldr	r3, [pc, #476]	; (8006ec8 <HAL_RCC_OscConfig+0x474>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d118      	bne.n	8006d28 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006cf6:	4b74      	ldr	r3, [pc, #464]	; (8006ec8 <HAL_RCC_OscConfig+0x474>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a73      	ldr	r2, [pc, #460]	; (8006ec8 <HAL_RCC_OscConfig+0x474>)
 8006cfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d02:	f7fe fb65 	bl	80053d0 <HAL_GetTick>
 8006d06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d08:	e008      	b.n	8006d1c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d0a:	f7fe fb61 	bl	80053d0 <HAL_GetTick>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	1ad3      	subs	r3, r2, r3
 8006d14:	2b02      	cmp	r3, #2
 8006d16:	d901      	bls.n	8006d1c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	e10c      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d1c:	4b6a      	ldr	r3, [pc, #424]	; (8006ec8 <HAL_RCC_OscConfig+0x474>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d0f0      	beq.n	8006d0a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d106      	bne.n	8006d3e <HAL_RCC_OscConfig+0x2ea>
 8006d30:	4b64      	ldr	r3, [pc, #400]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d34:	4a63      	ldr	r2, [pc, #396]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d36:	f043 0301 	orr.w	r3, r3, #1
 8006d3a:	6713      	str	r3, [r2, #112]	; 0x70
 8006d3c:	e01c      	b.n	8006d78 <HAL_RCC_OscConfig+0x324>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	2b05      	cmp	r3, #5
 8006d44:	d10c      	bne.n	8006d60 <HAL_RCC_OscConfig+0x30c>
 8006d46:	4b5f      	ldr	r3, [pc, #380]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d4a:	4a5e      	ldr	r2, [pc, #376]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d4c:	f043 0304 	orr.w	r3, r3, #4
 8006d50:	6713      	str	r3, [r2, #112]	; 0x70
 8006d52:	4b5c      	ldr	r3, [pc, #368]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d56:	4a5b      	ldr	r2, [pc, #364]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d58:	f043 0301 	orr.w	r3, r3, #1
 8006d5c:	6713      	str	r3, [r2, #112]	; 0x70
 8006d5e:	e00b      	b.n	8006d78 <HAL_RCC_OscConfig+0x324>
 8006d60:	4b58      	ldr	r3, [pc, #352]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d64:	4a57      	ldr	r2, [pc, #348]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d66:	f023 0301 	bic.w	r3, r3, #1
 8006d6a:	6713      	str	r3, [r2, #112]	; 0x70
 8006d6c:	4b55      	ldr	r3, [pc, #340]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d70:	4a54      	ldr	r2, [pc, #336]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006d72:	f023 0304 	bic.w	r3, r3, #4
 8006d76:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d015      	beq.n	8006dac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d80:	f7fe fb26 	bl	80053d0 <HAL_GetTick>
 8006d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d86:	e00a      	b.n	8006d9e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d88:	f7fe fb22 	bl	80053d0 <HAL_GetTick>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	1ad3      	subs	r3, r2, r3
 8006d92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d901      	bls.n	8006d9e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006d9a:	2303      	movs	r3, #3
 8006d9c:	e0cb      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d9e:	4b49      	ldr	r3, [pc, #292]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006da2:	f003 0302 	and.w	r3, r3, #2
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d0ee      	beq.n	8006d88 <HAL_RCC_OscConfig+0x334>
 8006daa:	e014      	b.n	8006dd6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006dac:	f7fe fb10 	bl	80053d0 <HAL_GetTick>
 8006db0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006db2:	e00a      	b.n	8006dca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006db4:	f7fe fb0c 	bl	80053d0 <HAL_GetTick>
 8006db8:	4602      	mov	r2, r0
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	1ad3      	subs	r3, r2, r3
 8006dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d901      	bls.n	8006dca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006dc6:	2303      	movs	r3, #3
 8006dc8:	e0b5      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006dca:	4b3e      	ldr	r3, [pc, #248]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dce:	f003 0302 	and.w	r3, r3, #2
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1ee      	bne.n	8006db4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006dd6:	7dfb      	ldrb	r3, [r7, #23]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d105      	bne.n	8006de8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ddc:	4b39      	ldr	r3, [pc, #228]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006de0:	4a38      	ldr	r2, [pc, #224]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006de2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006de6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	699b      	ldr	r3, [r3, #24]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f000 80a1 	beq.w	8006f34 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006df2:	4b34      	ldr	r3, [pc, #208]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	f003 030c 	and.w	r3, r3, #12
 8006dfa:	2b08      	cmp	r3, #8
 8006dfc:	d05c      	beq.n	8006eb8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	699b      	ldr	r3, [r3, #24]
 8006e02:	2b02      	cmp	r3, #2
 8006e04:	d141      	bne.n	8006e8a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e06:	4b31      	ldr	r3, [pc, #196]	; (8006ecc <HAL_RCC_OscConfig+0x478>)
 8006e08:	2200      	movs	r2, #0
 8006e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e0c:	f7fe fae0 	bl	80053d0 <HAL_GetTick>
 8006e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e12:	e008      	b.n	8006e26 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e14:	f7fe fadc 	bl	80053d0 <HAL_GetTick>
 8006e18:	4602      	mov	r2, r0
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	1ad3      	subs	r3, r2, r3
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d901      	bls.n	8006e26 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006e22:	2303      	movs	r3, #3
 8006e24:	e087      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e26:	4b27      	ldr	r3, [pc, #156]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d1f0      	bne.n	8006e14 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	69da      	ldr	r2, [r3, #28]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6a1b      	ldr	r3, [r3, #32]
 8006e3a:	431a      	orrs	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e40:	019b      	lsls	r3, r3, #6
 8006e42:	431a      	orrs	r2, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e48:	085b      	lsrs	r3, r3, #1
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	041b      	lsls	r3, r3, #16
 8006e4e:	431a      	orrs	r2, r3
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e54:	061b      	lsls	r3, r3, #24
 8006e56:	491b      	ldr	r1, [pc, #108]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006e58:	4313      	orrs	r3, r2
 8006e5a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e5c:	4b1b      	ldr	r3, [pc, #108]	; (8006ecc <HAL_RCC_OscConfig+0x478>)
 8006e5e:	2201      	movs	r2, #1
 8006e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e62:	f7fe fab5 	bl	80053d0 <HAL_GetTick>
 8006e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e68:	e008      	b.n	8006e7c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e6a:	f7fe fab1 	bl	80053d0 <HAL_GetTick>
 8006e6e:	4602      	mov	r2, r0
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	1ad3      	subs	r3, r2, r3
 8006e74:	2b02      	cmp	r3, #2
 8006e76:	d901      	bls.n	8006e7c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e05c      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e7c:	4b11      	ldr	r3, [pc, #68]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0f0      	beq.n	8006e6a <HAL_RCC_OscConfig+0x416>
 8006e88:	e054      	b.n	8006f34 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e8a:	4b10      	ldr	r3, [pc, #64]	; (8006ecc <HAL_RCC_OscConfig+0x478>)
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e90:	f7fe fa9e 	bl	80053d0 <HAL_GetTick>
 8006e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e96:	e008      	b.n	8006eaa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e98:	f7fe fa9a 	bl	80053d0 <HAL_GetTick>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	1ad3      	subs	r3, r2, r3
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d901      	bls.n	8006eaa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	e045      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006eaa:	4b06      	ldr	r3, [pc, #24]	; (8006ec4 <HAL_RCC_OscConfig+0x470>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1f0      	bne.n	8006e98 <HAL_RCC_OscConfig+0x444>
 8006eb6:	e03d      	b.n	8006f34 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	699b      	ldr	r3, [r3, #24]
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d107      	bne.n	8006ed0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	e038      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
 8006ec4:	40023800 	.word	0x40023800
 8006ec8:	40007000 	.word	0x40007000
 8006ecc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ed0:	4b1b      	ldr	r3, [pc, #108]	; (8006f40 <HAL_RCC_OscConfig+0x4ec>)
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	699b      	ldr	r3, [r3, #24]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d028      	beq.n	8006f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d121      	bne.n	8006f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	d11a      	bne.n	8006f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006f00:	4013      	ands	r3, r2
 8006f02:	687a      	ldr	r2, [r7, #4]
 8006f04:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006f06:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d111      	bne.n	8006f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f16:	085b      	lsrs	r3, r3, #1
 8006f18:	3b01      	subs	r3, #1
 8006f1a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d107      	bne.n	8006f30 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f2a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d001      	beq.n	8006f34 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006f30:	2301      	movs	r3, #1
 8006f32:	e000      	b.n	8006f36 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3718      	adds	r7, #24
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	40023800 	.word	0x40023800

08006f44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b084      	sub	sp, #16
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
 8006f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d101      	bne.n	8006f58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e0cc      	b.n	80070f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006f58:	4b68      	ldr	r3, [pc, #416]	; (80070fc <HAL_RCC_ClockConfig+0x1b8>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f003 0307 	and.w	r3, r3, #7
 8006f60:	683a      	ldr	r2, [r7, #0]
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d90c      	bls.n	8006f80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f66:	4b65      	ldr	r3, [pc, #404]	; (80070fc <HAL_RCC_ClockConfig+0x1b8>)
 8006f68:	683a      	ldr	r2, [r7, #0]
 8006f6a:	b2d2      	uxtb	r2, r2
 8006f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f6e:	4b63      	ldr	r3, [pc, #396]	; (80070fc <HAL_RCC_ClockConfig+0x1b8>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f003 0307 	and.w	r3, r3, #7
 8006f76:	683a      	ldr	r2, [r7, #0]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d001      	beq.n	8006f80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e0b8      	b.n	80070f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0302 	and.w	r3, r3, #2
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d020      	beq.n	8006fce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f003 0304 	and.w	r3, r3, #4
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d005      	beq.n	8006fa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f98:	4b59      	ldr	r3, [pc, #356]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	4a58      	ldr	r2, [pc, #352]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8006f9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006fa2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f003 0308 	and.w	r3, r3, #8
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d005      	beq.n	8006fbc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006fb0:	4b53      	ldr	r3, [pc, #332]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	4a52      	ldr	r2, [pc, #328]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8006fb6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006fba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fbc:	4b50      	ldr	r3, [pc, #320]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8006fbe:	689b      	ldr	r3, [r3, #8]
 8006fc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	494d      	ldr	r1, [pc, #308]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8006fca:	4313      	orrs	r3, r2
 8006fcc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0301 	and.w	r3, r3, #1
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d044      	beq.n	8007064 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d107      	bne.n	8006ff2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fe2:	4b47      	ldr	r3, [pc, #284]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d119      	bne.n	8007022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e07f      	b.n	80070f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	d003      	beq.n	8007002 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ffe:	2b03      	cmp	r3, #3
 8007000:	d107      	bne.n	8007012 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007002:	4b3f      	ldr	r3, [pc, #252]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800700a:	2b00      	cmp	r3, #0
 800700c:	d109      	bne.n	8007022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e06f      	b.n	80070f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007012:	4b3b      	ldr	r3, [pc, #236]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 0302 	and.w	r3, r3, #2
 800701a:	2b00      	cmp	r3, #0
 800701c:	d101      	bne.n	8007022 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e067      	b.n	80070f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007022:	4b37      	ldr	r3, [pc, #220]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	f023 0203 	bic.w	r2, r3, #3
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	4934      	ldr	r1, [pc, #208]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8007030:	4313      	orrs	r3, r2
 8007032:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007034:	f7fe f9cc 	bl	80053d0 <HAL_GetTick>
 8007038:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800703a:	e00a      	b.n	8007052 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800703c:	f7fe f9c8 	bl	80053d0 <HAL_GetTick>
 8007040:	4602      	mov	r2, r0
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	1ad3      	subs	r3, r2, r3
 8007046:	f241 3288 	movw	r2, #5000	; 0x1388
 800704a:	4293      	cmp	r3, r2
 800704c:	d901      	bls.n	8007052 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800704e:	2303      	movs	r3, #3
 8007050:	e04f      	b.n	80070f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007052:	4b2b      	ldr	r3, [pc, #172]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	f003 020c 	and.w	r2, r3, #12
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	429a      	cmp	r2, r3
 8007062:	d1eb      	bne.n	800703c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007064:	4b25      	ldr	r3, [pc, #148]	; (80070fc <HAL_RCC_ClockConfig+0x1b8>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f003 0307 	and.w	r3, r3, #7
 800706c:	683a      	ldr	r2, [r7, #0]
 800706e:	429a      	cmp	r2, r3
 8007070:	d20c      	bcs.n	800708c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007072:	4b22      	ldr	r3, [pc, #136]	; (80070fc <HAL_RCC_ClockConfig+0x1b8>)
 8007074:	683a      	ldr	r2, [r7, #0]
 8007076:	b2d2      	uxtb	r2, r2
 8007078:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800707a:	4b20      	ldr	r3, [pc, #128]	; (80070fc <HAL_RCC_ClockConfig+0x1b8>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f003 0307 	and.w	r3, r3, #7
 8007082:	683a      	ldr	r2, [r7, #0]
 8007084:	429a      	cmp	r2, r3
 8007086:	d001      	beq.n	800708c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e032      	b.n	80070f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 0304 	and.w	r3, r3, #4
 8007094:	2b00      	cmp	r3, #0
 8007096:	d008      	beq.n	80070aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007098:	4b19      	ldr	r3, [pc, #100]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	4916      	ldr	r1, [pc, #88]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 80070a6:	4313      	orrs	r3, r2
 80070a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 0308 	and.w	r3, r3, #8
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d009      	beq.n	80070ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070b6:	4b12      	ldr	r3, [pc, #72]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	691b      	ldr	r3, [r3, #16]
 80070c2:	00db      	lsls	r3, r3, #3
 80070c4:	490e      	ldr	r1, [pc, #56]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80070ca:	f000 f821 	bl	8007110 <HAL_RCC_GetSysClockFreq>
 80070ce:	4602      	mov	r2, r0
 80070d0:	4b0b      	ldr	r3, [pc, #44]	; (8007100 <HAL_RCC_ClockConfig+0x1bc>)
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	091b      	lsrs	r3, r3, #4
 80070d6:	f003 030f 	and.w	r3, r3, #15
 80070da:	490a      	ldr	r1, [pc, #40]	; (8007104 <HAL_RCC_ClockConfig+0x1c0>)
 80070dc:	5ccb      	ldrb	r3, [r1, r3]
 80070de:	fa22 f303 	lsr.w	r3, r2, r3
 80070e2:	4a09      	ldr	r2, [pc, #36]	; (8007108 <HAL_RCC_ClockConfig+0x1c4>)
 80070e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80070e6:	4b09      	ldr	r3, [pc, #36]	; (800710c <HAL_RCC_ClockConfig+0x1c8>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7fe f832 	bl	8005154 <HAL_InitTick>

  return HAL_OK;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3710      	adds	r7, #16
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}
 80070fa:	bf00      	nop
 80070fc:	40023c00 	.word	0x40023c00
 8007100:	40023800 	.word	0x40023800
 8007104:	0800de80 	.word	0x0800de80
 8007108:	20000140 	.word	0x20000140
 800710c:	20000144 	.word	0x20000144

08007110 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007114:	b090      	sub	sp, #64	; 0x40
 8007116:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007118:	2300      	movs	r3, #0
 800711a:	637b      	str	r3, [r7, #52]	; 0x34
 800711c:	2300      	movs	r3, #0
 800711e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007120:	2300      	movs	r3, #0
 8007122:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007124:	2300      	movs	r3, #0
 8007126:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007128:	4b59      	ldr	r3, [pc, #356]	; (8007290 <HAL_RCC_GetSysClockFreq+0x180>)
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	f003 030c 	and.w	r3, r3, #12
 8007130:	2b08      	cmp	r3, #8
 8007132:	d00d      	beq.n	8007150 <HAL_RCC_GetSysClockFreq+0x40>
 8007134:	2b08      	cmp	r3, #8
 8007136:	f200 80a1 	bhi.w	800727c <HAL_RCC_GetSysClockFreq+0x16c>
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <HAL_RCC_GetSysClockFreq+0x34>
 800713e:	2b04      	cmp	r3, #4
 8007140:	d003      	beq.n	800714a <HAL_RCC_GetSysClockFreq+0x3a>
 8007142:	e09b      	b.n	800727c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007144:	4b53      	ldr	r3, [pc, #332]	; (8007294 <HAL_RCC_GetSysClockFreq+0x184>)
 8007146:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8007148:	e09b      	b.n	8007282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800714a:	4b53      	ldr	r3, [pc, #332]	; (8007298 <HAL_RCC_GetSysClockFreq+0x188>)
 800714c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800714e:	e098      	b.n	8007282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007150:	4b4f      	ldr	r3, [pc, #316]	; (8007290 <HAL_RCC_GetSysClockFreq+0x180>)
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007158:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800715a:	4b4d      	ldr	r3, [pc, #308]	; (8007290 <HAL_RCC_GetSysClockFreq+0x180>)
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007162:	2b00      	cmp	r3, #0
 8007164:	d028      	beq.n	80071b8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007166:	4b4a      	ldr	r3, [pc, #296]	; (8007290 <HAL_RCC_GetSysClockFreq+0x180>)
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	099b      	lsrs	r3, r3, #6
 800716c:	2200      	movs	r2, #0
 800716e:	623b      	str	r3, [r7, #32]
 8007170:	627a      	str	r2, [r7, #36]	; 0x24
 8007172:	6a3b      	ldr	r3, [r7, #32]
 8007174:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007178:	2100      	movs	r1, #0
 800717a:	4b47      	ldr	r3, [pc, #284]	; (8007298 <HAL_RCC_GetSysClockFreq+0x188>)
 800717c:	fb03 f201 	mul.w	r2, r3, r1
 8007180:	2300      	movs	r3, #0
 8007182:	fb00 f303 	mul.w	r3, r0, r3
 8007186:	4413      	add	r3, r2
 8007188:	4a43      	ldr	r2, [pc, #268]	; (8007298 <HAL_RCC_GetSysClockFreq+0x188>)
 800718a:	fba0 1202 	umull	r1, r2, r0, r2
 800718e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007190:	460a      	mov	r2, r1
 8007192:	62ba      	str	r2, [r7, #40]	; 0x28
 8007194:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007196:	4413      	add	r3, r2
 8007198:	62fb      	str	r3, [r7, #44]	; 0x2c
 800719a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800719c:	2200      	movs	r2, #0
 800719e:	61bb      	str	r3, [r7, #24]
 80071a0:	61fa      	str	r2, [r7, #28]
 80071a2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071a6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80071aa:	f7f9 fd27 	bl	8000bfc <__aeabi_uldivmod>
 80071ae:	4602      	mov	r2, r0
 80071b0:	460b      	mov	r3, r1
 80071b2:	4613      	mov	r3, r2
 80071b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80071b6:	e053      	b.n	8007260 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071b8:	4b35      	ldr	r3, [pc, #212]	; (8007290 <HAL_RCC_GetSysClockFreq+0x180>)
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	099b      	lsrs	r3, r3, #6
 80071be:	2200      	movs	r2, #0
 80071c0:	613b      	str	r3, [r7, #16]
 80071c2:	617a      	str	r2, [r7, #20]
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80071ca:	f04f 0b00 	mov.w	fp, #0
 80071ce:	4652      	mov	r2, sl
 80071d0:	465b      	mov	r3, fp
 80071d2:	f04f 0000 	mov.w	r0, #0
 80071d6:	f04f 0100 	mov.w	r1, #0
 80071da:	0159      	lsls	r1, r3, #5
 80071dc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80071e0:	0150      	lsls	r0, r2, #5
 80071e2:	4602      	mov	r2, r0
 80071e4:	460b      	mov	r3, r1
 80071e6:	ebb2 080a 	subs.w	r8, r2, sl
 80071ea:	eb63 090b 	sbc.w	r9, r3, fp
 80071ee:	f04f 0200 	mov.w	r2, #0
 80071f2:	f04f 0300 	mov.w	r3, #0
 80071f6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80071fa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80071fe:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007202:	ebb2 0408 	subs.w	r4, r2, r8
 8007206:	eb63 0509 	sbc.w	r5, r3, r9
 800720a:	f04f 0200 	mov.w	r2, #0
 800720e:	f04f 0300 	mov.w	r3, #0
 8007212:	00eb      	lsls	r3, r5, #3
 8007214:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007218:	00e2      	lsls	r2, r4, #3
 800721a:	4614      	mov	r4, r2
 800721c:	461d      	mov	r5, r3
 800721e:	eb14 030a 	adds.w	r3, r4, sl
 8007222:	603b      	str	r3, [r7, #0]
 8007224:	eb45 030b 	adc.w	r3, r5, fp
 8007228:	607b      	str	r3, [r7, #4]
 800722a:	f04f 0200 	mov.w	r2, #0
 800722e:	f04f 0300 	mov.w	r3, #0
 8007232:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007236:	4629      	mov	r1, r5
 8007238:	028b      	lsls	r3, r1, #10
 800723a:	4621      	mov	r1, r4
 800723c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007240:	4621      	mov	r1, r4
 8007242:	028a      	lsls	r2, r1, #10
 8007244:	4610      	mov	r0, r2
 8007246:	4619      	mov	r1, r3
 8007248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800724a:	2200      	movs	r2, #0
 800724c:	60bb      	str	r3, [r7, #8]
 800724e:	60fa      	str	r2, [r7, #12]
 8007250:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007254:	f7f9 fcd2 	bl	8000bfc <__aeabi_uldivmod>
 8007258:	4602      	mov	r2, r0
 800725a:	460b      	mov	r3, r1
 800725c:	4613      	mov	r3, r2
 800725e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007260:	4b0b      	ldr	r3, [pc, #44]	; (8007290 <HAL_RCC_GetSysClockFreq+0x180>)
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	0c1b      	lsrs	r3, r3, #16
 8007266:	f003 0303 	and.w	r3, r3, #3
 800726a:	3301      	adds	r3, #1
 800726c:	005b      	lsls	r3, r3, #1
 800726e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8007270:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007274:	fbb2 f3f3 	udiv	r3, r2, r3
 8007278:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800727a:	e002      	b.n	8007282 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800727c:	4b05      	ldr	r3, [pc, #20]	; (8007294 <HAL_RCC_GetSysClockFreq+0x184>)
 800727e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007280:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007284:	4618      	mov	r0, r3
 8007286:	3740      	adds	r7, #64	; 0x40
 8007288:	46bd      	mov	sp, r7
 800728a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800728e:	bf00      	nop
 8007290:	40023800 	.word	0x40023800
 8007294:	00f42400 	.word	0x00f42400
 8007298:	017d7840 	.word	0x017d7840

0800729c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800729c:	b480      	push	{r7}
 800729e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80072a0:	4b03      	ldr	r3, [pc, #12]	; (80072b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80072a2:	681b      	ldr	r3, [r3, #0]
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr
 80072ae:	bf00      	nop
 80072b0:	20000140 	.word	0x20000140

080072b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80072b8:	f7ff fff0 	bl	800729c <HAL_RCC_GetHCLKFreq>
 80072bc:	4602      	mov	r2, r0
 80072be:	4b05      	ldr	r3, [pc, #20]	; (80072d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	0a9b      	lsrs	r3, r3, #10
 80072c4:	f003 0307 	and.w	r3, r3, #7
 80072c8:	4903      	ldr	r1, [pc, #12]	; (80072d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072ca:	5ccb      	ldrb	r3, [r1, r3]
 80072cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	40023800 	.word	0x40023800
 80072d8:	0800de90 	.word	0x0800de90

080072dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80072e0:	f7ff ffdc 	bl	800729c <HAL_RCC_GetHCLKFreq>
 80072e4:	4602      	mov	r2, r0
 80072e6:	4b05      	ldr	r3, [pc, #20]	; (80072fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	0b5b      	lsrs	r3, r3, #13
 80072ec:	f003 0307 	and.w	r3, r3, #7
 80072f0:	4903      	ldr	r1, [pc, #12]	; (8007300 <HAL_RCC_GetPCLK2Freq+0x24>)
 80072f2:	5ccb      	ldrb	r3, [r1, r3]
 80072f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	bd80      	pop	{r7, pc}
 80072fc:	40023800 	.word	0x40023800
 8007300:	0800de90 	.word	0x0800de90

08007304 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007304:	b480      	push	{r7}
 8007306:	b083      	sub	sp, #12
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	220f      	movs	r2, #15
 8007312:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007314:	4b12      	ldr	r3, [pc, #72]	; (8007360 <HAL_RCC_GetClockConfig+0x5c>)
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	f003 0203 	and.w	r2, r3, #3
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007320:	4b0f      	ldr	r3, [pc, #60]	; (8007360 <HAL_RCC_GetClockConfig+0x5c>)
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800732c:	4b0c      	ldr	r3, [pc, #48]	; (8007360 <HAL_RCC_GetClockConfig+0x5c>)
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007338:	4b09      	ldr	r3, [pc, #36]	; (8007360 <HAL_RCC_GetClockConfig+0x5c>)
 800733a:	689b      	ldr	r3, [r3, #8]
 800733c:	08db      	lsrs	r3, r3, #3
 800733e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007346:	4b07      	ldr	r3, [pc, #28]	; (8007364 <HAL_RCC_GetClockConfig+0x60>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0207 	and.w	r2, r3, #7
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	601a      	str	r2, [r3, #0]
}
 8007352:	bf00      	nop
 8007354:	370c      	adds	r7, #12
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	40023800 	.word	0x40023800
 8007364:	40023c00 	.word	0x40023c00

08007368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b082      	sub	sp, #8
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d101      	bne.n	800737a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e041      	b.n	80073fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007380:	b2db      	uxtb	r3, r3
 8007382:	2b00      	cmp	r3, #0
 8007384:	d106      	bne.n	8007394 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7fd fd36 	bl	8004e00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2202      	movs	r2, #2
 8007398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	3304      	adds	r3, #4
 80073a4:	4619      	mov	r1, r3
 80073a6:	4610      	mov	r0, r2
 80073a8:	f001 f91c 	bl	80085e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073fc:	2300      	movs	r3, #0
}
 80073fe:	4618      	mov	r0, r3
 8007400:	3708      	adds	r7, #8
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
	...

08007408 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007416:	b2db      	uxtb	r3, r3
 8007418:	2b01      	cmp	r3, #1
 800741a:	d001      	beq.n	8007420 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e046      	b.n	80074ae <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2202      	movs	r2, #2
 8007424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a23      	ldr	r2, [pc, #140]	; (80074bc <HAL_TIM_Base_Start+0xb4>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d022      	beq.n	8007478 <HAL_TIM_Base_Start+0x70>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800743a:	d01d      	beq.n	8007478 <HAL_TIM_Base_Start+0x70>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a1f      	ldr	r2, [pc, #124]	; (80074c0 <HAL_TIM_Base_Start+0xb8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d018      	beq.n	8007478 <HAL_TIM_Base_Start+0x70>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a1e      	ldr	r2, [pc, #120]	; (80074c4 <HAL_TIM_Base_Start+0xbc>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d013      	beq.n	8007478 <HAL_TIM_Base_Start+0x70>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a1c      	ldr	r2, [pc, #112]	; (80074c8 <HAL_TIM_Base_Start+0xc0>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d00e      	beq.n	8007478 <HAL_TIM_Base_Start+0x70>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a1b      	ldr	r2, [pc, #108]	; (80074cc <HAL_TIM_Base_Start+0xc4>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d009      	beq.n	8007478 <HAL_TIM_Base_Start+0x70>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a19      	ldr	r2, [pc, #100]	; (80074d0 <HAL_TIM_Base_Start+0xc8>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d004      	beq.n	8007478 <HAL_TIM_Base_Start+0x70>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a18      	ldr	r2, [pc, #96]	; (80074d4 <HAL_TIM_Base_Start+0xcc>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d111      	bne.n	800749c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	689b      	ldr	r3, [r3, #8]
 800747e:	f003 0307 	and.w	r3, r3, #7
 8007482:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2b06      	cmp	r3, #6
 8007488:	d010      	beq.n	80074ac <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f042 0201 	orr.w	r2, r2, #1
 8007498:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800749a:	e007      	b.n	80074ac <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f042 0201 	orr.w	r2, r2, #1
 80074aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074ac:	2300      	movs	r3, #0
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	3714      	adds	r7, #20
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr
 80074ba:	bf00      	nop
 80074bc:	40010000 	.word	0x40010000
 80074c0:	40000400 	.word	0x40000400
 80074c4:	40000800 	.word	0x40000800
 80074c8:	40000c00 	.word	0x40000c00
 80074cc:	40010400 	.word	0x40010400
 80074d0:	40014000 	.word	0x40014000
 80074d4:	40001800 	.word	0x40001800

080074d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80074d8:	b480      	push	{r7}
 80074da:	b085      	sub	sp, #20
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d001      	beq.n	80074f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	e04e      	b.n	800758e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2202      	movs	r2, #2
 80074f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	68da      	ldr	r2, [r3, #12]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f042 0201 	orr.w	r2, r2, #1
 8007506:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a23      	ldr	r2, [pc, #140]	; (800759c <HAL_TIM_Base_Start_IT+0xc4>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d022      	beq.n	8007558 <HAL_TIM_Base_Start_IT+0x80>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800751a:	d01d      	beq.n	8007558 <HAL_TIM_Base_Start_IT+0x80>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a1f      	ldr	r2, [pc, #124]	; (80075a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d018      	beq.n	8007558 <HAL_TIM_Base_Start_IT+0x80>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a1e      	ldr	r2, [pc, #120]	; (80075a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d013      	beq.n	8007558 <HAL_TIM_Base_Start_IT+0x80>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a1c      	ldr	r2, [pc, #112]	; (80075a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d00e      	beq.n	8007558 <HAL_TIM_Base_Start_IT+0x80>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a1b      	ldr	r2, [pc, #108]	; (80075ac <HAL_TIM_Base_Start_IT+0xd4>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d009      	beq.n	8007558 <HAL_TIM_Base_Start_IT+0x80>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a19      	ldr	r2, [pc, #100]	; (80075b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d004      	beq.n	8007558 <HAL_TIM_Base_Start_IT+0x80>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a18      	ldr	r2, [pc, #96]	; (80075b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d111      	bne.n	800757c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f003 0307 	and.w	r3, r3, #7
 8007562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2b06      	cmp	r3, #6
 8007568:	d010      	beq.n	800758c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f042 0201 	orr.w	r2, r2, #1
 8007578:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800757a:	e007      	b.n	800758c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f042 0201 	orr.w	r2, r2, #1
 800758a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800758c:	2300      	movs	r3, #0
}
 800758e:	4618      	mov	r0, r3
 8007590:	3714      	adds	r7, #20
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	40010000 	.word	0x40010000
 80075a0:	40000400 	.word	0x40000400
 80075a4:	40000800 	.word	0x40000800
 80075a8:	40000c00 	.word	0x40000c00
 80075ac:	40010400 	.word	0x40010400
 80075b0:	40014000 	.word	0x40014000
 80075b4:	40001800 	.word	0x40001800

080075b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d101      	bne.n	80075ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	e041      	b.n	800764e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d106      	bne.n	80075e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f839 	bl	8007656 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2202      	movs	r2, #2
 80075e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	3304      	adds	r3, #4
 80075f4:	4619      	mov	r1, r3
 80075f6:	4610      	mov	r0, r2
 80075f8:	f000 fff4 	bl	80085e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2201      	movs	r2, #1
 8007610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2201      	movs	r2, #1
 8007638:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800764c:	2300      	movs	r3, #0
}
 800764e:	4618      	mov	r0, r3
 8007650:	3708      	adds	r7, #8
 8007652:	46bd      	mov	sp, r7
 8007654:	bd80      	pop	{r7, pc}

08007656 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007656:	b480      	push	{r7}
 8007658:	b083      	sub	sp, #12
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800765e:	bf00      	nop
 8007660:	370c      	adds	r7, #12
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr
	...

0800766c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d109      	bne.n	8007690 <HAL_TIM_PWM_Start+0x24>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007682:	b2db      	uxtb	r3, r3
 8007684:	2b01      	cmp	r3, #1
 8007686:	bf14      	ite	ne
 8007688:	2301      	movne	r3, #1
 800768a:	2300      	moveq	r3, #0
 800768c:	b2db      	uxtb	r3, r3
 800768e:	e022      	b.n	80076d6 <HAL_TIM_PWM_Start+0x6a>
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	2b04      	cmp	r3, #4
 8007694:	d109      	bne.n	80076aa <HAL_TIM_PWM_Start+0x3e>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800769c:	b2db      	uxtb	r3, r3
 800769e:	2b01      	cmp	r3, #1
 80076a0:	bf14      	ite	ne
 80076a2:	2301      	movne	r3, #1
 80076a4:	2300      	moveq	r3, #0
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	e015      	b.n	80076d6 <HAL_TIM_PWM_Start+0x6a>
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	2b08      	cmp	r3, #8
 80076ae:	d109      	bne.n	80076c4 <HAL_TIM_PWM_Start+0x58>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	2b01      	cmp	r3, #1
 80076ba:	bf14      	ite	ne
 80076bc:	2301      	movne	r3, #1
 80076be:	2300      	moveq	r3, #0
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	e008      	b.n	80076d6 <HAL_TIM_PWM_Start+0x6a>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	2b01      	cmp	r3, #1
 80076ce:	bf14      	ite	ne
 80076d0:	2301      	movne	r3, #1
 80076d2:	2300      	moveq	r3, #0
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d001      	beq.n	80076de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e07c      	b.n	80077d8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d104      	bne.n	80076ee <HAL_TIM_PWM_Start+0x82>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2202      	movs	r2, #2
 80076e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076ec:	e013      	b.n	8007716 <HAL_TIM_PWM_Start+0xaa>
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b04      	cmp	r3, #4
 80076f2:	d104      	bne.n	80076fe <HAL_TIM_PWM_Start+0x92>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2202      	movs	r2, #2
 80076f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076fc:	e00b      	b.n	8007716 <HAL_TIM_PWM_Start+0xaa>
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	2b08      	cmp	r3, #8
 8007702:	d104      	bne.n	800770e <HAL_TIM_PWM_Start+0xa2>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2202      	movs	r2, #2
 8007708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800770c:	e003      	b.n	8007716 <HAL_TIM_PWM_Start+0xaa>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2202      	movs	r2, #2
 8007712:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2201      	movs	r2, #1
 800771c:	6839      	ldr	r1, [r7, #0]
 800771e:	4618      	mov	r0, r3
 8007720:	f001 fb74 	bl	8008e0c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a2d      	ldr	r2, [pc, #180]	; (80077e0 <HAL_TIM_PWM_Start+0x174>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d004      	beq.n	8007738 <HAL_TIM_PWM_Start+0xcc>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a2c      	ldr	r2, [pc, #176]	; (80077e4 <HAL_TIM_PWM_Start+0x178>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d101      	bne.n	800773c <HAL_TIM_PWM_Start+0xd0>
 8007738:	2301      	movs	r3, #1
 800773a:	e000      	b.n	800773e <HAL_TIM_PWM_Start+0xd2>
 800773c:	2300      	movs	r3, #0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d007      	beq.n	8007752 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007750:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a22      	ldr	r2, [pc, #136]	; (80077e0 <HAL_TIM_PWM_Start+0x174>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d022      	beq.n	80077a2 <HAL_TIM_PWM_Start+0x136>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007764:	d01d      	beq.n	80077a2 <HAL_TIM_PWM_Start+0x136>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	4a1f      	ldr	r2, [pc, #124]	; (80077e8 <HAL_TIM_PWM_Start+0x17c>)
 800776c:	4293      	cmp	r3, r2
 800776e:	d018      	beq.n	80077a2 <HAL_TIM_PWM_Start+0x136>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	4a1d      	ldr	r2, [pc, #116]	; (80077ec <HAL_TIM_PWM_Start+0x180>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d013      	beq.n	80077a2 <HAL_TIM_PWM_Start+0x136>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a1c      	ldr	r2, [pc, #112]	; (80077f0 <HAL_TIM_PWM_Start+0x184>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d00e      	beq.n	80077a2 <HAL_TIM_PWM_Start+0x136>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a16      	ldr	r2, [pc, #88]	; (80077e4 <HAL_TIM_PWM_Start+0x178>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d009      	beq.n	80077a2 <HAL_TIM_PWM_Start+0x136>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a18      	ldr	r2, [pc, #96]	; (80077f4 <HAL_TIM_PWM_Start+0x188>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d004      	beq.n	80077a2 <HAL_TIM_PWM_Start+0x136>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a16      	ldr	r2, [pc, #88]	; (80077f8 <HAL_TIM_PWM_Start+0x18c>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d111      	bne.n	80077c6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	f003 0307 	and.w	r3, r3, #7
 80077ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2b06      	cmp	r3, #6
 80077b2:	d010      	beq.n	80077d6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f042 0201 	orr.w	r2, r2, #1
 80077c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077c4:	e007      	b.n	80077d6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f042 0201 	orr.w	r2, r2, #1
 80077d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077d6:	2300      	movs	r3, #0
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3710      	adds	r7, #16
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}
 80077e0:	40010000 	.word	0x40010000
 80077e4:	40010400 	.word	0x40010400
 80077e8:	40000400 	.word	0x40000400
 80077ec:	40000800 	.word	0x40000800
 80077f0:	40000c00 	.word	0x40000c00
 80077f4:	40014000 	.word	0x40014000
 80077f8:	40001800 	.word	0x40001800

080077fc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b082      	sub	sp, #8
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d101      	bne.n	800780e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e041      	b.n	8007892 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007814:	b2db      	uxtb	r3, r3
 8007816:	2b00      	cmp	r3, #0
 8007818:	d106      	bne.n	8007828 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f839 	bl	800789a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2202      	movs	r2, #2
 800782c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3304      	adds	r3, #4
 8007838:	4619      	mov	r1, r3
 800783a:	4610      	mov	r0, r2
 800783c:	f000 fed2 	bl	80085e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2201      	movs	r2, #1
 800784c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2201      	movs	r2, #1
 800785c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2201      	movs	r2, #1
 8007864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2201      	movs	r2, #1
 800786c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2201      	movs	r2, #1
 8007884:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	3708      	adds	r7, #8
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}

0800789a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800789a:	b480      	push	{r7}
 800789c:	b083      	sub	sp, #12
 800789e:	af00      	add	r7, sp, #0
 80078a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80078a2:	bf00      	nop
 80078a4:	370c      	adds	r7, #12
 80078a6:	46bd      	mov	sp, r7
 80078a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ac:	4770      	bx	lr
	...

080078b0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b084      	sub	sp, #16
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
 80078b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078ba:	2300      	movs	r3, #0
 80078bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d104      	bne.n	80078ce <HAL_TIM_IC_Start_IT+0x1e>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	e013      	b.n	80078f6 <HAL_TIM_IC_Start_IT+0x46>
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	2b04      	cmp	r3, #4
 80078d2:	d104      	bne.n	80078de <HAL_TIM_IC_Start_IT+0x2e>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	e00b      	b.n	80078f6 <HAL_TIM_IC_Start_IT+0x46>
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2b08      	cmp	r3, #8
 80078e2:	d104      	bne.n	80078ee <HAL_TIM_IC_Start_IT+0x3e>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	e003      	b.n	80078f6 <HAL_TIM_IC_Start_IT+0x46>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d104      	bne.n	8007908 <HAL_TIM_IC_Start_IT+0x58>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007904:	b2db      	uxtb	r3, r3
 8007906:	e013      	b.n	8007930 <HAL_TIM_IC_Start_IT+0x80>
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	2b04      	cmp	r3, #4
 800790c:	d104      	bne.n	8007918 <HAL_TIM_IC_Start_IT+0x68>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007914:	b2db      	uxtb	r3, r3
 8007916:	e00b      	b.n	8007930 <HAL_TIM_IC_Start_IT+0x80>
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	2b08      	cmp	r3, #8
 800791c:	d104      	bne.n	8007928 <HAL_TIM_IC_Start_IT+0x78>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007924:	b2db      	uxtb	r3, r3
 8007926:	e003      	b.n	8007930 <HAL_TIM_IC_Start_IT+0x80>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800792e:	b2db      	uxtb	r3, r3
 8007930:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007932:	7bbb      	ldrb	r3, [r7, #14]
 8007934:	2b01      	cmp	r3, #1
 8007936:	d102      	bne.n	800793e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007938:	7b7b      	ldrb	r3, [r7, #13]
 800793a:	2b01      	cmp	r3, #1
 800793c:	d001      	beq.n	8007942 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e0cc      	b.n	8007adc <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d104      	bne.n	8007952 <HAL_TIM_IC_Start_IT+0xa2>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2202      	movs	r2, #2
 800794c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007950:	e013      	b.n	800797a <HAL_TIM_IC_Start_IT+0xca>
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	2b04      	cmp	r3, #4
 8007956:	d104      	bne.n	8007962 <HAL_TIM_IC_Start_IT+0xb2>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2202      	movs	r2, #2
 800795c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007960:	e00b      	b.n	800797a <HAL_TIM_IC_Start_IT+0xca>
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	2b08      	cmp	r3, #8
 8007966:	d104      	bne.n	8007972 <HAL_TIM_IC_Start_IT+0xc2>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2202      	movs	r2, #2
 800796c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007970:	e003      	b.n	800797a <HAL_TIM_IC_Start_IT+0xca>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2202      	movs	r2, #2
 8007976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d104      	bne.n	800798a <HAL_TIM_IC_Start_IT+0xda>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2202      	movs	r2, #2
 8007984:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007988:	e013      	b.n	80079b2 <HAL_TIM_IC_Start_IT+0x102>
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	2b04      	cmp	r3, #4
 800798e:	d104      	bne.n	800799a <HAL_TIM_IC_Start_IT+0xea>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2202      	movs	r2, #2
 8007994:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007998:	e00b      	b.n	80079b2 <HAL_TIM_IC_Start_IT+0x102>
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	2b08      	cmp	r3, #8
 800799e:	d104      	bne.n	80079aa <HAL_TIM_IC_Start_IT+0xfa>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2202      	movs	r2, #2
 80079a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079a8:	e003      	b.n	80079b2 <HAL_TIM_IC_Start_IT+0x102>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2202      	movs	r2, #2
 80079ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	2b0c      	cmp	r3, #12
 80079b6:	d841      	bhi.n	8007a3c <HAL_TIM_IC_Start_IT+0x18c>
 80079b8:	a201      	add	r2, pc, #4	; (adr r2, 80079c0 <HAL_TIM_IC_Start_IT+0x110>)
 80079ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079be:	bf00      	nop
 80079c0:	080079f5 	.word	0x080079f5
 80079c4:	08007a3d 	.word	0x08007a3d
 80079c8:	08007a3d 	.word	0x08007a3d
 80079cc:	08007a3d 	.word	0x08007a3d
 80079d0:	08007a07 	.word	0x08007a07
 80079d4:	08007a3d 	.word	0x08007a3d
 80079d8:	08007a3d 	.word	0x08007a3d
 80079dc:	08007a3d 	.word	0x08007a3d
 80079e0:	08007a19 	.word	0x08007a19
 80079e4:	08007a3d 	.word	0x08007a3d
 80079e8:	08007a3d 	.word	0x08007a3d
 80079ec:	08007a3d 	.word	0x08007a3d
 80079f0:	08007a2b 	.word	0x08007a2b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68da      	ldr	r2, [r3, #12]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f042 0202 	orr.w	r2, r2, #2
 8007a02:	60da      	str	r2, [r3, #12]
      break;
 8007a04:	e01d      	b.n	8007a42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	68da      	ldr	r2, [r3, #12]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f042 0204 	orr.w	r2, r2, #4
 8007a14:	60da      	str	r2, [r3, #12]
      break;
 8007a16:	e014      	b.n	8007a42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68da      	ldr	r2, [r3, #12]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f042 0208 	orr.w	r2, r2, #8
 8007a26:	60da      	str	r2, [r3, #12]
      break;
 8007a28:	e00b      	b.n	8007a42 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	68da      	ldr	r2, [r3, #12]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f042 0210 	orr.w	r2, r2, #16
 8007a38:	60da      	str	r2, [r3, #12]
      break;
 8007a3a:	e002      	b.n	8007a42 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a40:	bf00      	nop
  }

  if (status == HAL_OK)
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d148      	bne.n	8007ada <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	6839      	ldr	r1, [r7, #0]
 8007a50:	4618      	mov	r0, r3
 8007a52:	f001 f9db 	bl	8008e0c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a22      	ldr	r2, [pc, #136]	; (8007ae4 <HAL_TIM_IC_Start_IT+0x234>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d022      	beq.n	8007aa6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a68:	d01d      	beq.n	8007aa6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4a1e      	ldr	r2, [pc, #120]	; (8007ae8 <HAL_TIM_IC_Start_IT+0x238>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d018      	beq.n	8007aa6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	4a1c      	ldr	r2, [pc, #112]	; (8007aec <HAL_TIM_IC_Start_IT+0x23c>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d013      	beq.n	8007aa6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4a1b      	ldr	r2, [pc, #108]	; (8007af0 <HAL_TIM_IC_Start_IT+0x240>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d00e      	beq.n	8007aa6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a19      	ldr	r2, [pc, #100]	; (8007af4 <HAL_TIM_IC_Start_IT+0x244>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d009      	beq.n	8007aa6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4a18      	ldr	r2, [pc, #96]	; (8007af8 <HAL_TIM_IC_Start_IT+0x248>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d004      	beq.n	8007aa6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	4a16      	ldr	r2, [pc, #88]	; (8007afc <HAL_TIM_IC_Start_IT+0x24c>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d111      	bne.n	8007aca <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	f003 0307 	and.w	r3, r3, #7
 8007ab0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	2b06      	cmp	r3, #6
 8007ab6:	d010      	beq.n	8007ada <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f042 0201 	orr.w	r2, r2, #1
 8007ac6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ac8:	e007      	b.n	8007ada <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f042 0201 	orr.w	r2, r2, #1
 8007ad8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3710      	adds	r7, #16
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	40010000 	.word	0x40010000
 8007ae8:	40000400 	.word	0x40000400
 8007aec:	40000800 	.word	0x40000800
 8007af0:	40000c00 	.word	0x40000c00
 8007af4:	40010400 	.word	0x40010400
 8007af8:	40014000 	.word	0x40014000
 8007afc:	40001800 	.word	0x40001800

08007b00 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	2b0c      	cmp	r3, #12
 8007b12:	d841      	bhi.n	8007b98 <HAL_TIM_IC_Stop_IT+0x98>
 8007b14:	a201      	add	r2, pc, #4	; (adr r2, 8007b1c <HAL_TIM_IC_Stop_IT+0x1c>)
 8007b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b1a:	bf00      	nop
 8007b1c:	08007b51 	.word	0x08007b51
 8007b20:	08007b99 	.word	0x08007b99
 8007b24:	08007b99 	.word	0x08007b99
 8007b28:	08007b99 	.word	0x08007b99
 8007b2c:	08007b63 	.word	0x08007b63
 8007b30:	08007b99 	.word	0x08007b99
 8007b34:	08007b99 	.word	0x08007b99
 8007b38:	08007b99 	.word	0x08007b99
 8007b3c:	08007b75 	.word	0x08007b75
 8007b40:	08007b99 	.word	0x08007b99
 8007b44:	08007b99 	.word	0x08007b99
 8007b48:	08007b99 	.word	0x08007b99
 8007b4c:	08007b87 	.word	0x08007b87
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68da      	ldr	r2, [r3, #12]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f022 0202 	bic.w	r2, r2, #2
 8007b5e:	60da      	str	r2, [r3, #12]
      break;
 8007b60:	e01d      	b.n	8007b9e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68da      	ldr	r2, [r3, #12]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f022 0204 	bic.w	r2, r2, #4
 8007b70:	60da      	str	r2, [r3, #12]
      break;
 8007b72:	e014      	b.n	8007b9e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68da      	ldr	r2, [r3, #12]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f022 0208 	bic.w	r2, r2, #8
 8007b82:	60da      	str	r2, [r3, #12]
      break;
 8007b84:	e00b      	b.n	8007b9e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68da      	ldr	r2, [r3, #12]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f022 0210 	bic.w	r2, r2, #16
 8007b94:	60da      	str	r2, [r3, #12]
      break;
 8007b96:	e002      	b.n	8007b9e <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8007b9c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007b9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d156      	bne.n	8007c52 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2200      	movs	r2, #0
 8007baa:	6839      	ldr	r1, [r7, #0]
 8007bac:	4618      	mov	r0, r3
 8007bae:	f001 f92d 	bl	8008e0c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	6a1a      	ldr	r2, [r3, #32]
 8007bb8:	f241 1311 	movw	r3, #4369	; 0x1111
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d10f      	bne.n	8007be2 <HAL_TIM_IC_Stop_IT+0xe2>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	6a1a      	ldr	r2, [r3, #32]
 8007bc8:	f240 4344 	movw	r3, #1092	; 0x444
 8007bcc:	4013      	ands	r3, r2
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d107      	bne.n	8007be2 <HAL_TIM_IC_Stop_IT+0xe2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f022 0201 	bic.w	r2, r2, #1
 8007be0:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d104      	bne.n	8007bf2 <HAL_TIM_IC_Stop_IT+0xf2>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007bf0:	e013      	b.n	8007c1a <HAL_TIM_IC_Stop_IT+0x11a>
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	2b04      	cmp	r3, #4
 8007bf6:	d104      	bne.n	8007c02 <HAL_TIM_IC_Stop_IT+0x102>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c00:	e00b      	b.n	8007c1a <HAL_TIM_IC_Stop_IT+0x11a>
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	2b08      	cmp	r3, #8
 8007c06:	d104      	bne.n	8007c12 <HAL_TIM_IC_Stop_IT+0x112>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c10:	e003      	b.n	8007c1a <HAL_TIM_IC_Stop_IT+0x11a>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2201      	movs	r2, #1
 8007c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d104      	bne.n	8007c2a <HAL_TIM_IC_Stop_IT+0x12a>
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2201      	movs	r2, #1
 8007c24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c28:	e013      	b.n	8007c52 <HAL_TIM_IC_Stop_IT+0x152>
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	2b04      	cmp	r3, #4
 8007c2e:	d104      	bne.n	8007c3a <HAL_TIM_IC_Stop_IT+0x13a>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2201      	movs	r2, #1
 8007c34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c38:	e00b      	b.n	8007c52 <HAL_TIM_IC_Stop_IT+0x152>
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	2b08      	cmp	r3, #8
 8007c3e:	d104      	bne.n	8007c4a <HAL_TIM_IC_Stop_IT+0x14a>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2201      	movs	r2, #1
 8007c44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c48:	e003      	b.n	8007c52 <HAL_TIM_IC_Stop_IT+0x152>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 8007c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3710      	adds	r7, #16
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b086      	sub	sp, #24
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d101      	bne.n	8007c70 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e097      	b.n	8007da0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d106      	bne.n	8007c8a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f7fd f975 	bl	8004f74 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2202      	movs	r2, #2
 8007c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	689b      	ldr	r3, [r3, #8]
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	6812      	ldr	r2, [r2, #0]
 8007c9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ca0:	f023 0307 	bic.w	r3, r3, #7
 8007ca4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	3304      	adds	r3, #4
 8007cae:	4619      	mov	r1, r3
 8007cb0:	4610      	mov	r0, r2
 8007cb2:	f000 fc97 	bl	80085e4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	699b      	ldr	r3, [r3, #24]
 8007cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	6a1b      	ldr	r3, [r3, #32]
 8007ccc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	697a      	ldr	r2, [r7, #20]
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cde:	f023 0303 	bic.w	r3, r3, #3
 8007ce2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	689a      	ldr	r2, [r3, #8]
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	699b      	ldr	r3, [r3, #24]
 8007cec:	021b      	lsls	r3, r3, #8
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	693a      	ldr	r2, [r7, #16]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007cfc:	f023 030c 	bic.w	r3, r3, #12
 8007d00:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	68da      	ldr	r2, [r3, #12]
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	69db      	ldr	r3, [r3, #28]
 8007d16:	021b      	lsls	r3, r3, #8
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	693a      	ldr	r2, [r7, #16]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	691b      	ldr	r3, [r3, #16]
 8007d24:	011a      	lsls	r2, r3, #4
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	6a1b      	ldr	r3, [r3, #32]
 8007d2a:	031b      	lsls	r3, r3, #12
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	693a      	ldr	r2, [r7, #16]
 8007d30:	4313      	orrs	r3, r2
 8007d32:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007d3a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007d42:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	685a      	ldr	r2, [r3, #4]
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	695b      	ldr	r3, [r3, #20]
 8007d4c:	011b      	lsls	r3, r3, #4
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	68fa      	ldr	r2, [r7, #12]
 8007d6c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2201      	movs	r2, #1
 8007d82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2201      	movs	r2, #1
 8007d92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3718      	adds	r7, #24
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
 8007db0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007db8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007dc0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007dc8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007dd0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d110      	bne.n	8007dfa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d102      	bne.n	8007de4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007dde:	7b7b      	ldrb	r3, [r7, #13]
 8007de0:	2b01      	cmp	r3, #1
 8007de2:	d001      	beq.n	8007de8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007de4:	2301      	movs	r3, #1
 8007de6:	e069      	b.n	8007ebc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2202      	movs	r2, #2
 8007dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2202      	movs	r2, #2
 8007df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007df8:	e031      	b.n	8007e5e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	2b04      	cmp	r3, #4
 8007dfe:	d110      	bne.n	8007e22 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e00:	7bbb      	ldrb	r3, [r7, #14]
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d102      	bne.n	8007e0c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007e06:	7b3b      	ldrb	r3, [r7, #12]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d001      	beq.n	8007e10 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e055      	b.n	8007ebc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2202      	movs	r2, #2
 8007e14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2202      	movs	r2, #2
 8007e1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e20:	e01d      	b.n	8007e5e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e22:	7bfb      	ldrb	r3, [r7, #15]
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d108      	bne.n	8007e3a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e28:	7bbb      	ldrb	r3, [r7, #14]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d105      	bne.n	8007e3a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e2e:	7b7b      	ldrb	r3, [r7, #13]
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d102      	bne.n	8007e3a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007e34:	7b3b      	ldrb	r3, [r7, #12]
 8007e36:	2b01      	cmp	r3, #1
 8007e38:	d001      	beq.n	8007e3e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e03e      	b.n	8007ebc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2202      	movs	r2, #2
 8007e42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2202      	movs	r2, #2
 8007e4a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	2202      	movs	r2, #2
 8007e52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2202      	movs	r2, #2
 8007e5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d003      	beq.n	8007e6c <HAL_TIM_Encoder_Start+0xc4>
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	2b04      	cmp	r3, #4
 8007e68:	d008      	beq.n	8007e7c <HAL_TIM_Encoder_Start+0xd4>
 8007e6a:	e00f      	b.n	8007e8c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2201      	movs	r2, #1
 8007e72:	2100      	movs	r1, #0
 8007e74:	4618      	mov	r0, r3
 8007e76:	f000 ffc9 	bl	8008e0c <TIM_CCxChannelCmd>
      break;
 8007e7a:	e016      	b.n	8007eaa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2201      	movs	r2, #1
 8007e82:	2104      	movs	r1, #4
 8007e84:	4618      	mov	r0, r3
 8007e86:	f000 ffc1 	bl	8008e0c <TIM_CCxChannelCmd>
      break;
 8007e8a:	e00e      	b.n	8007eaa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2201      	movs	r2, #1
 8007e92:	2100      	movs	r1, #0
 8007e94:	4618      	mov	r0, r3
 8007e96:	f000 ffb9 	bl	8008e0c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	2104      	movs	r1, #4
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	f000 ffb2 	bl	8008e0c <TIM_CCxChannelCmd>
      break;
 8007ea8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	681a      	ldr	r2, [r3, #0]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f042 0201 	orr.w	r2, r2, #1
 8007eb8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3710      	adds	r7, #16
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	691b      	ldr	r3, [r3, #16]
 8007ed2:	f003 0302 	and.w	r3, r3, #2
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d122      	bne.n	8007f20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	f003 0302 	and.w	r3, r3, #2
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	d11b      	bne.n	8007f20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f06f 0202 	mvn.w	r2, #2
 8007ef0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	699b      	ldr	r3, [r3, #24]
 8007efe:	f003 0303 	and.w	r3, r3, #3
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d003      	beq.n	8007f0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f7f9 fce2 	bl	80018d0 <HAL_TIM_IC_CaptureCallback>
 8007f0c:	e005      	b.n	8007f1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 fb4a 	bl	80085a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f14:	6878      	ldr	r0, [r7, #4]
 8007f16:	f000 fb51 	bl	80085bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	691b      	ldr	r3, [r3, #16]
 8007f26:	f003 0304 	and.w	r3, r3, #4
 8007f2a:	2b04      	cmp	r3, #4
 8007f2c:	d122      	bne.n	8007f74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	f003 0304 	and.w	r3, r3, #4
 8007f38:	2b04      	cmp	r3, #4
 8007f3a:	d11b      	bne.n	8007f74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f06f 0204 	mvn.w	r2, #4
 8007f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2202      	movs	r2, #2
 8007f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	699b      	ldr	r3, [r3, #24]
 8007f52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d003      	beq.n	8007f62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7f9 fcb8 	bl	80018d0 <HAL_TIM_IC_CaptureCallback>
 8007f60:	e005      	b.n	8007f6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fb20 	bl	80085a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 fb27 	bl	80085bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	691b      	ldr	r3, [r3, #16]
 8007f7a:	f003 0308 	and.w	r3, r3, #8
 8007f7e:	2b08      	cmp	r3, #8
 8007f80:	d122      	bne.n	8007fc8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	68db      	ldr	r3, [r3, #12]
 8007f88:	f003 0308 	and.w	r3, r3, #8
 8007f8c:	2b08      	cmp	r3, #8
 8007f8e:	d11b      	bne.n	8007fc8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f06f 0208 	mvn.w	r2, #8
 8007f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2204      	movs	r2, #4
 8007f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	69db      	ldr	r3, [r3, #28]
 8007fa6:	f003 0303 	and.w	r3, r3, #3
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d003      	beq.n	8007fb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f7f9 fc8e 	bl	80018d0 <HAL_TIM_IC_CaptureCallback>
 8007fb4:	e005      	b.n	8007fc2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 faf6 	bl	80085a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f000 fafd 	bl	80085bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	f003 0310 	and.w	r3, r3, #16
 8007fd2:	2b10      	cmp	r3, #16
 8007fd4:	d122      	bne.n	800801c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	f003 0310 	and.w	r3, r3, #16
 8007fe0:	2b10      	cmp	r3, #16
 8007fe2:	d11b      	bne.n	800801c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f06f 0210 	mvn.w	r2, #16
 8007fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2208      	movs	r2, #8
 8007ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	69db      	ldr	r3, [r3, #28]
 8007ffa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d003      	beq.n	800800a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f7f9 fc64 	bl	80018d0 <HAL_TIM_IC_CaptureCallback>
 8008008:	e005      	b.n	8008016 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f000 facc 	bl	80085a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 fad3 	bl	80085bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	691b      	ldr	r3, [r3, #16]
 8008022:	f003 0301 	and.w	r3, r3, #1
 8008026:	2b01      	cmp	r3, #1
 8008028:	d10e      	bne.n	8008048 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	f003 0301 	and.w	r3, r3, #1
 8008034:	2b01      	cmp	r3, #1
 8008036:	d107      	bne.n	8008048 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f06f 0201 	mvn.w	r2, #1
 8008040:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f7fc fe50 	bl	8004ce8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	691b      	ldr	r3, [r3, #16]
 800804e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008052:	2b80      	cmp	r3, #128	; 0x80
 8008054:	d10e      	bne.n	8008074 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	68db      	ldr	r3, [r3, #12]
 800805c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008060:	2b80      	cmp	r3, #128	; 0x80
 8008062:	d107      	bne.n	8008074 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800806c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 ffca 	bl	8009008 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	691b      	ldr	r3, [r3, #16]
 800807a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800807e:	2b40      	cmp	r3, #64	; 0x40
 8008080:	d10e      	bne.n	80080a0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800808c:	2b40      	cmp	r3, #64	; 0x40
 800808e:	d107      	bne.n	80080a0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 fa98 	bl	80085d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	691b      	ldr	r3, [r3, #16]
 80080a6:	f003 0320 	and.w	r3, r3, #32
 80080aa:	2b20      	cmp	r3, #32
 80080ac:	d10e      	bne.n	80080cc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	68db      	ldr	r3, [r3, #12]
 80080b4:	f003 0320 	and.w	r3, r3, #32
 80080b8:	2b20      	cmp	r3, #32
 80080ba:	d107      	bne.n	80080cc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f06f 0220 	mvn.w	r2, #32
 80080c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 ff94 	bl	8008ff4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80080cc:	bf00      	nop
 80080ce:	3708      	adds	r7, #8
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b086      	sub	sp, #24
 80080d8:	af00      	add	r7, sp, #0
 80080da:	60f8      	str	r0, [r7, #12]
 80080dc:	60b9      	str	r1, [r7, #8]
 80080de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080e0:	2300      	movs	r3, #0
 80080e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080ea:	2b01      	cmp	r3, #1
 80080ec:	d101      	bne.n	80080f2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80080ee:	2302      	movs	r3, #2
 80080f0:	e088      	b.n	8008204 <HAL_TIM_IC_ConfigChannel+0x130>
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d11b      	bne.n	8008138 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	6818      	ldr	r0, [r3, #0]
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	6819      	ldr	r1, [r3, #0]
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	685a      	ldr	r2, [r3, #4]
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	f000 fcb8 	bl	8008a84 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	699a      	ldr	r2, [r3, #24]
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f022 020c 	bic.w	r2, r2, #12
 8008122:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	6999      	ldr	r1, [r3, #24]
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	689a      	ldr	r2, [r3, #8]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	430a      	orrs	r2, r1
 8008134:	619a      	str	r2, [r3, #24]
 8008136:	e060      	b.n	80081fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2b04      	cmp	r3, #4
 800813c:	d11c      	bne.n	8008178 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6818      	ldr	r0, [r3, #0]
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	6819      	ldr	r1, [r3, #0]
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	685a      	ldr	r2, [r3, #4]
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	68db      	ldr	r3, [r3, #12]
 800814e:	f000 fd3c 	bl	8008bca <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	699a      	ldr	r2, [r3, #24]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8008160:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	6999      	ldr	r1, [r3, #24]
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	021a      	lsls	r2, r3, #8
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	430a      	orrs	r2, r1
 8008174:	619a      	str	r2, [r3, #24]
 8008176:	e040      	b.n	80081fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2b08      	cmp	r3, #8
 800817c:	d11b      	bne.n	80081b6 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6818      	ldr	r0, [r3, #0]
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	6819      	ldr	r1, [r3, #0]
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	685a      	ldr	r2, [r3, #4]
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	68db      	ldr	r3, [r3, #12]
 800818e:	f000 fd89 	bl	8008ca4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	69da      	ldr	r2, [r3, #28]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f022 020c 	bic.w	r2, r2, #12
 80081a0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	69d9      	ldr	r1, [r3, #28]
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	689a      	ldr	r2, [r3, #8]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	430a      	orrs	r2, r1
 80081b2:	61da      	str	r2, [r3, #28]
 80081b4:	e021      	b.n	80081fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2b0c      	cmp	r3, #12
 80081ba:	d11c      	bne.n	80081f6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6818      	ldr	r0, [r3, #0]
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	6819      	ldr	r1, [r3, #0]
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	685a      	ldr	r2, [r3, #4]
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	68db      	ldr	r3, [r3, #12]
 80081cc:	f000 fda6 	bl	8008d1c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	69da      	ldr	r2, [r3, #28]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80081de:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	69d9      	ldr	r1, [r3, #28]
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	021a      	lsls	r2, r3, #8
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	430a      	orrs	r2, r1
 80081f2:	61da      	str	r2, [r3, #28]
 80081f4:	e001      	b.n	80081fa <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2200      	movs	r2, #0
 80081fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008202:	7dfb      	ldrb	r3, [r7, #23]
}
 8008204:	4618      	mov	r0, r3
 8008206:	3718      	adds	r7, #24
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b086      	sub	sp, #24
 8008210:	af00      	add	r7, sp, #0
 8008212:	60f8      	str	r0, [r7, #12]
 8008214:	60b9      	str	r1, [r7, #8]
 8008216:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008218:	2300      	movs	r3, #0
 800821a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008222:	2b01      	cmp	r3, #1
 8008224:	d101      	bne.n	800822a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008226:	2302      	movs	r3, #2
 8008228:	e0ae      	b.n	8008388 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2b0c      	cmp	r3, #12
 8008236:	f200 809f 	bhi.w	8008378 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800823a:	a201      	add	r2, pc, #4	; (adr r2, 8008240 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800823c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008240:	08008275 	.word	0x08008275
 8008244:	08008379 	.word	0x08008379
 8008248:	08008379 	.word	0x08008379
 800824c:	08008379 	.word	0x08008379
 8008250:	080082b5 	.word	0x080082b5
 8008254:	08008379 	.word	0x08008379
 8008258:	08008379 	.word	0x08008379
 800825c:	08008379 	.word	0x08008379
 8008260:	080082f7 	.word	0x080082f7
 8008264:	08008379 	.word	0x08008379
 8008268:	08008379 	.word	0x08008379
 800826c:	08008379 	.word	0x08008379
 8008270:	08008337 	.word	0x08008337
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	68b9      	ldr	r1, [r7, #8]
 800827a:	4618      	mov	r0, r3
 800827c:	f000 fa52 	bl	8008724 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	699a      	ldr	r2, [r3, #24]
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f042 0208 	orr.w	r2, r2, #8
 800828e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	699a      	ldr	r2, [r3, #24]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f022 0204 	bic.w	r2, r2, #4
 800829e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	6999      	ldr	r1, [r3, #24]
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	691a      	ldr	r2, [r3, #16]
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	430a      	orrs	r2, r1
 80082b0:	619a      	str	r2, [r3, #24]
      break;
 80082b2:	e064      	b.n	800837e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	68b9      	ldr	r1, [r7, #8]
 80082ba:	4618      	mov	r0, r3
 80082bc:	f000 faa2 	bl	8008804 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	699a      	ldr	r2, [r3, #24]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	699a      	ldr	r2, [r3, #24]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	6999      	ldr	r1, [r3, #24]
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	021a      	lsls	r2, r3, #8
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	430a      	orrs	r2, r1
 80082f2:	619a      	str	r2, [r3, #24]
      break;
 80082f4:	e043      	b.n	800837e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	68b9      	ldr	r1, [r7, #8]
 80082fc:	4618      	mov	r0, r3
 80082fe:	f000 faf7 	bl	80088f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	69da      	ldr	r2, [r3, #28]
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f042 0208 	orr.w	r2, r2, #8
 8008310:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	69da      	ldr	r2, [r3, #28]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0204 	bic.w	r2, r2, #4
 8008320:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	69d9      	ldr	r1, [r3, #28]
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	691a      	ldr	r2, [r3, #16]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	430a      	orrs	r2, r1
 8008332:	61da      	str	r2, [r3, #28]
      break;
 8008334:	e023      	b.n	800837e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	68b9      	ldr	r1, [r7, #8]
 800833c:	4618      	mov	r0, r3
 800833e:	f000 fb4b 	bl	80089d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	69da      	ldr	r2, [r3, #28]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008350:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	69da      	ldr	r2, [r3, #28]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008360:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	69d9      	ldr	r1, [r3, #28]
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	021a      	lsls	r2, r3, #8
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	430a      	orrs	r2, r1
 8008374:	61da      	str	r2, [r3, #28]
      break;
 8008376:	e002      	b.n	800837e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	75fb      	strb	r3, [r7, #23]
      break;
 800837c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2200      	movs	r2, #0
 8008382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008386:	7dfb      	ldrb	r3, [r7, #23]
}
 8008388:	4618      	mov	r0, r3
 800838a:	3718      	adds	r7, #24
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}

08008390 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b084      	sub	sp, #16
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
 8008398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800839a:	2300      	movs	r3, #0
 800839c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d101      	bne.n	80083ac <HAL_TIM_ConfigClockSource+0x1c>
 80083a8:	2302      	movs	r3, #2
 80083aa:	e0b4      	b.n	8008516 <HAL_TIM_ConfigClockSource+0x186>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2202      	movs	r2, #2
 80083b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80083c4:	68bb      	ldr	r3, [r7, #8]
 80083c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80083ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68ba      	ldr	r2, [r7, #8]
 80083da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083e4:	d03e      	beq.n	8008464 <HAL_TIM_ConfigClockSource+0xd4>
 80083e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083ea:	f200 8087 	bhi.w	80084fc <HAL_TIM_ConfigClockSource+0x16c>
 80083ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083f2:	f000 8086 	beq.w	8008502 <HAL_TIM_ConfigClockSource+0x172>
 80083f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083fa:	d87f      	bhi.n	80084fc <HAL_TIM_ConfigClockSource+0x16c>
 80083fc:	2b70      	cmp	r3, #112	; 0x70
 80083fe:	d01a      	beq.n	8008436 <HAL_TIM_ConfigClockSource+0xa6>
 8008400:	2b70      	cmp	r3, #112	; 0x70
 8008402:	d87b      	bhi.n	80084fc <HAL_TIM_ConfigClockSource+0x16c>
 8008404:	2b60      	cmp	r3, #96	; 0x60
 8008406:	d050      	beq.n	80084aa <HAL_TIM_ConfigClockSource+0x11a>
 8008408:	2b60      	cmp	r3, #96	; 0x60
 800840a:	d877      	bhi.n	80084fc <HAL_TIM_ConfigClockSource+0x16c>
 800840c:	2b50      	cmp	r3, #80	; 0x50
 800840e:	d03c      	beq.n	800848a <HAL_TIM_ConfigClockSource+0xfa>
 8008410:	2b50      	cmp	r3, #80	; 0x50
 8008412:	d873      	bhi.n	80084fc <HAL_TIM_ConfigClockSource+0x16c>
 8008414:	2b40      	cmp	r3, #64	; 0x40
 8008416:	d058      	beq.n	80084ca <HAL_TIM_ConfigClockSource+0x13a>
 8008418:	2b40      	cmp	r3, #64	; 0x40
 800841a:	d86f      	bhi.n	80084fc <HAL_TIM_ConfigClockSource+0x16c>
 800841c:	2b30      	cmp	r3, #48	; 0x30
 800841e:	d064      	beq.n	80084ea <HAL_TIM_ConfigClockSource+0x15a>
 8008420:	2b30      	cmp	r3, #48	; 0x30
 8008422:	d86b      	bhi.n	80084fc <HAL_TIM_ConfigClockSource+0x16c>
 8008424:	2b20      	cmp	r3, #32
 8008426:	d060      	beq.n	80084ea <HAL_TIM_ConfigClockSource+0x15a>
 8008428:	2b20      	cmp	r3, #32
 800842a:	d867      	bhi.n	80084fc <HAL_TIM_ConfigClockSource+0x16c>
 800842c:	2b00      	cmp	r3, #0
 800842e:	d05c      	beq.n	80084ea <HAL_TIM_ConfigClockSource+0x15a>
 8008430:	2b10      	cmp	r3, #16
 8008432:	d05a      	beq.n	80084ea <HAL_TIM_ConfigClockSource+0x15a>
 8008434:	e062      	b.n	80084fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6818      	ldr	r0, [r3, #0]
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	6899      	ldr	r1, [r3, #8]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	685a      	ldr	r2, [r3, #4]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	68db      	ldr	r3, [r3, #12]
 8008446:	f000 fcc1 	bl	8008dcc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008458:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	68ba      	ldr	r2, [r7, #8]
 8008460:	609a      	str	r2, [r3, #8]
      break;
 8008462:	e04f      	b.n	8008504 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6818      	ldr	r0, [r3, #0]
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	6899      	ldr	r1, [r3, #8]
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	685a      	ldr	r2, [r3, #4]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	68db      	ldr	r3, [r3, #12]
 8008474:	f000 fcaa 	bl	8008dcc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	689a      	ldr	r2, [r3, #8]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008486:	609a      	str	r2, [r3, #8]
      break;
 8008488:	e03c      	b.n	8008504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6818      	ldr	r0, [r3, #0]
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	6859      	ldr	r1, [r3, #4]
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	68db      	ldr	r3, [r3, #12]
 8008496:	461a      	mov	r2, r3
 8008498:	f000 fb68 	bl	8008b6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2150      	movs	r1, #80	; 0x50
 80084a2:	4618      	mov	r0, r3
 80084a4:	f000 fc77 	bl	8008d96 <TIM_ITRx_SetConfig>
      break;
 80084a8:	e02c      	b.n	8008504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6818      	ldr	r0, [r3, #0]
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	6859      	ldr	r1, [r3, #4]
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	461a      	mov	r2, r3
 80084b8:	f000 fbc4 	bl	8008c44 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2160      	movs	r1, #96	; 0x60
 80084c2:	4618      	mov	r0, r3
 80084c4:	f000 fc67 	bl	8008d96 <TIM_ITRx_SetConfig>
      break;
 80084c8:	e01c      	b.n	8008504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6818      	ldr	r0, [r3, #0]
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	6859      	ldr	r1, [r3, #4]
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	68db      	ldr	r3, [r3, #12]
 80084d6:	461a      	mov	r2, r3
 80084d8:	f000 fb48 	bl	8008b6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	2140      	movs	r1, #64	; 0x40
 80084e2:	4618      	mov	r0, r3
 80084e4:	f000 fc57 	bl	8008d96 <TIM_ITRx_SetConfig>
      break;
 80084e8:	e00c      	b.n	8008504 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4619      	mov	r1, r3
 80084f4:	4610      	mov	r0, r2
 80084f6:	f000 fc4e 	bl	8008d96 <TIM_ITRx_SetConfig>
      break;
 80084fa:	e003      	b.n	8008504 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008500:	e000      	b.n	8008504 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008514:	7bfb      	ldrb	r3, [r7, #15]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3710      	adds	r7, #16
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
	...

08008520 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008520:	b480      	push	{r7}
 8008522:	b085      	sub	sp, #20
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800852a:	2300      	movs	r3, #0
 800852c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	2b0c      	cmp	r3, #12
 8008532:	d831      	bhi.n	8008598 <HAL_TIM_ReadCapturedValue+0x78>
 8008534:	a201      	add	r2, pc, #4	; (adr r2, 800853c <HAL_TIM_ReadCapturedValue+0x1c>)
 8008536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800853a:	bf00      	nop
 800853c:	08008571 	.word	0x08008571
 8008540:	08008599 	.word	0x08008599
 8008544:	08008599 	.word	0x08008599
 8008548:	08008599 	.word	0x08008599
 800854c:	0800857b 	.word	0x0800857b
 8008550:	08008599 	.word	0x08008599
 8008554:	08008599 	.word	0x08008599
 8008558:	08008599 	.word	0x08008599
 800855c:	08008585 	.word	0x08008585
 8008560:	08008599 	.word	0x08008599
 8008564:	08008599 	.word	0x08008599
 8008568:	08008599 	.word	0x08008599
 800856c:	0800858f 	.word	0x0800858f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008576:	60fb      	str	r3, [r7, #12]

      break;
 8008578:	e00f      	b.n	800859a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008580:	60fb      	str	r3, [r7, #12]

      break;
 8008582:	e00a      	b.n	800859a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800858a:	60fb      	str	r3, [r7, #12]

      break;
 800858c:	e005      	b.n	800859a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008594:	60fb      	str	r3, [r7, #12]

      break;
 8008596:	e000      	b.n	800859a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008598:	bf00      	nop
  }

  return tmpreg;
 800859a:	68fb      	ldr	r3, [r7, #12]
}
 800859c:	4618      	mov	r0, r3
 800859e:	3714      	adds	r7, #20
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr

080085a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80085b0:	bf00      	nop
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80085c4:	bf00      	nop
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80085d8:	bf00      	nop
 80085da:	370c      	adds	r7, #12
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b085      	sub	sp, #20
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
 80085ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	4a40      	ldr	r2, [pc, #256]	; (80086f8 <TIM_Base_SetConfig+0x114>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d013      	beq.n	8008624 <TIM_Base_SetConfig+0x40>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008602:	d00f      	beq.n	8008624 <TIM_Base_SetConfig+0x40>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4a3d      	ldr	r2, [pc, #244]	; (80086fc <TIM_Base_SetConfig+0x118>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d00b      	beq.n	8008624 <TIM_Base_SetConfig+0x40>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	4a3c      	ldr	r2, [pc, #240]	; (8008700 <TIM_Base_SetConfig+0x11c>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d007      	beq.n	8008624 <TIM_Base_SetConfig+0x40>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	4a3b      	ldr	r2, [pc, #236]	; (8008704 <TIM_Base_SetConfig+0x120>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d003      	beq.n	8008624 <TIM_Base_SetConfig+0x40>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	4a3a      	ldr	r2, [pc, #232]	; (8008708 <TIM_Base_SetConfig+0x124>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d108      	bne.n	8008636 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800862a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	68fa      	ldr	r2, [r7, #12]
 8008632:	4313      	orrs	r3, r2
 8008634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	4a2f      	ldr	r2, [pc, #188]	; (80086f8 <TIM_Base_SetConfig+0x114>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d02b      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008644:	d027      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	4a2c      	ldr	r2, [pc, #176]	; (80086fc <TIM_Base_SetConfig+0x118>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d023      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4a2b      	ldr	r2, [pc, #172]	; (8008700 <TIM_Base_SetConfig+0x11c>)
 8008652:	4293      	cmp	r3, r2
 8008654:	d01f      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	4a2a      	ldr	r2, [pc, #168]	; (8008704 <TIM_Base_SetConfig+0x120>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d01b      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	4a29      	ldr	r2, [pc, #164]	; (8008708 <TIM_Base_SetConfig+0x124>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d017      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	4a28      	ldr	r2, [pc, #160]	; (800870c <TIM_Base_SetConfig+0x128>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d013      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	4a27      	ldr	r2, [pc, #156]	; (8008710 <TIM_Base_SetConfig+0x12c>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d00f      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	4a26      	ldr	r2, [pc, #152]	; (8008714 <TIM_Base_SetConfig+0x130>)
 800867a:	4293      	cmp	r3, r2
 800867c:	d00b      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	4a25      	ldr	r2, [pc, #148]	; (8008718 <TIM_Base_SetConfig+0x134>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d007      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	4a24      	ldr	r2, [pc, #144]	; (800871c <TIM_Base_SetConfig+0x138>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d003      	beq.n	8008696 <TIM_Base_SetConfig+0xb2>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	4a23      	ldr	r2, [pc, #140]	; (8008720 <TIM_Base_SetConfig+0x13c>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d108      	bne.n	80086a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800869c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	68fa      	ldr	r2, [r7, #12]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	695b      	ldr	r3, [r3, #20]
 80086b2:	4313      	orrs	r3, r2
 80086b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	68fa      	ldr	r2, [r7, #12]
 80086ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	689a      	ldr	r2, [r3, #8]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80086c4:	683b      	ldr	r3, [r7, #0]
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	4a0a      	ldr	r2, [pc, #40]	; (80086f8 <TIM_Base_SetConfig+0x114>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d003      	beq.n	80086dc <TIM_Base_SetConfig+0xf8>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a0c      	ldr	r2, [pc, #48]	; (8008708 <TIM_Base_SetConfig+0x124>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d103      	bne.n	80086e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	691a      	ldr	r2, [r3, #16]
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2201      	movs	r2, #1
 80086e8:	615a      	str	r2, [r3, #20]
}
 80086ea:	bf00      	nop
 80086ec:	3714      	adds	r7, #20
 80086ee:	46bd      	mov	sp, r7
 80086f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop
 80086f8:	40010000 	.word	0x40010000
 80086fc:	40000400 	.word	0x40000400
 8008700:	40000800 	.word	0x40000800
 8008704:	40000c00 	.word	0x40000c00
 8008708:	40010400 	.word	0x40010400
 800870c:	40014000 	.word	0x40014000
 8008710:	40014400 	.word	0x40014400
 8008714:	40014800 	.word	0x40014800
 8008718:	40001800 	.word	0x40001800
 800871c:	40001c00 	.word	0x40001c00
 8008720:	40002000 	.word	0x40002000

08008724 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008724:	b480      	push	{r7}
 8008726:	b087      	sub	sp, #28
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a1b      	ldr	r3, [r3, #32]
 8008732:	f023 0201 	bic.w	r2, r3, #1
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6a1b      	ldr	r3, [r3, #32]
 800873e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	685b      	ldr	r3, [r3, #4]
 8008744:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	699b      	ldr	r3, [r3, #24]
 800874a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008752:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f023 0303 	bic.w	r3, r3, #3
 800875a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68fa      	ldr	r2, [r7, #12]
 8008762:	4313      	orrs	r3, r2
 8008764:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008766:	697b      	ldr	r3, [r7, #20]
 8008768:	f023 0302 	bic.w	r3, r3, #2
 800876c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	697a      	ldr	r2, [r7, #20]
 8008774:	4313      	orrs	r3, r2
 8008776:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	4a20      	ldr	r2, [pc, #128]	; (80087fc <TIM_OC1_SetConfig+0xd8>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d003      	beq.n	8008788 <TIM_OC1_SetConfig+0x64>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a1f      	ldr	r2, [pc, #124]	; (8008800 <TIM_OC1_SetConfig+0xdc>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d10c      	bne.n	80087a2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	f023 0308 	bic.w	r3, r3, #8
 800878e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	697a      	ldr	r2, [r7, #20]
 8008796:	4313      	orrs	r3, r2
 8008798:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	f023 0304 	bic.w	r3, r3, #4
 80087a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	4a15      	ldr	r2, [pc, #84]	; (80087fc <TIM_OC1_SetConfig+0xd8>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d003      	beq.n	80087b2 <TIM_OC1_SetConfig+0x8e>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	4a14      	ldr	r2, [pc, #80]	; (8008800 <TIM_OC1_SetConfig+0xdc>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d111      	bne.n	80087d6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80087c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	695b      	ldr	r3, [r3, #20]
 80087c6:	693a      	ldr	r2, [r7, #16]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	699b      	ldr	r3, [r3, #24]
 80087d0:	693a      	ldr	r2, [r7, #16]
 80087d2:	4313      	orrs	r3, r2
 80087d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	693a      	ldr	r2, [r7, #16]
 80087da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	68fa      	ldr	r2, [r7, #12]
 80087e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	685a      	ldr	r2, [r3, #4]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	697a      	ldr	r2, [r7, #20]
 80087ee:	621a      	str	r2, [r3, #32]
}
 80087f0:	bf00      	nop
 80087f2:	371c      	adds	r7, #28
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr
 80087fc:	40010000 	.word	0x40010000
 8008800:	40010400 	.word	0x40010400

08008804 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008804:	b480      	push	{r7}
 8008806:	b087      	sub	sp, #28
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6a1b      	ldr	r3, [r3, #32]
 8008812:	f023 0210 	bic.w	r2, r3, #16
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a1b      	ldr	r3, [r3, #32]
 800881e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	699b      	ldr	r3, [r3, #24]
 800882a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800883a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	021b      	lsls	r3, r3, #8
 8008842:	68fa      	ldr	r2, [r7, #12]
 8008844:	4313      	orrs	r3, r2
 8008846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	f023 0320 	bic.w	r3, r3, #32
 800884e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	011b      	lsls	r3, r3, #4
 8008856:	697a      	ldr	r2, [r7, #20]
 8008858:	4313      	orrs	r3, r2
 800885a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a22      	ldr	r2, [pc, #136]	; (80088e8 <TIM_OC2_SetConfig+0xe4>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d003      	beq.n	800886c <TIM_OC2_SetConfig+0x68>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4a21      	ldr	r2, [pc, #132]	; (80088ec <TIM_OC2_SetConfig+0xe8>)
 8008868:	4293      	cmp	r3, r2
 800886a:	d10d      	bne.n	8008888 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008872:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	68db      	ldr	r3, [r3, #12]
 8008878:	011b      	lsls	r3, r3, #4
 800887a:	697a      	ldr	r2, [r7, #20]
 800887c:	4313      	orrs	r3, r2
 800887e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008886:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	4a17      	ldr	r2, [pc, #92]	; (80088e8 <TIM_OC2_SetConfig+0xe4>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d003      	beq.n	8008898 <TIM_OC2_SetConfig+0x94>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a16      	ldr	r2, [pc, #88]	; (80088ec <TIM_OC2_SetConfig+0xe8>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d113      	bne.n	80088c0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800889e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80088a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	695b      	ldr	r3, [r3, #20]
 80088ac:	009b      	lsls	r3, r3, #2
 80088ae:	693a      	ldr	r2, [r7, #16]
 80088b0:	4313      	orrs	r3, r2
 80088b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	699b      	ldr	r3, [r3, #24]
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	693a      	ldr	r2, [r7, #16]
 80088bc:	4313      	orrs	r3, r2
 80088be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	693a      	ldr	r2, [r7, #16]
 80088c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	68fa      	ldr	r2, [r7, #12]
 80088ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	685a      	ldr	r2, [r3, #4]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	697a      	ldr	r2, [r7, #20]
 80088d8:	621a      	str	r2, [r3, #32]
}
 80088da:	bf00      	nop
 80088dc:	371c      	adds	r7, #28
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	40010000 	.word	0x40010000
 80088ec:	40010400 	.word	0x40010400

080088f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b087      	sub	sp, #28
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6a1b      	ldr	r3, [r3, #32]
 80088fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6a1b      	ldr	r3, [r3, #32]
 800890a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	69db      	ldr	r3, [r3, #28]
 8008916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800891e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	f023 0303 	bic.w	r3, r3, #3
 8008926:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	68fa      	ldr	r2, [r7, #12]
 800892e:	4313      	orrs	r3, r2
 8008930:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008938:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	021b      	lsls	r3, r3, #8
 8008940:	697a      	ldr	r2, [r7, #20]
 8008942:	4313      	orrs	r3, r2
 8008944:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	4a21      	ldr	r2, [pc, #132]	; (80089d0 <TIM_OC3_SetConfig+0xe0>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d003      	beq.n	8008956 <TIM_OC3_SetConfig+0x66>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	4a20      	ldr	r2, [pc, #128]	; (80089d4 <TIM_OC3_SetConfig+0xe4>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d10d      	bne.n	8008972 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800895c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	021b      	lsls	r3, r3, #8
 8008964:	697a      	ldr	r2, [r7, #20]
 8008966:	4313      	orrs	r3, r2
 8008968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a16      	ldr	r2, [pc, #88]	; (80089d0 <TIM_OC3_SetConfig+0xe0>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d003      	beq.n	8008982 <TIM_OC3_SetConfig+0x92>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a15      	ldr	r2, [pc, #84]	; (80089d4 <TIM_OC3_SetConfig+0xe4>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d113      	bne.n	80089aa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	011b      	lsls	r3, r3, #4
 8008998:	693a      	ldr	r2, [r7, #16]
 800899a:	4313      	orrs	r3, r2
 800899c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	699b      	ldr	r3, [r3, #24]
 80089a2:	011b      	lsls	r3, r3, #4
 80089a4:	693a      	ldr	r2, [r7, #16]
 80089a6:	4313      	orrs	r3, r2
 80089a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	693a      	ldr	r2, [r7, #16]
 80089ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	685a      	ldr	r2, [r3, #4]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	697a      	ldr	r2, [r7, #20]
 80089c2:	621a      	str	r2, [r3, #32]
}
 80089c4:	bf00      	nop
 80089c6:	371c      	adds	r7, #28
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr
 80089d0:	40010000 	.word	0x40010000
 80089d4:	40010400 	.word	0x40010400

080089d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089d8:	b480      	push	{r7}
 80089da:	b087      	sub	sp, #28
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a1b      	ldr	r3, [r3, #32]
 80089e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6a1b      	ldr	r3, [r3, #32]
 80089f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	69db      	ldr	r3, [r3, #28]
 80089fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a10:	683b      	ldr	r3, [r7, #0]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	021b      	lsls	r3, r3, #8
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	031b      	lsls	r3, r3, #12
 8008a2a:	693a      	ldr	r2, [r7, #16]
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a12      	ldr	r2, [pc, #72]	; (8008a7c <TIM_OC4_SetConfig+0xa4>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d003      	beq.n	8008a40 <TIM_OC4_SetConfig+0x68>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	4a11      	ldr	r2, [pc, #68]	; (8008a80 <TIM_OC4_SetConfig+0xa8>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d109      	bne.n	8008a54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	695b      	ldr	r3, [r3, #20]
 8008a4c:	019b      	lsls	r3, r3, #6
 8008a4e:	697a      	ldr	r2, [r7, #20]
 8008a50:	4313      	orrs	r3, r2
 8008a52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	697a      	ldr	r2, [r7, #20]
 8008a58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	685a      	ldr	r2, [r3, #4]
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	693a      	ldr	r2, [r7, #16]
 8008a6c:	621a      	str	r2, [r3, #32]
}
 8008a6e:	bf00      	nop
 8008a70:	371c      	adds	r7, #28
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr
 8008a7a:	bf00      	nop
 8008a7c:	40010000 	.word	0x40010000
 8008a80:	40010400 	.word	0x40010400

08008a84 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b087      	sub	sp, #28
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	60f8      	str	r0, [r7, #12]
 8008a8c:	60b9      	str	r1, [r7, #8]
 8008a8e:	607a      	str	r2, [r7, #4]
 8008a90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	6a1b      	ldr	r3, [r3, #32]
 8008a96:	f023 0201 	bic.w	r2, r3, #1
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	699b      	ldr	r3, [r3, #24]
 8008aa2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	6a1b      	ldr	r3, [r3, #32]
 8008aa8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	4a28      	ldr	r2, [pc, #160]	; (8008b50 <TIM_TI1_SetConfig+0xcc>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d01b      	beq.n	8008aea <TIM_TI1_SetConfig+0x66>
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ab8:	d017      	beq.n	8008aea <TIM_TI1_SetConfig+0x66>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	4a25      	ldr	r2, [pc, #148]	; (8008b54 <TIM_TI1_SetConfig+0xd0>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d013      	beq.n	8008aea <TIM_TI1_SetConfig+0x66>
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	4a24      	ldr	r2, [pc, #144]	; (8008b58 <TIM_TI1_SetConfig+0xd4>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d00f      	beq.n	8008aea <TIM_TI1_SetConfig+0x66>
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	4a23      	ldr	r2, [pc, #140]	; (8008b5c <TIM_TI1_SetConfig+0xd8>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d00b      	beq.n	8008aea <TIM_TI1_SetConfig+0x66>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	4a22      	ldr	r2, [pc, #136]	; (8008b60 <TIM_TI1_SetConfig+0xdc>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d007      	beq.n	8008aea <TIM_TI1_SetConfig+0x66>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4a21      	ldr	r2, [pc, #132]	; (8008b64 <TIM_TI1_SetConfig+0xe0>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d003      	beq.n	8008aea <TIM_TI1_SetConfig+0x66>
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	4a20      	ldr	r2, [pc, #128]	; (8008b68 <TIM_TI1_SetConfig+0xe4>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d101      	bne.n	8008aee <TIM_TI1_SetConfig+0x6a>
 8008aea:	2301      	movs	r3, #1
 8008aec:	e000      	b.n	8008af0 <TIM_TI1_SetConfig+0x6c>
 8008aee:	2300      	movs	r3, #0
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d008      	beq.n	8008b06 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	f023 0303 	bic.w	r3, r3, #3
 8008afa:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008afc:	697a      	ldr	r2, [r7, #20]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	4313      	orrs	r3, r2
 8008b02:	617b      	str	r3, [r7, #20]
 8008b04:	e003      	b.n	8008b0e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008b06:	697b      	ldr	r3, [r7, #20]
 8008b08:	f043 0301 	orr.w	r3, r3, #1
 8008b0c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	011b      	lsls	r3, r3, #4
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	697a      	ldr	r2, [r7, #20]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f023 030a 	bic.w	r3, r3, #10
 8008b28:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	f003 030a 	and.w	r3, r3, #10
 8008b30:	693a      	ldr	r2, [r7, #16]
 8008b32:	4313      	orrs	r3, r2
 8008b34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	697a      	ldr	r2, [r7, #20]
 8008b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	693a      	ldr	r2, [r7, #16]
 8008b40:	621a      	str	r2, [r3, #32]
}
 8008b42:	bf00      	nop
 8008b44:	371c      	adds	r7, #28
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr
 8008b4e:	bf00      	nop
 8008b50:	40010000 	.word	0x40010000
 8008b54:	40000400 	.word	0x40000400
 8008b58:	40000800 	.word	0x40000800
 8008b5c:	40000c00 	.word	0x40000c00
 8008b60:	40010400 	.word	0x40010400
 8008b64:	40014000 	.word	0x40014000
 8008b68:	40001800 	.word	0x40001800

08008b6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b087      	sub	sp, #28
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	60f8      	str	r0, [r7, #12]
 8008b74:	60b9      	str	r1, [r7, #8]
 8008b76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	6a1b      	ldr	r3, [r3, #32]
 8008b7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	6a1b      	ldr	r3, [r3, #32]
 8008b82:	f023 0201 	bic.w	r2, r3, #1
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	699b      	ldr	r3, [r3, #24]
 8008b8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	011b      	lsls	r3, r3, #4
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	f023 030a 	bic.w	r3, r3, #10
 8008ba8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008baa:	697a      	ldr	r2, [r7, #20]
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	4313      	orrs	r3, r2
 8008bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	693a      	ldr	r2, [r7, #16]
 8008bb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	621a      	str	r2, [r3, #32]
}
 8008bbe:	bf00      	nop
 8008bc0:	371c      	adds	r7, #28
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc8:	4770      	bx	lr

08008bca <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008bca:	b480      	push	{r7}
 8008bcc:	b087      	sub	sp, #28
 8008bce:	af00      	add	r7, sp, #0
 8008bd0:	60f8      	str	r0, [r7, #12]
 8008bd2:	60b9      	str	r1, [r7, #8]
 8008bd4:	607a      	str	r2, [r7, #4]
 8008bd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	6a1b      	ldr	r3, [r3, #32]
 8008bdc:	f023 0210 	bic.w	r2, r3, #16
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	699b      	ldr	r3, [r3, #24]
 8008be8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	6a1b      	ldr	r3, [r3, #32]
 8008bee:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bf6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	021b      	lsls	r3, r3, #8
 8008bfc:	697a      	ldr	r2, [r7, #20]
 8008bfe:	4313      	orrs	r3, r2
 8008c00:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	031b      	lsls	r3, r3, #12
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	697a      	ldr	r2, [r7, #20]
 8008c12:	4313      	orrs	r3, r2
 8008c14:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c1c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	011b      	lsls	r3, r3, #4
 8008c22:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008c26:	693a      	ldr	r2, [r7, #16]
 8008c28:	4313      	orrs	r3, r2
 8008c2a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	697a      	ldr	r2, [r7, #20]
 8008c30:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	693a      	ldr	r2, [r7, #16]
 8008c36:	621a      	str	r2, [r3, #32]
}
 8008c38:	bf00      	nop
 8008c3a:	371c      	adds	r7, #28
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c42:	4770      	bx	lr

08008c44 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b087      	sub	sp, #28
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	60f8      	str	r0, [r7, #12]
 8008c4c:	60b9      	str	r1, [r7, #8]
 8008c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	6a1b      	ldr	r3, [r3, #32]
 8008c54:	f023 0210 	bic.w	r2, r3, #16
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	699b      	ldr	r3, [r3, #24]
 8008c60:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6a1b      	ldr	r3, [r3, #32]
 8008c66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c6e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	031b      	lsls	r3, r3, #12
 8008c74:	697a      	ldr	r2, [r7, #20]
 8008c76:	4313      	orrs	r3, r2
 8008c78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c7a:	693b      	ldr	r3, [r7, #16]
 8008c7c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c80:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	011b      	lsls	r3, r3, #4
 8008c86:	693a      	ldr	r2, [r7, #16]
 8008c88:	4313      	orrs	r3, r2
 8008c8a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	697a      	ldr	r2, [r7, #20]
 8008c90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	693a      	ldr	r2, [r7, #16]
 8008c96:	621a      	str	r2, [r3, #32]
}
 8008c98:	bf00      	nop
 8008c9a:	371c      	adds	r7, #28
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b087      	sub	sp, #28
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	607a      	str	r2, [r7, #4]
 8008cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6a1b      	ldr	r3, [r3, #32]
 8008cb6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	69db      	ldr	r3, [r3, #28]
 8008cc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	6a1b      	ldr	r3, [r3, #32]
 8008cc8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	f023 0303 	bic.w	r3, r3, #3
 8008cd0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008cd2:	697a      	ldr	r2, [r7, #20]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ce0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	011b      	lsls	r3, r3, #4
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	697a      	ldr	r2, [r7, #20]
 8008cea:	4313      	orrs	r3, r2
 8008cec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008cf4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	021b      	lsls	r3, r3, #8
 8008cfa:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008cfe:	693a      	ldr	r2, [r7, #16]
 8008d00:	4313      	orrs	r3, r2
 8008d02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	697a      	ldr	r2, [r7, #20]
 8008d08:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	693a      	ldr	r2, [r7, #16]
 8008d0e:	621a      	str	r2, [r3, #32]
}
 8008d10:	bf00      	nop
 8008d12:	371c      	adds	r7, #28
 8008d14:	46bd      	mov	sp, r7
 8008d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1a:	4770      	bx	lr

08008d1c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b087      	sub	sp, #28
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	60f8      	str	r0, [r7, #12]
 8008d24:	60b9      	str	r1, [r7, #8]
 8008d26:	607a      	str	r2, [r7, #4]
 8008d28:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	6a1b      	ldr	r3, [r3, #32]
 8008d2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	69db      	ldr	r3, [r3, #28]
 8008d3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d48:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	021b      	lsls	r3, r3, #8
 8008d4e:	697a      	ldr	r2, [r7, #20]
 8008d50:	4313      	orrs	r3, r2
 8008d52:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d5a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	031b      	lsls	r3, r3, #12
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	697a      	ldr	r2, [r7, #20]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008d6e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008d70:	68bb      	ldr	r3, [r7, #8]
 8008d72:	031b      	lsls	r3, r3, #12
 8008d74:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008d78:	693a      	ldr	r2, [r7, #16]
 8008d7a:	4313      	orrs	r3, r2
 8008d7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	697a      	ldr	r2, [r7, #20]
 8008d82:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	693a      	ldr	r2, [r7, #16]
 8008d88:	621a      	str	r2, [r3, #32]
}
 8008d8a:	bf00      	nop
 8008d8c:	371c      	adds	r7, #28
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d94:	4770      	bx	lr

08008d96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d96:	b480      	push	{r7}
 8008d98:	b085      	sub	sp, #20
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
 8008d9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008dae:	683a      	ldr	r2, [r7, #0]
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	4313      	orrs	r3, r2
 8008db4:	f043 0307 	orr.w	r3, r3, #7
 8008db8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	609a      	str	r2, [r3, #8]
}
 8008dc0:	bf00      	nop
 8008dc2:	3714      	adds	r7, #20
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dca:	4770      	bx	lr

08008dcc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b087      	sub	sp, #28
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	607a      	str	r2, [r7, #4]
 8008dd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008de6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	021a      	lsls	r2, r3, #8
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	431a      	orrs	r2, r3
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	697a      	ldr	r2, [r7, #20]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	697a      	ldr	r2, [r7, #20]
 8008dfe:	609a      	str	r2, [r3, #8]
}
 8008e00:	bf00      	nop
 8008e02:	371c      	adds	r7, #28
 8008e04:	46bd      	mov	sp, r7
 8008e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0a:	4770      	bx	lr

08008e0c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b087      	sub	sp, #28
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	f003 031f 	and.w	r3, r3, #31
 8008e1e:	2201      	movs	r2, #1
 8008e20:	fa02 f303 	lsl.w	r3, r2, r3
 8008e24:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6a1a      	ldr	r2, [r3, #32]
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	43db      	mvns	r3, r3
 8008e2e:	401a      	ands	r2, r3
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	6a1a      	ldr	r2, [r3, #32]
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	f003 031f 	and.w	r3, r3, #31
 8008e3e:	6879      	ldr	r1, [r7, #4]
 8008e40:	fa01 f303 	lsl.w	r3, r1, r3
 8008e44:	431a      	orrs	r2, r3
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	621a      	str	r2, [r3, #32]
}
 8008e4a:	bf00      	nop
 8008e4c:	371c      	adds	r7, #28
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
	...

08008e58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b085      	sub	sp, #20
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e68:	2b01      	cmp	r3, #1
 8008e6a:	d101      	bne.n	8008e70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e6c:	2302      	movs	r3, #2
 8008e6e:	e05a      	b.n	8008f26 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2202      	movs	r2, #2
 8008e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	68fa      	ldr	r2, [r7, #12]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	68fa      	ldr	r2, [r7, #12]
 8008ea8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a21      	ldr	r2, [pc, #132]	; (8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d022      	beq.n	8008efa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ebc:	d01d      	beq.n	8008efa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a1d      	ldr	r2, [pc, #116]	; (8008f38 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d018      	beq.n	8008efa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a1b      	ldr	r2, [pc, #108]	; (8008f3c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d013      	beq.n	8008efa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a1a      	ldr	r2, [pc, #104]	; (8008f40 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d00e      	beq.n	8008efa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a18      	ldr	r2, [pc, #96]	; (8008f44 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d009      	beq.n	8008efa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a17      	ldr	r2, [pc, #92]	; (8008f48 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d004      	beq.n	8008efa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a15      	ldr	r2, [pc, #84]	; (8008f4c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d10c      	bne.n	8008f14 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f00:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	685b      	ldr	r3, [r3, #4]
 8008f06:	68ba      	ldr	r2, [r7, #8]
 8008f08:	4313      	orrs	r3, r2
 8008f0a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	68ba      	ldr	r2, [r7, #8]
 8008f12:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2201      	movs	r2, #1
 8008f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f24:	2300      	movs	r3, #0
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3714      	adds	r7, #20
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f30:	4770      	bx	lr
 8008f32:	bf00      	nop
 8008f34:	40010000 	.word	0x40010000
 8008f38:	40000400 	.word	0x40000400
 8008f3c:	40000800 	.word	0x40000800
 8008f40:	40000c00 	.word	0x40000c00
 8008f44:	40010400 	.word	0x40010400
 8008f48:	40014000 	.word	0x40014000
 8008f4c:	40001800 	.word	0x40001800

08008f50 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d101      	bne.n	8008f6c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008f68:	2302      	movs	r3, #2
 8008f6a:	e03d      	b.n	8008fe8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2201      	movs	r2, #1
 8008f70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	68db      	ldr	r3, [r3, #12]
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	4313      	orrs	r3, r2
 8008f8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	685b      	ldr	r3, [r3, #4]
 8008f9a:	4313      	orrs	r3, r2
 8008f9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008fa4:	683b      	ldr	r3, [r7, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	691b      	ldr	r3, [r3, #16]
 8008fb6:	4313      	orrs	r3, r2
 8008fb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	695b      	ldr	r3, [r3, #20]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	69db      	ldr	r3, [r3, #28]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	68fa      	ldr	r2, [r7, #12]
 8008fdc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008fe6:	2300      	movs	r3, #0
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3714      	adds	r7, #20
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b083      	sub	sp, #12
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ffc:	bf00      	nop
 8008ffe:	370c      	adds	r7, #12
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009008:	b480      	push	{r7}
 800900a:	b083      	sub	sp, #12
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009010:	bf00      	nop
 8009012:	370c      	adds	r7, #12
 8009014:	46bd      	mov	sp, r7
 8009016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901a:	4770      	bx	lr

0800901c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b082      	sub	sp, #8
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d101      	bne.n	800902e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	e03f      	b.n	80090ae <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009034:	b2db      	uxtb	r3, r3
 8009036:	2b00      	cmp	r3, #0
 8009038:	d106      	bne.n	8009048 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2200      	movs	r2, #0
 800903e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f7fc f836 	bl	80050b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2224      	movs	r2, #36	; 0x24
 800904c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68da      	ldr	r2, [r3, #12]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800905e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 fddf 	bl	8009c24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	691a      	ldr	r2, [r3, #16]
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009074:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	695a      	ldr	r2, [r3, #20]
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009084:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	68da      	ldr	r2, [r3, #12]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009094:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2200      	movs	r2, #0
 800909a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2220      	movs	r2, #32
 80090a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	2220      	movs	r2, #32
 80090a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80090ac:	2300      	movs	r3, #0
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	3708      	adds	r7, #8
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bd80      	pop	{r7, pc}

080090b6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090b6:	b580      	push	{r7, lr}
 80090b8:	b08a      	sub	sp, #40	; 0x28
 80090ba:	af02      	add	r7, sp, #8
 80090bc:	60f8      	str	r0, [r7, #12]
 80090be:	60b9      	str	r1, [r7, #8]
 80090c0:	603b      	str	r3, [r7, #0]
 80090c2:	4613      	mov	r3, r2
 80090c4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80090c6:	2300      	movs	r3, #0
 80090c8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	2b20      	cmp	r3, #32
 80090d4:	d17c      	bne.n	80091d0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d002      	beq.n	80090e2 <HAL_UART_Transmit+0x2c>
 80090dc:	88fb      	ldrh	r3, [r7, #6]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d101      	bne.n	80090e6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80090e2:	2301      	movs	r3, #1
 80090e4:	e075      	b.n	80091d2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090ec:	2b01      	cmp	r3, #1
 80090ee:	d101      	bne.n	80090f4 <HAL_UART_Transmit+0x3e>
 80090f0:	2302      	movs	r3, #2
 80090f2:	e06e      	b.n	80091d2 <HAL_UART_Transmit+0x11c>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	2221      	movs	r2, #33	; 0x21
 8009106:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800910a:	f7fc f961 	bl	80053d0 <HAL_GetTick>
 800910e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	88fa      	ldrh	r2, [r7, #6]
 8009114:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	88fa      	ldrh	r2, [r7, #6]
 800911a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009124:	d108      	bne.n	8009138 <HAL_UART_Transmit+0x82>
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d104      	bne.n	8009138 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800912e:	2300      	movs	r3, #0
 8009130:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	61bb      	str	r3, [r7, #24]
 8009136:	e003      	b.n	8009140 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800913c:	2300      	movs	r3, #0
 800913e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009148:	e02a      	b.n	80091a0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	9300      	str	r3, [sp, #0]
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	2200      	movs	r2, #0
 8009152:	2180      	movs	r1, #128	; 0x80
 8009154:	68f8      	ldr	r0, [r7, #12]
 8009156:	f000 fb1f 	bl	8009798 <UART_WaitOnFlagUntilTimeout>
 800915a:	4603      	mov	r3, r0
 800915c:	2b00      	cmp	r3, #0
 800915e:	d001      	beq.n	8009164 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009160:	2303      	movs	r3, #3
 8009162:	e036      	b.n	80091d2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d10b      	bne.n	8009182 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	881b      	ldrh	r3, [r3, #0]
 800916e:	461a      	mov	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009178:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	3302      	adds	r3, #2
 800917e:	61bb      	str	r3, [r7, #24]
 8009180:	e007      	b.n	8009192 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	781a      	ldrb	r2, [r3, #0]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800918c:	69fb      	ldr	r3, [r7, #28]
 800918e:	3301      	adds	r3, #1
 8009190:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009196:	b29b      	uxth	r3, r3
 8009198:	3b01      	subs	r3, #1
 800919a:	b29a      	uxth	r2, r3
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80091a4:	b29b      	uxth	r3, r3
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d1cf      	bne.n	800914a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	9300      	str	r3, [sp, #0]
 80091ae:	697b      	ldr	r3, [r7, #20]
 80091b0:	2200      	movs	r2, #0
 80091b2:	2140      	movs	r1, #64	; 0x40
 80091b4:	68f8      	ldr	r0, [r7, #12]
 80091b6:	f000 faef 	bl	8009798 <UART_WaitOnFlagUntilTimeout>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d001      	beq.n	80091c4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80091c0:	2303      	movs	r3, #3
 80091c2:	e006      	b.n	80091d2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2220      	movs	r2, #32
 80091c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80091cc:	2300      	movs	r3, #0
 80091ce:	e000      	b.n	80091d2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80091d0:	2302      	movs	r3, #2
  }
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3720      	adds	r7, #32
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80091da:	b580      	push	{r7, lr}
 80091dc:	b084      	sub	sp, #16
 80091de:	af00      	add	r7, sp, #0
 80091e0:	60f8      	str	r0, [r7, #12]
 80091e2:	60b9      	str	r1, [r7, #8]
 80091e4:	4613      	mov	r3, r2
 80091e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	2b20      	cmp	r3, #32
 80091f2:	d11d      	bne.n	8009230 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d002      	beq.n	8009200 <HAL_UART_Receive_IT+0x26>
 80091fa:	88fb      	ldrh	r3, [r7, #6]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d101      	bne.n	8009204 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009200:	2301      	movs	r3, #1
 8009202:	e016      	b.n	8009232 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800920a:	2b01      	cmp	r3, #1
 800920c:	d101      	bne.n	8009212 <HAL_UART_Receive_IT+0x38>
 800920e:	2302      	movs	r3, #2
 8009210:	e00f      	b.n	8009232 <HAL_UART_Receive_IT+0x58>
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2201      	movs	r2, #1
 8009216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009220:	88fb      	ldrh	r3, [r7, #6]
 8009222:	461a      	mov	r2, r3
 8009224:	68b9      	ldr	r1, [r7, #8]
 8009226:	68f8      	ldr	r0, [r7, #12]
 8009228:	f000 fb24 	bl	8009874 <UART_Start_Receive_IT>
 800922c:	4603      	mov	r3, r0
 800922e:	e000      	b.n	8009232 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009230:	2302      	movs	r3, #2
  }
}
 8009232:	4618      	mov	r0, r3
 8009234:	3710      	adds	r7, #16
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
	...

0800923c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b0ba      	sub	sp, #232	; 0xe8
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	68db      	ldr	r3, [r3, #12]
 8009254:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	695b      	ldr	r3, [r3, #20]
 800925e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009262:	2300      	movs	r3, #0
 8009264:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009268:	2300      	movs	r3, #0
 800926a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800926e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009272:	f003 030f 	and.w	r3, r3, #15
 8009276:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800927a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800927e:	2b00      	cmp	r3, #0
 8009280:	d10f      	bne.n	80092a2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009286:	f003 0320 	and.w	r3, r3, #32
 800928a:	2b00      	cmp	r3, #0
 800928c:	d009      	beq.n	80092a2 <HAL_UART_IRQHandler+0x66>
 800928e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009292:	f003 0320 	and.w	r3, r3, #32
 8009296:	2b00      	cmp	r3, #0
 8009298:	d003      	beq.n	80092a2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 fc07 	bl	8009aae <UART_Receive_IT>
      return;
 80092a0:	e256      	b.n	8009750 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80092a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	f000 80de 	beq.w	8009468 <HAL_UART_IRQHandler+0x22c>
 80092ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092b0:	f003 0301 	and.w	r3, r3, #1
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d106      	bne.n	80092c6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80092b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092bc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	f000 80d1 	beq.w	8009468 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80092c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092ca:	f003 0301 	and.w	r3, r3, #1
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d00b      	beq.n	80092ea <HAL_UART_IRQHandler+0xae>
 80092d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d005      	beq.n	80092ea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092e2:	f043 0201 	orr.w	r2, r3, #1
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80092ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092ee:	f003 0304 	and.w	r3, r3, #4
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00b      	beq.n	800930e <HAL_UART_IRQHandler+0xd2>
 80092f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80092fa:	f003 0301 	and.w	r3, r3, #1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d005      	beq.n	800930e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009306:	f043 0202 	orr.w	r2, r3, #2
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800930e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009312:	f003 0302 	and.w	r3, r3, #2
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00b      	beq.n	8009332 <HAL_UART_IRQHandler+0xf6>
 800931a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800931e:	f003 0301 	and.w	r3, r3, #1
 8009322:	2b00      	cmp	r3, #0
 8009324:	d005      	beq.n	8009332 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800932a:	f043 0204 	orr.w	r2, r3, #4
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009336:	f003 0308 	and.w	r3, r3, #8
 800933a:	2b00      	cmp	r3, #0
 800933c:	d011      	beq.n	8009362 <HAL_UART_IRQHandler+0x126>
 800933e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009342:	f003 0320 	and.w	r3, r3, #32
 8009346:	2b00      	cmp	r3, #0
 8009348:	d105      	bne.n	8009356 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800934a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800934e:	f003 0301 	and.w	r3, r3, #1
 8009352:	2b00      	cmp	r3, #0
 8009354:	d005      	beq.n	8009362 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800935a:	f043 0208 	orr.w	r2, r3, #8
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009366:	2b00      	cmp	r3, #0
 8009368:	f000 81ed 	beq.w	8009746 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800936c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009370:	f003 0320 	and.w	r3, r3, #32
 8009374:	2b00      	cmp	r3, #0
 8009376:	d008      	beq.n	800938a <HAL_UART_IRQHandler+0x14e>
 8009378:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800937c:	f003 0320 	and.w	r3, r3, #32
 8009380:	2b00      	cmp	r3, #0
 8009382:	d002      	beq.n	800938a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009384:	6878      	ldr	r0, [r7, #4]
 8009386:	f000 fb92 	bl	8009aae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	695b      	ldr	r3, [r3, #20]
 8009390:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009394:	2b40      	cmp	r3, #64	; 0x40
 8009396:	bf0c      	ite	eq
 8009398:	2301      	moveq	r3, #1
 800939a:	2300      	movne	r3, #0
 800939c:	b2db      	uxtb	r3, r3
 800939e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093a6:	f003 0308 	and.w	r3, r3, #8
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d103      	bne.n	80093b6 <HAL_UART_IRQHandler+0x17a>
 80093ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d04f      	beq.n	8009456 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f000 fa9a 	bl	80098f0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	695b      	ldr	r3, [r3, #20]
 80093c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093c6:	2b40      	cmp	r3, #64	; 0x40
 80093c8:	d141      	bne.n	800944e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	3314      	adds	r3, #20
 80093d0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80093d8:	e853 3f00 	ldrex	r3, [r3]
 80093dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80093e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80093e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	3314      	adds	r3, #20
 80093f2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80093f6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80093fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093fe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009402:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009406:	e841 2300 	strex	r3, r2, [r1]
 800940a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800940e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d1d9      	bne.n	80093ca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800941a:	2b00      	cmp	r3, #0
 800941c:	d013      	beq.n	8009446 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009422:	4a7d      	ldr	r2, [pc, #500]	; (8009618 <HAL_UART_IRQHandler+0x3dc>)
 8009424:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800942a:	4618      	mov	r0, r3
 800942c:	f7fc f952 	bl	80056d4 <HAL_DMA_Abort_IT>
 8009430:	4603      	mov	r3, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	d016      	beq.n	8009464 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800943a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800943c:	687a      	ldr	r2, [r7, #4]
 800943e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009440:	4610      	mov	r0, r2
 8009442:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009444:	e00e      	b.n	8009464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 f990 	bl	800976c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800944c:	e00a      	b.n	8009464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 f98c 	bl	800976c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009454:	e006      	b.n	8009464 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f000 f988 	bl	800976c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2200      	movs	r2, #0
 8009460:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009462:	e170      	b.n	8009746 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009464:	bf00      	nop
    return;
 8009466:	e16e      	b.n	8009746 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800946c:	2b01      	cmp	r3, #1
 800946e:	f040 814a 	bne.w	8009706 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009476:	f003 0310 	and.w	r3, r3, #16
 800947a:	2b00      	cmp	r3, #0
 800947c:	f000 8143 	beq.w	8009706 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009484:	f003 0310 	and.w	r3, r3, #16
 8009488:	2b00      	cmp	r3, #0
 800948a:	f000 813c 	beq.w	8009706 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800948e:	2300      	movs	r3, #0
 8009490:	60bb      	str	r3, [r7, #8]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	60bb      	str	r3, [r7, #8]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	60bb      	str	r3, [r7, #8]
 80094a2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	695b      	ldr	r3, [r3, #20]
 80094aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80094ae:	2b40      	cmp	r3, #64	; 0x40
 80094b0:	f040 80b4 	bne.w	800961c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80094c0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	f000 8140 	beq.w	800974a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80094ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80094d2:	429a      	cmp	r2, r3
 80094d4:	f080 8139 	bcs.w	800974a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80094de:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e4:	69db      	ldr	r3, [r3, #28]
 80094e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094ea:	f000 8088 	beq.w	80095fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	330c      	adds	r3, #12
 80094f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80094fc:	e853 3f00 	ldrex	r3, [r3]
 8009500:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009504:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009508:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800950c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	330c      	adds	r3, #12
 8009516:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800951a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800951e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009522:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009526:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800952a:	e841 2300 	strex	r3, r2, [r1]
 800952e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009532:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009536:	2b00      	cmp	r3, #0
 8009538:	d1d9      	bne.n	80094ee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	3314      	adds	r3, #20
 8009540:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009542:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009544:	e853 3f00 	ldrex	r3, [r3]
 8009548:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800954a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800954c:	f023 0301 	bic.w	r3, r3, #1
 8009550:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	3314      	adds	r3, #20
 800955a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800955e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009562:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009564:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009566:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800956a:	e841 2300 	strex	r3, r2, [r1]
 800956e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009570:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009572:	2b00      	cmp	r3, #0
 8009574:	d1e1      	bne.n	800953a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	3314      	adds	r3, #20
 800957c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009580:	e853 3f00 	ldrex	r3, [r3]
 8009584:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009586:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009588:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800958c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	3314      	adds	r3, #20
 8009596:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800959a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800959c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800959e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80095a0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80095a2:	e841 2300 	strex	r3, r2, [r1]
 80095a6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80095a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1e3      	bne.n	8009576 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2220      	movs	r2, #32
 80095b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	330c      	adds	r3, #12
 80095c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095c6:	e853 3f00 	ldrex	r3, [r3]
 80095ca:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80095cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095ce:	f023 0310 	bic.w	r3, r3, #16
 80095d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	330c      	adds	r3, #12
 80095dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80095e0:	65ba      	str	r2, [r7, #88]	; 0x58
 80095e2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80095e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80095e8:	e841 2300 	strex	r3, r2, [r1]
 80095ec:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80095ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d1e3      	bne.n	80095bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095f8:	4618      	mov	r0, r3
 80095fa:	f7fb fffb 	bl	80055f4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009606:	b29b      	uxth	r3, r3
 8009608:	1ad3      	subs	r3, r2, r3
 800960a:	b29b      	uxth	r3, r3
 800960c:	4619      	mov	r1, r3
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 f8b6 	bl	8009780 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009614:	e099      	b.n	800974a <HAL_UART_IRQHandler+0x50e>
 8009616:	bf00      	nop
 8009618:	080099b7 	.word	0x080099b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009624:	b29b      	uxth	r3, r3
 8009626:	1ad3      	subs	r3, r2, r3
 8009628:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009630:	b29b      	uxth	r3, r3
 8009632:	2b00      	cmp	r3, #0
 8009634:	f000 808b 	beq.w	800974e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009638:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800963c:	2b00      	cmp	r3, #0
 800963e:	f000 8086 	beq.w	800974e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	330c      	adds	r3, #12
 8009648:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800964a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800964c:	e853 3f00 	ldrex	r3, [r3]
 8009650:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009654:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009658:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	330c      	adds	r3, #12
 8009662:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009666:	647a      	str	r2, [r7, #68]	; 0x44
 8009668:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800966c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800966e:	e841 2300 	strex	r3, r2, [r1]
 8009672:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009676:	2b00      	cmp	r3, #0
 8009678:	d1e3      	bne.n	8009642 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	3314      	adds	r3, #20
 8009680:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009684:	e853 3f00 	ldrex	r3, [r3]
 8009688:	623b      	str	r3, [r7, #32]
   return(result);
 800968a:	6a3b      	ldr	r3, [r7, #32]
 800968c:	f023 0301 	bic.w	r3, r3, #1
 8009690:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	3314      	adds	r3, #20
 800969a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800969e:	633a      	str	r2, [r7, #48]	; 0x30
 80096a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80096a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096a6:	e841 2300 	strex	r3, r2, [r1]
 80096aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80096ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d1e3      	bne.n	800967a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2220      	movs	r2, #32
 80096b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2200      	movs	r2, #0
 80096be:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	330c      	adds	r3, #12
 80096c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	e853 3f00 	ldrex	r3, [r3]
 80096ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f023 0310 	bic.w	r3, r3, #16
 80096d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	330c      	adds	r3, #12
 80096e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80096e4:	61fa      	str	r2, [r7, #28]
 80096e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096e8:	69b9      	ldr	r1, [r7, #24]
 80096ea:	69fa      	ldr	r2, [r7, #28]
 80096ec:	e841 2300 	strex	r3, r2, [r1]
 80096f0:	617b      	str	r3, [r7, #20]
   return(result);
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d1e3      	bne.n	80096c0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80096f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80096fc:	4619      	mov	r1, r3
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 f83e 	bl	8009780 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009704:	e023      	b.n	800974e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800970a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800970e:	2b00      	cmp	r3, #0
 8009710:	d009      	beq.n	8009726 <HAL_UART_IRQHandler+0x4ea>
 8009712:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800971a:	2b00      	cmp	r3, #0
 800971c:	d003      	beq.n	8009726 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800971e:	6878      	ldr	r0, [r7, #4]
 8009720:	f000 f95d 	bl	80099de <UART_Transmit_IT>
    return;
 8009724:	e014      	b.n	8009750 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800972a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800972e:	2b00      	cmp	r3, #0
 8009730:	d00e      	beq.n	8009750 <HAL_UART_IRQHandler+0x514>
 8009732:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009736:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800973a:	2b00      	cmp	r3, #0
 800973c:	d008      	beq.n	8009750 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 f99d 	bl	8009a7e <UART_EndTransmit_IT>
    return;
 8009744:	e004      	b.n	8009750 <HAL_UART_IRQHandler+0x514>
    return;
 8009746:	bf00      	nop
 8009748:	e002      	b.n	8009750 <HAL_UART_IRQHandler+0x514>
      return;
 800974a:	bf00      	nop
 800974c:	e000      	b.n	8009750 <HAL_UART_IRQHandler+0x514>
      return;
 800974e:	bf00      	nop
  }
}
 8009750:	37e8      	adds	r7, #232	; 0xe8
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop

08009758 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr

0800976c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009774:	bf00      	nop
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
 8009788:	460b      	mov	r3, r1
 800978a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800978c:	bf00      	nop
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b090      	sub	sp, #64	; 0x40
 800979c:	af00      	add	r7, sp, #0
 800979e:	60f8      	str	r0, [r7, #12]
 80097a0:	60b9      	str	r1, [r7, #8]
 80097a2:	603b      	str	r3, [r7, #0]
 80097a4:	4613      	mov	r3, r2
 80097a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097a8:	e050      	b.n	800984c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097b0:	d04c      	beq.n	800984c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80097b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d007      	beq.n	80097c8 <UART_WaitOnFlagUntilTimeout+0x30>
 80097b8:	f7fb fe0a 	bl	80053d0 <HAL_GetTick>
 80097bc:	4602      	mov	r2, r0
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	1ad3      	subs	r3, r2, r3
 80097c2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d241      	bcs.n	800984c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	330c      	adds	r3, #12
 80097ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d2:	e853 3f00 	ldrex	r3, [r3]
 80097d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80097d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80097de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	330c      	adds	r3, #12
 80097e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80097e8:	637a      	str	r2, [r7, #52]	; 0x34
 80097ea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ec:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80097ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097f0:	e841 2300 	strex	r3, r2, [r1]
 80097f4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80097f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d1e5      	bne.n	80097c8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	3314      	adds	r3, #20
 8009802:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	e853 3f00 	ldrex	r3, [r3]
 800980a:	613b      	str	r3, [r7, #16]
   return(result);
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	f023 0301 	bic.w	r3, r3, #1
 8009812:	63bb      	str	r3, [r7, #56]	; 0x38
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	3314      	adds	r3, #20
 800981a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800981c:	623a      	str	r2, [r7, #32]
 800981e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009820:	69f9      	ldr	r1, [r7, #28]
 8009822:	6a3a      	ldr	r2, [r7, #32]
 8009824:	e841 2300 	strex	r3, r2, [r1]
 8009828:	61bb      	str	r3, [r7, #24]
   return(result);
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d1e5      	bne.n	80097fc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	2220      	movs	r2, #32
 8009834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2220      	movs	r2, #32
 800983c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	2200      	movs	r2, #0
 8009844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009848:	2303      	movs	r3, #3
 800984a:	e00f      	b.n	800986c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	4013      	ands	r3, r2
 8009856:	68ba      	ldr	r2, [r7, #8]
 8009858:	429a      	cmp	r2, r3
 800985a:	bf0c      	ite	eq
 800985c:	2301      	moveq	r3, #1
 800985e:	2300      	movne	r3, #0
 8009860:	b2db      	uxtb	r3, r3
 8009862:	461a      	mov	r2, r3
 8009864:	79fb      	ldrb	r3, [r7, #7]
 8009866:	429a      	cmp	r2, r3
 8009868:	d09f      	beq.n	80097aa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800986a:	2300      	movs	r3, #0
}
 800986c:	4618      	mov	r0, r3
 800986e:	3740      	adds	r7, #64	; 0x40
 8009870:	46bd      	mov	sp, r7
 8009872:	bd80      	pop	{r7, pc}

08009874 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009874:	b480      	push	{r7}
 8009876:	b085      	sub	sp, #20
 8009878:	af00      	add	r7, sp, #0
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	60b9      	str	r1, [r7, #8]
 800987e:	4613      	mov	r3, r2
 8009880:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	68ba      	ldr	r2, [r7, #8]
 8009886:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	88fa      	ldrh	r2, [r7, #6]
 800988c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	88fa      	ldrh	r2, [r7, #6]
 8009892:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2200      	movs	r2, #0
 8009898:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	2222      	movs	r2, #34	; 0x22
 800989e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	2200      	movs	r2, #0
 80098a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	691b      	ldr	r3, [r3, #16]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d007      	beq.n	80098c2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	68da      	ldr	r2, [r3, #12]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098c0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	695a      	ldr	r2, [r3, #20]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f042 0201 	orr.w	r2, r2, #1
 80098d0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	68da      	ldr	r2, [r3, #12]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f042 0220 	orr.w	r2, r2, #32
 80098e0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80098e2:	2300      	movs	r3, #0
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3714      	adds	r7, #20
 80098e8:	46bd      	mov	sp, r7
 80098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ee:	4770      	bx	lr

080098f0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b095      	sub	sp, #84	; 0x54
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	330c      	adds	r3, #12
 80098fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009900:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009902:	e853 3f00 	ldrex	r3, [r3]
 8009906:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800990a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800990e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	330c      	adds	r3, #12
 8009916:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009918:	643a      	str	r2, [r7, #64]	; 0x40
 800991a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800991c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800991e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009920:	e841 2300 	strex	r3, r2, [r1]
 8009924:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009926:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009928:	2b00      	cmp	r3, #0
 800992a:	d1e5      	bne.n	80098f8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	3314      	adds	r3, #20
 8009932:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009934:	6a3b      	ldr	r3, [r7, #32]
 8009936:	e853 3f00 	ldrex	r3, [r3]
 800993a:	61fb      	str	r3, [r7, #28]
   return(result);
 800993c:	69fb      	ldr	r3, [r7, #28]
 800993e:	f023 0301 	bic.w	r3, r3, #1
 8009942:	64bb      	str	r3, [r7, #72]	; 0x48
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	3314      	adds	r3, #20
 800994a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800994c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800994e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009950:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009952:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009954:	e841 2300 	strex	r3, r2, [r1]
 8009958:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800995a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800995c:	2b00      	cmp	r3, #0
 800995e:	d1e5      	bne.n	800992c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009964:	2b01      	cmp	r3, #1
 8009966:	d119      	bne.n	800999c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	330c      	adds	r3, #12
 800996e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	e853 3f00 	ldrex	r3, [r3]
 8009976:	60bb      	str	r3, [r7, #8]
   return(result);
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	f023 0310 	bic.w	r3, r3, #16
 800997e:	647b      	str	r3, [r7, #68]	; 0x44
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	330c      	adds	r3, #12
 8009986:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009988:	61ba      	str	r2, [r7, #24]
 800998a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800998c:	6979      	ldr	r1, [r7, #20]
 800998e:	69ba      	ldr	r2, [r7, #24]
 8009990:	e841 2300 	strex	r3, r2, [r1]
 8009994:	613b      	str	r3, [r7, #16]
   return(result);
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1e5      	bne.n	8009968 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2220      	movs	r2, #32
 80099a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80099aa:	bf00      	nop
 80099ac:	3754      	adds	r7, #84	; 0x54
 80099ae:	46bd      	mov	sp, r7
 80099b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b4:	4770      	bx	lr

080099b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b084      	sub	sp, #16
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	2200      	movs	r2, #0
 80099c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2200      	movs	r2, #0
 80099ce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80099d0:	68f8      	ldr	r0, [r7, #12]
 80099d2:	f7ff fecb 	bl	800976c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099d6:	bf00      	nop
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}

080099de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80099de:	b480      	push	{r7}
 80099e0:	b085      	sub	sp, #20
 80099e2:	af00      	add	r7, sp, #0
 80099e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	2b21      	cmp	r3, #33	; 0x21
 80099f0:	d13e      	bne.n	8009a70 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099fa:	d114      	bne.n	8009a26 <UART_Transmit_IT+0x48>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	691b      	ldr	r3, [r3, #16]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d110      	bne.n	8009a26 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	6a1b      	ldr	r3, [r3, #32]
 8009a08:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	881b      	ldrh	r3, [r3, #0]
 8009a0e:	461a      	mov	r2, r3
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009a18:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6a1b      	ldr	r3, [r3, #32]
 8009a1e:	1c9a      	adds	r2, r3, #2
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	621a      	str	r2, [r3, #32]
 8009a24:	e008      	b.n	8009a38 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6a1b      	ldr	r3, [r3, #32]
 8009a2a:	1c59      	adds	r1, r3, #1
 8009a2c:	687a      	ldr	r2, [r7, #4]
 8009a2e:	6211      	str	r1, [r2, #32]
 8009a30:	781a      	ldrb	r2, [r3, #0]
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009a3c:	b29b      	uxth	r3, r3
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	4619      	mov	r1, r3
 8009a46:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d10f      	bne.n	8009a6c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	68da      	ldr	r2, [r3, #12]
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009a5a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	68da      	ldr	r2, [r3, #12]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a6a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	e000      	b.n	8009a72 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009a70:	2302      	movs	r3, #2
  }
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3714      	adds	r7, #20
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr

08009a7e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009a7e:	b580      	push	{r7, lr}
 8009a80:	b082      	sub	sp, #8
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68da      	ldr	r2, [r3, #12]
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a94:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2220      	movs	r2, #32
 8009a9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f7ff fe5a 	bl	8009758 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009aa4:	2300      	movs	r3, #0
}
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	3708      	adds	r7, #8
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	bd80      	pop	{r7, pc}

08009aae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009aae:	b580      	push	{r7, lr}
 8009ab0:	b08c      	sub	sp, #48	; 0x30
 8009ab2:	af00      	add	r7, sp, #0
 8009ab4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	2b22      	cmp	r3, #34	; 0x22
 8009ac0:	f040 80ab 	bne.w	8009c1a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	689b      	ldr	r3, [r3, #8]
 8009ac8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009acc:	d117      	bne.n	8009afe <UART_Receive_IT+0x50>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	691b      	ldr	r3, [r3, #16]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d113      	bne.n	8009afe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ade:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	685b      	ldr	r3, [r3, #4]
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009aec:	b29a      	uxth	r2, r3
 8009aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009af0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009af6:	1c9a      	adds	r2, r3, #2
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	629a      	str	r2, [r3, #40]	; 0x28
 8009afc:	e026      	b.n	8009b4c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b02:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009b04:	2300      	movs	r3, #0
 8009b06:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	689b      	ldr	r3, [r3, #8]
 8009b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b10:	d007      	beq.n	8009b22 <UART_Receive_IT+0x74>
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	689b      	ldr	r3, [r3, #8]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10a      	bne.n	8009b30 <UART_Receive_IT+0x82>
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	691b      	ldr	r3, [r3, #16]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d106      	bne.n	8009b30 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	685b      	ldr	r3, [r3, #4]
 8009b28:	b2da      	uxtb	r2, r3
 8009b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b2c:	701a      	strb	r2, [r3, #0]
 8009b2e:	e008      	b.n	8009b42 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b3c:	b2da      	uxtb	r2, r3
 8009b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b40:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b46:	1c5a      	adds	r2, r3, #1
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	3b01      	subs	r3, #1
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	4619      	mov	r1, r3
 8009b5a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d15a      	bne.n	8009c16 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	68da      	ldr	r2, [r3, #12]
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f022 0220 	bic.w	r2, r2, #32
 8009b6e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	68da      	ldr	r2, [r3, #12]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009b7e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	695a      	ldr	r2, [r3, #20]
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	f022 0201 	bic.w	r2, r2, #1
 8009b8e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2220      	movs	r2, #32
 8009b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b9c:	2b01      	cmp	r3, #1
 8009b9e:	d135      	bne.n	8009c0c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	330c      	adds	r3, #12
 8009bac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bae:	697b      	ldr	r3, [r7, #20]
 8009bb0:	e853 3f00 	ldrex	r3, [r3]
 8009bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	f023 0310 	bic.w	r3, r3, #16
 8009bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	330c      	adds	r3, #12
 8009bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bc6:	623a      	str	r2, [r7, #32]
 8009bc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bca:	69f9      	ldr	r1, [r7, #28]
 8009bcc:	6a3a      	ldr	r2, [r7, #32]
 8009bce:	e841 2300 	strex	r3, r2, [r1]
 8009bd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1e5      	bne.n	8009ba6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f003 0310 	and.w	r3, r3, #16
 8009be4:	2b10      	cmp	r3, #16
 8009be6:	d10a      	bne.n	8009bfe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009be8:	2300      	movs	r3, #0
 8009bea:	60fb      	str	r3, [r7, #12]
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	60fb      	str	r3, [r7, #12]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	60fb      	str	r3, [r7, #12]
 8009bfc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009c02:	4619      	mov	r1, r3
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f7ff fdbb 	bl	8009780 <HAL_UARTEx_RxEventCallback>
 8009c0a:	e002      	b.n	8009c12 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f7f7 ff09 	bl	8001a24 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009c12:	2300      	movs	r3, #0
 8009c14:	e002      	b.n	8009c1c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009c16:	2300      	movs	r3, #0
 8009c18:	e000      	b.n	8009c1c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009c1a:	2302      	movs	r3, #2
  }
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3730      	adds	r7, #48	; 0x30
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009c28:	b0c0      	sub	sp, #256	; 0x100
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	691b      	ldr	r3, [r3, #16]
 8009c38:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c40:	68d9      	ldr	r1, [r3, #12]
 8009c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c46:	681a      	ldr	r2, [r3, #0]
 8009c48:	ea40 0301 	orr.w	r3, r0, r1
 8009c4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c52:	689a      	ldr	r2, [r3, #8]
 8009c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c58:	691b      	ldr	r3, [r3, #16]
 8009c5a:	431a      	orrs	r2, r3
 8009c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c60:	695b      	ldr	r3, [r3, #20]
 8009c62:	431a      	orrs	r2, r3
 8009c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c68:	69db      	ldr	r3, [r3, #28]
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	68db      	ldr	r3, [r3, #12]
 8009c78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009c7c:	f021 010c 	bic.w	r1, r1, #12
 8009c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009c8a:	430b      	orrs	r3, r1
 8009c8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	695b      	ldr	r3, [r3, #20]
 8009c96:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c9e:	6999      	ldr	r1, [r3, #24]
 8009ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ca4:	681a      	ldr	r2, [r3, #0]
 8009ca6:	ea40 0301 	orr.w	r3, r0, r1
 8009caa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	4b8f      	ldr	r3, [pc, #572]	; (8009ef0 <UART_SetConfig+0x2cc>)
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d005      	beq.n	8009cc4 <UART_SetConfig+0xa0>
 8009cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	4b8d      	ldr	r3, [pc, #564]	; (8009ef4 <UART_SetConfig+0x2d0>)
 8009cc0:	429a      	cmp	r2, r3
 8009cc2:	d104      	bne.n	8009cce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009cc4:	f7fd fb0a 	bl	80072dc <HAL_RCC_GetPCLK2Freq>
 8009cc8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009ccc:	e003      	b.n	8009cd6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009cce:	f7fd faf1 	bl	80072b4 <HAL_RCC_GetPCLK1Freq>
 8009cd2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cda:	69db      	ldr	r3, [r3, #28]
 8009cdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ce0:	f040 810c 	bne.w	8009efc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009ce4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ce8:	2200      	movs	r2, #0
 8009cea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009cee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009cf2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009cf6:	4622      	mov	r2, r4
 8009cf8:	462b      	mov	r3, r5
 8009cfa:	1891      	adds	r1, r2, r2
 8009cfc:	65b9      	str	r1, [r7, #88]	; 0x58
 8009cfe:	415b      	adcs	r3, r3
 8009d00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009d06:	4621      	mov	r1, r4
 8009d08:	eb12 0801 	adds.w	r8, r2, r1
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	eb43 0901 	adc.w	r9, r3, r1
 8009d12:	f04f 0200 	mov.w	r2, #0
 8009d16:	f04f 0300 	mov.w	r3, #0
 8009d1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009d1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009d22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009d26:	4690      	mov	r8, r2
 8009d28:	4699      	mov	r9, r3
 8009d2a:	4623      	mov	r3, r4
 8009d2c:	eb18 0303 	adds.w	r3, r8, r3
 8009d30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009d34:	462b      	mov	r3, r5
 8009d36:	eb49 0303 	adc.w	r3, r9, r3
 8009d3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	2200      	movs	r2, #0
 8009d46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009d4a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009d4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009d52:	460b      	mov	r3, r1
 8009d54:	18db      	adds	r3, r3, r3
 8009d56:	653b      	str	r3, [r7, #80]	; 0x50
 8009d58:	4613      	mov	r3, r2
 8009d5a:	eb42 0303 	adc.w	r3, r2, r3
 8009d5e:	657b      	str	r3, [r7, #84]	; 0x54
 8009d60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009d64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009d68:	f7f6 ff48 	bl	8000bfc <__aeabi_uldivmod>
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	460b      	mov	r3, r1
 8009d70:	4b61      	ldr	r3, [pc, #388]	; (8009ef8 <UART_SetConfig+0x2d4>)
 8009d72:	fba3 2302 	umull	r2, r3, r3, r2
 8009d76:	095b      	lsrs	r3, r3, #5
 8009d78:	011c      	lsls	r4, r3, #4
 8009d7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d7e:	2200      	movs	r2, #0
 8009d80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009d84:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009d88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009d8c:	4642      	mov	r2, r8
 8009d8e:	464b      	mov	r3, r9
 8009d90:	1891      	adds	r1, r2, r2
 8009d92:	64b9      	str	r1, [r7, #72]	; 0x48
 8009d94:	415b      	adcs	r3, r3
 8009d96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009d9c:	4641      	mov	r1, r8
 8009d9e:	eb12 0a01 	adds.w	sl, r2, r1
 8009da2:	4649      	mov	r1, r9
 8009da4:	eb43 0b01 	adc.w	fp, r3, r1
 8009da8:	f04f 0200 	mov.w	r2, #0
 8009dac:	f04f 0300 	mov.w	r3, #0
 8009db0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009db4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009db8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009dbc:	4692      	mov	sl, r2
 8009dbe:	469b      	mov	fp, r3
 8009dc0:	4643      	mov	r3, r8
 8009dc2:	eb1a 0303 	adds.w	r3, sl, r3
 8009dc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009dca:	464b      	mov	r3, r9
 8009dcc:	eb4b 0303 	adc.w	r3, fp, r3
 8009dd0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009de0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009de4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009de8:	460b      	mov	r3, r1
 8009dea:	18db      	adds	r3, r3, r3
 8009dec:	643b      	str	r3, [r7, #64]	; 0x40
 8009dee:	4613      	mov	r3, r2
 8009df0:	eb42 0303 	adc.w	r3, r2, r3
 8009df4:	647b      	str	r3, [r7, #68]	; 0x44
 8009df6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009dfa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009dfe:	f7f6 fefd 	bl	8000bfc <__aeabi_uldivmod>
 8009e02:	4602      	mov	r2, r0
 8009e04:	460b      	mov	r3, r1
 8009e06:	4611      	mov	r1, r2
 8009e08:	4b3b      	ldr	r3, [pc, #236]	; (8009ef8 <UART_SetConfig+0x2d4>)
 8009e0a:	fba3 2301 	umull	r2, r3, r3, r1
 8009e0e:	095b      	lsrs	r3, r3, #5
 8009e10:	2264      	movs	r2, #100	; 0x64
 8009e12:	fb02 f303 	mul.w	r3, r2, r3
 8009e16:	1acb      	subs	r3, r1, r3
 8009e18:	00db      	lsls	r3, r3, #3
 8009e1a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009e1e:	4b36      	ldr	r3, [pc, #216]	; (8009ef8 <UART_SetConfig+0x2d4>)
 8009e20:	fba3 2302 	umull	r2, r3, r3, r2
 8009e24:	095b      	lsrs	r3, r3, #5
 8009e26:	005b      	lsls	r3, r3, #1
 8009e28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009e2c:	441c      	add	r4, r3
 8009e2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e32:	2200      	movs	r2, #0
 8009e34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009e38:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009e3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009e40:	4642      	mov	r2, r8
 8009e42:	464b      	mov	r3, r9
 8009e44:	1891      	adds	r1, r2, r2
 8009e46:	63b9      	str	r1, [r7, #56]	; 0x38
 8009e48:	415b      	adcs	r3, r3
 8009e4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009e50:	4641      	mov	r1, r8
 8009e52:	1851      	adds	r1, r2, r1
 8009e54:	6339      	str	r1, [r7, #48]	; 0x30
 8009e56:	4649      	mov	r1, r9
 8009e58:	414b      	adcs	r3, r1
 8009e5a:	637b      	str	r3, [r7, #52]	; 0x34
 8009e5c:	f04f 0200 	mov.w	r2, #0
 8009e60:	f04f 0300 	mov.w	r3, #0
 8009e64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009e68:	4659      	mov	r1, fp
 8009e6a:	00cb      	lsls	r3, r1, #3
 8009e6c:	4651      	mov	r1, sl
 8009e6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e72:	4651      	mov	r1, sl
 8009e74:	00ca      	lsls	r2, r1, #3
 8009e76:	4610      	mov	r0, r2
 8009e78:	4619      	mov	r1, r3
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	4642      	mov	r2, r8
 8009e7e:	189b      	adds	r3, r3, r2
 8009e80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009e84:	464b      	mov	r3, r9
 8009e86:	460a      	mov	r2, r1
 8009e88:	eb42 0303 	adc.w	r3, r2, r3
 8009e8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	2200      	movs	r2, #0
 8009e98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009e9c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009ea0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	18db      	adds	r3, r3, r3
 8009ea8:	62bb      	str	r3, [r7, #40]	; 0x28
 8009eaa:	4613      	mov	r3, r2
 8009eac:	eb42 0303 	adc.w	r3, r2, r3
 8009eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009eb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009eb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009eba:	f7f6 fe9f 	bl	8000bfc <__aeabi_uldivmod>
 8009ebe:	4602      	mov	r2, r0
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	4b0d      	ldr	r3, [pc, #52]	; (8009ef8 <UART_SetConfig+0x2d4>)
 8009ec4:	fba3 1302 	umull	r1, r3, r3, r2
 8009ec8:	095b      	lsrs	r3, r3, #5
 8009eca:	2164      	movs	r1, #100	; 0x64
 8009ecc:	fb01 f303 	mul.w	r3, r1, r3
 8009ed0:	1ad3      	subs	r3, r2, r3
 8009ed2:	00db      	lsls	r3, r3, #3
 8009ed4:	3332      	adds	r3, #50	; 0x32
 8009ed6:	4a08      	ldr	r2, [pc, #32]	; (8009ef8 <UART_SetConfig+0x2d4>)
 8009ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8009edc:	095b      	lsrs	r3, r3, #5
 8009ede:	f003 0207 	and.w	r2, r3, #7
 8009ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4422      	add	r2, r4
 8009eea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009eec:	e106      	b.n	800a0fc <UART_SetConfig+0x4d8>
 8009eee:	bf00      	nop
 8009ef0:	40011000 	.word	0x40011000
 8009ef4:	40011400 	.word	0x40011400
 8009ef8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009efc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f00:	2200      	movs	r2, #0
 8009f02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009f06:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009f0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009f0e:	4642      	mov	r2, r8
 8009f10:	464b      	mov	r3, r9
 8009f12:	1891      	adds	r1, r2, r2
 8009f14:	6239      	str	r1, [r7, #32]
 8009f16:	415b      	adcs	r3, r3
 8009f18:	627b      	str	r3, [r7, #36]	; 0x24
 8009f1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009f1e:	4641      	mov	r1, r8
 8009f20:	1854      	adds	r4, r2, r1
 8009f22:	4649      	mov	r1, r9
 8009f24:	eb43 0501 	adc.w	r5, r3, r1
 8009f28:	f04f 0200 	mov.w	r2, #0
 8009f2c:	f04f 0300 	mov.w	r3, #0
 8009f30:	00eb      	lsls	r3, r5, #3
 8009f32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009f36:	00e2      	lsls	r2, r4, #3
 8009f38:	4614      	mov	r4, r2
 8009f3a:	461d      	mov	r5, r3
 8009f3c:	4643      	mov	r3, r8
 8009f3e:	18e3      	adds	r3, r4, r3
 8009f40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009f44:	464b      	mov	r3, r9
 8009f46:	eb45 0303 	adc.w	r3, r5, r3
 8009f4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009f4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009f5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009f5e:	f04f 0200 	mov.w	r2, #0
 8009f62:	f04f 0300 	mov.w	r3, #0
 8009f66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009f6a:	4629      	mov	r1, r5
 8009f6c:	008b      	lsls	r3, r1, #2
 8009f6e:	4621      	mov	r1, r4
 8009f70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f74:	4621      	mov	r1, r4
 8009f76:	008a      	lsls	r2, r1, #2
 8009f78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009f7c:	f7f6 fe3e 	bl	8000bfc <__aeabi_uldivmod>
 8009f80:	4602      	mov	r2, r0
 8009f82:	460b      	mov	r3, r1
 8009f84:	4b60      	ldr	r3, [pc, #384]	; (800a108 <UART_SetConfig+0x4e4>)
 8009f86:	fba3 2302 	umull	r2, r3, r3, r2
 8009f8a:	095b      	lsrs	r3, r3, #5
 8009f8c:	011c      	lsls	r4, r3, #4
 8009f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f92:	2200      	movs	r2, #0
 8009f94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009f98:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009fa0:	4642      	mov	r2, r8
 8009fa2:	464b      	mov	r3, r9
 8009fa4:	1891      	adds	r1, r2, r2
 8009fa6:	61b9      	str	r1, [r7, #24]
 8009fa8:	415b      	adcs	r3, r3
 8009faa:	61fb      	str	r3, [r7, #28]
 8009fac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009fb0:	4641      	mov	r1, r8
 8009fb2:	1851      	adds	r1, r2, r1
 8009fb4:	6139      	str	r1, [r7, #16]
 8009fb6:	4649      	mov	r1, r9
 8009fb8:	414b      	adcs	r3, r1
 8009fba:	617b      	str	r3, [r7, #20]
 8009fbc:	f04f 0200 	mov.w	r2, #0
 8009fc0:	f04f 0300 	mov.w	r3, #0
 8009fc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009fc8:	4659      	mov	r1, fp
 8009fca:	00cb      	lsls	r3, r1, #3
 8009fcc:	4651      	mov	r1, sl
 8009fce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fd2:	4651      	mov	r1, sl
 8009fd4:	00ca      	lsls	r2, r1, #3
 8009fd6:	4610      	mov	r0, r2
 8009fd8:	4619      	mov	r1, r3
 8009fda:	4603      	mov	r3, r0
 8009fdc:	4642      	mov	r2, r8
 8009fde:	189b      	adds	r3, r3, r2
 8009fe0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009fe4:	464b      	mov	r3, r9
 8009fe6:	460a      	mov	r2, r1
 8009fe8:	eb42 0303 	adc.w	r3, r2, r3
 8009fec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	67bb      	str	r3, [r7, #120]	; 0x78
 8009ffa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009ffc:	f04f 0200 	mov.w	r2, #0
 800a000:	f04f 0300 	mov.w	r3, #0
 800a004:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a008:	4649      	mov	r1, r9
 800a00a:	008b      	lsls	r3, r1, #2
 800a00c:	4641      	mov	r1, r8
 800a00e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a012:	4641      	mov	r1, r8
 800a014:	008a      	lsls	r2, r1, #2
 800a016:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a01a:	f7f6 fdef 	bl	8000bfc <__aeabi_uldivmod>
 800a01e:	4602      	mov	r2, r0
 800a020:	460b      	mov	r3, r1
 800a022:	4611      	mov	r1, r2
 800a024:	4b38      	ldr	r3, [pc, #224]	; (800a108 <UART_SetConfig+0x4e4>)
 800a026:	fba3 2301 	umull	r2, r3, r3, r1
 800a02a:	095b      	lsrs	r3, r3, #5
 800a02c:	2264      	movs	r2, #100	; 0x64
 800a02e:	fb02 f303 	mul.w	r3, r2, r3
 800a032:	1acb      	subs	r3, r1, r3
 800a034:	011b      	lsls	r3, r3, #4
 800a036:	3332      	adds	r3, #50	; 0x32
 800a038:	4a33      	ldr	r2, [pc, #204]	; (800a108 <UART_SetConfig+0x4e4>)
 800a03a:	fba2 2303 	umull	r2, r3, r2, r3
 800a03e:	095b      	lsrs	r3, r3, #5
 800a040:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a044:	441c      	add	r4, r3
 800a046:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a04a:	2200      	movs	r2, #0
 800a04c:	673b      	str	r3, [r7, #112]	; 0x70
 800a04e:	677a      	str	r2, [r7, #116]	; 0x74
 800a050:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a054:	4642      	mov	r2, r8
 800a056:	464b      	mov	r3, r9
 800a058:	1891      	adds	r1, r2, r2
 800a05a:	60b9      	str	r1, [r7, #8]
 800a05c:	415b      	adcs	r3, r3
 800a05e:	60fb      	str	r3, [r7, #12]
 800a060:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a064:	4641      	mov	r1, r8
 800a066:	1851      	adds	r1, r2, r1
 800a068:	6039      	str	r1, [r7, #0]
 800a06a:	4649      	mov	r1, r9
 800a06c:	414b      	adcs	r3, r1
 800a06e:	607b      	str	r3, [r7, #4]
 800a070:	f04f 0200 	mov.w	r2, #0
 800a074:	f04f 0300 	mov.w	r3, #0
 800a078:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a07c:	4659      	mov	r1, fp
 800a07e:	00cb      	lsls	r3, r1, #3
 800a080:	4651      	mov	r1, sl
 800a082:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a086:	4651      	mov	r1, sl
 800a088:	00ca      	lsls	r2, r1, #3
 800a08a:	4610      	mov	r0, r2
 800a08c:	4619      	mov	r1, r3
 800a08e:	4603      	mov	r3, r0
 800a090:	4642      	mov	r2, r8
 800a092:	189b      	adds	r3, r3, r2
 800a094:	66bb      	str	r3, [r7, #104]	; 0x68
 800a096:	464b      	mov	r3, r9
 800a098:	460a      	mov	r2, r1
 800a09a:	eb42 0303 	adc.w	r3, r2, r3
 800a09e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a0a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	663b      	str	r3, [r7, #96]	; 0x60
 800a0aa:	667a      	str	r2, [r7, #100]	; 0x64
 800a0ac:	f04f 0200 	mov.w	r2, #0
 800a0b0:	f04f 0300 	mov.w	r3, #0
 800a0b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a0b8:	4649      	mov	r1, r9
 800a0ba:	008b      	lsls	r3, r1, #2
 800a0bc:	4641      	mov	r1, r8
 800a0be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a0c2:	4641      	mov	r1, r8
 800a0c4:	008a      	lsls	r2, r1, #2
 800a0c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a0ca:	f7f6 fd97 	bl	8000bfc <__aeabi_uldivmod>
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	460b      	mov	r3, r1
 800a0d2:	4b0d      	ldr	r3, [pc, #52]	; (800a108 <UART_SetConfig+0x4e4>)
 800a0d4:	fba3 1302 	umull	r1, r3, r3, r2
 800a0d8:	095b      	lsrs	r3, r3, #5
 800a0da:	2164      	movs	r1, #100	; 0x64
 800a0dc:	fb01 f303 	mul.w	r3, r1, r3
 800a0e0:	1ad3      	subs	r3, r2, r3
 800a0e2:	011b      	lsls	r3, r3, #4
 800a0e4:	3332      	adds	r3, #50	; 0x32
 800a0e6:	4a08      	ldr	r2, [pc, #32]	; (800a108 <UART_SetConfig+0x4e4>)
 800a0e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ec:	095b      	lsrs	r3, r3, #5
 800a0ee:	f003 020f 	and.w	r2, r3, #15
 800a0f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4422      	add	r2, r4
 800a0fa:	609a      	str	r2, [r3, #8]
}
 800a0fc:	bf00      	nop
 800a0fe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a102:	46bd      	mov	sp, r7
 800a104:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a108:	51eb851f 	.word	0x51eb851f

0800a10c <__NVIC_SetPriority>:
{
 800a10c:	b480      	push	{r7}
 800a10e:	b083      	sub	sp, #12
 800a110:	af00      	add	r7, sp, #0
 800a112:	4603      	mov	r3, r0
 800a114:	6039      	str	r1, [r7, #0]
 800a116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	db0a      	blt.n	800a136 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	b2da      	uxtb	r2, r3
 800a124:	490c      	ldr	r1, [pc, #48]	; (800a158 <__NVIC_SetPriority+0x4c>)
 800a126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a12a:	0112      	lsls	r2, r2, #4
 800a12c:	b2d2      	uxtb	r2, r2
 800a12e:	440b      	add	r3, r1
 800a130:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a134:	e00a      	b.n	800a14c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a136:	683b      	ldr	r3, [r7, #0]
 800a138:	b2da      	uxtb	r2, r3
 800a13a:	4908      	ldr	r1, [pc, #32]	; (800a15c <__NVIC_SetPriority+0x50>)
 800a13c:	79fb      	ldrb	r3, [r7, #7]
 800a13e:	f003 030f 	and.w	r3, r3, #15
 800a142:	3b04      	subs	r3, #4
 800a144:	0112      	lsls	r2, r2, #4
 800a146:	b2d2      	uxtb	r2, r2
 800a148:	440b      	add	r3, r1
 800a14a:	761a      	strb	r2, [r3, #24]
}
 800a14c:	bf00      	nop
 800a14e:	370c      	adds	r7, #12
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr
 800a158:	e000e100 	.word	0xe000e100
 800a15c:	e000ed00 	.word	0xe000ed00

0800a160 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a160:	b580      	push	{r7, lr}
 800a162:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a164:	4b05      	ldr	r3, [pc, #20]	; (800a17c <SysTick_Handler+0x1c>)
 800a166:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a168:	f001 fcfe 	bl	800bb68 <xTaskGetSchedulerState>
 800a16c:	4603      	mov	r3, r0
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d001      	beq.n	800a176 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a172:	f002 fae9 	bl	800c748 <xPortSysTickHandler>
  }
}
 800a176:	bf00      	nop
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	e000e010 	.word	0xe000e010

0800a180 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a180:	b580      	push	{r7, lr}
 800a182:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a184:	2100      	movs	r1, #0
 800a186:	f06f 0004 	mvn.w	r0, #4
 800a18a:	f7ff ffbf 	bl	800a10c <__NVIC_SetPriority>
#endif
}
 800a18e:	bf00      	nop
 800a190:	bd80      	pop	{r7, pc}
	...

0800a194 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a194:	b480      	push	{r7}
 800a196:	b083      	sub	sp, #12
 800a198:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a19a:	f3ef 8305 	mrs	r3, IPSR
 800a19e:	603b      	str	r3, [r7, #0]
  return(result);
 800a1a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d003      	beq.n	800a1ae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a1a6:	f06f 0305 	mvn.w	r3, #5
 800a1aa:	607b      	str	r3, [r7, #4]
 800a1ac:	e00c      	b.n	800a1c8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a1ae:	4b0a      	ldr	r3, [pc, #40]	; (800a1d8 <osKernelInitialize+0x44>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d105      	bne.n	800a1c2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a1b6:	4b08      	ldr	r3, [pc, #32]	; (800a1d8 <osKernelInitialize+0x44>)
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	607b      	str	r3, [r7, #4]
 800a1c0:	e002      	b.n	800a1c8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a1c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a1c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a1c8:	687b      	ldr	r3, [r7, #4]
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	370c      	adds	r7, #12
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	20000508 	.word	0x20000508

0800a1dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b082      	sub	sp, #8
 800a1e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a1e2:	f3ef 8305 	mrs	r3, IPSR
 800a1e6:	603b      	str	r3, [r7, #0]
  return(result);
 800a1e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d003      	beq.n	800a1f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 800a1ee:	f06f 0305 	mvn.w	r3, #5
 800a1f2:	607b      	str	r3, [r7, #4]
 800a1f4:	e010      	b.n	800a218 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a1f6:	4b0b      	ldr	r3, [pc, #44]	; (800a224 <osKernelStart+0x48>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	d109      	bne.n	800a212 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a1fe:	f7ff ffbf 	bl	800a180 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a202:	4b08      	ldr	r3, [pc, #32]	; (800a224 <osKernelStart+0x48>)
 800a204:	2202      	movs	r2, #2
 800a206:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a208:	f001 f866 	bl	800b2d8 <vTaskStartScheduler>
      stat = osOK;
 800a20c:	2300      	movs	r3, #0
 800a20e:	607b      	str	r3, [r7, #4]
 800a210:	e002      	b.n	800a218 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a212:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a216:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a218:	687b      	ldr	r3, [r7, #4]
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3708      	adds	r7, #8
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	20000508 	.word	0x20000508

0800a228 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a228:	b580      	push	{r7, lr}
 800a22a:	b08e      	sub	sp, #56	; 0x38
 800a22c:	af04      	add	r7, sp, #16
 800a22e:	60f8      	str	r0, [r7, #12]
 800a230:	60b9      	str	r1, [r7, #8]
 800a232:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a234:	2300      	movs	r3, #0
 800a236:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a238:	f3ef 8305 	mrs	r3, IPSR
 800a23c:	617b      	str	r3, [r7, #20]
  return(result);
 800a23e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a240:	2b00      	cmp	r3, #0
 800a242:	d17e      	bne.n	800a342 <osThreadNew+0x11a>
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d07b      	beq.n	800a342 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a24a:	2380      	movs	r3, #128	; 0x80
 800a24c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a24e:	2318      	movs	r3, #24
 800a250:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a252:	2300      	movs	r3, #0
 800a254:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a256:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a25a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d045      	beq.n	800a2ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	2b00      	cmp	r3, #0
 800a268:	d002      	beq.n	800a270 <osThreadNew+0x48>
        name = attr->name;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	699b      	ldr	r3, [r3, #24]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d002      	beq.n	800a27e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	699b      	ldr	r3, [r3, #24]
 800a27c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a27e:	69fb      	ldr	r3, [r7, #28]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d008      	beq.n	800a296 <osThreadNew+0x6e>
 800a284:	69fb      	ldr	r3, [r7, #28]
 800a286:	2b38      	cmp	r3, #56	; 0x38
 800a288:	d805      	bhi.n	800a296 <osThreadNew+0x6e>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	f003 0301 	and.w	r3, r3, #1
 800a292:	2b00      	cmp	r3, #0
 800a294:	d001      	beq.n	800a29a <osThreadNew+0x72>
        return (NULL);
 800a296:	2300      	movs	r3, #0
 800a298:	e054      	b.n	800a344 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	695b      	ldr	r3, [r3, #20]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d003      	beq.n	800a2aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	695b      	ldr	r3, [r3, #20]
 800a2a6:	089b      	lsrs	r3, r3, #2
 800a2a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d00e      	beq.n	800a2d0 <osThreadNew+0xa8>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	68db      	ldr	r3, [r3, #12]
 800a2b6:	2b5b      	cmp	r3, #91	; 0x5b
 800a2b8:	d90a      	bls.n	800a2d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d006      	beq.n	800a2d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	695b      	ldr	r3, [r3, #20]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d002      	beq.n	800a2d0 <osThreadNew+0xa8>
        mem = 1;
 800a2ca:	2301      	movs	r3, #1
 800a2cc:	61bb      	str	r3, [r7, #24]
 800a2ce:	e010      	b.n	800a2f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	689b      	ldr	r3, [r3, #8]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d10c      	bne.n	800a2f2 <osThreadNew+0xca>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	68db      	ldr	r3, [r3, #12]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d108      	bne.n	800a2f2 <osThreadNew+0xca>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d104      	bne.n	800a2f2 <osThreadNew+0xca>
          mem = 0;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	61bb      	str	r3, [r7, #24]
 800a2ec:	e001      	b.n	800a2f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	2b01      	cmp	r3, #1
 800a2f6:	d110      	bne.n	800a31a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a2fc:	687a      	ldr	r2, [r7, #4]
 800a2fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a300:	9202      	str	r2, [sp, #8]
 800a302:	9301      	str	r3, [sp, #4]
 800a304:	69fb      	ldr	r3, [r7, #28]
 800a306:	9300      	str	r3, [sp, #0]
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	6a3a      	ldr	r2, [r7, #32]
 800a30c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a30e:	68f8      	ldr	r0, [r7, #12]
 800a310:	f000 fe0c 	bl	800af2c <xTaskCreateStatic>
 800a314:	4603      	mov	r3, r0
 800a316:	613b      	str	r3, [r7, #16]
 800a318:	e013      	b.n	800a342 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a31a:	69bb      	ldr	r3, [r7, #24]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d110      	bne.n	800a342 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a320:	6a3b      	ldr	r3, [r7, #32]
 800a322:	b29a      	uxth	r2, r3
 800a324:	f107 0310 	add.w	r3, r7, #16
 800a328:	9301      	str	r3, [sp, #4]
 800a32a:	69fb      	ldr	r3, [r7, #28]
 800a32c:	9300      	str	r3, [sp, #0]
 800a32e:	68bb      	ldr	r3, [r7, #8]
 800a330:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a332:	68f8      	ldr	r0, [r7, #12]
 800a334:	f000 fe57 	bl	800afe6 <xTaskCreate>
 800a338:	4603      	mov	r3, r0
 800a33a:	2b01      	cmp	r3, #1
 800a33c:	d001      	beq.n	800a342 <osThreadNew+0x11a>
            hTask = NULL;
 800a33e:	2300      	movs	r3, #0
 800a340:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a342:	693b      	ldr	r3, [r7, #16]
}
 800a344:	4618      	mov	r0, r3
 800a346:	3728      	adds	r7, #40	; 0x28
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}

0800a34c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b084      	sub	sp, #16
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a354:	f3ef 8305 	mrs	r3, IPSR
 800a358:	60bb      	str	r3, [r7, #8]
  return(result);
 800a35a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d003      	beq.n	800a368 <osDelay+0x1c>
    stat = osErrorISR;
 800a360:	f06f 0305 	mvn.w	r3, #5
 800a364:	60fb      	str	r3, [r7, #12]
 800a366:	e007      	b.n	800a378 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a368:	2300      	movs	r3, #0
 800a36a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d002      	beq.n	800a378 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f000 ff7c 	bl	800b270 <vTaskDelay>
    }
  }

  return (stat);
 800a378:	68fb      	ldr	r3, [r7, #12]
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3710      	adds	r7, #16
 800a37e:	46bd      	mov	sp, r7
 800a380:	bd80      	pop	{r7, pc}
	...

0800a384 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a384:	b480      	push	{r7}
 800a386:	b085      	sub	sp, #20
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60f8      	str	r0, [r7, #12]
 800a38c:	60b9      	str	r1, [r7, #8]
 800a38e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	4a07      	ldr	r2, [pc, #28]	; (800a3b0 <vApplicationGetIdleTaskMemory+0x2c>)
 800a394:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	4a06      	ldr	r2, [pc, #24]	; (800a3b4 <vApplicationGetIdleTaskMemory+0x30>)
 800a39a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2280      	movs	r2, #128	; 0x80
 800a3a0:	601a      	str	r2, [r3, #0]
}
 800a3a2:	bf00      	nop
 800a3a4:	3714      	adds	r7, #20
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ac:	4770      	bx	lr
 800a3ae:	bf00      	nop
 800a3b0:	2000050c 	.word	0x2000050c
 800a3b4:	20000568 	.word	0x20000568

0800a3b8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	60f8      	str	r0, [r7, #12]
 800a3c0:	60b9      	str	r1, [r7, #8]
 800a3c2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	4a07      	ldr	r2, [pc, #28]	; (800a3e4 <vApplicationGetTimerTaskMemory+0x2c>)
 800a3c8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a3ca:	68bb      	ldr	r3, [r7, #8]
 800a3cc:	4a06      	ldr	r2, [pc, #24]	; (800a3e8 <vApplicationGetTimerTaskMemory+0x30>)
 800a3ce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a3d6:	601a      	str	r2, [r3, #0]
}
 800a3d8:	bf00      	nop
 800a3da:	3714      	adds	r7, #20
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr
 800a3e4:	20000768 	.word	0x20000768
 800a3e8:	200007c4 	.word	0x200007c4

0800a3ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b083      	sub	sp, #12
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	f103 0208 	add.w	r2, r3, #8
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a404:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f103 0208 	add.w	r2, r3, #8
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f103 0208 	add.w	r2, r3, #8
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2200      	movs	r2, #0
 800a41e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a420:	bf00      	nop
 800a422:	370c      	adds	r7, #12
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr

0800a42c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a42c:	b480      	push	{r7}
 800a42e:	b083      	sub	sp, #12
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	2200      	movs	r2, #0
 800a438:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a43a:	bf00      	nop
 800a43c:	370c      	adds	r7, #12
 800a43e:	46bd      	mov	sp, r7
 800a440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a444:	4770      	bx	lr

0800a446 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a446:	b480      	push	{r7}
 800a448:	b085      	sub	sp, #20
 800a44a:	af00      	add	r7, sp, #0
 800a44c:	6078      	str	r0, [r7, #4]
 800a44e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	689a      	ldr	r2, [r3, #8]
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	689b      	ldr	r3, [r3, #8]
 800a468:	683a      	ldr	r2, [r7, #0]
 800a46a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	683a      	ldr	r2, [r7, #0]
 800a470:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	687a      	ldr	r2, [r7, #4]
 800a476:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	1c5a      	adds	r2, r3, #1
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	601a      	str	r2, [r3, #0]
}
 800a482:	bf00      	nop
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr

0800a48e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a48e:	b480      	push	{r7}
 800a490:	b085      	sub	sp, #20
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
 800a496:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a4a4:	d103      	bne.n	800a4ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	691b      	ldr	r3, [r3, #16]
 800a4aa:	60fb      	str	r3, [r7, #12]
 800a4ac:	e00c      	b.n	800a4c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	3308      	adds	r3, #8
 800a4b2:	60fb      	str	r3, [r7, #12]
 800a4b4:	e002      	b.n	800a4bc <vListInsert+0x2e>
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	60fb      	str	r3, [r7, #12]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	68ba      	ldr	r2, [r7, #8]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	d2f6      	bcs.n	800a4b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a4d0:	683b      	ldr	r3, [r7, #0]
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	683a      	ldr	r2, [r7, #0]
 800a4d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	68fa      	ldr	r2, [r7, #12]
 800a4dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	683a      	ldr	r2, [r7, #0]
 800a4e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a4e4:	683b      	ldr	r3, [r7, #0]
 800a4e6:	687a      	ldr	r2, [r7, #4]
 800a4e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	1c5a      	adds	r2, r3, #1
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	601a      	str	r2, [r3, #0]
}
 800a4f4:	bf00      	nop
 800a4f6:	3714      	adds	r7, #20
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr

0800a500 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a500:	b480      	push	{r7}
 800a502:	b085      	sub	sp, #20
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	691b      	ldr	r3, [r3, #16]
 800a50c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	685b      	ldr	r3, [r3, #4]
 800a512:	687a      	ldr	r2, [r7, #4]
 800a514:	6892      	ldr	r2, [r2, #8]
 800a516:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	687a      	ldr	r2, [r7, #4]
 800a51e:	6852      	ldr	r2, [r2, #4]
 800a520:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	685b      	ldr	r3, [r3, #4]
 800a526:	687a      	ldr	r2, [r7, #4]
 800a528:	429a      	cmp	r2, r3
 800a52a:	d103      	bne.n	800a534 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	689a      	ldr	r2, [r3, #8]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2200      	movs	r2, #0
 800a538:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	1e5a      	subs	r2, r3, #1
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	681b      	ldr	r3, [r3, #0]
}
 800a548:	4618      	mov	r0, r3
 800a54a:	3714      	adds	r7, #20
 800a54c:	46bd      	mov	sp, r7
 800a54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a552:	4770      	bx	lr

0800a554 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b084      	sub	sp, #16
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d10a      	bne.n	800a57e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a56c:	f383 8811 	msr	BASEPRI, r3
 800a570:	f3bf 8f6f 	isb	sy
 800a574:	f3bf 8f4f 	dsb	sy
 800a578:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a57a:	bf00      	nop
 800a57c:	e7fe      	b.n	800a57c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a57e:	f002 f851 	bl	800c624 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681a      	ldr	r2, [r3, #0]
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a58a:	68f9      	ldr	r1, [r7, #12]
 800a58c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a58e:	fb01 f303 	mul.w	r3, r1, r3
 800a592:	441a      	add	r2, r3
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	2200      	movs	r2, #0
 800a59c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	681a      	ldr	r2, [r3, #0]
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	681a      	ldr	r2, [r3, #0]
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	68f9      	ldr	r1, [r7, #12]
 800a5b2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a5b4:	fb01 f303 	mul.w	r3, r1, r3
 800a5b8:	441a      	add	r2, r3
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	22ff      	movs	r2, #255	; 0xff
 800a5c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	22ff      	movs	r2, #255	; 0xff
 800a5ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d114      	bne.n	800a5fe <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	691b      	ldr	r3, [r3, #16]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d01a      	beq.n	800a612 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	3310      	adds	r3, #16
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f001 f903 	bl	800b7ec <xTaskRemoveFromEventList>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d012      	beq.n	800a612 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a5ec:	4b0c      	ldr	r3, [pc, #48]	; (800a620 <xQueueGenericReset+0xcc>)
 800a5ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5f2:	601a      	str	r2, [r3, #0]
 800a5f4:	f3bf 8f4f 	dsb	sy
 800a5f8:	f3bf 8f6f 	isb	sy
 800a5fc:	e009      	b.n	800a612 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	3310      	adds	r3, #16
 800a602:	4618      	mov	r0, r3
 800a604:	f7ff fef2 	bl	800a3ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	3324      	adds	r3, #36	; 0x24
 800a60c:	4618      	mov	r0, r3
 800a60e:	f7ff feed 	bl	800a3ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a612:	f002 f837 	bl	800c684 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a616:	2301      	movs	r3, #1
}
 800a618:	4618      	mov	r0, r3
 800a61a:	3710      	adds	r7, #16
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd80      	pop	{r7, pc}
 800a620:	e000ed04 	.word	0xe000ed04

0800a624 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a624:	b580      	push	{r7, lr}
 800a626:	b08e      	sub	sp, #56	; 0x38
 800a628:	af02      	add	r7, sp, #8
 800a62a:	60f8      	str	r0, [r7, #12]
 800a62c:	60b9      	str	r1, [r7, #8]
 800a62e:	607a      	str	r2, [r7, #4]
 800a630:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a632:	68fb      	ldr	r3, [r7, #12]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d10a      	bne.n	800a64e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a63c:	f383 8811 	msr	BASEPRI, r3
 800a640:	f3bf 8f6f 	isb	sy
 800a644:	f3bf 8f4f 	dsb	sy
 800a648:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a64a:	bf00      	nop
 800a64c:	e7fe      	b.n	800a64c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d10a      	bne.n	800a66a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a654:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a658:	f383 8811 	msr	BASEPRI, r3
 800a65c:	f3bf 8f6f 	isb	sy
 800a660:	f3bf 8f4f 	dsb	sy
 800a664:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a666:	bf00      	nop
 800a668:	e7fe      	b.n	800a668 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d002      	beq.n	800a676 <xQueueGenericCreateStatic+0x52>
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	2b00      	cmp	r3, #0
 800a674:	d001      	beq.n	800a67a <xQueueGenericCreateStatic+0x56>
 800a676:	2301      	movs	r3, #1
 800a678:	e000      	b.n	800a67c <xQueueGenericCreateStatic+0x58>
 800a67a:	2300      	movs	r3, #0
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d10a      	bne.n	800a696 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a684:	f383 8811 	msr	BASEPRI, r3
 800a688:	f3bf 8f6f 	isb	sy
 800a68c:	f3bf 8f4f 	dsb	sy
 800a690:	623b      	str	r3, [r7, #32]
}
 800a692:	bf00      	nop
 800a694:	e7fe      	b.n	800a694 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d102      	bne.n	800a6a2 <xQueueGenericCreateStatic+0x7e>
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d101      	bne.n	800a6a6 <xQueueGenericCreateStatic+0x82>
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	e000      	b.n	800a6a8 <xQueueGenericCreateStatic+0x84>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d10a      	bne.n	800a6c2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b0:	f383 8811 	msr	BASEPRI, r3
 800a6b4:	f3bf 8f6f 	isb	sy
 800a6b8:	f3bf 8f4f 	dsb	sy
 800a6bc:	61fb      	str	r3, [r7, #28]
}
 800a6be:	bf00      	nop
 800a6c0:	e7fe      	b.n	800a6c0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a6c2:	2350      	movs	r3, #80	; 0x50
 800a6c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	2b50      	cmp	r3, #80	; 0x50
 800a6ca:	d00a      	beq.n	800a6e2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a6cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d0:	f383 8811 	msr	BASEPRI, r3
 800a6d4:	f3bf 8f6f 	isb	sy
 800a6d8:	f3bf 8f4f 	dsb	sy
 800a6dc:	61bb      	str	r3, [r7, #24]
}
 800a6de:	bf00      	nop
 800a6e0:	e7fe      	b.n	800a6e0 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a6e2:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a6e4:	683b      	ldr	r3, [r7, #0]
 800a6e6:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a6e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d00d      	beq.n	800a70a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a6f6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a6fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	4613      	mov	r3, r2
 800a700:	687a      	ldr	r2, [r7, #4]
 800a702:	68b9      	ldr	r1, [r7, #8]
 800a704:	68f8      	ldr	r0, [r7, #12]
 800a706:	f000 f805 	bl	800a714 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a70a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a70c:	4618      	mov	r0, r3
 800a70e:	3730      	adds	r7, #48	; 0x30
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}

0800a714 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b084      	sub	sp, #16
 800a718:	af00      	add	r7, sp, #0
 800a71a:	60f8      	str	r0, [r7, #12]
 800a71c:	60b9      	str	r1, [r7, #8]
 800a71e:	607a      	str	r2, [r7, #4]
 800a720:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a722:	68bb      	ldr	r3, [r7, #8]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d103      	bne.n	800a730 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	69ba      	ldr	r2, [r7, #24]
 800a72c:	601a      	str	r2, [r3, #0]
 800a72e:	e002      	b.n	800a736 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a730:	69bb      	ldr	r3, [r7, #24]
 800a732:	687a      	ldr	r2, [r7, #4]
 800a734:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a736:	69bb      	ldr	r3, [r7, #24]
 800a738:	68fa      	ldr	r2, [r7, #12]
 800a73a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a73c:	69bb      	ldr	r3, [r7, #24]
 800a73e:	68ba      	ldr	r2, [r7, #8]
 800a740:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a742:	2101      	movs	r1, #1
 800a744:	69b8      	ldr	r0, [r7, #24]
 800a746:	f7ff ff05 	bl	800a554 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a74a:	69bb      	ldr	r3, [r7, #24]
 800a74c:	78fa      	ldrb	r2, [r7, #3]
 800a74e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a752:	bf00      	nop
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
	...

0800a75c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b08e      	sub	sp, #56	; 0x38
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	607a      	str	r2, [r7, #4]
 800a768:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a76a:	2300      	movs	r3, #0
 800a76c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a774:	2b00      	cmp	r3, #0
 800a776:	d10a      	bne.n	800a78e <xQueueGenericSend+0x32>
	__asm volatile
 800a778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a77c:	f383 8811 	msr	BASEPRI, r3
 800a780:	f3bf 8f6f 	isb	sy
 800a784:	f3bf 8f4f 	dsb	sy
 800a788:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a78a:	bf00      	nop
 800a78c:	e7fe      	b.n	800a78c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d103      	bne.n	800a79c <xQueueGenericSend+0x40>
 800a794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d101      	bne.n	800a7a0 <xQueueGenericSend+0x44>
 800a79c:	2301      	movs	r3, #1
 800a79e:	e000      	b.n	800a7a2 <xQueueGenericSend+0x46>
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d10a      	bne.n	800a7bc <xQueueGenericSend+0x60>
	__asm volatile
 800a7a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7aa:	f383 8811 	msr	BASEPRI, r3
 800a7ae:	f3bf 8f6f 	isb	sy
 800a7b2:	f3bf 8f4f 	dsb	sy
 800a7b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a7b8:	bf00      	nop
 800a7ba:	e7fe      	b.n	800a7ba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	2b02      	cmp	r3, #2
 800a7c0:	d103      	bne.n	800a7ca <xQueueGenericSend+0x6e>
 800a7c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	d101      	bne.n	800a7ce <xQueueGenericSend+0x72>
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	e000      	b.n	800a7d0 <xQueueGenericSend+0x74>
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d10a      	bne.n	800a7ea <xQueueGenericSend+0x8e>
	__asm volatile
 800a7d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d8:	f383 8811 	msr	BASEPRI, r3
 800a7dc:	f3bf 8f6f 	isb	sy
 800a7e0:	f3bf 8f4f 	dsb	sy
 800a7e4:	623b      	str	r3, [r7, #32]
}
 800a7e6:	bf00      	nop
 800a7e8:	e7fe      	b.n	800a7e8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a7ea:	f001 f9bd 	bl	800bb68 <xTaskGetSchedulerState>
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d102      	bne.n	800a7fa <xQueueGenericSend+0x9e>
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <xQueueGenericSend+0xa2>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e000      	b.n	800a800 <xQueueGenericSend+0xa4>
 800a7fe:	2300      	movs	r3, #0
 800a800:	2b00      	cmp	r3, #0
 800a802:	d10a      	bne.n	800a81a <xQueueGenericSend+0xbe>
	__asm volatile
 800a804:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a808:	f383 8811 	msr	BASEPRI, r3
 800a80c:	f3bf 8f6f 	isb	sy
 800a810:	f3bf 8f4f 	dsb	sy
 800a814:	61fb      	str	r3, [r7, #28]
}
 800a816:	bf00      	nop
 800a818:	e7fe      	b.n	800a818 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a81a:	f001 ff03 	bl	800c624 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a81e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a820:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a826:	429a      	cmp	r2, r3
 800a828:	d302      	bcc.n	800a830 <xQueueGenericSend+0xd4>
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	2b02      	cmp	r3, #2
 800a82e:	d129      	bne.n	800a884 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a830:	683a      	ldr	r2, [r7, #0]
 800a832:	68b9      	ldr	r1, [r7, #8]
 800a834:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a836:	f000 fa0b 	bl	800ac50 <prvCopyDataToQueue>
 800a83a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a840:	2b00      	cmp	r3, #0
 800a842:	d010      	beq.n	800a866 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a846:	3324      	adds	r3, #36	; 0x24
 800a848:	4618      	mov	r0, r3
 800a84a:	f000 ffcf 	bl	800b7ec <xTaskRemoveFromEventList>
 800a84e:	4603      	mov	r3, r0
 800a850:	2b00      	cmp	r3, #0
 800a852:	d013      	beq.n	800a87c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a854:	4b3f      	ldr	r3, [pc, #252]	; (800a954 <xQueueGenericSend+0x1f8>)
 800a856:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a85a:	601a      	str	r2, [r3, #0]
 800a85c:	f3bf 8f4f 	dsb	sy
 800a860:	f3bf 8f6f 	isb	sy
 800a864:	e00a      	b.n	800a87c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a866:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d007      	beq.n	800a87c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a86c:	4b39      	ldr	r3, [pc, #228]	; (800a954 <xQueueGenericSend+0x1f8>)
 800a86e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a872:	601a      	str	r2, [r3, #0]
 800a874:	f3bf 8f4f 	dsb	sy
 800a878:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a87c:	f001 ff02 	bl	800c684 <vPortExitCritical>
				return pdPASS;
 800a880:	2301      	movs	r3, #1
 800a882:	e063      	b.n	800a94c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d103      	bne.n	800a892 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a88a:	f001 fefb 	bl	800c684 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a88e:	2300      	movs	r3, #0
 800a890:	e05c      	b.n	800a94c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a894:	2b00      	cmp	r3, #0
 800a896:	d106      	bne.n	800a8a6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a898:	f107 0314 	add.w	r3, r7, #20
 800a89c:	4618      	mov	r0, r3
 800a89e:	f001 f809 	bl	800b8b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a8a6:	f001 feed 	bl	800c684 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a8aa:	f000 fd7b 	bl	800b3a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a8ae:	f001 feb9 	bl	800c624 <vPortEnterCritical>
 800a8b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a8b8:	b25b      	sxtb	r3, r3
 800a8ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a8be:	d103      	bne.n	800a8c8 <xQueueGenericSend+0x16c>
 800a8c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a8c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a8ce:	b25b      	sxtb	r3, r3
 800a8d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a8d4:	d103      	bne.n	800a8de <xQueueGenericSend+0x182>
 800a8d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a8de:	f001 fed1 	bl	800c684 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a8e2:	1d3a      	adds	r2, r7, #4
 800a8e4:	f107 0314 	add.w	r3, r7, #20
 800a8e8:	4611      	mov	r1, r2
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f000 fff8 	bl	800b8e0 <xTaskCheckForTimeOut>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d124      	bne.n	800a940 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a8f6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8f8:	f000 faa2 	bl	800ae40 <prvIsQueueFull>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d018      	beq.n	800a934 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a904:	3310      	adds	r3, #16
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	4611      	mov	r1, r2
 800a90a:	4618      	mov	r0, r3
 800a90c:	f000 ff1e 	bl	800b74c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a910:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a912:	f000 fa2d 	bl	800ad70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a916:	f000 fd53 	bl	800b3c0 <xTaskResumeAll>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	f47f af7c 	bne.w	800a81a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a922:	4b0c      	ldr	r3, [pc, #48]	; (800a954 <xQueueGenericSend+0x1f8>)
 800a924:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a928:	601a      	str	r2, [r3, #0]
 800a92a:	f3bf 8f4f 	dsb	sy
 800a92e:	f3bf 8f6f 	isb	sy
 800a932:	e772      	b.n	800a81a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a934:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a936:	f000 fa1b 	bl	800ad70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a93a:	f000 fd41 	bl	800b3c0 <xTaskResumeAll>
 800a93e:	e76c      	b.n	800a81a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a940:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a942:	f000 fa15 	bl	800ad70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a946:	f000 fd3b 	bl	800b3c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a94a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3738      	adds	r7, #56	; 0x38
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}
 800a954:	e000ed04 	.word	0xe000ed04

0800a958 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b090      	sub	sp, #64	; 0x40
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	60f8      	str	r0, [r7, #12]
 800a960:	60b9      	str	r1, [r7, #8]
 800a962:	607a      	str	r2, [r7, #4]
 800a964:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a96a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d10a      	bne.n	800a986 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a970:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a974:	f383 8811 	msr	BASEPRI, r3
 800a978:	f3bf 8f6f 	isb	sy
 800a97c:	f3bf 8f4f 	dsb	sy
 800a980:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a982:	bf00      	nop
 800a984:	e7fe      	b.n	800a984 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d103      	bne.n	800a994 <xQueueGenericSendFromISR+0x3c>
 800a98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a98e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a990:	2b00      	cmp	r3, #0
 800a992:	d101      	bne.n	800a998 <xQueueGenericSendFromISR+0x40>
 800a994:	2301      	movs	r3, #1
 800a996:	e000      	b.n	800a99a <xQueueGenericSendFromISR+0x42>
 800a998:	2300      	movs	r3, #0
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d10a      	bne.n	800a9b4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9a2:	f383 8811 	msr	BASEPRI, r3
 800a9a6:	f3bf 8f6f 	isb	sy
 800a9aa:	f3bf 8f4f 	dsb	sy
 800a9ae:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a9b0:	bf00      	nop
 800a9b2:	e7fe      	b.n	800a9b2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	2b02      	cmp	r3, #2
 800a9b8:	d103      	bne.n	800a9c2 <xQueueGenericSendFromISR+0x6a>
 800a9ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a9be:	2b01      	cmp	r3, #1
 800a9c0:	d101      	bne.n	800a9c6 <xQueueGenericSendFromISR+0x6e>
 800a9c2:	2301      	movs	r3, #1
 800a9c4:	e000      	b.n	800a9c8 <xQueueGenericSendFromISR+0x70>
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d10a      	bne.n	800a9e2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a9cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d0:	f383 8811 	msr	BASEPRI, r3
 800a9d4:	f3bf 8f6f 	isb	sy
 800a9d8:	f3bf 8f4f 	dsb	sy
 800a9dc:	623b      	str	r3, [r7, #32]
}
 800a9de:	bf00      	nop
 800a9e0:	e7fe      	b.n	800a9e0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a9e2:	f001 ff01 	bl	800c7e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a9e6:	f3ef 8211 	mrs	r2, BASEPRI
 800a9ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ee:	f383 8811 	msr	BASEPRI, r3
 800a9f2:	f3bf 8f6f 	isb	sy
 800a9f6:	f3bf 8f4f 	dsb	sy
 800a9fa:	61fa      	str	r2, [r7, #28]
 800a9fc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a9fe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa00:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800aa02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aa06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d302      	bcc.n	800aa14 <xQueueGenericSendFromISR+0xbc>
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	2b02      	cmp	r3, #2
 800aa12:	d12f      	bne.n	800aa74 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aa14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa22:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800aa24:	683a      	ldr	r2, [r7, #0]
 800aa26:	68b9      	ldr	r1, [r7, #8]
 800aa28:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800aa2a:	f000 f911 	bl	800ac50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aa2e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800aa32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aa36:	d112      	bne.n	800aa5e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d016      	beq.n	800aa6e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa42:	3324      	adds	r3, #36	; 0x24
 800aa44:	4618      	mov	r0, r3
 800aa46:	f000 fed1 	bl	800b7ec <xTaskRemoveFromEventList>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d00e      	beq.n	800aa6e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d00b      	beq.n	800aa6e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2201      	movs	r2, #1
 800aa5a:	601a      	str	r2, [r3, #0]
 800aa5c:	e007      	b.n	800aa6e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aa5e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800aa62:	3301      	adds	r3, #1
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	b25a      	sxtb	r2, r3
 800aa68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800aa72:	e001      	b.n	800aa78 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aa74:	2300      	movs	r3, #0
 800aa76:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aa78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aa7a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800aa7c:	697b      	ldr	r3, [r7, #20]
 800aa7e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800aa82:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3740      	adds	r7, #64	; 0x40
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}
	...

0800aa90 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b08c      	sub	sp, #48	; 0x30
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	60f8      	str	r0, [r7, #12]
 800aa98:	60b9      	str	r1, [r7, #8]
 800aa9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aa9c:	2300      	movs	r3, #0
 800aa9e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aaa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d10a      	bne.n	800aac0 <xQueueReceive+0x30>
	__asm volatile
 800aaaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaae:	f383 8811 	msr	BASEPRI, r3
 800aab2:	f3bf 8f6f 	isb	sy
 800aab6:	f3bf 8f4f 	dsb	sy
 800aaba:	623b      	str	r3, [r7, #32]
}
 800aabc:	bf00      	nop
 800aabe:	e7fe      	b.n	800aabe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d103      	bne.n	800aace <xQueueReceive+0x3e>
 800aac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d101      	bne.n	800aad2 <xQueueReceive+0x42>
 800aace:	2301      	movs	r3, #1
 800aad0:	e000      	b.n	800aad4 <xQueueReceive+0x44>
 800aad2:	2300      	movs	r3, #0
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d10a      	bne.n	800aaee <xQueueReceive+0x5e>
	__asm volatile
 800aad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aadc:	f383 8811 	msr	BASEPRI, r3
 800aae0:	f3bf 8f6f 	isb	sy
 800aae4:	f3bf 8f4f 	dsb	sy
 800aae8:	61fb      	str	r3, [r7, #28]
}
 800aaea:	bf00      	nop
 800aaec:	e7fe      	b.n	800aaec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800aaee:	f001 f83b 	bl	800bb68 <xTaskGetSchedulerState>
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d102      	bne.n	800aafe <xQueueReceive+0x6e>
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d101      	bne.n	800ab02 <xQueueReceive+0x72>
 800aafe:	2301      	movs	r3, #1
 800ab00:	e000      	b.n	800ab04 <xQueueReceive+0x74>
 800ab02:	2300      	movs	r3, #0
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d10a      	bne.n	800ab1e <xQueueReceive+0x8e>
	__asm volatile
 800ab08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab0c:	f383 8811 	msr	BASEPRI, r3
 800ab10:	f3bf 8f6f 	isb	sy
 800ab14:	f3bf 8f4f 	dsb	sy
 800ab18:	61bb      	str	r3, [r7, #24]
}
 800ab1a:	bf00      	nop
 800ab1c:	e7fe      	b.n	800ab1c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab1e:	f001 fd81 	bl	800c624 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab26:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d01f      	beq.n	800ab6e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab2e:	68b9      	ldr	r1, [r7, #8]
 800ab30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ab32:	f000 f8f7 	bl	800ad24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab38:	1e5a      	subs	r2, r3, #1
 800ab3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab3c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab40:	691b      	ldr	r3, [r3, #16]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d00f      	beq.n	800ab66 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab48:	3310      	adds	r3, #16
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f000 fe4e 	bl	800b7ec <xTaskRemoveFromEventList>
 800ab50:	4603      	mov	r3, r0
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d007      	beq.n	800ab66 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab56:	4b3d      	ldr	r3, [pc, #244]	; (800ac4c <xQueueReceive+0x1bc>)
 800ab58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab5c:	601a      	str	r2, [r3, #0]
 800ab5e:	f3bf 8f4f 	dsb	sy
 800ab62:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab66:	f001 fd8d 	bl	800c684 <vPortExitCritical>
				return pdPASS;
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	e069      	b.n	800ac42 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d103      	bne.n	800ab7c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab74:	f001 fd86 	bl	800c684 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	e062      	b.n	800ac42 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d106      	bne.n	800ab90 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ab82:	f107 0310 	add.w	r3, r7, #16
 800ab86:	4618      	mov	r0, r3
 800ab88:	f000 fe94 	bl	800b8b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ab90:	f001 fd78 	bl	800c684 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ab94:	f000 fc06 	bl	800b3a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ab98:	f001 fd44 	bl	800c624 <vPortEnterCritical>
 800ab9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aba2:	b25b      	sxtb	r3, r3
 800aba4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aba8:	d103      	bne.n	800abb2 <xQueueReceive+0x122>
 800abaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abac:	2200      	movs	r2, #0
 800abae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800abb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abb8:	b25b      	sxtb	r3, r3
 800abba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800abbe:	d103      	bne.n	800abc8 <xQueueReceive+0x138>
 800abc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abc2:	2200      	movs	r2, #0
 800abc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800abc8:	f001 fd5c 	bl	800c684 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800abcc:	1d3a      	adds	r2, r7, #4
 800abce:	f107 0310 	add.w	r3, r7, #16
 800abd2:	4611      	mov	r1, r2
 800abd4:	4618      	mov	r0, r3
 800abd6:	f000 fe83 	bl	800b8e0 <xTaskCheckForTimeOut>
 800abda:	4603      	mov	r3, r0
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d123      	bne.n	800ac28 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800abe0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800abe2:	f000 f917 	bl	800ae14 <prvIsQueueEmpty>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d017      	beq.n	800ac1c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800abec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abee:	3324      	adds	r3, #36	; 0x24
 800abf0:	687a      	ldr	r2, [r7, #4]
 800abf2:	4611      	mov	r1, r2
 800abf4:	4618      	mov	r0, r3
 800abf6:	f000 fda9 	bl	800b74c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800abfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800abfc:	f000 f8b8 	bl	800ad70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ac00:	f000 fbde 	bl	800b3c0 <xTaskResumeAll>
 800ac04:	4603      	mov	r3, r0
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d189      	bne.n	800ab1e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ac0a:	4b10      	ldr	r3, [pc, #64]	; (800ac4c <xQueueReceive+0x1bc>)
 800ac0c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac10:	601a      	str	r2, [r3, #0]
 800ac12:	f3bf 8f4f 	dsb	sy
 800ac16:	f3bf 8f6f 	isb	sy
 800ac1a:	e780      	b.n	800ab1e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ac1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac1e:	f000 f8a7 	bl	800ad70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac22:	f000 fbcd 	bl	800b3c0 <xTaskResumeAll>
 800ac26:	e77a      	b.n	800ab1e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ac28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac2a:	f000 f8a1 	bl	800ad70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac2e:	f000 fbc7 	bl	800b3c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac34:	f000 f8ee 	bl	800ae14 <prvIsQueueEmpty>
 800ac38:	4603      	mov	r3, r0
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	f43f af6f 	beq.w	800ab1e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ac40:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3730      	adds	r7, #48	; 0x30
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	bf00      	nop
 800ac4c:	e000ed04 	.word	0xe000ed04

0800ac50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b086      	sub	sp, #24
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	60f8      	str	r0, [r7, #12]
 800ac58:	60b9      	str	r1, [r7, #8]
 800ac5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d10d      	bne.n	800ac8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d14d      	bne.n	800ad12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	689b      	ldr	r3, [r3, #8]
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f000 ff92 	bl	800bba4 <xTaskPriorityDisinherit>
 800ac80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2200      	movs	r2, #0
 800ac86:	609a      	str	r2, [r3, #8]
 800ac88:	e043      	b.n	800ad12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d119      	bne.n	800acc4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	6858      	ldr	r0, [r3, #4]
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac98:	461a      	mov	r2, r3
 800ac9a:	68b9      	ldr	r1, [r7, #8]
 800ac9c:	f002 fb68 	bl	800d370 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	685a      	ldr	r2, [r3, #4]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aca8:	441a      	add	r2, r3
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	685a      	ldr	r2, [r3, #4]
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	689b      	ldr	r3, [r3, #8]
 800acb6:	429a      	cmp	r2, r3
 800acb8:	d32b      	bcc.n	800ad12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	681a      	ldr	r2, [r3, #0]
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	605a      	str	r2, [r3, #4]
 800acc2:	e026      	b.n	800ad12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	68d8      	ldr	r0, [r3, #12]
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800accc:	461a      	mov	r2, r3
 800acce:	68b9      	ldr	r1, [r7, #8]
 800acd0:	f002 fb4e 	bl	800d370 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	68da      	ldr	r2, [r3, #12]
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acdc:	425b      	negs	r3, r3
 800acde:	441a      	add	r2, r3
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	68da      	ldr	r2, [r3, #12]
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	429a      	cmp	r2, r3
 800acee:	d207      	bcs.n	800ad00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	689a      	ldr	r2, [r3, #8]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acf8:	425b      	negs	r3, r3
 800acfa:	441a      	add	r2, r3
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2b02      	cmp	r3, #2
 800ad04:	d105      	bne.n	800ad12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d002      	beq.n	800ad12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	1c5a      	adds	r2, r3, #1
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ad1a:	697b      	ldr	r3, [r7, #20]
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	3718      	adds	r7, #24
 800ad20:	46bd      	mov	sp, r7
 800ad22:	bd80      	pop	{r7, pc}

0800ad24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b082      	sub	sp, #8
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
 800ad2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d018      	beq.n	800ad68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	68da      	ldr	r2, [r3, #12]
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad3e:	441a      	add	r2, r3
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	68da      	ldr	r2, [r3, #12]
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	689b      	ldr	r3, [r3, #8]
 800ad4c:	429a      	cmp	r2, r3
 800ad4e:	d303      	bcc.n	800ad58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681a      	ldr	r2, [r3, #0]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	68d9      	ldr	r1, [r3, #12]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad60:	461a      	mov	r2, r3
 800ad62:	6838      	ldr	r0, [r7, #0]
 800ad64:	f002 fb04 	bl	800d370 <memcpy>
	}
}
 800ad68:	bf00      	nop
 800ad6a:	3708      	adds	r7, #8
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b084      	sub	sp, #16
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ad78:	f001 fc54 	bl	800c624 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ad84:	e011      	b.n	800adaa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d012      	beq.n	800adb4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	3324      	adds	r3, #36	; 0x24
 800ad92:	4618      	mov	r0, r3
 800ad94:	f000 fd2a 	bl	800b7ec <xTaskRemoveFromEventList>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d001      	beq.n	800ada2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ad9e:	f000 fe01 	bl	800b9a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ada2:	7bfb      	ldrb	r3, [r7, #15]
 800ada4:	3b01      	subs	r3, #1
 800ada6:	b2db      	uxtb	r3, r3
 800ada8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800adaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800adae:	2b00      	cmp	r3, #0
 800adb0:	dce9      	bgt.n	800ad86 <prvUnlockQueue+0x16>
 800adb2:	e000      	b.n	800adb6 <prvUnlockQueue+0x46>
					break;
 800adb4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	22ff      	movs	r2, #255	; 0xff
 800adba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800adbe:	f001 fc61 	bl	800c684 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800adc2:	f001 fc2f 	bl	800c624 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800adcc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800adce:	e011      	b.n	800adf4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	691b      	ldr	r3, [r3, #16]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d012      	beq.n	800adfe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	3310      	adds	r3, #16
 800addc:	4618      	mov	r0, r3
 800adde:	f000 fd05 	bl	800b7ec <xTaskRemoveFromEventList>
 800ade2:	4603      	mov	r3, r0
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d001      	beq.n	800adec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ade8:	f000 fddc 	bl	800b9a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800adec:	7bbb      	ldrb	r3, [r7, #14]
 800adee:	3b01      	subs	r3, #1
 800adf0:	b2db      	uxtb	r3, r3
 800adf2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800adf4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	dce9      	bgt.n	800add0 <prvUnlockQueue+0x60>
 800adfc:	e000      	b.n	800ae00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800adfe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	22ff      	movs	r2, #255	; 0xff
 800ae04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ae08:	f001 fc3c 	bl	800c684 <vPortExitCritical>
}
 800ae0c:	bf00      	nop
 800ae0e:	3710      	adds	r7, #16
 800ae10:	46bd      	mov	sp, r7
 800ae12:	bd80      	pop	{r7, pc}

0800ae14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b084      	sub	sp, #16
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae1c:	f001 fc02 	bl	800c624 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d102      	bne.n	800ae2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ae28:	2301      	movs	r3, #1
 800ae2a:	60fb      	str	r3, [r7, #12]
 800ae2c:	e001      	b.n	800ae32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ae2e:	2300      	movs	r3, #0
 800ae30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae32:	f001 fc27 	bl	800c684 <vPortExitCritical>

	return xReturn;
 800ae36:	68fb      	ldr	r3, [r7, #12]
}
 800ae38:	4618      	mov	r0, r3
 800ae3a:	3710      	adds	r7, #16
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	bd80      	pop	{r7, pc}

0800ae40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ae48:	f001 fbec 	bl	800c624 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae54:	429a      	cmp	r2, r3
 800ae56:	d102      	bne.n	800ae5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ae58:	2301      	movs	r3, #1
 800ae5a:	60fb      	str	r3, [r7, #12]
 800ae5c:	e001      	b.n	800ae62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ae5e:	2300      	movs	r3, #0
 800ae60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ae62:	f001 fc0f 	bl	800c684 <vPortExitCritical>

	return xReturn;
 800ae66:	68fb      	ldr	r3, [r7, #12]
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	3710      	adds	r7, #16
 800ae6c:	46bd      	mov	sp, r7
 800ae6e:	bd80      	pop	{r7, pc}

0800ae70 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ae70:	b480      	push	{r7}
 800ae72:	b085      	sub	sp, #20
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
 800ae78:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	60fb      	str	r3, [r7, #12]
 800ae7e:	e014      	b.n	800aeaa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ae80:	4a0f      	ldr	r2, [pc, #60]	; (800aec0 <vQueueAddToRegistry+0x50>)
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d10b      	bne.n	800aea4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ae8c:	490c      	ldr	r1, [pc, #48]	; (800aec0 <vQueueAddToRegistry+0x50>)
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	683a      	ldr	r2, [r7, #0]
 800ae92:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ae96:	4a0a      	ldr	r2, [pc, #40]	; (800aec0 <vQueueAddToRegistry+0x50>)
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	00db      	lsls	r3, r3, #3
 800ae9c:	4413      	add	r3, r2
 800ae9e:	687a      	ldr	r2, [r7, #4]
 800aea0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800aea2:	e006      	b.n	800aeb2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	3301      	adds	r3, #1
 800aea8:	60fb      	str	r3, [r7, #12]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2b07      	cmp	r3, #7
 800aeae:	d9e7      	bls.n	800ae80 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800aeb0:	bf00      	nop
 800aeb2:	bf00      	nop
 800aeb4:	3714      	adds	r7, #20
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop
 800aec0:	20000bc4 	.word	0x20000bc4

0800aec4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800aec4:	b580      	push	{r7, lr}
 800aec6:	b086      	sub	sp, #24
 800aec8:	af00      	add	r7, sp, #0
 800aeca:	60f8      	str	r0, [r7, #12]
 800aecc:	60b9      	str	r1, [r7, #8]
 800aece:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800aed4:	f001 fba6 	bl	800c624 <vPortEnterCritical>
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aede:	b25b      	sxtb	r3, r3
 800aee0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aee4:	d103      	bne.n	800aeee <vQueueWaitForMessageRestricted+0x2a>
 800aee6:	697b      	ldr	r3, [r7, #20]
 800aee8:	2200      	movs	r2, #0
 800aeea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aeee:	697b      	ldr	r3, [r7, #20]
 800aef0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aef4:	b25b      	sxtb	r3, r3
 800aef6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aefa:	d103      	bne.n	800af04 <vQueueWaitForMessageRestricted+0x40>
 800aefc:	697b      	ldr	r3, [r7, #20]
 800aefe:	2200      	movs	r2, #0
 800af00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800af04:	f001 fbbe 	bl	800c684 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800af08:	697b      	ldr	r3, [r7, #20]
 800af0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d106      	bne.n	800af1e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	3324      	adds	r3, #36	; 0x24
 800af14:	687a      	ldr	r2, [r7, #4]
 800af16:	68b9      	ldr	r1, [r7, #8]
 800af18:	4618      	mov	r0, r3
 800af1a:	f000 fc3b 	bl	800b794 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800af1e:	6978      	ldr	r0, [r7, #20]
 800af20:	f7ff ff26 	bl	800ad70 <prvUnlockQueue>
	}
 800af24:	bf00      	nop
 800af26:	3718      	adds	r7, #24
 800af28:	46bd      	mov	sp, r7
 800af2a:	bd80      	pop	{r7, pc}

0800af2c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b08e      	sub	sp, #56	; 0x38
 800af30:	af04      	add	r7, sp, #16
 800af32:	60f8      	str	r0, [r7, #12]
 800af34:	60b9      	str	r1, [r7, #8]
 800af36:	607a      	str	r2, [r7, #4]
 800af38:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800af3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d10a      	bne.n	800af56 <xTaskCreateStatic+0x2a>
	__asm volatile
 800af40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af44:	f383 8811 	msr	BASEPRI, r3
 800af48:	f3bf 8f6f 	isb	sy
 800af4c:	f3bf 8f4f 	dsb	sy
 800af50:	623b      	str	r3, [r7, #32]
}
 800af52:	bf00      	nop
 800af54:	e7fe      	b.n	800af54 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800af56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d10a      	bne.n	800af72 <xTaskCreateStatic+0x46>
	__asm volatile
 800af5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af60:	f383 8811 	msr	BASEPRI, r3
 800af64:	f3bf 8f6f 	isb	sy
 800af68:	f3bf 8f4f 	dsb	sy
 800af6c:	61fb      	str	r3, [r7, #28]
}
 800af6e:	bf00      	nop
 800af70:	e7fe      	b.n	800af70 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800af72:	235c      	movs	r3, #92	; 0x5c
 800af74:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	2b5c      	cmp	r3, #92	; 0x5c
 800af7a:	d00a      	beq.n	800af92 <xTaskCreateStatic+0x66>
	__asm volatile
 800af7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af80:	f383 8811 	msr	BASEPRI, r3
 800af84:	f3bf 8f6f 	isb	sy
 800af88:	f3bf 8f4f 	dsb	sy
 800af8c:	61bb      	str	r3, [r7, #24]
}
 800af8e:	bf00      	nop
 800af90:	e7fe      	b.n	800af90 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800af92:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800af94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af96:	2b00      	cmp	r3, #0
 800af98:	d01e      	beq.n	800afd8 <xTaskCreateStatic+0xac>
 800af9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d01b      	beq.n	800afd8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800afa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800afa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800afa8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800afaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afac:	2202      	movs	r2, #2
 800afae:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800afb2:	2300      	movs	r3, #0
 800afb4:	9303      	str	r3, [sp, #12]
 800afb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afb8:	9302      	str	r3, [sp, #8]
 800afba:	f107 0314 	add.w	r3, r7, #20
 800afbe:	9301      	str	r3, [sp, #4]
 800afc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afc2:	9300      	str	r3, [sp, #0]
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	68b9      	ldr	r1, [r7, #8]
 800afca:	68f8      	ldr	r0, [r7, #12]
 800afcc:	f000 f850 	bl	800b070 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800afd0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800afd2:	f000 f8dd 	bl	800b190 <prvAddNewTaskToReadyList>
 800afd6:	e001      	b.n	800afdc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800afd8:	2300      	movs	r3, #0
 800afda:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800afdc:	697b      	ldr	r3, [r7, #20]
	}
 800afde:	4618      	mov	r0, r3
 800afe0:	3728      	adds	r7, #40	; 0x28
 800afe2:	46bd      	mov	sp, r7
 800afe4:	bd80      	pop	{r7, pc}

0800afe6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800afe6:	b580      	push	{r7, lr}
 800afe8:	b08c      	sub	sp, #48	; 0x30
 800afea:	af04      	add	r7, sp, #16
 800afec:	60f8      	str	r0, [r7, #12]
 800afee:	60b9      	str	r1, [r7, #8]
 800aff0:	603b      	str	r3, [r7, #0]
 800aff2:	4613      	mov	r3, r2
 800aff4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800aff6:	88fb      	ldrh	r3, [r7, #6]
 800aff8:	009b      	lsls	r3, r3, #2
 800affa:	4618      	mov	r0, r3
 800affc:	f001 fc34 	bl	800c868 <pvPortMalloc>
 800b000:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b002:	697b      	ldr	r3, [r7, #20]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d00e      	beq.n	800b026 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b008:	205c      	movs	r0, #92	; 0x5c
 800b00a:	f001 fc2d 	bl	800c868 <pvPortMalloc>
 800b00e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b010:	69fb      	ldr	r3, [r7, #28]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d003      	beq.n	800b01e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b016:	69fb      	ldr	r3, [r7, #28]
 800b018:	697a      	ldr	r2, [r7, #20]
 800b01a:	631a      	str	r2, [r3, #48]	; 0x30
 800b01c:	e005      	b.n	800b02a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b01e:	6978      	ldr	r0, [r7, #20]
 800b020:	f001 fcee 	bl	800ca00 <vPortFree>
 800b024:	e001      	b.n	800b02a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b026:	2300      	movs	r3, #0
 800b028:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b02a:	69fb      	ldr	r3, [r7, #28]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d017      	beq.n	800b060 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b030:	69fb      	ldr	r3, [r7, #28]
 800b032:	2200      	movs	r2, #0
 800b034:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b038:	88fa      	ldrh	r2, [r7, #6]
 800b03a:	2300      	movs	r3, #0
 800b03c:	9303      	str	r3, [sp, #12]
 800b03e:	69fb      	ldr	r3, [r7, #28]
 800b040:	9302      	str	r3, [sp, #8]
 800b042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b044:	9301      	str	r3, [sp, #4]
 800b046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b048:	9300      	str	r3, [sp, #0]
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	68b9      	ldr	r1, [r7, #8]
 800b04e:	68f8      	ldr	r0, [r7, #12]
 800b050:	f000 f80e 	bl	800b070 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b054:	69f8      	ldr	r0, [r7, #28]
 800b056:	f000 f89b 	bl	800b190 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b05a:	2301      	movs	r3, #1
 800b05c:	61bb      	str	r3, [r7, #24]
 800b05e:	e002      	b.n	800b066 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b060:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b064:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b066:	69bb      	ldr	r3, [r7, #24]
	}
 800b068:	4618      	mov	r0, r3
 800b06a:	3720      	adds	r7, #32
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}

0800b070 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b070:	b580      	push	{r7, lr}
 800b072:	b088      	sub	sp, #32
 800b074:	af00      	add	r7, sp, #0
 800b076:	60f8      	str	r0, [r7, #12]
 800b078:	60b9      	str	r1, [r7, #8]
 800b07a:	607a      	str	r2, [r7, #4]
 800b07c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b080:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	009b      	lsls	r3, r3, #2
 800b086:	461a      	mov	r2, r3
 800b088:	21a5      	movs	r1, #165	; 0xa5
 800b08a:	f002 f93d 	bl	800d308 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b08e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b090:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b098:	3b01      	subs	r3, #1
 800b09a:	009b      	lsls	r3, r3, #2
 800b09c:	4413      	add	r3, r2
 800b09e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b0a0:	69bb      	ldr	r3, [r7, #24]
 800b0a2:	f023 0307 	bic.w	r3, r3, #7
 800b0a6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b0a8:	69bb      	ldr	r3, [r7, #24]
 800b0aa:	f003 0307 	and.w	r3, r3, #7
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d00a      	beq.n	800b0c8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b0b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0b6:	f383 8811 	msr	BASEPRI, r3
 800b0ba:	f3bf 8f6f 	isb	sy
 800b0be:	f3bf 8f4f 	dsb	sy
 800b0c2:	617b      	str	r3, [r7, #20]
}
 800b0c4:	bf00      	nop
 800b0c6:	e7fe      	b.n	800b0c6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b0c8:	68bb      	ldr	r3, [r7, #8]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d01f      	beq.n	800b10e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	61fb      	str	r3, [r7, #28]
 800b0d2:	e012      	b.n	800b0fa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b0d4:	68ba      	ldr	r2, [r7, #8]
 800b0d6:	69fb      	ldr	r3, [r7, #28]
 800b0d8:	4413      	add	r3, r2
 800b0da:	7819      	ldrb	r1, [r3, #0]
 800b0dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b0de:	69fb      	ldr	r3, [r7, #28]
 800b0e0:	4413      	add	r3, r2
 800b0e2:	3334      	adds	r3, #52	; 0x34
 800b0e4:	460a      	mov	r2, r1
 800b0e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b0e8:	68ba      	ldr	r2, [r7, #8]
 800b0ea:	69fb      	ldr	r3, [r7, #28]
 800b0ec:	4413      	add	r3, r2
 800b0ee:	781b      	ldrb	r3, [r3, #0]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d006      	beq.n	800b102 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b0f4:	69fb      	ldr	r3, [r7, #28]
 800b0f6:	3301      	adds	r3, #1
 800b0f8:	61fb      	str	r3, [r7, #28]
 800b0fa:	69fb      	ldr	r3, [r7, #28]
 800b0fc:	2b0f      	cmp	r3, #15
 800b0fe:	d9e9      	bls.n	800b0d4 <prvInitialiseNewTask+0x64>
 800b100:	e000      	b.n	800b104 <prvInitialiseNewTask+0x94>
			{
				break;
 800b102:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b106:	2200      	movs	r2, #0
 800b108:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b10c:	e003      	b.n	800b116 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b10e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b110:	2200      	movs	r2, #0
 800b112:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b118:	2b37      	cmp	r3, #55	; 0x37
 800b11a:	d901      	bls.n	800b120 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b11c:	2337      	movs	r3, #55	; 0x37
 800b11e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b122:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b124:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b128:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b12a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b12c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b12e:	2200      	movs	r2, #0
 800b130:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b134:	3304      	adds	r3, #4
 800b136:	4618      	mov	r0, r3
 800b138:	f7ff f978 	bl	800a42c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b13c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b13e:	3318      	adds	r3, #24
 800b140:	4618      	mov	r0, r3
 800b142:	f7ff f973 	bl	800a42c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b148:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b14a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b14e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b154:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b15a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b15c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b15e:	2200      	movs	r2, #0
 800b160:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b164:	2200      	movs	r2, #0
 800b166:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b16a:	683a      	ldr	r2, [r7, #0]
 800b16c:	68f9      	ldr	r1, [r7, #12]
 800b16e:	69b8      	ldr	r0, [r7, #24]
 800b170:	f001 f928 	bl	800c3c4 <pxPortInitialiseStack>
 800b174:	4602      	mov	r2, r0
 800b176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b178:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b17a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d002      	beq.n	800b186 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b182:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b184:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b186:	bf00      	nop
 800b188:	3720      	adds	r7, #32
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}
	...

0800b190 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b190:	b580      	push	{r7, lr}
 800b192:	b082      	sub	sp, #8
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b198:	f001 fa44 	bl	800c624 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b19c:	4b2d      	ldr	r3, [pc, #180]	; (800b254 <prvAddNewTaskToReadyList+0xc4>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	4a2c      	ldr	r2, [pc, #176]	; (800b254 <prvAddNewTaskToReadyList+0xc4>)
 800b1a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b1a6:	4b2c      	ldr	r3, [pc, #176]	; (800b258 <prvAddNewTaskToReadyList+0xc8>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d109      	bne.n	800b1c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b1ae:	4a2a      	ldr	r2, [pc, #168]	; (800b258 <prvAddNewTaskToReadyList+0xc8>)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b1b4:	4b27      	ldr	r3, [pc, #156]	; (800b254 <prvAddNewTaskToReadyList+0xc4>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	2b01      	cmp	r3, #1
 800b1ba:	d110      	bne.n	800b1de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b1bc:	f000 fc16 	bl	800b9ec <prvInitialiseTaskLists>
 800b1c0:	e00d      	b.n	800b1de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b1c2:	4b26      	ldr	r3, [pc, #152]	; (800b25c <prvAddNewTaskToReadyList+0xcc>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d109      	bne.n	800b1de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b1ca:	4b23      	ldr	r3, [pc, #140]	; (800b258 <prvAddNewTaskToReadyList+0xc8>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d802      	bhi.n	800b1de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b1d8:	4a1f      	ldr	r2, [pc, #124]	; (800b258 <prvAddNewTaskToReadyList+0xc8>)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b1de:	4b20      	ldr	r3, [pc, #128]	; (800b260 <prvAddNewTaskToReadyList+0xd0>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	3301      	adds	r3, #1
 800b1e4:	4a1e      	ldr	r2, [pc, #120]	; (800b260 <prvAddNewTaskToReadyList+0xd0>)
 800b1e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b1e8:	4b1d      	ldr	r3, [pc, #116]	; (800b260 <prvAddNewTaskToReadyList+0xd0>)
 800b1ea:	681a      	ldr	r2, [r3, #0]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1f4:	4b1b      	ldr	r3, [pc, #108]	; (800b264 <prvAddNewTaskToReadyList+0xd4>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	429a      	cmp	r2, r3
 800b1fa:	d903      	bls.n	800b204 <prvAddNewTaskToReadyList+0x74>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b200:	4a18      	ldr	r2, [pc, #96]	; (800b264 <prvAddNewTaskToReadyList+0xd4>)
 800b202:	6013      	str	r3, [r2, #0]
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b208:	4613      	mov	r3, r2
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	4413      	add	r3, r2
 800b20e:	009b      	lsls	r3, r3, #2
 800b210:	4a15      	ldr	r2, [pc, #84]	; (800b268 <prvAddNewTaskToReadyList+0xd8>)
 800b212:	441a      	add	r2, r3
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	3304      	adds	r3, #4
 800b218:	4619      	mov	r1, r3
 800b21a:	4610      	mov	r0, r2
 800b21c:	f7ff f913 	bl	800a446 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b220:	f001 fa30 	bl	800c684 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b224:	4b0d      	ldr	r3, [pc, #52]	; (800b25c <prvAddNewTaskToReadyList+0xcc>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d00e      	beq.n	800b24a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b22c:	4b0a      	ldr	r3, [pc, #40]	; (800b258 <prvAddNewTaskToReadyList+0xc8>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b236:	429a      	cmp	r2, r3
 800b238:	d207      	bcs.n	800b24a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b23a:	4b0c      	ldr	r3, [pc, #48]	; (800b26c <prvAddNewTaskToReadyList+0xdc>)
 800b23c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b240:	601a      	str	r2, [r3, #0]
 800b242:	f3bf 8f4f 	dsb	sy
 800b246:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b24a:	bf00      	nop
 800b24c:	3708      	adds	r7, #8
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}
 800b252:	bf00      	nop
 800b254:	200010d8 	.word	0x200010d8
 800b258:	20000c04 	.word	0x20000c04
 800b25c:	200010e4 	.word	0x200010e4
 800b260:	200010f4 	.word	0x200010f4
 800b264:	200010e0 	.word	0x200010e0
 800b268:	20000c08 	.word	0x20000c08
 800b26c:	e000ed04 	.word	0xe000ed04

0800b270 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b270:	b580      	push	{r7, lr}
 800b272:	b084      	sub	sp, #16
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b278:	2300      	movs	r3, #0
 800b27a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d017      	beq.n	800b2b2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b282:	4b13      	ldr	r3, [pc, #76]	; (800b2d0 <vTaskDelay+0x60>)
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d00a      	beq.n	800b2a0 <vTaskDelay+0x30>
	__asm volatile
 800b28a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b28e:	f383 8811 	msr	BASEPRI, r3
 800b292:	f3bf 8f6f 	isb	sy
 800b296:	f3bf 8f4f 	dsb	sy
 800b29a:	60bb      	str	r3, [r7, #8]
}
 800b29c:	bf00      	nop
 800b29e:	e7fe      	b.n	800b29e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b2a0:	f000 f880 	bl	800b3a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b2a4:	2100      	movs	r1, #0
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f000 fcea 	bl	800bc80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b2ac:	f000 f888 	bl	800b3c0 <xTaskResumeAll>
 800b2b0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d107      	bne.n	800b2c8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b2b8:	4b06      	ldr	r3, [pc, #24]	; (800b2d4 <vTaskDelay+0x64>)
 800b2ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2be:	601a      	str	r2, [r3, #0]
 800b2c0:	f3bf 8f4f 	dsb	sy
 800b2c4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b2c8:	bf00      	nop
 800b2ca:	3710      	adds	r7, #16
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	bd80      	pop	{r7, pc}
 800b2d0:	20001100 	.word	0x20001100
 800b2d4:	e000ed04 	.word	0xe000ed04

0800b2d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b08a      	sub	sp, #40	; 0x28
 800b2dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b2e6:	463a      	mov	r2, r7
 800b2e8:	1d39      	adds	r1, r7, #4
 800b2ea:	f107 0308 	add.w	r3, r7, #8
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	f7ff f848 	bl	800a384 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b2f4:	6839      	ldr	r1, [r7, #0]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	68ba      	ldr	r2, [r7, #8]
 800b2fa:	9202      	str	r2, [sp, #8]
 800b2fc:	9301      	str	r3, [sp, #4]
 800b2fe:	2300      	movs	r3, #0
 800b300:	9300      	str	r3, [sp, #0]
 800b302:	2300      	movs	r3, #0
 800b304:	460a      	mov	r2, r1
 800b306:	4921      	ldr	r1, [pc, #132]	; (800b38c <vTaskStartScheduler+0xb4>)
 800b308:	4821      	ldr	r0, [pc, #132]	; (800b390 <vTaskStartScheduler+0xb8>)
 800b30a:	f7ff fe0f 	bl	800af2c <xTaskCreateStatic>
 800b30e:	4603      	mov	r3, r0
 800b310:	4a20      	ldr	r2, [pc, #128]	; (800b394 <vTaskStartScheduler+0xbc>)
 800b312:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b314:	4b1f      	ldr	r3, [pc, #124]	; (800b394 <vTaskStartScheduler+0xbc>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d002      	beq.n	800b322 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b31c:	2301      	movs	r3, #1
 800b31e:	617b      	str	r3, [r7, #20]
 800b320:	e001      	b.n	800b326 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b322:	2300      	movs	r3, #0
 800b324:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	2b01      	cmp	r3, #1
 800b32a:	d102      	bne.n	800b332 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b32c:	f000 fcfc 	bl	800bd28 <xTimerCreateTimerTask>
 800b330:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	2b01      	cmp	r3, #1
 800b336:	d116      	bne.n	800b366 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b33c:	f383 8811 	msr	BASEPRI, r3
 800b340:	f3bf 8f6f 	isb	sy
 800b344:	f3bf 8f4f 	dsb	sy
 800b348:	613b      	str	r3, [r7, #16]
}
 800b34a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b34c:	4b12      	ldr	r3, [pc, #72]	; (800b398 <vTaskStartScheduler+0xc0>)
 800b34e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b352:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b354:	4b11      	ldr	r3, [pc, #68]	; (800b39c <vTaskStartScheduler+0xc4>)
 800b356:	2201      	movs	r2, #1
 800b358:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b35a:	4b11      	ldr	r3, [pc, #68]	; (800b3a0 <vTaskStartScheduler+0xc8>)
 800b35c:	2200      	movs	r2, #0
 800b35e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b360:	f001 f8be 	bl	800c4e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b364:	e00e      	b.n	800b384 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b36c:	d10a      	bne.n	800b384 <vTaskStartScheduler+0xac>
	__asm volatile
 800b36e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b372:	f383 8811 	msr	BASEPRI, r3
 800b376:	f3bf 8f6f 	isb	sy
 800b37a:	f3bf 8f4f 	dsb	sy
 800b37e:	60fb      	str	r3, [r7, #12]
}
 800b380:	bf00      	nop
 800b382:	e7fe      	b.n	800b382 <vTaskStartScheduler+0xaa>
}
 800b384:	bf00      	nop
 800b386:	3718      	adds	r7, #24
 800b388:	46bd      	mov	sp, r7
 800b38a:	bd80      	pop	{r7, pc}
 800b38c:	0800dcb8 	.word	0x0800dcb8
 800b390:	0800b9bd 	.word	0x0800b9bd
 800b394:	200010fc 	.word	0x200010fc
 800b398:	200010f8 	.word	0x200010f8
 800b39c:	200010e4 	.word	0x200010e4
 800b3a0:	200010dc 	.word	0x200010dc

0800b3a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b3a8:	4b04      	ldr	r3, [pc, #16]	; (800b3bc <vTaskSuspendAll+0x18>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	3301      	adds	r3, #1
 800b3ae:	4a03      	ldr	r2, [pc, #12]	; (800b3bc <vTaskSuspendAll+0x18>)
 800b3b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b3b2:	bf00      	nop
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr
 800b3bc:	20001100 	.word	0x20001100

0800b3c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b084      	sub	sp, #16
 800b3c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b3ce:	4b42      	ldr	r3, [pc, #264]	; (800b4d8 <xTaskResumeAll+0x118>)
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d10a      	bne.n	800b3ec <xTaskResumeAll+0x2c>
	__asm volatile
 800b3d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3da:	f383 8811 	msr	BASEPRI, r3
 800b3de:	f3bf 8f6f 	isb	sy
 800b3e2:	f3bf 8f4f 	dsb	sy
 800b3e6:	603b      	str	r3, [r7, #0]
}
 800b3e8:	bf00      	nop
 800b3ea:	e7fe      	b.n	800b3ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b3ec:	f001 f91a 	bl	800c624 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b3f0:	4b39      	ldr	r3, [pc, #228]	; (800b4d8 <xTaskResumeAll+0x118>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	4a38      	ldr	r2, [pc, #224]	; (800b4d8 <xTaskResumeAll+0x118>)
 800b3f8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b3fa:	4b37      	ldr	r3, [pc, #220]	; (800b4d8 <xTaskResumeAll+0x118>)
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d162      	bne.n	800b4c8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b402:	4b36      	ldr	r3, [pc, #216]	; (800b4dc <xTaskResumeAll+0x11c>)
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d05e      	beq.n	800b4c8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b40a:	e02f      	b.n	800b46c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b40c:	4b34      	ldr	r3, [pc, #208]	; (800b4e0 <xTaskResumeAll+0x120>)
 800b40e:	68db      	ldr	r3, [r3, #12]
 800b410:	68db      	ldr	r3, [r3, #12]
 800b412:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	3318      	adds	r3, #24
 800b418:	4618      	mov	r0, r3
 800b41a:	f7ff f871 	bl	800a500 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	3304      	adds	r3, #4
 800b422:	4618      	mov	r0, r3
 800b424:	f7ff f86c 	bl	800a500 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b42c:	4b2d      	ldr	r3, [pc, #180]	; (800b4e4 <xTaskResumeAll+0x124>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	429a      	cmp	r2, r3
 800b432:	d903      	bls.n	800b43c <xTaskResumeAll+0x7c>
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b438:	4a2a      	ldr	r2, [pc, #168]	; (800b4e4 <xTaskResumeAll+0x124>)
 800b43a:	6013      	str	r3, [r2, #0]
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b440:	4613      	mov	r3, r2
 800b442:	009b      	lsls	r3, r3, #2
 800b444:	4413      	add	r3, r2
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	4a27      	ldr	r2, [pc, #156]	; (800b4e8 <xTaskResumeAll+0x128>)
 800b44a:	441a      	add	r2, r3
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	3304      	adds	r3, #4
 800b450:	4619      	mov	r1, r3
 800b452:	4610      	mov	r0, r2
 800b454:	f7fe fff7 	bl	800a446 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b45c:	4b23      	ldr	r3, [pc, #140]	; (800b4ec <xTaskResumeAll+0x12c>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b462:	429a      	cmp	r2, r3
 800b464:	d302      	bcc.n	800b46c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b466:	4b22      	ldr	r3, [pc, #136]	; (800b4f0 <xTaskResumeAll+0x130>)
 800b468:	2201      	movs	r2, #1
 800b46a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b46c:	4b1c      	ldr	r3, [pc, #112]	; (800b4e0 <xTaskResumeAll+0x120>)
 800b46e:	681b      	ldr	r3, [r3, #0]
 800b470:	2b00      	cmp	r3, #0
 800b472:	d1cb      	bne.n	800b40c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d001      	beq.n	800b47e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b47a:	f000 fb55 	bl	800bb28 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b47e:	4b1d      	ldr	r3, [pc, #116]	; (800b4f4 <xTaskResumeAll+0x134>)
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d010      	beq.n	800b4ac <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b48a:	f000 f847 	bl	800b51c <xTaskIncrementTick>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d002      	beq.n	800b49a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b494:	4b16      	ldr	r3, [pc, #88]	; (800b4f0 <xTaskResumeAll+0x130>)
 800b496:	2201      	movs	r2, #1
 800b498:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	3b01      	subs	r3, #1
 800b49e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d1f1      	bne.n	800b48a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b4a6:	4b13      	ldr	r3, [pc, #76]	; (800b4f4 <xTaskResumeAll+0x134>)
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b4ac:	4b10      	ldr	r3, [pc, #64]	; (800b4f0 <xTaskResumeAll+0x130>)
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d009      	beq.n	800b4c8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b4b4:	2301      	movs	r3, #1
 800b4b6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b4b8:	4b0f      	ldr	r3, [pc, #60]	; (800b4f8 <xTaskResumeAll+0x138>)
 800b4ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4be:	601a      	str	r2, [r3, #0]
 800b4c0:	f3bf 8f4f 	dsb	sy
 800b4c4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b4c8:	f001 f8dc 	bl	800c684 <vPortExitCritical>

	return xAlreadyYielded;
 800b4cc:	68bb      	ldr	r3, [r7, #8]
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3710      	adds	r7, #16
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	bf00      	nop
 800b4d8:	20001100 	.word	0x20001100
 800b4dc:	200010d8 	.word	0x200010d8
 800b4e0:	20001098 	.word	0x20001098
 800b4e4:	200010e0 	.word	0x200010e0
 800b4e8:	20000c08 	.word	0x20000c08
 800b4ec:	20000c04 	.word	0x20000c04
 800b4f0:	200010ec 	.word	0x200010ec
 800b4f4:	200010e8 	.word	0x200010e8
 800b4f8:	e000ed04 	.word	0xe000ed04

0800b4fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b083      	sub	sp, #12
 800b500:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b502:	4b05      	ldr	r3, [pc, #20]	; (800b518 <xTaskGetTickCount+0x1c>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b508:	687b      	ldr	r3, [r7, #4]
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	370c      	adds	r7, #12
 800b50e:	46bd      	mov	sp, r7
 800b510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b514:	4770      	bx	lr
 800b516:	bf00      	nop
 800b518:	200010dc 	.word	0x200010dc

0800b51c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b086      	sub	sp, #24
 800b520:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b522:	2300      	movs	r3, #0
 800b524:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b526:	4b4f      	ldr	r3, [pc, #316]	; (800b664 <xTaskIncrementTick+0x148>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	f040 808f 	bne.w	800b64e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b530:	4b4d      	ldr	r3, [pc, #308]	; (800b668 <xTaskIncrementTick+0x14c>)
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	3301      	adds	r3, #1
 800b536:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b538:	4a4b      	ldr	r2, [pc, #300]	; (800b668 <xTaskIncrementTick+0x14c>)
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	2b00      	cmp	r3, #0
 800b542:	d120      	bne.n	800b586 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b544:	4b49      	ldr	r3, [pc, #292]	; (800b66c <xTaskIncrementTick+0x150>)
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d00a      	beq.n	800b564 <xTaskIncrementTick+0x48>
	__asm volatile
 800b54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b552:	f383 8811 	msr	BASEPRI, r3
 800b556:	f3bf 8f6f 	isb	sy
 800b55a:	f3bf 8f4f 	dsb	sy
 800b55e:	603b      	str	r3, [r7, #0]
}
 800b560:	bf00      	nop
 800b562:	e7fe      	b.n	800b562 <xTaskIncrementTick+0x46>
 800b564:	4b41      	ldr	r3, [pc, #260]	; (800b66c <xTaskIncrementTick+0x150>)
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	60fb      	str	r3, [r7, #12]
 800b56a:	4b41      	ldr	r3, [pc, #260]	; (800b670 <xTaskIncrementTick+0x154>)
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	4a3f      	ldr	r2, [pc, #252]	; (800b66c <xTaskIncrementTick+0x150>)
 800b570:	6013      	str	r3, [r2, #0]
 800b572:	4a3f      	ldr	r2, [pc, #252]	; (800b670 <xTaskIncrementTick+0x154>)
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	6013      	str	r3, [r2, #0]
 800b578:	4b3e      	ldr	r3, [pc, #248]	; (800b674 <xTaskIncrementTick+0x158>)
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	3301      	adds	r3, #1
 800b57e:	4a3d      	ldr	r2, [pc, #244]	; (800b674 <xTaskIncrementTick+0x158>)
 800b580:	6013      	str	r3, [r2, #0]
 800b582:	f000 fad1 	bl	800bb28 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b586:	4b3c      	ldr	r3, [pc, #240]	; (800b678 <xTaskIncrementTick+0x15c>)
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	693a      	ldr	r2, [r7, #16]
 800b58c:	429a      	cmp	r2, r3
 800b58e:	d349      	bcc.n	800b624 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b590:	4b36      	ldr	r3, [pc, #216]	; (800b66c <xTaskIncrementTick+0x150>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d104      	bne.n	800b5a4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b59a:	4b37      	ldr	r3, [pc, #220]	; (800b678 <xTaskIncrementTick+0x15c>)
 800b59c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b5a0:	601a      	str	r2, [r3, #0]
					break;
 800b5a2:	e03f      	b.n	800b624 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b5a4:	4b31      	ldr	r3, [pc, #196]	; (800b66c <xTaskIncrementTick+0x150>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	68db      	ldr	r3, [r3, #12]
 800b5aa:	68db      	ldr	r3, [r3, #12]
 800b5ac:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	685b      	ldr	r3, [r3, #4]
 800b5b2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b5b4:	693a      	ldr	r2, [r7, #16]
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	429a      	cmp	r2, r3
 800b5ba:	d203      	bcs.n	800b5c4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b5bc:	4a2e      	ldr	r2, [pc, #184]	; (800b678 <xTaskIncrementTick+0x15c>)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b5c2:	e02f      	b.n	800b624 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5c4:	68bb      	ldr	r3, [r7, #8]
 800b5c6:	3304      	adds	r3, #4
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	f7fe ff99 	bl	800a500 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d004      	beq.n	800b5e0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b5d6:	68bb      	ldr	r3, [r7, #8]
 800b5d8:	3318      	adds	r3, #24
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f7fe ff90 	bl	800a500 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b5e0:	68bb      	ldr	r3, [r7, #8]
 800b5e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5e4:	4b25      	ldr	r3, [pc, #148]	; (800b67c <xTaskIncrementTick+0x160>)
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d903      	bls.n	800b5f4 <xTaskIncrementTick+0xd8>
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5f0:	4a22      	ldr	r2, [pc, #136]	; (800b67c <xTaskIncrementTick+0x160>)
 800b5f2:	6013      	str	r3, [r2, #0]
 800b5f4:	68bb      	ldr	r3, [r7, #8]
 800b5f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b5f8:	4613      	mov	r3, r2
 800b5fa:	009b      	lsls	r3, r3, #2
 800b5fc:	4413      	add	r3, r2
 800b5fe:	009b      	lsls	r3, r3, #2
 800b600:	4a1f      	ldr	r2, [pc, #124]	; (800b680 <xTaskIncrementTick+0x164>)
 800b602:	441a      	add	r2, r3
 800b604:	68bb      	ldr	r3, [r7, #8]
 800b606:	3304      	adds	r3, #4
 800b608:	4619      	mov	r1, r3
 800b60a:	4610      	mov	r0, r2
 800b60c:	f7fe ff1b 	bl	800a446 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b610:	68bb      	ldr	r3, [r7, #8]
 800b612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b614:	4b1b      	ldr	r3, [pc, #108]	; (800b684 <xTaskIncrementTick+0x168>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d3b8      	bcc.n	800b590 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b61e:	2301      	movs	r3, #1
 800b620:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b622:	e7b5      	b.n	800b590 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b624:	4b17      	ldr	r3, [pc, #92]	; (800b684 <xTaskIncrementTick+0x168>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b62a:	4915      	ldr	r1, [pc, #84]	; (800b680 <xTaskIncrementTick+0x164>)
 800b62c:	4613      	mov	r3, r2
 800b62e:	009b      	lsls	r3, r3, #2
 800b630:	4413      	add	r3, r2
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	440b      	add	r3, r1
 800b636:	681b      	ldr	r3, [r3, #0]
 800b638:	2b01      	cmp	r3, #1
 800b63a:	d901      	bls.n	800b640 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b63c:	2301      	movs	r3, #1
 800b63e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b640:	4b11      	ldr	r3, [pc, #68]	; (800b688 <xTaskIncrementTick+0x16c>)
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	2b00      	cmp	r3, #0
 800b646:	d007      	beq.n	800b658 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b648:	2301      	movs	r3, #1
 800b64a:	617b      	str	r3, [r7, #20]
 800b64c:	e004      	b.n	800b658 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b64e:	4b0f      	ldr	r3, [pc, #60]	; (800b68c <xTaskIncrementTick+0x170>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	3301      	adds	r3, #1
 800b654:	4a0d      	ldr	r2, [pc, #52]	; (800b68c <xTaskIncrementTick+0x170>)
 800b656:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b658:	697b      	ldr	r3, [r7, #20]
}
 800b65a:	4618      	mov	r0, r3
 800b65c:	3718      	adds	r7, #24
 800b65e:	46bd      	mov	sp, r7
 800b660:	bd80      	pop	{r7, pc}
 800b662:	bf00      	nop
 800b664:	20001100 	.word	0x20001100
 800b668:	200010dc 	.word	0x200010dc
 800b66c:	20001090 	.word	0x20001090
 800b670:	20001094 	.word	0x20001094
 800b674:	200010f0 	.word	0x200010f0
 800b678:	200010f8 	.word	0x200010f8
 800b67c:	200010e0 	.word	0x200010e0
 800b680:	20000c08 	.word	0x20000c08
 800b684:	20000c04 	.word	0x20000c04
 800b688:	200010ec 	.word	0x200010ec
 800b68c:	200010e8 	.word	0x200010e8

0800b690 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b690:	b480      	push	{r7}
 800b692:	b085      	sub	sp, #20
 800b694:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b696:	4b28      	ldr	r3, [pc, #160]	; (800b738 <vTaskSwitchContext+0xa8>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d003      	beq.n	800b6a6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b69e:	4b27      	ldr	r3, [pc, #156]	; (800b73c <vTaskSwitchContext+0xac>)
 800b6a0:	2201      	movs	r2, #1
 800b6a2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b6a4:	e041      	b.n	800b72a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800b6a6:	4b25      	ldr	r3, [pc, #148]	; (800b73c <vTaskSwitchContext+0xac>)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6ac:	4b24      	ldr	r3, [pc, #144]	; (800b740 <vTaskSwitchContext+0xb0>)
 800b6ae:	681b      	ldr	r3, [r3, #0]
 800b6b0:	60fb      	str	r3, [r7, #12]
 800b6b2:	e010      	b.n	800b6d6 <vTaskSwitchContext+0x46>
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d10a      	bne.n	800b6d0 <vTaskSwitchContext+0x40>
	__asm volatile
 800b6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6be:	f383 8811 	msr	BASEPRI, r3
 800b6c2:	f3bf 8f6f 	isb	sy
 800b6c6:	f3bf 8f4f 	dsb	sy
 800b6ca:	607b      	str	r3, [r7, #4]
}
 800b6cc:	bf00      	nop
 800b6ce:	e7fe      	b.n	800b6ce <vTaskSwitchContext+0x3e>
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	3b01      	subs	r3, #1
 800b6d4:	60fb      	str	r3, [r7, #12]
 800b6d6:	491b      	ldr	r1, [pc, #108]	; (800b744 <vTaskSwitchContext+0xb4>)
 800b6d8:	68fa      	ldr	r2, [r7, #12]
 800b6da:	4613      	mov	r3, r2
 800b6dc:	009b      	lsls	r3, r3, #2
 800b6de:	4413      	add	r3, r2
 800b6e0:	009b      	lsls	r3, r3, #2
 800b6e2:	440b      	add	r3, r1
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d0e4      	beq.n	800b6b4 <vTaskSwitchContext+0x24>
 800b6ea:	68fa      	ldr	r2, [r7, #12]
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	4413      	add	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	4a13      	ldr	r2, [pc, #76]	; (800b744 <vTaskSwitchContext+0xb4>)
 800b6f6:	4413      	add	r3, r2
 800b6f8:	60bb      	str	r3, [r7, #8]
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	685b      	ldr	r3, [r3, #4]
 800b6fe:	685a      	ldr	r2, [r3, #4]
 800b700:	68bb      	ldr	r3, [r7, #8]
 800b702:	605a      	str	r2, [r3, #4]
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	685a      	ldr	r2, [r3, #4]
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	3308      	adds	r3, #8
 800b70c:	429a      	cmp	r2, r3
 800b70e:	d104      	bne.n	800b71a <vTaskSwitchContext+0x8a>
 800b710:	68bb      	ldr	r3, [r7, #8]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	685a      	ldr	r2, [r3, #4]
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	605a      	str	r2, [r3, #4]
 800b71a:	68bb      	ldr	r3, [r7, #8]
 800b71c:	685b      	ldr	r3, [r3, #4]
 800b71e:	68db      	ldr	r3, [r3, #12]
 800b720:	4a09      	ldr	r2, [pc, #36]	; (800b748 <vTaskSwitchContext+0xb8>)
 800b722:	6013      	str	r3, [r2, #0]
 800b724:	4a06      	ldr	r2, [pc, #24]	; (800b740 <vTaskSwitchContext+0xb0>)
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	6013      	str	r3, [r2, #0]
}
 800b72a:	bf00      	nop
 800b72c:	3714      	adds	r7, #20
 800b72e:	46bd      	mov	sp, r7
 800b730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b734:	4770      	bx	lr
 800b736:	bf00      	nop
 800b738:	20001100 	.word	0x20001100
 800b73c:	200010ec 	.word	0x200010ec
 800b740:	200010e0 	.word	0x200010e0
 800b744:	20000c08 	.word	0x20000c08
 800b748:	20000c04 	.word	0x20000c04

0800b74c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b084      	sub	sp, #16
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
 800b754:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d10a      	bne.n	800b772 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b760:	f383 8811 	msr	BASEPRI, r3
 800b764:	f3bf 8f6f 	isb	sy
 800b768:	f3bf 8f4f 	dsb	sy
 800b76c:	60fb      	str	r3, [r7, #12]
}
 800b76e:	bf00      	nop
 800b770:	e7fe      	b.n	800b770 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b772:	4b07      	ldr	r3, [pc, #28]	; (800b790 <vTaskPlaceOnEventList+0x44>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	3318      	adds	r3, #24
 800b778:	4619      	mov	r1, r3
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f7fe fe87 	bl	800a48e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b780:	2101      	movs	r1, #1
 800b782:	6838      	ldr	r0, [r7, #0]
 800b784:	f000 fa7c 	bl	800bc80 <prvAddCurrentTaskToDelayedList>
}
 800b788:	bf00      	nop
 800b78a:	3710      	adds	r7, #16
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}
 800b790:	20000c04 	.word	0x20000c04

0800b794 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b794:	b580      	push	{r7, lr}
 800b796:	b086      	sub	sp, #24
 800b798:	af00      	add	r7, sp, #0
 800b79a:	60f8      	str	r0, [r7, #12]
 800b79c:	60b9      	str	r1, [r7, #8]
 800b79e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d10a      	bne.n	800b7bc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b7a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7aa:	f383 8811 	msr	BASEPRI, r3
 800b7ae:	f3bf 8f6f 	isb	sy
 800b7b2:	f3bf 8f4f 	dsb	sy
 800b7b6:	617b      	str	r3, [r7, #20]
}
 800b7b8:	bf00      	nop
 800b7ba:	e7fe      	b.n	800b7ba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b7bc:	4b0a      	ldr	r3, [pc, #40]	; (800b7e8 <vTaskPlaceOnEventListRestricted+0x54>)
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	3318      	adds	r3, #24
 800b7c2:	4619      	mov	r1, r3
 800b7c4:	68f8      	ldr	r0, [r7, #12]
 800b7c6:	f7fe fe3e 	bl	800a446 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d002      	beq.n	800b7d6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b7d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b7d4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b7d6:	6879      	ldr	r1, [r7, #4]
 800b7d8:	68b8      	ldr	r0, [r7, #8]
 800b7da:	f000 fa51 	bl	800bc80 <prvAddCurrentTaskToDelayedList>
	}
 800b7de:	bf00      	nop
 800b7e0:	3718      	adds	r7, #24
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}
 800b7e6:	bf00      	nop
 800b7e8:	20000c04 	.word	0x20000c04

0800b7ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b086      	sub	sp, #24
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68db      	ldr	r3, [r3, #12]
 800b7f8:	68db      	ldr	r3, [r3, #12]
 800b7fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10a      	bne.n	800b818 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b802:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b806:	f383 8811 	msr	BASEPRI, r3
 800b80a:	f3bf 8f6f 	isb	sy
 800b80e:	f3bf 8f4f 	dsb	sy
 800b812:	60fb      	str	r3, [r7, #12]
}
 800b814:	bf00      	nop
 800b816:	e7fe      	b.n	800b816 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	3318      	adds	r3, #24
 800b81c:	4618      	mov	r0, r3
 800b81e:	f7fe fe6f 	bl	800a500 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b822:	4b1e      	ldr	r3, [pc, #120]	; (800b89c <xTaskRemoveFromEventList+0xb0>)
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d11d      	bne.n	800b866 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b82a:	693b      	ldr	r3, [r7, #16]
 800b82c:	3304      	adds	r3, #4
 800b82e:	4618      	mov	r0, r3
 800b830:	f7fe fe66 	bl	800a500 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b834:	693b      	ldr	r3, [r7, #16]
 800b836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b838:	4b19      	ldr	r3, [pc, #100]	; (800b8a0 <xTaskRemoveFromEventList+0xb4>)
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d903      	bls.n	800b848 <xTaskRemoveFromEventList+0x5c>
 800b840:	693b      	ldr	r3, [r7, #16]
 800b842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b844:	4a16      	ldr	r2, [pc, #88]	; (800b8a0 <xTaskRemoveFromEventList+0xb4>)
 800b846:	6013      	str	r3, [r2, #0]
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b84c:	4613      	mov	r3, r2
 800b84e:	009b      	lsls	r3, r3, #2
 800b850:	4413      	add	r3, r2
 800b852:	009b      	lsls	r3, r3, #2
 800b854:	4a13      	ldr	r2, [pc, #76]	; (800b8a4 <xTaskRemoveFromEventList+0xb8>)
 800b856:	441a      	add	r2, r3
 800b858:	693b      	ldr	r3, [r7, #16]
 800b85a:	3304      	adds	r3, #4
 800b85c:	4619      	mov	r1, r3
 800b85e:	4610      	mov	r0, r2
 800b860:	f7fe fdf1 	bl	800a446 <vListInsertEnd>
 800b864:	e005      	b.n	800b872 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	3318      	adds	r3, #24
 800b86a:	4619      	mov	r1, r3
 800b86c:	480e      	ldr	r0, [pc, #56]	; (800b8a8 <xTaskRemoveFromEventList+0xbc>)
 800b86e:	f7fe fdea 	bl	800a446 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b876:	4b0d      	ldr	r3, [pc, #52]	; (800b8ac <xTaskRemoveFromEventList+0xc0>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d905      	bls.n	800b88c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b880:	2301      	movs	r3, #1
 800b882:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b884:	4b0a      	ldr	r3, [pc, #40]	; (800b8b0 <xTaskRemoveFromEventList+0xc4>)
 800b886:	2201      	movs	r2, #1
 800b888:	601a      	str	r2, [r3, #0]
 800b88a:	e001      	b.n	800b890 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b88c:	2300      	movs	r3, #0
 800b88e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b890:	697b      	ldr	r3, [r7, #20]
}
 800b892:	4618      	mov	r0, r3
 800b894:	3718      	adds	r7, #24
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}
 800b89a:	bf00      	nop
 800b89c:	20001100 	.word	0x20001100
 800b8a0:	200010e0 	.word	0x200010e0
 800b8a4:	20000c08 	.word	0x20000c08
 800b8a8:	20001098 	.word	0x20001098
 800b8ac:	20000c04 	.word	0x20000c04
 800b8b0:	200010ec 	.word	0x200010ec

0800b8b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	b083      	sub	sp, #12
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b8bc:	4b06      	ldr	r3, [pc, #24]	; (800b8d8 <vTaskInternalSetTimeOutState+0x24>)
 800b8be:	681a      	ldr	r2, [r3, #0]
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b8c4:	4b05      	ldr	r3, [pc, #20]	; (800b8dc <vTaskInternalSetTimeOutState+0x28>)
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	605a      	str	r2, [r3, #4]
}
 800b8cc:	bf00      	nop
 800b8ce:	370c      	adds	r7, #12
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d6:	4770      	bx	lr
 800b8d8:	200010f0 	.word	0x200010f0
 800b8dc:	200010dc 	.word	0x200010dc

0800b8e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b088      	sub	sp, #32
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
 800b8e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d10a      	bne.n	800b906 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b8f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8f4:	f383 8811 	msr	BASEPRI, r3
 800b8f8:	f3bf 8f6f 	isb	sy
 800b8fc:	f3bf 8f4f 	dsb	sy
 800b900:	613b      	str	r3, [r7, #16]
}
 800b902:	bf00      	nop
 800b904:	e7fe      	b.n	800b904 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d10a      	bne.n	800b922 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b910:	f383 8811 	msr	BASEPRI, r3
 800b914:	f3bf 8f6f 	isb	sy
 800b918:	f3bf 8f4f 	dsb	sy
 800b91c:	60fb      	str	r3, [r7, #12]
}
 800b91e:	bf00      	nop
 800b920:	e7fe      	b.n	800b920 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b922:	f000 fe7f 	bl	800c624 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b926:	4b1d      	ldr	r3, [pc, #116]	; (800b99c <xTaskCheckForTimeOut+0xbc>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	685b      	ldr	r3, [r3, #4]
 800b930:	69ba      	ldr	r2, [r7, #24]
 800b932:	1ad3      	subs	r3, r2, r3
 800b934:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b93e:	d102      	bne.n	800b946 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b940:	2300      	movs	r3, #0
 800b942:	61fb      	str	r3, [r7, #28]
 800b944:	e023      	b.n	800b98e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681a      	ldr	r2, [r3, #0]
 800b94a:	4b15      	ldr	r3, [pc, #84]	; (800b9a0 <xTaskCheckForTimeOut+0xc0>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	429a      	cmp	r2, r3
 800b950:	d007      	beq.n	800b962 <xTaskCheckForTimeOut+0x82>
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	685b      	ldr	r3, [r3, #4]
 800b956:	69ba      	ldr	r2, [r7, #24]
 800b958:	429a      	cmp	r2, r3
 800b95a:	d302      	bcc.n	800b962 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b95c:	2301      	movs	r3, #1
 800b95e:	61fb      	str	r3, [r7, #28]
 800b960:	e015      	b.n	800b98e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	697a      	ldr	r2, [r7, #20]
 800b968:	429a      	cmp	r2, r3
 800b96a:	d20b      	bcs.n	800b984 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	681a      	ldr	r2, [r3, #0]
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	1ad2      	subs	r2, r2, r3
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b978:	6878      	ldr	r0, [r7, #4]
 800b97a:	f7ff ff9b 	bl	800b8b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b97e:	2300      	movs	r3, #0
 800b980:	61fb      	str	r3, [r7, #28]
 800b982:	e004      	b.n	800b98e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	2200      	movs	r2, #0
 800b988:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b98a:	2301      	movs	r3, #1
 800b98c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b98e:	f000 fe79 	bl	800c684 <vPortExitCritical>

	return xReturn;
 800b992:	69fb      	ldr	r3, [r7, #28]
}
 800b994:	4618      	mov	r0, r3
 800b996:	3720      	adds	r7, #32
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	200010dc 	.word	0x200010dc
 800b9a0:	200010f0 	.word	0x200010f0

0800b9a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b9a8:	4b03      	ldr	r3, [pc, #12]	; (800b9b8 <vTaskMissedYield+0x14>)
 800b9aa:	2201      	movs	r2, #1
 800b9ac:	601a      	str	r2, [r3, #0]
}
 800b9ae:	bf00      	nop
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b6:	4770      	bx	lr
 800b9b8:	200010ec 	.word	0x200010ec

0800b9bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b082      	sub	sp, #8
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b9c4:	f000 f852 	bl	800ba6c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b9c8:	4b06      	ldr	r3, [pc, #24]	; (800b9e4 <prvIdleTask+0x28>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d9f9      	bls.n	800b9c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b9d0:	4b05      	ldr	r3, [pc, #20]	; (800b9e8 <prvIdleTask+0x2c>)
 800b9d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9d6:	601a      	str	r2, [r3, #0]
 800b9d8:	f3bf 8f4f 	dsb	sy
 800b9dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b9e0:	e7f0      	b.n	800b9c4 <prvIdleTask+0x8>
 800b9e2:	bf00      	nop
 800b9e4:	20000c08 	.word	0x20000c08
 800b9e8:	e000ed04 	.word	0xe000ed04

0800b9ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b082      	sub	sp, #8
 800b9f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	607b      	str	r3, [r7, #4]
 800b9f6:	e00c      	b.n	800ba12 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b9f8:	687a      	ldr	r2, [r7, #4]
 800b9fa:	4613      	mov	r3, r2
 800b9fc:	009b      	lsls	r3, r3, #2
 800b9fe:	4413      	add	r3, r2
 800ba00:	009b      	lsls	r3, r3, #2
 800ba02:	4a12      	ldr	r2, [pc, #72]	; (800ba4c <prvInitialiseTaskLists+0x60>)
 800ba04:	4413      	add	r3, r2
 800ba06:	4618      	mov	r0, r3
 800ba08:	f7fe fcf0 	bl	800a3ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	3301      	adds	r3, #1
 800ba10:	607b      	str	r3, [r7, #4]
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2b37      	cmp	r3, #55	; 0x37
 800ba16:	d9ef      	bls.n	800b9f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ba18:	480d      	ldr	r0, [pc, #52]	; (800ba50 <prvInitialiseTaskLists+0x64>)
 800ba1a:	f7fe fce7 	bl	800a3ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ba1e:	480d      	ldr	r0, [pc, #52]	; (800ba54 <prvInitialiseTaskLists+0x68>)
 800ba20:	f7fe fce4 	bl	800a3ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ba24:	480c      	ldr	r0, [pc, #48]	; (800ba58 <prvInitialiseTaskLists+0x6c>)
 800ba26:	f7fe fce1 	bl	800a3ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ba2a:	480c      	ldr	r0, [pc, #48]	; (800ba5c <prvInitialiseTaskLists+0x70>)
 800ba2c:	f7fe fcde 	bl	800a3ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ba30:	480b      	ldr	r0, [pc, #44]	; (800ba60 <prvInitialiseTaskLists+0x74>)
 800ba32:	f7fe fcdb 	bl	800a3ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ba36:	4b0b      	ldr	r3, [pc, #44]	; (800ba64 <prvInitialiseTaskLists+0x78>)
 800ba38:	4a05      	ldr	r2, [pc, #20]	; (800ba50 <prvInitialiseTaskLists+0x64>)
 800ba3a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ba3c:	4b0a      	ldr	r3, [pc, #40]	; (800ba68 <prvInitialiseTaskLists+0x7c>)
 800ba3e:	4a05      	ldr	r2, [pc, #20]	; (800ba54 <prvInitialiseTaskLists+0x68>)
 800ba40:	601a      	str	r2, [r3, #0]
}
 800ba42:	bf00      	nop
 800ba44:	3708      	adds	r7, #8
 800ba46:	46bd      	mov	sp, r7
 800ba48:	bd80      	pop	{r7, pc}
 800ba4a:	bf00      	nop
 800ba4c:	20000c08 	.word	0x20000c08
 800ba50:	20001068 	.word	0x20001068
 800ba54:	2000107c 	.word	0x2000107c
 800ba58:	20001098 	.word	0x20001098
 800ba5c:	200010ac 	.word	0x200010ac
 800ba60:	200010c4 	.word	0x200010c4
 800ba64:	20001090 	.word	0x20001090
 800ba68:	20001094 	.word	0x20001094

0800ba6c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b082      	sub	sp, #8
 800ba70:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ba72:	e019      	b.n	800baa8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ba74:	f000 fdd6 	bl	800c624 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba78:	4b10      	ldr	r3, [pc, #64]	; (800babc <prvCheckTasksWaitingTermination+0x50>)
 800ba7a:	68db      	ldr	r3, [r3, #12]
 800ba7c:	68db      	ldr	r3, [r3, #12]
 800ba7e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	3304      	adds	r3, #4
 800ba84:	4618      	mov	r0, r3
 800ba86:	f7fe fd3b 	bl	800a500 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ba8a:	4b0d      	ldr	r3, [pc, #52]	; (800bac0 <prvCheckTasksWaitingTermination+0x54>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	3b01      	subs	r3, #1
 800ba90:	4a0b      	ldr	r2, [pc, #44]	; (800bac0 <prvCheckTasksWaitingTermination+0x54>)
 800ba92:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ba94:	4b0b      	ldr	r3, [pc, #44]	; (800bac4 <prvCheckTasksWaitingTermination+0x58>)
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	3b01      	subs	r3, #1
 800ba9a:	4a0a      	ldr	r2, [pc, #40]	; (800bac4 <prvCheckTasksWaitingTermination+0x58>)
 800ba9c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ba9e:	f000 fdf1 	bl	800c684 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f000 f810 	bl	800bac8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800baa8:	4b06      	ldr	r3, [pc, #24]	; (800bac4 <prvCheckTasksWaitingTermination+0x58>)
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d1e1      	bne.n	800ba74 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bab0:	bf00      	nop
 800bab2:	bf00      	nop
 800bab4:	3708      	adds	r7, #8
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}
 800baba:	bf00      	nop
 800babc:	200010ac 	.word	0x200010ac
 800bac0:	200010d8 	.word	0x200010d8
 800bac4:	200010c0 	.word	0x200010c0

0800bac8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bac8:	b580      	push	{r7, lr}
 800baca:	b084      	sub	sp, #16
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d108      	bne.n	800baec <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bade:	4618      	mov	r0, r3
 800bae0:	f000 ff8e 	bl	800ca00 <vPortFree>
				vPortFree( pxTCB );
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f000 ff8b 	bl	800ca00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800baea:	e018      	b.n	800bb1e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800baf2:	2b01      	cmp	r3, #1
 800baf4:	d103      	bne.n	800bafe <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 ff82 	bl	800ca00 <vPortFree>
	}
 800bafc:	e00f      	b.n	800bb1e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bb04:	2b02      	cmp	r3, #2
 800bb06:	d00a      	beq.n	800bb1e <prvDeleteTCB+0x56>
	__asm volatile
 800bb08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb0c:	f383 8811 	msr	BASEPRI, r3
 800bb10:	f3bf 8f6f 	isb	sy
 800bb14:	f3bf 8f4f 	dsb	sy
 800bb18:	60fb      	str	r3, [r7, #12]
}
 800bb1a:	bf00      	nop
 800bb1c:	e7fe      	b.n	800bb1c <prvDeleteTCB+0x54>
	}
 800bb1e:	bf00      	nop
 800bb20:	3710      	adds	r7, #16
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}
	...

0800bb28 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b083      	sub	sp, #12
 800bb2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb2e:	4b0c      	ldr	r3, [pc, #48]	; (800bb60 <prvResetNextTaskUnblockTime+0x38>)
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d104      	bne.n	800bb42 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bb38:	4b0a      	ldr	r3, [pc, #40]	; (800bb64 <prvResetNextTaskUnblockTime+0x3c>)
 800bb3a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb3e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bb40:	e008      	b.n	800bb54 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb42:	4b07      	ldr	r3, [pc, #28]	; (800bb60 <prvResetNextTaskUnblockTime+0x38>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	68db      	ldr	r3, [r3, #12]
 800bb48:	68db      	ldr	r3, [r3, #12]
 800bb4a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	685b      	ldr	r3, [r3, #4]
 800bb50:	4a04      	ldr	r2, [pc, #16]	; (800bb64 <prvResetNextTaskUnblockTime+0x3c>)
 800bb52:	6013      	str	r3, [r2, #0]
}
 800bb54:	bf00      	nop
 800bb56:	370c      	adds	r7, #12
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5e:	4770      	bx	lr
 800bb60:	20001090 	.word	0x20001090
 800bb64:	200010f8 	.word	0x200010f8

0800bb68 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bb68:	b480      	push	{r7}
 800bb6a:	b083      	sub	sp, #12
 800bb6c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bb6e:	4b0b      	ldr	r3, [pc, #44]	; (800bb9c <xTaskGetSchedulerState+0x34>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d102      	bne.n	800bb7c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bb76:	2301      	movs	r3, #1
 800bb78:	607b      	str	r3, [r7, #4]
 800bb7a:	e008      	b.n	800bb8e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb7c:	4b08      	ldr	r3, [pc, #32]	; (800bba0 <xTaskGetSchedulerState+0x38>)
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d102      	bne.n	800bb8a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bb84:	2302      	movs	r3, #2
 800bb86:	607b      	str	r3, [r7, #4]
 800bb88:	e001      	b.n	800bb8e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bb8e:	687b      	ldr	r3, [r7, #4]
	}
 800bb90:	4618      	mov	r0, r3
 800bb92:	370c      	adds	r7, #12
 800bb94:	46bd      	mov	sp, r7
 800bb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9a:	4770      	bx	lr
 800bb9c:	200010e4 	.word	0x200010e4
 800bba0:	20001100 	.word	0x20001100

0800bba4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b086      	sub	sp, #24
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d056      	beq.n	800bc68 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800bbba:	4b2e      	ldr	r3, [pc, #184]	; (800bc74 <xTaskPriorityDisinherit+0xd0>)
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	693a      	ldr	r2, [r7, #16]
 800bbc0:	429a      	cmp	r2, r3
 800bbc2:	d00a      	beq.n	800bbda <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800bbc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbc8:	f383 8811 	msr	BASEPRI, r3
 800bbcc:	f3bf 8f6f 	isb	sy
 800bbd0:	f3bf 8f4f 	dsb	sy
 800bbd4:	60fb      	str	r3, [r7, #12]
}
 800bbd6:	bf00      	nop
 800bbd8:	e7fe      	b.n	800bbd8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800bbda:	693b      	ldr	r3, [r7, #16]
 800bbdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d10a      	bne.n	800bbf8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800bbe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbe6:	f383 8811 	msr	BASEPRI, r3
 800bbea:	f3bf 8f6f 	isb	sy
 800bbee:	f3bf 8f4f 	dsb	sy
 800bbf2:	60bb      	str	r3, [r7, #8]
}
 800bbf4:	bf00      	nop
 800bbf6:	e7fe      	b.n	800bbf6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800bbf8:	693b      	ldr	r3, [r7, #16]
 800bbfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bbfc:	1e5a      	subs	r2, r3, #1
 800bbfe:	693b      	ldr	r3, [r7, #16]
 800bc00:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	d02c      	beq.n	800bc68 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800bc0e:	693b      	ldr	r3, [r7, #16]
 800bc10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d128      	bne.n	800bc68 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc16:	693b      	ldr	r3, [r7, #16]
 800bc18:	3304      	adds	r3, #4
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	f7fe fc70 	bl	800a500 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800bc20:	693b      	ldr	r3, [r7, #16]
 800bc22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bc24:	693b      	ldr	r3, [r7, #16]
 800bc26:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc28:	693b      	ldr	r3, [r7, #16]
 800bc2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc2c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bc34:	693b      	ldr	r3, [r7, #16]
 800bc36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc38:	4b0f      	ldr	r3, [pc, #60]	; (800bc78 <xTaskPriorityDisinherit+0xd4>)
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d903      	bls.n	800bc48 <xTaskPriorityDisinherit+0xa4>
 800bc40:	693b      	ldr	r3, [r7, #16]
 800bc42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc44:	4a0c      	ldr	r2, [pc, #48]	; (800bc78 <xTaskPriorityDisinherit+0xd4>)
 800bc46:	6013      	str	r3, [r2, #0]
 800bc48:	693b      	ldr	r3, [r7, #16]
 800bc4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc4c:	4613      	mov	r3, r2
 800bc4e:	009b      	lsls	r3, r3, #2
 800bc50:	4413      	add	r3, r2
 800bc52:	009b      	lsls	r3, r3, #2
 800bc54:	4a09      	ldr	r2, [pc, #36]	; (800bc7c <xTaskPriorityDisinherit+0xd8>)
 800bc56:	441a      	add	r2, r3
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	3304      	adds	r3, #4
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	4610      	mov	r0, r2
 800bc60:	f7fe fbf1 	bl	800a446 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bc64:	2301      	movs	r3, #1
 800bc66:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bc68:	697b      	ldr	r3, [r7, #20]
	}
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	3718      	adds	r7, #24
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}
 800bc72:	bf00      	nop
 800bc74:	20000c04 	.word	0x20000c04
 800bc78:	200010e0 	.word	0x200010e0
 800bc7c:	20000c08 	.word	0x20000c08

0800bc80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b084      	sub	sp, #16
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
 800bc88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bc8a:	4b21      	ldr	r3, [pc, #132]	; (800bd10 <prvAddCurrentTaskToDelayedList+0x90>)
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc90:	4b20      	ldr	r3, [pc, #128]	; (800bd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800bc92:	681b      	ldr	r3, [r3, #0]
 800bc94:	3304      	adds	r3, #4
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7fe fc32 	bl	800a500 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bca2:	d10a      	bne.n	800bcba <prvAddCurrentTaskToDelayedList+0x3a>
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d007      	beq.n	800bcba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bcaa:	4b1a      	ldr	r3, [pc, #104]	; (800bd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	3304      	adds	r3, #4
 800bcb0:	4619      	mov	r1, r3
 800bcb2:	4819      	ldr	r0, [pc, #100]	; (800bd18 <prvAddCurrentTaskToDelayedList+0x98>)
 800bcb4:	f7fe fbc7 	bl	800a446 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bcb8:	e026      	b.n	800bd08 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bcba:	68fa      	ldr	r2, [r7, #12]
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	4413      	add	r3, r2
 800bcc0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bcc2:	4b14      	ldr	r3, [pc, #80]	; (800bd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	68ba      	ldr	r2, [r7, #8]
 800bcc8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bcca:	68ba      	ldr	r2, [r7, #8]
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	429a      	cmp	r2, r3
 800bcd0:	d209      	bcs.n	800bce6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bcd2:	4b12      	ldr	r3, [pc, #72]	; (800bd1c <prvAddCurrentTaskToDelayedList+0x9c>)
 800bcd4:	681a      	ldr	r2, [r3, #0]
 800bcd6:	4b0f      	ldr	r3, [pc, #60]	; (800bd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	3304      	adds	r3, #4
 800bcdc:	4619      	mov	r1, r3
 800bcde:	4610      	mov	r0, r2
 800bce0:	f7fe fbd5 	bl	800a48e <vListInsert>
}
 800bce4:	e010      	b.n	800bd08 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bce6:	4b0e      	ldr	r3, [pc, #56]	; (800bd20 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bce8:	681a      	ldr	r2, [r3, #0]
 800bcea:	4b0a      	ldr	r3, [pc, #40]	; (800bd14 <prvAddCurrentTaskToDelayedList+0x94>)
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	3304      	adds	r3, #4
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	4610      	mov	r0, r2
 800bcf4:	f7fe fbcb 	bl	800a48e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bcf8:	4b0a      	ldr	r3, [pc, #40]	; (800bd24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	68ba      	ldr	r2, [r7, #8]
 800bcfe:	429a      	cmp	r2, r3
 800bd00:	d202      	bcs.n	800bd08 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bd02:	4a08      	ldr	r2, [pc, #32]	; (800bd24 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bd04:	68bb      	ldr	r3, [r7, #8]
 800bd06:	6013      	str	r3, [r2, #0]
}
 800bd08:	bf00      	nop
 800bd0a:	3710      	adds	r7, #16
 800bd0c:	46bd      	mov	sp, r7
 800bd0e:	bd80      	pop	{r7, pc}
 800bd10:	200010dc 	.word	0x200010dc
 800bd14:	20000c04 	.word	0x20000c04
 800bd18:	200010c4 	.word	0x200010c4
 800bd1c:	20001094 	.word	0x20001094
 800bd20:	20001090 	.word	0x20001090
 800bd24:	200010f8 	.word	0x200010f8

0800bd28 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b08a      	sub	sp, #40	; 0x28
 800bd2c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bd2e:	2300      	movs	r3, #0
 800bd30:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bd32:	f000 fb07 	bl	800c344 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bd36:	4b1c      	ldr	r3, [pc, #112]	; (800bda8 <xTimerCreateTimerTask+0x80>)
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d021      	beq.n	800bd82 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bd42:	2300      	movs	r3, #0
 800bd44:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bd46:	1d3a      	adds	r2, r7, #4
 800bd48:	f107 0108 	add.w	r1, r7, #8
 800bd4c:	f107 030c 	add.w	r3, r7, #12
 800bd50:	4618      	mov	r0, r3
 800bd52:	f7fe fb31 	bl	800a3b8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bd56:	6879      	ldr	r1, [r7, #4]
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	68fa      	ldr	r2, [r7, #12]
 800bd5c:	9202      	str	r2, [sp, #8]
 800bd5e:	9301      	str	r3, [sp, #4]
 800bd60:	2302      	movs	r3, #2
 800bd62:	9300      	str	r3, [sp, #0]
 800bd64:	2300      	movs	r3, #0
 800bd66:	460a      	mov	r2, r1
 800bd68:	4910      	ldr	r1, [pc, #64]	; (800bdac <xTimerCreateTimerTask+0x84>)
 800bd6a:	4811      	ldr	r0, [pc, #68]	; (800bdb0 <xTimerCreateTimerTask+0x88>)
 800bd6c:	f7ff f8de 	bl	800af2c <xTaskCreateStatic>
 800bd70:	4603      	mov	r3, r0
 800bd72:	4a10      	ldr	r2, [pc, #64]	; (800bdb4 <xTimerCreateTimerTask+0x8c>)
 800bd74:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bd76:	4b0f      	ldr	r3, [pc, #60]	; (800bdb4 <xTimerCreateTimerTask+0x8c>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d001      	beq.n	800bd82 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bd7e:	2301      	movs	r3, #1
 800bd80:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d10a      	bne.n	800bd9e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800bd88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd8c:	f383 8811 	msr	BASEPRI, r3
 800bd90:	f3bf 8f6f 	isb	sy
 800bd94:	f3bf 8f4f 	dsb	sy
 800bd98:	613b      	str	r3, [r7, #16]
}
 800bd9a:	bf00      	nop
 800bd9c:	e7fe      	b.n	800bd9c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bd9e:	697b      	ldr	r3, [r7, #20]
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3718      	adds	r7, #24
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}
 800bda8:	20001134 	.word	0x20001134
 800bdac:	0800dcc0 	.word	0x0800dcc0
 800bdb0:	0800beed 	.word	0x0800beed
 800bdb4:	20001138 	.word	0x20001138

0800bdb8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bdb8:	b580      	push	{r7, lr}
 800bdba:	b08a      	sub	sp, #40	; 0x28
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	60f8      	str	r0, [r7, #12]
 800bdc0:	60b9      	str	r1, [r7, #8]
 800bdc2:	607a      	str	r2, [r7, #4]
 800bdc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d10a      	bne.n	800bde6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800bdd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd4:	f383 8811 	msr	BASEPRI, r3
 800bdd8:	f3bf 8f6f 	isb	sy
 800bddc:	f3bf 8f4f 	dsb	sy
 800bde0:	623b      	str	r3, [r7, #32]
}
 800bde2:	bf00      	nop
 800bde4:	e7fe      	b.n	800bde4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bde6:	4b1a      	ldr	r3, [pc, #104]	; (800be50 <xTimerGenericCommand+0x98>)
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d02a      	beq.n	800be44 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bdee:	68bb      	ldr	r3, [r7, #8]
 800bdf0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bdfa:	68bb      	ldr	r3, [r7, #8]
 800bdfc:	2b05      	cmp	r3, #5
 800bdfe:	dc18      	bgt.n	800be32 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800be00:	f7ff feb2 	bl	800bb68 <xTaskGetSchedulerState>
 800be04:	4603      	mov	r3, r0
 800be06:	2b02      	cmp	r3, #2
 800be08:	d109      	bne.n	800be1e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800be0a:	4b11      	ldr	r3, [pc, #68]	; (800be50 <xTimerGenericCommand+0x98>)
 800be0c:	6818      	ldr	r0, [r3, #0]
 800be0e:	f107 0110 	add.w	r1, r7, #16
 800be12:	2300      	movs	r3, #0
 800be14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be16:	f7fe fca1 	bl	800a75c <xQueueGenericSend>
 800be1a:	6278      	str	r0, [r7, #36]	; 0x24
 800be1c:	e012      	b.n	800be44 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800be1e:	4b0c      	ldr	r3, [pc, #48]	; (800be50 <xTimerGenericCommand+0x98>)
 800be20:	6818      	ldr	r0, [r3, #0]
 800be22:	f107 0110 	add.w	r1, r7, #16
 800be26:	2300      	movs	r3, #0
 800be28:	2200      	movs	r2, #0
 800be2a:	f7fe fc97 	bl	800a75c <xQueueGenericSend>
 800be2e:	6278      	str	r0, [r7, #36]	; 0x24
 800be30:	e008      	b.n	800be44 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800be32:	4b07      	ldr	r3, [pc, #28]	; (800be50 <xTimerGenericCommand+0x98>)
 800be34:	6818      	ldr	r0, [r3, #0]
 800be36:	f107 0110 	add.w	r1, r7, #16
 800be3a:	2300      	movs	r3, #0
 800be3c:	683a      	ldr	r2, [r7, #0]
 800be3e:	f7fe fd8b 	bl	800a958 <xQueueGenericSendFromISR>
 800be42:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800be44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800be46:	4618      	mov	r0, r3
 800be48:	3728      	adds	r7, #40	; 0x28
 800be4a:	46bd      	mov	sp, r7
 800be4c:	bd80      	pop	{r7, pc}
 800be4e:	bf00      	nop
 800be50:	20001134 	.word	0x20001134

0800be54 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b088      	sub	sp, #32
 800be58:	af02      	add	r7, sp, #8
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be5e:	4b22      	ldr	r3, [pc, #136]	; (800bee8 <prvProcessExpiredTimer+0x94>)
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	68db      	ldr	r3, [r3, #12]
 800be64:	68db      	ldr	r3, [r3, #12]
 800be66:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be68:	697b      	ldr	r3, [r7, #20]
 800be6a:	3304      	adds	r3, #4
 800be6c:	4618      	mov	r0, r3
 800be6e:	f7fe fb47 	bl	800a500 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be78:	f003 0304 	and.w	r3, r3, #4
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d022      	beq.n	800bec6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	699a      	ldr	r2, [r3, #24]
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	18d1      	adds	r1, r2, r3
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	683a      	ldr	r2, [r7, #0]
 800be8c:	6978      	ldr	r0, [r7, #20]
 800be8e:	f000 f8d1 	bl	800c034 <prvInsertTimerInActiveList>
 800be92:	4603      	mov	r3, r0
 800be94:	2b00      	cmp	r3, #0
 800be96:	d01f      	beq.n	800bed8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800be98:	2300      	movs	r3, #0
 800be9a:	9300      	str	r3, [sp, #0]
 800be9c:	2300      	movs	r3, #0
 800be9e:	687a      	ldr	r2, [r7, #4]
 800bea0:	2100      	movs	r1, #0
 800bea2:	6978      	ldr	r0, [r7, #20]
 800bea4:	f7ff ff88 	bl	800bdb8 <xTimerGenericCommand>
 800bea8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d113      	bne.n	800bed8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800beb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800beb4:	f383 8811 	msr	BASEPRI, r3
 800beb8:	f3bf 8f6f 	isb	sy
 800bebc:	f3bf 8f4f 	dsb	sy
 800bec0:	60fb      	str	r3, [r7, #12]
}
 800bec2:	bf00      	nop
 800bec4:	e7fe      	b.n	800bec4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bec6:	697b      	ldr	r3, [r7, #20]
 800bec8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800becc:	f023 0301 	bic.w	r3, r3, #1
 800bed0:	b2da      	uxtb	r2, r3
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bed8:	697b      	ldr	r3, [r7, #20]
 800beda:	6a1b      	ldr	r3, [r3, #32]
 800bedc:	6978      	ldr	r0, [r7, #20]
 800bede:	4798      	blx	r3
}
 800bee0:	bf00      	nop
 800bee2:	3718      	adds	r7, #24
 800bee4:	46bd      	mov	sp, r7
 800bee6:	bd80      	pop	{r7, pc}
 800bee8:	2000112c 	.word	0x2000112c

0800beec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b084      	sub	sp, #16
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bef4:	f107 0308 	add.w	r3, r7, #8
 800bef8:	4618      	mov	r0, r3
 800befa:	f000 f857 	bl	800bfac <prvGetNextExpireTime>
 800befe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bf00:	68bb      	ldr	r3, [r7, #8]
 800bf02:	4619      	mov	r1, r3
 800bf04:	68f8      	ldr	r0, [r7, #12]
 800bf06:	f000 f803 	bl	800bf10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bf0a:	f000 f8d5 	bl	800c0b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bf0e:	e7f1      	b.n	800bef4 <prvTimerTask+0x8>

0800bf10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b084      	sub	sp, #16
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
 800bf18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bf1a:	f7ff fa43 	bl	800b3a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bf1e:	f107 0308 	add.w	r3, r7, #8
 800bf22:	4618      	mov	r0, r3
 800bf24:	f000 f866 	bl	800bff4 <prvSampleTimeNow>
 800bf28:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bf2a:	68bb      	ldr	r3, [r7, #8]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d130      	bne.n	800bf92 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d10a      	bne.n	800bf4c <prvProcessTimerOrBlockTask+0x3c>
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	429a      	cmp	r2, r3
 800bf3c:	d806      	bhi.n	800bf4c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bf3e:	f7ff fa3f 	bl	800b3c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bf42:	68f9      	ldr	r1, [r7, #12]
 800bf44:	6878      	ldr	r0, [r7, #4]
 800bf46:	f7ff ff85 	bl	800be54 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bf4a:	e024      	b.n	800bf96 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d008      	beq.n	800bf64 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bf52:	4b13      	ldr	r3, [pc, #76]	; (800bfa0 <prvProcessTimerOrBlockTask+0x90>)
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d101      	bne.n	800bf60 <prvProcessTimerOrBlockTask+0x50>
 800bf5c:	2301      	movs	r3, #1
 800bf5e:	e000      	b.n	800bf62 <prvProcessTimerOrBlockTask+0x52>
 800bf60:	2300      	movs	r3, #0
 800bf62:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bf64:	4b0f      	ldr	r3, [pc, #60]	; (800bfa4 <prvProcessTimerOrBlockTask+0x94>)
 800bf66:	6818      	ldr	r0, [r3, #0]
 800bf68:	687a      	ldr	r2, [r7, #4]
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	1ad3      	subs	r3, r2, r3
 800bf6e:	683a      	ldr	r2, [r7, #0]
 800bf70:	4619      	mov	r1, r3
 800bf72:	f7fe ffa7 	bl	800aec4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bf76:	f7ff fa23 	bl	800b3c0 <xTaskResumeAll>
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d10a      	bne.n	800bf96 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bf80:	4b09      	ldr	r3, [pc, #36]	; (800bfa8 <prvProcessTimerOrBlockTask+0x98>)
 800bf82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf86:	601a      	str	r2, [r3, #0]
 800bf88:	f3bf 8f4f 	dsb	sy
 800bf8c:	f3bf 8f6f 	isb	sy
}
 800bf90:	e001      	b.n	800bf96 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bf92:	f7ff fa15 	bl	800b3c0 <xTaskResumeAll>
}
 800bf96:	bf00      	nop
 800bf98:	3710      	adds	r7, #16
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	20001130 	.word	0x20001130
 800bfa4:	20001134 	.word	0x20001134
 800bfa8:	e000ed04 	.word	0xe000ed04

0800bfac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bfac:	b480      	push	{r7}
 800bfae:	b085      	sub	sp, #20
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bfb4:	4b0e      	ldr	r3, [pc, #56]	; (800bff0 <prvGetNextExpireTime+0x44>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d101      	bne.n	800bfc2 <prvGetNextExpireTime+0x16>
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	e000      	b.n	800bfc4 <prvGetNextExpireTime+0x18>
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d105      	bne.n	800bfdc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bfd0:	4b07      	ldr	r3, [pc, #28]	; (800bff0 <prvGetNextExpireTime+0x44>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	68db      	ldr	r3, [r3, #12]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	60fb      	str	r3, [r7, #12]
 800bfda:	e001      	b.n	800bfe0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3714      	adds	r7, #20
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfec:	4770      	bx	lr
 800bfee:	bf00      	nop
 800bff0:	2000112c 	.word	0x2000112c

0800bff4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bff4:	b580      	push	{r7, lr}
 800bff6:	b084      	sub	sp, #16
 800bff8:	af00      	add	r7, sp, #0
 800bffa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bffc:	f7ff fa7e 	bl	800b4fc <xTaskGetTickCount>
 800c000:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c002:	4b0b      	ldr	r3, [pc, #44]	; (800c030 <prvSampleTimeNow+0x3c>)
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	68fa      	ldr	r2, [r7, #12]
 800c008:	429a      	cmp	r2, r3
 800c00a:	d205      	bcs.n	800c018 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c00c:	f000 f936 	bl	800c27c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2201      	movs	r2, #1
 800c014:	601a      	str	r2, [r3, #0]
 800c016:	e002      	b.n	800c01e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	2200      	movs	r2, #0
 800c01c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c01e:	4a04      	ldr	r2, [pc, #16]	; (800c030 <prvSampleTimeNow+0x3c>)
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c024:	68fb      	ldr	r3, [r7, #12]
}
 800c026:	4618      	mov	r0, r3
 800c028:	3710      	adds	r7, #16
 800c02a:	46bd      	mov	sp, r7
 800c02c:	bd80      	pop	{r7, pc}
 800c02e:	bf00      	nop
 800c030:	2000113c 	.word	0x2000113c

0800c034 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c034:	b580      	push	{r7, lr}
 800c036:	b086      	sub	sp, #24
 800c038:	af00      	add	r7, sp, #0
 800c03a:	60f8      	str	r0, [r7, #12]
 800c03c:	60b9      	str	r1, [r7, #8]
 800c03e:	607a      	str	r2, [r7, #4]
 800c040:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c042:	2300      	movs	r3, #0
 800c044:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	68ba      	ldr	r2, [r7, #8]
 800c04a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	68fa      	ldr	r2, [r7, #12]
 800c050:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c052:	68ba      	ldr	r2, [r7, #8]
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	429a      	cmp	r2, r3
 800c058:	d812      	bhi.n	800c080 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c05a:	687a      	ldr	r2, [r7, #4]
 800c05c:	683b      	ldr	r3, [r7, #0]
 800c05e:	1ad2      	subs	r2, r2, r3
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	699b      	ldr	r3, [r3, #24]
 800c064:	429a      	cmp	r2, r3
 800c066:	d302      	bcc.n	800c06e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c068:	2301      	movs	r3, #1
 800c06a:	617b      	str	r3, [r7, #20]
 800c06c:	e01b      	b.n	800c0a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c06e:	4b10      	ldr	r3, [pc, #64]	; (800c0b0 <prvInsertTimerInActiveList+0x7c>)
 800c070:	681a      	ldr	r2, [r3, #0]
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	3304      	adds	r3, #4
 800c076:	4619      	mov	r1, r3
 800c078:	4610      	mov	r0, r2
 800c07a:	f7fe fa08 	bl	800a48e <vListInsert>
 800c07e:	e012      	b.n	800c0a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c080:	687a      	ldr	r2, [r7, #4]
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	429a      	cmp	r2, r3
 800c086:	d206      	bcs.n	800c096 <prvInsertTimerInActiveList+0x62>
 800c088:	68ba      	ldr	r2, [r7, #8]
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	429a      	cmp	r2, r3
 800c08e:	d302      	bcc.n	800c096 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c090:	2301      	movs	r3, #1
 800c092:	617b      	str	r3, [r7, #20]
 800c094:	e007      	b.n	800c0a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c096:	4b07      	ldr	r3, [pc, #28]	; (800c0b4 <prvInsertTimerInActiveList+0x80>)
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	3304      	adds	r3, #4
 800c09e:	4619      	mov	r1, r3
 800c0a0:	4610      	mov	r0, r2
 800c0a2:	f7fe f9f4 	bl	800a48e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c0a6:	697b      	ldr	r3, [r7, #20]
}
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	3718      	adds	r7, #24
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	20001130 	.word	0x20001130
 800c0b4:	2000112c 	.word	0x2000112c

0800c0b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c0b8:	b580      	push	{r7, lr}
 800c0ba:	b08e      	sub	sp, #56	; 0x38
 800c0bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c0be:	e0ca      	b.n	800c256 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	da18      	bge.n	800c0f8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c0c6:	1d3b      	adds	r3, r7, #4
 800c0c8:	3304      	adds	r3, #4
 800c0ca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c0cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d10a      	bne.n	800c0e8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c0d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0d6:	f383 8811 	msr	BASEPRI, r3
 800c0da:	f3bf 8f6f 	isb	sy
 800c0de:	f3bf 8f4f 	dsb	sy
 800c0e2:	61fb      	str	r3, [r7, #28]
}
 800c0e4:	bf00      	nop
 800c0e6:	e7fe      	b.n	800c0e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c0e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c0ee:	6850      	ldr	r0, [r2, #4]
 800c0f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c0f2:	6892      	ldr	r2, [r2, #8]
 800c0f4:	4611      	mov	r1, r2
 800c0f6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	f2c0 80ab 	blt.w	800c256 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c106:	695b      	ldr	r3, [r3, #20]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d004      	beq.n	800c116 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c10e:	3304      	adds	r3, #4
 800c110:	4618      	mov	r0, r3
 800c112:	f7fe f9f5 	bl	800a500 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c116:	463b      	mov	r3, r7
 800c118:	4618      	mov	r0, r3
 800c11a:	f7ff ff6b 	bl	800bff4 <prvSampleTimeNow>
 800c11e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2b09      	cmp	r3, #9
 800c124:	f200 8096 	bhi.w	800c254 <prvProcessReceivedCommands+0x19c>
 800c128:	a201      	add	r2, pc, #4	; (adr r2, 800c130 <prvProcessReceivedCommands+0x78>)
 800c12a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c12e:	bf00      	nop
 800c130:	0800c159 	.word	0x0800c159
 800c134:	0800c159 	.word	0x0800c159
 800c138:	0800c159 	.word	0x0800c159
 800c13c:	0800c1cd 	.word	0x0800c1cd
 800c140:	0800c1e1 	.word	0x0800c1e1
 800c144:	0800c22b 	.word	0x0800c22b
 800c148:	0800c159 	.word	0x0800c159
 800c14c:	0800c159 	.word	0x0800c159
 800c150:	0800c1cd 	.word	0x0800c1cd
 800c154:	0800c1e1 	.word	0x0800c1e1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c15a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c15e:	f043 0301 	orr.w	r3, r3, #1
 800c162:	b2da      	uxtb	r2, r3
 800c164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c166:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c16a:	68ba      	ldr	r2, [r7, #8]
 800c16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c16e:	699b      	ldr	r3, [r3, #24]
 800c170:	18d1      	adds	r1, r2, r3
 800c172:	68bb      	ldr	r3, [r7, #8]
 800c174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c176:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c178:	f7ff ff5c 	bl	800c034 <prvInsertTimerInActiveList>
 800c17c:	4603      	mov	r3, r0
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d069      	beq.n	800c256 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c184:	6a1b      	ldr	r3, [r3, #32]
 800c186:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c188:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c18a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c18c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c190:	f003 0304 	and.w	r3, r3, #4
 800c194:	2b00      	cmp	r3, #0
 800c196:	d05e      	beq.n	800c256 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c198:	68ba      	ldr	r2, [r7, #8]
 800c19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c19c:	699b      	ldr	r3, [r3, #24]
 800c19e:	441a      	add	r2, r3
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	9300      	str	r3, [sp, #0]
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	2100      	movs	r1, #0
 800c1a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c1aa:	f7ff fe05 	bl	800bdb8 <xTimerGenericCommand>
 800c1ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c1b0:	6a3b      	ldr	r3, [r7, #32]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d14f      	bne.n	800c256 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c1b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1ba:	f383 8811 	msr	BASEPRI, r3
 800c1be:	f3bf 8f6f 	isb	sy
 800c1c2:	f3bf 8f4f 	dsb	sy
 800c1c6:	61bb      	str	r3, [r7, #24]
}
 800c1c8:	bf00      	nop
 800c1ca:	e7fe      	b.n	800c1ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c1cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c1d2:	f023 0301 	bic.w	r3, r3, #1
 800c1d6:	b2da      	uxtb	r2, r3
 800c1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c1de:	e03a      	b.n	800c256 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c1e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c1e6:	f043 0301 	orr.w	r3, r3, #1
 800c1ea:	b2da      	uxtb	r2, r3
 800c1ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c1f2:	68ba      	ldr	r2, [r7, #8]
 800c1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1f6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c1f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1fa:	699b      	ldr	r3, [r3, #24]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d10a      	bne.n	800c216 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c200:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c204:	f383 8811 	msr	BASEPRI, r3
 800c208:	f3bf 8f6f 	isb	sy
 800c20c:	f3bf 8f4f 	dsb	sy
 800c210:	617b      	str	r3, [r7, #20]
}
 800c212:	bf00      	nop
 800c214:	e7fe      	b.n	800c214 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c218:	699a      	ldr	r2, [r3, #24]
 800c21a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c21c:	18d1      	adds	r1, r2, r3
 800c21e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c222:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c224:	f7ff ff06 	bl	800c034 <prvInsertTimerInActiveList>
					break;
 800c228:	e015      	b.n	800c256 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c22a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c22c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c230:	f003 0302 	and.w	r3, r3, #2
 800c234:	2b00      	cmp	r3, #0
 800c236:	d103      	bne.n	800c240 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c238:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c23a:	f000 fbe1 	bl	800ca00 <vPortFree>
 800c23e:	e00a      	b.n	800c256 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c242:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c246:	f023 0301 	bic.w	r3, r3, #1
 800c24a:	b2da      	uxtb	r2, r3
 800c24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c24e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c252:	e000      	b.n	800c256 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800c254:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c256:	4b08      	ldr	r3, [pc, #32]	; (800c278 <prvProcessReceivedCommands+0x1c0>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	1d39      	adds	r1, r7, #4
 800c25c:	2200      	movs	r2, #0
 800c25e:	4618      	mov	r0, r3
 800c260:	f7fe fc16 	bl	800aa90 <xQueueReceive>
 800c264:	4603      	mov	r3, r0
 800c266:	2b00      	cmp	r3, #0
 800c268:	f47f af2a 	bne.w	800c0c0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c26c:	bf00      	nop
 800c26e:	bf00      	nop
 800c270:	3730      	adds	r7, #48	; 0x30
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}
 800c276:	bf00      	nop
 800c278:	20001134 	.word	0x20001134

0800c27c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c27c:	b580      	push	{r7, lr}
 800c27e:	b088      	sub	sp, #32
 800c280:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c282:	e048      	b.n	800c316 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c284:	4b2d      	ldr	r3, [pc, #180]	; (800c33c <prvSwitchTimerLists+0xc0>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	68db      	ldr	r3, [r3, #12]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c28e:	4b2b      	ldr	r3, [pc, #172]	; (800c33c <prvSwitchTimerLists+0xc0>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	68db      	ldr	r3, [r3, #12]
 800c294:	68db      	ldr	r3, [r3, #12]
 800c296:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	3304      	adds	r3, #4
 800c29c:	4618      	mov	r0, r3
 800c29e:	f7fe f92f 	bl	800a500 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	6a1b      	ldr	r3, [r3, #32]
 800c2a6:	68f8      	ldr	r0, [r7, #12]
 800c2a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c2b0:	f003 0304 	and.w	r3, r3, #4
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d02e      	beq.n	800c316 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	699b      	ldr	r3, [r3, #24]
 800c2bc:	693a      	ldr	r2, [r7, #16]
 800c2be:	4413      	add	r3, r2
 800c2c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c2c2:	68ba      	ldr	r2, [r7, #8]
 800c2c4:	693b      	ldr	r3, [r7, #16]
 800c2c6:	429a      	cmp	r2, r3
 800c2c8:	d90e      	bls.n	800c2e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	68ba      	ldr	r2, [r7, #8]
 800c2ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	68fa      	ldr	r2, [r7, #12]
 800c2d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c2d6:	4b19      	ldr	r3, [pc, #100]	; (800c33c <prvSwitchTimerLists+0xc0>)
 800c2d8:	681a      	ldr	r2, [r3, #0]
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	3304      	adds	r3, #4
 800c2de:	4619      	mov	r1, r3
 800c2e0:	4610      	mov	r0, r2
 800c2e2:	f7fe f8d4 	bl	800a48e <vListInsert>
 800c2e6:	e016      	b.n	800c316 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	9300      	str	r3, [sp, #0]
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	693a      	ldr	r2, [r7, #16]
 800c2f0:	2100      	movs	r1, #0
 800c2f2:	68f8      	ldr	r0, [r7, #12]
 800c2f4:	f7ff fd60 	bl	800bdb8 <xTimerGenericCommand>
 800c2f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d10a      	bne.n	800c316 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c304:	f383 8811 	msr	BASEPRI, r3
 800c308:	f3bf 8f6f 	isb	sy
 800c30c:	f3bf 8f4f 	dsb	sy
 800c310:	603b      	str	r3, [r7, #0]
}
 800c312:	bf00      	nop
 800c314:	e7fe      	b.n	800c314 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c316:	4b09      	ldr	r3, [pc, #36]	; (800c33c <prvSwitchTimerLists+0xc0>)
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d1b1      	bne.n	800c284 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c320:	4b06      	ldr	r3, [pc, #24]	; (800c33c <prvSwitchTimerLists+0xc0>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c326:	4b06      	ldr	r3, [pc, #24]	; (800c340 <prvSwitchTimerLists+0xc4>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	4a04      	ldr	r2, [pc, #16]	; (800c33c <prvSwitchTimerLists+0xc0>)
 800c32c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c32e:	4a04      	ldr	r2, [pc, #16]	; (800c340 <prvSwitchTimerLists+0xc4>)
 800c330:	697b      	ldr	r3, [r7, #20]
 800c332:	6013      	str	r3, [r2, #0]
}
 800c334:	bf00      	nop
 800c336:	3718      	adds	r7, #24
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}
 800c33c:	2000112c 	.word	0x2000112c
 800c340:	20001130 	.word	0x20001130

0800c344 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b082      	sub	sp, #8
 800c348:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c34a:	f000 f96b 	bl	800c624 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c34e:	4b15      	ldr	r3, [pc, #84]	; (800c3a4 <prvCheckForValidListAndQueue+0x60>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d120      	bne.n	800c398 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c356:	4814      	ldr	r0, [pc, #80]	; (800c3a8 <prvCheckForValidListAndQueue+0x64>)
 800c358:	f7fe f848 	bl	800a3ec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c35c:	4813      	ldr	r0, [pc, #76]	; (800c3ac <prvCheckForValidListAndQueue+0x68>)
 800c35e:	f7fe f845 	bl	800a3ec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c362:	4b13      	ldr	r3, [pc, #76]	; (800c3b0 <prvCheckForValidListAndQueue+0x6c>)
 800c364:	4a10      	ldr	r2, [pc, #64]	; (800c3a8 <prvCheckForValidListAndQueue+0x64>)
 800c366:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c368:	4b12      	ldr	r3, [pc, #72]	; (800c3b4 <prvCheckForValidListAndQueue+0x70>)
 800c36a:	4a10      	ldr	r2, [pc, #64]	; (800c3ac <prvCheckForValidListAndQueue+0x68>)
 800c36c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c36e:	2300      	movs	r3, #0
 800c370:	9300      	str	r3, [sp, #0]
 800c372:	4b11      	ldr	r3, [pc, #68]	; (800c3b8 <prvCheckForValidListAndQueue+0x74>)
 800c374:	4a11      	ldr	r2, [pc, #68]	; (800c3bc <prvCheckForValidListAndQueue+0x78>)
 800c376:	2110      	movs	r1, #16
 800c378:	200a      	movs	r0, #10
 800c37a:	f7fe f953 	bl	800a624 <xQueueGenericCreateStatic>
 800c37e:	4603      	mov	r3, r0
 800c380:	4a08      	ldr	r2, [pc, #32]	; (800c3a4 <prvCheckForValidListAndQueue+0x60>)
 800c382:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c384:	4b07      	ldr	r3, [pc, #28]	; (800c3a4 <prvCheckForValidListAndQueue+0x60>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d005      	beq.n	800c398 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c38c:	4b05      	ldr	r3, [pc, #20]	; (800c3a4 <prvCheckForValidListAndQueue+0x60>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	490b      	ldr	r1, [pc, #44]	; (800c3c0 <prvCheckForValidListAndQueue+0x7c>)
 800c392:	4618      	mov	r0, r3
 800c394:	f7fe fd6c 	bl	800ae70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c398:	f000 f974 	bl	800c684 <vPortExitCritical>
}
 800c39c:	bf00      	nop
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bd80      	pop	{r7, pc}
 800c3a2:	bf00      	nop
 800c3a4:	20001134 	.word	0x20001134
 800c3a8:	20001104 	.word	0x20001104
 800c3ac:	20001118 	.word	0x20001118
 800c3b0:	2000112c 	.word	0x2000112c
 800c3b4:	20001130 	.word	0x20001130
 800c3b8:	200011e0 	.word	0x200011e0
 800c3bc:	20001140 	.word	0x20001140
 800c3c0:	0800dcc8 	.word	0x0800dcc8

0800c3c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c3c4:	b480      	push	{r7}
 800c3c6:	b085      	sub	sp, #20
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	60f8      	str	r0, [r7, #12]
 800c3cc:	60b9      	str	r1, [r7, #8]
 800c3ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	3b04      	subs	r3, #4
 800c3d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c3dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	3b04      	subs	r3, #4
 800c3e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	f023 0201 	bic.w	r2, r3, #1
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	3b04      	subs	r3, #4
 800c3f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c3f4:	4a0c      	ldr	r2, [pc, #48]	; (800c428 <pxPortInitialiseStack+0x64>)
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	3b14      	subs	r3, #20
 800c3fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c400:	687a      	ldr	r2, [r7, #4]
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	3b04      	subs	r3, #4
 800c40a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f06f 0202 	mvn.w	r2, #2
 800c412:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	3b20      	subs	r3, #32
 800c418:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c41a:	68fb      	ldr	r3, [r7, #12]
}
 800c41c:	4618      	mov	r0, r3
 800c41e:	3714      	adds	r7, #20
 800c420:	46bd      	mov	sp, r7
 800c422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c426:	4770      	bx	lr
 800c428:	0800c42d 	.word	0x0800c42d

0800c42c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c42c:	b480      	push	{r7}
 800c42e:	b085      	sub	sp, #20
 800c430:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c432:	2300      	movs	r3, #0
 800c434:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c436:	4b12      	ldr	r3, [pc, #72]	; (800c480 <prvTaskExitError+0x54>)
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c43e:	d00a      	beq.n	800c456 <prvTaskExitError+0x2a>
	__asm volatile
 800c440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c444:	f383 8811 	msr	BASEPRI, r3
 800c448:	f3bf 8f6f 	isb	sy
 800c44c:	f3bf 8f4f 	dsb	sy
 800c450:	60fb      	str	r3, [r7, #12]
}
 800c452:	bf00      	nop
 800c454:	e7fe      	b.n	800c454 <prvTaskExitError+0x28>
	__asm volatile
 800c456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c45a:	f383 8811 	msr	BASEPRI, r3
 800c45e:	f3bf 8f6f 	isb	sy
 800c462:	f3bf 8f4f 	dsb	sy
 800c466:	60bb      	str	r3, [r7, #8]
}
 800c468:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c46a:	bf00      	nop
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d0fc      	beq.n	800c46c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c472:	bf00      	nop
 800c474:	bf00      	nop
 800c476:	3714      	adds	r7, #20
 800c478:	46bd      	mov	sp, r7
 800c47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47e:	4770      	bx	lr
 800c480:	2000014c 	.word	0x2000014c
	...

0800c490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c490:	4b07      	ldr	r3, [pc, #28]	; (800c4b0 <pxCurrentTCBConst2>)
 800c492:	6819      	ldr	r1, [r3, #0]
 800c494:	6808      	ldr	r0, [r1, #0]
 800c496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c49a:	f380 8809 	msr	PSP, r0
 800c49e:	f3bf 8f6f 	isb	sy
 800c4a2:	f04f 0000 	mov.w	r0, #0
 800c4a6:	f380 8811 	msr	BASEPRI, r0
 800c4aa:	4770      	bx	lr
 800c4ac:	f3af 8000 	nop.w

0800c4b0 <pxCurrentTCBConst2>:
 800c4b0:	20000c04 	.word	0x20000c04
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c4b4:	bf00      	nop
 800c4b6:	bf00      	nop

0800c4b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c4b8:	4808      	ldr	r0, [pc, #32]	; (800c4dc <prvPortStartFirstTask+0x24>)
 800c4ba:	6800      	ldr	r0, [r0, #0]
 800c4bc:	6800      	ldr	r0, [r0, #0]
 800c4be:	f380 8808 	msr	MSP, r0
 800c4c2:	f04f 0000 	mov.w	r0, #0
 800c4c6:	f380 8814 	msr	CONTROL, r0
 800c4ca:	b662      	cpsie	i
 800c4cc:	b661      	cpsie	f
 800c4ce:	f3bf 8f4f 	dsb	sy
 800c4d2:	f3bf 8f6f 	isb	sy
 800c4d6:	df00      	svc	0
 800c4d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c4da:	bf00      	nop
 800c4dc:	e000ed08 	.word	0xe000ed08

0800c4e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b086      	sub	sp, #24
 800c4e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c4e6:	4b46      	ldr	r3, [pc, #280]	; (800c600 <xPortStartScheduler+0x120>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	4a46      	ldr	r2, [pc, #280]	; (800c604 <xPortStartScheduler+0x124>)
 800c4ec:	4293      	cmp	r3, r2
 800c4ee:	d10a      	bne.n	800c506 <xPortStartScheduler+0x26>
	__asm volatile
 800c4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f4:	f383 8811 	msr	BASEPRI, r3
 800c4f8:	f3bf 8f6f 	isb	sy
 800c4fc:	f3bf 8f4f 	dsb	sy
 800c500:	613b      	str	r3, [r7, #16]
}
 800c502:	bf00      	nop
 800c504:	e7fe      	b.n	800c504 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c506:	4b3e      	ldr	r3, [pc, #248]	; (800c600 <xPortStartScheduler+0x120>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	4a3f      	ldr	r2, [pc, #252]	; (800c608 <xPortStartScheduler+0x128>)
 800c50c:	4293      	cmp	r3, r2
 800c50e:	d10a      	bne.n	800c526 <xPortStartScheduler+0x46>
	__asm volatile
 800c510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c514:	f383 8811 	msr	BASEPRI, r3
 800c518:	f3bf 8f6f 	isb	sy
 800c51c:	f3bf 8f4f 	dsb	sy
 800c520:	60fb      	str	r3, [r7, #12]
}
 800c522:	bf00      	nop
 800c524:	e7fe      	b.n	800c524 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c526:	4b39      	ldr	r3, [pc, #228]	; (800c60c <xPortStartScheduler+0x12c>)
 800c528:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	b2db      	uxtb	r3, r3
 800c530:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	22ff      	movs	r2, #255	; 0xff
 800c536:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	781b      	ldrb	r3, [r3, #0]
 800c53c:	b2db      	uxtb	r3, r3
 800c53e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c540:	78fb      	ldrb	r3, [r7, #3]
 800c542:	b2db      	uxtb	r3, r3
 800c544:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c548:	b2da      	uxtb	r2, r3
 800c54a:	4b31      	ldr	r3, [pc, #196]	; (800c610 <xPortStartScheduler+0x130>)
 800c54c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c54e:	4b31      	ldr	r3, [pc, #196]	; (800c614 <xPortStartScheduler+0x134>)
 800c550:	2207      	movs	r2, #7
 800c552:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c554:	e009      	b.n	800c56a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c556:	4b2f      	ldr	r3, [pc, #188]	; (800c614 <xPortStartScheduler+0x134>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	3b01      	subs	r3, #1
 800c55c:	4a2d      	ldr	r2, [pc, #180]	; (800c614 <xPortStartScheduler+0x134>)
 800c55e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c560:	78fb      	ldrb	r3, [r7, #3]
 800c562:	b2db      	uxtb	r3, r3
 800c564:	005b      	lsls	r3, r3, #1
 800c566:	b2db      	uxtb	r3, r3
 800c568:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c56a:	78fb      	ldrb	r3, [r7, #3]
 800c56c:	b2db      	uxtb	r3, r3
 800c56e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c572:	2b80      	cmp	r3, #128	; 0x80
 800c574:	d0ef      	beq.n	800c556 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c576:	4b27      	ldr	r3, [pc, #156]	; (800c614 <xPortStartScheduler+0x134>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f1c3 0307 	rsb	r3, r3, #7
 800c57e:	2b04      	cmp	r3, #4
 800c580:	d00a      	beq.n	800c598 <xPortStartScheduler+0xb8>
	__asm volatile
 800c582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c586:	f383 8811 	msr	BASEPRI, r3
 800c58a:	f3bf 8f6f 	isb	sy
 800c58e:	f3bf 8f4f 	dsb	sy
 800c592:	60bb      	str	r3, [r7, #8]
}
 800c594:	bf00      	nop
 800c596:	e7fe      	b.n	800c596 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c598:	4b1e      	ldr	r3, [pc, #120]	; (800c614 <xPortStartScheduler+0x134>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	021b      	lsls	r3, r3, #8
 800c59e:	4a1d      	ldr	r2, [pc, #116]	; (800c614 <xPortStartScheduler+0x134>)
 800c5a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c5a2:	4b1c      	ldr	r3, [pc, #112]	; (800c614 <xPortStartScheduler+0x134>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c5aa:	4a1a      	ldr	r2, [pc, #104]	; (800c614 <xPortStartScheduler+0x134>)
 800c5ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	b2da      	uxtb	r2, r3
 800c5b2:	697b      	ldr	r3, [r7, #20]
 800c5b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c5b6:	4b18      	ldr	r3, [pc, #96]	; (800c618 <xPortStartScheduler+0x138>)
 800c5b8:	681b      	ldr	r3, [r3, #0]
 800c5ba:	4a17      	ldr	r2, [pc, #92]	; (800c618 <xPortStartScheduler+0x138>)
 800c5bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c5c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c5c2:	4b15      	ldr	r3, [pc, #84]	; (800c618 <xPortStartScheduler+0x138>)
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	4a14      	ldr	r2, [pc, #80]	; (800c618 <xPortStartScheduler+0x138>)
 800c5c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c5cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c5ce:	f000 f8dd 	bl	800c78c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c5d2:	4b12      	ldr	r3, [pc, #72]	; (800c61c <xPortStartScheduler+0x13c>)
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c5d8:	f000 f8fc 	bl	800c7d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c5dc:	4b10      	ldr	r3, [pc, #64]	; (800c620 <xPortStartScheduler+0x140>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	4a0f      	ldr	r2, [pc, #60]	; (800c620 <xPortStartScheduler+0x140>)
 800c5e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c5e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c5e8:	f7ff ff66 	bl	800c4b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c5ec:	f7ff f850 	bl	800b690 <vTaskSwitchContext>
	prvTaskExitError();
 800c5f0:	f7ff ff1c 	bl	800c42c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c5f4:	2300      	movs	r3, #0
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3718      	adds	r7, #24
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd80      	pop	{r7, pc}
 800c5fe:	bf00      	nop
 800c600:	e000ed00 	.word	0xe000ed00
 800c604:	410fc271 	.word	0x410fc271
 800c608:	410fc270 	.word	0x410fc270
 800c60c:	e000e400 	.word	0xe000e400
 800c610:	20001230 	.word	0x20001230
 800c614:	20001234 	.word	0x20001234
 800c618:	e000ed20 	.word	0xe000ed20
 800c61c:	2000014c 	.word	0x2000014c
 800c620:	e000ef34 	.word	0xe000ef34

0800c624 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c624:	b480      	push	{r7}
 800c626:	b083      	sub	sp, #12
 800c628:	af00      	add	r7, sp, #0
	__asm volatile
 800c62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c62e:	f383 8811 	msr	BASEPRI, r3
 800c632:	f3bf 8f6f 	isb	sy
 800c636:	f3bf 8f4f 	dsb	sy
 800c63a:	607b      	str	r3, [r7, #4]
}
 800c63c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c63e:	4b0f      	ldr	r3, [pc, #60]	; (800c67c <vPortEnterCritical+0x58>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	3301      	adds	r3, #1
 800c644:	4a0d      	ldr	r2, [pc, #52]	; (800c67c <vPortEnterCritical+0x58>)
 800c646:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c648:	4b0c      	ldr	r3, [pc, #48]	; (800c67c <vPortEnterCritical+0x58>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	2b01      	cmp	r3, #1
 800c64e:	d10f      	bne.n	800c670 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c650:	4b0b      	ldr	r3, [pc, #44]	; (800c680 <vPortEnterCritical+0x5c>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	b2db      	uxtb	r3, r3
 800c656:	2b00      	cmp	r3, #0
 800c658:	d00a      	beq.n	800c670 <vPortEnterCritical+0x4c>
	__asm volatile
 800c65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c65e:	f383 8811 	msr	BASEPRI, r3
 800c662:	f3bf 8f6f 	isb	sy
 800c666:	f3bf 8f4f 	dsb	sy
 800c66a:	603b      	str	r3, [r7, #0]
}
 800c66c:	bf00      	nop
 800c66e:	e7fe      	b.n	800c66e <vPortEnterCritical+0x4a>
	}
}
 800c670:	bf00      	nop
 800c672:	370c      	adds	r7, #12
 800c674:	46bd      	mov	sp, r7
 800c676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c67a:	4770      	bx	lr
 800c67c:	2000014c 	.word	0x2000014c
 800c680:	e000ed04 	.word	0xe000ed04

0800c684 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c684:	b480      	push	{r7}
 800c686:	b083      	sub	sp, #12
 800c688:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c68a:	4b12      	ldr	r3, [pc, #72]	; (800c6d4 <vPortExitCritical+0x50>)
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d10a      	bne.n	800c6a8 <vPortExitCritical+0x24>
	__asm volatile
 800c692:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c696:	f383 8811 	msr	BASEPRI, r3
 800c69a:	f3bf 8f6f 	isb	sy
 800c69e:	f3bf 8f4f 	dsb	sy
 800c6a2:	607b      	str	r3, [r7, #4]
}
 800c6a4:	bf00      	nop
 800c6a6:	e7fe      	b.n	800c6a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c6a8:	4b0a      	ldr	r3, [pc, #40]	; (800c6d4 <vPortExitCritical+0x50>)
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	3b01      	subs	r3, #1
 800c6ae:	4a09      	ldr	r2, [pc, #36]	; (800c6d4 <vPortExitCritical+0x50>)
 800c6b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c6b2:	4b08      	ldr	r3, [pc, #32]	; (800c6d4 <vPortExitCritical+0x50>)
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d105      	bne.n	800c6c6 <vPortExitCritical+0x42>
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c6be:	683b      	ldr	r3, [r7, #0]
 800c6c0:	f383 8811 	msr	BASEPRI, r3
}
 800c6c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c6c6:	bf00      	nop
 800c6c8:	370c      	adds	r7, #12
 800c6ca:	46bd      	mov	sp, r7
 800c6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d0:	4770      	bx	lr
 800c6d2:	bf00      	nop
 800c6d4:	2000014c 	.word	0x2000014c
	...

0800c6e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c6e0:	f3ef 8009 	mrs	r0, PSP
 800c6e4:	f3bf 8f6f 	isb	sy
 800c6e8:	4b15      	ldr	r3, [pc, #84]	; (800c740 <pxCurrentTCBConst>)
 800c6ea:	681a      	ldr	r2, [r3, #0]
 800c6ec:	f01e 0f10 	tst.w	lr, #16
 800c6f0:	bf08      	it	eq
 800c6f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c6f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6fa:	6010      	str	r0, [r2, #0]
 800c6fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c700:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c704:	f380 8811 	msr	BASEPRI, r0
 800c708:	f3bf 8f4f 	dsb	sy
 800c70c:	f3bf 8f6f 	isb	sy
 800c710:	f7fe ffbe 	bl	800b690 <vTaskSwitchContext>
 800c714:	f04f 0000 	mov.w	r0, #0
 800c718:	f380 8811 	msr	BASEPRI, r0
 800c71c:	bc09      	pop	{r0, r3}
 800c71e:	6819      	ldr	r1, [r3, #0]
 800c720:	6808      	ldr	r0, [r1, #0]
 800c722:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c726:	f01e 0f10 	tst.w	lr, #16
 800c72a:	bf08      	it	eq
 800c72c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c730:	f380 8809 	msr	PSP, r0
 800c734:	f3bf 8f6f 	isb	sy
 800c738:	4770      	bx	lr
 800c73a:	bf00      	nop
 800c73c:	f3af 8000 	nop.w

0800c740 <pxCurrentTCBConst>:
 800c740:	20000c04 	.word	0x20000c04
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c744:	bf00      	nop
 800c746:	bf00      	nop

0800c748 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b082      	sub	sp, #8
 800c74c:	af00      	add	r7, sp, #0
	__asm volatile
 800c74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c752:	f383 8811 	msr	BASEPRI, r3
 800c756:	f3bf 8f6f 	isb	sy
 800c75a:	f3bf 8f4f 	dsb	sy
 800c75e:	607b      	str	r3, [r7, #4]
}
 800c760:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c762:	f7fe fedb 	bl	800b51c <xTaskIncrementTick>
 800c766:	4603      	mov	r3, r0
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d003      	beq.n	800c774 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c76c:	4b06      	ldr	r3, [pc, #24]	; (800c788 <xPortSysTickHandler+0x40>)
 800c76e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c772:	601a      	str	r2, [r3, #0]
 800c774:	2300      	movs	r3, #0
 800c776:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	f383 8811 	msr	BASEPRI, r3
}
 800c77e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c780:	bf00      	nop
 800c782:	3708      	adds	r7, #8
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}
 800c788:	e000ed04 	.word	0xe000ed04

0800c78c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c78c:	b480      	push	{r7}
 800c78e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c790:	4b0b      	ldr	r3, [pc, #44]	; (800c7c0 <vPortSetupTimerInterrupt+0x34>)
 800c792:	2200      	movs	r2, #0
 800c794:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c796:	4b0b      	ldr	r3, [pc, #44]	; (800c7c4 <vPortSetupTimerInterrupt+0x38>)
 800c798:	2200      	movs	r2, #0
 800c79a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c79c:	4b0a      	ldr	r3, [pc, #40]	; (800c7c8 <vPortSetupTimerInterrupt+0x3c>)
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	4a0a      	ldr	r2, [pc, #40]	; (800c7cc <vPortSetupTimerInterrupt+0x40>)
 800c7a2:	fba2 2303 	umull	r2, r3, r2, r3
 800c7a6:	099b      	lsrs	r3, r3, #6
 800c7a8:	4a09      	ldr	r2, [pc, #36]	; (800c7d0 <vPortSetupTimerInterrupt+0x44>)
 800c7aa:	3b01      	subs	r3, #1
 800c7ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c7ae:	4b04      	ldr	r3, [pc, #16]	; (800c7c0 <vPortSetupTimerInterrupt+0x34>)
 800c7b0:	2207      	movs	r2, #7
 800c7b2:	601a      	str	r2, [r3, #0]
}
 800c7b4:	bf00      	nop
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7bc:	4770      	bx	lr
 800c7be:	bf00      	nop
 800c7c0:	e000e010 	.word	0xe000e010
 800c7c4:	e000e018 	.word	0xe000e018
 800c7c8:	20000140 	.word	0x20000140
 800c7cc:	10624dd3 	.word	0x10624dd3
 800c7d0:	e000e014 	.word	0xe000e014

0800c7d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c7d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c7e4 <vPortEnableVFP+0x10>
 800c7d8:	6801      	ldr	r1, [r0, #0]
 800c7da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c7de:	6001      	str	r1, [r0, #0]
 800c7e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c7e2:	bf00      	nop
 800c7e4:	e000ed88 	.word	0xe000ed88

0800c7e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b085      	sub	sp, #20
 800c7ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c7ee:	f3ef 8305 	mrs	r3, IPSR
 800c7f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	2b0f      	cmp	r3, #15
 800c7f8:	d914      	bls.n	800c824 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c7fa:	4a17      	ldr	r2, [pc, #92]	; (800c858 <vPortValidateInterruptPriority+0x70>)
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	4413      	add	r3, r2
 800c800:	781b      	ldrb	r3, [r3, #0]
 800c802:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c804:	4b15      	ldr	r3, [pc, #84]	; (800c85c <vPortValidateInterruptPriority+0x74>)
 800c806:	781b      	ldrb	r3, [r3, #0]
 800c808:	7afa      	ldrb	r2, [r7, #11]
 800c80a:	429a      	cmp	r2, r3
 800c80c:	d20a      	bcs.n	800c824 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c80e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c812:	f383 8811 	msr	BASEPRI, r3
 800c816:	f3bf 8f6f 	isb	sy
 800c81a:	f3bf 8f4f 	dsb	sy
 800c81e:	607b      	str	r3, [r7, #4]
}
 800c820:	bf00      	nop
 800c822:	e7fe      	b.n	800c822 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c824:	4b0e      	ldr	r3, [pc, #56]	; (800c860 <vPortValidateInterruptPriority+0x78>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c82c:	4b0d      	ldr	r3, [pc, #52]	; (800c864 <vPortValidateInterruptPriority+0x7c>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	429a      	cmp	r2, r3
 800c832:	d90a      	bls.n	800c84a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c834:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c838:	f383 8811 	msr	BASEPRI, r3
 800c83c:	f3bf 8f6f 	isb	sy
 800c840:	f3bf 8f4f 	dsb	sy
 800c844:	603b      	str	r3, [r7, #0]
}
 800c846:	bf00      	nop
 800c848:	e7fe      	b.n	800c848 <vPortValidateInterruptPriority+0x60>
	}
 800c84a:	bf00      	nop
 800c84c:	3714      	adds	r7, #20
 800c84e:	46bd      	mov	sp, r7
 800c850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c854:	4770      	bx	lr
 800c856:	bf00      	nop
 800c858:	e000e3f0 	.word	0xe000e3f0
 800c85c:	20001230 	.word	0x20001230
 800c860:	e000ed0c 	.word	0xe000ed0c
 800c864:	20001234 	.word	0x20001234

0800c868 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b08a      	sub	sp, #40	; 0x28
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c870:	2300      	movs	r3, #0
 800c872:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c874:	f7fe fd96 	bl	800b3a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c878:	4b5b      	ldr	r3, [pc, #364]	; (800c9e8 <pvPortMalloc+0x180>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d101      	bne.n	800c884 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c880:	f000 f920 	bl	800cac4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c884:	4b59      	ldr	r3, [pc, #356]	; (800c9ec <pvPortMalloc+0x184>)
 800c886:	681a      	ldr	r2, [r3, #0]
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	4013      	ands	r3, r2
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	f040 8093 	bne.w	800c9b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d01d      	beq.n	800c8d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c898:	2208      	movs	r2, #8
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	4413      	add	r3, r2
 800c89e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	f003 0307 	and.w	r3, r3, #7
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d014      	beq.n	800c8d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f023 0307 	bic.w	r3, r3, #7
 800c8b0:	3308      	adds	r3, #8
 800c8b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	f003 0307 	and.w	r3, r3, #7
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d00a      	beq.n	800c8d4 <pvPortMalloc+0x6c>
	__asm volatile
 800c8be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8c2:	f383 8811 	msr	BASEPRI, r3
 800c8c6:	f3bf 8f6f 	isb	sy
 800c8ca:	f3bf 8f4f 	dsb	sy
 800c8ce:	617b      	str	r3, [r7, #20]
}
 800c8d0:	bf00      	nop
 800c8d2:	e7fe      	b.n	800c8d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d06e      	beq.n	800c9b8 <pvPortMalloc+0x150>
 800c8da:	4b45      	ldr	r3, [pc, #276]	; (800c9f0 <pvPortMalloc+0x188>)
 800c8dc:	681b      	ldr	r3, [r3, #0]
 800c8de:	687a      	ldr	r2, [r7, #4]
 800c8e0:	429a      	cmp	r2, r3
 800c8e2:	d869      	bhi.n	800c9b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c8e4:	4b43      	ldr	r3, [pc, #268]	; (800c9f4 <pvPortMalloc+0x18c>)
 800c8e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c8e8:	4b42      	ldr	r3, [pc, #264]	; (800c9f4 <pvPortMalloc+0x18c>)
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c8ee:	e004      	b.n	800c8fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c8fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8fc:	685b      	ldr	r3, [r3, #4]
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	429a      	cmp	r2, r3
 800c902:	d903      	bls.n	800c90c <pvPortMalloc+0xa4>
 800c904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d1f1      	bne.n	800c8f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c90c:	4b36      	ldr	r3, [pc, #216]	; (800c9e8 <pvPortMalloc+0x180>)
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c912:	429a      	cmp	r2, r3
 800c914:	d050      	beq.n	800c9b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c916:	6a3b      	ldr	r3, [r7, #32]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	2208      	movs	r2, #8
 800c91c:	4413      	add	r3, r2
 800c91e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c922:	681a      	ldr	r2, [r3, #0]
 800c924:	6a3b      	ldr	r3, [r7, #32]
 800c926:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c92a:	685a      	ldr	r2, [r3, #4]
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	1ad2      	subs	r2, r2, r3
 800c930:	2308      	movs	r3, #8
 800c932:	005b      	lsls	r3, r3, #1
 800c934:	429a      	cmp	r2, r3
 800c936:	d91f      	bls.n	800c978 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	4413      	add	r3, r2
 800c93e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c940:	69bb      	ldr	r3, [r7, #24]
 800c942:	f003 0307 	and.w	r3, r3, #7
 800c946:	2b00      	cmp	r3, #0
 800c948:	d00a      	beq.n	800c960 <pvPortMalloc+0xf8>
	__asm volatile
 800c94a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c94e:	f383 8811 	msr	BASEPRI, r3
 800c952:	f3bf 8f6f 	isb	sy
 800c956:	f3bf 8f4f 	dsb	sy
 800c95a:	613b      	str	r3, [r7, #16]
}
 800c95c:	bf00      	nop
 800c95e:	e7fe      	b.n	800c95e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c962:	685a      	ldr	r2, [r3, #4]
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	1ad2      	subs	r2, r2, r3
 800c968:	69bb      	ldr	r3, [r7, #24]
 800c96a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c96e:	687a      	ldr	r2, [r7, #4]
 800c970:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c972:	69b8      	ldr	r0, [r7, #24]
 800c974:	f000 f908 	bl	800cb88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c978:	4b1d      	ldr	r3, [pc, #116]	; (800c9f0 <pvPortMalloc+0x188>)
 800c97a:	681a      	ldr	r2, [r3, #0]
 800c97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c97e:	685b      	ldr	r3, [r3, #4]
 800c980:	1ad3      	subs	r3, r2, r3
 800c982:	4a1b      	ldr	r2, [pc, #108]	; (800c9f0 <pvPortMalloc+0x188>)
 800c984:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c986:	4b1a      	ldr	r3, [pc, #104]	; (800c9f0 <pvPortMalloc+0x188>)
 800c988:	681a      	ldr	r2, [r3, #0]
 800c98a:	4b1b      	ldr	r3, [pc, #108]	; (800c9f8 <pvPortMalloc+0x190>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d203      	bcs.n	800c99a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c992:	4b17      	ldr	r3, [pc, #92]	; (800c9f0 <pvPortMalloc+0x188>)
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	4a18      	ldr	r2, [pc, #96]	; (800c9f8 <pvPortMalloc+0x190>)
 800c998:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c99a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c99c:	685a      	ldr	r2, [r3, #4]
 800c99e:	4b13      	ldr	r3, [pc, #76]	; (800c9ec <pvPortMalloc+0x184>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	431a      	orrs	r2, r3
 800c9a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c9ae:	4b13      	ldr	r3, [pc, #76]	; (800c9fc <pvPortMalloc+0x194>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	3301      	adds	r3, #1
 800c9b4:	4a11      	ldr	r2, [pc, #68]	; (800c9fc <pvPortMalloc+0x194>)
 800c9b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c9b8:	f7fe fd02 	bl	800b3c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c9bc:	69fb      	ldr	r3, [r7, #28]
 800c9be:	f003 0307 	and.w	r3, r3, #7
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d00a      	beq.n	800c9dc <pvPortMalloc+0x174>
	__asm volatile
 800c9c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9ca:	f383 8811 	msr	BASEPRI, r3
 800c9ce:	f3bf 8f6f 	isb	sy
 800c9d2:	f3bf 8f4f 	dsb	sy
 800c9d6:	60fb      	str	r3, [r7, #12]
}
 800c9d8:	bf00      	nop
 800c9da:	e7fe      	b.n	800c9da <pvPortMalloc+0x172>
	return pvReturn;
 800c9dc:	69fb      	ldr	r3, [r7, #28]
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	3728      	adds	r7, #40	; 0x28
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}
 800c9e6:	bf00      	nop
 800c9e8:	20004e40 	.word	0x20004e40
 800c9ec:	20004e54 	.word	0x20004e54
 800c9f0:	20004e44 	.word	0x20004e44
 800c9f4:	20004e38 	.word	0x20004e38
 800c9f8:	20004e48 	.word	0x20004e48
 800c9fc:	20004e4c 	.word	0x20004e4c

0800ca00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b086      	sub	sp, #24
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d04d      	beq.n	800caae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ca12:	2308      	movs	r3, #8
 800ca14:	425b      	negs	r3, r3
 800ca16:	697a      	ldr	r2, [r7, #20]
 800ca18:	4413      	add	r3, r2
 800ca1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ca1c:	697b      	ldr	r3, [r7, #20]
 800ca1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ca20:	693b      	ldr	r3, [r7, #16]
 800ca22:	685a      	ldr	r2, [r3, #4]
 800ca24:	4b24      	ldr	r3, [pc, #144]	; (800cab8 <vPortFree+0xb8>)
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	4013      	ands	r3, r2
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d10a      	bne.n	800ca44 <vPortFree+0x44>
	__asm volatile
 800ca2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca32:	f383 8811 	msr	BASEPRI, r3
 800ca36:	f3bf 8f6f 	isb	sy
 800ca3a:	f3bf 8f4f 	dsb	sy
 800ca3e:	60fb      	str	r3, [r7, #12]
}
 800ca40:	bf00      	nop
 800ca42:	e7fe      	b.n	800ca42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ca44:	693b      	ldr	r3, [r7, #16]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d00a      	beq.n	800ca62 <vPortFree+0x62>
	__asm volatile
 800ca4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca50:	f383 8811 	msr	BASEPRI, r3
 800ca54:	f3bf 8f6f 	isb	sy
 800ca58:	f3bf 8f4f 	dsb	sy
 800ca5c:	60bb      	str	r3, [r7, #8]
}
 800ca5e:	bf00      	nop
 800ca60:	e7fe      	b.n	800ca60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	685a      	ldr	r2, [r3, #4]
 800ca66:	4b14      	ldr	r3, [pc, #80]	; (800cab8 <vPortFree+0xb8>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	4013      	ands	r3, r2
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d01e      	beq.n	800caae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ca70:	693b      	ldr	r3, [r7, #16]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d11a      	bne.n	800caae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ca78:	693b      	ldr	r3, [r7, #16]
 800ca7a:	685a      	ldr	r2, [r3, #4]
 800ca7c:	4b0e      	ldr	r3, [pc, #56]	; (800cab8 <vPortFree+0xb8>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	43db      	mvns	r3, r3
 800ca82:	401a      	ands	r2, r3
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ca88:	f7fe fc8c 	bl	800b3a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ca8c:	693b      	ldr	r3, [r7, #16]
 800ca8e:	685a      	ldr	r2, [r3, #4]
 800ca90:	4b0a      	ldr	r3, [pc, #40]	; (800cabc <vPortFree+0xbc>)
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	4413      	add	r3, r2
 800ca96:	4a09      	ldr	r2, [pc, #36]	; (800cabc <vPortFree+0xbc>)
 800ca98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ca9a:	6938      	ldr	r0, [r7, #16]
 800ca9c:	f000 f874 	bl	800cb88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800caa0:	4b07      	ldr	r3, [pc, #28]	; (800cac0 <vPortFree+0xc0>)
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	3301      	adds	r3, #1
 800caa6:	4a06      	ldr	r2, [pc, #24]	; (800cac0 <vPortFree+0xc0>)
 800caa8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800caaa:	f7fe fc89 	bl	800b3c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800caae:	bf00      	nop
 800cab0:	3718      	adds	r7, #24
 800cab2:	46bd      	mov	sp, r7
 800cab4:	bd80      	pop	{r7, pc}
 800cab6:	bf00      	nop
 800cab8:	20004e54 	.word	0x20004e54
 800cabc:	20004e44 	.word	0x20004e44
 800cac0:	20004e50 	.word	0x20004e50

0800cac4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cac4:	b480      	push	{r7}
 800cac6:	b085      	sub	sp, #20
 800cac8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800caca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800cace:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cad0:	4b27      	ldr	r3, [pc, #156]	; (800cb70 <prvHeapInit+0xac>)
 800cad2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	f003 0307 	and.w	r3, r3, #7
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d00c      	beq.n	800caf8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	3307      	adds	r3, #7
 800cae2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	f023 0307 	bic.w	r3, r3, #7
 800caea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800caec:	68ba      	ldr	r2, [r7, #8]
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	1ad3      	subs	r3, r2, r3
 800caf2:	4a1f      	ldr	r2, [pc, #124]	; (800cb70 <prvHeapInit+0xac>)
 800caf4:	4413      	add	r3, r2
 800caf6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cafc:	4a1d      	ldr	r2, [pc, #116]	; (800cb74 <prvHeapInit+0xb0>)
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cb02:	4b1c      	ldr	r3, [pc, #112]	; (800cb74 <prvHeapInit+0xb0>)
 800cb04:	2200      	movs	r2, #0
 800cb06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	68ba      	ldr	r2, [r7, #8]
 800cb0c:	4413      	add	r3, r2
 800cb0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cb10:	2208      	movs	r2, #8
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	1a9b      	subs	r3, r3, r2
 800cb16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	f023 0307 	bic.w	r3, r3, #7
 800cb1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	4a15      	ldr	r2, [pc, #84]	; (800cb78 <prvHeapInit+0xb4>)
 800cb24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cb26:	4b14      	ldr	r3, [pc, #80]	; (800cb78 <prvHeapInit+0xb4>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cb2e:	4b12      	ldr	r3, [pc, #72]	; (800cb78 <prvHeapInit+0xb4>)
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	2200      	movs	r2, #0
 800cb34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	68fa      	ldr	r2, [r7, #12]
 800cb3e:	1ad2      	subs	r2, r2, r3
 800cb40:	683b      	ldr	r3, [r7, #0]
 800cb42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cb44:	4b0c      	ldr	r3, [pc, #48]	; (800cb78 <prvHeapInit+0xb4>)
 800cb46:	681a      	ldr	r2, [r3, #0]
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cb4c:	683b      	ldr	r3, [r7, #0]
 800cb4e:	685b      	ldr	r3, [r3, #4]
 800cb50:	4a0a      	ldr	r2, [pc, #40]	; (800cb7c <prvHeapInit+0xb8>)
 800cb52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cb54:	683b      	ldr	r3, [r7, #0]
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	4a09      	ldr	r2, [pc, #36]	; (800cb80 <prvHeapInit+0xbc>)
 800cb5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cb5c:	4b09      	ldr	r3, [pc, #36]	; (800cb84 <prvHeapInit+0xc0>)
 800cb5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cb62:	601a      	str	r2, [r3, #0]
}
 800cb64:	bf00      	nop
 800cb66:	3714      	adds	r7, #20
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6e:	4770      	bx	lr
 800cb70:	20001238 	.word	0x20001238
 800cb74:	20004e38 	.word	0x20004e38
 800cb78:	20004e40 	.word	0x20004e40
 800cb7c:	20004e48 	.word	0x20004e48
 800cb80:	20004e44 	.word	0x20004e44
 800cb84:	20004e54 	.word	0x20004e54

0800cb88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cb88:	b480      	push	{r7}
 800cb8a:	b085      	sub	sp, #20
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cb90:	4b28      	ldr	r3, [pc, #160]	; (800cc34 <prvInsertBlockIntoFreeList+0xac>)
 800cb92:	60fb      	str	r3, [r7, #12]
 800cb94:	e002      	b.n	800cb9c <prvInsertBlockIntoFreeList+0x14>
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	60fb      	str	r3, [r7, #12]
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	687a      	ldr	r2, [r7, #4]
 800cba2:	429a      	cmp	r2, r3
 800cba4:	d8f7      	bhi.n	800cb96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	685b      	ldr	r3, [r3, #4]
 800cbae:	68ba      	ldr	r2, [r7, #8]
 800cbb0:	4413      	add	r3, r2
 800cbb2:	687a      	ldr	r2, [r7, #4]
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d108      	bne.n	800cbca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	685a      	ldr	r2, [r3, #4]
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	685b      	ldr	r3, [r3, #4]
 800cbc0:	441a      	add	r2, r3
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	685b      	ldr	r3, [r3, #4]
 800cbd2:	68ba      	ldr	r2, [r7, #8]
 800cbd4:	441a      	add	r2, r3
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	429a      	cmp	r2, r3
 800cbdc:	d118      	bne.n	800cc10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	681a      	ldr	r2, [r3, #0]
 800cbe2:	4b15      	ldr	r3, [pc, #84]	; (800cc38 <prvInsertBlockIntoFreeList+0xb0>)
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	429a      	cmp	r2, r3
 800cbe8:	d00d      	beq.n	800cc06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	685a      	ldr	r2, [r3, #4]
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	685b      	ldr	r3, [r3, #4]
 800cbf4:	441a      	add	r2, r3
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	681a      	ldr	r2, [r3, #0]
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	601a      	str	r2, [r3, #0]
 800cc04:	e008      	b.n	800cc18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cc06:	4b0c      	ldr	r3, [pc, #48]	; (800cc38 <prvInsertBlockIntoFreeList+0xb0>)
 800cc08:	681a      	ldr	r2, [r3, #0]
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	601a      	str	r2, [r3, #0]
 800cc0e:	e003      	b.n	800cc18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	681a      	ldr	r2, [r3, #0]
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cc18:	68fa      	ldr	r2, [r7, #12]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	429a      	cmp	r2, r3
 800cc1e:	d002      	beq.n	800cc26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	687a      	ldr	r2, [r7, #4]
 800cc24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cc26:	bf00      	nop
 800cc28:	3714      	adds	r7, #20
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc30:	4770      	bx	lr
 800cc32:	bf00      	nop
 800cc34:	20004e38 	.word	0x20004e38
 800cc38:	20004e40 	.word	0x20004e40

0800cc3c <_ICM20948_SelectUserBank>:
#define ICM20948_AUTO_SELECT_CLOCK 0x01

uint8_t readGyroDataZ[2];

HAL_StatusTypeDef _ICM20948_SelectUserBank(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, int userBankNum)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b08a      	sub	sp, #40	; 0x28
 800cc40:	af04      	add	r7, sp, #16
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	460b      	mov	r3, r1
 800cc46:	607a      	str	r2, [r7, #4]
 800cc48:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status = HAL_OK;
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	75fb      	strb	r3, [r7, #23]
	uint8_t writeData = userBankNum << BIT_4;
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	b2db      	uxtb	r3, r3
 800cc52:	011b      	lsls	r3, r3, #4
 800cc54:	b2db      	uxtb	r3, r3
 800cc56:	757b      	strb	r3, [r7, #21]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800cc58:	7afb      	ldrb	r3, [r7, #11]
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d101      	bne.n	800cc62 <_ICM20948_SelectUserBank+0x26>
 800cc5e:	2368      	movs	r3, #104	; 0x68
 800cc60:	e000      	b.n	800cc64 <_ICM20948_SelectUserBank+0x28>
 800cc62:	2369      	movs	r3, #105	; 0x69
 800cc64:	75bb      	strb	r3, [r7, #22]

	status = HAL_I2C_Mem_Write(
 800cc66:	7dbb      	ldrb	r3, [r7, #22]
 800cc68:	b29b      	uxth	r3, r3
 800cc6a:	005b      	lsls	r3, r3, #1
 800cc6c:	b299      	uxth	r1, r3
 800cc6e:	230a      	movs	r3, #10
 800cc70:	9302      	str	r3, [sp, #8]
 800cc72:	2301      	movs	r3, #1
 800cc74:	9301      	str	r3, [sp, #4]
 800cc76:	f107 0315 	add.w	r3, r7, #21
 800cc7a:	9300      	str	r3, [sp, #0]
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	227f      	movs	r2, #127	; 0x7f
 800cc80:	68f8      	ldr	r0, [r7, #12]
 800cc82:	f7f9 f843 	bl	8005d0c <HAL_I2C_Mem_Write>
 800cc86:	4603      	mov	r3, r0
 800cc88:	75fb      	strb	r3, [r7, #23]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800cc8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3718      	adds	r7, #24
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <_ICM20948_WriteByte>:

HAL_StatusTypeDef _ICM20948_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const registerAddress, uint8_t writeData)
{
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b088      	sub	sp, #32
 800cc98:	af04      	add	r7, sp, #16
 800cc9a:	6078      	str	r0, [r7, #4]
 800cc9c:	4608      	mov	r0, r1
 800cc9e:	4611      	mov	r1, r2
 800cca0:	461a      	mov	r2, r3
 800cca2:	4603      	mov	r3, r0
 800cca4:	70fb      	strb	r3, [r7, #3]
 800cca6:	460b      	mov	r3, r1
 800cca8:	70bb      	strb	r3, [r7, #2]
 800ccaa:	4613      	mov	r3, r2
 800ccac:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	73fb      	strb	r3, [r7, #15]
	uint8_t deviceI2CAddress = (selectI2cAddress == 0) ? ICM20948__I2C_SLAVE_ADDRESS_1 : ICM20948__I2C_SLAVE_ADDRESS_2;
 800ccb2:	78fb      	ldrb	r3, [r7, #3]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d101      	bne.n	800ccbc <_ICM20948_WriteByte+0x28>
 800ccb8:	2368      	movs	r3, #104	; 0x68
 800ccba:	e000      	b.n	800ccbe <_ICM20948_WriteByte+0x2a>
 800ccbc:	2369      	movs	r3, #105	; 0x69
 800ccbe:	73bb      	strb	r3, [r7, #14]

	status = HAL_I2C_Mem_Write(
 800ccc0:	7bbb      	ldrb	r3, [r7, #14]
 800ccc2:	b29b      	uxth	r3, r3
 800ccc4:	005b      	lsls	r3, r3, #1
 800ccc6:	b299      	uxth	r1, r3
 800ccc8:	78bb      	ldrb	r3, [r7, #2]
 800ccca:	b29a      	uxth	r2, r3
 800cccc:	230a      	movs	r3, #10
 800ccce:	9302      	str	r3, [sp, #8]
 800ccd0:	2301      	movs	r3, #1
 800ccd2:	9301      	str	r3, [sp, #4]
 800ccd4:	1c7b      	adds	r3, r7, #1
 800ccd6:	9300      	str	r3, [sp, #0]
 800ccd8:	2301      	movs	r3, #1
 800ccda:	6878      	ldr	r0, [r7, #4]
 800ccdc:	f7f9 f816 	bl	8005d0c <HAL_I2C_Mem_Write>
 800cce0:	4603      	mov	r3, r0
 800cce2:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800cce4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3710      	adds	r7, #16
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}

0800ccee <ICM20948_init>:

	return 0;
}

void ICM20948_init(I2C_HandleTypeDef *hi2c, uint8_t const selectI2cAddress, uint8_t const selectGyroSensitivity, uint8_t const selectAccelSensitivity)
{
 800ccee:	b580      	push	{r7, lr}
 800ccf0:	b084      	sub	sp, #16
 800ccf2:	af00      	add	r7, sp, #0
 800ccf4:	6078      	str	r0, [r7, #4]
 800ccf6:	4608      	mov	r0, r1
 800ccf8:	4611      	mov	r1, r2
 800ccfa:	461a      	mov	r2, r3
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	70fb      	strb	r3, [r7, #3]
 800cd00:	460b      	mov	r3, r1
 800cd02:	70bb      	strb	r3, [r7, #2]
 800cd04:	4613      	mov	r3, r2
 800cd06:	707b      	strb	r3, [r7, #1]
	HAL_StatusTypeDef status = HAL_OK;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800cd0c:	78fb      	ldrb	r3, [r7, #3]
 800cd0e:	2200      	movs	r2, #0
 800cd10:	4619      	mov	r1, r3
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f7ff ff92 	bl	800cc3c <_ICM20948_SelectUserBank>
 800cd18:	4603      	mov	r3, r0
 800cd1a:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800cd1c:	78f9      	ldrb	r1, [r7, #3]
 800cd1e:	2380      	movs	r3, #128	; 0x80
 800cd20:	2206      	movs	r2, #6
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f7ff ffb6 	bl	800cc94 <_ICM20948_WriteByte>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_RESET);

	HAL_Delay(200);
 800cd2c:	20c8      	movs	r0, #200	; 0xc8
 800cd2e:	f7f8 fb5b 	bl	80053e8 <HAL_Delay>

	status = _ICM20948_WriteByte(
 800cd32:	78f9      	ldrb	r1, [r7, #3]
 800cd34:	2301      	movs	r3, #1
 800cd36:	2206      	movs	r2, #6
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f7ff ffab 	bl	800cc94 <_ICM20948_WriteByte>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER,
		ICM20948_AUTO_SELECT_CLOCK);

	// enable sensors
	status = _ICM20948_WriteByte(
 800cd42:	78f9      	ldrb	r1, [r7, #3]
 800cd44:	2300      	movs	r3, #0
 800cd46:	2207      	movs	r2, #7
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f7ff ffa3 	bl	800cc94 <_ICM20948_WriteByte>
 800cd4e:	4603      	mov	r3, r0
 800cd50:	73fb      	strb	r3, [r7, #15]
		selectI2cAddress,
		ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER,
		ICM20948_ENABLE_SENSORS);
	// For some reason this needs to be tested

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_2);
 800cd52:	78fb      	ldrb	r3, [r7, #3]
 800cd54:	2202      	movs	r2, #2
 800cd56:	4619      	mov	r1, r3
 800cd58:	6878      	ldr	r0, [r7, #4]
 800cd5a:	f7ff ff6f 	bl	800cc3c <_ICM20948_SelectUserBank>
 800cd5e:	4603      	mov	r3, r0
 800cd60:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER,
		3 << GYRO_DLPFCFG_BIT | selectGyroSensitivity << BIT_1 | EN_GRYO_DLPF << GYRO_FCHOICE_BIT);
 800cd62:	78bb      	ldrb	r3, [r7, #2]
 800cd64:	005b      	lsls	r3, r3, #1
 800cd66:	b25b      	sxtb	r3, r3
 800cd68:	f043 0319 	orr.w	r3, r3, #25
 800cd6c:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800cd6e:	b2db      	uxtb	r3, r3
 800cd70:	78f9      	ldrb	r1, [r7, #3]
 800cd72:	2201      	movs	r2, #1
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f7ff ff8d 	bl	800cc94 <_ICM20948_WriteByte>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
 800cd7e:	78f9      	ldrb	r1, [r7, #3]
 800cd80:	2303      	movs	r3, #3
 800cd82:	2253      	movs	r2, #83	; 0x53
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f7ff ff85 	bl	800cc94 <_ICM20948_WriteByte>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__TEMP_CONFIG__REGISTER,
		0x03); // Don't understand how this works

	status = _ICM20948_WriteByte(
 800cd8e:	78f9      	ldrb	r1, [r7, #3]
 800cd90:	2304      	movs	r3, #4
 800cd92:	2200      	movs	r2, #0
 800cd94:	6878      	ldr	r0, [r7, #4]
 800cd96:	f7ff ff7d 	bl	800cc94 <_ICM20948_WriteByte>
 800cd9a:	4603      	mov	r3, r0
 800cd9c:	73fb      	strb	r3, [r7, #15]

	status = _ICM20948_WriteByte(
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER,
		0x03 << BIT_3 | selectAccelSensitivity << BIT_1 | 0x01 << BIT_0);
 800cd9e:	787b      	ldrb	r3, [r7, #1]
 800cda0:	005b      	lsls	r3, r3, #1
 800cda2:	b25b      	sxtb	r3, r3
 800cda4:	f043 0319 	orr.w	r3, r3, #25
 800cda8:	b25b      	sxtb	r3, r3
	status = _ICM20948_WriteByte(
 800cdaa:	b2db      	uxtb	r3, r3
 800cdac:	78f9      	ldrb	r1, [r7, #3]
 800cdae:	2214      	movs	r2, #20
 800cdb0:	6878      	ldr	r0, [r7, #4]
 800cdb2:	f7ff ff6f 	bl	800cc94 <_ICM20948_WriteByte>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800cdba:	78f9      	ldrb	r1, [r7, #3]
 800cdbc:	2304      	movs	r3, #4
 800cdbe:	2211      	movs	r2, #17
 800cdc0:	6878      	ldr	r0, [r7, #4]
 800cdc2:	f7ff ff67 	bl	800cc94 <_ICM20948_WriteByte>
 800cdc6:	4603      	mov	r3, r0
 800cdc8:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER,
		0x04); // Don't understand how this works

	status = _ICM20948_SelectUserBank(hi2c, selectI2cAddress, USER_BANK_0);
 800cdca:	78fb      	ldrb	r3, [r7, #3]
 800cdcc:	2200      	movs	r2, #0
 800cdce:	4619      	mov	r1, r3
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	f7ff ff33 	bl	800cc3c <_ICM20948_SelectUserBank>
 800cdd6:	4603      	mov	r3, r0
 800cdd8:	73fb      	strb	r3, [r7, #15]
	//
	status = _ICM20948_WriteByte(
 800cdda:	78f9      	ldrb	r1, [r7, #3]
 800cddc:	2302      	movs	r3, #2
 800cdde:	220f      	movs	r2, #15
 800cde0:	6878      	ldr	r0, [r7, #4]
 800cde2:	f7ff ff57 	bl	800cc94 <_ICM20948_WriteByte>
 800cde6:	4603      	mov	r3, r0
 800cde8:	73fb      	strb	r3, [r7, #15]
		hi2c,
		selectI2cAddress,
		ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER,
		0x02); // Don't understand how this works

	status = _AK09918_WriteByte(hi2c, AK09916__CNTL2__REGISTER, 0x08);
 800cdea:	2208      	movs	r2, #8
 800cdec:	2131      	movs	r1, #49	; 0x31
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f000 f806 	bl	800ce00 <_AK09918_WriteByte>
 800cdf4:	4603      	mov	r3, r0
 800cdf6:	73fb      	strb	r3, [r7, #15]
}
 800cdf8:	bf00      	nop
 800cdfa:	3710      	adds	r7, #16
 800cdfc:	46bd      	mov	sp, r7
 800cdfe:	bd80      	pop	{r7, pc}

0800ce00 <_AK09918_WriteByte>:

	return status;
}

HAL_StatusTypeDef _AK09918_WriteByte(I2C_HandleTypeDef *hi2c, uint8_t const registerAddress, uint8_t writeData)
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b088      	sub	sp, #32
 800ce04:	af04      	add	r7, sp, #16
 800ce06:	6078      	str	r0, [r7, #4]
 800ce08:	460b      	mov	r3, r1
 800ce0a:	70fb      	strb	r3, [r7, #3]
 800ce0c:	4613      	mov	r3, r2
 800ce0e:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_OK;
 800ce10:	2300      	movs	r3, #0
 800ce12:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(
 800ce14:	78fb      	ldrb	r3, [r7, #3]
 800ce16:	b29a      	uxth	r2, r3
 800ce18:	230a      	movs	r3, #10
 800ce1a:	9302      	str	r3, [sp, #8]
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	9301      	str	r3, [sp, #4]
 800ce20:	1cbb      	adds	r3, r7, #2
 800ce22:	9300      	str	r3, [sp, #0]
 800ce24:	2301      	movs	r3, #1
 800ce26:	2118      	movs	r1, #24
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f7f8 ff6f 	bl	8005d0c <HAL_I2C_Mem_Write>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	73fb      	strb	r3, [r7, #15]
		I2C_MEMADD_SIZE_8BIT,
		&writeData,
		I2C_MEMADD_SIZE_8BIT,
		10);

	return status;
 800ce32:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce34:	4618      	mov	r0, r3
 800ce36:	3710      	adds	r7, #16
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	bd80      	pop	{r7, pc}

0800ce3c <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 800ce3c:	b580      	push	{r7, lr}
 800ce3e:	b082      	sub	sp, #8
 800ce40:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800ce42:	2300      	movs	r3, #0
 800ce44:	71fb      	strb	r3, [r7, #7]
 800ce46:	e026      	b.n	800ce96 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte(0xb0 + i, OLED_CMD);
 800ce48:	79fb      	ldrb	r3, [r7, #7]
 800ce4a:	3b50      	subs	r3, #80	; 0x50
 800ce4c:	b2db      	uxtb	r3, r3
 800ce4e:	2100      	movs	r1, #0
 800ce50:	4618      	mov	r0, r3
 800ce52:	f000 f82b 	bl	800ceac <OLED_WR_Byte>
		OLED_WR_Byte(0x00, OLED_CMD);
 800ce56:	2100      	movs	r1, #0
 800ce58:	2000      	movs	r0, #0
 800ce5a:	f000 f827 	bl	800ceac <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);
 800ce5e:	2100      	movs	r1, #0
 800ce60:	2010      	movs	r0, #16
 800ce62:	f000 f823 	bl	800ceac <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800ce66:	2300      	movs	r3, #0
 800ce68:	71bb      	strb	r3, [r7, #6]
 800ce6a:	e00d      	b.n	800ce88 <OLED_Refresh_Gram+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 800ce6c:	79ba      	ldrb	r2, [r7, #6]
 800ce6e:	79fb      	ldrb	r3, [r7, #7]
 800ce70:	490d      	ldr	r1, [pc, #52]	; (800cea8 <OLED_Refresh_Gram+0x6c>)
 800ce72:	00d2      	lsls	r2, r2, #3
 800ce74:	440a      	add	r2, r1
 800ce76:	4413      	add	r3, r2
 800ce78:	781b      	ldrb	r3, [r3, #0]
 800ce7a:	2101      	movs	r1, #1
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	f000 f815 	bl	800ceac <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 800ce82:	79bb      	ldrb	r3, [r7, #6]
 800ce84:	3301      	adds	r3, #1
 800ce86:	71bb      	strb	r3, [r7, #6]
 800ce88:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	daed      	bge.n	800ce6c <OLED_Refresh_Gram+0x30>
	for (i = 0; i < 8; i++)
 800ce90:	79fb      	ldrb	r3, [r7, #7]
 800ce92:	3301      	adds	r3, #1
 800ce94:	71fb      	strb	r3, [r7, #7]
 800ce96:	79fb      	ldrb	r3, [r7, #7]
 800ce98:	2b07      	cmp	r3, #7
 800ce9a:	d9d5      	bls.n	800ce48 <OLED_Refresh_Gram+0xc>
	}
}
 800ce9c:	bf00      	nop
 800ce9e:	bf00      	nop
 800cea0:	3708      	adds	r7, #8
 800cea2:	46bd      	mov	sp, r7
 800cea4:	bd80      	pop	{r7, pc}
 800cea6:	bf00      	nop
 800cea8:	20004e58 	.word	0x20004e58

0800ceac <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat, uint8_t cmd)
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b084      	sub	sp, #16
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	460a      	mov	r2, r1
 800ceb6:	71fb      	strb	r3, [r7, #7]
 800ceb8:	4613      	mov	r3, r2
 800ceba:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	if (cmd)
 800cebc:	79bb      	ldrb	r3, [r7, #6]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d006      	beq.n	800ced0 <OLED_WR_Byte+0x24>
		OLED_RS_Set();
 800cec2:	2201      	movs	r2, #1
 800cec4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800cec8:	481c      	ldr	r0, [pc, #112]	; (800cf3c <OLED_WR_Byte+0x90>)
 800ceca:	f7f8 fdc1 	bl	8005a50 <HAL_GPIO_WritePin>
 800cece:	e005      	b.n	800cedc <OLED_WR_Byte+0x30>
	else
		OLED_RS_Clr();
 800ced0:	2200      	movs	r2, #0
 800ced2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ced6:	4819      	ldr	r0, [pc, #100]	; (800cf3c <OLED_WR_Byte+0x90>)
 800ced8:	f7f8 fdba 	bl	8005a50 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 800cedc:	2300      	movs	r3, #0
 800cede:	73fb      	strb	r3, [r7, #15]
 800cee0:	e01e      	b.n	800cf20 <OLED_WR_Byte+0x74>
	{
		OLED_SCLK_Clr();
 800cee2:	2200      	movs	r2, #0
 800cee4:	2120      	movs	r1, #32
 800cee6:	4815      	ldr	r0, [pc, #84]	; (800cf3c <OLED_WR_Byte+0x90>)
 800cee8:	f7f8 fdb2 	bl	8005a50 <HAL_GPIO_WritePin>
		if (dat & 0x80)
 800ceec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	da05      	bge.n	800cf00 <OLED_WR_Byte+0x54>
			OLED_SDIN_Set();
 800cef4:	2201      	movs	r2, #1
 800cef6:	2140      	movs	r1, #64	; 0x40
 800cef8:	4810      	ldr	r0, [pc, #64]	; (800cf3c <OLED_WR_Byte+0x90>)
 800cefa:	f7f8 fda9 	bl	8005a50 <HAL_GPIO_WritePin>
 800cefe:	e004      	b.n	800cf0a <OLED_WR_Byte+0x5e>
		else
			OLED_SDIN_Clr();
 800cf00:	2200      	movs	r2, #0
 800cf02:	2140      	movs	r1, #64	; 0x40
 800cf04:	480d      	ldr	r0, [pc, #52]	; (800cf3c <OLED_WR_Byte+0x90>)
 800cf06:	f7f8 fda3 	bl	8005a50 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800cf0a:	2201      	movs	r2, #1
 800cf0c:	2120      	movs	r1, #32
 800cf0e:	480b      	ldr	r0, [pc, #44]	; (800cf3c <OLED_WR_Byte+0x90>)
 800cf10:	f7f8 fd9e 	bl	8005a50 <HAL_GPIO_WritePin>
		dat <<= 1;
 800cf14:	79fb      	ldrb	r3, [r7, #7]
 800cf16:	005b      	lsls	r3, r3, #1
 800cf18:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 800cf1a:	7bfb      	ldrb	r3, [r7, #15]
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	73fb      	strb	r3, [r7, #15]
 800cf20:	7bfb      	ldrb	r3, [r7, #15]
 800cf22:	2b07      	cmp	r3, #7
 800cf24:	d9dd      	bls.n	800cee2 <OLED_WR_Byte+0x36>
	}
	OLED_RS_Set();
 800cf26:	2201      	movs	r2, #1
 800cf28:	f44f 7180 	mov.w	r1, #256	; 0x100
 800cf2c:	4803      	ldr	r0, [pc, #12]	; (800cf3c <OLED_WR_Byte+0x90>)
 800cf2e:	f7f8 fd8f 	bl	8005a50 <HAL_GPIO_WritePin>
}
 800cf32:	bf00      	nop
 800cf34:	3710      	adds	r7, #16
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd80      	pop	{r7, pc}
 800cf3a:	bf00      	nop
 800cf3c:	40021000 	.word	0x40021000

0800cf40 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/
void OLED_Clear(void)
{
 800cf40:	b580      	push	{r7, lr}
 800cf42:	b082      	sub	sp, #8
 800cf44:	af00      	add	r7, sp, #0
	uint8_t i, n;
	for (i = 0; i < 8; i++)
 800cf46:	2300      	movs	r3, #0
 800cf48:	71fb      	strb	r3, [r7, #7]
 800cf4a:	e014      	b.n	800cf76 <OLED_Clear+0x36>
		for (n = 0; n < 128; n++)
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	71bb      	strb	r3, [r7, #6]
 800cf50:	e00a      	b.n	800cf68 <OLED_Clear+0x28>
			OLED_GRAM[n][i] = 0X00;
 800cf52:	79ba      	ldrb	r2, [r7, #6]
 800cf54:	79fb      	ldrb	r3, [r7, #7]
 800cf56:	490c      	ldr	r1, [pc, #48]	; (800cf88 <OLED_Clear+0x48>)
 800cf58:	00d2      	lsls	r2, r2, #3
 800cf5a:	440a      	add	r2, r1
 800cf5c:	4413      	add	r3, r2
 800cf5e:	2200      	movs	r2, #0
 800cf60:	701a      	strb	r2, [r3, #0]
		for (n = 0; n < 128; n++)
 800cf62:	79bb      	ldrb	r3, [r7, #6]
 800cf64:	3301      	adds	r3, #1
 800cf66:	71bb      	strb	r3, [r7, #6]
 800cf68:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	daf0      	bge.n	800cf52 <OLED_Clear+0x12>
	for (i = 0; i < 8; i++)
 800cf70:	79fb      	ldrb	r3, [r7, #7]
 800cf72:	3301      	adds	r3, #1
 800cf74:	71fb      	strb	r3, [r7, #7]
 800cf76:	79fb      	ldrb	r3, [r7, #7]
 800cf78:	2b07      	cmp	r3, #7
 800cf7a:	d9e7      	bls.n	800cf4c <OLED_Clear+0xc>
	OLED_Refresh_Gram(); // Refresh
 800cf7c:	f7ff ff5e 	bl	800ce3c <OLED_Refresh_Gram>
}
 800cf80:	bf00      	nop
 800cf82:	3708      	adds	r7, #8
 800cf84:	46bd      	mov	sp, r7
 800cf86:	bd80      	pop	{r7, pc}
 800cf88:	20004e58 	.word	0x20004e58

0800cf8c <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/
void OLED_DrawPoint(uint8_t x, uint8_t y, uint8_t t)
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b085      	sub	sp, #20
 800cf90:	af00      	add	r7, sp, #0
 800cf92:	4603      	mov	r3, r0
 800cf94:	71fb      	strb	r3, [r7, #7]
 800cf96:	460b      	mov	r3, r1
 800cf98:	71bb      	strb	r3, [r7, #6]
 800cf9a:	4613      	mov	r3, r2
 800cf9c:	717b      	strb	r3, [r7, #5]
	uint8_t pos, bx, temp = 0;
 800cf9e:	2300      	movs	r3, #0
 800cfa0:	73fb      	strb	r3, [r7, #15]
	if (x > 127 || y > 63)
 800cfa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	db41      	blt.n	800d02e <OLED_DrawPoint+0xa2>
 800cfaa:	79bb      	ldrb	r3, [r7, #6]
 800cfac:	2b3f      	cmp	r3, #63	; 0x3f
 800cfae:	d83e      	bhi.n	800d02e <OLED_DrawPoint+0xa2>
		return; // Out of reach
	pos = 7 - y / 8;
 800cfb0:	79bb      	ldrb	r3, [r7, #6]
 800cfb2:	08db      	lsrs	r3, r3, #3
 800cfb4:	b2db      	uxtb	r3, r3
 800cfb6:	f1c3 0307 	rsb	r3, r3, #7
 800cfba:	73bb      	strb	r3, [r7, #14]
	bx = y % 8;
 800cfbc:	79bb      	ldrb	r3, [r7, #6]
 800cfbe:	f003 0307 	and.w	r3, r3, #7
 800cfc2:	737b      	strb	r3, [r7, #13]
	temp = 1 << (7 - bx);
 800cfc4:	7b7b      	ldrb	r3, [r7, #13]
 800cfc6:	f1c3 0307 	rsb	r3, r3, #7
 800cfca:	2201      	movs	r2, #1
 800cfcc:	fa02 f303 	lsl.w	r3, r2, r3
 800cfd0:	73fb      	strb	r3, [r7, #15]
	if (t)
 800cfd2:	797b      	ldrb	r3, [r7, #5]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d012      	beq.n	800cffe <OLED_DrawPoint+0x72>
		OLED_GRAM[x][pos] |= temp;
 800cfd8:	79fa      	ldrb	r2, [r7, #7]
 800cfda:	7bbb      	ldrb	r3, [r7, #14]
 800cfdc:	4917      	ldr	r1, [pc, #92]	; (800d03c <OLED_DrawPoint+0xb0>)
 800cfde:	00d2      	lsls	r2, r2, #3
 800cfe0:	440a      	add	r2, r1
 800cfe2:	4413      	add	r3, r2
 800cfe4:	7818      	ldrb	r0, [r3, #0]
 800cfe6:	79fa      	ldrb	r2, [r7, #7]
 800cfe8:	7bbb      	ldrb	r3, [r7, #14]
 800cfea:	7bf9      	ldrb	r1, [r7, #15]
 800cfec:	4301      	orrs	r1, r0
 800cfee:	b2c8      	uxtb	r0, r1
 800cff0:	4912      	ldr	r1, [pc, #72]	; (800d03c <OLED_DrawPoint+0xb0>)
 800cff2:	00d2      	lsls	r2, r2, #3
 800cff4:	440a      	add	r2, r1
 800cff6:	4413      	add	r3, r2
 800cff8:	4602      	mov	r2, r0
 800cffa:	701a      	strb	r2, [r3, #0]
 800cffc:	e018      	b.n	800d030 <OLED_DrawPoint+0xa4>
	else
		OLED_GRAM[x][pos] &= ~temp;
 800cffe:	79fa      	ldrb	r2, [r7, #7]
 800d000:	7bbb      	ldrb	r3, [r7, #14]
 800d002:	490e      	ldr	r1, [pc, #56]	; (800d03c <OLED_DrawPoint+0xb0>)
 800d004:	00d2      	lsls	r2, r2, #3
 800d006:	440a      	add	r2, r1
 800d008:	4413      	add	r3, r2
 800d00a:	781b      	ldrb	r3, [r3, #0]
 800d00c:	b25a      	sxtb	r2, r3
 800d00e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d012:	43db      	mvns	r3, r3
 800d014:	b25b      	sxtb	r3, r3
 800d016:	4013      	ands	r3, r2
 800d018:	b259      	sxtb	r1, r3
 800d01a:	79fa      	ldrb	r2, [r7, #7]
 800d01c:	7bbb      	ldrb	r3, [r7, #14]
 800d01e:	b2c8      	uxtb	r0, r1
 800d020:	4906      	ldr	r1, [pc, #24]	; (800d03c <OLED_DrawPoint+0xb0>)
 800d022:	00d2      	lsls	r2, r2, #3
 800d024:	440a      	add	r2, r1
 800d026:	4413      	add	r3, r2
 800d028:	4602      	mov	r2, r0
 800d02a:	701a      	strb	r2, [r3, #0]
 800d02c:	e000      	b.n	800d030 <OLED_DrawPoint+0xa4>
		return; // Out of reach
 800d02e:	bf00      	nop
}
 800d030:	3714      	adds	r7, #20
 800d032:	46bd      	mov	sp, r7
 800d034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d038:	4770      	bx	lr
 800d03a:	bf00      	nop
 800d03c:	20004e58 	.word	0x20004e58

0800d040 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x, uint8_t y, uint8_t chr, uint8_t size, uint8_t mode)
{
 800d040:	b590      	push	{r4, r7, lr}
 800d042:	b085      	sub	sp, #20
 800d044:	af00      	add	r7, sp, #0
 800d046:	4604      	mov	r4, r0
 800d048:	4608      	mov	r0, r1
 800d04a:	4611      	mov	r1, r2
 800d04c:	461a      	mov	r2, r3
 800d04e:	4623      	mov	r3, r4
 800d050:	71fb      	strb	r3, [r7, #7]
 800d052:	4603      	mov	r3, r0
 800d054:	71bb      	strb	r3, [r7, #6]
 800d056:	460b      	mov	r3, r1
 800d058:	717b      	strb	r3, [r7, #5]
 800d05a:	4613      	mov	r3, r2
 800d05c:	713b      	strb	r3, [r7, #4]
	uint8_t temp, t, t1;
	uint8_t y0 = y;
 800d05e:	79bb      	ldrb	r3, [r7, #6]
 800d060:	733b      	strb	r3, [r7, #12]
	chr = chr - ' ';
 800d062:	797b      	ldrb	r3, [r7, #5]
 800d064:	3b20      	subs	r3, #32
 800d066:	717b      	strb	r3, [r7, #5]
	for (t = 0; t < size; t++)
 800d068:	2300      	movs	r3, #0
 800d06a:	73bb      	strb	r3, [r7, #14]
 800d06c:	e04d      	b.n	800d10a <OLED_ShowChar+0xca>
	{
		if (size == 12)
 800d06e:	793b      	ldrb	r3, [r7, #4]
 800d070:	2b0c      	cmp	r3, #12
 800d072:	d10b      	bne.n	800d08c <OLED_ShowChar+0x4c>
			temp = oled_asc2_1206[chr][t]; // 1206 Size
 800d074:	797a      	ldrb	r2, [r7, #5]
 800d076:	7bb9      	ldrb	r1, [r7, #14]
 800d078:	4828      	ldr	r0, [pc, #160]	; (800d11c <OLED_ShowChar+0xdc>)
 800d07a:	4613      	mov	r3, r2
 800d07c:	005b      	lsls	r3, r3, #1
 800d07e:	4413      	add	r3, r2
 800d080:	009b      	lsls	r3, r3, #2
 800d082:	4403      	add	r3, r0
 800d084:	440b      	add	r3, r1
 800d086:	781b      	ldrb	r3, [r3, #0]
 800d088:	73fb      	strb	r3, [r7, #15]
 800d08a:	e007      	b.n	800d09c <OLED_ShowChar+0x5c>
		else
			temp = oled_asc2_1608[chr][t]; // 1608 Size
 800d08c:	797a      	ldrb	r2, [r7, #5]
 800d08e:	7bbb      	ldrb	r3, [r7, #14]
 800d090:	4923      	ldr	r1, [pc, #140]	; (800d120 <OLED_ShowChar+0xe0>)
 800d092:	0112      	lsls	r2, r2, #4
 800d094:	440a      	add	r2, r1
 800d096:	4413      	add	r3, r2
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	73fb      	strb	r3, [r7, #15]
		for (t1 = 0; t1 < 8; t1++)
 800d09c:	2300      	movs	r3, #0
 800d09e:	737b      	strb	r3, [r7, #13]
 800d0a0:	e02d      	b.n	800d0fe <OLED_ShowChar+0xbe>
		{
			if (temp & 0x80)
 800d0a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	da07      	bge.n	800d0ba <OLED_ShowChar+0x7a>
				OLED_DrawPoint(x, y, mode);
 800d0aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 800d0ae:	79b9      	ldrb	r1, [r7, #6]
 800d0b0:	79fb      	ldrb	r3, [r7, #7]
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f7ff ff6a 	bl	800cf8c <OLED_DrawPoint>
 800d0b8:	e00c      	b.n	800d0d4 <OLED_ShowChar+0x94>
			else
				OLED_DrawPoint(x, y, !mode);
 800d0ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	bf0c      	ite	eq
 800d0c2:	2301      	moveq	r3, #1
 800d0c4:	2300      	movne	r3, #0
 800d0c6:	b2db      	uxtb	r3, r3
 800d0c8:	461a      	mov	r2, r3
 800d0ca:	79b9      	ldrb	r1, [r7, #6]
 800d0cc:	79fb      	ldrb	r3, [r7, #7]
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f7ff ff5c 	bl	800cf8c <OLED_DrawPoint>
			temp <<= 1;
 800d0d4:	7bfb      	ldrb	r3, [r7, #15]
 800d0d6:	005b      	lsls	r3, r3, #1
 800d0d8:	73fb      	strb	r3, [r7, #15]
			y++;
 800d0da:	79bb      	ldrb	r3, [r7, #6]
 800d0dc:	3301      	adds	r3, #1
 800d0de:	71bb      	strb	r3, [r7, #6]
			if ((y - y0) == size)
 800d0e0:	79ba      	ldrb	r2, [r7, #6]
 800d0e2:	7b3b      	ldrb	r3, [r7, #12]
 800d0e4:	1ad2      	subs	r2, r2, r3
 800d0e6:	793b      	ldrb	r3, [r7, #4]
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d105      	bne.n	800d0f8 <OLED_ShowChar+0xb8>
			{
				y = y0;
 800d0ec:	7b3b      	ldrb	r3, [r7, #12]
 800d0ee:	71bb      	strb	r3, [r7, #6]
				x++;
 800d0f0:	79fb      	ldrb	r3, [r7, #7]
 800d0f2:	3301      	adds	r3, #1
 800d0f4:	71fb      	strb	r3, [r7, #7]
				break;
 800d0f6:	e005      	b.n	800d104 <OLED_ShowChar+0xc4>
		for (t1 = 0; t1 < 8; t1++)
 800d0f8:	7b7b      	ldrb	r3, [r7, #13]
 800d0fa:	3301      	adds	r3, #1
 800d0fc:	737b      	strb	r3, [r7, #13]
 800d0fe:	7b7b      	ldrb	r3, [r7, #13]
 800d100:	2b07      	cmp	r3, #7
 800d102:	d9ce      	bls.n	800d0a2 <OLED_ShowChar+0x62>
	for (t = 0; t < size; t++)
 800d104:	7bbb      	ldrb	r3, [r7, #14]
 800d106:	3301      	adds	r3, #1
 800d108:	73bb      	strb	r3, [r7, #14]
 800d10a:	7bba      	ldrb	r2, [r7, #14]
 800d10c:	793b      	ldrb	r3, [r7, #4]
 800d10e:	429a      	cmp	r2, r3
 800d110:	d3ad      	bcc.n	800d06e <OLED_ShowChar+0x2e>
			}
		}
	}
}
 800d112:	bf00      	nop
 800d114:	bf00      	nop
 800d116:	3714      	adds	r7, #20
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd90      	pop	{r4, r7, pc}
 800d11c:	0800de98 	.word	0x0800de98
 800d120:	0800e30c 	.word	0x0800e30c

0800d124 <OLED_ShowString>:
}
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x, uint8_t y, const uint8_t *p)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af02      	add	r7, sp, #8
 800d12a:	4603      	mov	r3, r0
 800d12c:	603a      	str	r2, [r7, #0]
 800d12e:	71fb      	strb	r3, [r7, #7]
 800d130:	460b      	mov	r3, r1
 800d132:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58
	while (*p != '\0')
 800d134:	e01f      	b.n	800d176 <OLED_ShowString+0x52>
	{
		if (x > MAX_CHAR_POSX)
 800d136:	79fb      	ldrb	r3, [r7, #7]
 800d138:	2b7a      	cmp	r3, #122	; 0x7a
 800d13a:	d904      	bls.n	800d146 <OLED_ShowString+0x22>
		{
			x = 0;
 800d13c:	2300      	movs	r3, #0
 800d13e:	71fb      	strb	r3, [r7, #7]
			y += 16;
 800d140:	79bb      	ldrb	r3, [r7, #6]
 800d142:	3310      	adds	r3, #16
 800d144:	71bb      	strb	r3, [r7, #6]
		}
		if (y > MAX_CHAR_POSY)
 800d146:	79bb      	ldrb	r3, [r7, #6]
 800d148:	2b3a      	cmp	r3, #58	; 0x3a
 800d14a:	d905      	bls.n	800d158 <OLED_ShowString+0x34>
		{
			y = x = 0;
 800d14c:	2300      	movs	r3, #0
 800d14e:	71fb      	strb	r3, [r7, #7]
 800d150:	79fb      	ldrb	r3, [r7, #7]
 800d152:	71bb      	strb	r3, [r7, #6]
			OLED_Clear();
 800d154:	f7ff fef4 	bl	800cf40 <OLED_Clear>
		}
		OLED_ShowChar(x, y, *p, 12, 1);
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	781a      	ldrb	r2, [r3, #0]
 800d15c:	79b9      	ldrb	r1, [r7, #6]
 800d15e:	79f8      	ldrb	r0, [r7, #7]
 800d160:	2301      	movs	r3, #1
 800d162:	9300      	str	r3, [sp, #0]
 800d164:	230c      	movs	r3, #12
 800d166:	f7ff ff6b 	bl	800d040 <OLED_ShowChar>
		x += 8;
 800d16a:	79fb      	ldrb	r3, [r7, #7]
 800d16c:	3308      	adds	r3, #8
 800d16e:	71fb      	strb	r3, [r7, #7]
		p++;
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	3301      	adds	r3, #1
 800d174:	603b      	str	r3, [r7, #0]
	while (*p != '\0')
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d1db      	bne.n	800d136 <OLED_ShowString+0x12>
	}
}
 800d17e:	bf00      	nop
 800d180:	bf00      	nop
 800d182:	3708      	adds	r7, #8
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}

0800d188 <OLED_Init>:
		OLED_ShowChar(x + (size / 2) * (t + z_len) + 5, y, temp + '0', size, mode);
	}
}

void OLED_Init(void)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess();		   // Enable access to the RTC and Backup Register
 800d18c:	f7f9 fc3a 	bl	8006a04 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); // turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800d190:	4b41      	ldr	r3, [pc, #260]	; (800d298 <OLED_Init+0x110>)
 800d192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d194:	4a40      	ldr	r2, [pc, #256]	; (800d298 <OLED_Init+0x110>)
 800d196:	f023 0301 	bic.w	r3, r3, #1
 800d19a:	6713      	str	r3, [r2, #112]	; 0x70
 800d19c:	4b3e      	ldr	r3, [pc, #248]	; (800d298 <OLED_Init+0x110>)
 800d19e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1a0:	4a3d      	ldr	r2, [pc, #244]	; (800d298 <OLED_Init+0x110>)
 800d1a2:	f023 0304 	bic.w	r3, r3, #4
 800d1a6:	6713      	str	r3, [r2, #112]	; 0x70
									   // LSE oscillator switch off to let PC13 PC14 PC15 be IO

	HAL_PWR_DisableBkUpAccess();
 800d1a8:	f7f9 fc40 	bl	8006a2c <HAL_PWR_DisableBkUpAccess>

	OLED_RST_Clr();
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	2180      	movs	r1, #128	; 0x80
 800d1b0:	483a      	ldr	r0, [pc, #232]	; (800d29c <OLED_Init+0x114>)
 800d1b2:	f7f8 fc4d 	bl	8005a50 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800d1b6:	2064      	movs	r0, #100	; 0x64
 800d1b8:	f7f8 f916 	bl	80053e8 <HAL_Delay>
	OLED_RST_Set();
 800d1bc:	2201      	movs	r2, #1
 800d1be:	2180      	movs	r1, #128	; 0x80
 800d1c0:	4836      	ldr	r0, [pc, #216]	; (800d29c <OLED_Init+0x114>)
 800d1c2:	f7f8 fc45 	bl	8005a50 <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD); // Off Display
 800d1c6:	2100      	movs	r1, #0
 800d1c8:	20ae      	movs	r0, #174	; 0xae
 800d1ca:	f7ff fe6f 	bl	800ceac <OLED_WR_Byte>

	OLED_WR_Byte(0xD5, OLED_CMD); // Set Oscillator Division
 800d1ce:	2100      	movs	r1, #0
 800d1d0:	20d5      	movs	r0, #213	; 0xd5
 800d1d2:	f7ff fe6b 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(80, OLED_CMD);	  //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800d1d6:	2100      	movs	r1, #0
 800d1d8:	2050      	movs	r0, #80	; 0x50
 800d1da:	f7ff fe67 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD); // multiplex ratio
 800d1de:	2100      	movs	r1, #0
 800d1e0:	20a8      	movs	r0, #168	; 0xa8
 800d1e2:	f7ff fe63 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0X3F, OLED_CMD); // duty = 0X3F(1/64)
 800d1e6:	2100      	movs	r1, #0
 800d1e8:	203f      	movs	r0, #63	; 0x3f
 800d1ea:	f7ff fe5f 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD); // set display offset
 800d1ee:	2100      	movs	r1, #0
 800d1f0:	20d3      	movs	r0, #211	; 0xd3
 800d1f2:	f7ff fe5b 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0X00, OLED_CMD); // 0
 800d1f6:	2100      	movs	r1, #0
 800d1f8:	2000      	movs	r0, #0
 800d1fa:	f7ff fe57 	bl	800ceac <OLED_WR_Byte>

	OLED_WR_Byte(0x40, OLED_CMD); // set display start line [5:0]- from 0-63. RESET
 800d1fe:	2100      	movs	r1, #0
 800d200:	2040      	movs	r0, #64	; 0x40
 800d202:	f7ff fe53 	bl	800ceac <OLED_WR_Byte>

	OLED_WR_Byte(0x8D, OLED_CMD); // Set charge pump
 800d206:	2100      	movs	r1, #0
 800d208:	208d      	movs	r0, #141	; 0x8d
 800d20a:	f7ff fe4f 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0x14, OLED_CMD); // Enable Charge Pump
 800d20e:	2100      	movs	r1, #0
 800d210:	2014      	movs	r0, #20
 800d212:	f7ff fe4b 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0x20, OLED_CMD); // Set Memory Addressing Mode
 800d216:	2100      	movs	r1, #0
 800d218:	2020      	movs	r0, #32
 800d21a:	f7ff fe47 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD); // Page Addressing Mode (RESET)
 800d21e:	2100      	movs	r1, #0
 800d220:	2002      	movs	r0, #2
 800d222:	f7ff fe43 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD); // Set segment remap, bit0:0,0->0;1,0->127;
 800d226:	2100      	movs	r1, #0
 800d228:	20a1      	movs	r0, #161	; 0xa1
 800d22a:	f7ff fe3f 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xC0, OLED_CMD); // Set COM Output Scan Direction
 800d22e:	2100      	movs	r1, #0
 800d230:	20c0      	movs	r0, #192	; 0xc0
 800d232:	f7ff fe3b 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD); // Set COM Pins
 800d236:	2100      	movs	r1, #0
 800d238:	20da      	movs	r0, #218	; 0xda
 800d23a:	f7ff fe37 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD); //[5:4] setting
 800d23e:	2100      	movs	r1, #0
 800d240:	2012      	movs	r0, #18
 800d242:	f7ff fe33 	bl	800ceac <OLED_WR_Byte>

	OLED_WR_Byte(0x81, OLED_CMD); // Contrast Control
 800d246:	2100      	movs	r1, #0
 800d248:	2081      	movs	r0, #129	; 0x81
 800d24a:	f7ff fe2f 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xEF, OLED_CMD); // 1~256; Default: 0X7F
 800d24e:	2100      	movs	r1, #0
 800d250:	20ef      	movs	r0, #239	; 0xef
 800d252:	f7ff fe2b 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD); // Set Pre-charge Period
 800d256:	2100      	movs	r1, #0
 800d258:	20d9      	movs	r0, #217	; 0xd9
 800d25a:	f7ff fe27 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xf1, OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800d25e:	2100      	movs	r1, #0
 800d260:	20f1      	movs	r0, #241	; 0xf1
 800d262:	f7ff fe23 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xDB, OLED_CMD); // Set VCOMH
 800d266:	2100      	movs	r1, #0
 800d268:	20db      	movs	r0, #219	; 0xdb
 800d26a:	f7ff fe1f 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0x30, OLED_CMD); //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800d26e:	2100      	movs	r1, #0
 800d270:	2030      	movs	r0, #48	; 0x30
 800d272:	f7ff fe1b 	bl	800ceac <OLED_WR_Byte>

	OLED_WR_Byte(0xA4, OLED_CMD); // Enable display outputs according to the GDDRAM contents
 800d276:	2100      	movs	r1, #0
 800d278:	20a4      	movs	r0, #164	; 0xa4
 800d27a:	f7ff fe17 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); // Set normal display
 800d27e:	2100      	movs	r1, #0
 800d280:	20a6      	movs	r0, #166	; 0xa6
 800d282:	f7ff fe13 	bl	800ceac <OLED_WR_Byte>
	OLED_WR_Byte(0xAF, OLED_CMD); // DISPLAY ON
 800d286:	2100      	movs	r1, #0
 800d288:	20af      	movs	r0, #175	; 0xaf
 800d28a:	f7ff fe0f 	bl	800ceac <OLED_WR_Byte>
	OLED_Clear();
 800d28e:	f7ff fe57 	bl	800cf40 <OLED_Clear>
 800d292:	bf00      	nop
 800d294:	bd80      	pop	{r7, pc}
 800d296:	bf00      	nop
 800d298:	40023800 	.word	0x40023800
 800d29c:	40021000 	.word	0x40021000

0800d2a0 <sniprintf>:
 800d2a0:	b40c      	push	{r2, r3}
 800d2a2:	b530      	push	{r4, r5, lr}
 800d2a4:	4b17      	ldr	r3, [pc, #92]	; (800d304 <sniprintf+0x64>)
 800d2a6:	1e0c      	subs	r4, r1, #0
 800d2a8:	681d      	ldr	r5, [r3, #0]
 800d2aa:	b09d      	sub	sp, #116	; 0x74
 800d2ac:	da08      	bge.n	800d2c0 <sniprintf+0x20>
 800d2ae:	238b      	movs	r3, #139	; 0x8b
 800d2b0:	602b      	str	r3, [r5, #0]
 800d2b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d2b6:	b01d      	add	sp, #116	; 0x74
 800d2b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d2bc:	b002      	add	sp, #8
 800d2be:	4770      	bx	lr
 800d2c0:	f44f 7302 	mov.w	r3, #520	; 0x208
 800d2c4:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d2c8:	bf14      	ite	ne
 800d2ca:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800d2ce:	4623      	moveq	r3, r4
 800d2d0:	9304      	str	r3, [sp, #16]
 800d2d2:	9307      	str	r3, [sp, #28]
 800d2d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d2d8:	9002      	str	r0, [sp, #8]
 800d2da:	9006      	str	r0, [sp, #24]
 800d2dc:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d2e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d2e2:	ab21      	add	r3, sp, #132	; 0x84
 800d2e4:	a902      	add	r1, sp, #8
 800d2e6:	4628      	mov	r0, r5
 800d2e8:	9301      	str	r3, [sp, #4]
 800d2ea:	f000 f8a9 	bl	800d440 <_svfiprintf_r>
 800d2ee:	1c43      	adds	r3, r0, #1
 800d2f0:	bfbc      	itt	lt
 800d2f2:	238b      	movlt	r3, #139	; 0x8b
 800d2f4:	602b      	strlt	r3, [r5, #0]
 800d2f6:	2c00      	cmp	r4, #0
 800d2f8:	d0dd      	beq.n	800d2b6 <sniprintf+0x16>
 800d2fa:	9b02      	ldr	r3, [sp, #8]
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	701a      	strb	r2, [r3, #0]
 800d300:	e7d9      	b.n	800d2b6 <sniprintf+0x16>
 800d302:	bf00      	nop
 800d304:	2000019c 	.word	0x2000019c

0800d308 <memset>:
 800d308:	4402      	add	r2, r0
 800d30a:	4603      	mov	r3, r0
 800d30c:	4293      	cmp	r3, r2
 800d30e:	d100      	bne.n	800d312 <memset+0xa>
 800d310:	4770      	bx	lr
 800d312:	f803 1b01 	strb.w	r1, [r3], #1
 800d316:	e7f9      	b.n	800d30c <memset+0x4>

0800d318 <__errno>:
 800d318:	4b01      	ldr	r3, [pc, #4]	; (800d320 <__errno+0x8>)
 800d31a:	6818      	ldr	r0, [r3, #0]
 800d31c:	4770      	bx	lr
 800d31e:	bf00      	nop
 800d320:	2000019c 	.word	0x2000019c

0800d324 <__libc_init_array>:
 800d324:	b570      	push	{r4, r5, r6, lr}
 800d326:	4d0d      	ldr	r5, [pc, #52]	; (800d35c <__libc_init_array+0x38>)
 800d328:	4c0d      	ldr	r4, [pc, #52]	; (800d360 <__libc_init_array+0x3c>)
 800d32a:	1b64      	subs	r4, r4, r5
 800d32c:	10a4      	asrs	r4, r4, #2
 800d32e:	2600      	movs	r6, #0
 800d330:	42a6      	cmp	r6, r4
 800d332:	d109      	bne.n	800d348 <__libc_init_array+0x24>
 800d334:	4d0b      	ldr	r5, [pc, #44]	; (800d364 <__libc_init_array+0x40>)
 800d336:	4c0c      	ldr	r4, [pc, #48]	; (800d368 <__libc_init_array+0x44>)
 800d338:	f000 fc6a 	bl	800dc10 <_init>
 800d33c:	1b64      	subs	r4, r4, r5
 800d33e:	10a4      	asrs	r4, r4, #2
 800d340:	2600      	movs	r6, #0
 800d342:	42a6      	cmp	r6, r4
 800d344:	d105      	bne.n	800d352 <__libc_init_array+0x2e>
 800d346:	bd70      	pop	{r4, r5, r6, pc}
 800d348:	f855 3b04 	ldr.w	r3, [r5], #4
 800d34c:	4798      	blx	r3
 800d34e:	3601      	adds	r6, #1
 800d350:	e7ee      	b.n	800d330 <__libc_init_array+0xc>
 800d352:	f855 3b04 	ldr.w	r3, [r5], #4
 800d356:	4798      	blx	r3
 800d358:	3601      	adds	r6, #1
 800d35a:	e7f2      	b.n	800d342 <__libc_init_array+0x1e>
 800d35c:	0800e938 	.word	0x0800e938
 800d360:	0800e938 	.word	0x0800e938
 800d364:	0800e938 	.word	0x0800e938
 800d368:	0800e93c 	.word	0x0800e93c

0800d36c <__retarget_lock_acquire_recursive>:
 800d36c:	4770      	bx	lr

0800d36e <__retarget_lock_release_recursive>:
 800d36e:	4770      	bx	lr

0800d370 <memcpy>:
 800d370:	440a      	add	r2, r1
 800d372:	4291      	cmp	r1, r2
 800d374:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d378:	d100      	bne.n	800d37c <memcpy+0xc>
 800d37a:	4770      	bx	lr
 800d37c:	b510      	push	{r4, lr}
 800d37e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d382:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d386:	4291      	cmp	r1, r2
 800d388:	d1f9      	bne.n	800d37e <memcpy+0xe>
 800d38a:	bd10      	pop	{r4, pc}

0800d38c <__ssputs_r>:
 800d38c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d390:	688e      	ldr	r6, [r1, #8]
 800d392:	461f      	mov	r7, r3
 800d394:	42be      	cmp	r6, r7
 800d396:	680b      	ldr	r3, [r1, #0]
 800d398:	4682      	mov	sl, r0
 800d39a:	460c      	mov	r4, r1
 800d39c:	4690      	mov	r8, r2
 800d39e:	d82c      	bhi.n	800d3fa <__ssputs_r+0x6e>
 800d3a0:	898a      	ldrh	r2, [r1, #12]
 800d3a2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d3a6:	d026      	beq.n	800d3f6 <__ssputs_r+0x6a>
 800d3a8:	6965      	ldr	r5, [r4, #20]
 800d3aa:	6909      	ldr	r1, [r1, #16]
 800d3ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d3b0:	eba3 0901 	sub.w	r9, r3, r1
 800d3b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d3b8:	1c7b      	adds	r3, r7, #1
 800d3ba:	444b      	add	r3, r9
 800d3bc:	106d      	asrs	r5, r5, #1
 800d3be:	429d      	cmp	r5, r3
 800d3c0:	bf38      	it	cc
 800d3c2:	461d      	movcc	r5, r3
 800d3c4:	0553      	lsls	r3, r2, #21
 800d3c6:	d527      	bpl.n	800d418 <__ssputs_r+0x8c>
 800d3c8:	4629      	mov	r1, r5
 800d3ca:	f000 f957 	bl	800d67c <_malloc_r>
 800d3ce:	4606      	mov	r6, r0
 800d3d0:	b360      	cbz	r0, 800d42c <__ssputs_r+0xa0>
 800d3d2:	6921      	ldr	r1, [r4, #16]
 800d3d4:	464a      	mov	r2, r9
 800d3d6:	f7ff ffcb 	bl	800d370 <memcpy>
 800d3da:	89a3      	ldrh	r3, [r4, #12]
 800d3dc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d3e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d3e4:	81a3      	strh	r3, [r4, #12]
 800d3e6:	6126      	str	r6, [r4, #16]
 800d3e8:	6165      	str	r5, [r4, #20]
 800d3ea:	444e      	add	r6, r9
 800d3ec:	eba5 0509 	sub.w	r5, r5, r9
 800d3f0:	6026      	str	r6, [r4, #0]
 800d3f2:	60a5      	str	r5, [r4, #8]
 800d3f4:	463e      	mov	r6, r7
 800d3f6:	42be      	cmp	r6, r7
 800d3f8:	d900      	bls.n	800d3fc <__ssputs_r+0x70>
 800d3fa:	463e      	mov	r6, r7
 800d3fc:	6820      	ldr	r0, [r4, #0]
 800d3fe:	4632      	mov	r2, r6
 800d400:	4641      	mov	r1, r8
 800d402:	f000 fb86 	bl	800db12 <memmove>
 800d406:	68a3      	ldr	r3, [r4, #8]
 800d408:	1b9b      	subs	r3, r3, r6
 800d40a:	60a3      	str	r3, [r4, #8]
 800d40c:	6823      	ldr	r3, [r4, #0]
 800d40e:	4433      	add	r3, r6
 800d410:	6023      	str	r3, [r4, #0]
 800d412:	2000      	movs	r0, #0
 800d414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d418:	462a      	mov	r2, r5
 800d41a:	f000 fb4b 	bl	800dab4 <_realloc_r>
 800d41e:	4606      	mov	r6, r0
 800d420:	2800      	cmp	r0, #0
 800d422:	d1e0      	bne.n	800d3e6 <__ssputs_r+0x5a>
 800d424:	6921      	ldr	r1, [r4, #16]
 800d426:	4650      	mov	r0, sl
 800d428:	f000 fb9e 	bl	800db68 <_free_r>
 800d42c:	230c      	movs	r3, #12
 800d42e:	f8ca 3000 	str.w	r3, [sl]
 800d432:	89a3      	ldrh	r3, [r4, #12]
 800d434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d438:	81a3      	strh	r3, [r4, #12]
 800d43a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d43e:	e7e9      	b.n	800d414 <__ssputs_r+0x88>

0800d440 <_svfiprintf_r>:
 800d440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d444:	4698      	mov	r8, r3
 800d446:	898b      	ldrh	r3, [r1, #12]
 800d448:	061b      	lsls	r3, r3, #24
 800d44a:	b09d      	sub	sp, #116	; 0x74
 800d44c:	4607      	mov	r7, r0
 800d44e:	460d      	mov	r5, r1
 800d450:	4614      	mov	r4, r2
 800d452:	d50e      	bpl.n	800d472 <_svfiprintf_r+0x32>
 800d454:	690b      	ldr	r3, [r1, #16]
 800d456:	b963      	cbnz	r3, 800d472 <_svfiprintf_r+0x32>
 800d458:	2140      	movs	r1, #64	; 0x40
 800d45a:	f000 f90f 	bl	800d67c <_malloc_r>
 800d45e:	6028      	str	r0, [r5, #0]
 800d460:	6128      	str	r0, [r5, #16]
 800d462:	b920      	cbnz	r0, 800d46e <_svfiprintf_r+0x2e>
 800d464:	230c      	movs	r3, #12
 800d466:	603b      	str	r3, [r7, #0]
 800d468:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d46c:	e0d0      	b.n	800d610 <_svfiprintf_r+0x1d0>
 800d46e:	2340      	movs	r3, #64	; 0x40
 800d470:	616b      	str	r3, [r5, #20]
 800d472:	2300      	movs	r3, #0
 800d474:	9309      	str	r3, [sp, #36]	; 0x24
 800d476:	2320      	movs	r3, #32
 800d478:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d47c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d480:	2330      	movs	r3, #48	; 0x30
 800d482:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d628 <_svfiprintf_r+0x1e8>
 800d486:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d48a:	f04f 0901 	mov.w	r9, #1
 800d48e:	4623      	mov	r3, r4
 800d490:	469a      	mov	sl, r3
 800d492:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d496:	b10a      	cbz	r2, 800d49c <_svfiprintf_r+0x5c>
 800d498:	2a25      	cmp	r2, #37	; 0x25
 800d49a:	d1f9      	bne.n	800d490 <_svfiprintf_r+0x50>
 800d49c:	ebba 0b04 	subs.w	fp, sl, r4
 800d4a0:	d00b      	beq.n	800d4ba <_svfiprintf_r+0x7a>
 800d4a2:	465b      	mov	r3, fp
 800d4a4:	4622      	mov	r2, r4
 800d4a6:	4629      	mov	r1, r5
 800d4a8:	4638      	mov	r0, r7
 800d4aa:	f7ff ff6f 	bl	800d38c <__ssputs_r>
 800d4ae:	3001      	adds	r0, #1
 800d4b0:	f000 80a9 	beq.w	800d606 <_svfiprintf_r+0x1c6>
 800d4b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4b6:	445a      	add	r2, fp
 800d4b8:	9209      	str	r2, [sp, #36]	; 0x24
 800d4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	f000 80a1 	beq.w	800d606 <_svfiprintf_r+0x1c6>
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d4ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d4ce:	f10a 0a01 	add.w	sl, sl, #1
 800d4d2:	9304      	str	r3, [sp, #16]
 800d4d4:	9307      	str	r3, [sp, #28]
 800d4d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d4da:	931a      	str	r3, [sp, #104]	; 0x68
 800d4dc:	4654      	mov	r4, sl
 800d4de:	2205      	movs	r2, #5
 800d4e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4e4:	4850      	ldr	r0, [pc, #320]	; (800d628 <_svfiprintf_r+0x1e8>)
 800d4e6:	f7f2 fe73 	bl	80001d0 <memchr>
 800d4ea:	9a04      	ldr	r2, [sp, #16]
 800d4ec:	b9d8      	cbnz	r0, 800d526 <_svfiprintf_r+0xe6>
 800d4ee:	06d0      	lsls	r0, r2, #27
 800d4f0:	bf44      	itt	mi
 800d4f2:	2320      	movmi	r3, #32
 800d4f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d4f8:	0711      	lsls	r1, r2, #28
 800d4fa:	bf44      	itt	mi
 800d4fc:	232b      	movmi	r3, #43	; 0x2b
 800d4fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d502:	f89a 3000 	ldrb.w	r3, [sl]
 800d506:	2b2a      	cmp	r3, #42	; 0x2a
 800d508:	d015      	beq.n	800d536 <_svfiprintf_r+0xf6>
 800d50a:	9a07      	ldr	r2, [sp, #28]
 800d50c:	4654      	mov	r4, sl
 800d50e:	2000      	movs	r0, #0
 800d510:	f04f 0c0a 	mov.w	ip, #10
 800d514:	4621      	mov	r1, r4
 800d516:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d51a:	3b30      	subs	r3, #48	; 0x30
 800d51c:	2b09      	cmp	r3, #9
 800d51e:	d94d      	bls.n	800d5bc <_svfiprintf_r+0x17c>
 800d520:	b1b0      	cbz	r0, 800d550 <_svfiprintf_r+0x110>
 800d522:	9207      	str	r2, [sp, #28]
 800d524:	e014      	b.n	800d550 <_svfiprintf_r+0x110>
 800d526:	eba0 0308 	sub.w	r3, r0, r8
 800d52a:	fa09 f303 	lsl.w	r3, r9, r3
 800d52e:	4313      	orrs	r3, r2
 800d530:	9304      	str	r3, [sp, #16]
 800d532:	46a2      	mov	sl, r4
 800d534:	e7d2      	b.n	800d4dc <_svfiprintf_r+0x9c>
 800d536:	9b03      	ldr	r3, [sp, #12]
 800d538:	1d19      	adds	r1, r3, #4
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	9103      	str	r1, [sp, #12]
 800d53e:	2b00      	cmp	r3, #0
 800d540:	bfbb      	ittet	lt
 800d542:	425b      	neglt	r3, r3
 800d544:	f042 0202 	orrlt.w	r2, r2, #2
 800d548:	9307      	strge	r3, [sp, #28]
 800d54a:	9307      	strlt	r3, [sp, #28]
 800d54c:	bfb8      	it	lt
 800d54e:	9204      	strlt	r2, [sp, #16]
 800d550:	7823      	ldrb	r3, [r4, #0]
 800d552:	2b2e      	cmp	r3, #46	; 0x2e
 800d554:	d10c      	bne.n	800d570 <_svfiprintf_r+0x130>
 800d556:	7863      	ldrb	r3, [r4, #1]
 800d558:	2b2a      	cmp	r3, #42	; 0x2a
 800d55a:	d134      	bne.n	800d5c6 <_svfiprintf_r+0x186>
 800d55c:	9b03      	ldr	r3, [sp, #12]
 800d55e:	1d1a      	adds	r2, r3, #4
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	9203      	str	r2, [sp, #12]
 800d564:	2b00      	cmp	r3, #0
 800d566:	bfb8      	it	lt
 800d568:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d56c:	3402      	adds	r4, #2
 800d56e:	9305      	str	r3, [sp, #20]
 800d570:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d638 <_svfiprintf_r+0x1f8>
 800d574:	7821      	ldrb	r1, [r4, #0]
 800d576:	2203      	movs	r2, #3
 800d578:	4650      	mov	r0, sl
 800d57a:	f7f2 fe29 	bl	80001d0 <memchr>
 800d57e:	b138      	cbz	r0, 800d590 <_svfiprintf_r+0x150>
 800d580:	9b04      	ldr	r3, [sp, #16]
 800d582:	eba0 000a 	sub.w	r0, r0, sl
 800d586:	2240      	movs	r2, #64	; 0x40
 800d588:	4082      	lsls	r2, r0
 800d58a:	4313      	orrs	r3, r2
 800d58c:	3401      	adds	r4, #1
 800d58e:	9304      	str	r3, [sp, #16]
 800d590:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d594:	4825      	ldr	r0, [pc, #148]	; (800d62c <_svfiprintf_r+0x1ec>)
 800d596:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d59a:	2206      	movs	r2, #6
 800d59c:	f7f2 fe18 	bl	80001d0 <memchr>
 800d5a0:	2800      	cmp	r0, #0
 800d5a2:	d038      	beq.n	800d616 <_svfiprintf_r+0x1d6>
 800d5a4:	4b22      	ldr	r3, [pc, #136]	; (800d630 <_svfiprintf_r+0x1f0>)
 800d5a6:	bb1b      	cbnz	r3, 800d5f0 <_svfiprintf_r+0x1b0>
 800d5a8:	9b03      	ldr	r3, [sp, #12]
 800d5aa:	3307      	adds	r3, #7
 800d5ac:	f023 0307 	bic.w	r3, r3, #7
 800d5b0:	3308      	adds	r3, #8
 800d5b2:	9303      	str	r3, [sp, #12]
 800d5b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5b6:	4433      	add	r3, r6
 800d5b8:	9309      	str	r3, [sp, #36]	; 0x24
 800d5ba:	e768      	b.n	800d48e <_svfiprintf_r+0x4e>
 800d5bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5c0:	460c      	mov	r4, r1
 800d5c2:	2001      	movs	r0, #1
 800d5c4:	e7a6      	b.n	800d514 <_svfiprintf_r+0xd4>
 800d5c6:	2300      	movs	r3, #0
 800d5c8:	3401      	adds	r4, #1
 800d5ca:	9305      	str	r3, [sp, #20]
 800d5cc:	4619      	mov	r1, r3
 800d5ce:	f04f 0c0a 	mov.w	ip, #10
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5d8:	3a30      	subs	r2, #48	; 0x30
 800d5da:	2a09      	cmp	r2, #9
 800d5dc:	d903      	bls.n	800d5e6 <_svfiprintf_r+0x1a6>
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d0c6      	beq.n	800d570 <_svfiprintf_r+0x130>
 800d5e2:	9105      	str	r1, [sp, #20]
 800d5e4:	e7c4      	b.n	800d570 <_svfiprintf_r+0x130>
 800d5e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d5ea:	4604      	mov	r4, r0
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	e7f0      	b.n	800d5d2 <_svfiprintf_r+0x192>
 800d5f0:	ab03      	add	r3, sp, #12
 800d5f2:	9300      	str	r3, [sp, #0]
 800d5f4:	462a      	mov	r2, r5
 800d5f6:	4b0f      	ldr	r3, [pc, #60]	; (800d634 <_svfiprintf_r+0x1f4>)
 800d5f8:	a904      	add	r1, sp, #16
 800d5fa:	4638      	mov	r0, r7
 800d5fc:	f3af 8000 	nop.w
 800d600:	1c42      	adds	r2, r0, #1
 800d602:	4606      	mov	r6, r0
 800d604:	d1d6      	bne.n	800d5b4 <_svfiprintf_r+0x174>
 800d606:	89ab      	ldrh	r3, [r5, #12]
 800d608:	065b      	lsls	r3, r3, #25
 800d60a:	f53f af2d 	bmi.w	800d468 <_svfiprintf_r+0x28>
 800d60e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d610:	b01d      	add	sp, #116	; 0x74
 800d612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d616:	ab03      	add	r3, sp, #12
 800d618:	9300      	str	r3, [sp, #0]
 800d61a:	462a      	mov	r2, r5
 800d61c:	4b05      	ldr	r3, [pc, #20]	; (800d634 <_svfiprintf_r+0x1f4>)
 800d61e:	a904      	add	r1, sp, #16
 800d620:	4638      	mov	r0, r7
 800d622:	f000 f919 	bl	800d858 <_printf_i>
 800d626:	e7eb      	b.n	800d600 <_svfiprintf_r+0x1c0>
 800d628:	0800e8fc 	.word	0x0800e8fc
 800d62c:	0800e906 	.word	0x0800e906
 800d630:	00000000 	.word	0x00000000
 800d634:	0800d38d 	.word	0x0800d38d
 800d638:	0800e902 	.word	0x0800e902

0800d63c <sbrk_aligned>:
 800d63c:	b570      	push	{r4, r5, r6, lr}
 800d63e:	4e0e      	ldr	r6, [pc, #56]	; (800d678 <sbrk_aligned+0x3c>)
 800d640:	460c      	mov	r4, r1
 800d642:	6831      	ldr	r1, [r6, #0]
 800d644:	4605      	mov	r5, r0
 800d646:	b911      	cbnz	r1, 800d64e <sbrk_aligned+0x12>
 800d648:	f000 fa7e 	bl	800db48 <_sbrk_r>
 800d64c:	6030      	str	r0, [r6, #0]
 800d64e:	4621      	mov	r1, r4
 800d650:	4628      	mov	r0, r5
 800d652:	f000 fa79 	bl	800db48 <_sbrk_r>
 800d656:	1c43      	adds	r3, r0, #1
 800d658:	d00a      	beq.n	800d670 <sbrk_aligned+0x34>
 800d65a:	1cc4      	adds	r4, r0, #3
 800d65c:	f024 0403 	bic.w	r4, r4, #3
 800d660:	42a0      	cmp	r0, r4
 800d662:	d007      	beq.n	800d674 <sbrk_aligned+0x38>
 800d664:	1a21      	subs	r1, r4, r0
 800d666:	4628      	mov	r0, r5
 800d668:	f000 fa6e 	bl	800db48 <_sbrk_r>
 800d66c:	3001      	adds	r0, #1
 800d66e:	d101      	bne.n	800d674 <sbrk_aligned+0x38>
 800d670:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d674:	4620      	mov	r0, r4
 800d676:	bd70      	pop	{r4, r5, r6, pc}
 800d678:	20005398 	.word	0x20005398

0800d67c <_malloc_r>:
 800d67c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d680:	1ccd      	adds	r5, r1, #3
 800d682:	f025 0503 	bic.w	r5, r5, #3
 800d686:	3508      	adds	r5, #8
 800d688:	2d0c      	cmp	r5, #12
 800d68a:	bf38      	it	cc
 800d68c:	250c      	movcc	r5, #12
 800d68e:	2d00      	cmp	r5, #0
 800d690:	4607      	mov	r7, r0
 800d692:	db01      	blt.n	800d698 <_malloc_r+0x1c>
 800d694:	42a9      	cmp	r1, r5
 800d696:	d905      	bls.n	800d6a4 <_malloc_r+0x28>
 800d698:	230c      	movs	r3, #12
 800d69a:	603b      	str	r3, [r7, #0]
 800d69c:	2600      	movs	r6, #0
 800d69e:	4630      	mov	r0, r6
 800d6a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d778 <_malloc_r+0xfc>
 800d6a8:	f000 f9f8 	bl	800da9c <__malloc_lock>
 800d6ac:	f8d8 3000 	ldr.w	r3, [r8]
 800d6b0:	461c      	mov	r4, r3
 800d6b2:	bb5c      	cbnz	r4, 800d70c <_malloc_r+0x90>
 800d6b4:	4629      	mov	r1, r5
 800d6b6:	4638      	mov	r0, r7
 800d6b8:	f7ff ffc0 	bl	800d63c <sbrk_aligned>
 800d6bc:	1c43      	adds	r3, r0, #1
 800d6be:	4604      	mov	r4, r0
 800d6c0:	d155      	bne.n	800d76e <_malloc_r+0xf2>
 800d6c2:	f8d8 4000 	ldr.w	r4, [r8]
 800d6c6:	4626      	mov	r6, r4
 800d6c8:	2e00      	cmp	r6, #0
 800d6ca:	d145      	bne.n	800d758 <_malloc_r+0xdc>
 800d6cc:	2c00      	cmp	r4, #0
 800d6ce:	d048      	beq.n	800d762 <_malloc_r+0xe6>
 800d6d0:	6823      	ldr	r3, [r4, #0]
 800d6d2:	4631      	mov	r1, r6
 800d6d4:	4638      	mov	r0, r7
 800d6d6:	eb04 0903 	add.w	r9, r4, r3
 800d6da:	f000 fa35 	bl	800db48 <_sbrk_r>
 800d6de:	4581      	cmp	r9, r0
 800d6e0:	d13f      	bne.n	800d762 <_malloc_r+0xe6>
 800d6e2:	6821      	ldr	r1, [r4, #0]
 800d6e4:	1a6d      	subs	r5, r5, r1
 800d6e6:	4629      	mov	r1, r5
 800d6e8:	4638      	mov	r0, r7
 800d6ea:	f7ff ffa7 	bl	800d63c <sbrk_aligned>
 800d6ee:	3001      	adds	r0, #1
 800d6f0:	d037      	beq.n	800d762 <_malloc_r+0xe6>
 800d6f2:	6823      	ldr	r3, [r4, #0]
 800d6f4:	442b      	add	r3, r5
 800d6f6:	6023      	str	r3, [r4, #0]
 800d6f8:	f8d8 3000 	ldr.w	r3, [r8]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d038      	beq.n	800d772 <_malloc_r+0xf6>
 800d700:	685a      	ldr	r2, [r3, #4]
 800d702:	42a2      	cmp	r2, r4
 800d704:	d12b      	bne.n	800d75e <_malloc_r+0xe2>
 800d706:	2200      	movs	r2, #0
 800d708:	605a      	str	r2, [r3, #4]
 800d70a:	e00f      	b.n	800d72c <_malloc_r+0xb0>
 800d70c:	6822      	ldr	r2, [r4, #0]
 800d70e:	1b52      	subs	r2, r2, r5
 800d710:	d41f      	bmi.n	800d752 <_malloc_r+0xd6>
 800d712:	2a0b      	cmp	r2, #11
 800d714:	d917      	bls.n	800d746 <_malloc_r+0xca>
 800d716:	1961      	adds	r1, r4, r5
 800d718:	42a3      	cmp	r3, r4
 800d71a:	6025      	str	r5, [r4, #0]
 800d71c:	bf18      	it	ne
 800d71e:	6059      	strne	r1, [r3, #4]
 800d720:	6863      	ldr	r3, [r4, #4]
 800d722:	bf08      	it	eq
 800d724:	f8c8 1000 	streq.w	r1, [r8]
 800d728:	5162      	str	r2, [r4, r5]
 800d72a:	604b      	str	r3, [r1, #4]
 800d72c:	4638      	mov	r0, r7
 800d72e:	f104 060b 	add.w	r6, r4, #11
 800d732:	f000 f9b9 	bl	800daa8 <__malloc_unlock>
 800d736:	f026 0607 	bic.w	r6, r6, #7
 800d73a:	1d23      	adds	r3, r4, #4
 800d73c:	1af2      	subs	r2, r6, r3
 800d73e:	d0ae      	beq.n	800d69e <_malloc_r+0x22>
 800d740:	1b9b      	subs	r3, r3, r6
 800d742:	50a3      	str	r3, [r4, r2]
 800d744:	e7ab      	b.n	800d69e <_malloc_r+0x22>
 800d746:	42a3      	cmp	r3, r4
 800d748:	6862      	ldr	r2, [r4, #4]
 800d74a:	d1dd      	bne.n	800d708 <_malloc_r+0x8c>
 800d74c:	f8c8 2000 	str.w	r2, [r8]
 800d750:	e7ec      	b.n	800d72c <_malloc_r+0xb0>
 800d752:	4623      	mov	r3, r4
 800d754:	6864      	ldr	r4, [r4, #4]
 800d756:	e7ac      	b.n	800d6b2 <_malloc_r+0x36>
 800d758:	4634      	mov	r4, r6
 800d75a:	6876      	ldr	r6, [r6, #4]
 800d75c:	e7b4      	b.n	800d6c8 <_malloc_r+0x4c>
 800d75e:	4613      	mov	r3, r2
 800d760:	e7cc      	b.n	800d6fc <_malloc_r+0x80>
 800d762:	230c      	movs	r3, #12
 800d764:	603b      	str	r3, [r7, #0]
 800d766:	4638      	mov	r0, r7
 800d768:	f000 f99e 	bl	800daa8 <__malloc_unlock>
 800d76c:	e797      	b.n	800d69e <_malloc_r+0x22>
 800d76e:	6025      	str	r5, [r4, #0]
 800d770:	e7dc      	b.n	800d72c <_malloc_r+0xb0>
 800d772:	605b      	str	r3, [r3, #4]
 800d774:	deff      	udf	#255	; 0xff
 800d776:	bf00      	nop
 800d778:	20005394 	.word	0x20005394

0800d77c <_printf_common>:
 800d77c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d780:	4616      	mov	r6, r2
 800d782:	4699      	mov	r9, r3
 800d784:	688a      	ldr	r2, [r1, #8]
 800d786:	690b      	ldr	r3, [r1, #16]
 800d788:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d78c:	4293      	cmp	r3, r2
 800d78e:	bfb8      	it	lt
 800d790:	4613      	movlt	r3, r2
 800d792:	6033      	str	r3, [r6, #0]
 800d794:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d798:	4607      	mov	r7, r0
 800d79a:	460c      	mov	r4, r1
 800d79c:	b10a      	cbz	r2, 800d7a2 <_printf_common+0x26>
 800d79e:	3301      	adds	r3, #1
 800d7a0:	6033      	str	r3, [r6, #0]
 800d7a2:	6823      	ldr	r3, [r4, #0]
 800d7a4:	0699      	lsls	r1, r3, #26
 800d7a6:	bf42      	ittt	mi
 800d7a8:	6833      	ldrmi	r3, [r6, #0]
 800d7aa:	3302      	addmi	r3, #2
 800d7ac:	6033      	strmi	r3, [r6, #0]
 800d7ae:	6825      	ldr	r5, [r4, #0]
 800d7b0:	f015 0506 	ands.w	r5, r5, #6
 800d7b4:	d106      	bne.n	800d7c4 <_printf_common+0x48>
 800d7b6:	f104 0a19 	add.w	sl, r4, #25
 800d7ba:	68e3      	ldr	r3, [r4, #12]
 800d7bc:	6832      	ldr	r2, [r6, #0]
 800d7be:	1a9b      	subs	r3, r3, r2
 800d7c0:	42ab      	cmp	r3, r5
 800d7c2:	dc26      	bgt.n	800d812 <_printf_common+0x96>
 800d7c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d7c8:	1e13      	subs	r3, r2, #0
 800d7ca:	6822      	ldr	r2, [r4, #0]
 800d7cc:	bf18      	it	ne
 800d7ce:	2301      	movne	r3, #1
 800d7d0:	0692      	lsls	r2, r2, #26
 800d7d2:	d42b      	bmi.n	800d82c <_printf_common+0xb0>
 800d7d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d7d8:	4649      	mov	r1, r9
 800d7da:	4638      	mov	r0, r7
 800d7dc:	47c0      	blx	r8
 800d7de:	3001      	adds	r0, #1
 800d7e0:	d01e      	beq.n	800d820 <_printf_common+0xa4>
 800d7e2:	6823      	ldr	r3, [r4, #0]
 800d7e4:	6922      	ldr	r2, [r4, #16]
 800d7e6:	f003 0306 	and.w	r3, r3, #6
 800d7ea:	2b04      	cmp	r3, #4
 800d7ec:	bf02      	ittt	eq
 800d7ee:	68e5      	ldreq	r5, [r4, #12]
 800d7f0:	6833      	ldreq	r3, [r6, #0]
 800d7f2:	1aed      	subeq	r5, r5, r3
 800d7f4:	68a3      	ldr	r3, [r4, #8]
 800d7f6:	bf0c      	ite	eq
 800d7f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d7fc:	2500      	movne	r5, #0
 800d7fe:	4293      	cmp	r3, r2
 800d800:	bfc4      	itt	gt
 800d802:	1a9b      	subgt	r3, r3, r2
 800d804:	18ed      	addgt	r5, r5, r3
 800d806:	2600      	movs	r6, #0
 800d808:	341a      	adds	r4, #26
 800d80a:	42b5      	cmp	r5, r6
 800d80c:	d11a      	bne.n	800d844 <_printf_common+0xc8>
 800d80e:	2000      	movs	r0, #0
 800d810:	e008      	b.n	800d824 <_printf_common+0xa8>
 800d812:	2301      	movs	r3, #1
 800d814:	4652      	mov	r2, sl
 800d816:	4649      	mov	r1, r9
 800d818:	4638      	mov	r0, r7
 800d81a:	47c0      	blx	r8
 800d81c:	3001      	adds	r0, #1
 800d81e:	d103      	bne.n	800d828 <_printf_common+0xac>
 800d820:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d828:	3501      	adds	r5, #1
 800d82a:	e7c6      	b.n	800d7ba <_printf_common+0x3e>
 800d82c:	18e1      	adds	r1, r4, r3
 800d82e:	1c5a      	adds	r2, r3, #1
 800d830:	2030      	movs	r0, #48	; 0x30
 800d832:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d836:	4422      	add	r2, r4
 800d838:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d83c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d840:	3302      	adds	r3, #2
 800d842:	e7c7      	b.n	800d7d4 <_printf_common+0x58>
 800d844:	2301      	movs	r3, #1
 800d846:	4622      	mov	r2, r4
 800d848:	4649      	mov	r1, r9
 800d84a:	4638      	mov	r0, r7
 800d84c:	47c0      	blx	r8
 800d84e:	3001      	adds	r0, #1
 800d850:	d0e6      	beq.n	800d820 <_printf_common+0xa4>
 800d852:	3601      	adds	r6, #1
 800d854:	e7d9      	b.n	800d80a <_printf_common+0x8e>
	...

0800d858 <_printf_i>:
 800d858:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d85c:	7e0f      	ldrb	r7, [r1, #24]
 800d85e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d860:	2f78      	cmp	r7, #120	; 0x78
 800d862:	4691      	mov	r9, r2
 800d864:	4680      	mov	r8, r0
 800d866:	460c      	mov	r4, r1
 800d868:	469a      	mov	sl, r3
 800d86a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d86e:	d807      	bhi.n	800d880 <_printf_i+0x28>
 800d870:	2f62      	cmp	r7, #98	; 0x62
 800d872:	d80a      	bhi.n	800d88a <_printf_i+0x32>
 800d874:	2f00      	cmp	r7, #0
 800d876:	f000 80d4 	beq.w	800da22 <_printf_i+0x1ca>
 800d87a:	2f58      	cmp	r7, #88	; 0x58
 800d87c:	f000 80c0 	beq.w	800da00 <_printf_i+0x1a8>
 800d880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d884:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d888:	e03a      	b.n	800d900 <_printf_i+0xa8>
 800d88a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d88e:	2b15      	cmp	r3, #21
 800d890:	d8f6      	bhi.n	800d880 <_printf_i+0x28>
 800d892:	a101      	add	r1, pc, #4	; (adr r1, 800d898 <_printf_i+0x40>)
 800d894:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d898:	0800d8f1 	.word	0x0800d8f1
 800d89c:	0800d905 	.word	0x0800d905
 800d8a0:	0800d881 	.word	0x0800d881
 800d8a4:	0800d881 	.word	0x0800d881
 800d8a8:	0800d881 	.word	0x0800d881
 800d8ac:	0800d881 	.word	0x0800d881
 800d8b0:	0800d905 	.word	0x0800d905
 800d8b4:	0800d881 	.word	0x0800d881
 800d8b8:	0800d881 	.word	0x0800d881
 800d8bc:	0800d881 	.word	0x0800d881
 800d8c0:	0800d881 	.word	0x0800d881
 800d8c4:	0800da09 	.word	0x0800da09
 800d8c8:	0800d931 	.word	0x0800d931
 800d8cc:	0800d9c3 	.word	0x0800d9c3
 800d8d0:	0800d881 	.word	0x0800d881
 800d8d4:	0800d881 	.word	0x0800d881
 800d8d8:	0800da2b 	.word	0x0800da2b
 800d8dc:	0800d881 	.word	0x0800d881
 800d8e0:	0800d931 	.word	0x0800d931
 800d8e4:	0800d881 	.word	0x0800d881
 800d8e8:	0800d881 	.word	0x0800d881
 800d8ec:	0800d9cb 	.word	0x0800d9cb
 800d8f0:	682b      	ldr	r3, [r5, #0]
 800d8f2:	1d1a      	adds	r2, r3, #4
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	602a      	str	r2, [r5, #0]
 800d8f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d8fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d900:	2301      	movs	r3, #1
 800d902:	e09f      	b.n	800da44 <_printf_i+0x1ec>
 800d904:	6820      	ldr	r0, [r4, #0]
 800d906:	682b      	ldr	r3, [r5, #0]
 800d908:	0607      	lsls	r7, r0, #24
 800d90a:	f103 0104 	add.w	r1, r3, #4
 800d90e:	6029      	str	r1, [r5, #0]
 800d910:	d501      	bpl.n	800d916 <_printf_i+0xbe>
 800d912:	681e      	ldr	r6, [r3, #0]
 800d914:	e003      	b.n	800d91e <_printf_i+0xc6>
 800d916:	0646      	lsls	r6, r0, #25
 800d918:	d5fb      	bpl.n	800d912 <_printf_i+0xba>
 800d91a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d91e:	2e00      	cmp	r6, #0
 800d920:	da03      	bge.n	800d92a <_printf_i+0xd2>
 800d922:	232d      	movs	r3, #45	; 0x2d
 800d924:	4276      	negs	r6, r6
 800d926:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d92a:	485a      	ldr	r0, [pc, #360]	; (800da94 <_printf_i+0x23c>)
 800d92c:	230a      	movs	r3, #10
 800d92e:	e012      	b.n	800d956 <_printf_i+0xfe>
 800d930:	682b      	ldr	r3, [r5, #0]
 800d932:	6820      	ldr	r0, [r4, #0]
 800d934:	1d19      	adds	r1, r3, #4
 800d936:	6029      	str	r1, [r5, #0]
 800d938:	0605      	lsls	r5, r0, #24
 800d93a:	d501      	bpl.n	800d940 <_printf_i+0xe8>
 800d93c:	681e      	ldr	r6, [r3, #0]
 800d93e:	e002      	b.n	800d946 <_printf_i+0xee>
 800d940:	0641      	lsls	r1, r0, #25
 800d942:	d5fb      	bpl.n	800d93c <_printf_i+0xe4>
 800d944:	881e      	ldrh	r6, [r3, #0]
 800d946:	4853      	ldr	r0, [pc, #332]	; (800da94 <_printf_i+0x23c>)
 800d948:	2f6f      	cmp	r7, #111	; 0x6f
 800d94a:	bf0c      	ite	eq
 800d94c:	2308      	moveq	r3, #8
 800d94e:	230a      	movne	r3, #10
 800d950:	2100      	movs	r1, #0
 800d952:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d956:	6865      	ldr	r5, [r4, #4]
 800d958:	60a5      	str	r5, [r4, #8]
 800d95a:	2d00      	cmp	r5, #0
 800d95c:	bfa2      	ittt	ge
 800d95e:	6821      	ldrge	r1, [r4, #0]
 800d960:	f021 0104 	bicge.w	r1, r1, #4
 800d964:	6021      	strge	r1, [r4, #0]
 800d966:	b90e      	cbnz	r6, 800d96c <_printf_i+0x114>
 800d968:	2d00      	cmp	r5, #0
 800d96a:	d04b      	beq.n	800da04 <_printf_i+0x1ac>
 800d96c:	4615      	mov	r5, r2
 800d96e:	fbb6 f1f3 	udiv	r1, r6, r3
 800d972:	fb03 6711 	mls	r7, r3, r1, r6
 800d976:	5dc7      	ldrb	r7, [r0, r7]
 800d978:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d97c:	4637      	mov	r7, r6
 800d97e:	42bb      	cmp	r3, r7
 800d980:	460e      	mov	r6, r1
 800d982:	d9f4      	bls.n	800d96e <_printf_i+0x116>
 800d984:	2b08      	cmp	r3, #8
 800d986:	d10b      	bne.n	800d9a0 <_printf_i+0x148>
 800d988:	6823      	ldr	r3, [r4, #0]
 800d98a:	07de      	lsls	r6, r3, #31
 800d98c:	d508      	bpl.n	800d9a0 <_printf_i+0x148>
 800d98e:	6923      	ldr	r3, [r4, #16]
 800d990:	6861      	ldr	r1, [r4, #4]
 800d992:	4299      	cmp	r1, r3
 800d994:	bfde      	ittt	le
 800d996:	2330      	movle	r3, #48	; 0x30
 800d998:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d99c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800d9a0:	1b52      	subs	r2, r2, r5
 800d9a2:	6122      	str	r2, [r4, #16]
 800d9a4:	f8cd a000 	str.w	sl, [sp]
 800d9a8:	464b      	mov	r3, r9
 800d9aa:	aa03      	add	r2, sp, #12
 800d9ac:	4621      	mov	r1, r4
 800d9ae:	4640      	mov	r0, r8
 800d9b0:	f7ff fee4 	bl	800d77c <_printf_common>
 800d9b4:	3001      	adds	r0, #1
 800d9b6:	d14a      	bne.n	800da4e <_printf_i+0x1f6>
 800d9b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d9bc:	b004      	add	sp, #16
 800d9be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9c2:	6823      	ldr	r3, [r4, #0]
 800d9c4:	f043 0320 	orr.w	r3, r3, #32
 800d9c8:	6023      	str	r3, [r4, #0]
 800d9ca:	4833      	ldr	r0, [pc, #204]	; (800da98 <_printf_i+0x240>)
 800d9cc:	2778      	movs	r7, #120	; 0x78
 800d9ce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d9d2:	6823      	ldr	r3, [r4, #0]
 800d9d4:	6829      	ldr	r1, [r5, #0]
 800d9d6:	061f      	lsls	r7, r3, #24
 800d9d8:	f851 6b04 	ldr.w	r6, [r1], #4
 800d9dc:	d402      	bmi.n	800d9e4 <_printf_i+0x18c>
 800d9de:	065f      	lsls	r7, r3, #25
 800d9e0:	bf48      	it	mi
 800d9e2:	b2b6      	uxthmi	r6, r6
 800d9e4:	07df      	lsls	r7, r3, #31
 800d9e6:	bf48      	it	mi
 800d9e8:	f043 0320 	orrmi.w	r3, r3, #32
 800d9ec:	6029      	str	r1, [r5, #0]
 800d9ee:	bf48      	it	mi
 800d9f0:	6023      	strmi	r3, [r4, #0]
 800d9f2:	b91e      	cbnz	r6, 800d9fc <_printf_i+0x1a4>
 800d9f4:	6823      	ldr	r3, [r4, #0]
 800d9f6:	f023 0320 	bic.w	r3, r3, #32
 800d9fa:	6023      	str	r3, [r4, #0]
 800d9fc:	2310      	movs	r3, #16
 800d9fe:	e7a7      	b.n	800d950 <_printf_i+0xf8>
 800da00:	4824      	ldr	r0, [pc, #144]	; (800da94 <_printf_i+0x23c>)
 800da02:	e7e4      	b.n	800d9ce <_printf_i+0x176>
 800da04:	4615      	mov	r5, r2
 800da06:	e7bd      	b.n	800d984 <_printf_i+0x12c>
 800da08:	682b      	ldr	r3, [r5, #0]
 800da0a:	6826      	ldr	r6, [r4, #0]
 800da0c:	6961      	ldr	r1, [r4, #20]
 800da0e:	1d18      	adds	r0, r3, #4
 800da10:	6028      	str	r0, [r5, #0]
 800da12:	0635      	lsls	r5, r6, #24
 800da14:	681b      	ldr	r3, [r3, #0]
 800da16:	d501      	bpl.n	800da1c <_printf_i+0x1c4>
 800da18:	6019      	str	r1, [r3, #0]
 800da1a:	e002      	b.n	800da22 <_printf_i+0x1ca>
 800da1c:	0670      	lsls	r0, r6, #25
 800da1e:	d5fb      	bpl.n	800da18 <_printf_i+0x1c0>
 800da20:	8019      	strh	r1, [r3, #0]
 800da22:	2300      	movs	r3, #0
 800da24:	6123      	str	r3, [r4, #16]
 800da26:	4615      	mov	r5, r2
 800da28:	e7bc      	b.n	800d9a4 <_printf_i+0x14c>
 800da2a:	682b      	ldr	r3, [r5, #0]
 800da2c:	1d1a      	adds	r2, r3, #4
 800da2e:	602a      	str	r2, [r5, #0]
 800da30:	681d      	ldr	r5, [r3, #0]
 800da32:	6862      	ldr	r2, [r4, #4]
 800da34:	2100      	movs	r1, #0
 800da36:	4628      	mov	r0, r5
 800da38:	f7f2 fbca 	bl	80001d0 <memchr>
 800da3c:	b108      	cbz	r0, 800da42 <_printf_i+0x1ea>
 800da3e:	1b40      	subs	r0, r0, r5
 800da40:	6060      	str	r0, [r4, #4]
 800da42:	6863      	ldr	r3, [r4, #4]
 800da44:	6123      	str	r3, [r4, #16]
 800da46:	2300      	movs	r3, #0
 800da48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da4c:	e7aa      	b.n	800d9a4 <_printf_i+0x14c>
 800da4e:	6923      	ldr	r3, [r4, #16]
 800da50:	462a      	mov	r2, r5
 800da52:	4649      	mov	r1, r9
 800da54:	4640      	mov	r0, r8
 800da56:	47d0      	blx	sl
 800da58:	3001      	adds	r0, #1
 800da5a:	d0ad      	beq.n	800d9b8 <_printf_i+0x160>
 800da5c:	6823      	ldr	r3, [r4, #0]
 800da5e:	079b      	lsls	r3, r3, #30
 800da60:	d413      	bmi.n	800da8a <_printf_i+0x232>
 800da62:	68e0      	ldr	r0, [r4, #12]
 800da64:	9b03      	ldr	r3, [sp, #12]
 800da66:	4298      	cmp	r0, r3
 800da68:	bfb8      	it	lt
 800da6a:	4618      	movlt	r0, r3
 800da6c:	e7a6      	b.n	800d9bc <_printf_i+0x164>
 800da6e:	2301      	movs	r3, #1
 800da70:	4632      	mov	r2, r6
 800da72:	4649      	mov	r1, r9
 800da74:	4640      	mov	r0, r8
 800da76:	47d0      	blx	sl
 800da78:	3001      	adds	r0, #1
 800da7a:	d09d      	beq.n	800d9b8 <_printf_i+0x160>
 800da7c:	3501      	adds	r5, #1
 800da7e:	68e3      	ldr	r3, [r4, #12]
 800da80:	9903      	ldr	r1, [sp, #12]
 800da82:	1a5b      	subs	r3, r3, r1
 800da84:	42ab      	cmp	r3, r5
 800da86:	dcf2      	bgt.n	800da6e <_printf_i+0x216>
 800da88:	e7eb      	b.n	800da62 <_printf_i+0x20a>
 800da8a:	2500      	movs	r5, #0
 800da8c:	f104 0619 	add.w	r6, r4, #25
 800da90:	e7f5      	b.n	800da7e <_printf_i+0x226>
 800da92:	bf00      	nop
 800da94:	0800e90d 	.word	0x0800e90d
 800da98:	0800e91e 	.word	0x0800e91e

0800da9c <__malloc_lock>:
 800da9c:	4801      	ldr	r0, [pc, #4]	; (800daa4 <__malloc_lock+0x8>)
 800da9e:	f7ff bc65 	b.w	800d36c <__retarget_lock_acquire_recursive>
 800daa2:	bf00      	nop
 800daa4:	20005390 	.word	0x20005390

0800daa8 <__malloc_unlock>:
 800daa8:	4801      	ldr	r0, [pc, #4]	; (800dab0 <__malloc_unlock+0x8>)
 800daaa:	f7ff bc60 	b.w	800d36e <__retarget_lock_release_recursive>
 800daae:	bf00      	nop
 800dab0:	20005390 	.word	0x20005390

0800dab4 <_realloc_r>:
 800dab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dab8:	4680      	mov	r8, r0
 800daba:	4614      	mov	r4, r2
 800dabc:	460e      	mov	r6, r1
 800dabe:	b921      	cbnz	r1, 800daca <_realloc_r+0x16>
 800dac0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dac4:	4611      	mov	r1, r2
 800dac6:	f7ff bdd9 	b.w	800d67c <_malloc_r>
 800daca:	b92a      	cbnz	r2, 800dad8 <_realloc_r+0x24>
 800dacc:	f000 f84c 	bl	800db68 <_free_r>
 800dad0:	4625      	mov	r5, r4
 800dad2:	4628      	mov	r0, r5
 800dad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dad8:	f000 f892 	bl	800dc00 <_malloc_usable_size_r>
 800dadc:	4284      	cmp	r4, r0
 800dade:	4607      	mov	r7, r0
 800dae0:	d802      	bhi.n	800dae8 <_realloc_r+0x34>
 800dae2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800dae6:	d812      	bhi.n	800db0e <_realloc_r+0x5a>
 800dae8:	4621      	mov	r1, r4
 800daea:	4640      	mov	r0, r8
 800daec:	f7ff fdc6 	bl	800d67c <_malloc_r>
 800daf0:	4605      	mov	r5, r0
 800daf2:	2800      	cmp	r0, #0
 800daf4:	d0ed      	beq.n	800dad2 <_realloc_r+0x1e>
 800daf6:	42bc      	cmp	r4, r7
 800daf8:	4622      	mov	r2, r4
 800dafa:	4631      	mov	r1, r6
 800dafc:	bf28      	it	cs
 800dafe:	463a      	movcs	r2, r7
 800db00:	f7ff fc36 	bl	800d370 <memcpy>
 800db04:	4631      	mov	r1, r6
 800db06:	4640      	mov	r0, r8
 800db08:	f000 f82e 	bl	800db68 <_free_r>
 800db0c:	e7e1      	b.n	800dad2 <_realloc_r+0x1e>
 800db0e:	4635      	mov	r5, r6
 800db10:	e7df      	b.n	800dad2 <_realloc_r+0x1e>

0800db12 <memmove>:
 800db12:	4288      	cmp	r0, r1
 800db14:	b510      	push	{r4, lr}
 800db16:	eb01 0402 	add.w	r4, r1, r2
 800db1a:	d902      	bls.n	800db22 <memmove+0x10>
 800db1c:	4284      	cmp	r4, r0
 800db1e:	4623      	mov	r3, r4
 800db20:	d807      	bhi.n	800db32 <memmove+0x20>
 800db22:	1e43      	subs	r3, r0, #1
 800db24:	42a1      	cmp	r1, r4
 800db26:	d008      	beq.n	800db3a <memmove+0x28>
 800db28:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db2c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db30:	e7f8      	b.n	800db24 <memmove+0x12>
 800db32:	4402      	add	r2, r0
 800db34:	4601      	mov	r1, r0
 800db36:	428a      	cmp	r2, r1
 800db38:	d100      	bne.n	800db3c <memmove+0x2a>
 800db3a:	bd10      	pop	{r4, pc}
 800db3c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800db40:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800db44:	e7f7      	b.n	800db36 <memmove+0x24>
	...

0800db48 <_sbrk_r>:
 800db48:	b538      	push	{r3, r4, r5, lr}
 800db4a:	4d06      	ldr	r5, [pc, #24]	; (800db64 <_sbrk_r+0x1c>)
 800db4c:	2300      	movs	r3, #0
 800db4e:	4604      	mov	r4, r0
 800db50:	4608      	mov	r0, r1
 800db52:	602b      	str	r3, [r5, #0]
 800db54:	f7f7 fb94 	bl	8005280 <_sbrk>
 800db58:	1c43      	adds	r3, r0, #1
 800db5a:	d102      	bne.n	800db62 <_sbrk_r+0x1a>
 800db5c:	682b      	ldr	r3, [r5, #0]
 800db5e:	b103      	cbz	r3, 800db62 <_sbrk_r+0x1a>
 800db60:	6023      	str	r3, [r4, #0]
 800db62:	bd38      	pop	{r3, r4, r5, pc}
 800db64:	2000539c 	.word	0x2000539c

0800db68 <_free_r>:
 800db68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800db6a:	2900      	cmp	r1, #0
 800db6c:	d044      	beq.n	800dbf8 <_free_r+0x90>
 800db6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db72:	9001      	str	r0, [sp, #4]
 800db74:	2b00      	cmp	r3, #0
 800db76:	f1a1 0404 	sub.w	r4, r1, #4
 800db7a:	bfb8      	it	lt
 800db7c:	18e4      	addlt	r4, r4, r3
 800db7e:	f7ff ff8d 	bl	800da9c <__malloc_lock>
 800db82:	4a1e      	ldr	r2, [pc, #120]	; (800dbfc <_free_r+0x94>)
 800db84:	9801      	ldr	r0, [sp, #4]
 800db86:	6813      	ldr	r3, [r2, #0]
 800db88:	b933      	cbnz	r3, 800db98 <_free_r+0x30>
 800db8a:	6063      	str	r3, [r4, #4]
 800db8c:	6014      	str	r4, [r2, #0]
 800db8e:	b003      	add	sp, #12
 800db90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800db94:	f7ff bf88 	b.w	800daa8 <__malloc_unlock>
 800db98:	42a3      	cmp	r3, r4
 800db9a:	d908      	bls.n	800dbae <_free_r+0x46>
 800db9c:	6825      	ldr	r5, [r4, #0]
 800db9e:	1961      	adds	r1, r4, r5
 800dba0:	428b      	cmp	r3, r1
 800dba2:	bf01      	itttt	eq
 800dba4:	6819      	ldreq	r1, [r3, #0]
 800dba6:	685b      	ldreq	r3, [r3, #4]
 800dba8:	1949      	addeq	r1, r1, r5
 800dbaa:	6021      	streq	r1, [r4, #0]
 800dbac:	e7ed      	b.n	800db8a <_free_r+0x22>
 800dbae:	461a      	mov	r2, r3
 800dbb0:	685b      	ldr	r3, [r3, #4]
 800dbb2:	b10b      	cbz	r3, 800dbb8 <_free_r+0x50>
 800dbb4:	42a3      	cmp	r3, r4
 800dbb6:	d9fa      	bls.n	800dbae <_free_r+0x46>
 800dbb8:	6811      	ldr	r1, [r2, #0]
 800dbba:	1855      	adds	r5, r2, r1
 800dbbc:	42a5      	cmp	r5, r4
 800dbbe:	d10b      	bne.n	800dbd8 <_free_r+0x70>
 800dbc0:	6824      	ldr	r4, [r4, #0]
 800dbc2:	4421      	add	r1, r4
 800dbc4:	1854      	adds	r4, r2, r1
 800dbc6:	42a3      	cmp	r3, r4
 800dbc8:	6011      	str	r1, [r2, #0]
 800dbca:	d1e0      	bne.n	800db8e <_free_r+0x26>
 800dbcc:	681c      	ldr	r4, [r3, #0]
 800dbce:	685b      	ldr	r3, [r3, #4]
 800dbd0:	6053      	str	r3, [r2, #4]
 800dbd2:	440c      	add	r4, r1
 800dbd4:	6014      	str	r4, [r2, #0]
 800dbd6:	e7da      	b.n	800db8e <_free_r+0x26>
 800dbd8:	d902      	bls.n	800dbe0 <_free_r+0x78>
 800dbda:	230c      	movs	r3, #12
 800dbdc:	6003      	str	r3, [r0, #0]
 800dbde:	e7d6      	b.n	800db8e <_free_r+0x26>
 800dbe0:	6825      	ldr	r5, [r4, #0]
 800dbe2:	1961      	adds	r1, r4, r5
 800dbe4:	428b      	cmp	r3, r1
 800dbe6:	bf04      	itt	eq
 800dbe8:	6819      	ldreq	r1, [r3, #0]
 800dbea:	685b      	ldreq	r3, [r3, #4]
 800dbec:	6063      	str	r3, [r4, #4]
 800dbee:	bf04      	itt	eq
 800dbf0:	1949      	addeq	r1, r1, r5
 800dbf2:	6021      	streq	r1, [r4, #0]
 800dbf4:	6054      	str	r4, [r2, #4]
 800dbf6:	e7ca      	b.n	800db8e <_free_r+0x26>
 800dbf8:	b003      	add	sp, #12
 800dbfa:	bd30      	pop	{r4, r5, pc}
 800dbfc:	20005394 	.word	0x20005394

0800dc00 <_malloc_usable_size_r>:
 800dc00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc04:	1f18      	subs	r0, r3, #4
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	bfbc      	itt	lt
 800dc0a:	580b      	ldrlt	r3, [r1, r0]
 800dc0c:	18c0      	addlt	r0, r0, r3
 800dc0e:	4770      	bx	lr

0800dc10 <_init>:
 800dc10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc12:	bf00      	nop
 800dc14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc16:	bc08      	pop	{r3}
 800dc18:	469e      	mov	lr, r3
 800dc1a:	4770      	bx	lr

0800dc1c <_fini>:
 800dc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc1e:	bf00      	nop
 800dc20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dc22:	bc08      	pop	{r3}
 800dc24:	469e      	mov	lr, r3
 800dc26:	4770      	bx	lr
