{
  "name": "core::f64::<impl f64>::total_cmp",
  "span": "$library/core/src/num/f64.rs:1366:5: 1366:72",
  "mir": "fn core::f64::<impl f64>::total_cmp(_1: &f64, _2: &f64) -> cmp::Ordering {\n    let mut _0: cmp::Ordering;\n    let mut _3: i64;\n    let mut _4: u64;\n    let mut _5: f64;\n    let mut _6: i64;\n    let mut _7: u64;\n    let mut _8: f64;\n    let mut _9: i64;\n    let mut _10: u64;\n    let mut _11: u64;\n    let mut _12: i64;\n    let mut _13: i64;\n    let mut _14: u32;\n    let mut _15: bool;\n    let mut _16: u32;\n    let mut _17: bool;\n    let mut _18: i64;\n    let mut _19: u64;\n    let mut _20: u64;\n    let mut _21: i64;\n    let mut _22: i64;\n    let mut _23: u32;\n    let mut _24: bool;\n    let mut _25: u32;\n    let mut _26: bool;\n    let mut _27: &i64;\n    let  _28: &i64;\n    debug self => _1;\n    debug other => _2;\n    debug left => _3;\n    debug right => _6;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = (*_1);\n        _4 = f64::<impl f64>::to_bits(move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        _3 = move _4 as i64;\n        StorageDead(_4);\n        StorageLive(_6);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = (*_2);\n        _7 = f64::<impl f64>::to_bits(move _8) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_8);\n        _6 = move _7 as i64;\n        StorageDead(_7);\n        StorageLive(_9);\n        StorageLive(_10);\n        StorageLive(_11);\n        StorageLive(_12);\n        StorageLive(_13);\n        _13 = _3;\n        _14 = 63_i32 as u32;\n        _15 = Lt(move _14, 64_u32);\n        assert(move _15, \"attempt to shift right by `{}`, which would overflow\", 63_i32) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _12 = Shr(move _13, 63_i32);\n        StorageDead(_13);\n        _11 = move _12 as u64;\n        StorageDead(_12);\n        _16 = 1_i32 as u32;\n        _17 = Lt(move _16, 64_u32);\n        assert(move _17, \"attempt to shift right by `{}`, which would overflow\", 1_i32) -> [success: bb4, unwind unreachable];\n    }\n    bb4: {\n        _10 = Shr(move _11, 1_i32);\n        StorageDead(_11);\n        _9 = move _10 as i64;\n        StorageDead(_10);\n        _3 = BitXor(_3, move _9);\n        StorageDead(_9);\n        StorageLive(_18);\n        StorageLive(_19);\n        StorageLive(_20);\n        StorageLive(_21);\n        StorageLive(_22);\n        _22 = _6;\n        _23 = 63_i32 as u32;\n        _24 = Lt(move _23, 64_u32);\n        assert(move _24, \"attempt to shift right by `{}`, which would overflow\", 63_i32) -> [success: bb5, unwind unreachable];\n    }\n    bb5: {\n        _21 = Shr(move _22, 63_i32);\n        StorageDead(_22);\n        _20 = move _21 as u64;\n        StorageDead(_21);\n        _25 = 1_i32 as u32;\n        _26 = Lt(move _25, 64_u32);\n        assert(move _26, \"attempt to shift right by `{}`, which would overflow\", 1_i32) -> [success: bb6, unwind unreachable];\n    }\n    bb6: {\n        _19 = Shr(move _20, 1_i32);\n        StorageDead(_20);\n        _18 = move _19 as i64;\n        StorageDead(_19);\n        _6 = BitXor(_6, move _18);\n        StorageDead(_18);\n        StorageLive(_27);\n        _27 = &_3;\n        _28 = &_6;\n        _0 = <i64 as cmp::Ord>::cmp(move _27, _28) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_27);\n        StorageDead(_6);\n        StorageDead(_3);\n        return;\n    }\n}\n"
}