library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity PCOUNTER is
	
	
	port
	
	(
	addr : out natural range 0 to 32;
	PAddr: in  natural range 0 to 32;
	PCSrc: in  std_logic;
	PCload:in  std_logic;
	clk    : in std_logic
	);
	
end entity;




architecture structural of PCOUNTER is


begin

MUX1: process(addr, PAddr, PCSrc)
begin
	case PCSrc is 
		when '0' =>
			addr <= addr;
		when '1' =>
			addr <= PAddr;
	end case;
end process;


end structural;



if PCload = '1' then

	addr <= addr + 1;
	
end if;