// Seed: 970347160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 == 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    module_1,
    id_13,
    id_14
);
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  generate
    always @(posedge 1) begin
      if (1) id_11 <= id_6 < id_4;
      else begin
        id_6 <= 1;
        $display(id_13 & id_11 | 1'b0 !=? 1'b0);
        id_6 <= id_1;
        assert (1)
        else;
      end
    end
  endgenerate
  module_0(
      id_8, id_4, id_13, id_13, id_5, id_8, id_14, id_8, id_4, id_4, id_13, id_3, id_4
  );
endmodule
