# Compile of ALU.v was successful.
# Compile of BitGen.v was successful.
# Compile of Bus.v was successful.
# Compile of Controller.v was successful.
# Compile of Datapath.v was successful.
# Compile of Decoder.v was successful.
# Compile of exmem.v was successful.
# Compile of FetchDecoder.v was successful.
# Compile of InstructionDecoder.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of ProgramCounter.v was successful.
# Compile of Registers.v was successful.
# Compile of Shifter.v was successful.
# Compile of SignExtend.v was successful.
# Compile of tb_Tron.v was successful.
# Compile of tb_tron_WI.v was successful.
# Compile of Tron.v was successful.
# Compile of VGAControl.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of ALU.v was successful.
# Compile of BitGen.v was successful.
# Compile of Bus.v was successful.
# Compile of Controller.v was successful.
# Compile of Datapath.v was successful.
# Compile of Decoder.v was successful.
# Compile of exmem.v was successful.
# Compile of FetchDecoder.v was successful.
# Compile of InstructionDecoder.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of ProgramCounter.v was successful.
# Compile of Registers.v was successful.
# Compile of Shifter.v was successful.
# Compile of SignExtend.v was successful.
# Compile of tb_Tron.v was successful.
# Compile of tb_tron_WI.v was successful.
# Compile of Tron.v was successful.
# Compile of VGAControl.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -voptargs=+acc Tron.tb_tron_WI
# vsim -voptargs="+acc" Tron.tb_tron_WI 
# Start time: 21:09:15 on Nov 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'hCount'. The port definition is at: C:/IntelQuartus/23.1.1/ece3710/Tron/BitGen.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/BitGen File: C:/IntelQuartus/23.1.1/ece3710/Tron/Tron.v Line: 181
run
# Loading register file
# done with RF load
# Loading memory
# ** Warning: (vsim-7) Failed to open readmem file "C:\IntelQuartus\23.1.1\ece3710\Assembler\FinalTron.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/IntelQuartus/23.1.1/ece3710/Tron/exmem.v(30)
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/exmem
# done loading
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'hCount'. The port definition is at: C:/IntelQuartus/23.1.1/ece3710/Tron/BitGen.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/BitGen File: C:/IntelQuartus/23.1.1/ece3710/Tron/Tron.v Line: 181
run
# Loading register file
# done with RF load
# Loading memory
# ** Warning: (vsim-7) Failed to open readmem file "C:\IntelQuartus\23.1.1\ece3710\Assembler\FinalTron.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/IntelQuartus/23.1.1/ece3710/Tron/exmem.v(30)
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/exmem
# done loading
# Compile of ALU.v was successful.
# Compile of BitGen.v was successful.
# Compile of Bus.v was successful.
# Compile of Controller.v was successful.
# Compile of Datapath.v was successful.
# Compile of Decoder.v was successful.
# Compile of exmem.v was successful.
# Compile of FetchDecoder.v was successful.
# Compile of InstructionDecoder.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of ProgramCounter.v was successful.
# Compile of Registers.v was successful.
# Compile of Shifter.v was successful.
# Compile of SignExtend.v was successful.
# Compile of tb_Tron.v was successful.
# Compile of tb_tron_WI.v was successful.
# Compile of Tron.v was successful.
# Compile of VGAControl.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -voptargs=+acc Tron.tb_tron_WI
# End time: 21:10:55 on Nov 19,2024, Elapsed time: 0:01:40
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" Tron.tb_tron_WI 
# Start time: 21:10:55 on Nov 19,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'hCount'. The port definition is at: C:/IntelQuartus/23.1.1/ece3710/Tron/BitGen.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/BitGen File: C:/IntelQuartus/23.1.1/ece3710/Tron/Tron.v Line: 181
vsim -voptargs=+acc Tron.tb_tron_WI
# End time: 21:11:45 on Nov 19,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Tron.tb_tron_WI 
# Start time: 21:11:45 on Nov 19,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'hCount'. The port definition is at: C:/IntelQuartus/23.1.1/ece3710/Tron/BitGen.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/BitGen File: C:/IntelQuartus/23.1.1/ece3710/Tron/Tron.v Line: 181
# Compile of ALU.v was successful.
# Compile of BitGen.v was successful.
# Compile of Bus.v was successful.
# Compile of Controller.v was successful.
# Compile of Datapath.v was successful.
# Compile of Decoder.v was successful.
# Compile of exmem.v was successful.
# Compile of FetchDecoder.v was successful.
# Compile of InstructionDecoder.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of ProgramCounter.v was successful.
# Compile of Registers.v was successful.
# Compile of Shifter.v was successful.
# Compile of SignExtend.v was successful.
# Compile of tb_Tron.v was successful.
# Compile of tb_tron_WI.v was successful.
# Compile of Tron.v was successful.
# Compile of VGAControl.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -voptargs=+acc Tron.tb_tron_WI
# End time: 21:12:07 on Nov 19,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" Tron.tb_tron_WI 
# Start time: 21:12:07 on Nov 19,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/IntelQuartus/23.1.1/ece3710/Tron/Tron.v(158): (vopt-2685) [TFMPC] - Too few port connections for 'exmem'.  Expected 11, found 10.
# ** Warning: C:/IntelQuartus/23.1.1/ece3710/Tron/Tron.v(158): (vopt-2718) [TFMPC] - Missing connection for port 'LED'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
run
# Loading register file
# done with RF load
# Loading memory
# ** Warning: (vsim-7) Failed to open readmem file "C:\IntelQuartus\23.1.1\ece3710\Assembler\FinalTron.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/IntelQuartus/23.1.1/ece3710/Tron/exmem.v(30)
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/exmem
# done loading
# Break key hit
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
add wave -position insertpoint sim:/tb_tron_WI/UUT/Controller/*
add wave -position insertpoint sim:/tb_tron_WI/UUT/Datapath/*
add wave -position insertpoint sim:/tb_tron_WI/UUT/exmem/*
add wave -position insertpoint sim:/tb_tron_WI/UUT/VGAControl/*
add wave -position insertpoint sim:/tb_tron_WI/UUT/BitGen/*
run
# Loading register file
# done with RF load
# Loading memory
# ** Warning: (vsim-7) Failed to open readmem file "C:\IntelQuartus\23.1.1\ece3710\Assembler\FinalTron.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/IntelQuartus/23.1.1/ece3710/Tron/exmem.v(30)
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/exmem
# done loading
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
run
# Loading register file
# done with RF load
# Loading memory
# ** Warning: (vsim-7) Failed to open readmem file "C:\IntelQuartus\23.1.1\ece3710\Assembler\FinalTron.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/IntelQuartus/23.1.1/ece3710/Tron/exmem.v(30)
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/exmem
# done loading
# Compile of ALU.v was successful.
# Compile of BitGen.v was successful.
# Compile of Bus.v was successful.
# Compile of Controller.v was successful.
# Compile of Datapath.v was successful.
# Compile of Decoder.v was successful.
# Compile of exmem.v was successful.
# Compile of FetchDecoder.v was successful.
# Compile of InstructionDecoder.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of ProgramCounter.v was successful.
# Compile of Registers.v was successful.
# Compile of Shifter.v was successful.
# Compile of SignExtend.v was successful.
# Compile of tb_Tron.v was successful.
# Compile of tb_tron_WI.v was successful.
# Compile of Tron.v was successful.
# Compile of VGAControl.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of ALU.v was successful.
# Compile of BitGen.v was successful.
# Compile of Bus.v was successful.
# Compile of Controller.v was successful.
# Compile of Datapath.v was successful.
# Compile of Decoder.v was successful.
# Compile of exmem.v was successful.
# Compile of FetchDecoder.v was successful.
# Compile of InstructionDecoder.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of ProgramCounter.v was successful.
# Compile of Registers.v was successful.
# Compile of Shifter.v was successful.
# Compile of SignExtend.v was successful.
# Compile of tb_Tron.v was successful.
# Compile of tb_tron_WI.v was successful.
# Compile of Tron.v was successful.
# Compile of VGAControl.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -voptargs=+acc Tron.tb_tron_WI
# End time: 21:17:56 on Nov 19,2024, Elapsed time: 0:05:49
# Errors: 0, Warnings: 8
# vsim -voptargs="+acc" Tron.tb_tron_WI 
# Start time: 21:17:56 on Nov 19,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
run
# Loading register file
# done with RF load
# Loading memory
# ** Warning: (vsim-7) Failed to open readmem file "C:\IntelQuartus\23.1.1\ece3710\Assembler\FinalTron.dat" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/IntelQuartus/23.1.1/ece3710/Tron/exmem.v(30)
#    Time: 0 ns  Iteration: 0  Instance: /tb_tron_WI/UUT/exmem
# done loading
# Compile of ALU.v was successful.
# Compile of BitGen.v was successful.
# Compile of Bus.v was successful.
# Compile of Controller.v was successful.
# Compile of Datapath.v was successful.
# Compile of Decoder.v was successful.
# Compile of exmem.v was successful.
# Compile of FetchDecoder.v was successful.
# Compile of InstructionDecoder.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of ProgramCounter.v was successful.
# Compile of Registers.v was successful.
# Compile of Shifter.v was successful.
# Compile of SignExtend.v was successful.
# Compile of tb_Tron.v was successful.
# Compile of tb_tron_WI.v was successful.
# Compile of Tron.v was successful.
# Compile of VGAControl.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -voptargs=+acc Tron.tb_tron_WI
# End time: 21:20:53 on Nov 19,2024, Elapsed time: 0:02:57
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" Tron.tb_tron_WI 
# Start time: 21:20:53 on Nov 19,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
add wave -position insertpoint sim:/tb_tron_WI/UUT/Controller/*
add wave -position insertpoint sim:/tb_tron_WI/UUT/Datapath/*
add wave -position insertpoint sim:/tb_tron_WI/UUT/exmem/*
add wave -position insertpoint sim:/tb_tron_WI/UUT/VGAControl/*
add wave -position insertpoint sim:/tb_tron_WI/UUT/BitGen/*
run
# Loading register file
# done with RF load
# Loading memory
# done loading
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
run
# Loading register file
# done with RF load
# Loading memory
# done loading
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
run
# Loading register file
# done with RF load
# Loading memory
# done loading
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
run
# Loading register file
# done with RF load
# Loading memory
# done loading
run
# Compile of ALU.v was successful.
# Compile of BitGen.v was successful.
# Compile of Bus.v was successful.
# Compile of Controller.v was successful.
# Compile of Datapath.v was successful.
# Compile of Decoder.v was successful.
# Compile of exmem.v was successful.
# Compile of FetchDecoder.v was successful.
# Compile of InstructionDecoder.v was successful.
# Compile of Multiplexer.v was successful.
# Compile of ProgramCounter.v was successful.
# Compile of Registers.v was successful.
# Compile of Shifter.v was successful.
# Compile of SignExtend.v was successful.
# Compile of tb_Tron.v was successful.
# Compile of tb_tron_WI.v was successful.
# Compile of Tron.v was successful.
# Compile of VGAControl.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_tron_WI(fast)
# Loading work.Tron(fast)
# Loading work.InstructionDecoder(fast)
# Loading work.Controller(fast)
# Loading work.Datapath(fast)
# Loading work.SignExtend(fast)
# Loading work.ProgramCounter(fast)
# Loading work.Registers(fast)
# Loading work.Multiplexer(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.Bus(fast)
# Loading work.FetchDecoder(fast)
# Loading work.exmem(fast)
# Loading work.VGAControl(fast)
# Loading work.BitGen(fast)
run
# Loading register file
# done with RF load
# Loading memory
# done loading
