Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed May 14 19:55:25 2025
| Host         : vivado-cap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alarm_timing_summary_routed.rpt -pb alarm_timing_summary_routed.pb -rpx alarm_timing_summary_routed.rpx -warn_on_violation
| Design       : alarm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.922        0.000                      0                  311        0.140        0.000                      0                  311        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.922        0.000                      0                  311        0.140        0.000                      0                  311        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.251ns (21.566%)  route 4.550ns (78.434%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 r  sec_count[0]_i_1/O
                         net (fo=48, routed)          2.049     9.561    sec_count[0]_i_1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326     9.887 r  chrono_minutes[5]_i_3/O
                         net (fo=5, routed)           0.450    10.338    chrono_minutes[5]_i_3_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.462 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.496    10.957    chrono_minutes[5]_i_1_n_0
    SLICE_X63Y8          FDRE                                         r  chrono_minutes_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.518    14.859    CLK_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  chrono_minutes_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.879    chrono_minutes_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 1.251ns (21.566%)  route 4.550ns (78.434%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 r  sec_count[0]_i_1/O
                         net (fo=48, routed)          2.049     9.561    sec_count[0]_i_1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326     9.887 r  chrono_minutes[5]_i_3/O
                         net (fo=5, routed)           0.450    10.338    chrono_minutes[5]_i_3_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.462 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.496    10.957    chrono_minutes[5]_i_1_n_0
    SLICE_X63Y8          FDRE                                         r  chrono_minutes_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.518    14.859    CLK_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  chrono_minutes_reg[1]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.879    chrono_minutes_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.251ns (21.596%)  route 4.542ns (78.404%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 r  sec_count[0]_i_1/O
                         net (fo=48, routed)          2.049     9.561    sec_count[0]_i_1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326     9.887 r  chrono_minutes[5]_i_3/O
                         net (fo=5, routed)           0.450    10.338    chrono_minutes[5]_i_3_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.462 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.488    10.949    chrono_minutes[5]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.517    14.858    CLK_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X65Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.878    chrono_minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.251ns (21.596%)  route 4.542ns (78.404%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 r  sec_count[0]_i_1/O
                         net (fo=48, routed)          2.049     9.561    sec_count[0]_i_1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326     9.887 r  chrono_minutes[5]_i_3/O
                         net (fo=5, routed)           0.450    10.338    chrono_minutes[5]_i_3_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.462 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.488    10.949    chrono_minutes[5]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.517    14.858    CLK_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[3]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X65Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.878    chrono_minutes_reg[3]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.251ns (21.596%)  route 4.542ns (78.404%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 r  sec_count[0]_i_1/O
                         net (fo=48, routed)          2.049     9.561    sec_count[0]_i_1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326     9.887 r  chrono_minutes[5]_i_3/O
                         net (fo=5, routed)           0.450    10.338    chrono_minutes[5]_i_3_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.462 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.488    10.949    chrono_minutes[5]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.517    14.858    CLK_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X65Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.878    chrono_minutes_reg[4]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 1.251ns (22.180%)  route 4.389ns (77.820%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 r  sec_count[0]_i_1/O
                         net (fo=48, routed)          2.049     9.561    sec_count[0]_i_1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326     9.887 r  chrono_minutes[5]_i_3/O
                         net (fo=5, routed)           0.450    10.338    chrono_minutes[5]_i_3_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.124    10.462 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.335    10.796    chrono_minutes[5]_i_1_n_0
    SLICE_X64Y9          FDRE                                         r  chrono_minutes_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.517    14.858    CLK_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  chrono_minutes_reg[5]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y9          FDRE (Setup_fdre_C_CE)      -0.169    14.914    chrono_minutes_reg[5]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 minutes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minutes_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 2.123ns (36.963%)  route 3.621ns (63.037%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.569     5.090    CLK_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  minutes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  minutes_reg[0]/Q
                         net (fo=32, routed)          1.394     7.002    minutes[0]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.124     7.126 r  minutes[0]_i_11/O
                         net (fo=1, routed)           0.475     7.601    minutes[0]_i_11_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.005 r  minutes_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.005    minutes_reg[0]_i_3_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.224 r  minutes_reg[5]_i_13/O[0]
                         net (fo=4, routed)           1.009     9.233    minutes_reg[5]_i_13_n_7
    SLICE_X55Y14         LUT5 (Prop_lut5_I3_O)        0.323     9.556 r  minutes[4]_i_6/O
                         net (fo=1, routed)           0.743    10.299    minutes[4]_i_6_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.625 r  minutes[4]_i_2/O
                         net (fo=1, routed)           0.000    10.625    minutes[4]_i_2_n_0
    SLICE_X56Y12         MUXF7 (Prop_muxf7_I0_O)      0.209    10.834 r  minutes_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.834    minutes_reg[4]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  minutes_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.449    14.790    CLK_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  minutes_reg[4]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X56Y12         FDRE (Setup_fdre_C_D)        0.113    15.141    minutes_reg[4]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 alarm_minutes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_led_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 0.890ns (17.695%)  route 4.140ns (82.305%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  alarm_minutes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  alarm_minutes_reg[2]/Q
                         net (fo=39, routed)          1.882     7.489    alarm_minutes_reg_n_0_[2]
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.613 f  alarm_led_counter[4]_i_12/O
                         net (fo=1, routed)           0.669     8.282    alarm_led_counter[4]_i_12_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.406 r  alarm_led_counter[4]_i_4/O
                         net (fo=1, routed)           0.799     9.205    alarm_led_counter[4]_i_4_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     9.329 r  alarm_led_counter[4]_i_1/O
                         net (fo=6, routed)           0.790    10.119    alarm_led_counter
    SLICE_X62Y6          FDRE                                         r  alarm_led_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  alarm_led_counter_reg[3]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y6          FDRE (Setup_fdre_C_R)       -0.429    14.656    alarm_led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 alarm_minutes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_led_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.030ns  (logic 0.890ns (17.695%)  route 4.140ns (82.305%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  alarm_minutes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  alarm_minutes_reg[2]/Q
                         net (fo=39, routed)          1.882     7.489    alarm_minutes_reg_n_0_[2]
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.613 f  alarm_led_counter[4]_i_12/O
                         net (fo=1, routed)           0.669     8.282    alarm_led_counter[4]_i_12_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.406 r  alarm_led_counter[4]_i_4/O
                         net (fo=1, routed)           0.799     9.205    alarm_led_counter[4]_i_4_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     9.329 r  alarm_led_counter[4]_i_1/O
                         net (fo=6, routed)           0.790    10.119    alarm_led_counter
    SLICE_X62Y6          FDRE                                         r  alarm_led_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.519    14.860    CLK_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  alarm_led_counter_reg[4]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y6          FDRE (Setup_fdre_C_R)       -0.429    14.656    alarm_led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 alarm_minutes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_led_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.890ns (17.753%)  route 4.123ns (82.247%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.568     5.089    CLK_IBUF_BUFG
    SLICE_X50Y11         FDRE                                         r  alarm_minutes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDRE (Prop_fdre_C_Q)         0.518     5.607 f  alarm_minutes_reg[2]/Q
                         net (fo=39, routed)          1.882     7.489    alarm_minutes_reg_n_0_[2]
    SLICE_X58Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.613 f  alarm_led_counter[4]_i_12/O
                         net (fo=1, routed)           0.669     8.282    alarm_led_counter[4]_i_12_n_0
    SLICE_X58Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.406 r  alarm_led_counter[4]_i_4/O
                         net (fo=1, routed)           0.799     9.205    alarm_led_counter[4]_i_4_n_0
    SLICE_X58Y8          LUT4 (Prop_lut4_I0_O)        0.124     9.329 r  alarm_led_counter[4]_i_1/O
                         net (fo=6, routed)           0.773    10.103    alarm_led_counter
    SLICE_X61Y6          FDRE                                         r  alarm_led_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.518    14.859    CLK_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  alarm_led_counter_reg[0]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y6          FDRE (Setup_fdre_C_R)       -0.429    14.655    alarm_led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  4.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 btn_prev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_edge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  btn_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_prev_reg[2]/Q
                         net (fo=1, routed)           0.087     1.676    btn_prev_reg_n_0_[2]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.721 r  btn_edge[2]_i_1/O
                         net (fo=1, routed)           0.000     1.721    btn_edge[2]_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  btn_edge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  btn_edge_reg[2]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y9          FDRE (Hold_fdre_C_D)         0.120     1.581    btn_edge_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_prev_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_edge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y9          FDRE                                         r  btn_prev_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.148     1.596 f  btn_prev_reg[1]/Q
                         net (fo=1, routed)           0.059     1.655    btn_prev_reg_n_0_[1]
    SLICE_X50Y9          LUT2 (Prop_lut2_I1_O)        0.098     1.753 r  btn_edge[1]_i_1/O
                         net (fo=1, routed)           0.000     1.753    btn_edge[1]_i_1_n_0
    SLICE_X50Y9          FDRE                                         r  btn_edge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X50Y9          FDRE                                         r  btn_edge_reg[1]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X50Y9          FDRE (Hold_fdre_C_D)         0.120     1.568    btn_edge_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 chrono_minutes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  chrono_minutes_reg[2]/Q
                         net (fo=10, routed)          0.134     1.752    chrono_minutes__0[2]
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.045     1.797 r  chrono_minutes[5]_i_2/O
                         net (fo=1, routed)           0.000     1.797    chrono_minutes[5]_i_2_n_0
    SLICE_X64Y9          FDRE                                         r  chrono_minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  chrono_minutes_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X64Y9          FDRE (Hold_fdre_C_D)         0.120     1.610    chrono_minutes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btn_prev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_edge_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  btn_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  btn_prev_reg[3]/Q
                         net (fo=1, routed)           0.139     1.728    btn_prev_reg_n_0_[3]
    SLICE_X54Y9          LUT2 (Prop_lut2_I1_O)        0.045     1.773 r  btn_edge[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    btn_edge[3]_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  btn_edge_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  btn_edge_reg[3]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y9          FDRE (Hold_fdre_C_D)         0.121     1.582    btn_edge_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btn_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_edge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  btn_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  btn_prev_reg[0]/Q
                         net (fo=1, routed)           0.062     1.635    btn_prev_reg_n_0_[0]
    SLICE_X48Y13         LUT2 (Prop_lut2_I1_O)        0.099     1.734 r  btn_edge[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    btn_edge[0]_i_1_n_0
    SLICE_X48Y13         FDRE                                         r  btn_edge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  btn_edge_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.091     1.536    btn_edge_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 chrono_minutes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  chrono_minutes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  chrono_minutes_reg[5]/Q
                         net (fo=11, routed)          0.128     1.769    chrono_minutes__0[5]
    SLICE_X65Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.814 r  chrono_minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     1.814    chrono_minutes[2]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[2]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X65Y9          FDRE (Hold_fdre_C_D)         0.091     1.581    chrono_minutes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 chrono_minutes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            chrono_minutes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X64Y9          FDRE                                         r  chrono_minutes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y9          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  chrono_minutes_reg[5]/Q
                         net (fo=11, routed)          0.129     1.770    chrono_minutes__0[5]
    SLICE_X65Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  chrono_minutes[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    chrono_minutes[3]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.865     1.992    CLK_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X65Y9          FDRE (Hold_fdre_C_D)         0.092     1.582    chrono_minutes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 btn_edge_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edit_position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.115%)  route 0.184ns (46.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.565     1.448    CLK_IBUF_BUFG
    SLICE_X50Y9          FDRE                                         r  btn_edge_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  btn_edge_reg[1]/Q
                         net (fo=2, routed)           0.184     1.797    p_0_in
    SLICE_X54Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.842 r  edit_position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    edit_position[1]_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  edit_position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  edit_position_reg[1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X54Y9          FDRE (Hold_fdre_C_D)         0.121     1.606    edit_position_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 btn_edge_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_minutes_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.222ns (54.160%)  route 0.188ns (45.840%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.562     1.445    CLK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  btn_edge_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  btn_edge_reg[0]/Q
                         net (fo=23, routed)          0.188     1.774    btn_edge_reg_n_0_[0]
    SLICE_X52Y12         MUXF8 (Prop_muxf8_S_O)       0.081     1.855 r  alarm_minutes_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    alarm_minutes_reg[3]_i_1_n_0
    SLICE_X52Y12         FDRE                                         r  alarm_minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.960    CLK_IBUF_BUFG
    SLICE_X52Y12         FDRE                                         r  alarm_minutes_reg[3]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X52Y12         FDRE (Hold_fdre_C_D)         0.134     1.616    alarm_minutes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 seconds_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.478    CLK_IBUF_BUFG
    SLICE_X62Y3          FDRE                                         r  seconds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  seconds_reg[4]/Q
                         net (fo=4, routed)           0.105     1.711    seconds_reg_n_0_[4]
    SLICE_X62Y3          LUT6 (Prop_lut6_I5_O)        0.099     1.810 r  seconds[5]_i_3/O
                         net (fo=1, routed)           0.000     1.810    seconds[5]_i_3_n_0
    SLICE_X62Y3          FDRE                                         r  seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.866     1.993    CLK_IBUF_BUFG
    SLICE_X62Y3          FDRE                                         r  seconds_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y3          FDRE (Hold_fdre_C_D)         0.092     1.570    seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    alarm_activated_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    alarm_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y7    alarm_edit_mode_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y7    alarm_hours_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    alarm_hours_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    alarm_hours_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y7    alarm_hours_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y7    alarm_hours_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y6    alarm_led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_activated_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_activated_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_edit_mode_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_edit_mode_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y7    alarm_hours_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y7    alarm_hours_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    alarm_hours_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    alarm_hours_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_activated_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_activated_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_edit_mode_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y7    alarm_edit_mode_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y7    alarm_hours_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y7    alarm_hours_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    alarm_hours_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    alarm_hours_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.159ns  (logic 4.929ns (40.535%)  route 7.230ns (59.465%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.631     5.152    CLK_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  selection_reg[1]/Q
                         net (fo=32, routed)          2.432     8.040    selection_reg_n_0_[1]
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.164 f  SSEG_CA_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.937     9.102    SSEG_CA_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I0_O)        0.152     9.254 f  SSEG_CA_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.672     9.926    SSEG_CA_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I4_O)        0.326    10.252 r  SSEG_CA_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.984    11.236    SSEG_CA_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I3_O)        0.152    11.388 r  SSEG_CA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.205    13.593    SSEG_CA_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    17.311 r  SSEG_CA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.311    SSEG_CA[0]
    W7                                                                r  SSEG_CA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.147ns  (logic 5.144ns (42.346%)  route 7.003ns (57.654%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 r  sec_count[0]_i_1/O
                         net (fo=48, routed)          1.336     8.848    sec_count[0]_i_1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.174 f  SSEG_CA_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           1.008    10.181    SSEG_CA_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.178    11.483    SSEG_CA_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.154    11.637 r  SSEG_CA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.927    13.564    SSEG_CA_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.739    17.303 r  SSEG_CA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.303    SSEG_CA[3]
    V8                                                                r  SSEG_CA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.980ns  (logic 4.895ns (40.858%)  route 7.085ns (59.142%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 r  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 f  sec_count[0]_i_1/O
                         net (fo=48, routed)          1.336     8.848    sec_count[0]_i_1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.174 r  SSEG_CA_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           1.008    10.181    SSEG_CA_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    10.305 f  SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.179    11.484    SSEG_CA_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I1_O)        0.124    11.608 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.008    13.617    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.137 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.137    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.979ns  (logic 5.140ns (42.910%)  route 6.839ns (57.090%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 r  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 f  sec_count[0]_i_1/O
                         net (fo=48, routed)          1.336     8.848    sec_count[0]_i_1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.174 r  SSEG_CA_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.680     9.853    SSEG_CA_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.977 r  SSEG_CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.201    11.179    SSEG_CA_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I1_O)        0.152    11.331 r  SSEG_CA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.067    13.398    SSEG_CA_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    17.135 r  SSEG_CA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.135    SSEG_CA[2]
    U8                                                                r  SSEG_CA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 4.904ns (41.747%)  route 6.843ns (58.253%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 r  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 f  sec_count[0]_i_1/O
                         net (fo=48, routed)          1.336     8.848    sec_count[0]_i_1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.174 r  SSEG_CA_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.680     9.853    SSEG_CA_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.977 r  SSEG_CA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.201    11.179    SSEG_CA_OBUF[6]_inst_i_5_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I2_O)        0.124    11.303 r  SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.072    13.374    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.904 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.904    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edit_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.676ns  (logic 4.906ns (42.020%)  route 6.770ns (57.980%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.635     5.156    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.478     5.634 f  edit_mode_reg/Q
                         net (fo=17, routed)          1.555     7.189    edit_mode_reg_n_0
    SLICE_X57Y7          LUT2 (Prop_lut2_I0_O)        0.323     7.512 r  sec_count[0]_i_1/O
                         net (fo=48, routed)          1.336     8.848    sec_count[0]_i_1_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.174 f  SSEG_CA_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           1.008    10.181    SSEG_CA_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.124    10.305 r  SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.178    11.483    SSEG_CA_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.607 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.694    13.301    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.833 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.833    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.599ns  (logic 4.686ns (40.404%)  route 6.912ns (59.596%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.631     5.152    CLK_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  selection_reg[1]/Q
                         net (fo=32, routed)          2.432     8.040    selection_reg_n_0_[1]
    SLICE_X64Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.164 f  SSEG_CA_OBUF[6]_inst_i_54/O
                         net (fo=1, routed)           0.937     9.102    SSEG_CA_OBUF[6]_inst_i_54_n_0
    SLICE_X61Y8          LUT4 (Prop_lut4_I0_O)        0.152     9.254 f  SSEG_CA_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.672     9.926    SSEG_CA_OBUF[6]_inst_i_22_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I4_O)        0.326    10.252 r  SSEG_CA_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.984    11.236    SSEG_CA_OBUF[6]_inst_i_6_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I0_O)        0.124    11.360 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.887    13.247    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.751 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.751    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.906ns  (logic 4.176ns (46.896%)  route 4.729ns (53.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  led_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  led_out_reg[15]/Q
                         net (fo=1, routed)           4.729    10.367    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.698    14.065 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.065    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.456ns  (logic 4.085ns (48.306%)  route 4.371ns (51.694%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X63Y6          FDRE                                         r  seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  seconds_reg[0]/Q
                         net (fo=9, routed)           0.915     6.530    seconds_reg_n_0_[0]
    SLICE_X61Y3          LUT1 (Prop_lut1_I0_O)        0.124     6.654 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.457    10.110    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.615 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.615    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 4.167ns (50.186%)  route 4.136ns (49.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.638     5.159    CLK_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  led_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.478     5.637 r  led_out_reg[12]/Q
                         net (fo=1, routed)           4.136     9.773    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.689    13.462 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.462    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.390ns (66.777%)  route 0.692ns (33.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.478    CLK_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  led_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  led_out_reg[10]/Q
                         net (fo=1, routed)           0.692     2.334    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.560 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.560    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.346ns (63.150%)  route 0.785ns (36.850%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.478    CLK_IBUF_BUFG
    SLICE_X65Y6          FDRE                                         r  led_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  led_out_reg[11]/Q
                         net (fo=1, routed)           0.785     2.404    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.609 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.609    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.410ns (59.391%)  route 0.964ns (40.609%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  selection_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  selection_reg[1]/Q
                         net (fo=32, routed)          0.355     1.970    selection_reg_n_0_[1]
    SLICE_X64Y11         LUT2 (Prop_lut2_I0_O)        0.045     2.015 r  SSEG_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.624    SSEG_AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.848 r  SSEG_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.848    SSEG_AN[2]
    V4                                                                r  SSEG_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.389ns  (logic 1.463ns (61.260%)  route 0.925ns (38.740%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  blink_reg/Q
                         net (fo=2, routed)           0.231     1.848    blink_reg_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.893 r  SSEG_CA_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.350     2.244    SSEG_CA_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y11         LUT5 (Prop_lut5_I0_O)        0.045     2.289 r  SSEG_CA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.344     2.633    SSEG_CA_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.865 r  SSEG_CA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.865    SSEG_CA[6]
    U7                                                                r  SSEG_CA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono_seconds_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.482ns (61.676%)  route 0.921ns (38.324%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.594     1.477    CLK_IBUF_BUFG
    SLICE_X62Y8          FDRE                                         r  chrono_seconds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  chrono_seconds_reg[5]/Q
                         net (fo=9, routed)           0.074     1.692    chrono_seconds__0[5]
    SLICE_X63Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  SSEG_CA_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.112     1.849    SSEG_CA_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  SSEG_CA_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.313     2.207    SSEG_CA_OBUF[6]_inst_i_3_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I3_O)        0.045     2.252 r  SSEG_CA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.674    SSEG_CA_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.879 r  SSEG_CA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.879    SSEG_CA[5]
    V5                                                                r  SSEG_CA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.457ns (60.130%)  route 0.966ns (39.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  selection_reg[0]/Q
                         net (fo=31, routed)          0.288     1.903    selection_reg_n_0_[0]
    SLICE_X60Y13         LUT2 (Prop_lut2_I0_O)        0.046     1.949 r  SSEG_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.678     2.627    SSEG_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.897 r  SSEG_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.897    SSEG_AN[0]
    U2                                                                r  SSEG_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.380ns (55.394%)  route 1.112ns (44.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.595     1.478    CLK_IBUF_BUFG
    SLICE_X64Y6          FDRE                                         r  led_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  led_out_reg[14]/Q
                         net (fo=1, routed)           1.112     2.754    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.970 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.970    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.461ns (58.228%)  route 1.048ns (41.772%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  blink_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  blink_reg/Q
                         net (fo=2, routed)           0.231     1.848    blink_reg_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.045     1.893 r  SSEG_CA_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.305     2.199    SSEG_CA_OBUF[6]_inst_i_2_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I0_O)        0.045     2.244 r  SSEG_CA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.755    SSEG_CA_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.985 r  SSEG_CA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.985    SSEG_CA[1]
    W6                                                                r  SSEG_CA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selection_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.397ns (55.502%)  route 1.120ns (44.498%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.591     1.474    CLK_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  selection_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  selection_reg[0]/Q
                         net (fo=31, routed)          0.509     2.124    selection_reg_n_0_[0]
    SLICE_X59Y10         LUT2 (Prop_lut2_I0_O)        0.045     2.169 r  SSEG_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.611     2.780    SSEG_AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.992 r  SSEG_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.992    SSEG_AN[3]
    W4                                                                r  SSEG_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chrono_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG_CA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.475ns (57.927%)  route 1.071ns (42.073%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.593     1.476    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  chrono_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  chrono_mode_reg/Q
                         net (fo=13, routed)          0.309     1.949    chrono_mode_reg_n_0
    SLICE_X60Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.994 f  SSEG_CA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.308     2.302    SSEG_CA_OBUF[6]_inst_i_4_n_0
    SLICE_X62Y11         LUT3 (Prop_lut3_I2_O)        0.045     2.347 r  SSEG_CA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.454     2.801    SSEG_CA_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.022 r  SSEG_CA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.022    SSEG_CA[4]
    U5                                                                r  SSEG_CA[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            alarm_led_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.709ns (26.200%)  route 4.815ns (73.800%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           3.415     4.877    SW_IBUF[1]
    SLICE_X61Y7          LUT5 (Prop_lut5_I2_O)        0.124     5.001 r  alarm_led_counter[4]_i_8/O
                         net (fo=1, routed)           1.009     6.009    alarm_led_counter[4]_i_8_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.133 r  alarm_led_counter[4]_i_2/O
                         net (fo=5, routed)           0.391     6.524    alarm_led_counter[4]_i_2_n_0
    SLICE_X61Y6          FDRE                                         r  alarm_led_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.518     4.859    CLK_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  alarm_led_counter_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            alarm_led_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.709ns (26.200%)  route 4.815ns (73.800%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           3.415     4.877    SW_IBUF[1]
    SLICE_X61Y7          LUT5 (Prop_lut5_I2_O)        0.124     5.001 r  alarm_led_counter[4]_i_8/O
                         net (fo=1, routed)           1.009     6.009    alarm_led_counter[4]_i_8_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.133 r  alarm_led_counter[4]_i_2/O
                         net (fo=5, routed)           0.391     6.524    alarm_led_counter[4]_i_2_n_0
    SLICE_X61Y6          FDRE                                         r  alarm_led_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.518     4.859    CLK_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  alarm_led_counter_reg[1]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            alarm_led_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.524ns  (logic 1.709ns (26.200%)  route 4.815ns (73.800%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           3.415     4.877    SW_IBUF[1]
    SLICE_X61Y7          LUT5 (Prop_lut5_I2_O)        0.124     5.001 r  alarm_led_counter[4]_i_8/O
                         net (fo=1, routed)           1.009     6.009    alarm_led_counter[4]_i_8_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.133 r  alarm_led_counter[4]_i_2/O
                         net (fo=5, routed)           0.391     6.524    alarm_led_counter[4]_i_2_n_0
    SLICE_X61Y6          FDRE                                         r  alarm_led_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.518     4.859    CLK_IBUF_BUFG
    SLICE_X61Y6          FDRE                                         r  alarm_led_counter_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            alarm_led_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.709ns (26.384%)  route 4.769ns (73.616%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           3.415     4.877    SW_IBUF[1]
    SLICE_X61Y7          LUT5 (Prop_lut5_I2_O)        0.124     5.001 r  alarm_led_counter[4]_i_8/O
                         net (fo=1, routed)           1.009     6.009    alarm_led_counter[4]_i_8_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.133 r  alarm_led_counter[4]_i_2/O
                         net (fo=5, routed)           0.345     6.479    alarm_led_counter[4]_i_2_n_0
    SLICE_X62Y6          FDRE                                         r  alarm_led_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.519     4.860    CLK_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  alarm_led_counter_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            alarm_led_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.709ns (26.384%)  route 4.769ns (73.616%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           3.415     4.877    SW_IBUF[1]
    SLICE_X61Y7          LUT5 (Prop_lut5_I2_O)        0.124     5.001 r  alarm_led_counter[4]_i_8/O
                         net (fo=1, routed)           1.009     6.009    alarm_led_counter[4]_i_8_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124     6.133 r  alarm_led_counter[4]_i_2/O
                         net (fo=5, routed)           0.345     6.479    alarm_led_counter[4]_i_2_n_0
    SLICE_X62Y6          FDRE                                         r  alarm_led_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.519     4.860    CLK_IBUF_BUFG
    SLICE_X62Y6          FDRE                                         r  alarm_led_counter_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            edit_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.612ns  (logic 1.603ns (28.562%)  route 4.009ns (71.438%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           4.009     5.462    SW_IBUF[0]
    SLICE_X60Y9          LUT4 (Prop_lut4_I2_O)        0.150     5.612 r  edit_mode_i_1/O
                         net (fo=1, routed)           0.000     5.612    edit_mode_i_1_n_0
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.516     4.857    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  edit_mode_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            chrono_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.577ns (28.229%)  route 4.009ns (71.771%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           4.009     5.462    SW_IBUF[0]
    SLICE_X60Y9          LUT4 (Prop_lut4_I2_O)        0.124     5.586 r  chrono_mode_i_1/O
                         net (fo=1, routed)           0.000     5.586    chrono_mode_i_1_n_0
    SLICE_X60Y9          FDRE                                         r  chrono_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.516     4.857    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  chrono_mode_reg/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            chrono_minutes_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 1.577ns (28.252%)  route 4.005ns (71.748%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           3.509     4.962    SW_IBUF[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I2_O)        0.124     5.086 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.496     5.581    chrono_minutes[5]_i_1_n_0
    SLICE_X63Y8          FDRE                                         r  chrono_minutes_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.518     4.859    CLK_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  chrono_minutes_reg[0]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            chrono_minutes_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 1.577ns (28.252%)  route 4.005ns (71.748%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           3.509     4.962    SW_IBUF[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I2_O)        0.124     5.086 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.496     5.581    chrono_minutes[5]_i_1_n_0
    SLICE_X63Y8          FDRE                                         r  chrono_minutes_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.518     4.859    CLK_IBUF_BUFG
    SLICE_X63Y8          FDRE                                         r  chrono_minutes_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            chrono_minutes_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.573ns  (logic 1.577ns (28.292%)  route 3.997ns (71.708%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW_IBUF[0]_inst/O
                         net (fo=8, routed)           3.509     4.962    SW_IBUF[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I2_O)        0.124     5.086 r  chrono_minutes[5]_i_1/O
                         net (fo=6, routed)           0.488     5.573    chrono_minutes[5]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.517     4.858    CLK_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  chrono_minutes_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            btn_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.222ns (17.250%)  route 1.064ns (82.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           1.064     1.286    BTN_IBUF[0]
    SLICE_X48Y13         FDRE                                         r  btn_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  btn_prev_reg[0]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            btn_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.219ns (15.899%)  route 1.160ns (84.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           1.160     1.380    BTN_IBUF[1]
    SLICE_X50Y9          FDRE                                         r  btn_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X50Y9          FDRE                                         r  btn_prev_reg[1]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            btn_prev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.219ns (15.511%)  route 1.194ns (84.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=2, routed)           1.194     1.414    BTN_IBUF[2]
    SLICE_X55Y9          FDRE                                         r  btn_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  btn_prev_reg[2]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            btn_prev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.221ns (15.545%)  route 1.198ns (84.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTN_IBUF[3]_inst/O
                         net (fo=2, routed)           1.198     1.419    BTN_IBUF[3]
    SLICE_X55Y9          FDRE                                         r  btn_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X55Y9          FDRE                                         r  btn_prev_reg[3]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            btn_edge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.267ns (18.555%)  route 1.171ns (81.445%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  BTN_IBUF[0]_inst/O
                         net (fo=2, routed)           1.171     1.393    BTN_IBUF[0]
    SLICE_X48Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.438 r  btn_edge[0]_i_1/O
                         net (fo=1, routed)           0.000     1.438    btn_edge[0]_i_1_n_0
    SLICE_X48Y13         FDRE                                         r  btn_edge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X48Y13         FDRE                                         r  btn_edge_reg[0]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            btn_prev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.210ns (13.876%)  route 1.300ns (86.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF[4]_inst/O
                         net (fo=2, routed)           1.300     1.510    BTN_IBUF[4]
    SLICE_X61Y8          FDRE                                         r  btn_prev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  btn_prev_reg[4]/C

Slack:                    inf
  Source:                 BTN[1]
                            (input port)
  Destination:            btn_edge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.264ns (17.260%)  route 1.267ns (82.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  BTN[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[1]_inst/O
                         net (fo=2, routed)           1.267     1.487    BTN_IBUF[1]
    SLICE_X50Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.532 r  btn_edge[1]_i_1/O
                         net (fo=1, routed)           0.000     1.532    btn_edge[1]_i_1_n_0
    SLICE_X50Y9          FDRE                                         r  btn_edge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X50Y9          FDRE                                         r  btn_edge_reg[1]/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            btn_edge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.264ns (16.879%)  route 1.301ns (83.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  BTN_IBUF[2]_inst/O
                         net (fo=2, routed)           1.301     1.521    BTN_IBUF[2]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.566 r  btn_edge[2]_i_1/O
                         net (fo=1, routed)           0.000     1.566    btn_edge[2]_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  btn_edge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  btn_edge_reg[2]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            btn_edge_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.266ns (16.898%)  route 1.306ns (83.102%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  BTN_IBUF[3]_inst/O
                         net (fo=2, routed)           1.306     1.526    BTN_IBUF[3]
    SLICE_X54Y9          LUT2 (Prop_lut2_I0_O)        0.045     1.571 r  btn_edge[3]_i_1/O
                         net (fo=1, routed)           0.000     1.571    btn_edge[3]_i_1_n_0
    SLICE_X54Y9          FDRE                                         r  btn_edge_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X54Y9          FDRE                                         r  btn_edge_reg[3]/C

Slack:                    inf
  Source:                 BTN[4]
                            (input port)
  Destination:            btn_edge_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.582ns  (logic 0.255ns (16.089%)  route 1.327ns (83.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  BTN[4] (IN)
                         net (fo=0)                   0.000     0.000    BTN[4]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  BTN_IBUF[4]_inst/O
                         net (fo=2, routed)           1.327     1.537    BTN_IBUF[4]
    SLICE_X61Y8          LUT2 (Prop_lut2_I0_O)        0.045     1.582 r  btn_edge[4]_i_1/O
                         net (fo=1, routed)           0.000     1.582    btn_edge[4]_i_1_n_0
    SLICE_X61Y8          FDRE                                         r  btn_edge_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.863     1.990    CLK_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  btn_edge_reg[4]/C





