Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto f1f7b22757584594a98e1d341f62cb37 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'src1_i' [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/test/lab4_code/Pipe_CPU_1.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'sum_o' [C:/Users/user/Documents/GitHub/NCTUCourses/CO2022SPRING/test/lab4_code/Pipe_CPU_1.v:180]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
