/*********************************************************************/
/*
 * psst.pio
 *
 *	PIO Synchronous Serial Transport
 *	for Raspberry Pi pico
 *
 * https://github.com/nludban/rpi-pico-psst
 */
/*********************************************************************/

.define RX_START_IRQ	5	;; 5 or 7, relative to SM=0 or 2
.define public TX_START_IRQ 4	;; Also 5 or 7, relative to SM=1 or 3


//--------------------------------------------------
.program psst_wdog
;; clock	output: side-set
;; /error	output: set ("open drain" via pindirs)
;; IRQ		interrupt: to psst_xmit program

;; Note this requires SM clock to be slower here,
;; 1/4 will be used so 5 instructions/delays will
;; correspond to the 20 instructions/delays per
;; output clock phase of the other programs.
.side_set 1

// Side set value for clock phases and failure.
.define public WDOG_A	0
.define WDOG_B		1
.define WDOG_F		0

.wrap_target
	irq	set RX_START_IRQ side WDOG_B [3]
	;; Get new count (bits inverted), or copy %x (-1)
	pull	noblock side WDOG_B

	;; Flip bits to get count (or 0)
	mov	x, ~osr side WDOG_A
	;; Fail if reused %x is detected
	jmp	!x barking side WDOG_A [3]

public napping:
	irq	set RX_START_IRQ side WDOG_B [4]

	jmp	x-- napping side WDOG_A [4]
.wrap

barking:
	set	pindirs, 1 side WDOG_F	; assert /error
	jmp	barking side WDOG_F [4]

//--------------------------------------------------
.program psst_wdog_init

; Because even psst_wdog_WDOG_A is unknown
.define WDOG_A		0

.side_set 1
	set	pindirs, 0 side WDOG_A	; clear /error
	set	pins, 0 side WDOG_A


//--------------------------------------------------
.program psst_recv
;; data-in	input: in and jmp
;; clock	output: side-set
;; /pulse	output: out ("open drain" via pindirs) and set
;; IRQ		interrupt: to psst_xmit program
.side_set 1

.wrap_target
start:
;; t=4 (+/-1)
	wait	1 pin 0 side 1		; synch to 0->1 input edge
;; t=8 (CLK => 0)
	nop	side 0 [11]
;; t=20 (center of pulse bit)
	mov	osr, ~pins side 0	; when pulse bit is 0
	out	pindirs, 1 side 0 [5]	; drive output /pulse low
;; t=27
	irq	set RX_START_IRQ rel side 0 ; trigger TX half
;; t=28 (CLK => 1)
	jmp	pin, rx_valid side 1 [7] ; test valid bit
rx_discard:
;; t=36
	mov	isr, null side 1	; discard any partial input
	jmp	start side 1 [6]	; again.
rx_valid:
;; t=36
	in	pins, 1 side 1		; read data
	push	iffull noblock side 1 [6] ; to rx fifo when complete
.wrap

//--------------------------------------------------
.program psst_recv_init
.side_set 1
	set	pindirs, 0 side 0	; clear /pulse
	set	pins, 0 side 0
	wait	0 pin 0 side 0		; avoid some cases of
					; misalignment


//--------------------------------------------------
.program psst_xmit
;; /pulse	input: in
;; data-out	output: out and set
;; IRQ		interrupt: from psst_wdog or psst_recv

.wrap_target
start:
;; t=0 (+/-1)
	set	pins, 0			; data-out=0
	wait	1 irq TX_START_IRQ rel	; synch to clock, clearing irq
;; t=8
	set	pins, 1 [6]		; data-out=1
	;; Note TX is 20 clocks behind RX, so pulse will be stable.
;; T=15
	mov	y, pins			; copy pulse pin
;; t=16
	mov	pins, y			; data-out=pulse
	jmp	!osre, tx_busy [6]
tx_idle:
;; t=24
	set	pins, 0			; data-out=valid (0)
	;; Try to refill %osr
	mov	x, ~status		; x=0 => tx fifo is empty
	jmp	!x tx_skip
tx_load:
	pull				; reload %osr
tx_skip:
;; t=27 (empty) or 28 (refilled)
	out	null, 2			; left-justify 30 bits
	jmp	start [10]		; note clean delay on refill

tx_busy:
;; t=24
	set	pins, 1 [7]		; data-out=valid (1)
;; t=32
	out	pins, 1 [7]		; data-out=data
.wrap

/*********************************************************************/
% c-sdk {

#include "hardware/gpio.h"

static inline
void
psst_wdog_pet(
   PIO			pio,
   int			sm,
   int			timeout_ms
   )
{
   // 3.125 MHz => 3125 ticks/millisecond.
   if (timeout_ms < 0)
      // A maximum "over 20 minutes" - the (joined) FIFO can be
      // preloaded to effectively disable the watchdog for over
      // 2 hours.
      timeout_ms = 21 * 60 * 1000;
   pio_sm_put_blocking(pio, sm, ~(3125 * timeout_ms));
   return;
}

static inline
void
psst_wdog_program_init(
   PIO			pio,
   int			sm,
   int			offset,
   int			clock_pin,
   int			nerror_pin
   )
{
   //valid_params_if((sm == 0) || (sm == 2));

   pio_sm_config c = psst_wdog_program_get_default_config(offset);
   sm_config_set_out_shift(&c,
			   false,	// shift_right? => msb first
			   false,	// autopull?
			   32);
   sm_config_set_clkdiv_int_frac(&c, 4, 0);
   // in pins: n/a
   // out pins: n/a
   sm_config_set_set_pins(&c, nerror_pin, 1);
   sm_config_set_sideset_pins(&c, clock_pin);
   // jmp pin: n/a

   pio_sm_init(pio, sm, offset, &c);

   if (clock_pin >= 0) {
      pio_gpio_init(pio, clock_pin);
      pio_sm_set_consecutive_pindirs(
	 pio, sm,
	 clock_pin,	// base
	 1,		// count
	 true);		// is_output?
   }

   if (nerror_pin >= 0) {
      pio_gpio_init(pio, nerror_pin);
      gpio_pull_up(nerror_pin);
      pio_sm_set_consecutive_pindirs(
	 pio, sm,
	 nerror_pin,	// base
	 1,		// count
	 true);		// is_output?
   }

   for (int i = 0;
        i < count_of(psst_wdog_init_program_instructions);
        i++)
      pio_sm_exec(pio, sm, psst_wdog_init_program_instructions[i]);

   // 5 second rule.
   psst_wdog_pet(pio, sm, 5000);

   pio_sm_set_enabled(pio, sm, /*enable=*/true);
   return;
}


static inline
void
psst_recv_program_init(
   PIO			pio,
   int			sm,
   int			offset,
   int			data_in_pin,
   int			npulse_pin,
   int			clock_pin
   )
{
   //valid_params_if((sm == 0) || (sm == 2));

   pio_sm_set_consecutive_pindirs(pio, sm,
				  data_in_pin, // base
				  1,		// count
				  false);	// output?
   pio_sm_set_consecutive_pindirs(pio, sm,
				  clock_pin,	// base
				  1,		// count
				  true);	// output?

   pio_gpio_init(pio, data_in_pin);
   if (npulse_pin >= 0) {
      pio_gpio_init(pio, npulse_pin);
      gpio_pull_up(npulse_pin);
   }
   if (clock_pin >= 0)
      pio_gpio_init(pio, clock_pin);

   pio_sm_config c = psst_recv_program_get_default_config(offset);
   sm_config_set_in_shift(&c,
			  false,	// shift_right? => msb first
			  false,	// autoshift?
			  30);		// bits_per_word
   sm_config_set_out_shift(&c,
			   true,	// shift_right?
			   false,	// autoshift?
			   1);		// bits_per_word
   sm_config_set_in_pins(&c, data_in_pin);
   sm_config_set_out_pins(&c, npulse_pin, 1);
   sm_config_set_set_pins(&c, npulse_pin, 1);
   sm_config_set_sideset_pins(&c, clock_pin);
   sm_config_set_jmp_pin(&c, data_in_pin);

   pio_sm_init(pio, sm, offset, &c);

   for (int i = 0;
        i < count_of(psst_recv_init_program_instructions);
        i++)
      pio_sm_exec(pio, sm, psst_recv_init_program_instructions[i]);

   pio_sm_set_enabled(pio, sm, /*enabled=*/true);
   return;
}

   
static inline
void
psst_xmit_program_init(
   PIO			pio,
   int			sm,
   int			offset,
   int			data_out_pin,
   int			npulse_pin
   )
{
   //valid_params_if((sm == 1) || (sm == 3));

   pio_sm_config c = psst_xmit_program_get_default_config(offset);
   sm_config_set_out_shift(&c,
			   false,	// shift_right? => msb first
			   false,	// autopull?
			   32);		// bits_per_word (2 dropped)

   pio_gpio_init(pio, data_out_pin);
   // Only reading the value, user application must config the pin.
   //pio_gpio_init(pio, npulse_pin);

   // "The STATUS source has a value of all-ones or all-zeroes,
   // depending on some state machine status such as FIFO full/
   // empty, configured by EXECCTRL_STATUS_SEL."
   sm_config_set_mov_status(
      &c,
      STATUS_TX_LESSTHAN,	// mov_status_type
      1);			// status_n "a bit count"

   pio_sm_set_consecutive_pindirs(pio, sm,
				  data_out_pin, // base
				  1,		// count
				  true);	// output?
   pio_sm_set_consecutive_pindirs(pio, sm,
				  npulse_pin,	// base
				  1,		// count
				  false);	// output?

   sm_config_set_in_pins(&c, npulse_pin);
   sm_config_set_out_pins(&c, data_out_pin, 1);
   sm_config_set_set_pins(&c, data_out_pin, 1);
   // side-set => n/a
   // jmp => n/a

   // Wait for RX or WDOG to be enabled.
   pio_interrupt_clear(pio, TX_START_IRQ + sm);

   pio_sm_init(pio, sm, offset, &c);
   pio_sm_set_enabled(pio, sm, /*enabled=*/true);
   return;
}


%}
/**/
