# do dynamic_display.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module digsel_59
# 
# Top level modules:
# 	digsel_59
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module digsel_59_vlg_sample_tst
# -- Compiling module digsel_59_vlg_check_tst
# -- Compiling module digsel_59_vlg_vec_tst
# 
# Top level modules:
# 	digsel_59_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.digsel_59_vlg_vec_tst 
# Loading work.digsel_59_vlg_vec_tst
# Loading work.digsel_59
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading work.digsel_59_vlg_sample_tst
# Loading work.digsel_59_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from dynamic_display_v.sdo
# Loading timing data from dynamic_display_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /digsel_59_vlg_vec_tst File: digsel_59.vwf.vt
# ERROR! Vector Mismatch for output port DIGOUT_59[1] :: @time = 2000000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port DIGOUT_59[2] :: @time = 2000000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port DIGOUT_59[3] :: @time = 2000000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port DIGOUT_59[4] :: @time = 2000000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port DIGOUT_59[5] :: @time = 2000000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port DIGOUT_59[6] :: @time = 2000000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port DIGOUT_59[7] :: @time = 2000000.000 ps
#      Expected value = 00000000
#      Real value = 11111110
# ERROR! Vector Mismatch for output port DIGOUT_59[0] :: @time = 4000000.000 ps
#      Expected value = 00000000
#      Real value = 11111101
#           8 mismatched vectors : Simulation failed !
# ** Note: $finish    : digsel_59.vwf.vt(281)
#    Time: 16 us  Iteration: 0  Instance: /digsel_59_vlg_vec_tst/tb_out
