Timing Analyzer report for Max_10_Buffer
Sat Dec 29 13:32:59 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Metastability Summary
 13. Slow 1200mV 0C Model Fmax Summary
 14. Slow 1200mV 0C Model Setup Summary
 15. Slow 1200mV 0C Model Hold Summary
 16. Slow 1200mV 0C Model Recovery Summary
 17. Slow 1200mV 0C Model Removal Summary
 18. Slow 1200mV 0C Model Minimum Pulse Width Summary
 19. Slow 1200mV 0C Model Metastability Summary
 20. Fast 1200mV 0C Model Setup Summary
 21. Fast 1200mV 0C Model Hold Summary
 22. Fast 1200mV 0C Model Recovery Summary
 23. Fast 1200mV 0C Model Removal Summary
 24. Fast 1200mV 0C Model Minimum Pulse Width Summary
 25. Fast 1200mV 0C Model Metastability Summary
 26. Multicorner Timing Analysis Summary
 27. Board Trace Model Assignments
 28. Input Transition Times
 29. Signal Integrity Metrics (Slow 1200mv 0c Model)
 30. Signal Integrity Metrics (Slow 1200mv 85c Model)
 31. Signal Integrity Metrics (Fast 1200mv 0c Model)
 32. Setup Transfers
 33. Hold Transfers
 34. Recovery Transfers
 35. Removal Transfers
 36. Report TCCS
 37. Report RSKM
 38. Unconstrained Paths Summary
 39. Clock Status Summary
 40. Unconstrained Input Ports
 41. Unconstrained Output Ports
 42. Unconstrained Input Ports
 43. Unconstrained Output Ports
 44. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Max_10_Buffer                                       ;
; Device Family         ; MAX 10                                              ;
; Device Name           ; 10M08SAE144C8G                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; timing.sdc    ; OK     ; Sat Dec 29 13:32:56 2018 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clk_in     ; Base ; 8.333  ; 120.0 MHz ; 0.000 ; 4.166  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in }  ;
; spi_clk    ; Base ; 50.000 ; 20.0 MHz  ; 0.000 ; 25.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 142.55 MHz ; 142.55 MHz      ; clk_in     ;      ;
; 207.99 MHz ; 207.99 MHz      ; spi_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; clk_in  ; 0.659 ; 0.000             ;
; spi_clk ; 5.359 ; 0.000             ;
+---------+-------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_in  ; 0.360 ; 0.000            ;
; spi_clk ; 0.394 ; 0.000            ;
+---------+-------+------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+-------+-----------------------+
; Clock  ; Slack ; End Point TNS         ;
+--------+-------+-----------------------+
; clk_in ; 1.475 ; 0.000                 ;
+--------+-------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; clk_in ; 2.235 ; 0.000                ;
+--------+-------+----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clk_in  ; 3.871  ; 0.000                          ;
; spi_clk ; 24.768 ; 0.000                          ;
+---------+--------+--------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 147.73 MHz ; 147.73 MHz      ; clk_in     ;      ;
; 213.68 MHz ; 213.68 MHz      ; spi_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_in  ; 0.782 ; 0.000            ;
; spi_clk ; 5.583 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_in  ; 0.322 ; 0.000           ;
; spi_clk ; 0.352 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; clk_in ; 1.658 ; 0.000                ;
+--------+-------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; clk_in ; 2.031 ; 0.000               ;
+--------+-------+---------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_in  ; 3.900  ; 0.000                         ;
; spi_clk ; 24.660 ; 0.000                         ;
+---------+--------+-------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clk_in  ; 2.346 ; 0.000            ;
; spi_clk ; 6.872 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clk_in  ; 0.150 ; 0.000           ;
; spi_clk ; 0.166 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; clk_in ; 2.621 ; 0.000                ;
+--------+-------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; clk_in ; 0.885 ; 0.000               ;
+--------+-------+---------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clk_in  ; 3.478  ; 0.000                         ;
; spi_clk ; 24.255 ; 0.000                         ;
+---------+--------+-------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.659 ; 0.150 ; 1.475    ; 0.885   ; 3.478               ;
;  clk_in          ; 0.659 ; 0.150 ; 1.475    ; 0.885   ; 3.478               ;
;  spi_clk         ; 5.359 ; 0.166 ; N/A      ; N/A     ; 24.255              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_in          ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spi_clk         ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; camera_xclk      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[12]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[13]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[14]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_addr[15]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_we_n        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_oe_n        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_ce_a_n      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_ub_a_n      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_lb_a_n      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; frame_ready      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[12] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[13] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[14] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sram_data_io[15] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_TDO~     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------------------+
; Input Transition Times                                                          ;
+---------------------+-----------------------+-----------------+-----------------+
; Pin                 ; I/O Standard          ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+-----------------------+-----------------+-----------------+
; sram_data_io[0]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[1]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[2]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[3]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[4]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[5]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[6]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[7]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[8]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[9]     ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[10]    ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[11]    ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[12]    ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[13]    ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[14]    ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; sram_data_io[15]    ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; clk_in              ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; reset               ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; spi_clk             ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; spi_select          ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_vsync        ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_pclk         ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_hsync        ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; spi_mosi            ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_data[0]      ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_data[7]      ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_data[6]      ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_data[4]      ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_data[3]      ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_data[5]      ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_data[2]      ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; camera_data[1]      ; 3.3-V LVCMOS          ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_TMS~        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_TCK~        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_TDI~        ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_CONFIG_SEL~ ; 3.3-V LVTTL           ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_nCONFIG~    ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_nSTATUS~    ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_CONF_DONE~  ; 3.3 V Schmitt Trigger ; 2640 ps         ; 2640 ps         ;
+---------------------+-----------------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; camera_xclk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_addr[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_addr[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_addr[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_addr[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_addr[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_addr[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_addr[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_addr[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; sram_addr[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; sram_addr[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_addr[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_addr[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; sram_addr[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_addr[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; sram_addr[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_addr[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; sram_we_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; sram_oe_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_ce_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_ub_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_lb_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; spi_miso         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; frame_ready      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; error            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_data_io[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_data_io[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; sram_data_io[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0463 V           ; 0.208 V                              ; 0.277 V                              ; 8.5e-10 s                   ; 8.53e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0463 V          ; 0.208 V                             ; 0.277 V                             ; 8.5e-10 s                  ; 8.53e-10 s                 ; No                        ; No                        ;
; sram_data_io[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0464 V           ; 0.207 V                              ; 0.276 V                              ; 8.51e-10 s                  ; 8.52e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0464 V          ; 0.207 V                             ; 0.276 V                             ; 8.51e-10 s                 ; 8.52e-10 s                 ; No                        ; No                        ;
; sram_data_io[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0411 V           ; 0.283 V                              ; 0.209 V                              ; 9e-10 s                     ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0411 V          ; 0.283 V                             ; 0.209 V                             ; 9e-10 s                    ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; sram_data_io[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.68e-08 V                   ; 3.12 V              ; -0.0417 V           ; 0.287 V                              ; 0.209 V                              ; 8.99e-10 s                  ; 1.03e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 3.68e-08 V                  ; 3.12 V             ; -0.0417 V          ; 0.287 V                             ; 0.209 V                             ; 8.99e-10 s                 ; 1.03e-09 s                 ; No                        ; No                        ;
; ~ALTERA_TDO~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.08e-08 V                   ; 3.19 V              ; -0.126 V            ; 0.218 V                              ; 0.383 V                              ; 4.51e-10 s                  ; 4.73e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.08e-08 V                  ; 3.19 V             ; -0.126 V           ; 0.218 V                             ; 0.383 V                             ; 4.51e-10 s                 ; 4.73e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; camera_xclk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_addr[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_we_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_oe_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_ce_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_ub_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_lb_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; spi_miso         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; frame_ready      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; error            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0199 V           ; 0.191 V                              ; 0.262 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0199 V          ; 0.191 V                             ; 0.262 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.0196 V           ; 0.191 V                              ; 0.261 V                              ; 1.03e-09 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.0196 V          ; 0.191 V                             ; 0.261 V                             ; 1.03e-09 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.216 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.216 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sram_data_io[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.3e-06 V                    ; 3.1 V               ; -0.018 V            ; 0.27 V                               ; 0.217 V                              ; 1.11e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.3e-06 V                   ; 3.1 V              ; -0.018 V           ; 0.27 V                              ; 0.217 V                             ; 1.11e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_TDO~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-06 V                    ; 3.15 V              ; -0.0682 V           ; 0.279 V                              ; 0.237 V                              ; 4.81e-10 s                  ; 6.4e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-06 V                   ; 3.15 V             ; -0.0682 V          ; 0.279 V                             ; 0.237 V                             ; 4.81e-10 s                 ; 6.4e-10 s                  ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; camera_xclk      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_addr[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_addr[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_addr[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_addr[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_addr[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_addr[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[12]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[13]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[14]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_addr[15]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_we_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_oe_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_ce_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_ub_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_lb_a_n      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; spi_miso         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; frame_ready      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; error            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.251 V                              ; 6.54e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.251 V                             ; 6.54e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0306 V           ; 0.247 V                              ; 0.252 V                              ; 6.55e-10 s                  ; 6.68e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0306 V          ; 0.247 V                             ; 0.252 V                             ; 6.55e-10 s                 ; 6.68e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[12] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[13] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.52 V              ; -0.0321 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.52 V             ; -0.0321 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[14] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; sram_data_io[15] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 8.93e-07 V                   ; 3.53 V              ; -0.0325 V           ; 0.324 V                              ; 0.176 V                              ; 6.87e-10 s                  ; 8.14e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 8.93e-07 V                  ; 3.53 V             ; -0.0325 V          ; 0.324 V                             ; 0.176 V                             ; 6.87e-10 s                 ; 8.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_TDO~     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.04e-07 V                   ; 3.64 V              ; -0.0201 V           ; 0.391 V                              ; 0.088 V                              ; 2.79e-10 s                  ; 3.95e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 5.04e-07 V                  ; 3.64 V             ; -0.0201 V          ; 0.391 V                             ; 0.088 V                             ; 2.79e-10 s                 ; 3.95e-10 s                 ; No                        ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_in     ; clk_in   ; 1552     ; 381      ; 164      ; 581      ;
; spi_clk    ; clk_in   ; 262      ; 0        ; 0        ; 0        ;
; clk_in     ; spi_clk  ; 29       ; 0        ; 3        ; 0        ;
; spi_clk    ; spi_clk  ; 175      ; 0        ; 9        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_in     ; clk_in   ; 1552     ; 381      ; 164      ; 581      ;
; spi_clk    ; clk_in   ; 262      ; 0        ; 0        ; 0        ;
; clk_in     ; spi_clk  ; 29       ; 0        ; 3        ; 0        ;
; spi_clk    ; spi_clk  ; 175      ; 0        ; 9        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_in     ; clk_in   ; 26       ; 26       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_in     ; clk_in   ; 26       ; 26       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 243   ; 243  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clk_in  ; clk_in  ; Base ; Constrained ;
; spi_clk ; spi_clk ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; camera_data[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_hsync     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_pclk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_vsync     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_select       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; camera_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; error            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frame_ready      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_oe_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; camera_data[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_hsync     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_pclk      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_vsync     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_select       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; Output Port      ; Comment                                                                               ;
+------------------+---------------------------------------------------------------------------------------+
; camera_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; error            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frame_ready      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_addr[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_data_io[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_oe_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sram_we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 29 13:32:53 2018
Info: Command: quartus_sta Max_10_Buffer -c Max_10_Buffer
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'timing.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 0.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.659               0.000 clk_in 
    Info (332119):     5.359               0.000 spi_clk 
Info (332146): Worst-case hold slack is 0.360
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.360               0.000 clk_in 
    Info (332119):     0.394               0.000 spi_clk 
Info (332146): Worst-case recovery slack is 1.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.475               0.000 clk_in 
Info (332146): Worst-case removal slack is 2.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.235               0.000 clk_in 
Info (332146): Worst-case minimum pulse width slack is 3.871
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.871               0.000 clk_in 
    Info (332119):    24.768               0.000 spi_clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.659
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.659 
    Info (332115): ===================================================================
    Info (332115): From Node    : vsync_filter:vf|vsync_out
    Info (332115): To Node      : pixel_input:pi|pixel_writer:pw|Equal0~3_OTERM15
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : clk_in (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.788      2.788  R        clock network delay
    Info (332115):      3.007      0.219     uTco  vsync_filter:vf|vsync_out
    Info (332115):      3.007      0.000 RR  CELL  vf|vsync_out|q
    Info (332115):      3.948      0.941 RR    IC  pi|pw|sram_data[7]~0|datad
    Info (332115):      4.145      0.197 RR  CELL  pi|pw|sram_data[7]~0|combout
    Info (332115):      5.278      1.133 RR    IC  pi|pw|Equal0~0_NEW_REG4_NEW8|datad
    Info (332115):      5.449      0.171 RF  CELL  pi|pw|Equal0~0_NEW_REG4_NEW8|combout
    Info (332115):      5.759      0.310 FF    IC  pi|pw|Equal0~3|datab
    Info (332115):      6.165      0.406 FF  CELL  pi|pw|Equal0~3|combout
    Info (332115):      6.165      0.000 FF    IC  pi|pw|Equal0~3_NEW_REG14|d
    Info (332115):      6.262      0.097 FF  CELL  pixel_input:pi|pixel_writer:pw|Equal0~3_OTERM15
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.166      4.166           latch edge time
    Info (332115):      6.956      2.790  F        clock network delay
    Info (332115):      6.977      0.021           clock pessimism removed
    Info (332115):      6.907     -0.070           clock uncertainty
    Info (332115):      6.921      0.014     uTsu  pixel_input:pi|pixel_writer:pw|Equal0~3_OTERM15
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.262
    Info (332115): Data Required Time :     6.921
    Info (332115): Slack              :     0.659 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.359
    Info (332115): -to_clock [get_clocks {spi_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.359 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_output:po|spi_slave:spi_sl|wren
    Info (332115): To Node      : pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : spi_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     41.667     41.667           launch edge time
    Info (332115):     44.451      2.784  R        clock network delay
    Info (332115):     44.670      0.219     uTco  pixel_output:po|spi_slave:spi_sl|wren
    Info (332115):     44.670      0.000 RR  CELL  po|spi_sl|wren|q
    Info (332115):     45.610      0.940 RR    IC  po|spi_sl|Selector7~0|datac
    Info (332115):     45.970      0.360 RR  CELL  po|spi_sl|Selector7~0|combout
    Info (332115):     46.235      0.265 RR    IC  po|spi_sl|Selector7~1|datab
    Info (332115):     46.727      0.492 RR  CELL  po|spi_sl|Selector7~1|combout
    Info (332115):     47.615      0.888 RR    IC  po|spi_sl|do_buffer_reg[2]~feeder|datad
    Info (332115):     47.812      0.197 RR  CELL  po|spi_sl|do_buffer_reg[2]~feeder|combout
    Info (332115):     47.812      0.000 RR    IC  po|spi_sl|do_buffer_reg[2]|d
    Info (332115):     47.907      0.095 RR  CELL  pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     53.302      3.302  R        clock network delay
    Info (332115):     53.252     -0.050           clock uncertainty
    Info (332115):     53.266      0.014     uTsu  pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :    47.907
    Info (332115): Data Required Time :    53.266
    Info (332115): Slack              :     5.359 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.360
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.360 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_output:po|spi_controller:spi_ctrl|state.send_first_byte
    Info (332115): To Node      : pixel_output:po|spi_controller:spi_ctrl|state.send_first_byte
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.697      2.697  R        clock network delay
    Info (332115):      2.916      0.219     uTco  pixel_output:po|spi_controller:spi_ctrl|state.send_first_byte
    Info (332115):      2.916      0.000 FF  CELL  po|spi_ctrl|state.send_first_byte|q
    Info (332115):      2.916      0.000 FF    IC  po|spi_ctrl|state.send_first_byte~0|datac
    Info (332115):      3.241      0.325 FF  CELL  po|spi_ctrl|state.send_first_byte~0|combout
    Info (332115):      3.241      0.000 FF    IC  po|spi_ctrl|state.send_first_byte|d
    Info (332115):      3.313      0.072 FF  CELL  pixel_output:po|spi_controller:spi_ctrl|state.send_first_byte
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.789      2.789  R        clock network delay
    Info (332115):      2.768     -0.021           clock pessimism removed
    Info (332115):      2.768      0.000           clock uncertainty
    Info (332115):      2.953      0.185      uTh  pixel_output:po|spi_controller:spi_ctrl|state.send_first_byte
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.313
    Info (332115): Data Required Time :     2.953
    Info (332115): Slack              :     0.360 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394
    Info (332115): -to_clock [get_clocks {spi_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.394 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): To Node      : pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): Launch Clock : spi_clk
    Info (332115): Latch Clock  : spi_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.232      3.232  R        clock network delay
    Info (332115):      3.451      0.219     uTco  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115):      3.451      0.000 FF  CELL  po|spi_sl|state_reg[2]|q
    Info (332115):      3.451      0.000 FF    IC  po|spi_sl|Selector10~0|datac
    Info (332115):      3.776      0.325 FF  CELL  po|spi_sl|Selector10~0|combout
    Info (332115):      3.776      0.000 FF    IC  po|spi_sl|state_reg[2]|d
    Info (332115):      3.848      0.072 FF  CELL  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.347      3.347  R        clock network delay
    Info (332115):      3.269     -0.078           clock pessimism removed
    Info (332115):      3.454      0.185      uTh  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.848
    Info (332115): Data Required Time :     3.454
    Info (332115): Slack              :     0.394 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.475
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.475 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_input:pi|pixel_writer:pw|pixel_capture_reset
    Info (332115): To Node      : pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): Launch Clock : clk_in (INVERTED)
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.166      4.166           launch edge time
    Info (332115):      7.040      2.874  F        clock network delay
    Info (332115):      7.259      0.219     uTco  pixel_input:pi|pixel_writer:pw|pixel_capture_reset
    Info (332115):      7.259      0.000 FF  CELL  pi|pw|pixel_capture_reset|q
    Info (332115):      7.595      0.336 FF    IC  pi|pc|always0~0|datad
    Info (332115):      7.784      0.189 FR  CELL  pi|pc|always0~0|combout
    Info (332115):      8.824      1.040 RR    IC  pi|pc|data_out[5]|clrn
    Info (332115):      9.528      0.704 RF  CELL  pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.333      8.333           latch edge time
    Info (332115):     11.038      2.705  R        clock network delay
    Info (332115):     11.059      0.021           clock pessimism removed
    Info (332115):     10.989     -0.070           clock uncertainty
    Info (332115):     11.003      0.014     uTsu  pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.528
    Info (332115): Data Required Time :    11.003
    Info (332115): Slack              :     1.475 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.235
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.235 
    Info (332115): ===================================================================
    Info (332115): From Node    : vsync_filter:vf|vsync_out
    Info (332115): To Node      : pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.697      2.697  R        clock network delay
    Info (332115):      2.916      0.219     uTco  vsync_filter:vf|vsync_out
    Info (332115):      2.916      0.000 FF  CELL  vf|vsync_out|q
    Info (332115):      3.881      0.965 FF    IC  pi|pc|always0~0|datab
    Info (332115):      4.280      0.399 FR  CELL  pi|pc|always0~0|combout
    Info (332115):      4.514      0.234 RR    IC  pi|pc|addr_out[0]|clrn
    Info (332115):      5.191      0.677 RF  CELL  pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.792      2.792  R        clock network delay
    Info (332115):      2.771     -0.021           clock pessimism removed
    Info (332115):      2.771      0.000           clock uncertainty
    Info (332115):      2.956      0.185      uTh  pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.191
    Info (332115): Data Required Time :     2.956
    Info (332115): Slack              :     2.235 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.782
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.782               0.000 clk_in 
    Info (332119):     5.583               0.000 spi_clk 
Info (332146): Worst-case hold slack is 0.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.322               0.000 clk_in 
    Info (332119):     0.352               0.000 spi_clk 
Info (332146): Worst-case recovery slack is 1.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.658               0.000 clk_in 
Info (332146): Worst-case removal slack is 2.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.031               0.000 clk_in 
Info (332146): Worst-case minimum pulse width slack is 3.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.900               0.000 clk_in 
    Info (332119):    24.660               0.000 spi_clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.782
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.782 
    Info (332115): ===================================================================
    Info (332115): From Node    : vsync_filter:vf|vsync_out
    Info (332115): To Node      : pixel_input:pi|pixel_writer:pw|Equal0~3_OTERM15
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : clk_in (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.567      2.567  R        clock network delay
    Info (332115):      2.767      0.200     uTco  vsync_filter:vf|vsync_out
    Info (332115):      2.767      0.000 RR  CELL  vf|vsync_out|q
    Info (332115):      3.681      0.914 RR    IC  pi|pw|sram_data[7]~0|datad
    Info (332115):      3.870      0.189 RR  CELL  pi|pw|sram_data[7]~0|combout
    Info (332115):      4.978      1.108 RR    IC  pi|pw|Equal0~0_NEW_REG4_NEW8|datad
    Info (332115):      5.167      0.189 RR  CELL  pi|pw|Equal0~0_NEW_REG4_NEW8|combout
    Info (332115):      5.429      0.262 RR    IC  pi|pw|Equal0~3|datab
    Info (332115):      5.816      0.387 RR  CELL  pi|pw|Equal0~3|combout
    Info (332115):      5.816      0.000 RR    IC  pi|pw|Equal0~3_NEW_REG14|d
    Info (332115):      5.903      0.087 RR  CELL  pixel_input:pi|pixel_writer:pw|Equal0~3_OTERM15
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.166      4.166           latch edge time
    Info (332115):      6.723      2.557  F        clock network delay
    Info (332115):      6.742      0.019           clock pessimism removed
    Info (332115):      6.672     -0.070           clock uncertainty
    Info (332115):      6.685      0.013     uTsu  pixel_input:pi|pixel_writer:pw|Equal0~3_OTERM15
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.903
    Info (332115): Data Required Time :     6.685
    Info (332115): Slack              :     0.782 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.583
    Info (332115): -to_clock [get_clocks {spi_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.583 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_output:po|spi_slave:spi_sl|wren
    Info (332115): To Node      : pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : spi_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     41.667     41.667           launch edge time
    Info (332115):     44.229      2.562  R        clock network delay
    Info (332115):     44.429      0.200     uTco  pixel_output:po|spi_slave:spi_sl|wren
    Info (332115):     44.429      0.000 RR  CELL  po|spi_sl|wren|q
    Info (332115):     45.341      0.912 RR    IC  po|spi_sl|Selector7~0|datac
    Info (332115):     45.685      0.344 RR  CELL  po|spi_sl|Selector7~0|combout
    Info (332115):     45.939      0.254 RR    IC  po|spi_sl|Selector7~1|datab
    Info (332115):     46.410      0.471 RR  CELL  po|spi_sl|Selector7~1|combout
    Info (332115):     47.281      0.871 RR    IC  po|spi_sl|do_buffer_reg[2]~feeder|datad
    Info (332115):     47.470      0.189 RR  CELL  po|spi_sl|do_buffer_reg[2]~feeder|combout
    Info (332115):     47.470      0.000 RR    IC  po|spi_sl|do_buffer_reg[2]|d
    Info (332115):     47.557      0.087 RR  CELL  pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     53.177      3.177  R        clock network delay
    Info (332115):     53.127     -0.050           clock uncertainty
    Info (332115):     53.140      0.013     uTsu  pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :    47.557
    Info (332115): Data Required Time :    53.140
    Info (332115): Slack              :     5.583 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.322
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.322 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_output:po|spi_controller:spi_ctrl|wren
    Info (332115): To Node      : pixel_output:po|spi_controller:spi_ctrl|wren
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.483      2.483  R        clock network delay
    Info (332115):      2.683      0.200     uTco  pixel_output:po|spi_controller:spi_ctrl|wren
    Info (332115):      2.683      0.000 FF  CELL  po|spi_ctrl|wren|q
    Info (332115):      2.683      0.000 FF    IC  po|spi_ctrl|wren~0|datac
    Info (332115):      2.973      0.290 FF  CELL  po|spi_ctrl|wren~0|combout
    Info (332115):      2.973      0.000 FF    IC  po|spi_ctrl|wren|d
    Info (332115):      3.037      0.064 FF  CELL  pixel_output:po|spi_controller:spi_ctrl|wren
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.565      2.565  R        clock network delay
    Info (332115):      2.546     -0.019           clock pessimism removed
    Info (332115):      2.546      0.000           clock uncertainty
    Info (332115):      2.715      0.169      uTh  pixel_output:po|spi_controller:spi_ctrl|wren
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.037
    Info (332115): Data Required Time :     2.715
    Info (332115): Slack              :     0.322 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.352
    Info (332115): -to_clock [get_clocks {spi_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.352 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): To Node      : pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): Launch Clock : spi_clk
    Info (332115): Latch Clock  : spi_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.106      3.106  R        clock network delay
    Info (332115):      3.306      0.200     uTco  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115):      3.306      0.000 FF  CELL  po|spi_sl|state_reg[2]|q
    Info (332115):      3.306      0.000 FF    IC  po|spi_sl|Selector10~0|datac
    Info (332115):      3.596      0.290 FF  CELL  po|spi_sl|Selector10~0|combout
    Info (332115):      3.596      0.000 FF    IC  po|spi_sl|state_reg[2]|d
    Info (332115):      3.660      0.064 FF  CELL  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.213      3.213  R        clock network delay
    Info (332115):      3.139     -0.074           clock pessimism removed
    Info (332115):      3.308      0.169      uTh  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.660
    Info (332115): Data Required Time :     3.308
    Info (332115): Slack              :     0.352 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.658
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.658 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_input:pi|pixel_writer:pw|pixel_capture_reset
    Info (332115): To Node      : pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): Launch Clock : clk_in (INVERTED)
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.166      4.166           launch edge time
    Info (332115):      6.799      2.633  F        clock network delay
    Info (332115):      6.999      0.200     uTco  pixel_input:pi|pixel_writer:pw|pixel_capture_reset
    Info (332115):      6.999      0.000 FF  CELL  pi|pw|pixel_capture_reset|q
    Info (332115):      7.302      0.303 FF    IC  pi|pc|always0~0|datad
    Info (332115):      7.477      0.175 FR  CELL  pi|pc|always0~0|combout
    Info (332115):      8.493      1.016 RR    IC  pi|pc|data_out[5]|clrn
    Info (332115):      9.131      0.638 RF  CELL  pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.333      8.333           latch edge time
    Info (332115):     10.827      2.494  R        clock network delay
    Info (332115):     10.846      0.019           clock pessimism removed
    Info (332115):     10.776     -0.070           clock uncertainty
    Info (332115):     10.789      0.013     uTsu  pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.131
    Info (332115): Data Required Time :    10.789
    Info (332115): Slack              :     1.658 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.031
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.031 
    Info (332115): ===================================================================
    Info (332115): From Node    : vsync_filter:vf|vsync_out
    Info (332115): To Node      : pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.486      2.486  R        clock network delay
    Info (332115):      2.686      0.200     uTco  vsync_filter:vf|vsync_out
    Info (332115):      2.686      0.000 FF  CELL  vf|vsync_out|q
    Info (332115):      3.548      0.862 FF    IC  pi|pc|always0~0|datab
    Info (332115):      3.918      0.370 FR  CELL  pi|pc|always0~0|combout
    Info (332115):      4.136      0.218 RR    IC  pi|pc|addr_out[0]|clrn
    Info (332115):      4.750      0.614 RF  CELL  pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.569      2.569  R        clock network delay
    Info (332115):      2.550     -0.019           clock pessimism removed
    Info (332115):      2.550      0.000           clock uncertainty
    Info (332115):      2.719      0.169      uTh  pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.750
    Info (332115): Data Required Time :     2.719
    Info (332115): Slack              :     2.031 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.346               0.000 clk_in 
    Info (332119):     6.872               0.000 spi_clk 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 clk_in 
    Info (332119):     0.166               0.000 spi_clk 
Info (332146): Worst-case recovery slack is 2.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.621               0.000 clk_in 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.885               0.000 clk_in 
Info (332146): Worst-case minimum pulse width slack is 3.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.478               0.000 clk_in 
    Info (332119):    24.255               0.000 spi_clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.346
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.346 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_input:pi|pixel_writer:pw|stop_addr[3]
    Info (332115): To Node      : pixel_output:po|spi_controller:spi_ctrl|sram_addr[6]
    Info (332115): Launch Clock : clk_in (INVERTED)
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.166      4.166           launch edge time
    Info (332115):      5.808      1.642  F        clock network delay
    Info (332115):      5.894      0.086     uTco  pixel_input:pi|pixel_writer:pw|stop_addr[3]
    Info (332115):      5.894      0.000 FF  CELL  pi|pw|stop_addr[3]|q
    Info (332115):      6.036      0.142 FF    IC  po|spi_ctrl|Equal5~1|datac
    Info (332115):      6.142      0.106 FF  CELL  po|spi_ctrl|Equal5~1|combout
    Info (332115):      6.309      0.167 FF    IC  po|spi_ctrl|Equal5~4|datad
    Info (332115):      6.358      0.049 FF  CELL  po|spi_ctrl|Equal5~4|combout
    Info (332115):      6.867      0.509 FF    IC  po|spi_ctrl|sram_addr_next~7|datab
    Info (332115):      7.022      0.155 FR  CELL  po|spi_ctrl|sram_addr_next~7|combout
    Info (332115):      7.022      0.000 RR    IC  po|spi_ctrl|sram_addr[6]|d
    Info (332115):      7.057      0.035 RR  CELL  pixel_output:po|spi_controller:spi_ctrl|sram_addr[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.333      8.333           latch edge time
    Info (332115):      9.455      1.122  R        clock network delay
    Info (332115):      9.467      0.012           clock pessimism removed
    Info (332115):      9.397     -0.070           clock uncertainty
    Info (332115):      9.403      0.006     uTsu  pixel_output:po|spi_controller:spi_ctrl|sram_addr[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.057
    Info (332115): Data Required Time :     9.403
    Info (332115): Slack              :     2.346 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.872
    Info (332115): -to_clock [get_clocks {spi_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.872 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_output:po|spi_slave:spi_sl|wren
    Info (332115): To Node      : pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : spi_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     41.667     41.667           launch edge time
    Info (332115):     42.832      1.165  R        clock network delay
    Info (332115):     42.918      0.086     uTco  pixel_output:po|spi_slave:spi_sl|wren
    Info (332115):     42.918      0.000 FF  CELL  po|spi_sl|wren|q
    Info (332115):     43.363      0.445 FF    IC  po|spi_sl|Selector7~0|datac
    Info (332115):     43.469      0.106 FF  CELL  po|spi_sl|Selector7~0|combout
    Info (332115):     43.592      0.123 FF    IC  po|spi_sl|Selector7~1|datab
    Info (332115):     43.757      0.165 FF  CELL  po|spi_sl|Selector7~1|combout
    Info (332115):     44.134      0.377 FF    IC  po|spi_sl|do_buffer_reg[2]~feeder|datad
    Info (332115):     44.183      0.049 FF  CELL  po|spi_sl|do_buffer_reg[2]~feeder|combout
    Info (332115):     44.183      0.000 FF    IC  po|spi_sl|do_buffer_reg[2]|d
    Info (332115):     44.226      0.043 FF  CELL  pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.142      1.142  R        clock network delay
    Info (332115):     51.092     -0.050           clock uncertainty
    Info (332115):     51.098      0.006     uTsu  pixel_output:po|spi_slave:spi_sl|do_buffer_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :    44.226
    Info (332115): Data Required Time :    51.098
    Info (332115): Slack              :     6.872 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.150
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.150 
    Info (332115): ===================================================================
    Info (332115): From Node    : divide_4:d4|clk_out
    Info (332115): To Node      : divide_4:d4|clk_out
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.130      1.130  R        clock network delay
    Info (332115):      1.216      0.086     uTco  divide_4:d4|clk_out
    Info (332115):      1.216      0.000 RR  CELL  d4|clk_out|q
    Info (332115):      1.216      0.000 RR    IC  d4|clk_out~0|datac
    Info (332115):      1.356      0.140 RR  CELL  d4|clk_out~0|combout
    Info (332115):      1.356      0.000 RR    IC  d4|clk_out|d
    Info (332115):      1.385      0.029 RR  CELL  divide_4:d4|clk_out
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.176      1.176  R        clock network delay
    Info (332115):      1.164     -0.012           clock pessimism removed
    Info (332115):      1.164      0.000           clock uncertainty
    Info (332115):      1.235      0.071      uTh  divide_4:d4|clk_out
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.385
    Info (332115): Data Required Time :     1.235
    Info (332115): Slack              :     0.150 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.166
    Info (332115): -to_clock [get_clocks {spi_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.166 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): To Node      : pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): Launch Clock : spi_clk
    Info (332115): Latch Clock  : spi_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.119      1.119  R        clock network delay
    Info (332115):      1.205      0.086     uTco  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115):      1.205      0.000 RR  CELL  po|spi_sl|state_reg[2]|q
    Info (332115):      1.205      0.000 RR    IC  po|spi_sl|Selector10~0|datac
    Info (332115):      1.345      0.140 RR  CELL  po|spi_sl|Selector10~0|combout
    Info (332115):      1.345      0.000 RR    IC  po|spi_sl|state_reg[2]|d
    Info (332115):      1.374      0.029 RR  CELL  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.163      1.163  R        clock network delay
    Info (332115):      1.137     -0.026           clock pessimism removed
    Info (332115):      1.208      0.071      uTh  pixel_output:po|spi_slave:spi_sl|state_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.374
    Info (332115): Data Required Time :     1.208
    Info (332115): Slack              :     0.166 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.621
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.621 
    Info (332115): ===================================================================
    Info (332115): From Node    : pixel_input:pi|pixel_writer:pw|pixel_capture_reset
    Info (332115): To Node      : pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): Launch Clock : clk_in (INVERTED)
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      4.166      4.166           launch edge time
    Info (332115):      5.810      1.644  F        clock network delay
    Info (332115):      5.896      0.086     uTco  pixel_input:pi|pixel_writer:pw|pixel_capture_reset
    Info (332115):      5.896      0.000 RR  CELL  pi|pw|pixel_capture_reset|q
    Info (332115):      5.999      0.103 RR    IC  pi|pc|always0~0|datad
    Info (332115):      6.051      0.052 RF  CELL  pi|pc|always0~0|combout
    Info (332115):      6.469      0.418 FF    IC  pi|pc|data_out[5]|clrn
    Info (332115):      6.791      0.322 FR  CELL  pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      8.333      8.333           latch edge time
    Info (332115):      9.464      1.131  R        clock network delay
    Info (332115):      9.476      0.012           clock pessimism removed
    Info (332115):      9.406     -0.070           clock uncertainty
    Info (332115):      9.412      0.006     uTsu  pixel_input:pi|pixel_capture:pc|data_out[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.791
    Info (332115): Data Required Time :     9.412
    Info (332115): Slack              :     2.621 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.885
    Info (332115): -to_clock [get_clocks {clk_in}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.885 
    Info (332115): ===================================================================
    Info (332115): From Node    : vsync_filter:vf|vsync_out
    Info (332115): To Node      : pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): Launch Clock : clk_in
    Info (332115): Latch Clock  : clk_in
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.125      1.125  R        clock network delay
    Info (332115):      1.211      0.086     uTco  vsync_filter:vf|vsync_out
    Info (332115):      1.211      0.000 RR  CELL  vf|vsync_out|q
    Info (332115):      1.576      0.365 RR    IC  pi|pc|always0~0|datab
    Info (332115):      1.707      0.131 RF  CELL  pi|pc|always0~0|combout
    Info (332115):      1.809      0.102 FF    IC  pi|pc|addr_out[0]|clrn
    Info (332115):      2.114      0.305 FR  CELL  pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.170      1.170  R        clock network delay
    Info (332115):      1.158     -0.012           clock pessimism removed
    Info (332115):      1.158      0.000           clock uncertainty
    Info (332115):      1.229      0.071      uTh  pixel_input:pi|pixel_capture:pc|addr_out[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.114
    Info (332115): Data Required Time :     1.229
    Info (332115): Slack              :     0.885 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Sat Dec 29 13:32:59 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


