//Verilog generated by VPR  from post-place-and-route implementation
module fabric_clock_tree_design (
    input \clk1 ,
    input \clk2 ,
    input \clk3 ,
    input \clk4 ,
    input \clk5 ,
    input \clk6 ,
    input \t ,
    input \clr_n ,
    input \sel[0] ,
    input \sel[1] ,
    output \mux_out[0] ,
    output \mux_out[1] ,
    output \mux_out[4] ,
    output \mux_out[5] ,
    output \mux_out[7] ,
    output \mux_out[8] ,
    output \mux_out[9] ,
    output \mux_out[11] ,
    output \mux_out[12] ,
    output \mux_out[13] ,
    output \mux_out[16] ,
    output \mux_out[17] ,
    output \mux_out[3] ,
    output \mux_out[15] ,
    output \mux_out[19] ,
    output \mux_out[2] ,
    output \mux_out[6] ,
    output \mux_out[10] ,
    output \mux_out[14] ,
    output \mux_out[18] 
);

    //Wires
    wire \clk1_output_0_0 ;
    wire \clk2_output_0_0 ;
    wire \clk3_output_0_0 ;
    wire \clk4_output_0_0 ;
    wire \clk5_output_0_0 ;
    wire \clk6_output_0_0 ;
    wire \t_output_0_0 ;
    wire \clr_n_output_0_0 ;
    wire \sel[0]_output_0_0 ;
    wire \sel[1]_output_0_0 ;
    wire \lut_mux_out[0]_output_0_0 ;
    wire \lut_mux_out[1]_output_0_0 ;
    wire \lut_mux_out[2]_output_0_0 ;
    wire \lut_mux_out[3]_output_0_0 ;
    wire \lut_mux_out[4]_output_0_0 ;
    wire \lut_mux_out[5]_output_0_0 ;
    wire \lut_mux_out[6]_output_0_0 ;
    wire \lut_mux_out[7]_output_0_0 ;
    wire \lut_mux_out[8]_output_0_0 ;
    wire \lut_mux_out[9]_output_0_0 ;
    wire \lut_mux_out[10]_output_0_0 ;
    wire \lut_mux_out[11]_output_0_0 ;
    wire \lut_mux_out[12]_output_0_0 ;
    wire \lut_mux_out[13]_output_0_0 ;
    wire \lut_mux_out[14]_output_0_0 ;
    wire \lut_mux_out[15]_output_0_0 ;
    wire \lut_mux_out[16]_output_0_0 ;
    wire \lut_mux_out[17]_output_0_0 ;
    wire \lut_mux_out[18]_output_0_0 ;
    wire \lut_mux_out[19]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$1442$li0_li0_output_0_0 ;
    wire \dffre_I75.Q_output_0_0 ;
    wire \lut_$abc$1469$li0_li0_output_0_0 ;
    wire \dffre_I14.Q_output_0_0 ;
    wire \lut_$abc$1488$li0_li0_output_0_0 ;
    wire \dffre_I13.Q_output_0_0 ;
    wire \lut_$abc$1502$li0_li0_output_0_0 ;
    wire \dffre_I12.Q_output_0_0 ;
    wire \lut_$abc$1508$li0_li0_output_0_0 ;
    wire \dffre_I0.Q_output_0_0 ;
    wire \lut_$abc$1513$li0_li0_output_0_0 ;
    wire \dffre_I1.Q_output_0_0 ;
    wire \dffre_I0.Q_clock_0_0 ;
    wire \dffre_I1.Q_clock_0_0 ;
    wire \dffre_I12.Q_clock_0_0 ;
    wire \dffre_I13.Q_clock_0_0 ;
    wire \dffre_I14.Q_clock_0_0 ;
    wire \dffre_I75.Q_clock_0_0 ;
    wire \lut_$abc$1442$li0_li0_input_0_1 ;
    wire \lut_$abc$1469$li0_li0_input_0_2 ;
    wire \lut_$abc$1488$li0_li0_input_0_3 ;
    wire \lut_$abc$1502$li0_li0_input_0_3 ;
    wire \lut_$abc$1508$li0_li0_input_0_3 ;
    wire \lut_$abc$1513$li0_li0_input_0_3 ;
    wire \dffre_I75.Q_input_1_0 ;
    wire \dffre_I14.Q_input_1_0 ;
    wire \dffre_I13.Q_input_1_0 ;
    wire \dffre_I12.Q_input_1_0 ;
    wire \dffre_I0.Q_input_1_0 ;
    wire \dffre_I1.Q_input_1_0 ;
    wire \lut_mux_out[14]_input_0_0 ;
    wire \lut_mux_out[18]_input_0_2 ;
    wire \lut_mux_out[10]_input_0_4 ;
    wire \lut_mux_out[3]_input_0_3 ;
    wire \lut_mux_out[15]_input_0_3 ;
    wire \lut_mux_out[19]_input_0_4 ;
    wire \lut_mux_out[11]_input_0_4 ;
    wire \lut_mux_out[7]_input_0_4 ;
    wire \lut_mux_out[6]_input_0_0 ;
    wire \lut_mux_out[2]_input_0_2 ;
    wire \lut_mux_out[14]_input_0_4 ;
    wire \lut_mux_out[18]_input_0_4 ;
    wire \lut_mux_out[10]_input_0_0 ;
    wire \lut_mux_out[3]_input_0_2 ;
    wire \lut_mux_out[15]_input_0_2 ;
    wire \lut_mux_out[19]_input_0_0 ;
    wire \lut_mux_out[11]_input_0_0 ;
    wire \lut_mux_out[7]_input_0_2 ;
    wire \lut_mux_out[6]_input_0_3 ;
    wire \lut_mux_out[2]_input_0_1 ;
    wire \mux_out[0]_input_0_0 ;
    wire \mux_out[1]_input_0_0 ;
    wire \lut_mux_out[0]_input_0_3 ;
    wire \lut_mux_out[1]_input_0_3 ;
    wire \mux_out[2]_input_0_0 ;
    wire \mux_out[3]_input_0_0 ;
    wire \mux_out[4]_input_0_0 ;
    wire \mux_out[5]_input_0_0 ;
    wire \lut_mux_out[5]_input_0_1 ;
    wire \lut_mux_out[4]_input_0_1 ;
    wire \mux_out[6]_input_0_0 ;
    wire \mux_out[7]_input_0_0 ;
    wire \mux_out[8]_input_0_0 ;
    wire \mux_out[9]_input_0_0 ;
    wire \lut_mux_out[8]_input_0_2 ;
    wire \lut_mux_out[9]_input_0_2 ;
    wire \mux_out[10]_input_0_0 ;
    wire \mux_out[11]_input_0_0 ;
    wire \mux_out[12]_input_0_0 ;
    wire \mux_out[13]_input_0_0 ;
    wire \lut_mux_out[12]_input_0_0 ;
    wire \lut_mux_out[13]_input_0_0 ;
    wire \mux_out[14]_input_0_0 ;
    wire \mux_out[15]_input_0_0 ;
    wire \mux_out[16]_input_0_0 ;
    wire \mux_out[17]_input_0_0 ;
    wire \lut_mux_out[16]_input_0_1 ;
    wire \lut_mux_out[17]_input_0_1 ;
    wire \mux_out[18]_input_0_0 ;
    wire \mux_out[19]_input_0_0 ;
    wire \dffre_I75.Q_input_2_0 ;
    wire \dffre_I14.Q_input_2_0 ;
    wire \dffre_I13.Q_input_2_0 ;
    wire \dffre_I12.Q_input_2_0 ;
    wire \dffre_I0.Q_input_2_0 ;
    wire \dffre_I1.Q_input_2_0 ;
    wire \dffre_I75.Q_input_0_0 ;
    wire \lut_mux_out[3]_input_0_4 ;
    wire \lut_mux_out[15]_input_0_4 ;
    wire \lut_mux_out[19]_input_0_2 ;
    wire \lut_mux_out[11]_input_0_2 ;
    wire \lut_mux_out[7]_input_0_0 ;
    wire \lut_$abc$1442$li0_li0_input_0_0 ;
    wire \dffre_I14.Q_input_0_0 ;
    wire \lut_mux_out[18]_input_0_3 ;
    wire \lut_mux_out[19]_input_0_3 ;
    wire \lut_$abc$1469$li0_li0_input_0_1 ;
    wire \dffre_I13.Q_input_0_0 ;
    wire \lut_mux_out[14]_input_0_2 ;
    wire \lut_mux_out[15]_input_0_0 ;
    wire \lut_$abc$1488$li0_li0_input_0_0 ;
    wire \dffre_I12.Q_input_0_0 ;
    wire \lut_mux_out[10]_input_0_3 ;
    wire \lut_mux_out[11]_input_0_1 ;
    wire \lut_$abc$1502$li0_li0_input_0_0 ;
    wire \dffre_I0.Q_input_0_0 ;
    wire \lut_mux_out[3]_input_0_1 ;
    wire \lut_mux_out[2]_input_0_0 ;
    wire \lut_$abc$1508$li0_li0_input_0_0 ;
    wire \dffre_I1.Q_input_0_0 ;
    wire \lut_mux_out[7]_input_0_3 ;
    wire \lut_mux_out[6]_input_0_4 ;
    wire \lut_$abc$1513$li0_li0_input_0_0 ;

    //IO assignments
    assign \mux_out[0]  = \mux_out[0]_input_0_0 ;
    assign \mux_out[1]  = \mux_out[1]_input_0_0 ;
    assign \mux_out[4]  = \mux_out[4]_input_0_0 ;
    assign \mux_out[5]  = \mux_out[5]_input_0_0 ;
    assign \mux_out[7]  = \mux_out[7]_input_0_0 ;
    assign \mux_out[8]  = \mux_out[8]_input_0_0 ;
    assign \mux_out[9]  = \mux_out[9]_input_0_0 ;
    assign \mux_out[11]  = \mux_out[11]_input_0_0 ;
    assign \mux_out[12]  = \mux_out[12]_input_0_0 ;
    assign \mux_out[13]  = \mux_out[13]_input_0_0 ;
    assign \mux_out[16]  = \mux_out[16]_input_0_0 ;
    assign \mux_out[17]  = \mux_out[17]_input_0_0 ;
    assign \mux_out[3]  = \mux_out[3]_input_0_0 ;
    assign \mux_out[15]  = \mux_out[15]_input_0_0 ;
    assign \mux_out[19]  = \mux_out[19]_input_0_0 ;
    assign \mux_out[2]  = \mux_out[2]_input_0_0 ;
    assign \mux_out[6]  = \mux_out[6]_input_0_0 ;
    assign \mux_out[10]  = \mux_out[10]_input_0_0 ;
    assign \mux_out[14]  = \mux_out[14]_input_0_0 ;
    assign \mux_out[18]  = \mux_out[18]_input_0_0 ;
    assign \clk1_output_0_0  = \clk1 ;
    assign \clk2_output_0_0  = \clk2 ;
    assign \clk3_output_0_0  = \clk3 ;
    assign \clk4_output_0_0  = \clk4 ;
    assign \clk5_output_0_0  = \clk5 ;
    assign \clk6_output_0_0  = \clk6 ;
    assign \t_output_0_0  = \t ;
    assign \clr_n_output_0_0  = \clr_n ;
    assign \sel[0]_output_0_0  = \sel[0] ;
    assign \sel[1]_output_0_0  = \sel[1] ;

    //Interconnect
    fpga_interconnect \routing_segment_clk1_output_0_0_to_dffre_I0.Q_clock_0_0  (
        .datain(\clk1_output_0_0 ),
        .dataout(\dffre_I0.Q_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk2_output_0_0_to_dffre_I1.Q_clock_0_0  (
        .datain(\clk2_output_0_0 ),
        .dataout(\dffre_I1.Q_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk3_output_0_0_to_dffre_I12.Q_clock_0_0  (
        .datain(\clk3_output_0_0 ),
        .dataout(\dffre_I12.Q_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk4_output_0_0_to_dffre_I13.Q_clock_0_0  (
        .datain(\clk4_output_0_0 ),
        .dataout(\dffre_I13.Q_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk5_output_0_0_to_dffre_I14.Q_clock_0_0  (
        .datain(\clk5_output_0_0 ),
        .dataout(\dffre_I14.Q_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk6_output_0_0_to_dffre_I75.Q_clock_0_0  (
        .datain(\clk6_output_0_0 ),
        .dataout(\dffre_I75.Q_clock_0_0 )
    );

    fpga_interconnect \routing_segment_t_output_0_0_to_lut_$abc$1442$li0_li0_input_0_1  (
        .datain(\t_output_0_0 ),
        .dataout(\lut_$abc$1442$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_t_output_0_0_to_lut_$abc$1469$li0_li0_input_0_2  (
        .datain(\t_output_0_0 ),
        .dataout(\lut_$abc$1469$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_t_output_0_0_to_lut_$abc$1488$li0_li0_input_0_3  (
        .datain(\t_output_0_0 ),
        .dataout(\lut_$abc$1488$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_t_output_0_0_to_lut_$abc$1502$li0_li0_input_0_3  (
        .datain(\t_output_0_0 ),
        .dataout(\lut_$abc$1502$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_t_output_0_0_to_lut_$abc$1508$li0_li0_input_0_3  (
        .datain(\t_output_0_0 ),
        .dataout(\lut_$abc$1508$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_t_output_0_0_to_lut_$abc$1513$li0_li0_input_0_3  (
        .datain(\t_output_0_0 ),
        .dataout(\lut_$abc$1513$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_clr_n_output_0_0_to_dffre_I75.Q_input_1_0  (
        .datain(\clr_n_output_0_0 ),
        .dataout(\dffre_I75.Q_input_1_0 )
    );

    fpga_interconnect \routing_segment_clr_n_output_0_0_to_dffre_I14.Q_input_1_0  (
        .datain(\clr_n_output_0_0 ),
        .dataout(\dffre_I14.Q_input_1_0 )
    );

    fpga_interconnect \routing_segment_clr_n_output_0_0_to_dffre_I13.Q_input_1_0  (
        .datain(\clr_n_output_0_0 ),
        .dataout(\dffre_I13.Q_input_1_0 )
    );

    fpga_interconnect \routing_segment_clr_n_output_0_0_to_dffre_I12.Q_input_1_0  (
        .datain(\clr_n_output_0_0 ),
        .dataout(\dffre_I12.Q_input_1_0 )
    );

    fpga_interconnect \routing_segment_clr_n_output_0_0_to_dffre_I0.Q_input_1_0  (
        .datain(\clr_n_output_0_0 ),
        .dataout(\dffre_I0.Q_input_1_0 )
    );

    fpga_interconnect \routing_segment_clr_n_output_0_0_to_dffre_I1.Q_input_1_0  (
        .datain(\clr_n_output_0_0 ),
        .dataout(\dffre_I1.Q_input_1_0 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[14]_input_0_0  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[18]_input_0_2  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[18]_input_0_2 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[10]_input_0_4  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[10]_input_0_4 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[3]_input_0_3  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[15]_input_0_3  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[15]_input_0_3 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[19]_input_0_4  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[19]_input_0_4 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[11]_input_0_4  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[11]_input_0_4 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[7]_input_0_4  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[6]_input_0_0  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sel[0]_output_0_0_to_lut_mux_out[2]_input_0_2  (
        .datain(\sel[0]_output_0_0 ),
        .dataout(\lut_mux_out[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[14]_input_0_4  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[14]_input_0_4 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[18]_input_0_4  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[10]_input_0_0  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[3]_input_0_2  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[15]_input_0_2  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[15]_input_0_2 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[19]_input_0_0  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[11]_input_0_0  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[7]_input_0_2  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[6]_input_0_3  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_sel[1]_output_0_0_to_lut_mux_out[2]_input_0_1  (
        .datain(\sel[1]_output_0_0 ),
        .dataout(\lut_mux_out[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[0]_output_0_0_to_mux_out[0]_input_0_0  (
        .datain(\lut_mux_out[0]_output_0_0 ),
        .dataout(\mux_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[1]_output_0_0_to_mux_out[1]_input_0_0  (
        .datain(\lut_mux_out[1]_output_0_0 ),
        .dataout(\mux_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[2]_output_0_0_to_lut_mux_out[0]_input_0_3  (
        .datain(\lut_mux_out[2]_output_0_0 ),
        .dataout(\lut_mux_out[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[2]_output_0_0_to_lut_mux_out[1]_input_0_3  (
        .datain(\lut_mux_out[2]_output_0_0 ),
        .dataout(\lut_mux_out[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[2]_output_0_0_to_mux_out[2]_input_0_0  (
        .datain(\lut_mux_out[2]_output_0_0 ),
        .dataout(\mux_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[3]_output_0_0_to_mux_out[3]_input_0_0  (
        .datain(\lut_mux_out[3]_output_0_0 ),
        .dataout(\mux_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[4]_output_0_0_to_mux_out[4]_input_0_0  (
        .datain(\lut_mux_out[4]_output_0_0 ),
        .dataout(\mux_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[5]_output_0_0_to_mux_out[5]_input_0_0  (
        .datain(\lut_mux_out[5]_output_0_0 ),
        .dataout(\mux_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[6]_output_0_0_to_lut_mux_out[5]_input_0_1  (
        .datain(\lut_mux_out[6]_output_0_0 ),
        .dataout(\lut_mux_out[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[6]_output_0_0_to_lut_mux_out[4]_input_0_1  (
        .datain(\lut_mux_out[6]_output_0_0 ),
        .dataout(\lut_mux_out[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[6]_output_0_0_to_mux_out[6]_input_0_0  (
        .datain(\lut_mux_out[6]_output_0_0 ),
        .dataout(\mux_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[7]_output_0_0_to_mux_out[7]_input_0_0  (
        .datain(\lut_mux_out[7]_output_0_0 ),
        .dataout(\mux_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[8]_output_0_0_to_mux_out[8]_input_0_0  (
        .datain(\lut_mux_out[8]_output_0_0 ),
        .dataout(\mux_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[9]_output_0_0_to_mux_out[9]_input_0_0  (
        .datain(\lut_mux_out[9]_output_0_0 ),
        .dataout(\mux_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[10]_output_0_0_to_lut_mux_out[8]_input_0_2  (
        .datain(\lut_mux_out[10]_output_0_0 ),
        .dataout(\lut_mux_out[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[10]_output_0_0_to_lut_mux_out[9]_input_0_2  (
        .datain(\lut_mux_out[10]_output_0_0 ),
        .dataout(\lut_mux_out[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[10]_output_0_0_to_mux_out[10]_input_0_0  (
        .datain(\lut_mux_out[10]_output_0_0 ),
        .dataout(\mux_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[11]_output_0_0_to_mux_out[11]_input_0_0  (
        .datain(\lut_mux_out[11]_output_0_0 ),
        .dataout(\mux_out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[12]_output_0_0_to_mux_out[12]_input_0_0  (
        .datain(\lut_mux_out[12]_output_0_0 ),
        .dataout(\mux_out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[13]_output_0_0_to_mux_out[13]_input_0_0  (
        .datain(\lut_mux_out[13]_output_0_0 ),
        .dataout(\mux_out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[14]_output_0_0_to_lut_mux_out[12]_input_0_0  (
        .datain(\lut_mux_out[14]_output_0_0 ),
        .dataout(\lut_mux_out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[14]_output_0_0_to_lut_mux_out[13]_input_0_0  (
        .datain(\lut_mux_out[14]_output_0_0 ),
        .dataout(\lut_mux_out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[14]_output_0_0_to_mux_out[14]_input_0_0  (
        .datain(\lut_mux_out[14]_output_0_0 ),
        .dataout(\mux_out[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[15]_output_0_0_to_mux_out[15]_input_0_0  (
        .datain(\lut_mux_out[15]_output_0_0 ),
        .dataout(\mux_out[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[16]_output_0_0_to_mux_out[16]_input_0_0  (
        .datain(\lut_mux_out[16]_output_0_0 ),
        .dataout(\mux_out[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[17]_output_0_0_to_mux_out[17]_input_0_0  (
        .datain(\lut_mux_out[17]_output_0_0 ),
        .dataout(\mux_out[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[18]_output_0_0_to_lut_mux_out[16]_input_0_1  (
        .datain(\lut_mux_out[18]_output_0_0 ),
        .dataout(\lut_mux_out[16]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[18]_output_0_0_to_lut_mux_out[17]_input_0_1  (
        .datain(\lut_mux_out[18]_output_0_0 ),
        .dataout(\lut_mux_out[17]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[18]_output_0_0_to_mux_out[18]_input_0_0  (
        .datain(\lut_mux_out[18]_output_0_0 ),
        .dataout(\mux_out[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_mux_out[19]_output_0_0_to_mux_out[19]_input_0_0  (
        .datain(\lut_mux_out[19]_output_0_0 ),
        .dataout(\mux_out[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_I75.Q_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_I75.Q_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_I14.Q_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_I14.Q_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_I13.Q_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_I13.Q_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_I12.Q_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_I12.Q_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_I0.Q_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_I0.Q_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_I1.Q_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_I1.Q_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1442$li0_li0_output_0_0_to_dffre_I75.Q_input_0_0  (
        .datain(\lut_$abc$1442$li0_li0_output_0_0 ),
        .dataout(\dffre_I75.Q_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I75.Q_output_0_0_to_lut_mux_out[3]_input_0_4  (
        .datain(\dffre_I75.Q_output_0_0 ),
        .dataout(\lut_mux_out[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_I75.Q_output_0_0_to_lut_mux_out[15]_input_0_4  (
        .datain(\dffre_I75.Q_output_0_0 ),
        .dataout(\lut_mux_out[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_I75.Q_output_0_0_to_lut_mux_out[19]_input_0_2  (
        .datain(\dffre_I75.Q_output_0_0 ),
        .dataout(\lut_mux_out[19]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_I75.Q_output_0_0_to_lut_mux_out[11]_input_0_2  (
        .datain(\dffre_I75.Q_output_0_0 ),
        .dataout(\lut_mux_out[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_I75.Q_output_0_0_to_lut_mux_out[7]_input_0_0  (
        .datain(\dffre_I75.Q_output_0_0 ),
        .dataout(\lut_mux_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I75.Q_output_0_0_to_lut_$abc$1442$li0_li0_input_0_0  (
        .datain(\dffre_I75.Q_output_0_0 ),
        .dataout(\lut_$abc$1442$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1469$li0_li0_output_0_0_to_dffre_I14.Q_input_0_0  (
        .datain(\lut_$abc$1469$li0_li0_output_0_0 ),
        .dataout(\dffre_I14.Q_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I14.Q_output_0_0_to_lut_mux_out[18]_input_0_3  (
        .datain(\dffre_I14.Q_output_0_0 ),
        .dataout(\lut_mux_out[18]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_I14.Q_output_0_0_to_lut_mux_out[19]_input_0_3  (
        .datain(\dffre_I14.Q_output_0_0 ),
        .dataout(\lut_mux_out[19]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_I14.Q_output_0_0_to_lut_$abc$1469$li0_li0_input_0_1  (
        .datain(\dffre_I14.Q_output_0_0 ),
        .dataout(\lut_$abc$1469$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1488$li0_li0_output_0_0_to_dffre_I13.Q_input_0_0  (
        .datain(\lut_$abc$1488$li0_li0_output_0_0 ),
        .dataout(\dffre_I13.Q_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I13.Q_output_0_0_to_lut_mux_out[14]_input_0_2  (
        .datain(\dffre_I13.Q_output_0_0 ),
        .dataout(\lut_mux_out[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_I13.Q_output_0_0_to_lut_mux_out[15]_input_0_0  (
        .datain(\dffre_I13.Q_output_0_0 ),
        .dataout(\lut_mux_out[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I13.Q_output_0_0_to_lut_$abc$1488$li0_li0_input_0_0  (
        .datain(\dffre_I13.Q_output_0_0 ),
        .dataout(\lut_$abc$1488$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1502$li0_li0_output_0_0_to_dffre_I12.Q_input_0_0  (
        .datain(\lut_$abc$1502$li0_li0_output_0_0 ),
        .dataout(\dffre_I12.Q_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I12.Q_output_0_0_to_lut_mux_out[10]_input_0_3  (
        .datain(\dffre_I12.Q_output_0_0 ),
        .dataout(\lut_mux_out[10]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_I12.Q_output_0_0_to_lut_mux_out[11]_input_0_1  (
        .datain(\dffre_I12.Q_output_0_0 ),
        .dataout(\lut_mux_out[11]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_I12.Q_output_0_0_to_lut_$abc$1502$li0_li0_input_0_0  (
        .datain(\dffre_I12.Q_output_0_0 ),
        .dataout(\lut_$abc$1502$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1508$li0_li0_output_0_0_to_dffre_I0.Q_input_0_0  (
        .datain(\lut_$abc$1508$li0_li0_output_0_0 ),
        .dataout(\dffre_I0.Q_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I0.Q_output_0_0_to_lut_mux_out[3]_input_0_1  (
        .datain(\dffre_I0.Q_output_0_0 ),
        .dataout(\lut_mux_out[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_I0.Q_output_0_0_to_lut_mux_out[2]_input_0_0  (
        .datain(\dffre_I0.Q_output_0_0 ),
        .dataout(\lut_mux_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I0.Q_output_0_0_to_lut_$abc$1508$li0_li0_input_0_0  (
        .datain(\dffre_I0.Q_output_0_0 ),
        .dataout(\lut_$abc$1508$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$1513$li0_li0_output_0_0_to_dffre_I1.Q_input_0_0  (
        .datain(\lut_$abc$1513$li0_li0_output_0_0 ),
        .dataout(\dffre_I1.Q_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_I1.Q_output_0_0_to_lut_mux_out[7]_input_0_3  (
        .datain(\dffre_I1.Q_output_0_0 ),
        .dataout(\lut_mux_out[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_I1.Q_output_0_0_to_lut_mux_out[6]_input_0_4  (
        .datain(\dffre_I1.Q_output_0_0 ),
        .dataout(\lut_mux_out[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_I1.Q_output_0_0_to_lut_$abc$1513$li0_li0_input_0_0  (
        .datain(\dffre_I1.Q_output_0_0 ),
        .dataout(\lut_$abc$1513$li0_li0_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000100000)
    ) \lut_mux_out[14]  (
        .in({
            \lut_mux_out[14]_input_0_4 ,
            1'b0,
            \lut_mux_out[14]_input_0_2 ,
            1'b0,
            \lut_mux_out[14]_input_0_0 
         }),
        .out(\lut_mux_out[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_mux_out[16]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_mux_out[16]_input_0_1 ,
            1'b0
         }),
        .out(\lut_mux_out[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_mux_out[17]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_mux_out[17]_input_0_1 ,
            1'b0
         }),
        .out(\lut_mux_out[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000001000000000000)
    ) \lut_mux_out[18]  (
        .in({
            \lut_mux_out[18]_input_0_4 ,
            \lut_mux_out[18]_input_0_3 ,
            \lut_mux_out[18]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_mux_out[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_mux_out[8]  (
        .in({
            1'b0,
            1'b0,
            \lut_mux_out[8]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_mux_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_mux_out[9]  (
        .in({
            1'b0,
            1'b0,
            \lut_mux_out[9]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_mux_out[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000001000000000)
    ) \lut_mux_out[10]  (
        .in({
            \lut_mux_out[10]_input_0_4 ,
            \lut_mux_out[10]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_mux_out[10]_input_0_0 
         }),
        .out(\lut_mux_out[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100010100010000000001000100)
    ) \lut_mux_out[3]  (
        .in({
            \lut_mux_out[3]_input_0_4 ,
            \lut_mux_out[3]_input_0_3 ,
            \lut_mux_out[3]_input_0_2 ,
            \lut_mux_out[3]_input_0_1 ,
            1'b0
         }),
        .out(\lut_mux_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010001100010000000000100010)
    ) \lut_mux_out[15]  (
        .in({
            \lut_mux_out[15]_input_0_4 ,
            \lut_mux_out[15]_input_0_3 ,
            \lut_mux_out[15]_input_0_2 ,
            1'b0,
            \lut_mux_out[15]_input_0_0 
         }),
        .out(\lut_mux_out[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000000010001100110000)
    ) \lut_mux_out[19]  (
        .in({
            \lut_mux_out[19]_input_0_4 ,
            \lut_mux_out[19]_input_0_3 ,
            \lut_mux_out[19]_input_0_2 ,
            1'b0,
            \lut_mux_out[19]_input_0_0 
         }),
        .out(\lut_mux_out[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000000000000010111100)
    ) \lut_mux_out[11]  (
        .in({
            \lut_mux_out[11]_input_0_4 ,
            1'b0,
            \lut_mux_out[11]_input_0_2 ,
            \lut_mux_out[11]_input_0_1 ,
            \lut_mux_out[11]_input_0_0 
         }),
        .out(\lut_mux_out[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_mux_out[12]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_mux_out[12]_input_0_0 
         }),
        .out(\lut_mux_out[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_mux_out[13]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_mux_out[13]_input_0_0 
         }),
        .out(\lut_mux_out[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000011000100100010)
    ) \lut_mux_out[7]  (
        .in({
            \lut_mux_out[7]_input_0_4 ,
            \lut_mux_out[7]_input_0_3 ,
            \lut_mux_out[7]_input_0_2 ,
            1'b0,
            \lut_mux_out[7]_input_0_0 
         }),
        .out(\lut_mux_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000110)
    ) \lut_$abc$1442$li0_li0  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$1442$li0_li0_input_0_1 ,
            \lut_$abc$1442$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$1442$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_I75.Q  (
        .C(\dffre_I75.Q_clock_0_0 ),
        .D(\dffre_I75.Q_input_0_0 ),
        .E(\dffre_I75.Q_input_2_0 ),
        .R(\dffre_I75.Q_input_1_0 ),
        .Q(\dffre_I75.Q_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$abc$1469$li0_li0  (
        .in({
            1'b0,
            1'b0,
            \lut_$abc$1469$li0_li0_input_0_2 ,
            \lut_$abc$1469$li0_li0_input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$1469$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_I14.Q  (
        .C(\dffre_I14.Q_clock_0_0 ),
        .D(\dffre_I14.Q_input_0_0 ),
        .E(\dffre_I14.Q_input_2_0 ),
        .R(\dffre_I14.Q_input_1_0 ),
        .Q(\dffre_I14.Q_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000100000000000000000)
    ) \lut_mux_out[6]  (
        .in({
            \lut_mux_out[6]_input_0_4 ,
            \lut_mux_out[6]_input_0_3 ,
            1'b0,
            1'b0,
            \lut_mux_out[6]_input_0_0 
         }),
        .out(\lut_mux_out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_mux_out[0]  (
        .in({
            1'b0,
            \lut_mux_out[0]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_mux_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_mux_out[5]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_mux_out[5]_input_0_1 ,
            1'b0
         }),
        .out(\lut_mux_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_mux_out[4]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_mux_out[4]_input_0_1 ,
            1'b0
         }),
        .out(\lut_mux_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000101000)
    ) \lut_mux_out[2]  (
        .in({
            1'b0,
            1'b0,
            \lut_mux_out[2]_input_0_2 ,
            \lut_mux_out[2]_input_0_1 ,
            \lut_mux_out[2]_input_0_0 
         }),
        .out(\lut_mux_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_mux_out[1]  (
        .in({
            1'b0,
            \lut_mux_out[1]_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_mux_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$abc$1488$li0_li0  (
        .in({
            1'b0,
            \lut_$abc$1488$li0_li0_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1488$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$1488$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_I13.Q  (
        .C(\dffre_I13.Q_clock_0_0 ),
        .D(\dffre_I13.Q_input_0_0 ),
        .E(\dffre_I13.Q_input_2_0 ),
        .R(\dffre_I13.Q_input_1_0 ),
        .Q(\dffre_I13.Q_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$abc$1502$li0_li0  (
        .in({
            1'b0,
            \lut_$abc$1502$li0_li0_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1502$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$1502$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_I12.Q  (
        .C(\dffre_I12.Q_clock_0_0 ),
        .D(\dffre_I12.Q_input_0_0 ),
        .E(\dffre_I12.Q_input_2_0 ),
        .R(\dffre_I12.Q_input_1_0 ),
        .Q(\dffre_I12.Q_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$abc$1508$li0_li0  (
        .in({
            1'b0,
            \lut_$abc$1508$li0_li0_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1508$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$1508$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_I0.Q  (
        .C(\dffre_I0.Q_clock_0_0 ),
        .D(\dffre_I0.Q_input_0_0 ),
        .E(\dffre_I0.Q_input_2_0 ),
        .R(\dffre_I0.Q_input_1_0 ),
        .Q(\dffre_I0.Q_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000010)
    ) \lut_$abc$1513$li0_li0  (
        .in({
            1'b0,
            \lut_$abc$1513$li0_li0_input_0_3 ,
            1'b0,
            1'b0,
            \lut_$abc$1513$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$1513$li0_li0_output_0_0 )
    );

    DFFRE #(
    ) \dffre_I1.Q  (
        .C(\dffre_I1.Q_clock_0_0 ),
        .D(\dffre_I1.Q_input_0_0 ),
        .E(\dffre_I1.Q_input_2_0 ),
        .R(\dffre_I1.Q_input_1_0 ),
        .Q(\dffre_I1.Q_output_0_0 )
    );


endmodule
