--------------- Build Started: 01/16/2024 12:08:04 Project: Design02, Configuration: ARM GCC 5.4-2016-q2-update Release ---------------
cydsfit.exe -.appdatapath "C:\Users\mgnocco\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mgnocco\Documents\Git\PSoC5\IMU_SpeedTest\LSM6DSRX_SpeedTest\Design02.cydsn\Design02.cyprj -d CY8C5888LTI-LP097 -s C:\Users\mgnocco\Documents\Git\PSoC5\IMU_SpeedTest\LSM6DSRX_SpeedTest\Design02.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (SPI_IMU_IntClock's accuracy range '12 MHz +/- 1%, (11.88 MHz - 12.12 MHz)' is not within the specified tolerance range '10 MHz +/- 5%, (9.5 MHz - 10.5 MHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SPI_Master_v2_50\SPI_Master_v2_50.cysch (Instance:IntClock)
 * C:\Users\mgnocco\Documents\Git\PSoC5\IMU_SpeedTest\LSM6DSRX_SpeedTest\Design02.cydsn\Design02.cydwr (SPI_IMU_IntClock)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Release/cyfitter_cfg.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os -c Generated_Source\PSoC5\cyfitter_cfg.c -o .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Release/cymetadata.lst -g -D NDEBUG -D CY_CORE_ID=0 -Wall -ffunction-sections -ffat-lto-objects -Os -c Generated_Source\PSoC5\cymetadata.c -o .\CortexM3\ARM_GCC_541\Release\cymetadata.o
arm-none-eabi-ar.exe -rs .\CortexM3\ARM_GCC_541\Release\Design02.a .\CortexM3\ARM_GCC_541\Release\SCLK.o .\CortexM3\ARM_GCC_541\Release\SPI_IMU.o .\CortexM3\ARM_GCC_541\Release\SPI_IMU_PM.o .\CortexM3\ARM_GCC_541\Release\SPI_IMU_INT.o .\CortexM3\ARM_GCC_541\Release\CyDmac.o .\CortexM3\ARM_GCC_541\Release\CyFlash.o .\CortexM3\ARM_GCC_541\Release\CyLib.o .\CortexM3\ARM_GCC_541\Release\cyPm.o .\CortexM3\ARM_GCC_541\Release\CySpc.o .\CortexM3\ARM_GCC_541\Release\cyutils.o .\CortexM3\ARM_GCC_541\Release\cy_em_eeprom.o .\CortexM3\ARM_GCC_541\Release\PACER_TIMER.o .\CortexM3\ARM_GCC_541\Release\PACER_TIMER_PM.o .\CortexM3\ARM_GCC_541\Release\RESET_FF.o .\CortexM3\ARM_GCC_541\Release\RESET_FF_PM.o .\CortexM3\ARM_GCC_541\Release\FF_STATUS.o .\CortexM3\ARM_GCC_541\Release\Control_Reg_1.o .\CortexM3\ARM_GCC_541\Release\Control_Reg_1_PM.o .\CortexM3\ARM_GCC_541\Release\UART.o .\CortexM3\ARM_GCC_541\Release\UART_PM.o .\CortexM3\ARM_GCC_541\Release\UART_INT.o .\CortexM3\ARM_GCC_541\Release\UART_BOOT.o .\CortexM3\ARM_GCC_541\Release\UART_IntClock.o .\CortexM3\ARM_GCC_541\Release\MOSI_SDA.o .\CortexM3\ARM_GCC_541\Release\MISO_SDO.o .\CortexM3\ARM_GCC_541\Release\MY_TIMER.o .\CortexM3\ARM_GCC_541\Release\MY_TIMER_PM.o .\CortexM3\ARM_GCC_541\Release\MY_TIMER_REG.o .\CortexM3\ARM_GCC_541\Release\MY_TIMER_REG_PM.o .\CortexM3\ARM_GCC_541\Release\timer_clock.o .\CortexM3\ARM_GCC_541\Release\ChipSelect_1.o .\CortexM3\ARM_GCC_541\Release\ChipSelect_2.o .\CortexM3\ARM_GCC_541\Release\SPI_IMU_IntClock.o .\CortexM3\ARM_GCC_541\Release\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM3\ARM_GCC_541\Release\Design02.a
arm-none-eabi-gcc.exe -Wl,--start-group -o C:\Users\mgnocco\Documents\Git\PSoC5\IMU_SpeedTest\LSM6DSRX_SpeedTest\Design02.cydsn\CortexM3\ARM_GCC_541\Release\Design02.elf .\CortexM3\ARM_GCC_541\Release\main.o .\CortexM3\ARM_GCC_541\Release\source01.o .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o .\CortexM3\ARM_GCC_541\Release\cymetadata.o .\CortexM3\ARM_GCC_541\Release\Cm3Start.o .\CortexM3\ARM_GCC_541\Release\Design02.a "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Release\CyComponentLibrary.a" -mcpu=cortex-m3 -mthumb -L Generated_Source\PSoC5 -Wl,-Map,.\CortexM3\ARM_GCC_541\Release/Design02.map -T Generated_Source\PSoC5\cm3gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Os -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C C:\Users\mgnocco\Documents\Git\PSoC5\IMU_SpeedTest\LSM6DSRX_SpeedTest\Design02.cydsn\CortexM3\ARM_GCC_541\Release\Design02.elf --flash_row_size 256 --flash_size 262144 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S C:\Users\mgnocco\Documents\Git\PSoC5\IMU_SpeedTest\LSM6DSRX_SpeedTest\Design02.cydsn\CortexM3\ARM_GCC_541\Release\Design02.elf
Flash used: 3128 of 262144 bytes (1,2%).
SRAM used: 2985 of 65536 bytes (4,6%). Stack: 2048 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 01/16/2024 12:08:15 ---------------
