# Image-and-Video-Processing-using-FPGA

In this scenario, I used High Level Synthesis [HLS] to implement the algorithm, simulate it with source images, and generate and extract IP from the HLS. The HLS IP is combined with the required video processing chain and deployed on an FPGA device.
