--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml exram.twx exram.ncd -o exram.twr exram.pcf

Design file:              exram.ncd
Physical constraint file: exram.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Di2<0>      |    3.522(R)|      SLOW  |   -1.484(R)|      FAST  |clk_BUFGP         |   0.000|
Di2<1>      |    2.999(R)|      SLOW  |   -1.130(R)|      FAST  |clk_BUFGP         |   0.000|
Di2<2>      |    3.300(R)|      SLOW  |   -1.359(R)|      FAST  |clk_BUFGP         |   0.000|
Di2<3>      |    2.231(R)|      SLOW  |   -0.705(R)|      FAST  |clk_BUFGP         |   0.000|
Di2<4>      |    2.609(R)|      SLOW  |   -0.916(R)|      FAST  |clk_BUFGP         |   0.000|
Di2<5>      |    1.988(R)|      SLOW  |   -0.541(R)|      SLOW  |clk_BUFGP         |   0.000|
Di2<6>      |    2.855(R)|      SLOW  |   -1.073(R)|      FAST  |clk_BUFGP         |   0.000|
Di2<7>      |    2.264(R)|      SLOW  |   -0.806(R)|      SLOW  |clk_BUFGP         |   0.000|
mem2        |    2.325(R)|      SLOW  |   -0.757(R)|      SLOW  |clk_BUFGP         |   0.000|
rw          |    1.157(R)|      SLOW  |    0.364(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_data<0>|    2.536(R)|      SLOW  |   -0.948(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<1>|    2.730(R)|      SLOW  |   -0.969(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<2>|    2.482(R)|      SLOW  |   -0.859(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<3>|    2.715(R)|      SLOW  |   -0.948(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<4>|    2.106(R)|      SLOW  |   -0.614(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<5>|    2.071(R)|      SLOW  |   -0.543(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<6>|    1.857(R)|      SLOW  |   -0.403(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_data<7>|    2.016(R)|      SLOW  |   -0.498(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock AD2 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
sram_addr<0>|        12.794(R)|      SLOW  |         5.663(R)|      FAST  |AD2_BUFGP         |   0.000|
sram_addr<1>|        12.978(R)|      SLOW  |         5.761(R)|      FAST  |AD2_BUFGP         |   0.000|
sram_addr<2>|        13.031(R)|      SLOW  |         5.819(R)|      FAST  |AD2_BUFGP         |   0.000|
sram_addr<3>|        12.794(R)|      SLOW  |         5.663(R)|      FAST  |AD2_BUFGP         |   0.000|
sram_addr<4>|        13.038(R)|      SLOW  |         5.801(R)|      FAST  |AD2_BUFGP         |   0.000|
sram_addr<5>|        12.792(R)|      SLOW  |         5.661(R)|      FAST  |AD2_BUFGP         |   0.000|
sram_addr<6>|        13.467(R)|      SLOW  |         6.030(R)|      FAST  |AD2_BUFGP         |   0.000|
sram_addr<7>|        13.458(R)|      SLOW  |         6.020(R)|      FAST  |AD2_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
RWMEMLED2<0>|        10.501(R)|      SLOW  |         4.963(R)|      FAST  |clk_BUFGP         |   0.000|
RWMEMLED2<1>|         9.657(R)|      SLOW  |         4.265(R)|      FAST  |clk_BUFGP         |   0.000|
led2<0>     |        11.684(R)|      SLOW  |         5.444(R)|      FAST  |clk_BUFGP         |   0.000|
led2<1>     |        11.633(R)|      SLOW  |         5.418(R)|      FAST  |clk_BUFGP         |   0.000|
led2<2>     |        11.633(R)|      SLOW  |         5.418(R)|      FAST  |clk_BUFGP         |   0.000|
led2<3>     |        11.398(R)|      SLOW  |         5.197(R)|      FAST  |clk_BUFGP         |   0.000|
led2<4>     |        11.800(R)|      SLOW  |         5.456(R)|      FAST  |clk_BUFGP         |   0.000|
led2<5>     |        11.734(R)|      SLOW  |         5.431(R)|      FAST  |clk_BUFGP         |   0.000|
led2<6>     |        11.355(R)|      SLOW  |         5.234(R)|      FAST  |clk_BUFGP         |   0.000|
led2<7>     |        10.976(R)|      SLOW  |         4.962(R)|      FAST  |clk_BUFGP         |   0.000|
sram_Ce     |        10.196(R)|      SLOW  |         4.286(R)|      FAST  |clk_BUFGP         |   0.000|
sram_OE     |        10.287(R)|      SLOW  |         4.214(R)|      FAST  |clk_BUFGP         |   0.000|
sram_WE     |        10.800(R)|      SLOW  |         4.580(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<0>|         9.607(R)|      SLOW  |         3.694(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<1>|         9.617(R)|      SLOW  |         3.609(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<2>|         9.599(R)|      SLOW  |         3.730(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<3>|         9.474(R)|      SLOW  |         3.730(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<4>|         9.785(R)|      SLOW  |         3.518(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<5>|         9.581(R)|      SLOW  |         3.424(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<6>|         9.716(R)|      SLOW  |         3.554(R)|      FAST  |clk_BUFGP         |   0.000|
sram_data<7>|         9.711(R)|      SLOW  |         3.554(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock AD2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD2            |    1.826|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.401|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 10 14:16:03 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



