{
  "Top": "fmm_reduce_kernel",
  "RtlTop": "fmm_reduce_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "fmm_reduce_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a200t",
    "Package": "-fbg676",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_dram": {
      "index": "0",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "A_dram_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "A_dram_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "t_capacity": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "t_capacity",
          "usage": "data",
          "direction": "in"
        }]
    },
    "k1": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "k1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "k2": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "k2",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_export -format=rtl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fmm_reduce_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fmm_reduce_kernel",
    "Version": "1.0",
    "DisplayName": "Fmm_reduce_kernel",
    "Revision": "2114495282",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fmm_reduce_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/gp.cpp"],
    "TestBench": ["..\/..\/tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fmm_reduce_kernel_compute_greedy_potential_score.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_compute_pp_nn.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_control_r_s_axi.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_control_s_axi.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_find_best_move.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_gmem_m_axi.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_load_matrix_from_dram.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_31ns_31ns_62_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_32ns_32ns_63_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_sparsemux_9_2_32_1_1_x.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_store_matrix_to_dram.vhd",
      "impl\/vhdl\/fmm_reduce_kernel_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.vhd",
      "impl\/vhdl\/fmm_reduce_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fmm_reduce_kernel_compute_greedy_potential_score.v",
      "impl\/verilog\/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.v",
      "impl\/verilog\/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.v",
      "impl\/verilog\/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.v",
      "impl\/verilog\/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.v",
      "impl\/verilog\/fmm_reduce_kernel_compute_pp_nn.v",
      "impl\/verilog\/fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1.v",
      "impl\/verilog\/fmm_reduce_kernel_control_r_s_axi.v",
      "impl\/verilog\/fmm_reduce_kernel_control_s_axi.v",
      "impl\/verilog\/fmm_reduce_kernel_find_best_move.v",
      "impl\/verilog\/fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fmm_reduce_kernel_gmem_m_axi.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce.v",
      "impl\/verilog\/fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.v",
      "impl\/verilog\/fmm_reduce_kernel_load_matrix_from_dram.v",
      "impl\/verilog\/fmm_reduce_kernel_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.v",
      "impl\/verilog\/fmm_reduce_kernel_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.v",
      "impl\/verilog\/fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W.dat",
      "impl\/verilog\/fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_31ns_31ns_62_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_32ns_32ns_63_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/fmm_reduce_kernel_sparsemux_9_2_32_1_1_x.v",
      "impl\/verilog\/fmm_reduce_kernel_store_matrix_to_dram.v",
      "impl\/verilog\/fmm_reduce_kernel_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.v",
      "impl\/verilog\/fmm_reduce_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/data\/fmm_reduce_kernel.mdd",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/data\/fmm_reduce_kernel.tcl",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/data\/fmm_reduce_kernel.yaml",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel.c",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel.h",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel_hw.h",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel_linux.c",
      "impl\/misc\/drivers\/fmm_reduce_kernel_v1_0\/src\/xfmm_reduce_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fmm_reduce_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "t_capacity",
          "access": "W",
          "description": "Data signal of t_capacity",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "t_capacity",
              "access": "W",
              "description": "Bit 31 to 0 of t_capacity"
            }]
        },
        {
          "offset": "0x28",
          "name": "k1",
          "access": "W",
          "description": "Data signal of k1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k1",
              "access": "W",
              "description": "Bit 31 to 0 of k1"
            }]
        },
        {
          "offset": "0x30",
          "name": "k2",
          "access": "W",
          "description": "Data signal of k2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k2",
              "access": "W",
              "description": "Bit 31 to 0 of k2"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "cols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "t_capacity"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "k1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "k2"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "A_dram_1",
          "access": "W",
          "description": "Data signal of A_dram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_dram",
              "access": "W",
              "description": "Bit 31 to 0 of A_dram"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_dram_2",
          "access": "W",
          "description": "Data signal of A_dram",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_dram",
              "access": "W",
              "description": "Bit 63 to 32 of A_dram"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_dram"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_dram"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_dram"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fmm_reduce_kernel",
      "BindInstances": "M_e_0_U M_e_1_U M_e_2_U M_e_3_U control_s_axi_U control_r_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "load_matrix_from_dram",
          "InstanceName": "grp_load_matrix_from_dram_fu_136",
          "BindInstances": "icmp_ln45_fu_164_p2 M_t_capacity icmp_ln56_fu_184_p2 cmp223_fu_190_p2 mul_32ns_32ns_63_1_1_U14 select_ln56_fu_204_p3 empty_39_fu_210_p3 smax_fu_217_p3 smax2_fu_223_p3 mul_31ns_31ns_62_1_1_U13",
          "Instances": [
            {
              "ModuleName": "load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2",
              "InstanceName": "grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_106",
              "BindInstances": "icmp_ln49_fu_154_p2 add_ln49_1_fu_160_p2 add_ln49_fu_172_p2 icmp_ln51_fu_178_p2 select_ln49_fu_184_p3 select_ln49_1_fu_192_p3 add_ln51_fu_260_p2"
            },
            {
              "ModuleName": "load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4",
              "InstanceName": "grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_118",
              "BindInstances": "icmp_ln57_fu_214_p2 icmp_ln56_fu_191_p2 add_ln56_1_fu_196_p2 add_ln56_fu_228_p2 select_ln56_fu_234_p3 select_ln56_1_fu_242_p3 add_ln59_1_fu_262_p2 add_ln59_fu_286_p2 add_ln57_fu_302_p2"
            }
          ]
        },
        {
          "ModuleName": "greedy_potential_reduce",
          "InstanceName": "grp_greedy_potential_reduce_fu_162",
          "BindInstances": "icmp_ln236_fu_273_p2 iter_3_fu_282_p2 icmp_ln118_fu_300_p2 new_col_fu_310_p2 new_row_fu_338_p2 add_ln121_1_fu_366_p2 add_ln121_fu_372_p2 icmp_ln122_fu_386_p2 select_ln122_fu_391_p3 add_ln122_1_fu_421_p2 add_ln122_fu_427_p2 cmp34_i_fu_451_p2 add_ln124_fu_485_p2 add_ln136_fu_456_p2 icmp_ln232_fu_492_p2 or_cond13_fu_497_p2",
          "Instances": [
            {
              "ModuleName": "find_best_move",
              "InstanceName": "grp_find_best_move_fu_202",
              "BindInstances": "R_fu_344_p2 icmp_ln213_fu_387_p2 j_3_fu_392_p2 icmp_ln213_1_fu_450_p2 icmp_ln217_fu_485_p2 icmp_ln219_fu_491_p2 select_ln219_fu_495_p3 or_ln219_fu_501_p2 select_ln219_1_fu_506_p3 or_ln219_1_fu_512_p2 select_ln219_2_fu_517_p3 or_ln219_2_fu_524_p2 select_ln219_3_fu_529_p3 select_ln219_4_fu_536_p3 icmp_ln221_fu_551_p2 icmp_ln223_fu_557_p2 select_ln223_fu_562_p3 or_ln223_fu_570_p2 select_ln223_1_fu_577_p3 or_ln223_1_fu_585_p2 select_ln223_2_fu_592_p3 or_ln223_2_fu_601_p2 select_ln223_3_fu_608_p3 select_ln223_4_fu_617_p3 j_2_fu_625_p2 select_ln228_fu_402_p3 select_ln228_1_fu_410_p3 select_ln228_2_fu_418_p3",
              "Instances": [
                {
                  "ModuleName": "compute_pp_nn",
                  "InstanceName": "grp_compute_pp_nn_fu_272",
                  "BindInstances": "add_ln106_fu_98_p2 add_ln104_fu_129_p2",
                  "Instances": [{
                      "ModuleName": "compute_pp_nn_Pipeline_VITIS_LOOP_104_1",
                      "InstanceName": "grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64",
                      "BindInstances": "icmp_ln104_fu_242_p2 add_ln104_fu_278_p2 add_ln106_fu_258_p2 add_ln108_fu_272_p2 sparsemux_9_2_32_1_1_U30 icmp_ln107_fu_357_p2 sparsemux_9_2_32_1_1_U31 icmp_ln109_fu_362_p2 icmp_ln110_fu_367_p2 add_ln110_fu_371_p2 sub_ln111_fu_380_p2 icmp_ln111_fu_389_p2 add_ln111_fu_395_p2 select_ln111_fu_401_p3 select_ln111_1_fu_409_p3 or_ln109_fu_417_p2 xor_ln110_fu_423_p2 or_ln110_fu_429_p2 pp_1_fu_435_p3 or_ln110_1_fu_443_p2 nn_1_fu_449_p3 empty_44_fu_457_p3 empty_45_fu_465_p3"
                    }]
                },
                {
                  "ModuleName": "compute_greedy_potential_score",
                  "InstanceName": "grp_compute_greedy_potential_score_fu_288",
                  "BindInstances": "icmp_ln196_fu_507_p2 overlap_fu_513_p3 icmp_ln197_fu_531_p2 mul_32s_32s_32_1_1_U92 icmp_ln199_fu_537_p2 icmp_ln118_fu_554_p2 new_col_fu_568_p2 new_row_fu_588_p2 add_ln121_2_fu_604_p2 add_ln121_fu_614_p2 select_ln122_fu_628_p3 add_ln122_2_fu_653_p2 add_ln122_fu_659_p2 cmp34_i_fu_683_p2 add_ln124_fu_706_p2 add_ln136_fu_713_p2 R_fu_723_p2 icmp_ln181_fu_745_p2 j_6_fu_750_p2 icmp_ln181_1_fu_772_p2 icmp_ln185_fu_809_p2 s_3_fu_827_p3 icmp_ln186_fu_845_p2 s_5_fu_861_p3 j_5_fu_781_p2 icmp_ln141_fu_760_p2 t_old_fu_766_p2 rowt_fu_872_p2 add_ln144_fu_881_p2 colt_fu_887_p2 icmp_ln146_fu_933_p2 add_ln165_fu_927_p2 select_ln145_fu_941_p3 r_fu_949_p2 icmp_ln152_fu_954_p2 xor_ln160_fu_979_p2 icmp_ln160_fu_985_p2 and_ln160_fu_990_p2 empty_fu_996_p2 empty_46_fu_1002_p2 empty_47_fu_1008_p2 add_ln161_1_fu_1036_p2 add_ln161_fu_1042_p2 add_ln162_1_fu_1079_p2 add_ln162_fu_1085_p2 mul_32s_32s_32_1_1_U92 score_1_fu_1107_p2",
                  "Instances": [
                    {
                      "ModuleName": "compute_pp_nn",
                      "InstanceName": "grp_compute_pp_nn_fu_399",
                      "BindInstances": "add_ln106_fu_98_p2 add_ln104_fu_129_p2",
                      "Instances": [{
                          "ModuleName": "compute_pp_nn_Pipeline_VITIS_LOOP_104_1",
                          "InstanceName": "grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64",
                          "BindInstances": "icmp_ln104_fu_242_p2 add_ln104_fu_278_p2 add_ln106_fu_258_p2 add_ln108_fu_272_p2 sparsemux_9_2_32_1_1_U30 icmp_ln107_fu_357_p2 sparsemux_9_2_32_1_1_U31 icmp_ln109_fu_362_p2 icmp_ln110_fu_367_p2 add_ln110_fu_371_p2 sub_ln111_fu_380_p2 icmp_ln111_fu_389_p2 add_ln111_fu_395_p2 select_ln111_fu_401_p3 select_ln111_1_fu_409_p3 or_ln109_fu_417_p2 xor_ln110_fu_423_p2 or_ln110_fu_429_p2 pp_1_fu_435_p3 or_ln110_1_fu_443_p2 nn_1_fu_449_p3 empty_44_fu_457_p3 empty_45_fu_465_p3"
                        }]
                    },
                    {
                      "ModuleName": "compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1",
                      "InstanceName": "grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417",
                      "BindInstances": "icmp_ln124_fu_246_p2 add_ln124_fu_288_p2 add_ln126_fu_262_p2 add_ln128_fu_276_p2 add_ln133_fu_282_p2 sparsemux_9_2_32_1_1_U49 icmp_ln127_fu_327_p2 sparsemux_9_2_32_1_1_U50 icmp_ln129_fu_361_p2 icmp_ln130_fu_367_p2 and_ln130_fu_372_p2 or_ln130_fu_377_p2 sub_ln130_fu_385_p2 icmp_ln130_2_fu_394_p2"
                    },
                    {
                      "ModuleName": "compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1",
                      "InstanceName": "grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435",
                      "BindInstances": "icmp_ln146_fu_173_p2 add_ln146_fu_179_p2 add_ln148_1_fu_197_p2 add_ln148_fu_207_p2 sparsemux_9_2_32_1_1_x_U61 icmp_ln149_fu_244_p2"
                    },
                    {
                      "ModuleName": "compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2",
                      "InstanceName": "grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451",
                      "BindInstances": "sparsemux_9_2_32_1_1_x_U71 icmp_ln155_fu_293_p2 move_type_3_fu_299_p3 row2_3_fu_308_p3 add_ln152_fu_252_p2 icmp_ln152_fu_258_p2 or_cond44_fu_316_p2"
                    },
                    {
                      "ModuleName": "compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3",
                      "InstanceName": "grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469",
                      "BindInstances": "cmp80_i_fu_216_p2 icmp_ln163_fu_234_p2 add_ln163_fu_240_p2 add_ln165_fu_260_p2 add_ln168_fu_274_p2 add_ln170_fu_280_p2 sparsemux_9_2_32_1_1_U82 icmp_ln166_fu_323_p2 v2_fu_329_p2 v2_1_fu_335_p3"
                    }
                  ]
                }
              ]
            },
            {
              "ModuleName": "greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1",
              "InstanceName": "grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224",
              "BindInstances": "icmp_ln124_fu_246_p2 add_ln124_fu_288_p2 add_ln126_fu_262_p2 add_ln128_fu_276_p2 add_ln133_fu_282_p2 sparsemux_9_2_32_1_1_U117 icmp_ln127_fu_327_p2 sparsemux_9_2_32_1_1_U118 icmp_ln129_fu_361_p2 icmp_ln130_fu_367_p2 and_ln130_fu_372_p2 or_ln130_fu_377_p2 sub_ln130_fu_385_p2 icmp_ln130_1_fu_394_p2"
            }
          ]
        },
        {
          "ModuleName": "store_matrix_to_dram",
          "InstanceName": "grp_store_matrix_to_dram_fu_184",
          "BindInstances": "icmp_ln68_fu_121_p2 cmp41_fu_127_p2 mul_32ns_32ns_63_1_1_U149 select_ln68_fu_141_p3 empty_fu_147_p3 smax_fu_154_p3 smax1_fu_160_p3 mul_31ns_31ns_62_1_1_U148",
          "Instances": [{
              "ModuleName": "store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2",
              "InstanceName": "grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_79",
              "BindInstances": "icmp_ln69_fu_225_p2 icmp_ln68_fu_202_p2 add_ln68_1_fu_207_p2 add_ln68_fu_233_p2 select_ln68_fu_239_p3 select_ln68_1_fu_247_p3 add_ln71_1_fu_267_p2 add_ln71_fu_291_p2 sparsemux_9_2_32_1_1_U139 add_ln69_fu_297_p2"
            }]
        }
      ]
    },
    "Info": {
      "load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_matrix_from_dram": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_pp_nn_Pipeline_VITIS_LOOP_104_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_pp_nn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_greedy_potential_score": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "find_best_move": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "greedy_potential_reduce": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "store_matrix_to_dram": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fmm_reduce_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2": {
        "Latency": {
          "LatencyBest": "102402",
          "LatencyAvg": "102402",
          "LatencyWorst": "102402",
          "PipelineII": "102401",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.195"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_1_VITIS_LOOP_51_2",
            "TripCount": "102400",
            "Latency": "102400",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "200",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_56_3_VITIS_LOOP_57_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "181",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "444",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "load_matrix_from_dram": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.000"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "1",
          "FF": "628",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "1429",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_pp_nn_Pipeline_VITIS_LOOP_104_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.832"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "277",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "778",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_pp_nn": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "7.832"
        },
        "Area": {
          "FF": "307",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "855",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.485"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_124_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "5",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "343",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "619",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.571"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_146_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "129",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "242",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.935"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_152_2",
            "TripCount": "0",
            "Latency": "1",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "168",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "294",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.681"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_163_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "346",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "484",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "compute_greedy_potential_score": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.117"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_180_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_181_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "~0",
          "FF": "2484",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "4735",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "find_best_move": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.117"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_212_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "VITIS_LOOP_213_2",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "~0",
          "FF": "3720",
          "AVAIL_FF": "269200",
          "UTIL_FF": "1",
          "LUT": "6865",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "8.485"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_124_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "5",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "343",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "619",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "greedy_potential_reduce": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.117"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_232_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "~0",
          "FF": "4366",
          "AVAIL_FF": "269200",
          "UTIL_FF": "1",
          "LUT": "8288",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_68_1_VITIS_LOOP_69_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "186",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "459",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "store_matrix_to_dram": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.000"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "1",
          "FF": "574",
          "AVAIL_FF": "269200",
          "UTIL_FF": "~0",
          "LUT": "979",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fmm_reduce_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.117"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "1",
          "DSP": "19",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "2",
          "FF": "7220",
          "AVAIL_FF": "269200",
          "UTIL_FF": "2",
          "LUT": "63492",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "47",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-24 22:02:09 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
