{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_2001; (run from /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_2001\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_2001_crash -o sim.exe +define+SIMULATION /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/order_book.v /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/circuit_breaker.v /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/anomaly_detector.v /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/feature_extractor.v /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/ml_inference_engine.v /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/cascade_detector.v /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/tt_um_nanotrade.v /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/tb_2001_crash.v (in eda.work/sim_2001.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 2191 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/eda.work/sim_2001.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vtb_2001_crash__pch.h -o Vtb_2001_crash__pch.h.fast.gch\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vtb_2001_crash__pch.h -o Vtb_2001_crash__pch.h.slow.gch\necho \"\" > Vtb_2001_crash__ALL.verilator_deplist.tmp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.slow -c -o Vtb_2001_crash__ConstPool_0.o Vtb_2001_crash__ConstPool_0.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.slow -c -o Vtb_2001_crash___024root__Slow.o Vtb_2001_crash___024root__Slow.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.slow -c -o Vtb_2001_crash___024root__DepSet_h341eeac0__0__Slow.o Vtb_2001_crash___024root__DepSet_h341eeac0__0__Slow.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.slow -c -o Vtb_2001_crash___024root__DepSet_h053b73d7__0__Slow.o Vtb_2001_crash___024root__DepSet_h053b73d7__0__Slow.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.slow -c -o Vtb_2001_crash__Syms.o Vtb_2001_crash__Syms.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.slow -c -o Vtb_2001_crash__Trace__0__Slow.o Vtb_2001_crash__Trace__0__Slow.cpp\nccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.slow -c -o Vtb_2001_crash__TraceDecls__0__Slow.o Vtb_2001_crash__TraceDecls__0__Slow.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.fast -c -o Vtb_2001_crash.o Vtb_2001_crash.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.fast -c -o Vtb_2001_crash___024root__DepSet_h341eeac0__0.o Vtb_2001_crash___024root__DepSet_h341eeac0__0.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.fast -c -o Vtb_2001_crash___024root__DepSet_h341eeac0__1.o Vtb_2001_crash___024root__DepSet_h341eeac0__1.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.fast -c -o Vtb_2001_crash___024root__DepSet_h053b73d7__0.o Vtb_2001_crash___024root__DepSet_h053b73d7__0.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.fast -c -o Vtb_2001_crash___024root__DepSet_h053b73d7__1.o Vtb_2001_crash___024root__DepSet_h053b73d7__1.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.fast -c -o Vtb_2001_crash__main.o Vtb_2001_crash__main.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_2001_crash__pch.h.fast -c -o Vtb_2001_crash__Trace__0.o Vtb_2001_crash__Trace__0.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_2001_crash__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_2001_crash__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/eda.work/sim_2001.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.432 MB sources in 9 modules, into 1.601 MB in 14 C++ files needing 0.000 MB\n- Verilator: Walltime 14.126 s (elab=0.004, cvt=0.115, bld=13.976); cpu 0.177 s on 7 threads; alloced 67.020 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/eda.work/sim_2001.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_2001.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 2327 for ./obj_dir/sim.exe\n\n+====================================================================+\n|  NanoTrade -- HISTORICAL CRASH REPLAY: 2000-2001                  |\n|  Scenario A: Dot-Com Collapse   April 14, 2000                    |\n|  Scenario B: Post-9/11 Reopen   September 17, 2001                |\n+====================================================================+\n  [cy 2] ALERT type=1 prio=1                   (Anomaly)\n\n+--------------------------------------------------------------------+\n|  EVENT:                                  DOT-COM CRASH  Black Friday\n|  DATE:        April 14, 2000                                      |\n+--------------------------------------------------------------------+\n  ---              CSCO Cisco Systems: $71 -> $53 (-25%) ---\n  Context: Cisco at $71 was the world's most valuable company.\n  Bubble burst. Cisco lost $100B market cap in days.\n  [cy 6] ALERT type=6 prio=6           (Order Imbalance)\n  [cy 7] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 12] ORDER MATCHED\n  [cy 16] ALERT type=4 prio=4                   (Anomaly)\n  [cy 16] ORDER MATCHED\n  [cy 20] ORDER MATCHED\n  [cy 22] ALERT type=4 prio=4                   (Anomaly)\n  [cy 24] ORDER MATCHED\n  [cy 28] ORDER MATCHED\n  [cy 32] ORDER MATCHED\n  [cy 36] ORDER MATCHED\n  [cy 40] ORDER MATCHED\n  [cy 44] ORDER MATCHED\n  [cy 48] ORDER MATCHED\n  [cy 52] ORDER MATCHED\n  [cy 56] ORDER MATCHED\n  [cy 60] ORDER MATCHED\n  [cy 64] ORDER MATCHED\n  [cy 68] ORDER MATCHED\n  [cy 72] ORDER MATCHED\n  [cy 76] ORDER MATCHED\n  [cy 80] ORDER MATCHED\n  [cy 84] ORDER MATCHED\n  [cy 88] ORDER MATCHED\n  [cy 92] ORDER MATCHED\n  [cy 96] ORDER MATCHED\n  [cy 100] ORDER MATCHED\n  [cy 104] ORDER MATCHED\n  [cy 108] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 108] ORDER MATCHED\n  Leg 1: margin calls begin, $71 -> $65...\n  [cy 120] ALERT type=4 prio=4                   (Anomaly)\n  [cy 142] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 144] ALERT type=4 prio=4                   (Anomaly)\n  Leg 2: forced liquidation, $65 -> $58...\n  [cy 145] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 149] ALERT type=4 prio=4                   (Anomaly)\n  [cy 174] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 176] ALERT type=4 prio=4                   (Anomaly)\n  Leg 3: capitulation, $58 -> $53. FLASH CRASH expected...\n  [cy 177] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 181] ALERT type=4 prio=4                   (Anomaly)\n  [cy 219] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 221] ALERT type=4 prio=4                   (Anomaly)\n  [cy 222] ALERT type=7 prio=7               <FLASH CRASH>\n  --- Intel Corp: $61 -> $43 (-30%)  PC bubble deflating ---\n  Intel at peak PC demand. Bubble burst as demand forecasts miss badly.\n  [cy 237] ALERT type=4 prio=4                   (Anomaly)\n  [cy 263] ALERT type=4 prio=4                   (Anomaly)\n  [cy 329] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 331] ALERT type=4 prio=4                   (Anomaly)\n  [cy 332] ALERT type=7 prio=7               <FLASH CRASH>\n  Tech sector contagion: INTC $61 -> $52 -> $43 (single day)\n  [cy 339] ALERT type=4 prio=4                   (Anomaly)\n  [cy 364] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 366] ALERT type=4 prio=4                   (Anomaly)\n  [cy 367] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 372] ALERT type=4 prio=4                   (Anomaly)\n  [cy 414] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 415] ALERT type=4 prio=4                   (Anomaly)\n  [cy 416] ALERT type=7 prio=7               <FLASH CRASH>\n  ---  Amazon: $59 -> $44 (-25%)  Near-bankruptcy feared ---\n  Amazon had NO profits. Analysts said it would go bankrupt.\n  Bond rating collapsed. Existential threat to the company.\n  [cy 432] ALERT type=4 prio=4                   (Anomaly)\n  [cy 504] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 506] ALERT type=4 prio=4                   (Anomaly)\n  [cy 507] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 514] ALERT type=4 prio=4                   (Anomaly)\n  [cy 517] ALERT type=0 prio=0  (Price Spike - UP or DOWN)\n  [cy 520] ALERT type=2 prio=2              (Volume Surge)\n  [cy 521] ALERT type=4 prio=4                   (Anomaly)\n  [cy 547] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 548] ALERT type=4 prio=4                   (Anomaly)\n  [cy 549] ALERT type=7 prio=7               <FLASH CRASH>\n  ---     ML INFERENCE: Dot-com sustained crash features ---\n  [cy 569] ALERT type=4 prio=4                   (Anomaly)\n  [cy 657] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 658] ALERT type=4 prio=4                   (Anomaly)\n  [cy 659] ALERT type=7 prio=7               <FLASH CRASH>\n\n+--------------------------------------------------------------------+\n|  EVENT:                                      POST-9/11 MARKET REOPEN\n|  DATE:    September 17, 2001                                      |\n+--------------------------------------------------------------------+\n  Markets closed for 4 days after September 11, 2001 attacks.\n  When reopened: worst multi-day selloff in history at the time.\n  Unique pattern: defense stocks RISE (price spike UP) while\n  airlines, travel, and leisure stocks CRASH (flash crash DOWN).\n  NanoTrade must detect BOTH upward spikes AND downward crashes.\n  [cy 941] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1031] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1057] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 1060] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1061] ALERT type=7 prio=7               <FLASH CRASH>\n  --- MT Lockheed Martin: $44 -> $55 (+25%)  War premium ---\n  Defense spending expectations skyrocket overnight.\n  LMT gap-opens UP 25% — should trigger PRICE SPIKE alert.\n  [cy 1084] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1152] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 1153] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1154] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 1159] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1192] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 1194] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1195] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 1204] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1218] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 1220] ALERT type=4 prio=4                   (Anomaly)\n  --- : $20 -> $15 (-25%)  Theme parks, travel shuttered ---\n  All Disney parks closed. Airline travel collapsed.\n  DIS plunges as tourism/travel spending fears dominate.\n  [cy 1221] ALERT type=7 prio=7               <FLASH CRASH>\n  --- AMR Airlines: $36 -> $18 (-50%)  Aircraft grounded ---\n  ALL flights grounded for 3 days. Revenue = zero.\n  Massive gap down — existential threat to airline industry.\n  [cy 1366] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1434] ALERT type=7 prio=7               <FLASH CRASH>\n  [cy 1435] ALERT type=4 prio=4                   (Anomaly)\n  [cy 1436] ALERT type=7 prio=7               <FLASH CRASH>\n  ---       QUOTE STUFFING: HFT confusion in uncertainty ---\n  Algorithms cannot price in terror risk.\n  Cancel/replace flood: HFTs widening spreads rapidly.\n  ---                ML INFERENCE on 9/11 crash features ---\n  [cy 1742] ORDER MATCHED\n  [cy 1743] ORDER MATCHED\n  [cy 1744] ORDER MATCHED\n  [cy 1745] ORDER MATCHED\n  [cy 1746] ORDER MATCHED\n  [cy 1747] ORDER MATCHED\n  [cy 1748] ORDER MATCHED\n  [cy 1749] ORDER MATCHED\n  [cy 1750] ORDER MATCHED\n  [cy 1751] ORDER MATCHED\n  [cy 1752] ORDER MATCHED\n  [cy 1753] ORDER MATCHED\n  [cy 1754] ORDER MATCHED\n  [cy 1755] ORDER MATCHED\n  [cy 1756] ORDER MATCHED\n  [cy 1757] ORDER MATCHED\n  [cy 1758] ORDER MATCHED\n  [cy 1759] ORDER MATCHED\n  [cy 1760] ORDER MATCHED\n  [cy 1761] ORDER MATCHED\n  [cy 1762] ORDER MATCHED\n  [cy 1763] ORDER MATCHED\n  [cy 1764] ORDER MATCHED\n  [cy 1765] ORDER MATCHED\n  [cy 1766] ORDER MATCHED\n  [cy 1767] ORDER MATCHED\n  [cy 1768] ORDER MATCHED\n  [cy 1769] ORDER MATCHED\n  [cy 1770] ORDER MATCHED\n  [cy 1771] ORDER MATCHED\n  [cy 1772] ORDER MATCHED\n  [cy 1773] ORDER MATCHED\n  [cy 1774] ORDER MATCHED\n  [cy 1775] ORDER MATCHED\n  [cy 1776] ORDER MATCHED\n  [cy 1777] ORDER MATCHED\n  [cy 1778] ORDER MATCHED\n  [cy 1779] ORDER MATCHED\n  [cy 1780] ORDER MATCHED\n  [cy 1781] ORDER MATCHED\n  [cy 1782] ORDER MATCHED\n  [cy 1783] ORDER MATCHED\n  [cy 1784] ORDER MATCHED\n  [cy 1785] ORDER MATCHED\n  [cy 1786] ORDER MATCHED\n  [cy 1787] ORDER MATCHED\n  [cy 1788] ORDER MATCHED\n  [cy 1789] ORDER MATCHED\n  [cy 1790] ORDER MATCHED\n  [cy 1791] ORDER MATCHED\n  [cy 1792] ORDER MATCHED\n  [cy 1793] ORDER MATCHED\n  [cy 1794] ORDER MATCHED\n  [cy 1795] ORDER MATCHED\n  [cy 1796] ORDER MATCHED\n  [cy 1797] ORDER MATCHED\n  [cy 1798] ORDER MATCHED\n  [cy 1799] ORDER MATCHED\n  [cy 1815] ORDER MATCHED\n  [cy 1816] ORDER MATCHED\n  [cy 1817] ORDER MATCHED\n  [cy 1818] ORDER MATCHED\n  [cy 1819] ORDER MATCHED\n  [cy 1820] ORDER MATCHED\n  [cy 1821] ORDER MATCHED\n  [cy 1822] ORDER MATCHED\n  [cy 1823] ORDER MATCHED\n  [cy 1824] ORDER MATCHED\n  [cy 1825] ORDER MATCHED\n  [cy 1826] ORDER MATCHED\n  [cy 1827] ORDER MATCHED\n  [cy 1828] ORDER MATCHED\n  [cy 1829] ORDER MATCHED\n  [cy 1830] ORDER MATCHED\n  [cy 1831] ORDER MATCHED\n  [cy 1832] ORDER MATCHED\n  [cy 1833] ORDER MATCHED\n  [cy 1834] ORDER MATCHED\n  [cy 1835] ORDER MATCHED\n  [cy 1836] ORDER MATCHED\n  [cy 1837] ORDER MATCHED\n  [cy 1838] ORDER MATCHED\n  [cy 1839] ORDER MATCHED\n  [cy 1840] ORDER MATCHED\n  [cy 1841] ORDER MATCHED\n  [cy 1842] ORDER MATCHED\n  [cy 1843] ORDER MATCHED\n  [cy 1844] ORDER MATCHED\n  [cy 1845] ORDER MATCHED\n  [cy 1846] ORDER MATCHED\n  [cy 1847] ORDER MATCHED\n  [cy 1848] ORDER MATCHED\n  [cy 1849] ORDER MATCHED\n  [cy 1850] ORDER MATCHED\n  [cy 1851] ORDER MATCHED\n  [cy 1852] ORDER MATCHED\n  [cy 1853] ORDER MATCHED\n  [cy 1854] ORDER MATCHED\n  [cy 1855] ORDER MATCHED\n  [cy 1856] ORDER MATCHED\n  [cy 1857] ORDER MATCHED\n  [cy 1858] ORDER MATCHED\n  [cy 1859] ORDER MATCHED\n  [cy 1860] ORDER MATCHED\n  [cy 1861] ORDER MATCHED\n  [cy 1862] ORDER MATCHED\n  [cy 1863] ORDER MATCHED\n  [cy 1864] ORDER MATCHED\n  [cy 1865] ORDER MATCHED\n  [cy 1866] ORDER MATCHED\n  [cy 1867] ORDER MATCHED\n  [cy 1868] ORDER MATCHED\n  [cy 1869] ORDER MATCHED\n  [cy 1870] ORDER MATCHED\n  [cy 1871] ORDER MATCHED\n  [cy 1872] ORDER MATCHED\n  [cy 1873] ORDER MATCHED\n  [cy 1874] ORDER MATCHED\n  [cy 1875] ORDER MATCHED\n  [cy 1876] ORDER MATCHED\n  [cy 1877] ORDER MATCHED\n  [cy 1878] ORDER MATCHED\n  [cy 1879] ORDER MATCHED\n  [cy 1880] ORDER MATCHED\n  [cy 1881] ORDER MATCHED\n  [cy 1882] ORDER MATCHED\n  [cy 1883] ORDER MATCHED\n  [cy 1884] ORDER MATCHED\n  [cy 1885] ORDER MATCHED\n  [cy 1886] ORDER MATCHED\n  [cy 1887] ORDER MATCHED\n  [cy 1888] ORDER MATCHED\n  [cy 1889] ORDER MATCHED\n  [cy 1890] ORDER MATCHED\n  [cy 1891] ORDER MATCHED\n  [cy 1892] ORDER MATCHED\n  [cy 1893] ORDER MATCHED\n  [cy 1894] ORDER MATCHED\n  [cy 1895] ORDER MATCHED\n  [cy 1896] ORDER MATCHED\n  [cy 1897] ORDER MATCHED\n  [cy 1898] ORDER MATCHED\n  [cy 1899] ORDER MATCHED\n  [cy 1900] ORDER MATCHED\n  [cy 1901] ORDER MATCHED\n  [cy 1902] ORDER MATCHED\n  [cy 1903] ORDER MATCHED\n  [cy 1904] ORDER MATCHED\n  [cy 1905] ORDER MATCHED\n  [cy 1906] ORDER MATCHED\n  [cy 1907] ORDER MATCHED\n  [cy 1908] ORDER MATCHED\n  [cy 1909] ORDER MATCHED\n  [cy 1910] ORDER MATCHED\n  [cy 1911] ORDER MATCHED\n  [cy 1912] ORDER MATCHED\n  [cy 1913] ORDER MATCHED\n  [cy 1914] ORDER MATCHED\n  [cy 1915] ORDER MATCHED\n  [cy 1916] ORDER MATCHED\n  [cy 1917] ORDER MATCHED\n  [cy 1918] ORDER MATCHED\n  [cy 1919] ORDER MATCHED\n  [cy 1920] ORDER MATCHED\n  [cy 1921] ORDER MATCHED\n  [cy 1922] ORDER MATCHED\n  [cy 1923] ORDER MATCHED\n  [cy 1924] ORDER MATCHED\n  [cy 1925] ORDER MATCHED\n  [cy 1926] ORDER MATCHED\n  [cy 1927] ORDER MATCHED\n  [cy 1928] ORDER MATCHED\n  [cy 1929] ORDER MATCHED\n  [cy 1930] ORDER MATCHED\n  [cy 1931] ORDER MATCHED\n  [cy 1932] ORDER MATCHED\n  [cy 1933] ORDER MATCHED\n  [cy 1934] ORDER MATCHED\n  [cy 1935] ORDER MATCHED\n  [cy 1936] ORDER MATCHED\n  [cy 1937] ORDER MATCHED\n  [cy 1938] ORDER MATCHED\n  [cy 1939] ORDER MATCHED\n  [cy 1940] ORDER MATCHED\n  [cy 1941] ORDER MATCHED\n  [cy 1942] ORDER MATCHED\n  [cy 1943] ORDER MATCHED\n  [cy 1944] ORDER MATCHED\n  [cy 1945] ORDER MATCHED\n  [cy 1946] ORDER MATCHED\n  [cy 1947] ORDER MATCHED\n  [cy 1948] ORDER MATCHED\n  [cy 1949] ORDER MATCHED\n  [cy 1950] ORDER MATCHED\n  [cy 1951] ORDER MATCHED\n  [cy 1952] ORDER MATCHED\n  [cy 1953] ORDER MATCHED\n  [cy 1954] ORDER MATCHED\n  [cy 1955] ORDER MATCHED\n  [cy 1956] ORDER MATCHED\n  [cy 1957] ORDER MATCHED\n  [cy 1958] ORDER MATCHED\n  [cy 1959] ORDER MATCHED\n  [cy 1960] ORDER MATCHED\n  [cy 1961] ORDER MATCHED\n  [cy 1962] ORDER MATCHED\n  [cy 1963] ORDER MATCHED\n\n+====================================================================+\n|              HISTORICAL CRASH REPLAY SUMMARY                      |\n+====================================================================+\n|  Cycles Simulated    : 1963                                       |\n|  Alerts Fired        : 67                                         |\n|  Flash Crash Events  : 30     (CSCO, INTC, AMZN, DIS, AMR)       |\n|  Price Spikes Det.   : 1      (incl. LMT defense surge UP)        |\n|  ML Inferences       : 7                                          |\n|                                                                   |\n|  KEY INSIGHT: NanoTrade detected BOTH directions:                 |\n|    DOWN crashes (DIS, AMR airlines, INTC, CSCO)                  |\n|    UP spikes (LMT defense stocks surging +25%)                   |\n|  Rule-based: 1-cycle latency. ML pipeline: 4-cycle latency.      |\n|  Software trading system latency at the time: 50-100ms           |\n|  NanoTrade at 50MHz: 20ns rule alert, 80ns ML = 1,000,000x faster|\n+====================================================================+\n- /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/tb_2001_crash.v:411: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 39us; walltime 0.039 s; speed 1.013 ms/s\n- Verilator: cpu 0.039 s on 1 threads; alloced 204 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/3c8da26e-d663-441f-8e3c-359c9e31894b.edacmd/eda.work/sim_2001.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_2001_crash: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_2001.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 29408,
  "stdout_total_size": 29412,
  "message": "Job completed successfully. Runtime: 14.47345519065857s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771741196.0575306,
  "stop_time": 1771741210.5309858,
  "waves_returned": true,
  "wave_file": "crash_2001.vcd",
  "wave_file_size": 168892,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}