$date
	Tue Sep 17 10:56:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux2to1_tb $end
$var wire 1 ! y $end
$var reg 1 " I0 $end
$var reg 1 # I1 $end
$var reg 1 $ sel $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ sel $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#5
1$
b1 %
#10
1#
0$
b10 %
#15
1!
1$
b11 %
#20
1"
0#
0$
b100 %
#25
0!
1$
b101 %
#30
1!
1#
0$
b110 %
#35
1$
b111 %
#40
b1000 %
