// Seed: 2964880559
module module_0 #(
    parameter id_10 = 32'd31,
    parameter id_11 = 32'd21,
    parameter id_2  = 32'd37
);
  logic id_1;
  ;
  wire  _id_2;
  logic \id_3 ;
  parameter id_4 = 1;
  reg [1 : id_2]
      id_5, id_6, id_7, id_8, id_9, _id_10, _id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  wire [id_10 : id_11] id_19;
  always @(posedge id_4 or negedge id_10) begin : LABEL_0
    id_14 <= 1;
    id_8 = 1;
  end
  always @(posedge -1 == -1 or posedge id_6) begin : LABEL_1
    if (id_4) id_12 <= id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wand id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
  assign id_3 = ({1, -1});
  wire id_4;
  assign id_3 = id_3;
endmodule
