#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 12 17:50:52 2020
# Process ID: 32477
# Current directory: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM
# Command line: vivado
# Log file: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/vivado.log
# Journal file: /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /mnt/fs800/home/s1610105/LDPC_MinorResearch/tb_test/FSM/FSM/FSM.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source cnu6_ram_write_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/cnu6_ram_write_tb/u0/clk_latch}} 
run all
run all
restart
run all
current_wave_config {Untitled 1}
add_wave {{/cnu6_ram_write_tb/u0/clk_sync}} 
restart
run all
restart
run all
close_sim
launch_simulation
source cnu6_ram_write_tb.tcl
current_wave_config {Untitled 2}
add_wave {{/cnu6_ram_write_tb/u0/clk_sync}} {{/cnu6_ram_write_tb/u0/clk_latch}} 
run all
restart
run all
run all
close_sim
launch_simulation
source cnu6_ram_write_tb.tcl
run all
current_wave_config {Untitled 3}
add_wave {{/cnu6_ram_write_tb/u0/clk_latch}} 
restart
run all
current_wave_config {Untitled 3}
add_wave {{/cnu6_ram_write_tb/u0/in_cond}} 
restart
run all
close_sim
launch_simulation
source cnu6_ram_write_tb.tcl
restart
run all
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_sim
