Ashenhurst, R. L. 1959. The decomposition of switching functions. In Proceedings of the International Symposium on Theory of Switching Functions, 74--116.
Babba, B. and Crastes, M. 1992. Automatic synthesis on table lookup-based FPGAs. In Proceedings of the Euro-ASIC (May), 25--31.
Robert King Brayton , Alberto L. Sangiovanni-Vincentelli , Curtis T. McMullen , Gary D. Hachtel, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1984
Brayton, R. K., Rudell, R., Sangiovanni-Vincentelli, A., and Wang, A. R. 1987. MIS: A multiple-level logic optimization system. IEEE Trans. Comput. Aided Des., 1062--1081.
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Shih-Chieh Chang , M. Marek-Sadowdka , TingTing Hwang, Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.10, p.1226-1236, November 2006[doi>10.1109/43.541442]
Gang Chen , Jason Cong, Simultaneous logic decomposition with technology mapping in FPGA designs, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.48-55, February 2001, Monterey, California, USA[doi>10.1145/360276.360298]
Kuang-Chien Chen , Jason Cong , Yuzheng Ding , Andrew B. Kahng , Peter Trajmar, DAG-Map: Graph-Based FPGA Technology Mapping for Delay Optimization, IEEE Design & Test, v.9 n.3, p.7-20, July 1992[doi>10.1109/54.156154]
Jason Cong , Yuzheng Ding, Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.110-114, November 07-11, 1993, Santa Clara, California, USA
Cong, J. and Ding, Y. 1994. Flowmap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Comput. Aided Des. Integrated Circ. Syst. CAD 13, 1--12.
Jason Cong , Zheng Li , Rajive Bagrodia, Acyclic multi-way partitioning of Boolean networks, Proceedings of the 31st annual Design Automation Conference, p.670-675, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196609]
Jason Cong , John Peck , Yuzheng Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.137-143, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228390]
Coudert, O. and Madre, J. 1990. A unified framework for the formal verification of sequential circuits. In Proceedings of ICCAD, 126--129.
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Eckl, K., Legl, C., and Wurth, B. 1996. TOS Version 2.2: User Manual. Institute of Elec. Design Automation, Technical University of Munich.
David Filo , Jerry Chih-Yuan Yang , Frédéric Mailhot , Giovanni De Micheli, Technology mapping for a two-output RAM-based field programmable gate array, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
Robert J. Francis , Jonathan Rose , Kevin Chung, Chortle: a technology mapping program for lookup table-based field programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.613-619, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123418]
Robert Francis , Jonathan Rose , Zvonko Vranesic, Chortle-crf: Fast technology mapping for lookup table-based FPGAs, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.227-233, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127670]
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
Jiang, J.-H., Jout, J.-Y., Huang, J.-D., and Wei, J.-S. 1997. A variable partitioning algorithm of BDD for FPGA technology mapping. IEEE Trans. Fund. E80-Ad, 10 (Oct.), 1813--1819.
Kevin Karplus, Xmap: A technology mapper for table-lookup field-programmable gate arrays, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.240-243, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127672]
Yung-Te Lai , Massoud Pedram , Sarma B. K. Vrudhula, BDD based decomposition of logic functions with application to FPGA synthesis, Proceedings of the 30th international Design Automation Conference, p.642-647, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165078]
Christian Legl , Bernd Wurth , Klaus Eckl, A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs, Proceedings of the 33rd annual Design Automation Conference, p.730-733, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240657]
Rajeev Murgai , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Logic Synthesis for Field-Programmable Gate Arrays, Kluwer Academic Publishers, Norwell, MA, 1995
Rajeev Murgai , Yoshihito Nishizaki , Narendra Shenoy , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Logic synthesis for programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.620-625, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123421]
Amit Narayan , Jawahar Jain , M. Fujita , A. Sangiovanni-Vincentelli, Partitioned ROBDDs—a compact, canonical and efficiently manipulable representation for Boolean functions, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.547-554, November 10-14, 1996, San Jose, California, USA
Roth, J. P. and Karp, R. M. 1962. Minimization over Boolean graphs. IBM J. Res. Dev. 6, 227--238.
John E. Savage, The  Complexity of Computing, Krieger Publishing Co., Inc., Melbourne, FL, 1987
Hiroshi Sawada , Takayuki Suyama , Akira Nagoya, Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.353-358, November 05-09, 1995, San Jose, California, USA
P. Sawkar , D. Thomas, Area and delay mapping for table-look-up based field programmable gate arrays, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.368-373, June 08-12, 1992, Anaheim, California, USA
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. H., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1992. SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41 (March), Dept. of EECS, University of California, Berkeley.
Sicard, P., Crastes, M., Sakouti, K., and Saucier, G. 1991. Automatic synthesis of Boolean functions on Xilinx and Alcatel programmable devices. In Proceedings of Euro ASIC, 142--145.
Singh, K. J., Wang, A. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. 1988. Timing optimization of combinational logic. IEEE Trans. Comput. Aided Des., 282--285.
Ted Stanion , Carl Sechen, A method for finding good Ashenhurst decompositions and its application to FPGA synthesis, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.60-64, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217507]
Stephen M. Trimberger, Field-Programmable Gate Array Technology, Kluwer Academic Publishers, Norwell, MA, 1994
Congguang Yang , Maciej J. Ciesielski, Bdd-based logic synthesis system, University of Massachusetts Amherst, 2000
BDD Decomposition for Efficient Logic Synthesis, Proceedings of the 1999 IEEE International Conference on Computer Design, p.626, October 10-13, 1999
Congguang Yang , Maciej Ciesielski , Vigyan Singhal, BDS: a BDD-based logic optimization system, Proceedings of the 37th Annual Design Automation Conference, p.92-97, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337323]
