{"Source Block": ["serv/rtl/serv_mpram.v@65:94@HdlStmProcess", "   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n\n   reg \t      wreq_r;\n   reg \t      run_r;\n\n   always @(posedge i_clk) begin\n      wreq_r    <= i_wreq | o_rgnt;\n      wdata0_r  <= wdata0;\n      wdata1_r  <= wdata1;\n      wdata1_2r <= wdata1_r;\n      run_r <= i_run;\n\n\n      if (wgo)\n\twcnt <= wcnt+5'd1;\n\n      if (wreq_r)\n\t wgo <= 1'b1;\n      if (wcnt == 5'b11111)\n\twgo <= 1'b0;\n\n      if (i_rst) begin\n\t wcnt <= 5'd0;\n      end\n   end\n\n   /*\n    ********** Read side ***********\n    */\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[71, "      wreq_r    <= i_wreq | o_rgnt;\n"], [75, "      run_r <= i_run;\n"]], "Add": [[71, "      wen0_r    <= wen0;\n"], [71, "      wen1_r    <= wen1;\n"], [71, "      wreq_r    <= i_wreq;\n"]]}}