{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 23:32:38 2013 " "Info: Processing started: Wed Dec 18 23:32:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[7\] " "Warning: Node \"ALU:inst42\|varOutput\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[6\] " "Warning: Node \"ALU:inst42\|varOutput\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[5\] " "Warning: Node \"ALU:inst42\|varOutput\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[4\] " "Warning: Node \"ALU:inst42\|varOutput\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[3\] " "Warning: Node \"ALU:inst42\|varOutput\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[2\] " "Warning: Node \"ALU:inst42\|varOutput\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[1\] " "Warning: Node \"ALU:inst42\|varOutput\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst42\|varOutput\[0\] " "Warning: Node \"ALU:inst42\|varOutput\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk1Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk1Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk1Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst44\|clockTmp " "Info: Detected ripple clock \"Clock1Hz:inst44\|clockTmp\" as buffer" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst44\|clockTmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClockSplitter:inst\|clk2Temp " "Info: Detected ripple clock \"ClockSplitter:inst\|clk2Temp\" as buffer" {  } { { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClockSplitter:inst\|clk2Temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst42\|varOutput\[7\] register RegisterFile:inst4\|8dffe:inst4\|29 7.05 MHz 141.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 7.05 MHz between source register \"ALU:inst42\|varOutput\[7\]\" and destination register \"RegisterFile:inst4\|8dffe:inst4\|29\" (period= 141.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst42\|varOutput\[7\] 1 REG LC1_A16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A16; Fanout = 11; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.700 ns) 4.600 ns RegisterFile:inst4\|8dffe:inst4\|29 2 REG LC7_A15 2 " "Info: 2: + IC(2.900 ns) + CELL(1.700 ns) = 4.600 ns; Loc. = LC7_A15; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst4\|29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { ALU:inst42|varOutput[7] RegisterFile:inst4|8dffe:inst4|29 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 36.96 % ) " "Info: Total cell delay = 1.700 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns ( 63.04 % ) " "Info: Total interconnect delay = 2.900 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { ALU:inst42|varOutput[7] RegisterFile:inst4|8dffe:inst4|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { ALU:inst42|varOutput[7] {} RegisterFile:inst4|8dffe:inst4|29 {} } { 0.000ns 2.900ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-63.700 ns - Smallest " "Info: - Smallest clock skew is -63.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 21.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_B36 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_B36; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 12.800 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_B30 58 " "Info: 3: + IC(3.000 ns) + CELL(1.400 ns) = 12.800 ns; Loc. = LC1_B30; Fanout = 58; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.300 ns) + CELL(0.000 ns) 21.100 ns RegisterFile:inst4\|8dffe:inst4\|29 4 REG LC7_A15 2 " "Info: 4: + IC(8.300 ns) + CELL(0.000 ns) = 21.100 ns; Loc. = LC7_A15; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst4\|29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst4|29 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.01 % ) " "Info: Total cell delay = 5.700 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.400 ns ( 72.99 % ) " "Info: Total interconnect delay = 15.400 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.100 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst4|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.100 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst4|29 {} } { 0.000ns 0.000ns 4.100ns 3.000ns 8.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 84.800 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 84.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_B36 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_B36; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_B33 10 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC4_B33; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.400 ns) 18.800 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_C26 18 " "Info: 4: + IC(4.700 ns) + CELL(1.400 ns) = 18.800 ns; Loc. = LC8_C26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(12.600 ns) 35.700 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 5 MEM EC1_A 1 " "Info: 5: + IC(4.300 ns) + CELL(12.600 ns) = 35.700 ns; Loc. = EC1_A; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.200 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 6 MEM EC1_A 35 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.200 ns; Loc. = EC1_A; Fanout = 35; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.300 ns) + CELL(2.700 ns) 49.200 ns Control:inst13\|ALUOp\[0\]~1 7 COMB LC3_C49 11 " "Info: 7: + IC(8.300 ns) + CELL(2.700 ns) = 49.200 ns; Loc. = LC3_C49; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 59.800 ns ALU:inst42\|process_0~30 8 COMB LC8_F11 11 " "Info: 8: + IC(7.900 ns) + CELL(2.700 ns) = 59.800 ns; Loc. = LC8_F11; Fanout = 11; COMB Node = 'ALU:inst42\|process_0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { Control:inst13|ALUOp[0]~1 ALU:inst42|process_0~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 65.200 ns ALU:inst42\|varOutput\[0\]~87 9 COMB LC3_F13 4 " "Info: 9: + IC(2.700 ns) + CELL(2.700 ns) = 65.200 ns; Loc. = LC3_F13; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst42|process_0~30 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 71.000 ns ALU:inst42\|varOutput\[0\]~88 10 COMB LC2_F19 6 " "Info: 10: + IC(3.100 ns) + CELL(2.700 ns) = 71.000 ns; Loc. = LC2_F19; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 76.400 ns ALU:inst42\|varOutput\[7\]~53 11 COMB LC4_F11 9 " "Info: 11: + IC(3.000 ns) + CELL(2.400 ns) = 76.400 ns; Loc. = LC4_F11; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(2.400 ns) 84.800 ns ALU:inst42\|varOutput\[7\] 12 REG LC1_A16 11 " "Info: 12: + IC(6.000 ns) + CELL(2.400 ns) = 84.800 ns; Loc. = LC1_A16; Fanout = 11; REG Node = 'ALU:inst42\|varOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.400 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.800 ns ( 44.58 % ) " "Info: Total cell delay = 37.800 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "47.000 ns ( 55.42 % ) " "Info: Total interconnect delay = 47.000 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.800 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] Control:inst13|ALUOp[0]~1 ALU:inst42|process_0~30 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.800 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Control:inst13|ALUOp[0]~1 {} ALU:inst42|process_0~30 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.700ns 4.300ns 0.000ns 8.300ns 7.900ns 2.700ns 3.100ns 3.000ns 6.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.100 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst4|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.100 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst4|29 {} } { 0.000ns 0.000ns 4.100ns 3.000ns 8.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.800 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] Control:inst13|ALUOp[0]~1 ALU:inst42|process_0~30 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.800 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Control:inst13|ALUOp[0]~1 {} ALU:inst42|process_0~30 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.700ns 4.300ns 0.000ns 8.300ns 7.900ns 2.700ns 3.100ns 3.000ns 6.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 280 264 328 360 "29" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { ALU:inst42|varOutput[7] RegisterFile:inst4|8dffe:inst4|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { ALU:inst42|varOutput[7] {} RegisterFile:inst4|8dffe:inst4|29 {} } { 0.000ns 2.900ns } { 0.000ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.100 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst4|29 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.100 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst4|29 {} } { 0.000ns 0.000ns 4.100ns 3.000ns 8.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.800 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] Control:inst13|ALUOp[0]~1 ALU:inst42|process_0~30 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.800 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Control:inst13|ALUOp[0]~1 {} ALU:inst42|process_0~30 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[7] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.700ns 4.300ns 0.000ns 8.300ns 7.900ns 2.700ns 3.100ns 3.000ns 6.000ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegisterFile:inst4\|8dffe:inst3\|34 ALU:inst42\|varOutput\[4\] clk 35.4 ns " "Info: Found hold time violation between source  pin or register \"RegisterFile:inst4\|8dffe:inst3\|34\" and destination pin or register \"ALU:inst42\|varOutput\[4\]\" for clock \"clk\" (Hold time is 35.4 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "63.500 ns + Largest " "Info: + Largest clock skew is 63.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 84.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 84.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_B36 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_B36; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_B33 10 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC4_B33; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(1.400 ns) 18.800 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 4 REG LC8_C26 18 " "Info: 4: + IC(4.700 ns) + CELL(1.400 ns) = 18.800 ns; Loc. = LC8_C26; Fanout = 18; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.300 ns) + CELL(12.600 ns) 35.700 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 5 MEM EC1_A 1 " "Info: 5: + IC(4.300 ns) + CELL(12.600 ns) = 35.700 ns; Loc. = EC1_A; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 38.200 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 6 MEM EC1_A 35 " "Info: 6: + IC(0.000 ns) + CELL(2.500 ns) = 38.200 ns; Loc. = EC1_A; Fanout = 35; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.300 ns) + CELL(2.700 ns) 49.200 ns Control:inst13\|ALUOp\[0\]~1 7 COMB LC3_C49 11 " "Info: 7: + IC(8.300 ns) + CELL(2.700 ns) = 49.200 ns; Loc. = LC3_C49; Fanout = 11; COMB Node = 'Control:inst13\|ALUOp\[0\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.000 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] Control:inst13|ALUOp[0]~1 } "NODE_NAME" } } { "Control.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Control.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.900 ns) + CELL(2.700 ns) 59.800 ns ALU:inst42\|process_0~30 8 COMB LC8_F11 11 " "Info: 8: + IC(7.900 ns) + CELL(2.700 ns) = 59.800 ns; Loc. = LC8_F11; Fanout = 11; COMB Node = 'ALU:inst42\|process_0~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.600 ns" { Control:inst13|ALUOp[0]~1 ALU:inst42|process_0~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 65.200 ns ALU:inst42\|varOutput\[0\]~87 9 COMB LC3_F13 4 " "Info: 9: + IC(2.700 ns) + CELL(2.700 ns) = 65.200 ns; Loc. = LC3_F13; Fanout = 4; COMB Node = 'ALU:inst42\|varOutput\[0\]~87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst42|process_0~30 ALU:inst42|varOutput[0]~87 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 71.000 ns ALU:inst42\|varOutput\[0\]~88 10 COMB LC2_F19 6 " "Info: 10: + IC(3.100 ns) + CELL(2.700 ns) = 71.000 ns; Loc. = LC2_F19; Fanout = 6; COMB Node = 'ALU:inst42\|varOutput\[0\]~88'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 76.400 ns ALU:inst42\|varOutput\[7\]~53 11 COMB LC4_F11 9 " "Info: 11: + IC(3.000 ns) + CELL(2.400 ns) = 76.400 ns; Loc. = LC4_F11; Fanout = 9; COMB Node = 'ALU:inst42\|varOutput\[7\]~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.400 ns) 84.600 ns ALU:inst42\|varOutput\[4\] 12 REG LC6_B23 9 " "Info: 12: + IC(5.800 ns) + CELL(2.400 ns) = 84.600 ns; Loc. = LC6_B23; Fanout = 9; REG Node = 'ALU:inst42\|varOutput\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "37.800 ns ( 44.68 % ) " "Info: Total cell delay = 37.800 ns ( 44.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "46.800 ns ( 55.32 % ) " "Info: Total interconnect delay = 46.800 ns ( 55.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] Control:inst13|ALUOp[0]~1 ALU:inst42|process_0~30 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Control:inst13|ALUOp[0]~1 {} ALU:inst42|process_0~30 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[4] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.700ns 4.300ns 0.000ns 8.300ns 7.900ns 2.700ns 3.100ns 3.000ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 21.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_B36 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_B36; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(1.400 ns) 12.800 ns ClockSplitter:inst\|clk2Temp 3 REG LC1_B30 58 " "Info: 3: + IC(3.000 ns) + CELL(1.400 ns) = 12.800 ns; Loc. = LC1_B30; Fanout = 58; REG Node = 'ClockSplitter:inst\|clk2Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.300 ns) + CELL(0.000 ns) 21.100 ns RegisterFile:inst4\|8dffe:inst3\|34 4 REG LC8_E18 2 " "Info: 4: + IC(8.300 ns) + CELL(0.000 ns) = 21.100 ns; Loc. = LC8_E18; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.300 ns" { ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|34 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 27.01 % ) " "Info: Total cell delay = 5.700 ns ( 27.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.400 ns ( 72.99 % ) " "Info: Total interconnect delay = 15.400 ns ( 72.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.100 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.100 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|34 {} } { 0.000ns 0.000ns 4.100ns 3.000ns 8.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] Control:inst13|ALUOp[0]~1 ALU:inst42|process_0~30 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Control:inst13|ALUOp[0]~1 {} ALU:inst42|process_0~30 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[4] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.700ns 4.300ns 0.000ns 8.300ns 7.900ns 2.700ns 3.100ns 3.000ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.100 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.100 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|34 {} } { 0.000ns 0.000ns 4.100ns 3.000ns 8.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.700 ns - Shortest register register " "Info: - Shortest register to register delay is 26.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegisterFile:inst4\|8dffe:inst3\|34 1 REG LC8_E18 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_E18; Fanout = 2; REG Node = 'RegisterFile:inst4\|8dffe:inst3\|34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterFile:inst4|8dffe:inst3|34 } "NODE_NAME" } } { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 5.100 ns RegisterFile:inst4\|EightToOneMux:inst30\|readReg\[2\]~126 2 COMB LC4_E21 2 " "Info: 2: + IC(2.700 ns) + CELL(2.400 ns) = 5.100 ns; Loc. = LC4_E21; Fanout = 2; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst30\|readReg\[2\]~126'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { RegisterFile:inst4|8dffe:inst3|34 RegisterFile:inst4|EightToOneMux:inst30|readReg[2]~126 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/EightToOneMux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 9.900 ns busmux:inst23\|lpm_mux:\$00000\|muxlut:\$00013\|result_node~11 3 COMB LC1_E22 1 " "Info: 3: + IC(2.800 ns) + CELL(2.000 ns) = 9.900 ns; Loc. = LC1_E22; Fanout = 1; COMB Node = 'busmux:inst23\|lpm_mux:\$00000\|muxlut:\$00013\|result_node~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { RegisterFile:inst4|EightToOneMux:inst30|readReg[2]~126 busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~11 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 11.900 ns busmux:inst23\|lpm_mux:\$00000\|muxlut:\$00013\|result_node~8 4 COMB LC2_E22 22 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 11.900 ns; Loc. = LC2_E22; Fanout = 22; COMB Node = 'busmux:inst23\|lpm_mux:\$00000\|muxlut:\$00013\|result_node~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~11 busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~8 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.700 ns) 18.800 ns ALU:inst42\|varOutput\[4\]~187 5 COMB LC2_F25 1 " "Info: 5: + IC(4.200 ns) + CELL(2.700 ns) = 18.800 ns; Loc. = LC2_F25; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[4\]~187'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~8 ALU:inst42|varOutput[4]~187 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.700 ns) 26.700 ns ALU:inst42\|varOutput\[4\] 6 REG LC6_B23 9 " "Info: 6: + IC(5.200 ns) + CELL(2.700 ns) = 26.700 ns; Loc. = LC6_B23; Fanout = 9; REG Node = 'ALU:inst42\|varOutput\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { ALU:inst42|varOutput[4]~187 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.800 ns ( 44.19 % ) " "Info: Total cell delay = 11.800 ns ( 44.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.900 ns ( 55.81 % ) " "Info: Total interconnect delay = 14.900 ns ( 55.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.700 ns" { RegisterFile:inst4|8dffe:inst3|34 RegisterFile:inst4|EightToOneMux:inst30|readReg[2]~126 busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~11 busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~8 ALU:inst42|varOutput[4]~187 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.700 ns" { RegisterFile:inst4|8dffe:inst3|34 {} RegisterFile:inst4|EightToOneMux:inst30|readReg[2]~126 {} busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~11 {} busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~8 {} ALU:inst42|varOutput[4]~187 {} ALU:inst42|varOutput[4] {} } { 0.000ns 2.700ns 2.800ns 0.000ns 4.200ns 5.200ns } { 0.000ns 2.400ns 2.000ns 2.000ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "8dffe.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/8dffe.bdf" { { 880 264 328 960 "34" "" } } } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.600 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] Control:inst13|ALUOp[0]~1 ALU:inst42|process_0~30 ALU:inst42|varOutput[0]~87 ALU:inst42|varOutput[0]~88 ALU:inst42|varOutput[7]~53 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.600 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} Control:inst13|ALUOp[0]~1 {} ALU:inst42|process_0~30 {} ALU:inst42|varOutput[0]~87 {} ALU:inst42|varOutput[0]~88 {} ALU:inst42|varOutput[7]~53 {} ALU:inst42|varOutput[4] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.700ns 4.300ns 0.000ns 8.300ns 7.900ns 2.700ns 3.100ns 3.000ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.100 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk2Temp RegisterFile:inst4|8dffe:inst3|34 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.100 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk2Temp {} RegisterFile:inst4|8dffe:inst3|34 {} } { 0.000ns 0.000ns 4.100ns 3.000ns 8.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "26.700 ns" { RegisterFile:inst4|8dffe:inst3|34 RegisterFile:inst4|EightToOneMux:inst30|readReg[2]~126 busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~11 busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~8 ALU:inst42|varOutput[4]~187 ALU:inst42|varOutput[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "26.700 ns" { RegisterFile:inst4|8dffe:inst3|34 {} RegisterFile:inst4|EightToOneMux:inst30|readReg[2]~126 {} busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~11 {} busmux:inst23|lpm_mux:$00000|muxlut:$00013|result_node~8 {} ALU:inst42|varOutput[4]~187 {} ALU:inst42|varOutput[4] {} } { 0.000ns 2.700ns 2.800ns 0.000ns 4.200ns 5.200ns } { 0.000ns 2.400ns 2.000ns 2.000ns 2.700ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk aluOutput\[7\] ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 104.700 ns register " "Info: tco from clock \"clk\" to destination pin \"aluOutput\[7\]\" through register \"ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" is 104.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 15 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 15; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 240 -24 144 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst44\|clockTmp 2 REG LC7_B36 3 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC7_B36; Fanout = 3; REG Node = 'Clock1Hz:inst44\|clockTmp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk Clock1Hz:inst44|clockTmp } "NODE_NAME" } } { "Clock1Hz.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Clock1Hz.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 12.700 ns ClockSplitter:inst\|clk1Temp 3 REG LC4_B33 10 " "Info: 3: + IC(2.900 ns) + CELL(1.400 ns) = 12.700 ns; Loc. = LC4_B33; Fanout = 10; REG Node = 'ClockSplitter:inst\|clk1Temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp } "NODE_NAME" } } { "ClockSplitter.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ClockSplitter.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 17.400 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 4 REG LC1_C26 20 " "Info: 4: + IC(4.700 ns) + CELL(0.000 ns) = 17.400 ns; Loc. = LC1_C26; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 32.76 % ) " "Info: Total cell delay = 5.700 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.700 ns ( 67.24 % ) " "Info: Total interconnect delay = 11.700 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "85.900 ns + Longest register pin " "Info: + Longest register to pin delay is 85.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_C26 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C26; Fanout = 20; REG Node = 'ProgramCounter:inst1\|lpm_counter:tempPC_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 15.400 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0 2 MEM EC7_C 1 " "Info: 2: + IC(2.800 ns) + CELL(12.600 ns) = 15.400 ns; Loc. = EC7_C; Fanout = 1; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 17.900 ns Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\] 3 MEM EC7_C 29 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 17.900 ns; Loc. = EC7_C; Fanout = 29; MEM Node = 'Rom:inst3\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.000 ns) 25.500 ns RegisterFile:inst4\|EightToOneMux:inst30\|readReg\[0\]~184 4 COMB LC3_A20 1 " "Info: 4: + IC(5.600 ns) + CELL(2.000 ns) = 25.500 ns; Loc. = LC3_A20; Fanout = 1; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst30\|readReg\[0\]~184'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7] RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~184 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/EightToOneMux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 27.500 ns RegisterFile:inst4\|EightToOneMux:inst30\|readReg\[0\]~136 5 COMB LC4_A20 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 27.500 ns; Loc. = LC4_A20; Fanout = 1; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst30\|readReg\[0\]~136'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~184 RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~136 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/EightToOneMux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.700 ns) 33.800 ns RegisterFile:inst4\|EightToOneMux:inst30\|readReg\[0\]~128 6 COMB LC5_A37 2 " "Info: 6: + IC(3.600 ns) + CELL(2.700 ns) = 33.800 ns; Loc. = LC5_A37; Fanout = 2; COMB Node = 'RegisterFile:inst4\|EightToOneMux:inst30\|readReg\[0\]~128'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~136 RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~128 } "NODE_NAME" } } { "EightToOneMux.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/EightToOneMux.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.000 ns) 40.600 ns busmux:inst23\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~11 7 COMB LC1_C49 1 " "Info: 7: + IC(4.800 ns) + CELL(2.000 ns) = 40.600 ns; Loc. = LC1_C49; Fanout = 1; COMB Node = 'busmux:inst23\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~128 busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~11 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 42.600 ns busmux:inst23\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~8 8 COMB LC2_C49 28 " "Info: 8: + IC(0.000 ns) + CELL(2.000 ns) = 42.600 ns; Loc. = LC2_C49; Fanout = 28; COMB Node = 'busmux:inst23\|lpm_mux:\$00000\|muxlut:\$00009\|result_node~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~11 busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~8 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 128 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.400 ns) + CELL(2.700 ns) 54.700 ns ALU:inst42\|ShiftLeft0~6 9 COMB LC5_F18 3 " "Info: 9: + IC(9.400 ns) + CELL(2.700 ns) = 54.700 ns; Loc. = LC5_F18; Fanout = 3; COMB Node = 'ALU:inst42\|ShiftLeft0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~8 ALU:inst42|ShiftLeft0~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 57.900 ns ALU:inst42\|ShiftLeft0~9 10 COMB LC3_F18 2 " "Info: 10: + IC(0.500 ns) + CELL(2.700 ns) = 57.900 ns; Loc. = LC3_F18; Fanout = 2; COMB Node = 'ALU:inst42\|ShiftLeft0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { ALU:inst42|ShiftLeft0~6 ALU:inst42|ShiftLeft0~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 63.500 ns ALU:inst42\|ShiftLeft0~12 11 COMB LC1_F17 1 " "Info: 11: + IC(2.900 ns) + CELL(2.700 ns) = 63.500 ns; Loc. = LC1_F17; Fanout = 1; COMB Node = 'ALU:inst42\|ShiftLeft0~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ALU:inst42|ShiftLeft0~9 ALU:inst42|ShiftLeft0~12 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 68.300 ns ALU:inst42\|varOutput\[7\]~250 12 COMB LC1_F13 1 " "Info: 12: + IC(2.800 ns) + CELL(2.000 ns) = 68.300 ns; Loc. = LC1_F13; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[7\]~250'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ALU:inst42|ShiftLeft0~12 ALU:inst42|varOutput[7]~250 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 70.300 ns ALU:inst42\|varOutput\[7\]~184 13 COMB LC2_F13 2 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 70.300 ns; Loc. = LC2_F13; Fanout = 2; COMB Node = 'ALU:inst42\|varOutput\[7\]~184'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ALU:inst42|varOutput[7]~250 ALU:inst42|varOutput[7]~184 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.300 ns) + CELL(2.700 ns) 78.300 ns ALU:inst42\|varOutput\[7\]~283 14 COMB LC6_A16 1 " "Info: 14: + IC(5.300 ns) + CELL(2.700 ns) = 78.300 ns; Loc. = LC6_A16; Fanout = 1; COMB Node = 'ALU:inst42\|varOutput\[7\]~283'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { ALU:inst42|varOutput[7]~184 ALU:inst42|varOutput[7]~283 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Users/Tracy/Desktop/SomethingWitty/Processor/ALU.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.000 ns) 85.900 ns aluOutput\[7\] 15 PIN PIN_172 0 " "Info: 15: + IC(2.600 ns) + CELL(5.000 ns) = 85.900 ns; Loc. = PIN_172; Fanout = 0; PIN Node = 'aluOutput\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { ALU:inst42|varOutput[7]~283 aluOutput[7] } "NODE_NAME" } } { "Processor.bdf" "" { Schematic "C:/Users/Tracy/Desktop/SomethingWitty/Processor/Processor.bdf" { { 680 2984 3160 696 "aluOutput\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "45.600 ns ( 53.08 % ) " "Info: Total cell delay = 45.600 ns ( 53.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "40.300 ns ( 46.92 % ) " "Info: Total interconnect delay = 40.300 ns ( 46.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "85.900 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7] RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~184 RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~136 RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~128 busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~11 busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~8 ALU:inst42|ShiftLeft0~6 ALU:inst42|ShiftLeft0~9 ALU:inst42|ShiftLeft0~12 ALU:inst42|varOutput[7]~250 ALU:inst42|varOutput[7]~184 ALU:inst42|varOutput[7]~283 aluOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "85.900 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~184 {} RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~136 {} RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~128 {} busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~11 {} busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~8 {} ALU:inst42|ShiftLeft0~6 {} ALU:inst42|ShiftLeft0~9 {} ALU:inst42|ShiftLeft0~12 {} ALU:inst42|varOutput[7]~250 {} ALU:inst42|varOutput[7]~184 {} ALU:inst42|varOutput[7]~283 {} aluOutput[7] {} } { 0.000ns 2.800ns 0.000ns 5.600ns 0.000ns 3.600ns 4.800ns 0.000ns 9.400ns 0.500ns 2.900ns 2.800ns 0.000ns 5.300ns 2.600ns } { 0.000ns 12.600ns 2.500ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { clk Clock1Hz:inst44|clockTmp ClockSplitter:inst|clk1Temp ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { clk {} clk~out {} Clock1Hz:inst44|clockTmp {} ClockSplitter:inst|clk1Temp {} ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 2.900ns 4.700ns } { 0.000ns 2.900ns 1.400ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "85.900 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7] RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~184 RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~136 RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~128 busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~11 busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~8 ALU:inst42|ShiftLeft0~6 ALU:inst42|ShiftLeft0~9 ALU:inst42|ShiftLeft0~12 ALU:inst42|varOutput[7]~250 ALU:inst42|varOutput[7]~184 ALU:inst42|varOutput[7]~283 aluOutput[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "85.900 ns" { ProgramCounter:inst1|lpm_counter:tempPC_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7]~mem_cell_ra0 {} Rom:inst3|lpm_rom:lpm_rom_component|altrom:srom|q[7] {} RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~184 {} RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~136 {} RegisterFile:inst4|EightToOneMux:inst30|readReg[0]~128 {} busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~11 {} busmux:inst23|lpm_mux:$00000|muxlut:$00009|result_node~8 {} ALU:inst42|ShiftLeft0~6 {} ALU:inst42|ShiftLeft0~9 {} ALU:inst42|ShiftLeft0~12 {} ALU:inst42|varOutput[7]~250 {} ALU:inst42|varOutput[7]~184 {} ALU:inst42|varOutput[7]~283 {} aluOutput[7] {} } { 0.000ns 2.800ns 0.000ns 5.600ns 0.000ns 3.600ns 4.800ns 0.000ns 9.400ns 0.500ns 2.900ns 2.800ns 0.000ns 5.300ns 2.600ns } { 0.000ns 12.600ns 2.500ns 2.000ns 2.000ns 2.700ns 2.000ns 2.000ns 2.700ns 2.700ns 2.700ns 2.000ns 2.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 23:32:39 2013 " "Info: Processing ended: Wed Dec 18 23:32:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
