$date
	Sat Sep 28 00:59:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shift_register $end
$var wire 8 ! data_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # data_in [7:0] $end
$var reg 1 $ reset $end
$var reg 1 % shift_dir $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 8 & data_in [7:0] $end
$var wire 1 $ reset $end
$var wire 1 % shift_dir $end
$var reg 8 ' data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010 '
b10101010 &
1%
1$
b10101010 #
0"
b10101010 !
$end
#5
1"
#10
0"
0$
#15
b1010101 !
b1010101 '
1"
#20
0"
#25
b101010 !
b101010 '
1"
#30
0"
#35
b10101 !
b10101 '
1"
#40
0"
#45
b1010 !
b1010 '
1"
#50
0"
#55
b101 !
b101 '
1"
#60
0"
0%
#65
b1010 !
b1010 '
1"
#70
0"
#75
b10100 !
b10100 '
1"
#80
0"
#85
b101000 !
b101000 '
1"
#90
0"
#95
b1010000 !
b1010000 '
1"
#100
0"
#105
b10100000 !
b10100000 '
1"
#110
0"
