$date
	Sat Jun 30 16:27:51 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFIFO $end
$var wire 1 ! almost_empty $end
$var wire 1 " almost_full $end
$var wire 1 # empty $end
$var wire 1 $ error $end
$var wire 1 % full $end
$var wire 4 & q_b [3:0] $end
$var reg 1 ' clk $end
$var reg 4 ( data_a [3:0] $end
$var reg 1 ) pop $end
$var reg 1 * push $end
$var reg 1 + reset $end
$scope module fifo $end
$var wire 1 , clk $end
$var wire 4 - data_a [3:0] $end
$var wire 1 . pop $end
$var wire 1 / push $end
$var wire 4 0 q_b [3:0] $end
$var wire 1 1 reset $end
$var reg 1 2 almost_empty $end
$var reg 1 3 almost_full $end
$var reg 4 4 contadorR [3:0] $end
$var reg 4 5 contadorW [3:0] $end
$var reg 1 6 empty $end
$var reg 1 7 error $end
$var reg 1 8 full $end
$var reg 1 9 vueltaR $end
$var reg 1 : vueltaW $end
$scope module ram $end
$var wire 4 ; addr_a [3:0] $end
$var wire 4 < addr_b [3:0] $end
$var wire 1 , clk $end
$var wire 4 = data_a [3:0] $end
$var wire 1 . re_b $end
$var wire 1 / we_a $end
$var reg 4 > q_b [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx >
b0 =
bx <
bx ;
x:
x9
x8
x7
x6
bx 5
bx 4
x3
x2
11
bx 0
0/
0.
b0 -
0,
1+
0*
0)
b0 (
0'
bx &
x%
x$
x#
x"
x!
$end
#4000
0:
b0 5
b0 ;
07
0$
02
0!
03
0"
08
0%
16
1#
09
b0 4
b0 <
1'
1,
#8000
0'
0,
#12000
1*
1/
0+
01
1'
1,
#16000
0'
0,
#20000
b1 5
b1 ;
b1 (
b1 -
b1 =
1'
1,
#24000
0'
0,
#28000
b10 5
b10 ;
12
1!
06
0#
b10 (
b10 -
b10 =
1'
1,
#32000
0'
0,
#36000
02
0!
b11 5
b11 ;
b11 (
b11 -
b11 =
1'
1,
#40000
0'
0,
#44000
b100 5
b100 ;
b100 (
b100 -
b100 =
1'
1,
#48000
0'
0,
#52000
b101 5
b101 ;
b101 (
b101 -
b101 =
1)
1.
1'
1,
#56000
0'
0,
#60000
b1 4
b1 <
b110 5
b110 ;
b0 >
b0 &
b0 0
b110 (
b110 -
b110 =
1'
1,
#64000
0'
0,
#68000
b1 >
b1 &
b1 0
b10 4
b10 <
b111 5
b111 ;
b111 (
b111 -
b111 =
1'
1,
#72000
0'
0,
#76000
b11 4
b11 <
1:
b0 5
b0 ;
b10 >
b10 &
b10 0
1'
1,
#80000
0'
0,
#84000
b11 >
b11 &
b11 0
b100 4
b100 <
b1 5
b1 ;
1'
1,
#88000
0'
0,
#92000
b101 4
b101 <
b10 5
b10 ;
b100 >
b100 &
b100 0
1'
1,
#96000
0'
0,
#100000
b101 >
b101 &
b101 0
b110 4
b110 <
b11 5
b11 ;
1'
1,
