set ::env(PROJECT_NAME) mult_8bit
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/mult_8bit/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/mult_8bit/rtl/mult_8bit.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
