{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595149255505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595149255506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 11:00:55 2020 " "Processing started: Sun Jul 19 11:00:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595149255506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1595149255506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1595149255506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1595149256203 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1595149256203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma.sv 2 1 " "Found 2 design units, including 1 entities, in source file dma.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_pkg (SystemVerilog) " "Found design unit 1: dma_pkg (SystemVerilog)" {  } { { "dma_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595149267350 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMA " "Found entity 1: DMA" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595149267350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595149267350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 2 1 " "Found 2 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg (SystemVerilog) " "Found design unit 1: tb_pkg (SystemVerilog)" {  } { { "tb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595149267355 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595149267355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595149267355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file tb_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595149267358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ffill FFILL inverted_residual_block.sv(8) " "Verilog HDL Declaration information at inverted_residual_block.sv(8): object \"ffill\" differs only in case from object \"FFILL\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595149267361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fwrite FWRITE inverted_residual_block.sv(8) " "Verilog HDL Declaration information at inverted_residual_block.sv(8): object \"fwrite\" differs only in case from object \"FWRITE\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595149267361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverted_residual_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file inverted_residual_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverted_residual_block " "Found entity 1: inverted_residual_block" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595149267362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595149267362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595149267365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595149267365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dma_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file dma_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595149267368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_dma.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_dma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_dma " "Found entity 1: testbench_dma" {  } { { "testbench_dma.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench_dma.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595149267372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595149267372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_fmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_fmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_FMI " "Found entity 1: RAM_FMI" {  } { { "RAM_FMI.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM_FMI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595149267376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595149267376 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DMA " "Elaborating entity \"DMA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1595149267429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DMA.sv(189) " "Verilog HDL assignment warning at DMA.sv(189): truncated value with size 32 to match size of target (16)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267493 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DMA.sv(200) " "Verilog HDL assignment warning at DMA.sv(200): truncated value with size 32 to match size of target (11)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(205) " "Verilog HDL assignment warning at DMA.sv(205): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(210) " "Verilog HDL assignment warning at DMA.sv(210): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(211) " "Verilog HDL assignment warning at DMA.sv(211): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(212) " "Verilog HDL assignment warning at DMA.sv(212): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(217) " "Verilog HDL assignment warning at DMA.sv(217): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(218) " "Verilog HDL assignment warning at DMA.sv(218): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(219) " "Verilog HDL assignment warning at DMA.sv(219): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DMA.sv(225) " "Verilog HDL assignment warning at DMA.sv(225): truncated value with size 32 to match size of target (16)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DMA.sv(236) " "Verilog HDL assignment warning at DMA.sv(236): truncated value with size 32 to match size of target (11)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(241) " "Verilog HDL assignment warning at DMA.sv(241): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(246) " "Verilog HDL assignment warning at DMA.sv(246): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(247) " "Verilog HDL assignment warning at DMA.sv(247): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(248) " "Verilog HDL assignment warning at DMA.sv(248): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(253) " "Verilog HDL assignment warning at DMA.sv(253): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(254) " "Verilog HDL assignment warning at DMA.sv(254): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(255) " "Verilog HDL assignment warning at DMA.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DMA.sv(276) " "Verilog HDL assignment warning at DMA.sv(276): truncated value with size 32 to match size of target (16)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(286) " "Verilog HDL assignment warning at DMA.sv(286): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267494 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DMA.sv(287) " "Verilog HDL assignment warning at DMA.sv(287): truncated value with size 32 to match size of target (8)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DMA.sv(292) " "Verilog HDL assignment warning at DMA.sv(292): truncated value with size 32 to match size of target (11)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DMA.sv(316) " "Verilog HDL Case Statement warning at DMA.sv(316): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 316 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[0\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[0\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[1\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[1\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[2\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[2\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[3\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[3\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[4\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[4\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[5\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[5\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[6\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[6\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[7\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[7\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[8\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[8\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[9\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[9\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[10\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[10\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[11\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[11\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[12\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[12\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[13\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[13\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[14\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[14\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[15\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[15\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[16\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[16\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[17\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[17\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[18\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[18\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[19\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[19\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[20\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[20\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267495 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[21\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[21\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[22\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[22\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[23\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[23\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[24\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[24\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[25\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[25\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[26\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[26\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[27\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[27\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[28\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[28\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[29\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[29\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[30\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[30\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[0\]\[31\] DMA.sv(106) " "Inferred latch for \"mem_offset\[0\]\[31\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[0\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[0\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[1\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[1\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[2\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[2\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[3\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[3\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[4\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[4\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[5\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[5\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[6\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[6\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[7\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[7\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[8\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[8\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[9\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[9\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[10\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[10\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[11\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[11\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[12\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[12\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[13\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[13\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267496 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[14\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[14\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[15\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[15\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[16\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[16\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[17\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[17\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[18\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[18\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[19\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[19\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[20\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[20\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[21\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[21\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[22\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[22\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[23\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[23\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[24\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[24\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[25\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[25\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[26\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[26\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[27\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[27\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[28\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[28\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[29\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[29\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[30\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[30\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_offset\[2\]\[31\] DMA.sv(106) " "Inferred latch for \"mem_offset\[2\]\[31\]\" at DMA.sv(106)" {  } { { "DMA.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/DMA.sv" 106 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595149267497 "|DMA"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg " "Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1595149267603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595149267612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 11:01:07 2020 " "Processing ended: Sun Jul 19 11:01:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595149267612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595149267612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595149267612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595149267612 ""}
