// Seed: 3873217794
module module_0 (
    output tri id_0,
    input wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri id_9,
    input wand id_10,
    input supply1 id_11,
    input wand module_0,
    output wire id_13,
    input wand id_14,
    input tri id_15
);
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    output uwire id_2,
    input  tri   id_3,
    output wand  id_4,
    output tri1  id_5,
    input  tri1  id_6,
    input  uwire id_7,
    input  wire  id_8,
    input  tri0  id_9
);
  assign id_5 = (1'h0);
  module_0(
      id_2, id_6, id_5, id_1, id_5, id_1, id_7, id_1, id_2, id_1, id_8, id_3, id_3, id_1, id_9, id_3
  );
  wire id_11;
endmodule
