Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 21:10:16 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.601        0.000                      0                 1394        0.024        0.000                      0                 1394        2.000        0.000                       0                   512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.601        0.000                      0                 1394        0.024        0.000                      0                 1394        8.750        0.000                       0                   508  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.608        0.000                      0                 1394        0.024        0.000                      0                 1394        8.750        0.000                       0                   508  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.601ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.684ns  (logic 5.239ns (38.285%)  route 8.445ns (61.715%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.447     8.367    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X22Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/I0
    Routing       SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.491 f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/O
                                       net (fo=46, routed)          1.185     9.676    u_fwrisc_fpga_top/u_core/u_regfile/p_1_in__0[4]
    Routing       SLICE_X27Y12                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/I0
    Routing       SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.152     9.828 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/O
                                       net (fo=5, routed)           0.520    10.348    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12_n_0
    Routing       SLICE_X27Y10                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_2/I5
    Routing       SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.332    10.680 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_2/O
                                       net (fo=2, routed)           0.845    11.525    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[4]
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                                       clock pessimism             -0.344    17.841    
                                       clock uncertainty           -0.149    17.692    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                                   -0.566    17.126    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.126    
                                       arrival time                         -11.525    
  ---------------------------------------------------------------------------------
                                       slack                                  5.601    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.616ns  (logic 5.239ns (38.478%)  route 8.377ns (61.522%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.447     8.367    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X22Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/I0
    Routing       SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.491 f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/O
                                       net (fo=46, routed)          1.185     9.676    u_fwrisc_fpga_top/u_core/u_regfile/p_1_in__0[4]
    Routing       SLICE_X27Y12                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/I0
    Routing       SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.152     9.828 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/O
                                       net (fo=5, routed)           0.442    10.270    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12_n_0
    Routing       SLICE_X27Y10                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_6/I2
    Routing       SLICE_X27Y10         LUT5 (Prop_lut5_I2_O)        0.332    10.602 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_6/O
                                       net (fo=2, routed)           0.854    11.456    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[0]
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                                       clock pessimism             -0.344    17.841    
                                       clock uncertainty           -0.149    17.692    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                                   -0.566    17.126    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.126    
                                       arrival time                         -11.456    
  ---------------------------------------------------------------------------------
                                       slack                                  5.670    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.596ns  (logic 5.239ns (38.532%)  route 8.357ns (61.468%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.447     8.367    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X22Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/I0
    Routing       SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.491 f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/O
                                       net (fo=46, routed)          1.185     9.676    u_fwrisc_fpga_top/u_core/u_regfile/p_1_in__0[4]
    Routing       SLICE_X27Y12                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/I0
    Routing       SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.152     9.828 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/O
                                       net (fo=5, routed)           0.441    10.269    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12_n_0
    Routing       SLICE_X27Y10                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_4/I3
    Routing       SLICE_X27Y10         LUT4 (Prop_lut4_I3_O)        0.332    10.601 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_4/O
                                       net (fo=2, routed)           0.836    11.437    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[2]
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                                       clock pessimism             -0.344    17.841    
                                       clock uncertainty           -0.149    17.692    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                                   -0.566    17.126    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.126    
                                       arrival time                         -11.437    
  ---------------------------------------------------------------------------------
                                       slack                                  5.689    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 5.003ns (36.970%)  route 8.530ns (63.030%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.826    11.373    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.149    17.671    
                  RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                                   -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  ---------------------------------------------------------------------------------
                                       required time                         17.139    
                                       arrival time                         -11.373    
  ---------------------------------------------------------------------------------
                                       slack                                  5.766    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 5.003ns (36.970%)  route 8.530ns (63.030%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.826    11.373    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.149    17.671    
                  RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                                   -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  ---------------------------------------------------------------------------------
                                       required time                         17.139    
                                       arrival time                         -11.373    
  ---------------------------------------------------------------------------------
                                       slack                                  5.766    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 5.003ns (36.970%)  route 8.530ns (63.030%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.826    11.373    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.149    17.671    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                                   -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.139    
                                       arrival time                         -11.373    
  ---------------------------------------------------------------------------------
                                       slack                                  5.766    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.459ns  (logic 5.003ns (37.171%)  route 8.456ns (62.828%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.752    11.300    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.149    17.671    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                                   -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.139    
                                       arrival time                         -11.300    
  ---------------------------------------------------------------------------------
                                       slack                                  5.839    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 5.003ns (37.235%)  route 8.433ns (62.765%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.729    11.277    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.149    17.671    
                  RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                                   -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  ---------------------------------------------------------------------------------
                                       required time                         17.139    
                                       arrival time                         -11.277    
  ---------------------------------------------------------------------------------
                                       slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 5.003ns (37.235%)  route 8.433ns (62.765%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.729    11.277    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.149    17.671    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                                   -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.139    
                                       arrival time                         -11.277    
  ---------------------------------------------------------------------------------
                                       slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 5.003ns (37.235%)  route 8.433ns (62.765%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.729    11.277    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.149    17.671    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                                   -0.532    17.139    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.139    
                                       arrival time                         -11.277    
  ---------------------------------------------------------------------------------
                                       slack                                  5.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/ADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/ADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.184ns (40.290%)  route 0.273ns (59.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_core/clk_out1
                  SLICE_X22Y11         FDSE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.308 r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/Q
                                       net (fo=8, routed)           0.273    -0.035    u_fwrisc_fpga_top/u_core/cycle_counter_reg__0[0]
    Routing       SLICE_X20Y11                                                      r  u_fwrisc_fpga_top/u_core/cycle_counter[4]_i_1/I3
    Routing       SLICE_X20Y11         LUT5 (Prop_lut5_I3_O)        0.043     0.008 r  u_fwrisc_fpga_top/u_core/cycle_counter[4]_i_1/O
                                       net (fo=1, routed)           0.000     0.008    u_fwrisc_fpga_top/u_core/p_0_in__1[4]
    Routing       SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.830    -0.212    u_fwrisc_fpga_top/u_core/clk_out1
                  SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[4]/C
                                       clock pessimism              0.029    -0.183    
                  SLICE_X20Y11         FDRE (Hold_fdre_C_D)         0.131    -0.052    u_fwrisc_fpga_top/u_core/cycle_counter_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.052    
                                       arrival time                           0.008    
  ---------------------------------------------------------------------------------
                                       slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/cycle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.550%)  route 0.273ns (59.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_core/clk_out1
                  SLICE_X22Y11         FDSE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.308 r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/Q
                                       net (fo=8, routed)           0.273    -0.035    u_fwrisc_fpga_top/u_core/cycle_counter_reg__0[0]
    Routing       SLICE_X20Y11                                                      r  u_fwrisc_fpga_top/u_core/cycle_counter[3]_i_1/I1
    Routing       SLICE_X20Y11         LUT4 (Prop_lut4_I1_O)        0.045     0.010 r  u_fwrisc_fpga_top/u_core/cycle_counter[3]_i_1/O
                                       net (fo=1, routed)           0.000     0.010    u_fwrisc_fpga_top/u_core/p_0_in__1[3]
    Routing       SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.830    -0.212    u_fwrisc_fpga_top/u_core/clk_out1
                  SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[3]/C
                                       clock pessimism              0.029    -0.183    
                  SLICE_X20Y11         FDRE (Hold_fdre_C_D)         0.121    -0.062    u_fwrisc_fpga_top/u_core/cycle_counter_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.062    
                                       arrival time                           0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1     u_fwrisc_fpga_top/rom_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.684ns  (logic 5.239ns (38.285%)  route 8.445ns (61.715%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.447     8.367    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X22Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/I0
    Routing       SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.491 f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/O
                                       net (fo=46, routed)          1.185     9.676    u_fwrisc_fpga_top/u_core/u_regfile/p_1_in__0[4]
    Routing       SLICE_X27Y12                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/I0
    Routing       SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.152     9.828 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/O
                                       net (fo=5, routed)           0.520    10.348    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12_n_0
    Routing       SLICE_X27Y10                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_2/I5
    Routing       SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.332    10.680 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_2/O
                                       net (fo=2, routed)           0.845    11.525    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[4]
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[9]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                                       clock pessimism             -0.344    17.841    
                                       clock uncertainty           -0.141    17.700    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                                   -0.566    17.134    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.134    
                                       arrival time                         -11.525    
  ---------------------------------------------------------------------------------
                                       slack                                  5.608    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.616ns  (logic 5.239ns (38.478%)  route 8.377ns (61.522%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.447     8.367    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X22Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/I0
    Routing       SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.491 f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/O
                                       net (fo=46, routed)          1.185     9.676    u_fwrisc_fpga_top/u_core/u_regfile/p_1_in__0[4]
    Routing       SLICE_X27Y12                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/I0
    Routing       SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.152     9.828 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/O
                                       net (fo=5, routed)           0.442    10.270    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12_n_0
    Routing       SLICE_X27Y10                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_6/I2
    Routing       SLICE_X27Y10         LUT5 (Prop_lut5_I2_O)        0.332    10.602 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_6/O
                                       net (fo=2, routed)           0.854    11.456    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[0]
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[5]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                                       clock pessimism             -0.344    17.841    
                                       clock uncertainty           -0.141    17.700    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                                   -0.566    17.134    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.134    
                                       arrival time                         -11.456    
  ---------------------------------------------------------------------------------
                                       slack                                  5.677    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.596ns  (logic 5.239ns (38.532%)  route 8.357ns (61.468%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.815ns = ( 18.185 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.344ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.447     8.367    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X22Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/I0
    Routing       SLICE_X22Y13         LUT6 (Prop_lut6_I0_O)        0.124     8.491 f  u_fwrisc_fpga_top/u_core/u_regfile/state[7]_i_1/O
                                       net (fo=46, routed)          1.185     9.676    u_fwrisc_fpga_top/u_core/u_regfile/p_1_in__0[4]
    Routing       SLICE_X27Y12                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/I0
    Routing       SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.152     9.828 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12/O
                                       net (fo=5, routed)           0.441    10.269    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_12_n_0
    Routing       SLICE_X27Y10                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_4/I3
    Routing       SLICE_X27Y10         LUT4 (Prop_lut4_I3_O)        0.332    10.601 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_i_4/O
                                       net (fo=2, routed)           0.836    11.437    u_fwrisc_fpga_top/u_core/u_regfile/rb_raddr[2]
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/ADDRARDADDR[7]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.535    18.185    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                                       clock pessimism             -0.344    17.841    
                                       clock uncertainty           -0.141    17.700    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                                   -0.566    17.134    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.134    
                                       arrival time                         -11.437    
  ---------------------------------------------------------------------------------
                                       slack                                  5.696    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 5.003ns (36.970%)  route 8.530ns (63.030%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.826    11.373    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.141    17.679    
                  RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                                   -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  ---------------------------------------------------------------------------------
                                       required time                         17.147    
                                       arrival time                         -11.373    
  ---------------------------------------------------------------------------------
                                       slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 5.003ns (36.970%)  route 8.530ns (63.030%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.826    11.373    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.141    17.679    
                  RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                                   -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  ---------------------------------------------------------------------------------
                                       required time                         17.147    
                                       arrival time                         -11.373    
  ---------------------------------------------------------------------------------
                                       slack                                  5.773    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 5.003ns (36.970%)  route 8.530ns (63.030%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.826    11.373    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.141    17.679    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                                   -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.147    
                                       arrival time                         -11.373    
  ---------------------------------------------------------------------------------
                                       slack                                  5.773    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.459ns  (logic 5.003ns (37.171%)  route 8.456ns (62.828%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.752    11.300    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.141    17.679    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                                   -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.147    
                                       arrival time                         -11.300    
  ---------------------------------------------------------------------------------
                                       slack                                  5.847    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 5.003ns (37.235%)  route 8.433ns (62.765%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.729    11.277    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y6          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.141    17.679    
                  RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                                   -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  ---------------------------------------------------------------------------------
                                       required time                         17.147    
                                       arrival time                         -11.277    
  ---------------------------------------------------------------------------------
                                       slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 5.003ns (37.235%)  route 8.433ns (62.765%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.729    11.277    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.141    17.679    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                                   -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.147    
                                       arrival time                         -11.277    
  ---------------------------------------------------------------------------------
                                       slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.436ns  (logic 5.003ns (37.235%)  route 8.433ns (62.765%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 18.188 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.159ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.707    -2.159    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  ---------------------------------------------------------------------------------    -------------------
    Routing       RAMB18_X1Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                                    2.454     0.295 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[4]
                                       net (fo=5, routed)           1.578     1.873    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[4]
    Routing       SLICE_X18Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/I0
    Routing       SLICE_X18Y13         LUT2 (Prop_lut2_I0_O)        0.150     2.023 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[4]_i_1/O
                                       net (fo=7, routed)           1.078     3.101    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_4
    Routing       SLICE_X21Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/I4
    Routing       SLICE_X21Y18         LUT6 (Prop_lut6_I4_O)        0.326     3.427 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                                       net (fo=1, routed)           0.539     3.966    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/I0
    Routing       SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.124     4.090 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3/O
                                       net (fo=1, routed)           0.000     4.090    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    Routing       SLICE_X23Y18                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/S[1]
    Routing       SLICE_X23Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     4.640 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                                       net (fo=1, routed)           0.000     4.640    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    Routing       SLICE_X23Y19                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CI
    Routing       SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     4.754 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                                       net (fo=1, routed)           0.000     4.754    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    Routing       SLICE_X23Y20                                                      r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CI
    Routing       SLICE_X23Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228     4.982 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                                       net (fo=1, routed)           0.552     5.534    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/I0
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I0_O)        0.313     5.847 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20/O
                                       net (fo=1, routed)           0.433     6.280    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_20_n_0
    Routing       SLICE_X23Y22                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/I5
    Routing       SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124     6.404 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15/O
                                       net (fo=2, routed)           0.522     6.927    u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_15_n_0
    Routing       SLICE_X24Y16                                                      r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/I2
    Routing       SLICE_X24Y16         LUT4 (Prop_lut4_I2_O)        0.124     7.051 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_11/O
                                       net (fo=31, routed)          0.746     7.797    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[30]_0
    Routing       SLICE_X21Y13                                                      f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/I1
    Routing       SLICE_X21Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.921 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61/O
                                       net (fo=11, routed)          0.894     8.815    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_61_n_0
    Routing       SLICE_X28Y11                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/I2
    Routing       SLICE_X28Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.939 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_11/O
                                       net (fo=3, routed)           0.986     9.925    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[1]
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/I0
    Routing       SLICE_X26Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.049 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199/O
                                       net (fo=1, routed)           0.375    10.424    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_199_n_0
    Routing       SLICE_X26Y13                                                      r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/I0
    Routing       SLICE_X26Y13         LUT6 (Prop_lut6_I0_O)        0.124    10.548 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                                       net (fo=8, routed)           0.729    11.277    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    Routing       RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                   20.000    20.000 r  
                  L16                                               0.000    20.000 r  clock (IN)
                                       net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         1.538    18.188    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
                  RAMB18_X1Y7          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                                       clock pessimism             -0.368    17.820    
                                       clock uncertainty           -0.141    17.679    
                  RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                                   -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  ---------------------------------------------------------------------------------
                                       required time                         17.147    
                                       arrival time                         -11.277    
  ---------------------------------------------------------------------------------
                                       slack                                  5.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/ADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.219ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.556    -0.453    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
                  SLICE_X13Y23         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                                       net (fo=21, routed)          0.206    -0.106    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    Routing       SLICE_X12Y23         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/ADR0
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.821    -0.221    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
                  SLICE_X12Y23         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
                                       clock pessimism             -0.219    -0.440    
                  SLICE_X12Y23         RAMS32 (Hold_rams32_CLK_ADR0)
                                                                    0.310    -0.130    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1
  ---------------------------------------------------------------------------------
                                       required time                          0.130    
                                       arrival time                          -0.106    
  ---------------------------------------------------------------------------------
                                       slack                                  0.024    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.184ns (40.290%)  route 0.273ns (59.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_core/clk_out1
                  SLICE_X22Y11         FDSE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.308 r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/Q
                                       net (fo=8, routed)           0.273    -0.035    u_fwrisc_fpga_top/u_core/cycle_counter_reg__0[0]
    Routing       SLICE_X20Y11                                                      r  u_fwrisc_fpga_top/u_core/cycle_counter[4]_i_1/I3
    Routing       SLICE_X20Y11         LUT5 (Prop_lut5_I3_O)        0.043     0.008 r  u_fwrisc_fpga_top/u_core/cycle_counter[4]_i_1/O
                                       net (fo=1, routed)           0.000     0.008    u_fwrisc_fpga_top/u_core/p_0_in__1[4]
    Routing       SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.830    -0.212    u_fwrisc_fpga_top/u_core/clk_out1
                  SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[4]/C
                                       clock pessimism              0.029    -0.183    
                  SLICE_X20Y11         FDRE (Hold_fdre_C_D)         0.131    -0.052    u_fwrisc_fpga_top/u_core/cycle_counter_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                          0.052    
                                       arrival time                           0.008    
  ---------------------------------------------------------------------------------
                                       slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/cycle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.550%)  route 0.273ns (59.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.212ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.560    -0.449    u_fwrisc_fpga_top/u_core/clk_out1
                  SLICE_X22Y11         FDSE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X22Y11         FDSE (Prop_fdse_C_Q)         0.141    -0.308 r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[0]/Q
                                       net (fo=8, routed)           0.273    -0.035    u_fwrisc_fpga_top/u_core/cycle_counter_reg__0[0]
    Routing       SLICE_X20Y11                                                      r  u_fwrisc_fpga_top/u_core/cycle_counter[3]_i_1/I1
    Routing       SLICE_X20Y11         LUT4 (Prop_lut4_I1_O)        0.045     0.010 r  u_fwrisc_fpga_top/u_core/cycle_counter[3]_i_1/O
                                       net (fo=1, routed)           0.000     0.010    u_fwrisc_fpga_top/u_core/p_0_in__1[3]
    Routing       SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_clk_wiz_0_1 rise edge)
                                                                    0.000     0.000 r  
                  L16                                               0.000     0.000 r  clock (IN)
                                       net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
                  L16                                                               r  u_clock_gen/inst/clkin1_ibufg/I
                  L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
                  PLLE2_ADV_X0Y1                                                    r  u_clock_gen/inst/plle2_adv_inst/CLKIN1
                  PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                                   -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
                  BUFGCTRL_X0Y16                                                    r  u_clock_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                                       net (fo=506, routed)         0.830    -0.212    u_fwrisc_fpga_top/u_core/clk_out1
                  SLICE_X20Y11         FDRE                                         r  u_fwrisc_fpga_top/u_core/cycle_counter_reg[3]/C
                                       clock pessimism              0.029    -0.183    
                  SLICE_X20Y11         FDRE (Hold_fdre_C_D)         0.121    -0.062    u_fwrisc_fpga_top/u_core/cycle_counter_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                          0.062    
                                       arrival time                           0.010    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y0     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y1     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y6     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1     u_fwrisc_fpga_top/rom_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y20     u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y23    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



