// Seed: 1506682778
module module_0 ();
  generate
    assign id_1[module_0] = 1 * 1'b0 - 1'h0;
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    input uwire id_6,
    input uwire id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri0 id_12
);
  assign id_12 = id_3;
  module_0();
endmodule
