Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Oct 30 17:35:01 2021
| Host         : DESKTOP-NDG2QTT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/Matteo/Desktop/Sistemi_Digitali/ConvSimd/timing_report.txt
| Design       : CONV_SIMD_3X3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 39 input ports with no input delay specified. (HIGH)

RST
SIMD
START
w00[0]
w00[1]
w00[2]
w00[3]
w01[0]
w01[1]
w01[2]
w01[3]
w02[0]
w02[1]
w02[2]
w02[3]
w10[0]
w10[1]
w10[2]
w10[3]
w11[0]
w11[1]
w11[2]
w11[3]
w12[0]
w12[1]
w12[2]
w12[3]
w20[0]
w20[1]
w20[2]
w20[3]
w21[0]
w21[1]
w21[2]
w21[3]
w22[0]
w22[1]
w22[2]
w22[3]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

PIXEL_OUT[0]
PIXEL_OUT[10]
PIXEL_OUT[11]
PIXEL_OUT[12]
PIXEL_OUT[13]
PIXEL_OUT[14]
PIXEL_OUT[15]
PIXEL_OUT[16]
PIXEL_OUT[17]
PIXEL_OUT[18]
PIXEL_OUT[19]
PIXEL_OUT[1]
PIXEL_OUT[20]
PIXEL_OUT[21]
PIXEL_OUT[22]
PIXEL_OUT[23]
PIXEL_OUT[24]
PIXEL_OUT[25]
PIXEL_OUT[26]
PIXEL_OUT[27]
PIXEL_OUT[28]
PIXEL_OUT[29]
PIXEL_OUT[2]
PIXEL_OUT[30]
PIXEL_OUT[31]
PIXEL_OUT[3]
PIXEL_OUT[4]
PIXEL_OUT[5]
PIXEL_OUT[6]
PIXEL_OUT[7]
PIXEL_OUT[8]
PIXEL_OUT[9]
valid

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.402        0.000                      0                 7982        0.049        0.000                      0                 7982        6.020        0.000                       0                  2698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.402        0.000                      0                 7982        0.049        0.000                      0                 7982        6.020        0.000                       0                  2698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/P11_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.669ns  (logic 0.419ns (3.307%)  route 12.250ns (96.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.250    17.545    CONVOLUTORE/RST_c
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/P11_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/P11_reg[3]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X29Y54         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/P11_reg[3]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.545    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/bit8_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.669ns  (logic 0.419ns (3.307%)  route 12.250ns (96.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.250    17.545    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/bit8_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/bit8_1_reg[1]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X29Y54         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/bit8_1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.545    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/bit8_1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.669ns  (logic 0.419ns (3.307%)  route 12.250ns (96.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.250    17.545    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/bit8_1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/bit8_1_reg[2]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X29Y54         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/bit8_1_reg[2]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.545    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/bit8_2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.669ns  (logic 0.419ns (3.307%)  route 12.250ns (96.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.250    17.545    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/bit8_2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/bit8_2_reg[1]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X29Y54         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/bit8_2_reg[1]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.545    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/bit8_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.669ns  (logic 0.419ns (3.307%)  route 12.250ns (96.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.250    17.545    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/bit8_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/bit8_2_reg[2]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X29Y54         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/bit8_2_reg[2]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.545    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/pix_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.669ns  (logic 0.419ns (3.307%)  route 12.250ns (96.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.250    17.545    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/pix_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X29Y54         FDRE                                         r  CONVOLUTORE/PIXEL12/pix_in_reg[3]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X29Y54         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/pix_in_reg[3]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.545    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/RegSum6_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.566ns  (logic 0.419ns (3.334%)  route 12.147ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.147    17.442    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X32Y51         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum6_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum6_reg[10]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X32Y51         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/RegSum6_reg[10]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.442    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/RegSum6_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.566ns  (logic 0.419ns (3.334%)  route 12.147ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.147    17.442    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X32Y51         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum6_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum6_reg[11]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X32Y51         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/RegSum6_reg[11]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.442    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/RegSum6_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.566ns  (logic 0.419ns (3.334%)  route 12.147ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.147    17.442    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X32Y51         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum6_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum6_reg[12]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X32Y51         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/RegSum6_reg[12]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.442    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 CONTROL_UNIT/RST_OUTT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL12/RegSum6_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.566ns  (logic 0.419ns (3.334%)  route 12.147ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns = ( 18.335 - 14.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.816     4.876    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  CONTROL_UNIT/RST_OUTT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.419     5.295 r  CONTROL_UNIT/RST_OUTT_reg/Q
                         net (fo=2499, routed)       12.147    17.442    CONVOLUTORE/PIXEL12/RST_c
    SLICE_X32Y51         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum6_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    N15                                               0.000    14.000 r  CLK (IN)
                         net (fo=0)                   0.000    14.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814    14.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911    16.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.518    18.335    CONVOLUTORE/PIXEL12/CLK_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  CONVOLUTORE/PIXEL12/RegSum6_reg[13]/C
                         clock pessimism              0.251    18.586    
                         clock uncertainty           -0.035    18.550    
    SLICE_X32Y51         FDRE (Setup_fdre_C_R)       -0.604    17.946    CONVOLUTORE/PIXEL12/RegSum6_reg[13]
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                         -17.442    
  -------------------------------------------------------------------
                         slack                                  0.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 CONVOLUTORE/P02_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/P01_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.820%)  route 0.316ns (69.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.602     1.444    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  CONVOLUTORE/P02_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  CONVOLUTORE/P02_reg[8]/Q
                         net (fo=2, routed)           0.316     1.902    CONVOLUTORE/P01_reg[15]_0[8]
    SLICE_X4Y41          FDRE                                         r  CONVOLUTORE/P01_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.943     2.032    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  CONVOLUTORE/P01_reg[8]/C
                         clock pessimism             -0.251     1.780    
    SLICE_X4Y41          FDRE (Hold_fdre_C_D)         0.072     1.852    CONVOLUTORE/P01_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL10/RegSum2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL10/RegSum6_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.521%)  route 0.276ns (54.479%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.574     1.416    CONVOLUTORE/PIXEL10/CLK_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  CONVOLUTORE/PIXEL10/RegSum2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  CONVOLUTORE/PIXEL10/RegSum2_reg[2]/Q
                         net (fo=4, routed)           0.075     1.633    CONVOLUTORE/PIXEL10/RegSum2[2]
    SLICE_X14Y51                                                      r  CONVOLUTORE/PIXEL10/RegSum6[6]_i_2__4/I0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.678 r  CONVOLUTORE/PIXEL10/RegSum6[6]_i_2__4/O
                         net (fo=3, routed)           0.201     1.879    CONVOLUTORE/PIXEL10/adder5/cint_4
    SLICE_X12Y49                                                      r  CONVOLUTORE/PIXEL10/RegSum6[5]_i_1__4/I2
    SLICE_X12Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.924 r  CONVOLUTORE/PIXEL10/RegSum6[5]_i_1__4/O
                         net (fo=1, routed)           0.000     1.924    CONVOLUTORE/PIXEL10/outsum5[5]
    SLICE_X12Y49         FDRE                                         r  CONVOLUTORE/PIXEL10/RegSum6_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.915     2.004    CONVOLUTORE/PIXEL10/CLK_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  CONVOLUTORE/PIXEL10/RegSum6_reg[5]/C
                         clock pessimism             -0.251     1.752    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.120     1.872    CONVOLUTORE/PIXEL10/RegSum6_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.187%)  route 0.277ns (62.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.638     1.481    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[13]/Q
                         net (fo=1, routed)           0.277     1.922    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.957     2.046    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.562    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.858    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL11/pix_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/FIFO2/my_fifo_reg[31][7]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.128ns (31.890%)  route 0.273ns (68.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.639     1.482    CONVOLUTORE/PIXEL11/CLK_IBUF_BUFG
    SLICE_X18Y49         FDRE                                         r  CONVOLUTORE/PIXEL11/pix_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  CONVOLUTORE/PIXEL11/pix_in_reg[7]/Q
                         net (fo=6, routed)           0.273     1.883    CONVOLUTORE/FIFO2/pix_in_reg[7]
    SLICE_X10Y50         SRLC32E                                      r  CONVOLUTORE/FIFO2/my_fifo_reg[31][7]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.845     1.934    CONVOLUTORE/FIFO2/CLK_IBUF_BUFG
    SLICE_X10Y50         SRLC32E                                      r  CONVOLUTORE/FIFO2/my_fifo_reg[31][7]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
                         clock pessimism             -0.251     1.682    
    SLICE_X10Y50         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.812    CONVOLUTORE/FIFO2/my_fifo_reg[31][7]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CONVOLUTORE/P02_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL02/pix_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.247ns (45.644%)  route 0.294ns (54.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.602     1.444    CONVOLUTORE/CLK_IBUF_BUFG
    SLICE_X6Y52          FDRE                                         r  CONVOLUTORE/P02_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.148     1.592 r  CONVOLUTORE/P02_reg[1]/Q
                         net (fo=2, routed)           0.294     1.886    CONTROL_UNIT/P02_reg[15][1]
    SLICE_X2Y49                                                       r  CONTROL_UNIT/MUX_SIMD_5/pix_in[1]_i_1/I4
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.099     1.985 r  CONTROL_UNIT/MUX_SIMD_5/pix_in[1]_i_1/O
                         net (fo=1, routed)           0.000     1.985    CONVOLUTORE/PIXEL02/PADDING_reg[2][1]
    SLICE_X2Y49          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.946     2.035    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[1]/C
                         clock pessimism             -0.251     1.783    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.131     1.914    CONVOLUTORE/PIXEL02/pix_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 CONTROL_UNIT/address_mem_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.839%)  route 0.335ns (67.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.639     1.482    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  CONTROL_UNIT/address_mem_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  CONTROL_UNIT/address_mem_out_reg[8]/Q
                         net (fo=6, routed)           0.335     1.981    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.886     1.975    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.724    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.907    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.210%)  route 0.289ns (63.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.638     1.481    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  CONVOLUTORE/SOMMA_FINALE/PIXEL_OUT_reg[10]/Q
                         net (fo=1, routed)           0.289     1.934    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.957     2.046    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.562    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.858    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CONVOLUTORE/FIFO1/my_fifo_reg_r_15/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/FIFO1/my_fifo_reg_r_16/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.054%)  route 0.170ns (50.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.640     1.483    CONVOLUTORE/FIFO1/CLK_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  CONVOLUTORE/FIFO1/my_fifo_reg_r_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  CONVOLUTORE/FIFO1/my_fifo_reg_r_15/Q
                         net (fo=1, routed)           0.170     1.817    CONVOLUTORE/FIFO1/my_fifo_reg_r_15_n_0
    SLICE_X8Y50          FDRE                                         r  CONVOLUTORE/FIFO1/my_fifo_reg_r_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.845     1.934    CONVOLUTORE/FIFO1/CLK_IBUF_BUFG
    SLICE_X8Y50          FDRE                                         r  CONVOLUTORE/FIFO1/my_fifo_reg_r_16/C
                         clock pessimism             -0.251     1.682    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.059     1.741    CONVOLUTORE/FIFO1/my_fifo_reg_r_16
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CONVOLUTORE/PIXEL02/pix_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/PIXEL02/nove_bit2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.230ns (55.154%)  route 0.187ns (44.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.669     1.512    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  CONVOLUTORE/PIXEL02/pix_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     1.640 f  CONVOLUTORE/PIXEL02/pix_in_reg[3]/Q
                         net (fo=4, routed)           0.187     1.827    CONVOLUTORE/PIXEL02/pix_in_reg_n_0_[3]
    SLICE_X2Y50                                                       f  CONVOLUTORE/PIXEL02/nove_bit2[3]_i_1__5/I0
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.102     1.929 r  CONVOLUTORE/PIXEL02/nove_bit2[3]_i_1__5/O
                         net (fo=1, routed)           0.000     1.929    CONVOLUTORE/PIXEL02/temp9_1[3]
    SLICE_X2Y50          FDRE                                         r  CONVOLUTORE/PIXEL02/nove_bit2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.876     1.965    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X2Y50          FDRE                                         r  CONVOLUTORE/PIXEL02/nove_bit2_reg[3]/C
                         clock pessimism             -0.251     1.713    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.131     1.844    CONVOLUTORE/PIXEL02/nove_bit2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CONTROL_UNIT/address_mem_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.079%)  route 0.347ns (67.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.639     1.482    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  CONTROL_UNIT/address_mem_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  CONTROL_UNIT/address_mem_out_reg[5]/Q
                         net (fo=6, routed)           0.347     1.993    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.886     1.975    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.251     1.724    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.907    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y10  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y10  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y11  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y11  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y8   CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y8   CONVOLUTORE/MEM_IN/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y9   CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y9   CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y12  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         14.000      11.424     RAMB36_X0Y12  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y46  CONVOLUTORE/FIFO1/my_fifo_reg[31][10]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y40  CONVOLUTORE/FIFO1/my_fifo_reg[31][11]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y44  CONVOLUTORE/FIFO1/my_fifo_reg[31][12]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y46  CONVOLUTORE/FIFO1/my_fifo_reg[31][13]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y40  CONVOLUTORE/FIFO1/my_fifo_reg[31][14]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y42  CONVOLUTORE/FIFO1/my_fifo_reg[31][15]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y42  CONVOLUTORE/FIFO1/my_fifo_reg[31][8]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y44  CONVOLUTORE/FIFO1/my_fifo_reg[31][9]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X34Y46  CONVOLUTORE/FIFO1/my_fifo_reg[59][10]_srl28___CONVOLUTORE_FIFO1_my_fifo_reg_r_58/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y40  CONVOLUTORE/FIFO1/my_fifo_reg[59][11]_srl28___CONVOLUTORE_FIFO1_my_fifo_reg_r_58/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X30Y46  CONVOLUTORE/PIXEL20/RegSum6_reg[0]_srl3___CONVOLUTORE_FIFO1_my_fifo_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.000       6.020      SLICE_X30Y46  CONVOLUTORE/PIXEL20/RegSum6_reg[1]_srl2___CONVOLUTORE_FIFO1_my_fifo_reg_r_0/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y48  CONVOLUTORE/FIFO1/my_fifo_reg[31][0]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y50  CONVOLUTORE/FIFO1/my_fifo_reg[31][1]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y48  CONVOLUTORE/FIFO1/my_fifo_reg[31][2]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y50  CONVOLUTORE/FIFO1/my_fifo_reg[31][3]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y52  CONVOLUTORE/FIFO1/my_fifo_reg[31][4]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y52  CONVOLUTORE/FIFO1/my_fifo_reg[31][5]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y44  CONVOLUTORE/FIFO1/my_fifo_reg[31][6]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         7.000       6.020      SLICE_X30Y44  CONVOLUTORE/FIFO1/my_fifo_reg[31][7]_srl32___CONVOLUTORE_FIFO1_my_fifo_reg_r_30/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.273ns  (logic 3.525ns (42.613%)  route 4.747ns (57.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           4.747    10.550    PIXEL_OUT_OBUF[16]
    K13                                                               r  PIXEL_OUT_OBUF[16]_inst/I
    K13                  OBUF (Prop_obuf_I_O)         2.643    13.194 r  PIXEL_OUT_OBUF[16]_inst/O
                         net (fo=0)                   0.000    13.194    PIXEL_OUT[16]
    K13                                                               r  PIXEL_OUT[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.064ns  (logic 3.528ns (43.744%)  route 4.537ns (56.256%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           4.537    10.340    PIXEL_OUT_OBUF[15]
    J13                                                               r  PIXEL_OUT_OBUF[15]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         2.646    12.985 r  PIXEL_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.985    PIXEL_OUT[15]
    J13                                                               r  PIXEL_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.115ns  (logic 3.548ns (43.722%)  route 4.567ns (56.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.682     4.741    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.623 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           4.567    10.190    PIXEL_OUT_OBUF[31]
    A14                                                               r  PIXEL_OUT_OBUF[31]_inst/I
    A14                  OBUF (Prop_obuf_I_O)         2.666    12.856 r  PIXEL_OUT_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.856    PIXEL_OUT[31]
    A14                                                               r  PIXEL_OUT[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 3.496ns (44.266%)  route 4.402ns (55.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           4.402    10.205    PIXEL_OUT_OBUF[13]
    G17                                                               r  PIXEL_OUT_OBUF[13]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         2.614    12.819 r  PIXEL_OUT_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.819    PIXEL_OUT[13]
    G17                                                               r  PIXEL_OUT[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 3.542ns (44.964%)  route 4.336ns (55.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           4.336    10.139    PIXEL_OUT_OBUF[10]
    C16                                                               r  PIXEL_OUT_OBUF[10]_inst/I
    C16                  OBUF (Prop_obuf_I_O)         2.660    12.799 r  PIXEL_OUT_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.799    PIXEL_OUT[10]
    C16                                                               r  PIXEL_OUT[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 3.514ns (44.663%)  route 4.354ns (55.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           4.354    10.157    PIXEL_OUT_OBUF[11]
    H15                                                               r  PIXEL_OUT_OBUF[11]_inst/I
    H15                  OBUF (Prop_obuf_I_O)         2.632    12.788 r  PIXEL_OUT_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.788    PIXEL_OUT[11]
    H15                                                               r  PIXEL_OUT[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.990ns  (logic 3.509ns (43.920%)  route 4.481ns (56.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.682     4.741    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882     5.623 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           4.481    10.104    PIXEL_OUT_OBUF[28]
    E15                                                               r  PIXEL_OUT_OBUF[28]_inst/I
    E15                  OBUF (Prop_obuf_I_O)         2.627    12.731 r  PIXEL_OUT_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.731    PIXEL_OUT[28]
    E15                                                               r  PIXEL_OUT[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 3.534ns (44.699%)  route 4.372ns (55.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.682     4.741    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.882     5.623 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           4.372     9.995    PIXEL_OUT_OBUF[29]
    A18                                                               r  PIXEL_OUT_OBUF[29]_inst/I
    A18                  OBUF (Prop_obuf_I_O)         2.652    12.647 r  PIXEL_OUT_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.647    PIXEL_OUT[29]
    A18                                                               r  PIXEL_OUT[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.672ns  (logic 3.495ns (45.558%)  route 4.177ns (54.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.862     4.921    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     5.803 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           4.177     9.980    PIXEL_OUT_OBUF[14]
    H17                                                               r  PIXEL_OUT_OBUF[14]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         2.613    12.593 r  PIXEL_OUT_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.593    PIXEL_OUT[14]
    H17                                                               r  PIXEL_OUT[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.794ns  (logic 3.514ns (45.082%)  route 4.281ns (54.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.686     4.745    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     5.627 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           4.281     9.908    PIXEL_OUT_OBUF[25]
    C15                                                               r  PIXEL_OUT_OBUF[25]_inst/I
    C15                  OBUF (Prop_obuf_I_O)         2.632    12.539 r  PIXEL_OUT_OBUF[25]_inst/O
                         net (fo=0)                   0.000    12.539    PIXEL_OUT[25]
    C15                                                               r  PIXEL_OUT[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CONTROL_UNIT/VALID_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.306ns (65.713%)  route 0.681ns (34.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.637     1.480    CONTROL_UNIT/CLK_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  CONTROL_UNIT/VALID_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  CONTROL_UNIT/VALID_s_reg/Q
                         net (fo=1, routed)           0.681     2.302    valid_OBUF
    R10                                                               r  valid_OBUF_inst/I
    R10                  OBUF (Prop_obuf_I_O)         1.165     3.468 r  valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.468    valid
    R10                                                               r  valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.307ns (55.846%)  route 1.034ns (44.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.034     2.689    PIXEL_OUT_OBUF[0]
    K16                                                               r  PIXEL_OUT_OBUF[0]_inst/I
    K16                  OBUF (Prop_obuf_I_O)         1.103     3.793 r  PIXEL_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.793    PIXEL_OUT[0]
    K16                                                               r  PIXEL_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.336ns (55.604%)  route 1.067ns (44.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.608     1.451    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.655 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.067     2.721    PIXEL_OUT_OBUF[21]
    F16                                                               r  PIXEL_OUT_OBUF[21]_inst/I
    F16                  OBUF (Prop_obuf_I_O)         1.132     3.853 r  PIXEL_OUT_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.853    PIXEL_OUT[21]
    F16                                                               r  PIXEL_OUT[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.351ns (55.888%)  route 1.067ns (44.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.608     1.451    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.655 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.067     2.721    PIXEL_OUT_OBUF[18]
    E17                                                               r  PIXEL_OUT_OBUF[18]_inst/I
    E17                  OBUF (Prop_obuf_I_O)         1.147     3.869 r  PIXEL_OUT_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.869    PIXEL_OUT[18]
    E17                                                               r  PIXEL_OUT[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.362ns (55.206%)  route 1.105ns (44.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.105     2.760    PIXEL_OUT_OBUF[8]
    E18                                                               r  PIXEL_OUT_OBUF[8]_inst/I
    E18                  OBUF (Prop_obuf_I_O)         1.158     3.918 r  PIXEL_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.918    PIXEL_OUT[8]
    E18                                                               r  PIXEL_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.349ns (54.034%)  route 1.148ns (45.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.609     1.452    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.656 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.148     2.804    PIXEL_OUT_OBUF[3]
    J18                                                               r  PIXEL_OUT_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         1.145     3.949 r  PIXEL_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.949    PIXEL_OUT[3]
    J18                                                               r  PIXEL_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.367ns (53.756%)  route 1.176ns (46.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.605     1.448    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.652 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.176     2.828    PIXEL_OUT_OBUF[30]
    B18                                                               r  PIXEL_OUT_OBUF[30]_inst/I
    B18                  OBUF (Prop_obuf_I_O)         1.163     3.991 r  PIXEL_OUT_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.991    PIXEL_OUT[30]
    B18                                                               r  PIXEL_OUT[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.544ns  (logic 1.360ns (53.456%)  route 1.184ns (46.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.605     1.448    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.652 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.184     2.836    PIXEL_OUT_OBUF[27]
    E16                                                               r  PIXEL_OUT_OBUF[27]_inst/I
    E16                  OBUF (Prop_obuf_I_O)         1.156     3.992 r  PIXEL_OUT_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.992    PIXEL_OUT[27]
    E16                                                               r  PIXEL_OUT[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.366ns (54.736%)  route 1.129ns (45.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.677     1.519    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.723 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.129     2.853    PIXEL_OUT_OBUF[12]
    J14                                                               r  PIXEL_OUT_OBUF[12]_inst/I
    J14                  OBUF (Prop_obuf_I_O)         1.162     4.014 r  PIXEL_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.014    PIXEL_OUT[12]
    J14                                                               r  PIXEL_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            PIXEL_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.379ns (54.967%)  route 1.129ns (45.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.677     1.519    CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     1.723 r  CONVOLUTORE/MEMORY_OUT/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.129     2.853    PIXEL_OUT_OBUF[9]
    C17                                                               r  PIXEL_OUT_OBUF[9]_inst/I
    C17                  OBUF (Prop_obuf_I_O)         1.175     4.027 r  PIXEL_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.027    PIXEL_OUT[9]
    C17                                                               r  PIXEL_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1074 Endpoints
Min Delay          1074 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.534ns  (logic 3.038ns (17.325%)  route 14.497ns (82.675%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         8.476     9.469    CONVOLUTORE/PIXEL10/SIMD_IBUF
    SLICE_X15Y48                                                      r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/I1
    SLICE_X15Y48         LUT4 (Prop_lut4_I1_O)        0.152     9.621 f  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/O
                         net (fo=2, routed)           0.991    10.611    CONVOLUTORE/PIXEL12/Pout_reg[12]_0
    SLICE_X18Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/I0
    SLICE_X18Y46         LUT5 (Prop_lut5_I0_O)        0.326    10.937 r  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.350    11.287    CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2_n_0
    SLICE_X19Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.411 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.474    11.885    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.009 r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.454    12.463    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X22Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.587 r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    13.052    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X23Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.176 r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.474    13.650    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.774 r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.584    14.358    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X27Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X27Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.482 r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.464    14.946    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    15.375    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.499 r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.498    15.997    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X28Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/I0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.121 r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.556    16.677    CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2_n_0
    SLICE_X27Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[10]_i_2/I0
    SLICE_X27Y42         LUT5 (Prop_lut5_I0_O)        0.119    16.796 r  CONVOLUTORE/PIXEL12/PM_1_REG[10]_i_2/O
                         net (fo=1, routed)           0.407    17.202    CONVOLUTORE/PIXEL12/SOMMA_FINALE/SUM2_LVL1/cintM_9
    SLICE_X27Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[10]_i_1/I4
    SLICE_X27Y42         LUT5 (Prop_lut5_I4_O)        0.332    17.534 r  CONVOLUTORE/PIXEL12/PM_1_REG[10]_i_1/O
                         net (fo=1, routed)           0.000    17.534    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][10]
    SLICE_X27Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.684     4.500    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X27Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.465ns  (logic 2.835ns (16.232%)  route 14.630ns (83.768%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         8.476     9.469    CONVOLUTORE/PIXEL10/SIMD_IBUF
    SLICE_X15Y48                                                      r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/I1
    SLICE_X15Y48         LUT4 (Prop_lut4_I1_O)        0.152     9.621 r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/O
                         net (fo=2, routed)           0.991    10.611    CONVOLUTORE/PIXEL12/Pout_reg[12]_0
    SLICE_X18Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/I0
    SLICE_X18Y46         LUT5 (Prop_lut5_I0_O)        0.326    10.937 f  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.350    11.287    CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2_n_0
    SLICE_X19Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.411 f  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.474    11.885    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.009 f  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.454    12.463    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X22Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.587 f  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    13.052    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X23Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.176 f  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.474    13.650    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X26Y45                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.774 f  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.584    14.358    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X27Y45                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X27Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.482 f  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.464    14.946    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.070 f  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    15.375    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.499 f  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.498    15.997    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X28Y42                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/I0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.121 f  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.554    16.674    CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2_n_0
    SLICE_X27Y42                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2/I2
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.124    16.798 r  CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2/O
                         net (fo=2, routed)           0.543    17.341    CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2_n_0
    SLICE_X23Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[11]_i_1/I0
    SLICE_X23Y42         LUT5 (Prop_lut5_I0_O)        0.124    17.465 r  CONVOLUTORE/PIXEL12/PM_1_REG[11]_i_1/O
                         net (fo=1, routed)           0.000    17.465    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][11]
    SLICE_X23Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685     4.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X23Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[11]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.459ns  (logic 2.829ns (16.203%)  route 14.630ns (83.797%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         8.476     9.469    CONVOLUTORE/PIXEL10/SIMD_IBUF
    SLICE_X15Y48                                                      r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/I1
    SLICE_X15Y48         LUT4 (Prop_lut4_I1_O)        0.152     9.621 r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/O
                         net (fo=2, routed)           0.991    10.611    CONVOLUTORE/PIXEL12/Pout_reg[12]_0
    SLICE_X18Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/I0
    SLICE_X18Y46         LUT5 (Prop_lut5_I0_O)        0.326    10.937 f  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.350    11.287    CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2_n_0
    SLICE_X19Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.411 f  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.474    11.885    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.009 f  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.454    12.463    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X22Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.587 f  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    13.052    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X23Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.176 f  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.474    13.650    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X26Y45                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.774 f  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.584    14.358    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X27Y45                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X27Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.482 f  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.464    14.946    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.070 f  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    15.375    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.499 f  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.498    15.997    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X28Y42                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/I0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.121 f  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.554    16.674    CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2_n_0
    SLICE_X27Y42                                                      f  CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2/I2
    SLICE_X27Y42         LUT5 (Prop_lut5_I2_O)        0.124    16.798 r  CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2/O
                         net (fo=2, routed)           0.543    17.341    CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_2_n_0
    SLICE_X23Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_1/I0
    SLICE_X23Y42         LUT5 (Prop_lut5_I0_O)        0.118    17.459 r  CONVOLUTORE/PIXEL12/PM_1_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    17.459    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][12]
    SLICE_X23Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685     4.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X23Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[12]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.437ns  (logic 2.711ns (15.547%)  route 14.726ns (84.453%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         8.476     9.469    CONVOLUTORE/PIXEL10/SIMD_IBUF
    SLICE_X15Y48                                                      r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/I1
    SLICE_X15Y48         LUT4 (Prop_lut4_I1_O)        0.152     9.621 f  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/O
                         net (fo=2, routed)           0.991    10.611    CONVOLUTORE/PIXEL12/Pout_reg[12]_0
    SLICE_X18Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/I0
    SLICE_X18Y46         LUT5 (Prop_lut5_I0_O)        0.326    10.937 r  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.350    11.287    CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2_n_0
    SLICE_X19Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.411 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.474    11.885    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.009 r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.454    12.463    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X22Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.587 r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    13.052    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X23Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.176 r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.474    13.650    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.774 r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.584    14.358    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X27Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X27Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.482 r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.464    14.946    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    15.375    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.499 r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.498    15.997    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X28Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/I0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.121 r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.556    16.677    CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_2_n_0
    SLICE_X27Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_1/I0
    SLICE_X27Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.801 r  CONVOLUTORE/PIXEL12/PM_1_REG[9]_i_1/O
                         net (fo=1, routed)           0.636    17.437    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][9]
    SLICE_X18Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685     4.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X18Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[9]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.879ns  (logic 2.587ns (15.326%)  route 14.292ns (84.674%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=9 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         8.476     9.469    CONVOLUTORE/PIXEL10/SIMD_IBUF
    SLICE_X15Y48                                                      r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/I1
    SLICE_X15Y48         LUT4 (Prop_lut4_I1_O)        0.152     9.621 f  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/O
                         net (fo=2, routed)           0.991    10.611    CONVOLUTORE/PIXEL12/Pout_reg[12]_0
    SLICE_X18Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/I0
    SLICE_X18Y46         LUT5 (Prop_lut5_I0_O)        0.326    10.937 r  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.350    11.287    CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2_n_0
    SLICE_X19Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.411 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.474    11.885    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.009 r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.454    12.463    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X22Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.587 r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    13.052    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X23Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.176 r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.474    13.650    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.774 r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.584    14.358    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X27Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X27Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.482 r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.464    14.946    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    15.375    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.499 r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.594    16.093    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X28Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_1/I0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.124    16.217 r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_1/O
                         net (fo=1, routed)           0.662    16.879    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][7]
    SLICE_X17Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685     4.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X17Y42         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[7]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.875ns  (logic 2.939ns (17.416%)  route 13.936ns (82.584%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         8.476     9.469    CONVOLUTORE/PIXEL10/SIMD_IBUF
    SLICE_X15Y48                                                      r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/I1
    SLICE_X15Y48         LUT4 (Prop_lut4_I1_O)        0.152     9.621 f  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/O
                         net (fo=2, routed)           0.991    10.611    CONVOLUTORE/PIXEL12/Pout_reg[12]_0
    SLICE_X18Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/I0
    SLICE_X18Y46         LUT5 (Prop_lut5_I0_O)        0.326    10.937 r  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.350    11.287    CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2_n_0
    SLICE_X19Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.411 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.474    11.885    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.009 r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.454    12.463    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X22Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.587 r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    13.052    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X23Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.176 r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.474    13.650    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.774 r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.584    14.358    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X27Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X27Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.482 r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.464    14.946    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.305    15.375    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.124    15.499 r  CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.594    16.093    CONVOLUTORE/PIXEL12/PM_1_REG[7]_i_2_n_0
    SLICE_X28Y42                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[8]_i_2/I0
    SLICE_X28Y42         LUT5 (Prop_lut5_I0_O)        0.150    16.243 r  CONVOLUTORE/PIXEL12/PM_1_REG[8]_i_2/O
                         net (fo=1, routed)           0.306    16.549    CONVOLUTORE/PIXEL12/SOMMA_FINALE/SUM2_LVL1/cintM_7
    SLICE_X28Y41                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[8]_i_1/I4
    SLICE_X28Y41         LUT5 (Prop_lut5_I4_O)        0.326    16.875 r  CONVOLUTORE/PIXEL12/PM_1_REG[8]_i_1/O
                         net (fo=1, routed)           0.000    16.875    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][8]
    SLICE_X28Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.683     4.499    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X28Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.718ns  (logic 3.428ns (20.504%)  route 13.290ns (79.496%))
  Logic Levels:           14  (IBUF=1 LUT4=1 LUT5=11 LUT6=1)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         7.483     8.476    CONVOLUTORE/PIXEL22/SIMD_IBUF
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_4/I1
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.600 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.425     9.025    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X25Y45                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I3
    SLICE_X25Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.149 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.599     9.747    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X28Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X28Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.871 r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.602    10.473    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.597 r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.591    11.189    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X26Y42                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X26Y42         LUT5 (Prop_lut5_I0_O)        0.124    11.313 r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.448    11.761    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X24Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.885 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.567    12.452    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/I0
    SLICE_X23Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/O
                         net (fo=3, routed)           0.457    13.033    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cint_11
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/I0
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.157 r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/O
                         net (fo=3, routed)           0.548    13.704    CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2_n_0
    SLICE_X21Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/I0
    SLICE_X21Y41         LUT5 (Prop_lut5_I0_O)        0.118    13.822 r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.448    14.270    CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2_n_0
    SLICE_X21Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/I0
    SLICE_X21Y41         LUT5 (Prop_lut5_I0_O)        0.355    14.625 r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.429    15.055    CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2_n_0
    SLICE_X20Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/I0
    SLICE_X20Y40         LUT5 (Prop_lut5_I0_O)        0.321    15.376 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.429    15.805    CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2_n_0
    SLICE_X19Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2/I0
    SLICE_X19Y40         LUT5 (Prop_lut5_I0_O)        0.322    16.127 r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2/O
                         net (fo=2, routed)           0.264    16.391    CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2_n_0
    SLICE_X19Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_1/I4
    SLICE_X19Y40         LUT5 (Prop_lut5_I4_O)        0.327    16.718 r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_1/O
                         net (fo=1, routed)           0.000    16.718    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][10]
    SLICE_X19Y40         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.684     4.500    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X19Y40         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[10]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.712ns  (logic 3.422ns (20.476%)  route 13.290ns (79.524%))
  Logic Levels:           14  (IBUF=1 LUT3=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         7.483     8.476    CONVOLUTORE/PIXEL22/SIMD_IBUF
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_4/I1
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.600 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.425     9.025    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X25Y45                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I3
    SLICE_X25Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.149 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.599     9.747    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X28Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X28Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.871 r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.602    10.473    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.597 r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.591    11.189    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X26Y42                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X26Y42         LUT5 (Prop_lut5_I0_O)        0.124    11.313 r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.448    11.761    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X24Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.885 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.567    12.452    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/I0
    SLICE_X23Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/O
                         net (fo=3, routed)           0.457    13.033    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cint_11
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/I0
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.157 r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/O
                         net (fo=3, routed)           0.548    13.704    CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2_n_0
    SLICE_X21Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/I0
    SLICE_X21Y41         LUT5 (Prop_lut5_I0_O)        0.118    13.822 r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.448    14.270    CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2_n_0
    SLICE_X21Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/I0
    SLICE_X21Y41         LUT5 (Prop_lut5_I0_O)        0.355    14.625 r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.429    15.055    CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2_n_0
    SLICE_X20Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/I0
    SLICE_X20Y40         LUT5 (Prop_lut5_I0_O)        0.321    15.376 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.429    15.805    CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2_n_0
    SLICE_X19Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2/I0
    SLICE_X19Y40         LUT5 (Prop_lut5_I0_O)        0.322    16.127 r  CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2/O
                         net (fo=2, routed)           0.264    16.391    CONVOLUTORE/PIXEL22/PM_0_REG[10]_i_2_n_0
    SLICE_X19Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[9]_i_1/I0
    SLICE_X19Y40         LUT3 (Prop_lut3_I0_O)        0.321    16.712 r  CONVOLUTORE/PIXEL22/PM_0_REG[9]_i_1/O
                         net (fo=1, routed)           0.000    16.712    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][9]
    SLICE_X19Y40         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.684     4.500    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X19Y40         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[9]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.622ns  (logic 3.105ns (18.680%)  route 13.517ns (81.320%))
  Logic Levels:           13  (IBUF=1 LUT4=1 LUT5=10 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         7.483     8.476    CONVOLUTORE/PIXEL22/SIMD_IBUF
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_4/I1
    SLICE_X26Y45         LUT4 (Prop_lut4_I1_O)        0.124     8.600 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_4/O
                         net (fo=1, routed)           0.425     9.025    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/GEN_FA[2].FAX/p__0
    SLICE_X25Y45                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/I3
    SLICE_X25Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.149 r  CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2/O
                         net (fo=3, routed)           0.599     9.747    CONVOLUTORE/PIXEL22/PL_0_REG[3]_i_2_n_0
    SLICE_X28Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/I0
    SLICE_X28Y43         LUT5 (Prop_lut5_I0_O)        0.124     9.871 r  CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2/O
                         net (fo=3, routed)           0.602    10.473    CONVOLUTORE/PIXEL22/PL_0_REG[5]_i_2_n_0
    SLICE_X27Y43                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/I0
    SLICE_X27Y43         LUT5 (Prop_lut5_I0_O)        0.124    10.597 r  CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2/O
                         net (fo=3, routed)           0.591    11.189    CONVOLUTORE/PIXEL22/PL_0_REG[7]_i_2_n_0
    SLICE_X26Y42                                                      r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/I0
    SLICE_X26Y42         LUT5 (Prop_lut5_I0_O)        0.124    11.313 r  CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2/O
                         net (fo=3, routed)           0.448    11.761    CONVOLUTORE/PIXEL22/PL_0_REG[9]_i_2_n_0
    SLICE_X24Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/I0
    SLICE_X24Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.885 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4/O
                         net (fo=2, routed)           0.567    12.452    CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_4_n_0
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/I0
    SLICE_X23Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.576 r  CONVOLUTORE/PIXEL22/PM_0_REG[0]_i_3/O
                         net (fo=3, routed)           0.457    13.033    CONVOLUTORE/PIXEL22/SOMMA_FINALE/SUM1_LVL1/cint_11
    SLICE_X23Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/I0
    SLICE_X23Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.157 r  CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2/O
                         net (fo=3, routed)           0.548    13.704    CONVOLUTORE/PIXEL22/PM_0_REG[2]_i_2_n_0
    SLICE_X21Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/I0
    SLICE_X21Y41         LUT5 (Prop_lut5_I0_O)        0.118    13.822 r  CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2/O
                         net (fo=3, routed)           0.448    14.270    CONVOLUTORE/PIXEL22/PM_0_REG[4]_i_2_n_0
    SLICE_X21Y41                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/I0
    SLICE_X21Y41         LUT5 (Prop_lut5_I0_O)        0.355    14.625 r  CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2/O
                         net (fo=3, routed)           0.429    15.055    CONVOLUTORE/PIXEL22/PM_0_REG[6]_i_2_n_0
    SLICE_X20Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/I0
    SLICE_X20Y40         LUT5 (Prop_lut5_I0_O)        0.321    15.376 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2/O
                         net (fo=3, routed)           0.429    15.805    CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_2_n_0
    SLICE_X19Y40                                                      r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_1/I4
    SLICE_X19Y40         LUT5 (Prop_lut5_I4_O)        0.326    16.131 r  CONVOLUTORE/PIXEL22/PM_0_REG[8]_i_1/O
                         net (fo=1, routed)           0.491    16.622    CONVOLUTORE/SOMMA_FINALE/Pout_reg[22][8]
    SLICE_X18Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685     4.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X18Y41         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_0_REG_reg[8]/C

Slack:                    inf
  Source:                 SIMD
                            (input port)
  Destination:            CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.526ns  (logic 2.783ns (16.840%)  route 13.743ns (83.160%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT5=9 LUT6=1)
  Clock Path Skew:        4.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SIMD (IN)
                         net (fo=0)                   0.000     0.000    SIMD
    R13                                                               r  SIMD_IBUF_inst/I
    R13                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  SIMD_IBUF_inst/O
                         net (fo=763, routed)         8.476     9.469    CONVOLUTORE/PIXEL10/SIMD_IBUF
    SLICE_X15Y48                                                      r  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/I1
    SLICE_X15Y48         LUT4 (Prop_lut4_I1_O)        0.152     9.621 f  CONVOLUTORE/PIXEL10/PL_1_REG[3]_i_3/O
                         net (fo=2, routed)           0.991    10.611    CONVOLUTORE/PIXEL12/Pout_reg[12]_0
    SLICE_X18Y46                                                      f  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/I0
    SLICE_X18Y46         LUT5 (Prop_lut5_I0_O)        0.326    10.937 r  CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.350    11.287    CONVOLUTORE/PIXEL12/PL_1_REG[3]_i_2_n_0
    SLICE_X19Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/I0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.124    11.411 r  CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.474    11.885    CONVOLUTORE/PIXEL12/PL_1_REG[5]_i_2_n_0
    SLICE_X20Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/I0
    SLICE_X20Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.009 r  CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2/O
                         net (fo=3, routed)           0.454    12.463    CONVOLUTORE/PIXEL12/PL_1_REG[7]_i_2_n_0
    SLICE_X22Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/I0
    SLICE_X22Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.587 r  CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2/O
                         net (fo=3, routed)           0.465    13.052    CONVOLUTORE/PIXEL12/PL_1_REG[9]_i_2_n_0
    SLICE_X23Y46                                                      r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/I0
    SLICE_X23Y46         LUT5 (Prop_lut5_I0_O)        0.124    13.176 r  CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2/O
                         net (fo=3, routed)           0.474    13.650    CONVOLUTORE/PIXEL12/PL_1_REG[12]_i_2_n_0
    SLICE_X26Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/I0
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.124    13.774 r  CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2/O
                         net (fo=3, routed)           0.584    14.358    CONVOLUTORE/PIXEL12/PM_1_REG[1]_i_2_n_0
    SLICE_X27Y45                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/I0
    SLICE_X27Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.482 r  CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2/O
                         net (fo=3, routed)           0.464    14.946    CONVOLUTORE/PIXEL12/PM_1_REG[3]_i_2_n_0
    SLICE_X28Y44                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/I0
    SLICE_X28Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.070 r  CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2/O
                         net (fo=3, routed)           0.566    15.636    CONVOLUTORE/PIXEL12/PM_1_REG[5]_i_2_n_0
    SLICE_X29Y43                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[6]_i_2/I0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.118    15.754 r  CONVOLUTORE/PIXEL12/PM_1_REG[6]_i_2/O
                         net (fo=1, routed)           0.446    16.200    CONVOLUTORE/PIXEL12/SOMMA_FINALE/SUM2_LVL1/cintM_5
    SLICE_X26Y43                                                      r  CONVOLUTORE/PIXEL12/PM_1_REG[6]_i_1/I4
    SLICE_X26Y43         LUT5 (Prop_lut5_I4_O)        0.326    16.526 r  CONVOLUTORE/PIXEL12/PM_1_REG[6]_i_1/O
                         net (fo=1, routed)           0.000    16.526    CONVOLUTORE/SOMMA_FINALE/Pout_reg[23][6]
    SLICE_X26Y43         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.814     0.814 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.911     2.725    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.816 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        1.685     4.501    CONVOLUTORE/SOMMA_FINALE/CLK_IBUF_BUFG
    SLICE_X26Y43         FDRE                                         r  CONVOLUTORE/SOMMA_FINALE/PM_1_REG_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 w02[2]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o7_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.268ns (38.406%)  route 0.431ns (61.594%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  w02[2] (IN)
                         net (fo=0)                   0.000     0.000    w02[2]
    U11                                                               r  w02_IBUF[2]_inst/I
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  w02_IBUF[2]_inst/O
                         net (fo=20, routed)          0.431     0.654    CONVOLUTORE/PIXEL02/mux20_bit_3/w02_IBUF[0]
    SLICE_X1Y56                                                       r  CONVOLUTORE/PIXEL02/mux20_bit_3/o7[11]_i_1__5/I3
    SLICE_X1Y56          LUT4 (Prop_lut4_I3_O)        0.045     0.699 r  CONVOLUTORE/PIXEL02/mux20_bit_3/o7[11]_i_1__5/O
                         net (fo=1, routed)           0.000     0.699    CONVOLUTORE/PIXEL02/o3[11]
    SLICE_X1Y56          FDRE                                         r  CONVOLUTORE/PIXEL02/o7_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  CONVOLUTORE/PIXEL02/o7_reg[11]/C

Slack:                    inf
  Source:                 w02[2]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o7_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.271ns (38.669%)  route 0.431ns (61.331%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  w02[2] (IN)
                         net (fo=0)                   0.000     0.000    w02[2]
    U11                                                               r  w02_IBUF[2]_inst/I
    U11                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  w02_IBUF[2]_inst/O
                         net (fo=20, routed)          0.431     0.654    CONVOLUTORE/PIXEL02/mux20_bit_3/w02_IBUF[0]
    SLICE_X1Y56                                                       r  CONVOLUTORE/PIXEL02/mux20_bit_3/o7[15]_i_1__5/I1
    SLICE_X1Y56          LUT3 (Prop_lut3_I1_O)        0.048     0.702 r  CONVOLUTORE/PIXEL02/mux20_bit_3/o7[15]_i_1__5/O
                         net (fo=1, routed)           0.000     0.702    CONVOLUTORE/PIXEL02/o3[15]
    SLICE_X1Y56          FDRE                                         r  CONVOLUTORE/PIXEL02/o7_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  CONVOLUTORE/PIXEL02/o7_reg[15]/C

Slack:                    inf
  Source:                 w02[1]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o6_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.715ns  (logic 0.282ns (39.425%)  route 0.433ns (60.575%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  w02[1] (IN)
                         net (fo=0)                   0.000     0.000    w02[1]
    U12                                                               r  w02_IBUF[1]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  w02_IBUF[1]_inst/O
                         net (fo=20, routed)          0.433     0.670    CONVOLUTORE/PIXEL02/mux20_bit_2/w02_IBUF[0]
    SLICE_X1Y55                                                       r  CONVOLUTORE/PIXEL02/mux20_bit_2/o6[10]_i_1__5/I3
    SLICE_X1Y55          LUT4 (Prop_lut4_I3_O)        0.045     0.715 r  CONVOLUTORE/PIXEL02/mux20_bit_2/o6[10]_i_1__5/O
                         net (fo=1, routed)           0.000     0.715    CONVOLUTORE/PIXEL02/o2[10]
    SLICE_X1Y55          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[10]/C

Slack:                    inf
  Source:                 w02[1]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o6_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.286ns (39.762%)  route 0.433ns (60.238%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  w02[1] (IN)
                         net (fo=0)                   0.000     0.000    w02[1]
    U12                                                               r  w02_IBUF[1]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  w02_IBUF[1]_inst/O
                         net (fo=20, routed)          0.433     0.670    CONVOLUTORE/PIXEL02/mux20_bit_2/w02_IBUF[0]
    SLICE_X1Y55                                                       r  CONVOLUTORE/PIXEL02/mux20_bit_2/o6[14]_i_1__5/I1
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.049     0.719 r  CONVOLUTORE/PIXEL02/mux20_bit_2/o6[14]_i_1__5/O
                         net (fo=1, routed)           0.000     0.719    CONVOLUTORE/PIXEL02/o2[14]
    SLICE_X1Y55          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[14]/C

Slack:                    inf
  Source:                 w02[1]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o6_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.281ns (37.445%)  route 0.469ns (62.555%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  w02[1] (IN)
                         net (fo=0)                   0.000     0.000    w02[1]
    U12                                                               r  w02_IBUF[1]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  w02_IBUF[1]_inst/O
                         net (fo=20, routed)          0.469     0.706    CONVOLUTORE/PIXEL02/mux20_bit_2/w02_IBUF[0]
    SLICE_X3Y55                                                       r  CONVOLUTORE/PIXEL02/mux20_bit_2/o6[9]_i_1__5/I3
    SLICE_X3Y55          LUT4 (Prop_lut4_I3_O)        0.044     0.750 r  CONVOLUTORE/PIXEL02/mux20_bit_2/o6[9]_i_1__5/O
                         net (fo=1, routed)           0.000     0.750    CONVOLUTORE/PIXEL02/o2[9]
    SLICE_X3Y55          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[9]/C

Slack:                    inf
  Source:                 w02[1]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o6_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.282ns (37.528%)  route 0.469ns (62.472%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  w02[1] (IN)
                         net (fo=0)                   0.000     0.000    w02[1]
    U12                                                               r  w02_IBUF[1]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  w02_IBUF[1]_inst/O
                         net (fo=20, routed)          0.469     0.706    CONVOLUTORE/PIXEL02/mux20_bit_2/w02_IBUF[0]
    SLICE_X3Y55                                                       r  CONVOLUTORE/PIXEL02/mux20_bit_2/o6[13]_i_1__5/I1
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.045     0.751 r  CONVOLUTORE/PIXEL02/mux20_bit_2/o6[13]_i_1__5/O
                         net (fo=1, routed)           0.000     0.751    CONVOLUTORE/PIXEL02/o2[13]
    SLICE_X3Y55          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y55          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[13]/C

Slack:                    inf
  Source:                 w01[1]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL01/bit8_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.259ns (34.062%)  route 0.502ns (65.938%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  w01[1] (IN)
                         net (fo=0)                   0.000     0.000    w01[1]
    U14                                                               r  w01_IBUF[1]_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  w01_IBUF[1]_inst/O
                         net (fo=20, routed)          0.502     0.713    CONVOLUTORE/PIXEL01/w01_IBUF[1]
    SLICE_X2Y49                                                       r  CONVOLUTORE/PIXEL01/bit8_2[1]_i_1__6/I1
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.048     0.761 r  CONVOLUTORE/PIXEL01/bit8_2[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.761    CONVOLUTORE/PIXEL01/p1[1]
    SLICE_X2Y49          FDRE                                         r  CONVOLUTORE/PIXEL01/bit8_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.946     2.035    CONVOLUTORE/PIXEL01/CLK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  CONVOLUTORE/PIXEL01/bit8_2_reg[1]/C

Slack:                    inf
  Source:                 w02[1]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o6_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.282ns (36.735%)  route 0.485ns (63.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  w02[1] (IN)
                         net (fo=0)                   0.000     0.000    w02[1]
    U12                                                               r  w02_IBUF[1]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  w02_IBUF[1]_inst/O
                         net (fo=20, routed)          0.485     0.722    CONVOLUTORE/PIXEL02/w02_IBUF[1]
    SLICE_X3Y54                                                       r  CONVOLUTORE/PIXEL02/o6[7]_i_1__5/I0
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.045     0.767 r  CONVOLUTORE/PIXEL02/o6[7]_i_1__5/O
                         net (fo=1, routed)           0.000     0.767    CONVOLUTORE/PIXEL02/o6[7]_i_1__5_n_0
    SLICE_X3Y54          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[7]/C

Slack:                    inf
  Source:                 w02[1]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.286ns (37.063%)  route 0.485ns (62.937%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  w02[1] (IN)
                         net (fo=0)                   0.000     0.000    w02[1]
    U12                                                               r  w02_IBUF[1]_inst/I
    U12                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  w02_IBUF[1]_inst/O
                         net (fo=20, routed)          0.485     0.722    CONVOLUTORE/PIXEL02/w02_IBUF[1]
    SLICE_X3Y54                                                       r  CONVOLUTORE/PIXEL02/o6[8]_i_1__5/I0
    SLICE_X3Y54          LUT3 (Prop_lut3_I0_O)        0.049     0.771 r  CONVOLUTORE/PIXEL02/o6[8]_i_1__5/O
                         net (fo=1, routed)           0.000     0.771    CONVOLUTORE/PIXEL02/o6[8]_i_1__5_n_0
    SLICE_X3Y54          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X3Y54          FDRE                                         r  CONVOLUTORE/PIXEL02/o6_reg[8]/C

Slack:                    inf
  Source:                 w02[3]
                            (input port)
  Destination:            CONVOLUTORE/PIXEL02/o8_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.264ns (34.143%)  route 0.510ns (65.857%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  w02[3] (IN)
                         net (fo=0)                   0.000     0.000    w02[3]
    T11                                                               r  w02_IBUF[3]_inst/I
    T11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  w02_IBUF[3]_inst/O
                         net (fo=22, routed)          0.510     0.730    CONVOLUTORE/PIXEL02/w02_IBUF[3]
    SLICE_X1Y54                                                       r  CONVOLUTORE/PIXEL02/o8[10]_i_1__5/I0
    SLICE_X1Y54          LUT3 (Prop_lut3_I0_O)        0.045     0.775 r  CONVOLUTORE/PIXEL02/o8[10]_i_1__5/O
                         net (fo=1, routed)           0.000     0.775    CONVOLUTORE/PIXEL02/o8[10]_i_1__5_n_0
    SLICE_X1Y54          FDRE                                         r  CONVOLUTORE/PIXEL02/o8_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N15                                                               r  CLK_IBUF_inst/I
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    CLK_IBUF
    BUFGCTRL_X0Y0                                                     r  CLK_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2697, routed)        0.875     1.964    CONVOLUTORE/PIXEL02/CLK_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  CONVOLUTORE/PIXEL02/o8_reg[10]/C





