;redcode
;assert 1
	SPL 0, <332
	CMP -279, <-127
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 62
	MOV -7, <-20
	ADD 210, 62
	SUB @711, @2
	MOV @121, 103
	SUB @127, @-6
	SUB @-711, @2
	ADD <-30, 9
	SUB @-129, @100
	SPL 0, <332
	ADD #297, <0
	SPL 0, <332
	SUB @711, @2
	SUB @127, @-6
	SUB @127, @-6
	ADD <-30, 9
	ADD <330, 9
	ADD 747, <-20
	SUB @711, @2
	ADD <-30, 9
	ADD #297, <0
	SPL 0, <-832
	SUB @127, @-2
	ADD <-30, 9
	SUB @0, @2
	SUB 27, 12
	DAT #-129, <100
	MOV -1, <-20
	CMP 500, @-100
	CMP -279, <-127
	ADD 270, 60
	SPL -700, -600
	DJN -1, @-20
	JMP -279, @-127
	SUB @0, @2
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -279, <-127
	SLT #297, <0
	SPL 0, <332
	SPL 0, <332
	SUB @0, <2
	SPL 0, <332
	MOV 717, <-20
