Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Fri Apr  5 02:10:17 2024
| Host         : DESKTOP-MU57QG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ripple_Carry_Adder_timing_summary_routed.rpt -pb Ripple_Carry_Adder_timing_summary_routed.pb -rpx Ripple_Carry_Adder_timing_summary_routed.rpx -warn_on_violation
| Design       : Ripple_Carry_Adder
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 3.502ns (53.904%)  route 2.995ns (46.096%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.140     1.959    A_IBUF[1]
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.053     2.012 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.457     2.468    C_2
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.068     2.536 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.398     3.935    C_out_OBUF
    T18                  OBUF (Prop_obuf_I_O)         2.563     6.498 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.498    C_out
    T18                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.256ns  (logic 3.366ns (53.804%)  route 2.890ns (46.196%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.140     1.959    A_IBUF[1]
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.053     2.012 r  Sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.457     2.468    C_2
    SLICE_X0Y6           LUT3 (Prop_lut3_I0_O)        0.053     2.521 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.293     3.814    Sum_OBUF[3]
    T19                  OBUF (Prop_obuf_I_O)         2.441     6.256 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.256    Sum[3]
    T19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.960ns  (logic 3.410ns (57.219%)  route 2.550ns (42.781%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.213     1.998    B_IBUF[0]
    SLICE_X0Y6           LUT2 (Prop_lut2_I0_O)        0.064     2.062 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.337     3.399    Sum_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         2.561     5.960 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.960    Sum[0]
    R16                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.298ns (56.370%)  route 2.552ns (43.630%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           1.137     1.956    A_IBUF[1]
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.053     2.009 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.415     3.424    Sum_OBUF[2]
    P16                  OBUF (Prop_obuf_I_O)         2.426     5.850 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.850    Sum[2]
    P16                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.780ns  (logic 3.283ns (56.794%)  route 2.498ns (43.206%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  B_IBUF[0]_inst/O
                         net (fo=4, routed)           1.213     1.998    B_IBUF[0]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.053     2.051 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.285     3.336    Sum_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         2.444     5.780 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.780    Sum[1]
    N17                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.371ns (65.841%)  route 0.711ns (34.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.444    B_IBUF[3]
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.028     0.472 r  Sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.340     0.812    Sum_OBUF[3]
    T19                  OBUF (Prop_obuf_I_O)         1.270     2.083 r  Sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.083    Sum[3]
    T19                                                               r  Sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.384ns (65.496%)  route 0.729ns (34.504%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  A_IBUF[1]_inst/O
                         net (fo=3, routed)           0.391     0.474    A_IBUF[1]
    SLICE_X0Y6           LUT4 (Prop_lut4_I2_O)        0.028     0.502 r  Sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.338     0.840    Sum_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.274     2.114 r  Sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.114    Sum[1]
    N17                                                               r  Sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.376ns (64.873%)  route 0.745ns (35.127%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  B_IBUF[2]_inst/O
                         net (fo=2, routed)           0.357     0.449    B_IBUF[2]
    SLICE_X0Y6           LUT6 (Prop_lut6_I5_O)        0.028     0.477 r  Sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.388     0.865    Sum_OBUF[2]
    P16                  OBUF (Prop_obuf_I_O)         1.256     2.121 r  Sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.121    Sum[2]
    P16                                                               r  Sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            C_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.423ns (65.191%)  route 0.760ns (34.809%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.371     0.444    B_IBUF[3]
    SLICE_X0Y6           LUT3 (Prop_lut3_I1_O)        0.033     0.477 r  C_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.388     0.866    C_out_OBUF
    T18                  OBUF (Prop_obuf_I_O)         1.317     2.183 r  C_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.183    C_out
    T18                                                               r  C_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.409ns (64.048%)  route 0.791ns (35.952%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           0.437     0.503    A_IBUF[0]
    SLICE_X0Y6           LUT2 (Prop_lut2_I1_O)        0.029     0.532 r  Sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.354     0.886    Sum_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         1.314     2.200 r  Sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.200    Sum[0]
    R16                                                               r  Sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





