

================================================================
== Vivado HLS Report for 'calculate_value'
================================================================
* Date:           Wed May 28 01:06:47 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        design_exploration_hls_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.620 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|     36|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     36|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |result_0_V    |     *    |      0|  0|   9|           3|           3|
    |result_1_V    |     *    |      0|  0|   9|           3|           3|
    |result_2_V    |     *    |      0|  0|   9|           3|           3|
    |result_3_V    |     *    |      0|  0|   9|           3|           3|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  36|          12|          12|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_start           |  in |    1| ap_ctrl_hs | calculate_value | return value |
|ap_done            | out |    1| ap_ctrl_hs | calculate_value | return value |
|ap_idle            | out |    1| ap_ctrl_hs | calculate_value | return value |
|ap_ready           | out |    1| ap_ctrl_hs | calculate_value | return value |
|weights_0_V        |  in |    3|   ap_none  |   weights_0_V   |    pointer   |
|weights_1_V        |  in |    3|   ap_none  |   weights_1_V   |    pointer   |
|weights_2_V        |  in |    3|   ap_none  |   weights_2_V   |    pointer   |
|weights_3_V        |  in |    3|   ap_none  |   weights_3_V   |    pointer   |
|prev_in_0_V        |  in |    3|   ap_none  |   prev_in_0_V   |    pointer   |
|prev_in_1_V        |  in |    3|   ap_none  |   prev_in_1_V   |    pointer   |
|prev_in_2_V        |  in |    3|   ap_none  |   prev_in_2_V   |    pointer   |
|prev_in_3_V        |  in |    3|   ap_none  |   prev_in_3_V   |    pointer   |
|result_0_V         | out |    6|   ap_vld   |    result_0_V   |    pointer   |
|result_0_V_ap_vld  | out |    1|   ap_vld   |    result_0_V   |    pointer   |
|result_1_V         | out |    6|   ap_vld   |    result_1_V   |    pointer   |
|result_1_V_ap_vld  | out |    1|   ap_vld   |    result_1_V   |    pointer   |
|result_2_V         | out |    6|   ap_vld   |    result_2_V   |    pointer   |
|result_2_V_ap_vld  | out |    1|   ap_vld   |    result_2_V   |    pointer   |
|result_3_V         | out |    6|   ap_vld   |    result_3_V   |    pointer   |
|result_3_V_ap_vld  | out |    1|   ap_vld   |    result_3_V   |    pointer   |
+-------------------+-----+-----+------------+-----------------+--------------+

