
sgp30_.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d20  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08000e5c  08000e5c  00010e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000ee4  08000ee4  00010ee4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000ee8  08000ee8  00010ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08000eec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000004  08000ef0  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000020  08000ef0  00020020  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006c4c  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001354  00000000  00000000  00026c79  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000268  00000000  00000000  00027fd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c0  00000000  00000000  00028238  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001e09  00000000  00000000  000283f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000c01  00000000  00000000  0002a201  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0002ae02  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000714  00000000  00000000  0002ae80  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  0002b594  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000004 	.word	0x20000004
 8000158:	00000000 	.word	0x00000000
 800015c:	08000e44 	.word	0x08000e44

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000008 	.word	0x20000008
 8000178:	08000e44 	.word	0x08000e44

0800017c <I2C_Start>:
#include "i2c.h"
/*----------v1.1----------*/
/*Register-Level I2C Functions*/
int I2C_Start() {
 800017c:	b480      	push	{r7}
 800017e:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_START;
 8000180:	4a08      	ldr	r2, [pc, #32]	; (80001a4 <I2C_Start+0x28>)
 8000182:	4b08      	ldr	r3, [pc, #32]	; (80001a4 <I2C_Start+0x28>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800018a:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR1 & I2C_SR1_SB));	//SB: Start bit (Master mode) p690
 800018c:	bf00      	nop
 800018e:	4b05      	ldr	r3, [pc, #20]	; (80001a4 <I2C_Start+0x28>)
 8000190:	695b      	ldr	r3, [r3, #20]
 8000192:	f003 0301 	and.w	r3, r3, #1
 8000196:	2b00      	cmp	r3, #0
 8000198:	d0f9      	beq.n	800018e <I2C_Start+0x12>
    return DONE;
 800019a:	2300      	movs	r3, #0
}
 800019c:	4618      	mov	r0, r3
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	40005400 	.word	0x40005400

080001a8 <I2C_Write_Addr>:

int I2C_Write_Addr(uint8_t addr) {
 80001a8:	b480      	push	{r7}
 80001aa:	b083      	sub	sp, #12
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	4603      	mov	r3, r0
 80001b0:	71fb      	strb	r3, [r7, #7]
    I2C1->DR = addr;
 80001b2:	4a0b      	ldr	r2, [pc, #44]	; (80001e0 <I2C_Write_Addr+0x38>)
 80001b4:	79fb      	ldrb	r3, [r7, #7]
 80001b6:	6113      	str	r3, [r2, #16]
    while(I2C1->SR1 & I2C_SR1_AF){}	//BTF: Byte transfer finished p690
 80001b8:	bf00      	nop
 80001ba:	4b09      	ldr	r3, [pc, #36]	; (80001e0 <I2C_Write_Addr+0x38>)
 80001bc:	695b      	ldr	r3, [r3, #20]
 80001be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d1f9      	bne.n	80001ba <I2C_Write_Addr+0x12>
    while(!(I2C1->SR1 & I2C_SR1_ADDR));	//ADDR: Address sent (master mode) p690
 80001c6:	bf00      	nop
 80001c8:	4b05      	ldr	r3, [pc, #20]	; (80001e0 <I2C_Write_Addr+0x38>)
 80001ca:	695b      	ldr	r3, [r3, #20]
 80001cc:	f003 0302 	and.w	r3, r3, #2
 80001d0:	2b00      	cmp	r3, #0
 80001d2:	d0f9      	beq.n	80001c8 <I2C_Write_Addr+0x20>
    return DONE;
 80001d4:	2300      	movs	r3, #0
}
 80001d6:	4618      	mov	r0, r3
 80001d8:	370c      	adds	r7, #12
 80001da:	46bd      	mov	sp, r7
 80001dc:	bc80      	pop	{r7}
 80001de:	4770      	bx	lr
 80001e0:	40005400 	.word	0x40005400

080001e4 <I2C_Write_Data>:

int I2C_Write_Data(uint8_t data) {
 80001e4:	b480      	push	{r7}
 80001e6:	b083      	sub	sp, #12
 80001e8:	af00      	add	r7, sp, #0
 80001ea:	4603      	mov	r3, r0
 80001ec:	71fb      	strb	r3, [r7, #7]
    while(!(I2C1->SR1 & I2C_SR1_TXE)){}	//TxE: Data register empty (transmitters)  p689
 80001ee:	bf00      	nop
 80001f0:	4b0e      	ldr	r3, [pc, #56]	; (800022c <I2C_Write_Data+0x48>)
 80001f2:	695b      	ldr	r3, [r3, #20]
 80001f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d0f9      	beq.n	80001f0 <I2C_Write_Data+0xc>
    I2C1->DR = data;
 80001fc:	4a0b      	ldr	r2, [pc, #44]	; (800022c <I2C_Write_Data+0x48>)
 80001fe:	79fb      	ldrb	r3, [r7, #7]
 8000200:	6113      	str	r3, [r2, #16]
    while(I2C1->SR1 & I2C_SR1_AF){}	//ACK
 8000202:	bf00      	nop
 8000204:	4b09      	ldr	r3, [pc, #36]	; (800022c <I2C_Write_Data+0x48>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800020c:	2b00      	cmp	r3, #0
 800020e:	d1f9      	bne.n	8000204 <I2C_Write_Data+0x20>
    while(I2C1->SR1 & I2C_SR1_BTF){} //BTF: Byte transfer finished p690
 8000210:	bf00      	nop
 8000212:	4b06      	ldr	r3, [pc, #24]	; (800022c <I2C_Write_Data+0x48>)
 8000214:	695b      	ldr	r3, [r3, #20]
 8000216:	f003 0304 	and.w	r3, r3, #4
 800021a:	2b00      	cmp	r3, #0
 800021c:	d1f9      	bne.n	8000212 <I2C_Write_Data+0x2e>
    return DONE;
 800021e:	2300      	movs	r3, #0
}
 8000220:	4618      	mov	r0, r3
 8000222:	370c      	adds	r7, #12
 8000224:	46bd      	mov	sp, r7
 8000226:	bc80      	pop	{r7}
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	40005400 	.word	0x40005400

08000230 <I2C_Stop>:
	while(!(I2C1->SR1 & I2C_SR1_RXNE)){}	//RxNE: Data register not empty (receivers)  p689
	*data++ = I2C1->DR;
	return DONE;
}

int I2C_Stop() {
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_STOP;
 8000234:	4a05      	ldr	r2, [pc, #20]	; (800024c <I2C_Stop+0x1c>)
 8000236:	4b05      	ldr	r3, [pc, #20]	; (800024c <I2C_Stop+0x1c>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800023e:	6013      	str	r3, [r2, #0]
    return DONE;
 8000240:	2300      	movs	r3, #0
}
 8000242:	4618      	mov	r0, r3
 8000244:	46bd      	mov	sp, r7
 8000246:	bc80      	pop	{r7}
 8000248:	4770      	bx	lr
 800024a:	bf00      	nop
 800024c:	40005400 	.word	0x40005400

08000250 <I2C1_Bus_Test>:

int I2C1_Bus_Test() {
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
    // Check for bus errors before I2C enable
    if(I2C1->SR1 & I2C_SR1_BERR) {
 8000254:	4b16      	ldr	r3, [pc, #88]	; (80002b0 <I2C1_Bus_Test+0x60>)
 8000256:	695b      	ldr	r3, [r3, #20]
 8000258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800025c:	2b00      	cmp	r3, #0
 800025e:	d007      	beq.n	8000270 <I2C1_Bus_Test+0x20>
    	I2C1->SR1 &= ~I2C_SR1_BERR;  // Clear flag
 8000260:	4a13      	ldr	r2, [pc, #76]	; (80002b0 <I2C1_Bus_Test+0x60>)
 8000262:	4b13      	ldr	r3, [pc, #76]	; (80002b0 <I2C1_Bus_Test+0x60>)
 8000264:	695b      	ldr	r3, [r3, #20]
 8000266:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800026a:	6153      	str	r3, [r2, #20]
    	return FAIL;
 800026c:	2301      	movs	r3, #1
 800026e:	e01d      	b.n	80002ac <I2C1_Bus_Test+0x5c>
    }

    // Check BUSY flag - should be clear initially
    if(I2C1->SR2 & I2C_SR2_BUSY) {
 8000270:	4b0f      	ldr	r3, [pc, #60]	; (80002b0 <I2C1_Bus_Test+0x60>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	f003 0302 	and.w	r3, r3, #2
 8000278:	2b00      	cmp	r3, #0
 800027a:	d016      	beq.n	80002aa <I2C1_Bus_Test+0x5a>
        // Attempt bus recovery
        I2C1->CR1 |= I2C_CR1_SWRST;
 800027c:	4a0c      	ldr	r2, [pc, #48]	; (80002b0 <I2C1_Bus_Test+0x60>)
 800027e:	4b0c      	ldr	r3, [pc, #48]	; (80002b0 <I2C1_Bus_Test+0x60>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000286:	6013      	str	r3, [r2, #0]
        systickDelayMs(1);
 8000288:	2001      	movs	r0, #1
 800028a:	f000 fbf7 	bl	8000a7c <systickDelayMs>
        I2C1->CR1 &= ~I2C_CR1_SWRST;
 800028e:	4a08      	ldr	r2, [pc, #32]	; (80002b0 <I2C1_Bus_Test+0x60>)
 8000290:	4b07      	ldr	r3, [pc, #28]	; (80002b0 <I2C1_Bus_Test+0x60>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000298:	6013      	str	r3, [r2, #0]

        if(I2C1->SR2 & I2C_SR2_BUSY) return FAIL;
 800029a:	4b05      	ldr	r3, [pc, #20]	; (80002b0 <I2C1_Bus_Test+0x60>)
 800029c:	699b      	ldr	r3, [r3, #24]
 800029e:	f003 0302 	and.w	r3, r3, #2
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <I2C1_Bus_Test+0x5a>
 80002a6:	2301      	movs	r3, #1
 80002a8:	e000      	b.n	80002ac <I2C1_Bus_Test+0x5c>
    }

    return PASS;
 80002aa:	2302      	movs	r3, #2
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	bd80      	pop	{r7, pc}
 80002b0:	40005400 	.word	0x40005400

080002b4 <I2C_EN_ACK>:

int I2C_POS_Read(){
	I2C1->CR1 |= I2C_CR1_POS;			//POS: Acknowledge/PEC Position (only for data reception) p.682
	return DONE;
}
int I2C_EN_ACK(){
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
	I2C1->CR1 |= I2C_CR1_ACK;
 80002b8:	4a05      	ldr	r2, [pc, #20]	; (80002d0 <I2C_EN_ACK+0x1c>)
 80002ba:	4b05      	ldr	r3, [pc, #20]	; (80002d0 <I2C_EN_ACK+0x1c>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002c2:	6013      	str	r3, [r2, #0]
	return DONE;
 80002c4:	2300      	movs	r3, #0
}
 80002c6:	4618      	mov	r0, r3
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bc80      	pop	{r7}
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40005400 	.word	0x40005400

080002d4 <I2C_DI_ACK>:
int I2C_DI_ACK(){
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	I2C1->CR1 &= ~I2C_CR1_ACK;	//No ACK
 80002d8:	4a05      	ldr	r2, [pc, #20]	; (80002f0 <I2C_DI_ACK+0x1c>)
 80002da:	4b05      	ldr	r3, [pc, #20]	; (80002f0 <I2C_DI_ACK+0x1c>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80002e2:	6013      	str	r3, [r2, #0]
	return DONE;
 80002e4:	2300      	movs	r3, #0
}
 80002e6:	4618      	mov	r0, r3
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	40005400 	.word	0x40005400

080002f4 <I2C_Clear_AddrFlag>:
        I2C1->SR1 &= ~I2C_SR1_OVR;  // Clear flag
        return FAIL;
    }
    return PASS;
}
int I2C_Clear_AddrFlag(){
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
    volatile uint32_t temp = I2C1->SR2;  // Clear ADDR p691
 80002fa:	4b04      	ldr	r3, [pc, #16]	; (800030c <I2C_Clear_AddrFlag+0x18>)
 80002fc:	699b      	ldr	r3, [r3, #24]
 80002fe:	607b      	str	r3, [r7, #4]
	return DONE;
 8000300:	2300      	movs	r3, #0
}
 8000302:	4618      	mov	r0, r3
 8000304:	370c      	adds	r7, #12
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr
 800030c:	40005400 	.word	0x40005400

08000310 <I2C1_GPIO_Init>:
/*END -----------v1.0-----------*/

/*-----------v1.1-----------*/

/*1. I2C GPIO Configuration PB8 PB9*/
int I2C1_GPIO_Init() {
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;							//Bus clk AHB + GPIOB
 8000314:	4a14      	ldr	r2, [pc, #80]	; (8000368 <I2C1_GPIO_Init+0x58>)
 8000316:	4b14      	ldr	r3, [pc, #80]	; (8000368 <I2C1_GPIO_Init+0x58>)
 8000318:	69db      	ldr	r3, [r3, #28]
 800031a:	f043 0302 	orr.w	r3, r3, #2
 800031e:	61d3      	str	r3, [r2, #28]

	GPIOB->MODER |= GPIO_MODER_MODER8_1 | GPIO_MODER_MODER9_1;	//AF mode
 8000320:	4a12      	ldr	r2, [pc, #72]	; (800036c <I2C1_GPIO_Init+0x5c>)
 8000322:	4b12      	ldr	r3, [pc, #72]	; (800036c <I2C1_GPIO_Init+0x5c>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 800032a:	6013      	str	r3, [r2, #0]
	GPIOB->OTYPER |= GPIO_OTYPER_OT_8 | GPIO_OTYPER_OT_9;		//Open drain
 800032c:	4a0f      	ldr	r2, [pc, #60]	; (800036c <I2C1_GPIO_Init+0x5c>)
 800032e:	4b0f      	ldr	r3, [pc, #60]	; (800036c <I2C1_GPIO_Init+0x5c>)
 8000330:	685b      	ldr	r3, [r3, #4]
 8000332:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8000336:	6053      	str	r3, [r2, #4]
	GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR8_0 | GPIO_OSPEEDER_OSPEEDR9_0;//Normal speed
 8000338:	4a0c      	ldr	r2, [pc, #48]	; (800036c <I2C1_GPIO_Init+0x5c>)
 800033a:	4b0c      	ldr	r3, [pc, #48]	; (800036c <I2C1_GPIO_Init+0x5c>)
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8000342:	6093      	str	r3, [r2, #8]
	//GPIOB->PUPDR &= (~GPIO_PUPDR_PUPDR8_0) & (~GPIO_PUPDR_PUPDR9_0); 	//No Pull-up
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR8_1 | GPIO_PUPDR_PUPDR9_1; 	//Pull-up
 8000344:	4a09      	ldr	r2, [pc, #36]	; (800036c <I2C1_GPIO_Init+0x5c>)
 8000346:	4b09      	ldr	r3, [pc, #36]	; (800036c <I2C1_GPIO_Init+0x5c>)
 8000348:	68db      	ldr	r3, [r3, #12]
 800034a:	f443 2320 	orr.w	r3, r3, #655360	; 0xa0000
 800034e:	60d3      	str	r3, [r2, #12]
	GPIOB->AFR[1] |= (4U<<GPIO_AFRH_AFRH0_Pos) | (4U<<GPIO_AFRH_AFRH1_Pos); //AF4 = I2C1
 8000350:	4a06      	ldr	r2, [pc, #24]	; (800036c <I2C1_GPIO_Init+0x5c>)
 8000352:	4b06      	ldr	r3, [pc, #24]	; (800036c <I2C1_GPIO_Init+0x5c>)
 8000354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000356:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800035a:	6253      	str	r3, [r2, #36]	; 0x24

	return DONE;
 800035c:	2300      	movs	r3, #0
}
 800035e:	4618      	mov	r0, r3
 8000360:	46bd      	mov	sp, r7
 8000362:	bc80      	pop	{r7}
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop
 8000368:	40023800 	.word	0x40023800
 800036c:	40020400 	.word	0x40020400

08000370 <I2C1_Init>:

/*2. I2C1 Configuration*/
int I2C1_Init() {
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;	// Bus clk APB1 + I2C1
 8000374:	4a14      	ldr	r2, [pc, #80]	; (80003c8 <I2C1_Init+0x58>)
 8000376:	4b14      	ldr	r3, [pc, #80]	; (80003c8 <I2C1_Init+0x58>)
 8000378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800037a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800037e:	6253      	str	r3, [r2, #36]	; 0x24

    I2C1->CR1 |= I2C_CR1_SWRST;           // Reset
 8000380:	4a12      	ldr	r2, [pc, #72]	; (80003cc <I2C1_Init+0x5c>)
 8000382:	4b12      	ldr	r3, [pc, #72]	; (80003cc <I2C1_Init+0x5c>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800038a:	6013      	str	r3, [r2, #0]
    I2C1->CR1 &= ~I2C_CR1_SWRST;
 800038c:	4a0f      	ldr	r2, [pc, #60]	; (80003cc <I2C1_Init+0x5c>)
 800038e:	4b0f      	ldr	r3, [pc, #60]	; (80003cc <I2C1_Init+0x5c>)
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000396:	6013      	str	r3, [r2, #0]

    I2C1->CR2 = I2C1->CR2 = I2C_CR2_FREQ_5;	// 32MHz PCLK1
 8000398:	4a0c      	ldr	r2, [pc, #48]	; (80003cc <I2C1_Init+0x5c>)
 800039a:	490c      	ldr	r1, [pc, #48]	; (80003cc <I2C1_Init+0x5c>)
 800039c:	2320      	movs	r3, #32
 800039e:	604b      	str	r3, [r1, #4]
 80003a0:	6053      	str	r3, [r2, #4]
    I2C1->CCR = 160;                       // 100kHz SCL
 80003a2:	4b0a      	ldr	r3, [pc, #40]	; (80003cc <I2C1_Init+0x5c>)
 80003a4:	22a0      	movs	r2, #160	; 0xa0
 80003a6:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = I2C1->TRISE = 32;        // Max rise time
 80003a8:	4a08      	ldr	r2, [pc, #32]	; (80003cc <I2C1_Init+0x5c>)
 80003aa:	4908      	ldr	r1, [pc, #32]	; (80003cc <I2C1_Init+0x5c>)
 80003ac:	2320      	movs	r3, #32
 80003ae:	620b      	str	r3, [r1, #32]
 80003b0:	6213      	str	r3, [r2, #32]

    I2C1->CR1 |= I2C_CR1_PE;              // Enable I2C
 80003b2:	4a06      	ldr	r2, [pc, #24]	; (80003cc <I2C1_Init+0x5c>)
 80003b4:	4b05      	ldr	r3, [pc, #20]	; (80003cc <I2C1_Init+0x5c>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	f043 0301 	orr.w	r3, r3, #1
 80003bc:	6013      	str	r3, [r2, #0]

    return DONE;
 80003be:	2300      	movs	r3, #0
}
 80003c0:	4618      	mov	r0, r3
 80003c2:	46bd      	mov	sp, r7
 80003c4:	bc80      	pop	{r7}
 80003c6:	4770      	bx	lr
 80003c8:	40023800 	.word	0x40023800
 80003cc:	40005400 	.word	0x40005400

080003d0 <main>:


int Initial();

int main(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b092      	sub	sp, #72	; 0x48
 80003d4:	af00      	add	r7, sp, #0
	char buf[50]={0};
 80003d6:	f107 0314 	add.w	r3, r7, #20
 80003da:	2232      	movs	r2, #50	; 0x32
 80003dc:	2100      	movs	r1, #0
 80003de:	4618      	mov	r0, r3
 80003e0:	f000 fd28 	bl	8000e34 <memset>
	SGP30_Data_t air_quality;
	SGP30_Data_t air_baseline;

	//check_pass(Initial(),"Initial");
	Initial();
 80003e4:	f000 f85e 	bl	80004a4 <Initial>



	//check_pass(SGP30_Init(),"SGP30_Init");
	SGP30_Init();
 80003e8:	f000 f86b 	bl	80004c2 <SGP30_Init>

	systickDelayMs(10);
 80003ec:	200a      	movs	r0, #10
 80003ee:	f000 fb45 	bl	8000a7c <systickDelayMs>


  while (1)
  {
	  uart2_write_string("-----------------------\n\r");
 80003f2:	4829      	ldr	r0, [pc, #164]	; (8000498 <main+0xc8>)
 80003f4:	f000 fcdc 	bl	8000db0 <uart2_write_string>
	  //check_pass(SGP30_Measure(&air_quality.co2_ppm, &air_quality.tvoc_ppb),"SGP30_Measure");
	  SGP30_Measure(&air_quality.co2_ppm, &air_quality.tvoc_ppb);
 80003f8:	f107 030c 	add.w	r3, r7, #12
 80003fc:	1c9a      	adds	r2, r3, #2
 80003fe:	f107 030c 	add.w	r3, r7, #12
 8000402:	4611      	mov	r1, r2
 8000404:	4618      	mov	r0, r3
 8000406:	f000 f86b 	bl	80004e0 <SGP30_Measure>

	  sprintf(buf,"CO2 %u ppm\n\r",(unsigned int)air_quality.co2_ppm);
 800040a:	89bb      	ldrh	r3, [r7, #12]
 800040c:	461a      	mov	r2, r3
 800040e:	f107 0314 	add.w	r3, r7, #20
 8000412:	4922      	ldr	r1, [pc, #136]	; (800049c <main+0xcc>)
 8000414:	4618      	mov	r0, r3
 8000416:	f000 fc3a 	bl	8000c8e <siprintf>
	  uart2_write_string(buf);
 800041a:	f107 0314 	add.w	r3, r7, #20
 800041e:	4618      	mov	r0, r3
 8000420:	f000 fcc6 	bl	8000db0 <uart2_write_string>
	  sprintf(buf,"TVOC %u ppm\n\r",(unsigned int)air_quality.tvoc_ppb);
 8000424:	89fb      	ldrh	r3, [r7, #14]
 8000426:	461a      	mov	r2, r3
 8000428:	f107 0314 	add.w	r3, r7, #20
 800042c:	491c      	ldr	r1, [pc, #112]	; (80004a0 <main+0xd0>)
 800042e:	4618      	mov	r0, r3
 8000430:	f000 fc2d 	bl	8000c8e <siprintf>
	  uart2_write_string(buf);
 8000434:	f107 0314 	add.w	r3, r7, #20
 8000438:	4618      	mov	r0, r3
 800043a:	f000 fcb9 	bl	8000db0 <uart2_write_string>
	  systickDelayMs(12);
 800043e:	200c      	movs	r0, #12
 8000440:	f000 fb1c 	bl	8000a7c <systickDelayMs>


	  uart2_write_string("-----------------------\n\r");
 8000444:	4814      	ldr	r0, [pc, #80]	; (8000498 <main+0xc8>)
 8000446:	f000 fcb3 	bl	8000db0 <uart2_write_string>
	  //check_pass(SGP30_Get_Baseline(&air_baseline.co2_ppm, &air_baseline.tvoc_ppb),"SGP30_Get_Baseline");
	  SGP30_Get_Baseline(&air_baseline.co2_ppm, &air_baseline.tvoc_ppb);
 800044a:	1d3b      	adds	r3, r7, #4
 800044c:	1c9a      	adds	r2, r3, #2
 800044e:	1d3b      	adds	r3, r7, #4
 8000450:	4611      	mov	r1, r2
 8000452:	4618      	mov	r0, r3
 8000454:	f000 f89c 	bl	8000590 <SGP30_Get_Baseline>

	  sprintf(buf,"CO2 %u ppm\n\r",(unsigned int)air_baseline.co2_ppm);
 8000458:	88bb      	ldrh	r3, [r7, #4]
 800045a:	461a      	mov	r2, r3
 800045c:	f107 0314 	add.w	r3, r7, #20
 8000460:	490e      	ldr	r1, [pc, #56]	; (800049c <main+0xcc>)
 8000462:	4618      	mov	r0, r3
 8000464:	f000 fc13 	bl	8000c8e <siprintf>
	  uart2_write_string(buf);
 8000468:	f107 0314 	add.w	r3, r7, #20
 800046c:	4618      	mov	r0, r3
 800046e:	f000 fc9f 	bl	8000db0 <uart2_write_string>
	  sprintf(buf,"TVOC %u ppm\n\r",(unsigned int)air_baseline.tvoc_ppb);
 8000472:	88fb      	ldrh	r3, [r7, #6]
 8000474:	461a      	mov	r2, r3
 8000476:	f107 0314 	add.w	r3, r7, #20
 800047a:	4909      	ldr	r1, [pc, #36]	; (80004a0 <main+0xd0>)
 800047c:	4618      	mov	r0, r3
 800047e:	f000 fc06 	bl	8000c8e <siprintf>
	  uart2_write_string(buf);
 8000482:	f107 0314 	add.w	r3, r7, #20
 8000486:	4618      	mov	r0, r3
 8000488:	f000 fc92 	bl	8000db0 <uart2_write_string>
	  systickDelayMs(1000);
 800048c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000490:	f000 faf4 	bl	8000a7c <systickDelayMs>
	  uart2_write_string("-----------------------\n\r");
 8000494:	e7ad      	b.n	80003f2 <main+0x22>
 8000496:	bf00      	nop
 8000498:	08000e5c 	.word	0x08000e5c
 800049c:	08000e78 	.word	0x08000e78
 80004a0:	08000e88 	.word	0x08000e88

080004a4 <Initial>:
  }

	return DONE;
}

int Initial(){
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0

	SetSysClk();
 80004a8:	f000 f986 	bl	80007b8 <SetSysClk>
	SystemCoreClockUpdate();
 80004ac:	f000 fa3e 	bl	800092c <SystemCoreClockUpdate>
	uart2_init();
 80004b0:	f000 fc28 	bl	8000d04 <uart2_init>
	I2C1_GPIO_Init();
 80004b4:	f7ff ff2c 	bl	8000310 <I2C1_GPIO_Init>
	I2C1_Init();
 80004b8:	f7ff ff5a 	bl	8000370 <I2C1_Init>
	return DONE;
 80004bc:	2300      	movs	r3, #0
}
 80004be:	4618      	mov	r0, r3
 80004c0:	bd80      	pop	{r7, pc}

080004c2 <SGP30_Init>:
#include "sgp30.h"

int SGP30_Init() {
 80004c2:	b580      	push	{r7, lr}
 80004c4:	af00      	add	r7, sp, #0
	I2C1_Bus_Test();//check_pass(I2C1_Bus_Test(),"-I2C1_Bus_Test");
 80004c6:	f7ff fec3 	bl	8000250 <I2C1_Bus_Test>

	Write_Cmd(CMD_INIT,STOP);//check_pass(Write_Cmd(CMD_INIT,STOP),"-SEND_CMD_INIT");
 80004ca:	2101      	movs	r1, #1
 80004cc:	f242 0003 	movw	r0, #8195	; 0x2003
 80004d0:	f000 f8b6 	bl	8000640 <Write_Cmd>

	systickDelayMs(10);
 80004d4:	200a      	movs	r0, #10
 80004d6:	f000 fad1 	bl	8000a7c <systickDelayMs>

	return DONE;
 80004da:	2300      	movs	r3, #0
}
 80004dc:	4618      	mov	r0, r3
 80004de:	bd80      	pop	{r7, pc}

080004e0 <SGP30_Measure>:

int SGP30_Measure(uint16_t *co2, uint16_t *tvoc) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b084      	sub	sp, #16
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
 80004e8:	6039      	str	r1, [r7, #0]
    uint8_t data[6]={0};
 80004ea:	f107 0308 	add.w	r3, r7, #8
 80004ee:	2200      	movs	r2, #0
 80004f0:	601a      	str	r2, [r3, #0]
 80004f2:	809a      	strh	r2, [r3, #4]

    Write_Cmd(CMD_MEASURE,NSTOP);//check_pass(Write_Cmd(CMD_MEASURE,NSTOP),"-SEND_CMD_MEASURE");
 80004f4:	2100      	movs	r1, #0
 80004f6:	f242 0008 	movw	r0, #8200	; 0x2008
 80004fa:	f000 f8a1 	bl	8000640 <Write_Cmd>

    systickDelayMs(10);
 80004fe:	200a      	movs	r0, #10
 8000500:	f000 fabc 	bl	8000a7c <systickDelayMs>

    Read_Data(data, 6);//check_pass(Read_Data(data, 6),"-READ_CMD_MEASURE");
 8000504:	f107 0308 	add.w	r3, r7, #8
 8000508:	2106      	movs	r1, #6
 800050a:	4618      	mov	r0, r3
 800050c:	f000 f8be 	bl	800068c <Read_Data>

    // CRC checks
     if (crc(&data[0], 2) != data[2]) {
 8000510:	f107 0308 	add.w	r3, r7, #8
 8000514:	2102      	movs	r1, #2
 8000516:	4618      	mov	r0, r3
 8000518:	f000 f8f0 	bl	80006fc <crc>
 800051c:	4603      	mov	r3, r0
 800051e:	461a      	mov	r2, r3
 8000520:	7abb      	ldrb	r3, [r7, #10]
 8000522:	429a      	cmp	r2, r3
 8000524:	d005      	beq.n	8000532 <SGP30_Measure+0x52>
     	 uart2_write_string("CO2 CRC check failed\n\r");
 8000526:	4818      	ldr	r0, [pc, #96]	; (8000588 <SGP30_Measure+0xa8>)
 8000528:	f000 fc42 	bl	8000db0 <uart2_write_string>

     	 return -1; // CO2 CRC fail
 800052c:	f04f 33ff 	mov.w	r3, #4294967295
 8000530:	e026      	b.n	8000580 <SGP30_Measure+0xa0>
     }
     if (crc(&data[3], 2) != data[5]){
 8000532:	f107 0308 	add.w	r3, r7, #8
 8000536:	3303      	adds	r3, #3
 8000538:	2102      	movs	r1, #2
 800053a:	4618      	mov	r0, r3
 800053c:	f000 f8de 	bl	80006fc <crc>
 8000540:	4603      	mov	r3, r0
 8000542:	461a      	mov	r2, r3
 8000544:	7b7b      	ldrb	r3, [r7, #13]
 8000546:	429a      	cmp	r2, r3
 8000548:	d005      	beq.n	8000556 <SGP30_Measure+0x76>
     	uart2_write_string("TVOC CRC check failed\n\r");
 800054a:	4810      	ldr	r0, [pc, #64]	; (800058c <SGP30_Measure+0xac>)
 800054c:	f000 fc30 	bl	8000db0 <uart2_write_string>
     	return -2; // TVOC CRC fail
 8000550:	f06f 0301 	mvn.w	r3, #1
 8000554:	e014      	b.n	8000580 <SGP30_Measure+0xa0>
     }

    *co2 = (data[0] << 8) | data[1];   // Skip CRC data[2]
 8000556:	7a3b      	ldrb	r3, [r7, #8]
 8000558:	021b      	lsls	r3, r3, #8
 800055a:	b21a      	sxth	r2, r3
 800055c:	7a7b      	ldrb	r3, [r7, #9]
 800055e:	b21b      	sxth	r3, r3
 8000560:	4313      	orrs	r3, r2
 8000562:	b21b      	sxth	r3, r3
 8000564:	b29a      	uxth	r2, r3
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	801a      	strh	r2, [r3, #0]
    *tvoc = (data[3] << 8) | data[4];  // Skip CRC data[5]
 800056a:	7afb      	ldrb	r3, [r7, #11]
 800056c:	021b      	lsls	r3, r3, #8
 800056e:	b21a      	sxth	r2, r3
 8000570:	7b3b      	ldrb	r3, [r7, #12]
 8000572:	b21b      	sxth	r3, r3
 8000574:	4313      	orrs	r3, r2
 8000576:	b21b      	sxth	r3, r3
 8000578:	b29a      	uxth	r2, r3
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	801a      	strh	r2, [r3, #0]

    return DONE;
 800057e:	2300      	movs	r3, #0
}
 8000580:	4618      	mov	r0, r3
 8000582:	3710      	adds	r7, #16
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	08000e98 	.word	0x08000e98
 800058c:	08000eb0 	.word	0x08000eb0

08000590 <SGP30_Get_Baseline>:

int SGP30_Get_Baseline(uint16_t *co2, uint16_t *tvoc)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b084      	sub	sp, #16
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
	uint8_t data[6]={0};
 800059a:	f107 0308 	add.w	r3, r7, #8
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	809a      	strh	r2, [r3, #4]
	Write_Cmd(CMD_GET_BASELINE,NSTOP); //check_pass(Write_Cmd(CMD_GET_BASELINE,NSTOP),"CMD_GET_BASELINE");
 80005a4:	2100      	movs	r1, #0
 80005a6:	f242 0015 	movw	r0, #8213	; 0x2015
 80005aa:	f000 f849 	bl	8000640 <Write_Cmd>
	systickDelayMs(10);
 80005ae:	200a      	movs	r0, #10
 80005b0:	f000 fa64 	bl	8000a7c <systickDelayMs>
	Read_Data(data, 6);//check_pass(Read_Data(data, 6),"-READ_CMD_MEASURE");
 80005b4:	f107 0308 	add.w	r3, r7, #8
 80005b8:	2106      	movs	r1, #6
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 f866 	bl	800068c <Read_Data>
	// CRC checks
     if (crc(&data[0], 2) != data[2]) {
 80005c0:	f107 0308 	add.w	r3, r7, #8
 80005c4:	2102      	movs	r1, #2
 80005c6:	4618      	mov	r0, r3
 80005c8:	f000 f898 	bl	80006fc <crc>
 80005cc:	4603      	mov	r3, r0
 80005ce:	461a      	mov	r2, r3
 80005d0:	7abb      	ldrb	r3, [r7, #10]
 80005d2:	429a      	cmp	r2, r3
 80005d4:	d005      	beq.n	80005e2 <SGP30_Get_Baseline+0x52>
     	 uart2_write_string("CO2 CRC check failed\n\r");
 80005d6:	4818      	ldr	r0, [pc, #96]	; (8000638 <SGP30_Get_Baseline+0xa8>)
 80005d8:	f000 fbea 	bl	8000db0 <uart2_write_string>

     	 return -1; // CO2 CRC fail
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295
 80005e0:	e026      	b.n	8000630 <SGP30_Get_Baseline+0xa0>
     }
     if (crc(&data[3], 2) != data[5]){
 80005e2:	f107 0308 	add.w	r3, r7, #8
 80005e6:	3303      	adds	r3, #3
 80005e8:	2102      	movs	r1, #2
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 f886 	bl	80006fc <crc>
 80005f0:	4603      	mov	r3, r0
 80005f2:	461a      	mov	r2, r3
 80005f4:	7b7b      	ldrb	r3, [r7, #13]
 80005f6:	429a      	cmp	r2, r3
 80005f8:	d005      	beq.n	8000606 <SGP30_Get_Baseline+0x76>
     	uart2_write_string("TVOC CRC check failed\n\r");
 80005fa:	4810      	ldr	r0, [pc, #64]	; (800063c <SGP30_Get_Baseline+0xac>)
 80005fc:	f000 fbd8 	bl	8000db0 <uart2_write_string>
     	return -2; // TVOC CRC fail
 8000600:	f06f 0301 	mvn.w	r3, #1
 8000604:	e014      	b.n	8000630 <SGP30_Get_Baseline+0xa0>
     }

    *co2 = (data[0] << 8) | data[1];   // Skip CRC data[2]
 8000606:	7a3b      	ldrb	r3, [r7, #8]
 8000608:	021b      	lsls	r3, r3, #8
 800060a:	b21a      	sxth	r2, r3
 800060c:	7a7b      	ldrb	r3, [r7, #9]
 800060e:	b21b      	sxth	r3, r3
 8000610:	4313      	orrs	r3, r2
 8000612:	b21b      	sxth	r3, r3
 8000614:	b29a      	uxth	r2, r3
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	801a      	strh	r2, [r3, #0]
    *tvoc = (data[3] << 8) | data[4];  // Skip CRC data[5]
 800061a:	7afb      	ldrb	r3, [r7, #11]
 800061c:	021b      	lsls	r3, r3, #8
 800061e:	b21a      	sxth	r2, r3
 8000620:	7b3b      	ldrb	r3, [r7, #12]
 8000622:	b21b      	sxth	r3, r3
 8000624:	4313      	orrs	r3, r2
 8000626:	b21b      	sxth	r3, r3
 8000628:	b29a      	uxth	r2, r3
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	801a      	strh	r2, [r3, #0]

	return DONE;
 800062e:	2300      	movs	r3, #0
}
 8000630:	4618      	mov	r0, r3
 8000632:	3710      	adds	r7, #16
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	08000e98 	.word	0x08000e98
 800063c:	08000eb0 	.word	0x08000eb0

08000640 <Write_Cmd>:

//
// SGP30 I2C 7-bit address (from datasheet)


int Write_Cmd(uint16_t cmd,uint8_t condition) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	460a      	mov	r2, r1
 800064a:	80fb      	strh	r3, [r7, #6]
 800064c:	4613      	mov	r3, r2
 800064e:	717b      	strb	r3, [r7, #5]
	I2C_Start(); //check_pass(I2C_Start(),"---I2C_Start");
 8000650:	f7ff fd94 	bl	800017c <I2C_Start>
	I2C_Write_Addr(SGP30_ADDR << 1);//check_pass(I2C_Write_Addr(SGP30_ADDR << 1),"---I2C_Write_Addr + W");
 8000654:	20b0      	movs	r0, #176	; 0xb0
 8000656:	f7ff fda7 	bl	80001a8 <I2C_Write_Addr>

	I2C_Clear_AddrFlag();//check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 800065a:	f7ff fe4b 	bl	80002f4 <I2C_Clear_AddrFlag>

	I2C_Write_Data(cmd >> 8); //check_pass(I2C_Write_Data(cmd >> 8),"---I2C_Write_Data");
 800065e:	88fb      	ldrh	r3, [r7, #6]
 8000660:	0a1b      	lsrs	r3, r3, #8
 8000662:	b29b      	uxth	r3, r3
 8000664:	b2db      	uxtb	r3, r3
 8000666:	4618      	mov	r0, r3
 8000668:	f7ff fdbc 	bl	80001e4 <I2C_Write_Data>
	I2C_Write_Data(cmd & 0xFF);//check_pass(I2C_Write_Data(cmd & 0xFF),"---I2C_Write_Data");
 800066c:	88fb      	ldrh	r3, [r7, #6]
 800066e:	b2db      	uxtb	r3, r3
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fdb7 	bl	80001e4 <I2C_Write_Data>

    if(condition) I2C_Stop();//check_pass(I2C_Stop(),"---I2C_Stop");
 8000676:	797b      	ldrb	r3, [r7, #5]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <Write_Cmd+0x40>
 800067c:	f7ff fdd8 	bl	8000230 <I2C_Stop>

    return DONE;
 8000680:	2300      	movs	r3, #0
}
 8000682:	4618      	mov	r0, r3
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
	...

0800068c <Read_Data>:

int Read_Data(uint8_t *data, uint8_t len) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	460b      	mov	r3, r1
 8000696:	70fb      	strb	r3, [r7, #3]
	I2C_Start();//check_pass(I2C_Start(),"---I2C_Start");
 8000698:	f7ff fd70 	bl	800017c <I2C_Start>

	I2C_Write_Addr((SGP30_ADDR << 1) | 1);//check_pass(I2C_Write_Addr((SGP30_ADDR << 1) | 1),"---I2C_Write_Addr + R");
 800069c:	20b1      	movs	r0, #177	; 0xb1
 800069e:	f7ff fd83 	bl	80001a8 <I2C_Write_Addr>

	I2C_EN_ACK();//check_pass(I2C_EN_ACK(),"---I2C_EN_ACK");
 80006a2:	f7ff fe07 	bl	80002b4 <I2C_EN_ACK>

	I2C_Clear_AddrFlag();//check_pass(I2C_Clear_AddrFlag(),"I2C_Clear_AddrFlag");
 80006a6:	f7ff fe25 	bl	80002f4 <I2C_Clear_AddrFlag>

	for(int i=0; i<len;i++)
 80006aa:	2300      	movs	r3, #0
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	e019      	b.n	80006e4 <Read_Data+0x58>
	{
		while(!(I2C1->SR1 & I2C_SR1_RXNE)){}
 80006b0:	bf00      	nop
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <Read_Data+0x6c>)
 80006b4:	695b      	ldr	r3, [r3, #20]
 80006b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d0f9      	beq.n	80006b2 <Read_Data+0x26>

		data[i] = I2C1->DR;
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	4413      	add	r3, r2
 80006c4:	4a0c      	ldr	r2, [pc, #48]	; (80006f8 <Read_Data+0x6c>)
 80006c6:	6912      	ldr	r2, [r2, #16]
 80006c8:	b2d2      	uxtb	r2, r2
 80006ca:	701a      	strb	r2, [r3, #0]

		//Handle last byte - send NACK and STOP before read
		if(i==len-1){
 80006cc:	78fb      	ldrb	r3, [r7, #3]
 80006ce:	1e5a      	subs	r2, r3, #1
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	429a      	cmp	r2, r3
 80006d4:	d103      	bne.n	80006de <Read_Data+0x52>
			I2C_DI_ACK();//check_pass(I2C_DI_ACK(),"---I2C_DI_ACK");
 80006d6:	f7ff fdfd 	bl	80002d4 <I2C_DI_ACK>
			I2C_Stop();//check_pass(I2C_Stop(),"---I2C_Stop");
 80006da:	f7ff fda9 	bl	8000230 <I2C_Stop>
	for(int i=0; i<len;i++)
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	3301      	adds	r3, #1
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	78fa      	ldrb	r2, [r7, #3]
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	429a      	cmp	r2, r3
 80006ea:	dce1      	bgt.n	80006b0 <Read_Data+0x24>
		}
	}

    return DONE;
 80006ec:	2300      	movs	r3, #0
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40005400 	.word	0x40005400

080006fc <crc>:

// CRC8 algorithm for SGP30 (Polynomial 0x31, init 0xFF)
uint8_t crc(uint8_t *data, int count) {
 80006fc:	b480      	push	{r7}
 80006fe:	b087      	sub	sp, #28
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xFF;
 8000706:	23ff      	movs	r3, #255	; 0xff
 8000708:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < count; i++) {
 800070a:	2300      	movs	r3, #0
 800070c:	613b      	str	r3, [r7, #16]
 800070e:	e022      	b.n	8000756 <crc+0x5a>
        crc ^= data[i];
 8000710:	693b      	ldr	r3, [r7, #16]
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	4413      	add	r3, r2
 8000716:	781a      	ldrb	r2, [r3, #0]
 8000718:	7dfb      	ldrb	r3, [r7, #23]
 800071a:	4053      	eors	r3, r2
 800071c:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++)
 800071e:	2300      	movs	r3, #0
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	e012      	b.n	800074a <crc+0x4e>
            crc = (crc & 0x80) ? (crc << 1) ^ 0x31 : (crc << 1);
 8000724:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000728:	2b00      	cmp	r3, #0
 800072a:	da07      	bge.n	800073c <crc+0x40>
 800072c:	7dfb      	ldrb	r3, [r7, #23]
 800072e:	005b      	lsls	r3, r3, #1
 8000730:	b25b      	sxtb	r3, r3
 8000732:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8000736:	b25b      	sxtb	r3, r3
 8000738:	b2db      	uxtb	r3, r3
 800073a:	e002      	b.n	8000742 <crc+0x46>
 800073c:	7dfb      	ldrb	r3, [r7, #23]
 800073e:	005b      	lsls	r3, r3, #1
 8000740:	b2db      	uxtb	r3, r3
 8000742:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++)
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	3301      	adds	r3, #1
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	2b07      	cmp	r3, #7
 800074e:	dde9      	ble.n	8000724 <crc+0x28>
    for (int i = 0; i < count; i++) {
 8000750:	693b      	ldr	r3, [r7, #16]
 8000752:	3301      	adds	r3, #1
 8000754:	613b      	str	r3, [r7, #16]
 8000756:	693a      	ldr	r2, [r7, #16]
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	429a      	cmp	r2, r3
 800075c:	dbd8      	blt.n	8000710 <crc+0x14>
    }
    return crc;
 800075e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000760:	4618      	mov	r0, r3
 8000762:	371c      	adds	r7, #28
 8000764:	46bd      	mov	sp, r7
 8000766:	bc80      	pop	{r7}
 8000768:	4770      	bx	lr
	...

0800076c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800076c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800076e:	e003      	b.n	8000778 <LoopCopyDataInit>

08000770 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000770:	4b0b      	ldr	r3, [pc, #44]	; (80007a0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000772:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000774:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000776:	3104      	adds	r1, #4

08000778 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000778:	480a      	ldr	r0, [pc, #40]	; (80007a4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800077a:	4b0b      	ldr	r3, [pc, #44]	; (80007a8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800077c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800077e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000780:	d3f6      	bcc.n	8000770 <CopyDataInit>
  ldr r2, =_sbss
 8000782:	4a0a      	ldr	r2, [pc, #40]	; (80007ac <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000784:	e002      	b.n	800078c <LoopFillZerobss>

08000786 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000786:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000788:	f842 3b04 	str.w	r3, [r2], #4

0800078c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800078c:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800078e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000790:	d3f9      	bcc.n	8000786 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000792:	f000 f897 	bl	80008c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000796:	f000 fb29 	bl	8000dec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800079a:	f7ff fe19 	bl	80003d0 <main>
  bx lr
 800079e:	4770      	bx	lr
  ldr r3, =_sidata
 80007a0:	08000eec 	.word	0x08000eec
  ldr r0, =_sdata
 80007a4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80007a8:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 80007ac:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 80007b0:	20000020 	.word	0x20000020

080007b4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007b4:	e7fe      	b.n	80007b4 <ADC1_IRQHandler>
	...

080007b8 <SetSysClk>:
 * */

#include "include.h"

void SetSysClk(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
	uint32_t status = 0;
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]

  /*1. Enable HSI High speed internal clock*/
  RCC->CR |= RCC_CR_HSION;
 80007c2:	4a3d      	ldr	r2, [pc, #244]	; (80008b8 <SetSysClk+0x100>)
 80007c4:	4b3c      	ldr	r3, [pc, #240]	; (80008b8 <SetSysClk+0x100>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	f043 0301 	orr.w	r3, r3, #1
 80007cc:	6013      	str	r3, [r2, #0]

  /*2. Waits for the HSI to stabilize. */
 while(!(RCC->CR & RCC_CR_HSIRDY)){} //CR bit 1 HSIRDY sets when HSI oscillator is stable. p141
 80007ce:	bf00      	nop
 80007d0:	4b39      	ldr	r3, [pc, #228]	; (80008b8 <SetSysClk+0x100>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f003 0302 	and.w	r3, r3, #2
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d0f9      	beq.n	80007d0 <SetSysClk+0x18>
 status = (RCC->CR & RCC_CR_HSIRDY) ? 1 : 0; //if CR bit 1 HSIDRY high when oscillator is stable.
 80007dc:	4b36      	ldr	r3, [pc, #216]	; (80008b8 <SetSysClk+0x100>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	f003 0302 	and.w	r3, r3, #2
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	bf14      	ite	ne
 80007e8:	2301      	movne	r3, #1
 80007ea:	2300      	moveq	r3, #0
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	607b      	str	r3, [r7, #4]

 if (status == 1) //If HSI ready
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	2b01      	cmp	r3, #1
 80007f4:	d10b      	bne.n	800080e <SetSysClk+0x56>
  {
    /*3.  PLL (Phase-Locked Loop)configuration to generate 32MHz*/
	  //PLLSCR bit 16, PLLMUL bits 18-21, PLLDIV bits 22,23.
	  //0000 0000 1111 1101 0000 0000 0000 0000 corresponding bits
	  //these bits PLLSRC, PLLMUL and PLLDIV cleared
	  RCC->CFGR &= ~(0x00FD0000);
 80007f6:	4a30      	ldr	r2, [pc, #192]	; (80008b8 <SetSysClk+0x100>)
 80007f8:	4b2f      	ldr	r3, [pc, #188]	; (80008b8 <SetSysClk+0x100>)
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000800:	6093      	str	r3, [r2, #8]

	  //PLLMUL must be 0001 when multiplication=4 and PLLDIV must be 01 when division=2
	  //PLLCLK = (HSI * 4)/2 = 32 MHz p144/911
	  //PLLSCR bit 16 must be 1 --> HSE oscillator clock selected as PLL input clock (done in previous line)
	  //0000 0000 0100 0100 0000 0000 0000 0000
	  RCC->CFGR |= 0x00440000;
 8000802:	4a2d      	ldr	r2, [pc, #180]	; (80008b8 <SetSysClk+0x100>)
 8000804:	4b2c      	ldr	r3, [pc, #176]	; (80008b8 <SetSysClk+0x100>)
 8000806:	689b      	ldr	r3, [r3, #8]
 8000808:	f443 0388 	orr.w	r3, r3, #4456448	; 0x440000
 800080c:	6093      	str	r3, [r2, #8]
  {
    /* If HSI fails to start-up, the application will have wrong clock configuration. EX: toggle LED*/
  }

 /*4. Configures the Flash memory for optimal performance at 32 MHz by enabling 64-bit access, prefetch, and setting one wait state. */
   FLASH->ACR |= FLASH_ACR_ACC64; //ACC64 bit 2, 64-bit access. 64-bit access is used to improve the performance. p84
 800080e:	4a2b      	ldr	r2, [pc, #172]	; (80008bc <SetSysClk+0x104>)
 8000810:	4b2a      	ldr	r3, [pc, #168]	; (80008bc <SetSysClk+0x104>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	6013      	str	r3, [r2, #0]
     /*Prefetch is enabled by setting the PRFTEN bit in the FLASH_ACR register.
     *This feature is useful if at least one wait state is needed to access the Flash memory.
 	*Figure 5 shows the execution of sequential 32-bit instructions*/
   FLASH->ACR |= FLASH_ACR_PRFTEN; //PRFTEN bit 1, prefetch enable. p84
 800081a:	4a28      	ldr	r2, [pc, #160]	; (80008bc <SetSysClk+0x104>)
 800081c:	4b27      	ldr	r3, [pc, #156]	; (80008bc <SetSysClk+0x104>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f043 0302 	orr.w	r3, r3, #2
 8000824:	6013      	str	r3, [r2, #0]
   FLASH->ACR |= FLASH_ACR_LATENCY; //LATENCY one wait state bit 0. One wait state enabled. p84. p59
 8000826:	4a25      	ldr	r2, [pc, #148]	; (80008bc <SetSysClk+0x104>)
 8000828:	4b24      	ldr	r3, [pc, #144]	; (80008bc <SetSysClk+0x104>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f043 0301 	orr.w	r3, r3, #1
 8000830:	6013      	str	r3, [r2, #0]

	/*5. Enables the power interface clock and configures the voltage regulator to supply 1.8V, waiting for it to stabilize.*/
	 RCC->APB1ENR |= RCC_APB1ENR_PWREN; //bit 28 PWREN: Power interface clock enable. p158. p101
 8000832:	4a21      	ldr	r2, [pc, #132]	; (80008b8 <SetSysClk+0x100>)
 8000834:	4b20      	ldr	r3, [pc, #128]	; (80008b8 <SetSysClk+0x100>)
 8000836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800083c:	6253      	str	r3, [r2, #36]	; 0x24
	 PWR->CR = PWR_CR_VOS_0; //Bits 12:11 VOS[1:0]: Voltage scaling range selection, 01: 1.8 V (range 1). p121
 800083e:	4b20      	ldr	r3, [pc, #128]	; (80008c0 <SetSysClk+0x108>)
 8000840:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000844:	601a      	str	r2, [r3, #0]
	of PWR_CR register. p102 1.8V needed for 32 MHz clock and lower voltages to save power.

	0: Regulator is ready in the selected voltage range
	1: Regulator voltage output is changing to the required VOS level.
	*/
	 while((PWR->CSR & PWR_CSR_VOSF)){} //bit 4 VOSF: Voltage Scaling select flag. p125
 8000846:	bf00      	nop
 8000848:	4b1d      	ldr	r3, [pc, #116]	; (80008c0 <SetSysClk+0x108>)
 800084a:	685b      	ldr	r3, [r3, #4]
 800084c:	f003 0310 	and.w	r3, r3, #16
 8000850:	2b00      	cmp	r3, #0
 8000852:	d1f9      	bne.n	8000848 <SetSysClk+0x90>

	/*6. No-prescalers for the AHB, APB1, and APB2 buses, effectively setting them to run at the same frequency as the system clock.*/
	RCC->CFGR &= ~RCC_CFGR_HPRE_3; //Bits 7:4 HPRE[3:0]: AHB prescaler. 0xxx: SYSCLK not divided. p144
 8000854:	4a18      	ldr	r2, [pc, #96]	; (80008b8 <SetSysClk+0x100>)
 8000856:	4b18      	ldr	r3, [pc, #96]	; (80008b8 <SetSysClk+0x100>)
 8000858:	689b      	ldr	r3, [r3, #8]
 800085a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800085e:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE2_2; //Bits 13:11 PPRE2[2:0]: APB high-speed prescaler (APB2). p144
 8000860:	4a15      	ldr	r2, [pc, #84]	; (80008b8 <SetSysClk+0x100>)
 8000862:	4b15      	ldr	r3, [pc, #84]	; (80008b8 <SetSysClk+0x100>)
 8000864:	689b      	ldr	r3, [r3, #8]
 8000866:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800086a:	6093      	str	r3, [r2, #8]
	RCC->CFGR &= ~RCC_CFGR_PPRE1_2; //Bits 10:8 PPRE1[2:0]: APB low-speed prescaler (APB1)p. 144
 800086c:	4a12      	ldr	r2, [pc, #72]	; (80008b8 <SetSysClk+0x100>)
 800086e:	4b12      	ldr	r3, [pc, #72]	; (80008b8 <SetSysClk+0x100>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000876:	6093      	str	r3, [r2, #8]

	/*7. Enables the PLL.*/
	RCC->CR |= RCC_CR_PLLON; //Bit 24 PLLON: PLL enable. p140
 8000878:	4a0f      	ldr	r2, [pc, #60]	; (80008b8 <SetSysClk+0x100>)
 800087a:	4b0f      	ldr	r3, [pc, #60]	; (80008b8 <SetSysClk+0x100>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000882:	6013      	str	r3, [r2, #0]

	/*8. Waits for the PLL to stabilize. */
	while(!(RCC->CR & RCC_CR_PLLRDY)){} //Bit 25 PLLRDY: PLL clock ready flag. p140
 8000884:	bf00      	nop
 8000886:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <SetSysClk+0x100>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800088e:	2b00      	cmp	r3, #0
 8000890:	d0f9      	beq.n	8000886 <SetSysClk+0xce>

	/*9. Switches the system clock source to the configured PLL output (32 MHz).*/
	RCC->CFGR |= 0x3U; //Bits 1:0 SW[1:0]: System clock switch, 11: PLL used as system clock
 8000892:	4a09      	ldr	r2, [pc, #36]	; (80008b8 <SetSysClk+0x100>)
 8000894:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <SetSysClk+0x100>)
 8000896:	689b      	ldr	r3, [r3, #8]
 8000898:	f043 0303 	orr.w	r3, r3, #3
 800089c:	6093      	str	r3, [r2, #8]

	/*Bits 3:2 SWS[1:0]: System clock switch status, 11: PLL used as system clock.
	 * These bits are set and cleared by hardware to indicate which clock source is used as
	system clock. 11: PLL used as system clock. p145.
	 Waits for the system clock to confirm it's using the PLL. */
	while (!(RCC->CFGR & RCC_CFGR_SWS)){}
 800089e:	bf00      	nop
 80008a0:	4b05      	ldr	r3, [pc, #20]	; (80008b8 <SetSysClk+0x100>)
 80008a2:	689b      	ldr	r3, [r3, #8]
 80008a4:	f003 030c 	and.w	r3, r3, #12
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d0f9      	beq.n	80008a0 <SetSysClk+0xe8>

	//Update system clock after config.
	SystemCoreClockUpdate();
 80008ac:	f000 f83e 	bl	800092c <SystemCoreClockUpdate>
}
 80008b0:	bf00      	nop
 80008b2:	3708      	adds	r7, #8
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40023c00 	.word	0x40023c00
 80008c0:	40007000 	.word	0x40007000

080008c4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 80008c8:	4a15      	ldr	r2, [pc, #84]	; (8000920 <SystemInit+0x5c>)
 80008ca:	4b15      	ldr	r3, [pc, #84]	; (8000920 <SystemInit+0x5c>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008d2:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80008d4:	4912      	ldr	r1, [pc, #72]	; (8000920 <SystemInit+0x5c>)
 80008d6:	4b12      	ldr	r3, [pc, #72]	; (8000920 <SystemInit+0x5c>)
 80008d8:	689a      	ldr	r2, [r3, #8]
 80008da:	4b12      	ldr	r3, [pc, #72]	; (8000924 <SystemInit+0x60>)
 80008dc:	4013      	ands	r3, r2
 80008de:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80008e0:	4a0f      	ldr	r2, [pc, #60]	; (8000920 <SystemInit+0x5c>)
 80008e2:	4b0f      	ldr	r3, [pc, #60]	; (8000920 <SystemInit+0x5c>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80008ea:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80008ee:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80008f0:	4a0b      	ldr	r2, [pc, #44]	; (8000920 <SystemInit+0x5c>)
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <SystemInit+0x5c>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008fa:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80008fc:	4a08      	ldr	r2, [pc, #32]	; (8000920 <SystemInit+0x5c>)
 80008fe:	4b08      	ldr	r3, [pc, #32]	; (8000920 <SystemInit+0x5c>)
 8000900:	689b      	ldr	r3, [r3, #8]
 8000902:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000906:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <SystemInit+0x5c>)
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800090e:	4b06      	ldr	r3, [pc, #24]	; (8000928 <SystemInit+0x64>)
 8000910:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000914:	609a      	str	r2, [r3, #8]
#endif
}
 8000916:	bf00      	nop
 8000918:	46bd      	mov	sp, r7
 800091a:	bc80      	pop	{r7}
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	40023800 	.word	0x40023800
 8000924:	88ffc00c 	.word	0x88ffc00c
 8000928:	e000ed00 	.word	0xe000ed00

0800092c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 800092c:	b480      	push	{r7}
 800092e:	b087      	sub	sp, #28
 8000930:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	617b      	str	r3, [r7, #20]
 8000936:	2300      	movs	r3, #0
 8000938:	613b      	str	r3, [r7, #16]
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
 800093e:	2300      	movs	r3, #0
 8000940:	60bb      	str	r3, [r7, #8]
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000946:	4b48      	ldr	r3, [pc, #288]	; (8000a68 <SystemCoreClockUpdate+0x13c>)
 8000948:	689b      	ldr	r3, [r3, #8]
 800094a:	f003 030c 	and.w	r3, r3, #12
 800094e:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	2b0c      	cmp	r3, #12
 8000954:	d863      	bhi.n	8000a1e <SystemCoreClockUpdate+0xf2>
 8000956:	a201      	add	r2, pc, #4	; (adr r2, 800095c <SystemCoreClockUpdate+0x30>)
 8000958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800095c:	08000991 	.word	0x08000991
 8000960:	08000a1f 	.word	0x08000a1f
 8000964:	08000a1f 	.word	0x08000a1f
 8000968:	08000a1f 	.word	0x08000a1f
 800096c:	080009b1 	.word	0x080009b1
 8000970:	08000a1f 	.word	0x08000a1f
 8000974:	08000a1f 	.word	0x08000a1f
 8000978:	08000a1f 	.word	0x08000a1f
 800097c:	080009b9 	.word	0x080009b9
 8000980:	08000a1f 	.word	0x08000a1f
 8000984:	08000a1f 	.word	0x08000a1f
 8000988:	08000a1f 	.word	0x08000a1f
 800098c:	080009c1 	.word	0x080009c1
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8000990:	4b35      	ldr	r3, [pc, #212]	; (8000a68 <SystemCoreClockUpdate+0x13c>)
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	0b5b      	lsrs	r3, r3, #13
 8000996:	f003 0307 	and.w	r3, r3, #7
 800099a:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3301      	adds	r3, #1
 80009a0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	461a      	mov	r2, r3
 80009aa:	4b30      	ldr	r3, [pc, #192]	; (8000a6c <SystemCoreClockUpdate+0x140>)
 80009ac:	601a      	str	r2, [r3, #0]
      break;
 80009ae:	e046      	b.n	8000a3e <SystemCoreClockUpdate+0x112>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80009b0:	4b2e      	ldr	r3, [pc, #184]	; (8000a6c <SystemCoreClockUpdate+0x140>)
 80009b2:	4a2f      	ldr	r2, [pc, #188]	; (8000a70 <SystemCoreClockUpdate+0x144>)
 80009b4:	601a      	str	r2, [r3, #0]
      break;
 80009b6:	e042      	b.n	8000a3e <SystemCoreClockUpdate+0x112>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80009b8:	4b2c      	ldr	r3, [pc, #176]	; (8000a6c <SystemCoreClockUpdate+0x140>)
 80009ba:	4a2d      	ldr	r2, [pc, #180]	; (8000a70 <SystemCoreClockUpdate+0x144>)
 80009bc:	601a      	str	r2, [r3, #0]
      break;
 80009be:	e03e      	b.n	8000a3e <SystemCoreClockUpdate+0x112>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80009c0:	4b29      	ldr	r3, [pc, #164]	; (8000a68 <SystemCoreClockUpdate+0x13c>)
 80009c2:	689b      	ldr	r3, [r3, #8]
 80009c4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80009c8:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80009ca:	4b27      	ldr	r3, [pc, #156]	; (8000a68 <SystemCoreClockUpdate+0x13c>)
 80009cc:	689b      	ldr	r3, [r3, #8]
 80009ce:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80009d2:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80009d4:	693b      	ldr	r3, [r7, #16]
 80009d6:	0c9b      	lsrs	r3, r3, #18
 80009d8:	4a26      	ldr	r2, [pc, #152]	; (8000a74 <SystemCoreClockUpdate+0x148>)
 80009da:	5cd3      	ldrb	r3, [r2, r3]
 80009dc:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	0d9b      	lsrs	r3, r3, #22
 80009e2:	3301      	adds	r3, #1
 80009e4:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80009e6:	4b20      	ldr	r3, [pc, #128]	; (8000a68 <SystemCoreClockUpdate+0x13c>)
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009ee:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d109      	bne.n	8000a0a <SystemCoreClockUpdate+0xde>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	4a1d      	ldr	r2, [pc, #116]	; (8000a70 <SystemCoreClockUpdate+0x144>)
 80009fa:	fb02 f203 	mul.w	r2, r2, r3
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a04:	4a19      	ldr	r2, [pc, #100]	; (8000a6c <SystemCoreClockUpdate+0x140>)
 8000a06:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8000a08:	e019      	b.n	8000a3e <SystemCoreClockUpdate+0x112>
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	4a18      	ldr	r2, [pc, #96]	; (8000a70 <SystemCoreClockUpdate+0x144>)
 8000a0e:	fb02 f203 	mul.w	r2, r2, r3
 8000a12:	68fb      	ldr	r3, [r7, #12]
 8000a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a18:	4a14      	ldr	r2, [pc, #80]	; (8000a6c <SystemCoreClockUpdate+0x140>)
 8000a1a:	6013      	str	r3, [r2, #0]
      break;
 8000a1c:	e00f      	b.n	8000a3e <SystemCoreClockUpdate+0x112>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8000a1e:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <SystemCoreClockUpdate+0x13c>)
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	0b5b      	lsrs	r3, r3, #13
 8000a24:	f003 0307 	and.w	r3, r3, #7
 8000a28:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	461a      	mov	r2, r3
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <SystemCoreClockUpdate+0x140>)
 8000a3a:	601a      	str	r2, [r3, #0]
      break;
 8000a3c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000a3e:	4b0a      	ldr	r3, [pc, #40]	; (8000a68 <SystemCoreClockUpdate+0x13c>)
 8000a40:	689b      	ldr	r3, [r3, #8]
 8000a42:	091b      	lsrs	r3, r3, #4
 8000a44:	f003 030f 	and.w	r3, r3, #15
 8000a48:	4a0b      	ldr	r2, [pc, #44]	; (8000a78 <SystemCoreClockUpdate+0x14c>)
 8000a4a:	5cd3      	ldrb	r3, [r2, r3]
 8000a4c:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8000a4e:	4b07      	ldr	r3, [pc, #28]	; (8000a6c <SystemCoreClockUpdate+0x140>)
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	fa22 f303 	lsr.w	r3, r2, r3
 8000a58:	4a04      	ldr	r2, [pc, #16]	; (8000a6c <SystemCoreClockUpdate+0x140>)
 8000a5a:	6013      	str	r3, [r2, #0]
}
 8000a5c:	bf00      	nop
 8000a5e:	371c      	adds	r7, #28
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40023800 	.word	0x40023800
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	007a1200 	.word	0x007a1200
 8000a74:	08000ec8 	.word	0x08000ec8
 8000a78:	08000ed4 	.word	0x08000ed4

08000a7c <systickDelayMs>:
#include "include.h"
void systickDelayMs(uint32_t delay){
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
	//Systick
		SysTick->LOAD = 32000; //Reload with number of clocks per 1 ms (1x10^-3 x 32x10^6)
 8000a84:	4b11      	ldr	r3, [pc, #68]	; (8000acc <systickDelayMs+0x50>)
 8000a86:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8000a8a:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;//Clear systick current value
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	; (8000acc <systickDelayMs+0x50>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_ENABLE | SysTick_CTRL_CLKSOURCE;//Enable systick and select internal clk src
 8000a92:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <systickDelayMs+0x50>)
 8000a94:	2205      	movs	r2, #5
 8000a96:	601a      	str	r2, [r3, #0]

		for(uint32_t i = 0; i<delay;i++){
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	e009      	b.n	8000ab2 <systickDelayMs+0x36>
			//Wait until the COUNTFLAG is set
			while(!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG)){}
 8000a9e:	bf00      	nop
 8000aa0:	4b0a      	ldr	r3, [pc, #40]	; (8000acc <systickDelayMs+0x50>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d0f9      	beq.n	8000aa0 <systickDelayMs+0x24>
		for(uint32_t i = 0; i<delay;i++){
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fa      	ldr	r2, [r7, #12]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	429a      	cmp	r2, r3
 8000ab8:	d3f1      	bcc.n	8000a9e <systickDelayMs+0x22>
		}
		SysTick->CTRL = 0;
 8000aba:	4b04      	ldr	r3, [pc, #16]	; (8000acc <systickDelayMs+0x50>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
}
 8000ac0:	bf00      	nop
 8000ac2:	3714      	adds	r7, #20
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bc80      	pop	{r7}
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	e000e010 	.word	0xe000e010

08000ad0 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b087      	sub	sp, #28
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	60f8      	str	r0, [r7, #12]
 8000ad8:	60b9      	str	r1, [r7, #8]
 8000ada:	607a      	str	r2, [r7, #4]
	int div = 1;
 8000adc:	2301      	movs	r3, #1
 8000ade:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8000ae0:	e004      	b.n	8000aec <ts_itoa+0x1c>
		div *= base;
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	fb02 f303 	mul.w	r3, r2, r3
 8000aea:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8000aec:	697b      	ldr	r3, [r7, #20]
 8000aee:	68ba      	ldr	r2, [r7, #8]
 8000af0:	fbb2 f2f3 	udiv	r2, r2, r3
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	429a      	cmp	r2, r3
 8000af8:	d2f3      	bcs.n	8000ae2 <ts_itoa+0x12>

	while (div != 0)
 8000afa:	e029      	b.n	8000b50 <ts_itoa+0x80>
	{
		int num = d/div;
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	68ba      	ldr	r2, [r7, #8]
 8000b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b04:	613b      	str	r3, [r7, #16]
		d = d%div;
 8000b06:	697a      	ldr	r2, [r7, #20]
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8000b0e:	fb02 f201 	mul.w	r2, r2, r1
 8000b12:	1a9b      	subs	r3, r3, r2
 8000b14:	60bb      	str	r3, [r7, #8]
		div /= base;
 8000b16:	697a      	ldr	r2, [r7, #20]
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000b1e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	2b09      	cmp	r3, #9
 8000b24:	dd0a      	ble.n	8000b3c <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	1c59      	adds	r1, r3, #1
 8000b2c:	68fa      	ldr	r2, [r7, #12]
 8000b2e:	6011      	str	r1, [r2, #0]
 8000b30:	693a      	ldr	r2, [r7, #16]
 8000b32:	b2d2      	uxtb	r2, r2
 8000b34:	3237      	adds	r2, #55	; 0x37
 8000b36:	b2d2      	uxtb	r2, r2
 8000b38:	701a      	strb	r2, [r3, #0]
 8000b3a:	e009      	b.n	8000b50 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	1c59      	adds	r1, r3, #1
 8000b42:	68fa      	ldr	r2, [r7, #12]
 8000b44:	6011      	str	r1, [r2, #0]
 8000b46:	693a      	ldr	r2, [r7, #16]
 8000b48:	b2d2      	uxtb	r2, r2
 8000b4a:	3230      	adds	r2, #48	; 0x30
 8000b4c:	b2d2      	uxtb	r2, r2
 8000b4e:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d1d2      	bne.n	8000afc <ts_itoa+0x2c>
	}
}
 8000b56:	bf00      	nop
 8000b58:	371c      	adds	r7, #28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc80      	pop	{r7}
 8000b5e:	4770      	bx	lr

08000b60 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b088      	sub	sp, #32
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	60f8      	str	r0, [r7, #12]
 8000b68:	60b9      	str	r1, [r7, #8]
 8000b6a:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8000b70:	e07d      	b.n	8000c6e <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	2b25      	cmp	r3, #37	; 0x25
 8000b78:	d171      	bne.n	8000c5e <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	3301      	adds	r3, #1
 8000b7e:	60bb      	str	r3, [r7, #8]
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	2b64      	cmp	r3, #100	; 0x64
 8000b86:	d01e      	beq.n	8000bc6 <ts_formatstring+0x66>
 8000b88:	2b64      	cmp	r3, #100	; 0x64
 8000b8a:	dc06      	bgt.n	8000b9a <ts_formatstring+0x3a>
 8000b8c:	2b58      	cmp	r3, #88	; 0x58
 8000b8e:	d050      	beq.n	8000c32 <ts_formatstring+0xd2>
 8000b90:	2b63      	cmp	r3, #99	; 0x63
 8000b92:	d00e      	beq.n	8000bb2 <ts_formatstring+0x52>
 8000b94:	2b25      	cmp	r3, #37	; 0x25
 8000b96:	d058      	beq.n	8000c4a <ts_formatstring+0xea>
 8000b98:	e05d      	b.n	8000c56 <ts_formatstring+0xf6>
 8000b9a:	2b73      	cmp	r3, #115	; 0x73
 8000b9c:	d02b      	beq.n	8000bf6 <ts_formatstring+0x96>
 8000b9e:	2b73      	cmp	r3, #115	; 0x73
 8000ba0:	dc02      	bgt.n	8000ba8 <ts_formatstring+0x48>
 8000ba2:	2b69      	cmp	r3, #105	; 0x69
 8000ba4:	d00f      	beq.n	8000bc6 <ts_formatstring+0x66>
 8000ba6:	e056      	b.n	8000c56 <ts_formatstring+0xf6>
 8000ba8:	2b75      	cmp	r3, #117	; 0x75
 8000baa:	d037      	beq.n	8000c1c <ts_formatstring+0xbc>
 8000bac:	2b78      	cmp	r3, #120	; 0x78
 8000bae:	d040      	beq.n	8000c32 <ts_formatstring+0xd2>
 8000bb0:	e051      	b.n	8000c56 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	1c5a      	adds	r2, r3, #1
 8000bb6:	60fa      	str	r2, [r7, #12]
 8000bb8:	687a      	ldr	r2, [r7, #4]
 8000bba:	1d11      	adds	r1, r2, #4
 8000bbc:	6079      	str	r1, [r7, #4]
 8000bbe:	6812      	ldr	r2, [r2, #0]
 8000bc0:	b2d2      	uxtb	r2, r2
 8000bc2:	701a      	strb	r2, [r3, #0]
				break;
 8000bc4:	e047      	b.n	8000c56 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	1d1a      	adds	r2, r3, #4
 8000bca:	607a      	str	r2, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8000bd0:	69fb      	ldr	r3, [r7, #28]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	da07      	bge.n	8000be6 <ts_formatstring+0x86>
					{
						val *= -1;
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	425b      	negs	r3, r3
 8000bda:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	1c5a      	adds	r2, r3, #1
 8000be0:	60fa      	str	r2, [r7, #12]
 8000be2:	222d      	movs	r2, #45	; 0x2d
 8000be4:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8000be6:	69f9      	ldr	r1, [r7, #28]
 8000be8:	f107 030c 	add.w	r3, r7, #12
 8000bec:	220a      	movs	r2, #10
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff ff6e 	bl	8000ad0 <ts_itoa>
				}
				break;
 8000bf4:	e02f      	b.n	8000c56 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	1d1a      	adds	r2, r3, #4
 8000bfa:	607a      	str	r2, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8000c00:	e007      	b.n	8000c12 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	1c5a      	adds	r2, r3, #1
 8000c06:	60fa      	str	r2, [r7, #12]
 8000c08:	69ba      	ldr	r2, [r7, #24]
 8000c0a:	1c51      	adds	r1, r2, #1
 8000c0c:	61b9      	str	r1, [r7, #24]
 8000c0e:	7812      	ldrb	r2, [r2, #0]
 8000c10:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8000c12:	69bb      	ldr	r3, [r7, #24]
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d1f3      	bne.n	8000c02 <ts_formatstring+0xa2>
					}
				}
				break;
 8000c1a:	e01c      	b.n	8000c56 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	1d1a      	adds	r2, r3, #4
 8000c20:	607a      	str	r2, [r7, #4]
 8000c22:	6819      	ldr	r1, [r3, #0]
 8000c24:	f107 030c 	add.w	r3, r7, #12
 8000c28:	220a      	movs	r2, #10
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff ff50 	bl	8000ad0 <ts_itoa>
				break;
 8000c30:	e011      	b.n	8000c56 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	1d1a      	adds	r2, r3, #4
 8000c36:	607a      	str	r2, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	f107 030c 	add.w	r3, r7, #12
 8000c40:	2210      	movs	r2, #16
 8000c42:	4618      	mov	r0, r3
 8000c44:	f7ff ff44 	bl	8000ad0 <ts_itoa>
				break;
 8000c48:	e005      	b.n	8000c56 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	1c5a      	adds	r2, r3, #1
 8000c4e:	60fa      	str	r2, [r7, #12]
 8000c50:	2225      	movs	r2, #37	; 0x25
 8000c52:	701a      	strb	r2, [r3, #0]
				  break;
 8000c54:	bf00      	nop
			}
			fmt++;
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	60bb      	str	r3, [r7, #8]
 8000c5c:	e007      	b.n	8000c6e <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	1c5a      	adds	r2, r3, #1
 8000c62:	60fa      	str	r2, [r7, #12]
 8000c64:	68ba      	ldr	r2, [r7, #8]
 8000c66:	1c51      	adds	r1, r2, #1
 8000c68:	60b9      	str	r1, [r7, #8]
 8000c6a:	7812      	ldrb	r2, [r2, #0]
 8000c6c:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f47f af7d 	bne.w	8000b72 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	461a      	mov	r2, r3
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	1ad3      	subs	r3, r2, r3
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3720      	adds	r7, #32
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8000c8e:	b40e      	push	{r1, r2, r3}
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8000c98:	f107 0320 	add.w	r3, r7, #32
 8000c9c:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8000c9e:	68ba      	ldr	r2, [r7, #8]
 8000ca0:	69f9      	ldr	r1, [r7, #28]
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f7ff ff5c 	bl	8000b60 <ts_formatstring>
 8000ca8:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8000caa:	68fb      	ldr	r3, [r7, #12]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3714      	adds	r7, #20
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000cb6:	b003      	add	sp, #12
 8000cb8:	4770      	bx	lr

08000cba <compute_uart_bd>:
#include "include.h"
#define SYS_FREQ 32000000
#define UART_BAUDRATE 9600

uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000cba:	b480      	push	{r7}
 8000cbc:	b083      	sub	sp, #12
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	6078      	str	r0, [r7, #4]
 8000cc2:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2))/BaudRate);
 8000cc4:	683b      	ldr	r3, [r7, #0]
 8000cc6:	085a      	lsrs	r2, r3, #1
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	441a      	add	r2, r3
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cd2:	b29b      	uxth	r3, r3
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr

08000cde <uart_set_baudrate>:
void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 8000cde:	b580      	push	{r7, lr}
 8000ce0:	b084      	sub	sp, #16
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	60f8      	str	r0, [r7, #12]
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,BaudRate);
 8000cea:	6879      	ldr	r1, [r7, #4]
 8000cec:	68b8      	ldr	r0, [r7, #8]
 8000cee:	f7ff ffe4 	bl	8000cba <compute_uart_bd>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	609a      	str	r2, [r3, #8]
}
 8000cfa:	bf00      	nop
 8000cfc:	3710      	adds	r7, #16
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
	...

08000d04 <uart2_init>:
void uart2_init()
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
	//Enable clock access to gpioA
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 8000d08:	4a1a      	ldr	r2, [pc, #104]	; (8000d74 <uart2_init+0x70>)
 8000d0a:	4b1a      	ldr	r3, [pc, #104]	; (8000d74 <uart2_init+0x70>)
 8000d0c:	69db      	ldr	r3, [r3, #28]
 8000d0e:	f043 0301 	orr.w	r3, r3, #1
 8000d12:	61d3      	str	r3, [r2, #28]
	//Set gpio PA2 mode alternate function
	GPIOA->MODER |= GPIO_MODER_MODER2_1;
 8000d14:	4a18      	ldr	r2, [pc, #96]	; (8000d78 <uart2_init+0x74>)
 8000d16:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <uart2_init+0x74>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f043 0320 	orr.w	r3, r3, #32
 8000d1e:	6013      	str	r3, [r2, #0]
	//Set gpio PA2 type UART_TX (AF07)
	GPIOA->AFR[0] |= 0x7U<<GPIO_AFRL_AFRL2_Pos; //0:AFRL 1:AFRH
 8000d20:	4a15      	ldr	r2, [pc, #84]	; (8000d78 <uart2_init+0x74>)
 8000d22:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <uart2_init+0x74>)
 8000d24:	6a1b      	ldr	r3, [r3, #32]
 8000d26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000d2a:	6213      	str	r3, [r2, #32]

	//Set gpio PA3 mode alternate function
	GPIOA->MODER |= GPIO_MODER_MODER3_1;
 8000d2c:	4a12      	ldr	r2, [pc, #72]	; (8000d78 <uart2_init+0x74>)
 8000d2e:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <uart2_init+0x74>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d36:	6013      	str	r3, [r2, #0]
	//Set gpio PA3 type UART_RX (AF07)
	GPIOA->AFR[0] |= 0x7U<<GPIO_AFRL_AFRL3_Pos; //0:AFRL 1:AFRH
 8000d38:	4a0f      	ldr	r2, [pc, #60]	; (8000d78 <uart2_init+0x74>)
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <uart2_init+0x74>)
 8000d3c:	6a1b      	ldr	r3, [r3, #32]
 8000d3e:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000d42:	6213      	str	r3, [r2, #32]

	//Enable clock access uart2
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN; //STM32L152_reference_manual.pdf p158/911
 8000d44:	4a0b      	ldr	r2, [pc, #44]	; (8000d74 <uart2_init+0x70>)
 8000d46:	4b0b      	ldr	r3, [pc, #44]	; (8000d74 <uart2_init+0x70>)
 8000d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d4e:	6253      	str	r3, [r2, #36]	; 0x24
	//Configure baudrate
	uart_set_baudrate(USART2,SYS_FREQ,UART_BAUDRATE);
 8000d50:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d54:	4909      	ldr	r1, [pc, #36]	; (8000d7c <uart2_init+0x78>)
 8000d56:	480a      	ldr	r0, [pc, #40]	; (8000d80 <uart2_init+0x7c>)
 8000d58:	f7ff ffc1 	bl	8000cde <uart_set_baudrate>

	//Config transfer direction
	USART2->CR1 = USART_CR1_TE | USART_CR1_RE; //TE:Transmit Enable, RE:Receive Enable
 8000d5c:	4b08      	ldr	r3, [pc, #32]	; (8000d80 <uart2_init+0x7c>)
 8000d5e:	220c      	movs	r2, #12
 8000d60:	60da      	str	r2, [r3, #12]


	//Enable uart module
	USART2->CR1 |= USART_CR1_UE; //UE: UART Enable
 8000d62:	4a07      	ldr	r2, [pc, #28]	; (8000d80 <uart2_init+0x7c>)
 8000d64:	4b06      	ldr	r3, [pc, #24]	; (8000d80 <uart2_init+0x7c>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000d6c:	60d3      	str	r3, [r2, #12]

}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	40023800 	.word	0x40023800
 8000d78:	40020000 	.word	0x40020000
 8000d7c:	01e84800 	.word	0x01e84800
 8000d80:	40004400 	.word	0x40004400

08000d84 <uart2_write>:
void uart2_write(unsigned char ch)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
	//Make sure the transmit data register is empty
	while(!(USART2->SR & USART_SR_TXE)){}
 8000d8e:	bf00      	nop
 8000d90:	4b06      	ldr	r3, [pc, #24]	; (8000dac <uart2_write+0x28>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d0f9      	beq.n	8000d90 <uart2_write+0xc>

	//Write to transmit data register
	USART2->DR = ch;
 8000d9c:	4a03      	ldr	r2, [pc, #12]	; (8000dac <uart2_write+0x28>)
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	6053      	str	r3, [r2, #4]
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr
 8000dac:	40004400 	.word	0x40004400

08000db0 <uart2_write_string>:
void uart2_write_string(char* ch){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	73fb      	strb	r3, [r7, #15]
	while(ch[i]!='\0'){
 8000dbc:	e009      	b.n	8000dd2 <uart2_write_string+0x22>
		uart2_write(ch[i]);
 8000dbe:	7bfb      	ldrb	r3, [r7, #15]
 8000dc0:	687a      	ldr	r2, [r7, #4]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff ffdc 	bl	8000d84 <uart2_write>
		i++;
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	73fb      	strb	r3, [r7, #15]
	while(ch[i]!='\0'){
 8000dd2:	7bfb      	ldrb	r3, [r7, #15]
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d1ef      	bne.n	8000dbe <uart2_write_string+0xe>
	}
	i=0;
 8000dde:	2300      	movs	r3, #0
 8000de0:	73fb      	strb	r3, [r7, #15]
}
 8000de2:	bf00      	nop
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <__libc_init_array>:
 8000dec:	b570      	push	{r4, r5, r6, lr}
 8000dee:	2500      	movs	r5, #0
 8000df0:	4e0c      	ldr	r6, [pc, #48]	; (8000e24 <__libc_init_array+0x38>)
 8000df2:	4c0d      	ldr	r4, [pc, #52]	; (8000e28 <__libc_init_array+0x3c>)
 8000df4:	1ba4      	subs	r4, r4, r6
 8000df6:	10a4      	asrs	r4, r4, #2
 8000df8:	42a5      	cmp	r5, r4
 8000dfa:	d109      	bne.n	8000e10 <__libc_init_array+0x24>
 8000dfc:	f000 f822 	bl	8000e44 <_init>
 8000e00:	2500      	movs	r5, #0
 8000e02:	4e0a      	ldr	r6, [pc, #40]	; (8000e2c <__libc_init_array+0x40>)
 8000e04:	4c0a      	ldr	r4, [pc, #40]	; (8000e30 <__libc_init_array+0x44>)
 8000e06:	1ba4      	subs	r4, r4, r6
 8000e08:	10a4      	asrs	r4, r4, #2
 8000e0a:	42a5      	cmp	r5, r4
 8000e0c:	d105      	bne.n	8000e1a <__libc_init_array+0x2e>
 8000e0e:	bd70      	pop	{r4, r5, r6, pc}
 8000e10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e14:	4798      	blx	r3
 8000e16:	3501      	adds	r5, #1
 8000e18:	e7ee      	b.n	8000df8 <__libc_init_array+0xc>
 8000e1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000e1e:	4798      	blx	r3
 8000e20:	3501      	adds	r5, #1
 8000e22:	e7f2      	b.n	8000e0a <__libc_init_array+0x1e>
 8000e24:	08000ee4 	.word	0x08000ee4
 8000e28:	08000ee4 	.word	0x08000ee4
 8000e2c:	08000ee4 	.word	0x08000ee4
 8000e30:	08000ee8 	.word	0x08000ee8

08000e34 <memset>:
 8000e34:	4603      	mov	r3, r0
 8000e36:	4402      	add	r2, r0
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d100      	bne.n	8000e3e <memset+0xa>
 8000e3c:	4770      	bx	lr
 8000e3e:	f803 1b01 	strb.w	r1, [r3], #1
 8000e42:	e7f9      	b.n	8000e38 <memset+0x4>

08000e44 <_init>:
 8000e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e46:	bf00      	nop
 8000e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e4a:	bc08      	pop	{r3}
 8000e4c:	469e      	mov	lr, r3
 8000e4e:	4770      	bx	lr

08000e50 <_fini>:
 8000e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e52:	bf00      	nop
 8000e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e56:	bc08      	pop	{r3}
 8000e58:	469e      	mov	lr, r3
 8000e5a:	4770      	bx	lr
