

================================================================
== Vivado HLS Report for 'StateMachine'
================================================================
* Date:           Wed Aug 15 21:51:41 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        StateMachine
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    1|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |                                     |                           |  Latency  |  Interval | Pipeline|
        |               Instance              |           Module          | min | max | min | max |   Type  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |grp_StateMachine_getNextState_fu_44  |StateMachine_getNextState  |    1|    1|    1|    1|   none  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|     12|    128|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      9|
|Register         |        -|      -|     12|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     24|    137|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------+---------+-------+----+-----+
    |               Instance              |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------------------+---------------------------+---------+-------+----+-----+
    |grp_StateMachine_getNextState_fu_44  |StateMachine_getNextState  |        0|      0|  12|  128|
    +-------------------------------------+---------------------------+---------+-------+----+-----+
    |Total                                |                           |        0|      0|  12|  128|
    +-------------------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |current_state_o  |   9|          2|   12|         24|
    +-----------------+----+-----------+-----+-----------+
    |Total            |   9|          2|   12|         24|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |current_state_o  |  12|   0|   12|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  12|   0|   12|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------+-----+-----+------------+----------------------------+--------------+
|clock            |  in |    1| ap_ctrl_hs | StateMachine::StateMachine | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | StateMachine::StateMachine | return value |
|key              |  in |    8|   ap_none  |             key            |    pointer   |
|current_state_i  |  in |   12|   ap_ovld  |        current_state       |    pointer   |
|current_state_o  | out |   12|   ap_ovld  |        current_state       |    pointer   |
+-----------------+-----+-----+------------+----------------------------+--------------+

