<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="labo4oef1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="labo3oefening1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="labo3oefening1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="labo3oefening1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="labo4TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="labo4TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="labo4TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="labo4TOP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="labo4TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="labo4TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="labo4TOP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="labo4TOP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="labo4TOP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="labo4TOP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="labo4TOP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="labo4TOP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="labo4TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="labo4TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="labo4TOP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="labo4TOP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="labo4TOP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="labo4TOP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="labo4TOP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="labo4TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="labo4TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="labo4TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="labo4TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="labo4TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="labo4TOP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="labo4TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="labo4TOP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="labo4TOP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="labo4TOP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="labo4TOP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="labo4TOP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="labo4TOP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="labo4TOP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="labo4TOP_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="labo4TOP_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="labo4TOP_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="labo4top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="labo4top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="labo4top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/labo4TOP_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/labo4TOP_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="oefening1_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="oefening1_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="oefening1_2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="oefeningxor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="oefeningxor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="oefeningxor.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1395475349" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1395475349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395475349" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5189396138265935786" xil_pn:start_ts="1395475349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395477498" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4569037316046263821" xil_pn:start_ts="1395477498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395475349" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1395475349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395475349" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1913010269488898840" xil_pn:start_ts="1395475349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395477498" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1395477498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395477498" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3927595969470402685" xil_pn:start_ts="1395477498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395477531" xil_pn:in_ck="7769806631889698528" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8976970413596586172" xil_pn:start_ts="1395477525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="labo4TOP.lso"/>
      <outfile xil_pn:name="labo4TOP.ngc"/>
      <outfile xil_pn:name="labo4TOP.ngr"/>
      <outfile xil_pn:name="labo4TOP.prj"/>
      <outfile xil_pn:name="labo4TOP.stx"/>
      <outfile xil_pn:name="labo4TOP.syr"/>
      <outfile xil_pn:name="labo4TOP.xst"/>
      <outfile xil_pn:name="labo4TOP_vhdl.prj"/>
      <outfile xil_pn:name="labo4TOP_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1395477584" xil_pn:in_ck="5611817429711861745" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5174516118142740451" xil_pn:start_ts="1395477584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1395477588" xil_pn:in_ck="3977886680351157020" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6727423237853095040" xil_pn:start_ts="1395477584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="labo4TOP.bld"/>
      <outfile xil_pn:name="labo4TOP.ngd"/>
      <outfile xil_pn:name="labo4TOP_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1395477591" xil_pn:in_ck="5645776195304141981" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1395477588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="labo4TOP.pcf"/>
      <outfile xil_pn:name="labo4TOP_map.map"/>
      <outfile xil_pn:name="labo4TOP_map.mrp"/>
      <outfile xil_pn:name="labo4TOP_map.ncd"/>
      <outfile xil_pn:name="labo4TOP_map.ngm"/>
      <outfile xil_pn:name="labo4TOP_map.xrpt"/>
      <outfile xil_pn:name="labo4TOP_summary.xml"/>
      <outfile xil_pn:name="labo4TOP_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1395477598" xil_pn:in_ck="-1075044219119576650" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1395477591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="labo4TOP.ncd"/>
      <outfile xil_pn:name="labo4TOP.pad"/>
      <outfile xil_pn:name="labo4TOP.par"/>
      <outfile xil_pn:name="labo4TOP.ptwx"/>
      <outfile xil_pn:name="labo4TOP.unroutes"/>
      <outfile xil_pn:name="labo4TOP.xpi"/>
      <outfile xil_pn:name="labo4TOP_pad.csv"/>
      <outfile xil_pn:name="labo4TOP_pad.txt"/>
      <outfile xil_pn:name="labo4TOP_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1395477607" xil_pn:in_ck="5611817429711854120" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1395477598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="labo4TOP.ut"/>
      <outfile xil_pn:name="labo4top.bgn"/>
      <outfile xil_pn:name="labo4top.bit"/>
      <outfile xil_pn:name="labo4top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1395477598" xil_pn:in_ck="6845289106024746521" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1395477596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="labo4TOP.twr"/>
      <outfile xil_pn:name="labo4TOP.twx"/>
    </transform>
    <transform xil_pn:end_ts="1395476767" xil_pn:in_ck="5611817429711854251" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="8805801720530543334" xil_pn:start_ts="1395476765">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/labo4TOP_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/labo4TOP_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
