// Seed: 1405511029
`timescale 1ps / 1 ps `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  input id_1;
  logic id_3;
  logic id_4;
  logic id_5;
  always @(negedge 1) begin
    id_3 = 1 + id_3;
    id_3 = 1;
  end
endmodule
