
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.003474                       # Number of seconds simulated
sim_ticks                                2003473763500                       # Number of ticks simulated
final_tick                               2003473763500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 387093                       # Simulator instruction rate (inst/s)
host_op_rate                                   678429                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1551059754                       # Simulator tick rate (ticks/s)
host_mem_usage                                 823996                       # Number of bytes of host memory used
host_seconds                                  1291.68                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313783                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           37184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       337933952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337971136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     42418848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42418848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10560436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10561598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1325589                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1325589                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          168674009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             168692569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        21172650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21172650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        21172650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         168674009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            189865219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10561598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1325589                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10561598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1325589                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              674377024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1565248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76950912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337971136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42418848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  24457                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                123209                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      9202325                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            672088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            650498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            652656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            696677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            648503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            644415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            672287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            641334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            646532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            645520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           649222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           655767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           665978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           669533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           660521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           665610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             75627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             74733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             74860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             95397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             80519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            69973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            75390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            75655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            74998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75328                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2003473480500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10561598                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1325589                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10537139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6082709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.518628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.987634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   119.998721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2270447     37.33%     37.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3579337     58.84%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90009      1.48%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24554      0.40%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16284      0.27%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10539      0.17%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10850      0.18%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9075      0.15%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        71614      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6082709                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     145.005450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.209641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    212.849996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         60491     83.24%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6602      9.09%     92.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         4913      6.76%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          276      0.38%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          148      0.20%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           67      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           52      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           39      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           32      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           17      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72667                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.546135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.523169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.887378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52440     72.16%     72.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              913      1.26%     73.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19169     26.38%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              145      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72667                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 166903149000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            364474542750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                52685705000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15839.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34589.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       336.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    168.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5147403                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  509386                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     168540.59                       # Average gap between requests
system.mem_ctrls.pageHitRate                    48.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              23090976720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12599243250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             41171964600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4003240320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         130857065040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1100140697430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         237047769000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1548910956360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            773.113181                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 387733083250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   66900340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1548839966750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22894303320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12491931375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             41017727400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3788039520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         130857065040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1084587746400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         250690708500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1546327521555                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            771.823702                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 410157605500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   66900340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1526414515750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       4006947527                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313783                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966680                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966680                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046958                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076418                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763599                       # number of memory refs
system.cpu.num_load_insts                   221285042                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4006947527                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420254     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285042     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313783                       # Class of executed instruction
system.cpu.dcache.tags.replacements          20914874                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.865582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           272895952                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20915898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.047298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         724778500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.865582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          663                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         314727748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        314727748                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    201939413                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       201939413                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     70956539                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       70956539                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     272895952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        272895952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    272895952                       # number of overall hits
system.cpu.dcache.overall_hits::total       272895952                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     19393877                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      19393877                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1522021                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1522021                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     20915898                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20915898                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     20915898                       # number of overall misses
system.cpu.dcache.overall_misses::total      20915898                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 998550544000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 998550544000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  54214222000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54214222000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1052764766000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1052764766000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1052764766000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1052764766000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221333290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478560                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293811850                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293811850                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.087623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.087623                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.021000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021000                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.071188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071188                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071188                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071188                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51487.928071                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51487.928071                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35619.890921                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35619.890921                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50333.232931                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50333.232931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50333.232931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50333.232931                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5752212                       # number of writebacks
system.cpu.dcache.writebacks::total           5752212                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     19393877                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     19393877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1522021                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1522021                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     20915898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20915898                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     20915898                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20915898                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 979156667000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 979156667000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  52692201000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  52692201000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1031848868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1031848868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1031848868000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1031848868000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.087623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.087623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.021000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.071188                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071188                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.071188                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071188                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 50487.928071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50487.928071                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34619.890921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34619.890921                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49333.232931                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49333.232931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49333.232931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49333.232931                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             38072                       # number of replacements
system.cpu.icache.tags.tagsinuse           868.552092                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677278965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38981                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17374.591852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   868.552092                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.424098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.424098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          909                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          909                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443848                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         677356927                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        677356927                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677278965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677278965                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677278965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677278965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677278965                       # number of overall hits
system.cpu.icache.overall_hits::total       677278965                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        38981                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38981                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        38981                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38981                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        38981                       # number of overall misses
system.cpu.icache.overall_misses::total         38981                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    584233000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    584233000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    584233000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    584233000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    584233000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    584233000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14987.635002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14987.635002                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14987.635002                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14987.635002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14987.635002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14987.635002                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks        38072                       # number of writebacks
system.cpu.icache.writebacks::total             38072                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        38981                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        38981                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        38981                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        38981                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        38981                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        38981                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    545252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    545252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    545252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    545252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    545252000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    545252000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13987.635002                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13987.635002                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13987.635002                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13987.635002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13987.635002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13987.635002                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10616222                       # number of replacements
system.l2.tags.tagsinuse                 32445.368854                       # Cycle average of tags in use
system.l2.tags.total_refs                    29324537                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10648905                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.753761                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              365335368000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6203.365760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.185739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      26238.817355                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.189312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.800745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990154                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4568                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8814                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997406                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  54078751                       # Number of tag accesses
system.l2.tags.data_accesses                 54078751                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      5752212                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5752212                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        38072                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            38072                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data            1061993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1061993                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           37819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37819                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        9293469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9293469                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 37819                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              10355462                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10393281                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                37819                       # number of overall hits
system.l2.overall_hits::cpu.data             10355462                       # number of overall hits
system.l2.overall_hits::total                10393281                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           460028                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              460028                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1162                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data     10100408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10100408                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1162                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10560436                       # number of demand (read+write) misses
system.l2.demand_misses::total               10561598                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1162                       # number of overall misses
system.l2.overall_misses::cpu.data           10560436                       # number of overall misses
system.l2.overall_misses::total              10561598                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  39258243000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39258243000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89681000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 852483026500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 852483026500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  891741269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     891830950500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89681000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 891741269500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    891830950500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5752212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5752212                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        38072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        38072                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1522021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1522021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        38981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          38981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     19393877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      19393877                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             38981                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          20915898                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20954879                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            38981                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         20915898                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20954879                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.302248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.302248                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.029809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029809                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.520804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.520804                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.029809                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.504900                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.504016                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.029809                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.504900                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.504016                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85338.811985                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85338.811985                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77178.141136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77178.141136                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 84400.850589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84400.850589                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77178.141136                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84441.709556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84440.910410                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77178.141136                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84441.709556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84440.910410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1325589                       # number of writebacks
system.l2.writebacks::total                   1325589                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       410430                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        410430                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       460028                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         460028                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1162                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1162                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data     10100408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10100408                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10560436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10561598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10560436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10561598                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  34657963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34657963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     78061000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78061000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 751478946500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 751478946500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     78061000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 786136909500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 786214970500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     78061000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 786136909500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 786214970500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.302248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.302248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.029809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.029809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.520804                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.520804                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.029809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.504900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.504016                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.029809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.504900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.504016                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75338.811985                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75338.811985                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67178.141136                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67178.141136                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74400.850589                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74400.850589                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67178.141136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74441.709556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74440.910410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67178.141136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74441.709556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74440.910410                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp           10101570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1325589                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9202325                       # Transaction distribution
system.membus.trans_dist::ReadExReq            460028                       # Transaction distribution
system.membus.trans_dist::ReadExResp           460028                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10101570                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31651110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31651110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31651110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    380389984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    380389984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               380389984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          21089512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21089512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21089512                       # Request fanout histogram
system.membus.reqLayer2.occupancy         23754258500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36473057250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     41907825                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     20952946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         498738                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       498738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp          19432858                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7077801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        38072                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24453295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1522021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1522021                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         38981                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     19393877                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       116034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     62746670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              62862704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2465696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    853379520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              855845216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10616222                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         31571101                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015797                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.124691                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31072363     98.42%     98.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 498738      1.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31571101                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23849054500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          38981000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20915898000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
