--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf -ucf
toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;

 1360 paths analyzed, 236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.843ns.
--------------------------------------------------------------------------------

Paths for end point pcms[1].pcm/pcm_out_reg (OLOGIC_X23Y60.D1), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     994.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 4)
  Clock Path Skew:      0.456ns (0.838 - 0.382)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_6 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/pulse_width_reg_6
    SLICE_X41Y56.D2      net (fanout=4)        1.092   pcms[1].pcm/pulse_width_reg<6>
    SLICE_X41Y56.D       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X41Y56.C6      net (fanout=2)        0.123   N12
    SLICE_X41Y56.C       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X38Y57.A5      net (fanout=1)        0.432   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X38Y57.AMUX    Topaa                 0.389   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi4
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X41Y57.A3      net (fanout=1)        0.505   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X41Y57.A       Tilo                  0.259   pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[1].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y60.D1     net (fanout=1)        1.752   pcms[1].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (2.360ns logic, 3.904ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.252ns (Levels of Logic = 4)
  Clock Path Skew:      0.456ns (0.838 - 0.382)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_6 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/pulse_width_reg_6
    SLICE_X41Y56.D2      net (fanout=4)        1.092   pcms[1].pcm/pulse_width_reg<6>
    SLICE_X41Y56.D       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X41Y56.C6      net (fanout=2)        0.123   N12
    SLICE_X41Y56.C       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X38Y57.A5      net (fanout=1)        0.432   pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X38Y57.AMUX    Topaa                 0.377   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<4>
                                                       pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X41Y57.A3      net (fanout=1)        0.505   pcms[1].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X41Y57.A       Tilo                  0.259   pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[1].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y60.D1     net (fanout=1)        1.752   pcms[1].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.252ns (2.348ns logic, 3.904ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[1].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[1].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.837ns (Levels of Logic = 3)
  Clock Path Skew:      0.456ns (0.838 - 0.382)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[1].pcm/pulse_width_reg_6 to pcms[1].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.391   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/pulse_width_reg_6
    SLICE_X41Y56.D2      net (fanout=4)        1.092   pcms[1].pcm/pulse_width_reg<6>
    SLICE_X41Y56.D       Tilo                  0.259   pcms[1].pcm/pulse_width_reg<9>
                                                       pcms[1].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X41Y57.C1      net (fanout=2)        0.585   N12
    SLICE_X41Y57.C       Tilo                  0.259   pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>1
    SLICE_X41Y57.A2      net (fanout=1)        0.437   pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
    SLICE_X41Y57.A       Tilo                  0.259   pcms[1].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[1].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y60.D1     net (fanout=1)        1.752   pcms[1].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y60.CLK0   Todck                 0.803   pcms[1].pcm/pcm_out_reg
                                                       pcms[1].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (1.971ns logic, 3.866ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point pcms[0].pcm/pcm_out_reg (OLOGIC_X23Y61.D1), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     994.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.018ns (Levels of Logic = 4)
  Clock Path Skew:      0.452ns (0.838 - 0.386)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_7 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.BQ      Tcko                  0.391   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pulse_width_reg_7
    SLICE_X42Y53.D1      net (fanout=4)        0.908   pcms[0].pcm/pulse_width_reg<7>
    SLICE_X42Y53.DMUX    Tilo                  0.261   pcms[0].pcm/pulse_width_reg<5>
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<7>1
    SLICE_X42Y52.D1      net (fanout=1)        0.671   pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<7>
    SLICE_X42Y52.COUT    Topcyd                0.274   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi3
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X42Y53.AMUX    Tcina                 0.212   pcms[0].pcm/pulse_width_reg<5>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y53.A4      net (fanout=1)        0.301   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y53.A       Tilo                  0.259   pcm_array_0<5>
                                                       pcms[0].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y61.D1     net (fanout=1)        1.935   pcms[0].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (2.200ns logic, 3.818ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      6.005ns (Levels of Logic = 4)
  Clock Path Skew:      0.452ns (0.838 - 0.386)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_7 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.BQ      Tcko                  0.391   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pulse_width_reg_7
    SLICE_X42Y53.D1      net (fanout=4)        0.908   pcms[0].pcm/pulse_width_reg<7>
    SLICE_X42Y53.DMUX    Tilo                  0.261   pcms[0].pcm/pulse_width_reg<5>
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<7>1
    SLICE_X42Y52.D1      net (fanout=1)        0.671   pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<7>
    SLICE_X42Y52.COUT    Topcyd                0.261   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<3>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X42Y53.CIN     net (fanout=1)        0.003   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X42Y53.AMUX    Tcina                 0.212   pcms[0].pcm/pulse_width_reg<5>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y53.A4      net (fanout=1)        0.301   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y53.A       Tilo                  0.259   pcm_array_0<5>
                                                       pcms[0].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y61.D1     net (fanout=1)        1.935   pcms[0].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (2.187ns logic, 3.818ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[0].pcm/pulse_width_reg_8 (FF)
  Destination:          pcms[0].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 3)
  Clock Path Skew:      0.452ns (0.838 - 0.386)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[0].pcm/pulse_width_reg_8 to pcms[0].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y53.CQ      Tcko                  0.391   pcms[0].pcm/pulse_width_reg<9>
                                                       pcms[0].pcm/pulse_width_reg_8
    SLICE_X40Y53.C2      net (fanout=4)        1.026   pcms[0].pcm/pulse_width_reg<8>
    SLICE_X40Y53.C       Tilo                  0.205   pcm_array_1<9>
                                                       pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<8>1
    SLICE_X42Y53.A3      net (fanout=1)        0.491   pcms[0].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<8>
    SLICE_X42Y53.AMUX    Topaa                 0.389   pcms[0].pcm/pulse_width_reg<5>
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi4
                                                       pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y53.A4      net (fanout=1)        0.301   pcms[0].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y53.A       Tilo                  0.259   pcm_array_0<5>
                                                       pcms[0].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y61.D1     net (fanout=1)        1.935   pcms[0].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y61.CLK0   Todck                 0.803   pcms[0].pcm/pcm_out_reg
                                                       pcms[0].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (2.047ns logic, 3.753ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point pcms[3].pcm/pcm_out_reg (OLOGIC_X23Y52.D1), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     994.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[3].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[3].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.709ns (Levels of Logic = 4)
  Clock Path Skew:      0.406ns (0.922 - 0.516)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[3].pcm/pulse_width_reg_6 to pcms[3].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/pulse_width_reg_6
    SLICE_X44Y47.D1      net (fanout=4)        1.016   pcms[3].pcm/pulse_width_reg<6>
    SLICE_X44Y47.DMUX    Tilo                  0.251   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<7>1
    SLICE_X44Y46.D2      net (fanout=1)        0.634   pcms[3].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<7>
    SLICE_X44Y46.COUT    Topcyd                0.281   pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lutdi3
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X44Y47.CIN     net (fanout=1)        0.003   pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X44Y47.AMUX    Tcina                 0.194   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y47.A3      net (fanout=1)        0.505   pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y47.A       Tilo                  0.259   pcms[3].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[3].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y52.D1     net (fanout=1)        1.355   pcms[3].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y52.CLK0   Todck                 0.803   pcms[3].pcm/pcm_out_reg
                                                       pcms[3].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (2.196ns logic, 3.513ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[3].pcm/pulse_width_reg_6 (FF)
  Destination:          pcms[3].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.688ns (Levels of Logic = 4)
  Clock Path Skew:      0.406ns (0.922 - 0.516)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[3].pcm/pulse_width_reg_6 to pcms[3].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.AQ      Tcko                  0.408   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/pulse_width_reg_6
    SLICE_X44Y47.D1      net (fanout=4)        1.016   pcms[3].pcm/pulse_width_reg<6>
    SLICE_X44Y47.DMUX    Tilo                  0.251   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<7>1
    SLICE_X44Y46.D2      net (fanout=1)        0.634   pcms[3].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<7>
    SLICE_X44Y46.COUT    Topcyd                0.260   pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<3>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X44Y47.CIN     net (fanout=1)        0.003   pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<3>
    SLICE_X44Y47.AMUX    Tcina                 0.194   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y47.A3      net (fanout=1)        0.505   pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y47.A       Tilo                  0.259   pcms[3].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[3].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y52.D1     net (fanout=1)        1.355   pcms[3].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y52.CLK0   Todck                 0.803   pcms[3].pcm/pcm_out_reg
                                                       pcms[3].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.688ns (2.175ns logic, 3.513ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     994.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcms[3].pcm/pulse_width_reg_7 (FF)
  Destination:          pcms[3].pcm/pcm_out_reg (FF)
  Requirement:          1000.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 4)
  Clock Path Skew:      0.406ns (0.922 - 0.516)
  Source Clock:         clk_1mhz_BUFG rising at 0.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcms[3].pcm/pulse_width_reg_7 to pcms[3].pcm/pcm_out_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y47.BQ      Tcko                  0.408   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/pulse_width_reg_7
    SLICE_X41Y47.B5      net (fanout=4)        0.436   pcms[3].pcm/pulse_width_reg<7>
    SLICE_X41Y47.B       Tilo                  0.259   N01
                                                       pcms[3].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>_SW0
    SLICE_X41Y47.A5      net (fanout=2)        0.193   N01
    SLICE_X41Y47.A       Tilo                  0.259   N01
                                                       pcms[3].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X44Y47.A2      net (fanout=1)        0.771   pcms[3].pcm/GND_37_o_pulse_width_reg[11]_add_0_OUT<9>
    SLICE_X44Y47.AMUX    Topaa                 0.382   pcms[3].pcm/pulse_width_reg<9>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_lut<4>
                                                       pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y47.A3      net (fanout=1)        0.505   pcms[3].pcm/Mcompar_pcm_count[11]_GND_37_o_LessThan_2_o_cy<4>
    SLICE_X43Y47.A       Tilo                  0.259   pcms[3].pcm/Madd_GND_37_o_pulse_width_reg[11]_add_0_OUT_cy<9>
                                                       pcms[3].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o4
    OLOGIC_X23Y52.D1     net (fanout=1)        1.355   pcms[3].pcm/pcm_count[11]_pulse_width_reg[11]_AND_31_o
    OLOGIC_X23Y52.CLK0   Todck                 0.803   pcms[3].pcm/pcm_out_reg
                                                       pcms[3].pcm/pcm_out_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (2.370ns logic, 3.260ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pcms[2].pcm/pcm_count_11 (SLICE_X52Y54.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[2].pcm/pcm_count_11 (FF)
  Destination:          pcms[2].pcm/pcm_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[2].pcm/pcm_count_11 to pcms[2].pcm/pcm_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y54.DQ      Tcko                  0.200   pcms[2].pcm/pcm_count<11>
                                                       pcms[2].pcm/pcm_count_11
    SLICE_X52Y54.D6      net (fanout=3)        0.026   pcms[2].pcm/pcm_count<11>
    SLICE_X52Y54.CLK     Tah         (-Th)    -0.237   pcms[2].pcm/pcm_count<11>
                                                       pcms[2].pcm/pcm_count<11>_rt
                                                       pcms[2].pcm/Mcount_pcm_count_xor<11>
                                                       pcms[2].pcm/pcm_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point pcms[1].pcm/pcm_count_11 (SLICE_X40Y60.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[1].pcm/pcm_count_11 (FF)
  Destination:          pcms[1].pcm/pcm_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[1].pcm/pcm_count_11 to pcms[1].pcm/pcm_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.DQ      Tcko                  0.200   pcms[1].pcm/pcm_count<11>
                                                       pcms[1].pcm/pcm_count_11
    SLICE_X40Y60.D6      net (fanout=3)        0.026   pcms[1].pcm/pcm_count<11>
    SLICE_X40Y60.CLK     Tah         (-Th)    -0.237   pcms[1].pcm/pcm_count<11>
                                                       pcms[1].pcm/pcm_count<11>_rt
                                                       pcms[1].pcm/Mcount_pcm_count_xor<11>
                                                       pcms[1].pcm/pcm_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point pcms[2].pcm/pcm_count_1 (SLICE_X52Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pcms[2].pcm/pcm_count_1 (FF)
  Destination:          pcms[2].pcm/pcm_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_1mhz_BUFG rising at 1000.000ns
  Destination Clock:    clk_1mhz_BUFG rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pcms[2].pcm/pcm_count_1 to pcms[2].pcm/pcm_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y52.BQ      Tcko                  0.200   pcms[2].pcm/pcm_count<3>
                                                       pcms[2].pcm/pcm_count_1
    SLICE_X52Y52.B5      net (fanout=2)        0.079   pcms[2].pcm/pcm_count<1>
    SLICE_X52Y52.CLK     Tah         (-Th)    -0.234   pcms[2].pcm/pcm_count<3>
                                                       pcms[2].pcm/pcm_count<1>_rt
                                                       pcms[2].pcm/Mcount_pcm_count_cy<3>
                                                       pcms[2].pcm/pcm_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_1mhz = PERIOD TIMEGRP "clk_1mhz" 1000 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 998.270ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_1mhz_BUFG/I0
  Logical resource: clk_1mhz_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_1mhz
--------------------------------------------------------------------------------
Slack: 998.361ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pcms[0].pcm/pcm_out_reg/CLK0
  Logical resource: pcms[0].pcm/pcm_out_reg/CK0
  Location pin: OLOGIC_X23Y61.CLK0
  Clock network: clk_1mhz_BUFG
--------------------------------------------------------------------------------
Slack: 998.361ns (period - min period limit)
  Period: 1000.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: pcms[1].pcm/pcm_out_reg/CLK0
  Logical resource: pcms[1].pcm/pcm_out_reg/CK0
  Location pin: OLOGIC_X23Y60.CLK0
  Clock network: clk_1mhz_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_12mhz = PERIOD TIMEGRP "clk_12mhz" 83.3333 ns HIGH 
50% INPUT_JITTER         0.01 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_12mhz = PERIOD TIMEGRP "clk_12mhz" 83.3333 ns HIGH 50% INPUT_JITTER
        0.01 ns;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKFX
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: clk_100mhz_i/clkfx
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_100mhz_i/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 51.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Logical resource: clk_100mhz_i/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clk_100mhz_i/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;

 217 paths analyzed, 71 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.906ns.
--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X48Y42.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     60.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_1 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.929ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.334 - 0.323)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_1 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.BQ      Tcko                  0.391   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/state_reg_1
    SLICE_X48Y42.D1      net (fanout=21)       1.131   mem/spi_slave/state_reg<1>
    SLICE_X48Y42.CLK     Tas                   0.407   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3_F
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.929ns (0.798ns logic, 1.131ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X48Y42.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     60.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_1 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.334 - 0.323)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_1 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.BQ      Tcko                  0.391   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/state_reg_1
    SLICE_X48Y42.C4      net (fanout=21)       0.891   mem/spi_slave/state_reg<1>
    SLICE_X48Y42.CLK     Tas                   0.412   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3_G
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.694ns (0.803ns logic, 0.891ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/tx_bit_reg (SLICE_X48Y42.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     60.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_slave/state_reg_0 (FF)
  Destination:          mem/spi_slave/tx_bit_reg (FF)
  Requirement:          62.500ns
  Data Path Delay:      1.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.334 - 0.323)
  Source Clock:         sclk_BUFGP rising at 62.500ns
  Destination Clock:    sclk_BUFGP falling at 125.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_slave/state_reg_0 to mem/spi_slave/tx_bit_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.AQ      Tcko                  0.391   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/state_reg_0
    SLICE_X48Y42.C3      net (fanout=21)       0.885   mem/spi_slave/state_reg<0>
    SLICE_X48Y42.CLK     Tas                   0.412   mem/spi_slave/tx_bit_reg
                                                       mem/spi_slave/tx_bit_next3_G
                                                       mem/spi_slave/tx_bit_next3
                                                       mem/spi_slave/tx_bit_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.803ns logic, 0.885ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;
--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/state_reg_3 (SLICE_X45Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/state_reg_1 (FF)
  Destination:          mem/spi_slave/state_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 187.500ns
  Destination Clock:    sclk_BUFGP rising at 187.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/state_reg_1 to mem/spi_slave/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.BQ      Tcko                  0.198   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/state_reg_1
    SLICE_X45Y43.B5      net (fanout=21)       0.101   mem/spi_slave/state_reg<1>
    SLICE_X45Y43.CLK     Tah         (-Th)    -0.155   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/Mmux_sh_next24111
                                                       mem/spi_slave/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.353ns logic, 0.101ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/state_reg_1 (SLICE_X45Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/state_reg_1 (FF)
  Destination:          mem/spi_slave/state_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 187.500ns
  Destination Clock:    sclk_BUFGP rising at 187.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/state_reg_1 to mem/spi_slave/state_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.BQ      Tcko                  0.198   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/state_reg_1
    SLICE_X45Y43.B5      net (fanout=21)       0.101   mem/spi_slave/state_reg<1>
    SLICE_X45Y43.CLK     Tah         (-Th)    -0.215   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/Mmux_state_next21
                                                       mem/spi_slave/state_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.413ns logic, 0.101ns route)
                                                       (80.4% logic, 19.6% route)

--------------------------------------------------------------------------------

Paths for end point mem/spi_slave/state_reg_3 (SLICE_X45Y43.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/spi_slave/state_reg_2 (FF)
  Destination:          mem/spi_slave/state_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_BUFGP rising at 187.500ns
  Destination Clock:    sclk_BUFGP rising at 187.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/spi_slave/state_reg_2 to mem/spi_slave/state_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.AMUX    Tshcko                0.244   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/state_reg_2
    SLICE_X45Y43.B4      net (fanout=21)       0.136   mem/spi_slave/state_reg<2>
    SLICE_X45Y43.CLK     Tah         (-Th)    -0.155   mem/spi_slave/state_reg<1>
                                                       mem/spi_slave/Mmux_sh_next24111
                                                       mem/spi_slave/state_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.399ns logic, 0.136ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sclk = PERIOD TIMEGRP "sclk" 125 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 123.270ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: sclk_BUFGP/BUFG/I0
  Logical resource: sclk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: sclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 123.940ns (period - (min high pulse limit / (high pulse / period)))
  Period: 125.000ns
  High pulse: 62.500ns
  High pulse limit: 0.530ns (Tispwh)
  Physical resource: ssel_IBUF/SR
  Logical resource: mem/spi_slave/preload_miso/SR
  Location pin: ILOGIC_X23Y48.SR
  Clock network: ssel_IBUF
--------------------------------------------------------------------------------
Slack: 123.941ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: ssel_IBUF/CLK0
  Logical resource: mem/spi_slave/preload_miso/CLK0
  Location pin: ILOGIC_X23Y48.CLK0
  Clock network: sclk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" 
TS_clk_12mhz /         8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;

 999 paths analyzed, 461 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.277ns.
--------------------------------------------------------------------------------

Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (SLICE_X36Y39.AX), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/addr_hold_7 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.256 - 0.353)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/addr_hold_7 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.DQ      Tcko                  0.408   mem/addr_hold<7>
                                                       mem/addr_hold_7
    SLICE_X39Y40.C1      net (fanout=3)        1.170   mem/addr_hold<7>
    SLICE_X39Y40.C       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/fifo_wr_en1
    SLICE_X39Y40.D5      net (fanout=2)        0.215   mem/fifo_wr_en
    SLICE_X39Y40.D       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o13_SW0
    SLICE_X37Y39.C1      net (fanout=1)        0.662   mem/afifo/N12
    SLICE_X37Y39.C       Tilo                  0.259   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o13
    SLICE_X37Y39.D5      net (fanout=1)        0.209   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o12
    SLICE_X37Y39.D       Tilo                  0.259   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o17
    SLICE_X36Y39.AX      net (fanout=1)        0.703   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_8_o
    SLICE_X36Y39.CLK     Tdick                 0.136   mem/fifo_almost_empty
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (1.580ns logic, 2.959ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/addr_rxd (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.256 - 0.323)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/addr_rxd to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.DQ      Tcko                  0.408   mem/addr_rxd
                                                       mem/addr_rxd
    SLICE_X39Y40.C6      net (fanout=3)        0.723   mem/addr_rxd
    SLICE_X39Y40.C       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/fifo_wr_en1
    SLICE_X39Y40.D5      net (fanout=2)        0.215   mem/fifo_wr_en
    SLICE_X39Y40.D       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o13_SW0
    SLICE_X37Y39.C1      net (fanout=1)        0.662   mem/afifo/N12
    SLICE_X37Y39.C       Tilo                  0.259   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o13
    SLICE_X37Y39.D5      net (fanout=1)        0.209   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o12
    SLICE_X37Y39.D       Tilo                  0.259   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o17
    SLICE_X36Y39.AX      net (fanout=1)        0.703   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_8_o
    SLICE_X36Y39.CLK     Tdick                 0.136   mem/fifo_almost_empty
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.580ns logic, 2.512ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/addr_hold_7 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.097ns (0.256 - 0.353)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/addr_hold_7 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.DQ      Tcko                  0.408   mem/addr_hold<7>
                                                       mem/addr_hold_7
    SLICE_X39Y40.C1      net (fanout=3)        1.170   mem/addr_hold<7>
    SLICE_X39Y40.C       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/fifo_wr_en1
    SLICE_X39Y40.B4      net (fanout=2)        0.333   mem/fifo_wr_en
    SLICE_X39Y40.B       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X37Y39.D4      net (fanout=10)       0.518   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X37Y39.D       Tilo                  0.259   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Mmux_going_empty_PWR_33_o_MUX_8_o17
    SLICE_X36Y39.AX      net (fanout=1)        0.703   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_PWR_33_o_MUX_8_o
    SLICE_X36Y39.CLK     Tdick                 0.136   mem/fifo_almost_empty
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      4.045ns (1.321ns logic, 2.724ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point pcm_array_1_8 (SLICE_X40Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/regs/Mram_regs (RAM)
  Destination:          pcm_array_1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.859ns (Levels of Logic = 0)
  Clock Path Skew:      -0.096ns (0.454 - 0.550)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/regs/Mram_regs to pcm_array_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y23.DOBDO6   Trcko_DOB             1.850   mem/regs/Mram_regs
                                                       mem/regs/Mram_regs
    SLICE_X40Y53.CX      net (fanout=4)        1.873   rd_data<6>
    SLICE_X40Y53.CLK     Tdick                 0.136   pcm_array_1<9>
                                                       pcm_array_1_8
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (1.986ns logic, 1.873ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y21.WEBWEU0), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/addr_hold_7 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.881ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.339 - 0.353)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/addr_hold_7 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.DQ      Tcko                  0.408   mem/addr_hold<7>
                                                       mem/addr_hold_7
    SLICE_X39Y40.C1      net (fanout=3)        1.170   mem/addr_hold<7>
    SLICE_X39Y40.C       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/fifo_wr_en1
    SLICE_X39Y40.B4      net (fanout=2)        0.333   mem/fifo_wr_en
    SLICE_X39Y40.B       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y21.WEBWEU0  net (fanout=10)       1.202   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y21.CLKAWRCLKTrcck_WEB             0.250   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.176ns logic, 2.705ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/addr_rxd (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.339 - 0.323)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/addr_rxd to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.DQ      Tcko                  0.408   mem/addr_rxd
                                                       mem/addr_rxd
    SLICE_X39Y40.C6      net (fanout=3)        0.723   mem/addr_rxd
    SLICE_X39Y40.C       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/fifo_wr_en1
    SLICE_X39Y40.B4      net (fanout=2)        0.333   mem/fifo_wr_en
    SLICE_X39Y40.B       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y21.WEBWEU0  net (fanout=10)       1.202   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y21.CLKAWRCLKTrcck_WEB             0.250   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.176ns logic, 2.258ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem/spi_do_valid_delay (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.056ns (0.339 - 0.283)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.641ns

  Clock Uncertainty:          0.641ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.010ns
    Discrete Jitter (DJ):       1.210ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem/spi_do_valid_delay to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.BQ      Tcko                  0.391   mem/spi_slave/do_valid_B
                                                       mem/spi_do_valid_delay
    SLICE_X39Y40.C2      net (fanout=1)        0.650   mem/spi_do_valid_delay
    SLICE_X39Y40.C       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/fifo_wr_en1
    SLICE_X39Y40.B4      net (fanout=2)        0.333   mem/fifo_wr_en
    SLICE_X39Y40.B       Tilo                  0.259   mem/spi_slave/do_valid_B
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB8_X2Y21.WEBWEU0  net (fanout=10)       1.202   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB8_X2Y21.CLKAWRCLKTrcck_WEB             0.250   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (1.159ns logic, 2.185ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" TS_clk_12mhz /
        8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;
--------------------------------------------------------------------------------

Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y21.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/addr_hold_1 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.284ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.173 - 0.167)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/addr_hold_1 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y43.BQ      Tcko                  0.200   mem/addr_hold<3>
                                                       mem/addr_hold_1
    RAMB8_X2Y21.DIBDI1   net (fanout=3)        0.137   mem/addr_hold<1>
    RAMB8_X2Y21.CLKAWRCLKTrckd_DIB   (-Th)     0.053   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.284ns (0.147ns logic, 0.137ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y21.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/addr_hold_0 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.173 - 0.167)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/addr_hold_0 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y43.AQ      Tcko                  0.200   mem/addr_hold<3>
                                                       mem/addr_hold_0
    RAMB8_X2Y21.DIBDI0   net (fanout=3)        0.200   mem/addr_hold<0>
    RAMB8_X2Y21.CLKAWRCLKTrckd_DIB   (-Th)     0.053   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.147ns logic, 0.200ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X2Y21.DIBDI10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/addr_hold_6 (FF)
  Destination:          mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.173 - 0.169)
  Source Clock:         fastclk rising at 0.000ns
  Destination Clock:    fastclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/addr_hold_6 to mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y44.CQ      Tcko                  0.200   mem/addr_hold<7>
                                                       mem/addr_hold_6
    RAMB8_X2Y21.DIBDI10  net (fanout=3)        0.230   mem/addr_hold<6>
    RAMB8_X2Y21.CLKAWRCLKTrckd_DIB   (-Th)     0.053   mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       mem/afifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.147ns logic, 0.230ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100mhz_i_clkfx = PERIOD TIMEGRP "clk_100mhz_i_clkfx" TS_clk_12mhz /
        8.33333333 HIGH 50% INPUT_JITTER 0.01 ns;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem/regs/Mram_regs1/CLKAWRCLK
  Logical resource: mem/regs/Mram_regs1/CLKAWRCLK
  Location pin: RAMB8_X2Y22.CLKAWRCLK
  Clock network: fastclk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mem/regs/Mram_regs1/CLKBRDCLK
  Logical resource: mem/regs/Mram_regs1/CLKBRDCLK
  Location pin: RAMB8_X2Y22.CLKBRDCLK
  Clock network: fastclk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mem/regs/Mram_regs/CLKAWRCLK
  Logical resource: mem/regs/Mram_regs/CLKAWRCLK
  Location pin: RAMB8_X2Y23.CLKAWRCLK
  Clock network: fastclk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_12mhz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_12mhz                   |     83.333ns|     32.000ns|     43.975ns|            0|            0|            0|          999|
| TS_clk_100mhz_i_clkfx         |     10.000ns|      5.277ns|          N/A|            0|            0|          999|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_12mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12mhz      |    5.277|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk           |    3.531|         |    1.953|    1.462|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2576 paths, 0 nets, and 994 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 11 00:23:52 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 320 MB



