
*** Running vivado
    with args -log start_memblock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source start_memblock.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source start_memblock.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 311.152 ; gain = 99.266
INFO: [Synth 8-638] synthesizing module 'start_memblock' [d:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_memblock/synth/start_memblock.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'start_memblock' (13#1) [d:/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_memblock/synth/start_memblock.vhd:83]
Finished RTL Elaboration : Time (s): cpu = 00:03:35 ; elapsed = 00:03:50 . Memory (MB): peak = 496.574 ; gain = 284.688
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:36 ; elapsed = 00:03:51 . Memory (MB): peak = 496.574 ; gain = 284.688
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 558.313 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:16 ; elapsed = 00:04:33 . Memory (MB): peak = 558.313 ; gain = 346.426
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:16 ; elapsed = 00:04:33 . Memory (MB): peak = 558.313 ; gain = 346.426
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:16 ; elapsed = 00:04:34 . Memory (MB): peak = 558.313 ; gain = 346.426
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:18 ; elapsed = 00:04:35 . Memory (MB): peak = 558.313 ; gain = 346.426
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:20 ; elapsed = 00:04:37 . Memory (MB): peak = 558.313 ; gain = 346.426
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:04 ; elapsed = 00:05:22 . Memory (MB): peak = 586.648 ; gain = 374.762
Finished Timing Optimization : Time (s): cpu = 00:05:04 ; elapsed = 00:05:23 . Memory (MB): peak = 598.500 ; gain = 386.613
Finished Technology Mapping : Time (s): cpu = 00:05:04 ; elapsed = 00:05:23 . Memory (MB): peak = 606.844 ; gain = 394.957
Finished IO Insertion : Time (s): cpu = 00:05:07 ; elapsed = 00:05:25 . Memory (MB): peak = 606.844 ; gain = 394.957
Finished Renaming Generated Instances : Time (s): cpu = 00:05:07 ; elapsed = 00:05:25 . Memory (MB): peak = 606.844 ; gain = 394.957
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:07 ; elapsed = 00:05:25 . Memory (MB): peak = 606.844 ; gain = 394.957
Finished Renaming Generated Ports : Time (s): cpu = 00:05:07 ; elapsed = 00:05:25 . Memory (MB): peak = 606.844 ; gain = 394.957
Finished Handling Custom Attributes : Time (s): cpu = 00:05:07 ; elapsed = 00:05:26 . Memory (MB): peak = 606.844 ; gain = 394.957
Finished Renaming Generated Nets : Time (s): cpu = 00:05:07 ; elapsed = 00:05:26 . Memory (MB): peak = 606.844 ; gain = 394.957

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |    12|
|4     |LUT5     |     5|
|5     |LUT6     |    11|
|6     |RAMB36E1 |     1|
|7     |FDCE     |    33|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:07 ; elapsed = 00:05:26 . Memory (MB): peak = 606.844 ; gain = 394.957
synth_design: Time (s): cpu = 00:05:02 ; elapsed = 00:05:17 . Memory (MB): peak = 625.102 ; gain = 406.973
