

================================================================
== Vivado HLS Report for 'wrapper'
================================================================
* Date:           Fri Feb 26 20:29:27 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FDTD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     8504|  9360504| 85.040 us | 93.605 ms |  8504|  9360504|   none  |
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4104|     4104|        10|          1|          1|  4096|    yes   |
        |- Loop 2  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 3  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 4  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 5  |       65|       65|         3|          1|          1|    64|    yes   |
        |- Loop 6  |     4102|     4102|         8|          1|          1|  4096|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 6
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 19 20 21 }
  Pipeline-2 : II = 1, D = 3, States = { 29 30 31 }
  Pipeline-3 : II = 1, D = 3, States = { 39 40 41 }
  Pipeline-4 : II = 1, D = 3, States = { 49 50 51 }
  Pipeline-5 : II = 1, D = 8, States = { 54 55 56 57 58 59 60 61 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 32 30 
30 --> 31 
31 --> 29 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 42 40 
40 --> 41 
41 --> 39 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 52 50 
50 --> 51 
51 --> 49 
52 --> 53 
53 --> 54 
54 --> 62 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 54 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%iter_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iter)"   --->   Operation 63 'read' 'iter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%coef_tj_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_tj)"   --->   Operation 64 'read' 'coef_tj_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%coef_ti_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_ti)"   --->   Operation 65 'read' 'coef_ti_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%coef_tij_read = call float @_ssdm_op_Read.s_axilite.float(float %coef_tij)"   --->   Operation 66 'read' 'coef_tij_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%bondary_e_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_e)"   --->   Operation 67 'read' 'bondary_e_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%bondary_w_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_w)"   --->   Operation 68 'read' 'bondary_w_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%bondary_s_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_s)"   --->   Operation 69 'read' 'bondary_s_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%bondary_n_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bondary_n)"   --->   Operation 70 'read' 'bondary_n_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%initial_array_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %initial_array)"   --->   Operation 71 'read' 'initial_array_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bondary_e9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_e_read, i32 2, i32 31)"   --->   Operation 72 'partselect' 'bondary_e9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty = zext i30 %bondary_e9 to i64"   --->   Operation 73 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr float* %gmem, i64 %empty"   --->   Operation 74 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bondary_w7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_w_read, i32 2, i32 31)"   --->   Operation 75 'partselect' 'bondary_w7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty_9 = zext i30 %bondary_w7 to i64"   --->   Operation 76 'zext' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr float* %gmem, i64 %empty_9"   --->   Operation 77 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bondary_s5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_s_read, i32 2, i32 31)"   --->   Operation 78 'partselect' 'bondary_s5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_10 = zext i30 %bondary_s5 to i64"   --->   Operation 79 'zext' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr float* %gmem, i64 %empty_10"   --->   Operation 80 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%bondary_n3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %bondary_n_read, i32 2, i32 31)"   --->   Operation 81 'partselect' 'bondary_n3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty_11 = zext i30 %bondary_n3 to i64"   --->   Operation 82 'zext' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr float* %gmem, i64 %empty_11"   --->   Operation 83 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_10 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %initial_array_read, i32 2, i32 31)"   --->   Operation 84 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_cast = zext i30 %tmp_10 to i31"   --->   Operation 85 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !21"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %coef_tij) nounwind, !map !32"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %coef_ti) nounwind, !map !38"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %coef_tj) nounwind, !map !42"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %iter) nounwind, !map !46"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @wrapper_str) nounwind"   --->   Operation 91 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%array_buffer_0_0 = alloca [1024 x float], align 4" [FDTD/wrapper.cpp:26]   --->   Operation 92 'alloca' 'array_buffer_0_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%array_buffer_0_1 = alloca [1024 x float], align 4" [FDTD/wrapper.cpp:26]   --->   Operation 93 'alloca' 'array_buffer_0_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%array_buffer_1_0 = alloca [1024 x float], align 4" [FDTD/wrapper.cpp:26]   --->   Operation 94 'alloca' 'array_buffer_1_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%array_buffer_1_1 = alloca [1024 x float], align 4" [FDTD/wrapper.cpp:26]   --->   Operation 95 'alloca' 'array_buffer_1_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%bondary_n_buffer_0 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:27]   --->   Operation 96 'alloca' 'bondary_n_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%bondary_n_buffer_1 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:27]   --->   Operation 97 'alloca' 'bondary_n_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%bondary_s_buffer_0 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:28]   --->   Operation 98 'alloca' 'bondary_s_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%bondary_s_buffer_1 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:28]   --->   Operation 99 'alloca' 'bondary_s_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%bondary_w_buffer_0 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:29]   --->   Operation 100 'alloca' 'bondary_w_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%bondary_w_buffer_1 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:29]   --->   Operation 101 'alloca' 'bondary_w_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%bondary_e_buffer_0 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:30]   --->   Operation 102 'alloca' 'bondary_e_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%bondary_e_buffer_1 = alloca [32 x float], align 4" [FDTD/wrapper.cpp:30]   --->   Operation 103 'alloca' 'bondary_e_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %iter, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:15]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %coef_tj, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:16]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %coef_ti, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:17]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float %coef_tij, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:18]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:19]   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_e, [10 x i8]* @mode10, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle11, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:20]   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_w, [10 x i8]* @mode8, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle9, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:21]   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_s, [10 x i8]* @mode6, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle7, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:22]   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bondary_n, [10 x i8]* @mode4, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 512, [1 x i8]* @bundle5, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:23]   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16384, [5 x i8]* @p_str312, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:24]   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %initial_array, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 16384, [1 x i8]* @bundle, [6 x i8]* @p_str413, [1 x i8]* @p_str110, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str110, [1 x i8]* @p_str110)" [FDTD/wrapper.cpp:24]   --->   Operation 114 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.76ns)   --->   "br label %.preheader5" [FDTD/wrapper.cpp:33]   --->   Operation 115 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.03>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %add_ln33, %hls_label_0_end ]" [FDTD/wrapper.cpp:33]   --->   Operation 116 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %select_ln38_1, %hls_label_0_end ]" [FDTD/wrapper.cpp:38]   --->   Operation 117 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %0 ], [ %j, %hls_label_0_end ]"   --->   Operation 118 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.09ns)   --->   "%icmp_ln33 = icmp eq i13 %indvar_flatten, -4096" [FDTD/wrapper.cpp:33]   --->   Operation 119 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.67ns)   --->   "%add_ln33 = add i13 %indvar_flatten, 1" [FDTD/wrapper.cpp:33]   --->   Operation 120 'add' 'add_ln33' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader4.preheader, label %hls_label_0_begin" [FDTD/wrapper.cpp:33]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.87ns)   --->   "%i_2 = add i7 1, %i_0" [FDTD/wrapper.cpp:33]   --->   Operation 122 'add' 'i_2' <Predicate = (!icmp_ln33)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.48ns)   --->   "%icmp_ln35 = icmp eq i7 %j_0, -64" [FDTD/wrapper.cpp:35]   --->   Operation 123 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.99ns)   --->   "%select_ln38 = select i1 %icmp_ln35, i7 0, i7 %j_0" [FDTD/wrapper.cpp:38]   --->   Operation 124 'select' 'select_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.99ns)   --->   "%select_ln38_1 = select i1 %icmp_ln35, i7 %i_2, i7 %i_0" [FDTD/wrapper.cpp:38]   --->   Operation 125 'select' 'select_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_6 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %select_ln38_1, i6 0)" [FDTD/wrapper.cpp:38]   --->   Operation 126 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i13 %tmp_6 to i14" [FDTD/wrapper.cpp:38]   --->   Operation 127 'zext' 'zext_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i7 %select_ln38_1 to i1" [FDTD/wrapper.cpp:38]   --->   Operation 128 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln38_2_mid2_v = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln38_1, i32 1, i32 6)" [FDTD/wrapper.cpp:38]   --->   Operation 129 'partselect' 'zext_ln38_2_mid2_v' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %zext_ln38_2_mid2_v, i5 0)" [FDTD/wrapper.cpp:38]   --->   Operation 130 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %tmp_7 to i12" [FDTD/wrapper.cpp:36]   --->   Operation 131 'zext' 'zext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str514) nounwind" [FDTD/wrapper.cpp:36]   --->   Operation 132 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i7 %select_ln38 to i14" [FDTD/wrapper.cpp:38]   --->   Operation 133 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.67ns)   --->   "%add_ln38 = add i14 %zext_ln38, %zext_ln38_1" [FDTD/wrapper.cpp:38]   --->   Operation 134 'add' 'add_ln38' <Predicate = (!icmp_ln33)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i14 %add_ln38 to i31" [FDTD/wrapper.cpp:38]   --->   Operation 135 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (2.49ns)   --->   "%add_ln38_1 = add i31 %p_cast, %zext_ln38_2" [FDTD/wrapper.cpp:38]   --->   Operation 136 'add' 'add_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = trunc i7 %select_ln38 to i1" [FDTD/wrapper.cpp:38]   --->   Operation 137 'trunc' 'trunc_ln38_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_11 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln38, i32 1, i32 6)" [FDTD/wrapper.cpp:38]   --->   Operation 138 'partselect' 'tmp_11' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i6 %tmp_11 to i12" [FDTD/wrapper.cpp:38]   --->   Operation 139 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln38_2 = add i12 %zext_ln36, %zext_ln38_4" [FDTD/wrapper.cpp:38]   --->   Operation 140 'add' 'add_ln38_2' <Predicate = (!icmp_ln33)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %trunc_ln38, label %branch11, label %branch10" [FDTD/wrapper.cpp:38]   --->   Operation 141 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %trunc_ln38_1, label %branch13, label %branch12" [FDTD/wrapper.cpp:38]   --->   Operation 142 'br' <Predicate = (!icmp_ln33 & !trunc_ln38)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [FDTD/wrapper.cpp:38]   --->   Operation 143 'br' <Predicate = (!icmp_ln33 & !trunc_ln38)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %trunc_ln38_1, label %branch17, label %branch16" [FDTD/wrapper.cpp:38]   --->   Operation 144 'br' <Predicate = (!icmp_ln33 & trunc_ln38)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [FDTD/wrapper.cpp:38]   --->   Operation 145 'br' <Predicate = (!icmp_ln33 & trunc_ln38)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str514, i32 %tmp_2) nounwind" [FDTD/wrapper.cpp:39]   --->   Operation 146 'specregionend' 'empty_12' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.87ns)   --->   "%j = add i7 %select_ln38, 1" [FDTD/wrapper.cpp:35]   --->   Operation 147 'add' 'j' <Predicate = (!icmp_ln33)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader5" [FDTD/wrapper.cpp:35]   --->   Operation 148 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i31 %add_ln38_1 to i64" [FDTD/wrapper.cpp:38]   --->   Operation 149 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr float* %gmem, i64 %zext_ln38_3" [FDTD/wrapper.cpp:38]   --->   Operation 150 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 151 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 152 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 153 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 154 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 155 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 156 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 157 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [FDTD/wrapper.cpp:38]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 158 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_4)" [FDTD/wrapper.cpp:38]   --->   Operation 158 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln33)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 159 'speclooptripcount' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:37]   --->   Operation 160 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i12 %add_ln38_2 to i64" [FDTD/wrapper.cpp:38]   --->   Operation 161 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln38_5" [FDTD/wrapper.cpp:38]   --->   Operation 162 'getelementptr' 'array_buffer_0_0_a' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln38_5" [FDTD/wrapper.cpp:38]   --->   Operation 163 'getelementptr' 'array_buffer_0_1_a' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln38_5" [FDTD/wrapper.cpp:38]   --->   Operation 164 'getelementptr' 'array_buffer_1_0_a' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln38_5" [FDTD/wrapper.cpp:38]   --->   Operation 165 'getelementptr' 'array_buffer_1_1_a' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (3.25ns)   --->   "store float %gmem_addr_4_read, float* %array_buffer_0_0_a, align 4" [FDTD/wrapper.cpp:38]   --->   Operation 166 'store' <Predicate = (!trunc_ln38 & !trunc_ln38_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %branch1056" [FDTD/wrapper.cpp:38]   --->   Operation 167 'br' <Predicate = (!trunc_ln38 & !trunc_ln38_1)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (3.25ns)   --->   "store float %gmem_addr_4_read, float* %array_buffer_0_1_a, align 4" [FDTD/wrapper.cpp:38]   --->   Operation 168 'store' <Predicate = (!trunc_ln38 & trunc_ln38_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "br label %branch1056" [FDTD/wrapper.cpp:38]   --->   Operation 169 'br' <Predicate = (!trunc_ln38 & trunc_ln38_1)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (3.25ns)   --->   "store float %gmem_addr_4_read, float* %array_buffer_1_0_a, align 4" [FDTD/wrapper.cpp:38]   --->   Operation 170 'store' <Predicate = (trunc_ln38 & !trunc_ln38_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "br label %branch1172" [FDTD/wrapper.cpp:38]   --->   Operation 171 'br' <Predicate = (trunc_ln38 & !trunc_ln38_1)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (3.25ns)   --->   "store float %gmem_addr_4_read, float* %array_buffer_1_1_a, align 4" [FDTD/wrapper.cpp:38]   --->   Operation 172 'store' <Predicate = (trunc_ln38 & trunc_ln38_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "br label %branch1172" [FDTD/wrapper.cpp:38]   --->   Operation 173 'br' <Predicate = (trunc_ln38 & trunc_ln38_1)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 8.75>
ST_12 : Operation 174 [7/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 174 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 3> <Delay = 8.75>
ST_13 : Operation 175 [6/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 175 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 4> <Delay = 8.75>
ST_14 : Operation 176 [5/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 176 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 5> <Delay = 8.75>
ST_15 : Operation 177 [4/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 177 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 6> <Delay = 8.75>
ST_16 : Operation 178 [3/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 178 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 7> <Delay = 8.75>
ST_17 : Operation 179 [2/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 179 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 8> <Delay = 8.75>
ST_18 : Operation 180 [1/7] (8.75ns)   --->   "%gmem_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 64)" [FDTD/wrapper.cpp:45]   --->   Operation 180 'readreq' 'gmem_addr_3_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 181 [1/1] (1.76ns)   --->   "br label %.preheader4" [FDTD/wrapper.cpp:42]   --->   Operation 181 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 9> <Delay = 2.46>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%i1_0 = phi i7 [ %i, %hls_label_1_end ], [ 0, %.preheader4.preheader ]"   --->   Operation 182 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (1.48ns)   --->   "%icmp_ln42 = icmp eq i7 %i1_0, -64" [FDTD/wrapper.cpp:42]   --->   Operation 183 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 184 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (1.87ns)   --->   "%i = add i7 %i1_0, 1" [FDTD/wrapper.cpp:42]   --->   Operation 185 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %.preheader3.preheader, label %hls_label_1_begin" [FDTD/wrapper.cpp:42]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str615) nounwind" [FDTD/wrapper.cpp:43]   --->   Operation 187 'specregionbegin' 'tmp' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i7 %i1_0 to i1" [FDTD/wrapper.cpp:45]   --->   Operation 188 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i1_0, i32 1, i32 6)" [FDTD/wrapper.cpp:45]   --->   Operation 189 'partselect' 'lshr_ln' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %trunc_ln45, label %branch5, label %branch4" [FDTD/wrapper.cpp:45]   --->   Operation 190 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str615, i32 %tmp) nounwind" [FDTD/wrapper.cpp:46]   --->   Operation 191 'specregionend' 'empty_13' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader4" [FDTD/wrapper.cpp:42]   --->   Operation 192 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 8.75>
ST_20 : Operation 193 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)" [FDTD/wrapper.cpp:45]   --->   Operation 193 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 3.25>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:44]   --->   Operation 194 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %lshr_ln to i64" [FDTD/wrapper.cpp:45]   --->   Operation 195 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%bondary_n_buffer_0_s = getelementptr [32 x float]* %bondary_n_buffer_0, i64 0, i64 %zext_ln45" [FDTD/wrapper.cpp:45]   --->   Operation 196 'getelementptr' 'bondary_n_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%bondary_n_buffer_1_s = getelementptr [32 x float]* %bondary_n_buffer_1, i64 0, i64 %zext_ln45" [FDTD/wrapper.cpp:45]   --->   Operation 197 'getelementptr' 'bondary_n_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (3.25ns)   --->   "store float %gmem_addr_3_read, float* %bondary_n_buffer_0_s, align 4" [FDTD/wrapper.cpp:45]   --->   Operation 198 'store' <Predicate = (!trunc_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [FDTD/wrapper.cpp:45]   --->   Operation 199 'br' <Predicate = (!trunc_ln45)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (3.25ns)   --->   "store float %gmem_addr_3_read, float* %bondary_n_buffer_1_s, align 4" [FDTD/wrapper.cpp:45]   --->   Operation 200 'store' <Predicate = (trunc_ln45)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [FDTD/wrapper.cpp:45]   --->   Operation 201 'br' <Predicate = (trunc_ln45)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 8.75>
ST_22 : Operation 202 [7/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 202 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 11> <Delay = 8.75>
ST_23 : Operation 203 [6/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 203 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 8.75>
ST_24 : Operation 204 [5/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 204 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 8.75>
ST_25 : Operation 205 [4/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 205 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 8.75>
ST_26 : Operation 206 [3/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 206 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 8.75>
ST_27 : Operation 207 [2/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 207 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 16> <Delay = 8.75>
ST_28 : Operation 208 [1/7] (8.75ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 64)" [FDTD/wrapper.cpp:51]   --->   Operation 208 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 209 [1/1] (1.76ns)   --->   "br label %.preheader3" [FDTD/wrapper.cpp:48]   --->   Operation 209 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 17> <Delay = 2.46>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "%i2_0 = phi i7 [ %i_3, %hls_label_2_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 210 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 211 [1/1] (1.48ns)   --->   "%icmp_ln48 = icmp eq i7 %i2_0, -64" [FDTD/wrapper.cpp:48]   --->   Operation 211 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 212 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i2_0, 1" [FDTD/wrapper.cpp:48]   --->   Operation 213 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.preheader2.preheader, label %hls_label_2_begin" [FDTD/wrapper.cpp:48]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [FDTD/wrapper.cpp:49]   --->   Operation 215 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i7 %i2_0 to i1" [FDTD/wrapper.cpp:51]   --->   Operation 216 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i2_0, i32 1, i32 6)" [FDTD/wrapper.cpp:51]   --->   Operation 217 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %trunc_ln51, label %branch7, label %branch6" [FDTD/wrapper.cpp:51]   --->   Operation 218 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1) nounwind" [FDTD/wrapper.cpp:52]   --->   Operation 219 'specregionend' 'empty_14' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "br label %.preheader3" [FDTD/wrapper.cpp:48]   --->   Operation 220 'br' <Predicate = (!icmp_ln48)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 8.75>
ST_30 : Operation 221 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)" [FDTD/wrapper.cpp:51]   --->   Operation 221 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 19> <Delay = 3.25>
ST_31 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:50]   --->   Operation 222 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %lshr_ln1 to i64" [FDTD/wrapper.cpp:51]   --->   Operation 223 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 224 [1/1] (0.00ns)   --->   "%bondary_s_buffer_0_s = getelementptr [32 x float]* %bondary_s_buffer_0, i64 0, i64 %zext_ln51" [FDTD/wrapper.cpp:51]   --->   Operation 224 'getelementptr' 'bondary_s_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 225 [1/1] (0.00ns)   --->   "%bondary_s_buffer_1_s = getelementptr [32 x float]* %bondary_s_buffer_1, i64 0, i64 %zext_ln51" [FDTD/wrapper.cpp:51]   --->   Operation 225 'getelementptr' 'bondary_s_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 226 [1/1] (3.25ns)   --->   "store float %gmem_addr_2_read, float* %bondary_s_buffer_0_s, align 4" [FDTD/wrapper.cpp:51]   --->   Operation 226 'store' <Predicate = (!trunc_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 227 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FDTD/wrapper.cpp:51]   --->   Operation 227 'br' <Predicate = (!trunc_ln51)> <Delay = 0.00>
ST_31 : Operation 228 [1/1] (3.25ns)   --->   "store float %gmem_addr_2_read, float* %bondary_s_buffer_1_s, align 4" [FDTD/wrapper.cpp:51]   --->   Operation 228 'store' <Predicate = (trunc_ln51)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 229 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [FDTD/wrapper.cpp:51]   --->   Operation 229 'br' <Predicate = (trunc_ln51)> <Delay = 0.00>

State 32 <SV = 18> <Delay = 8.75>
ST_32 : Operation 230 [7/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 230 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 19> <Delay = 8.75>
ST_33 : Operation 231 [6/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 231 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 20> <Delay = 8.75>
ST_34 : Operation 232 [5/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 232 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 21> <Delay = 8.75>
ST_35 : Operation 233 [4/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 233 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 22> <Delay = 8.75>
ST_36 : Operation 234 [3/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 234 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 23> <Delay = 8.75>
ST_37 : Operation 235 [2/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 235 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 24> <Delay = 8.75>
ST_38 : Operation 236 [1/7] (8.75ns)   --->   "%gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 64)" [FDTD/wrapper.cpp:57]   --->   Operation 236 'readreq' 'gmem_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 237 [1/1] (1.76ns)   --->   "br label %.preheader2" [FDTD/wrapper.cpp:54]   --->   Operation 237 'br' <Predicate = true> <Delay = 1.76>

State 39 <SV = 25> <Delay = 2.46>
ST_39 : Operation 238 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_4, %hls_label_3_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 238 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 239 [1/1] (1.48ns)   --->   "%icmp_ln54 = icmp eq i7 %i3_0, -64" [FDTD/wrapper.cpp:54]   --->   Operation 239 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 240 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 240 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 241 [1/1] (1.87ns)   --->   "%i_4 = add i7 %i3_0, 1" [FDTD/wrapper.cpp:54]   --->   Operation 241 'add' 'i_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader1.preheader, label %hls_label_3_begin" [FDTD/wrapper.cpp:54]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind" [FDTD/wrapper.cpp:55]   --->   Operation 243 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i7 %i3_0 to i1" [FDTD/wrapper.cpp:57]   --->   Operation 244 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 245 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i3_0, i32 1, i32 6)" [FDTD/wrapper.cpp:57]   --->   Operation 245 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %trunc_ln57, label %branch3, label %branch2" [FDTD/wrapper.cpp:57]   --->   Operation 246 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 247 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_3) nounwind" [FDTD/wrapper.cpp:58]   --->   Operation 247 'specregionend' 'empty_15' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_39 : Operation 248 [1/1] (0.00ns)   --->   "br label %.preheader2" [FDTD/wrapper.cpp:54]   --->   Operation 248 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 40 <SV = 26> <Delay = 8.75>
ST_40 : Operation 249 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)" [FDTD/wrapper.cpp:57]   --->   Operation 249 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 27> <Delay = 3.25>
ST_41 : Operation 250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:56]   --->   Operation 250 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %lshr_ln2 to i64" [FDTD/wrapper.cpp:57]   --->   Operation 251 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 252 [1/1] (0.00ns)   --->   "%bondary_w_buffer_0_s = getelementptr [32 x float]* %bondary_w_buffer_0, i64 0, i64 %zext_ln57" [FDTD/wrapper.cpp:57]   --->   Operation 252 'getelementptr' 'bondary_w_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%bondary_w_buffer_1_s = getelementptr [32 x float]* %bondary_w_buffer_1, i64 0, i64 %zext_ln57" [FDTD/wrapper.cpp:57]   --->   Operation 253 'getelementptr' 'bondary_w_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (3.25ns)   --->   "store float %gmem_addr_1_read, float* %bondary_w_buffer_0_s, align 4" [FDTD/wrapper.cpp:57]   --->   Operation 254 'store' <Predicate = (!trunc_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 255 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [FDTD/wrapper.cpp:57]   --->   Operation 255 'br' <Predicate = (!trunc_ln57)> <Delay = 0.00>
ST_41 : Operation 256 [1/1] (3.25ns)   --->   "store float %gmem_addr_1_read, float* %bondary_w_buffer_1_s, align 4" [FDTD/wrapper.cpp:57]   --->   Operation 256 'store' <Predicate = (trunc_ln57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_41 : Operation 257 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [FDTD/wrapper.cpp:57]   --->   Operation 257 'br' <Predicate = (trunc_ln57)> <Delay = 0.00>

State 42 <SV = 26> <Delay = 8.75>
ST_42 : Operation 258 [7/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 258 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 27> <Delay = 8.75>
ST_43 : Operation 259 [6/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 259 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 28> <Delay = 8.75>
ST_44 : Operation 260 [5/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 260 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 29> <Delay = 8.75>
ST_45 : Operation 261 [4/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 261 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 30> <Delay = 8.75>
ST_46 : Operation 262 [3/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 262 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 31> <Delay = 8.75>
ST_47 : Operation 263 [2/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 263 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 32> <Delay = 8.75>
ST_48 : Operation 264 [1/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 64)" [FDTD/wrapper.cpp:63]   --->   Operation 264 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 265 [1/1] (1.76ns)   --->   "br label %.preheader1" [FDTD/wrapper.cpp:60]   --->   Operation 265 'br' <Predicate = true> <Delay = 1.76>

State 49 <SV = 33> <Delay = 2.46>
ST_49 : Operation 266 [1/1] (0.00ns)   --->   "%i4_0 = phi i7 [ %i_7, %hls_label_4_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 266 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 267 [1/1] (1.48ns)   --->   "%icmp_ln60 = icmp eq i7 %i4_0, -64" [FDTD/wrapper.cpp:60]   --->   Operation 267 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 268 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 269 [1/1] (1.87ns)   --->   "%i_7 = add i7 %i4_0, 1" [FDTD/wrapper.cpp:60]   --->   Operation 269 'add' 'i_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %1, label %hls_label_4_begin" [FDTD/wrapper.cpp:60]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str916) nounwind" [FDTD/wrapper.cpp:61]   --->   Operation 271 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i7 %i4_0 to i1" [FDTD/wrapper.cpp:63]   --->   Operation 272 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i4_0, i32 1, i32 6)" [FDTD/wrapper.cpp:63]   --->   Operation 273 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %trunc_ln63, label %branch1, label %branch0" [FDTD/wrapper.cpp:63]   --->   Operation 274 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 275 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str916, i32 %tmp_4) nounwind" [FDTD/wrapper.cpp:64]   --->   Operation 275 'specregionend' 'empty_16' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_49 : Operation 276 [1/1] (0.00ns)   --->   "br label %.preheader1" [FDTD/wrapper.cpp:60]   --->   Operation 276 'br' <Predicate = (!icmp_ln60)> <Delay = 0.00>

State 50 <SV = 34> <Delay = 8.75>
ST_50 : Operation 277 [1/1] (8.75ns)   --->   "%gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)" [FDTD/wrapper.cpp:63]   --->   Operation 277 'read' 'gmem_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 35> <Delay = 3.25>
ST_51 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:62]   --->   Operation 278 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i6 %lshr_ln3 to i64" [FDTD/wrapper.cpp:63]   --->   Operation 279 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 280 [1/1] (0.00ns)   --->   "%bondary_e_buffer_0_s = getelementptr [32 x float]* %bondary_e_buffer_0, i64 0, i64 %zext_ln63" [FDTD/wrapper.cpp:63]   --->   Operation 280 'getelementptr' 'bondary_e_buffer_0_s' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 281 [1/1] (0.00ns)   --->   "%bondary_e_buffer_1_s = getelementptr [32 x float]* %bondary_e_buffer_1, i64 0, i64 %zext_ln63" [FDTD/wrapper.cpp:63]   --->   Operation 281 'getelementptr' 'bondary_e_buffer_1_s' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 282 [1/1] (3.25ns)   --->   "store float %gmem_addr_read, float* %bondary_e_buffer_0_s, align 4" [FDTD/wrapper.cpp:63]   --->   Operation 282 'store' <Predicate = (!trunc_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 283 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [FDTD/wrapper.cpp:63]   --->   Operation 283 'br' <Predicate = (!trunc_ln63)> <Delay = 0.00>
ST_51 : Operation 284 [1/1] (3.25ns)   --->   "store float %gmem_addr_read, float* %bondary_e_buffer_1_s, align 4" [FDTD/wrapper.cpp:63]   --->   Operation 284 'store' <Predicate = (trunc_ln63)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_51 : Operation 285 [1/1] (0.00ns)   --->   "br label %hls_label_4_end" [FDTD/wrapper.cpp:63]   --->   Operation 285 'br' <Predicate = (trunc_ln63)> <Delay = 0.00>

State 52 <SV = 34> <Delay = 0.00>
ST_52 : Operation 286 [2/2] (0.00ns)   --->   "call fastcc void @Kernel64x64([1024 x float]* %array_buffer_0_0, [1024 x float]* %array_buffer_0_1, [1024 x float]* %array_buffer_1_0, [1024 x float]* %array_buffer_1_1, [32 x float]* %bondary_n_buffer_0, [32 x float]* %bondary_n_buffer_1, [32 x float]* %bondary_s_buffer_0, [32 x float]* %bondary_s_buffer_1, [32 x float]* %bondary_w_buffer_0, [32 x float]* %bondary_w_buffer_1, [32 x float]* %bondary_e_buffer_0, [32 x float]* %bondary_e_buffer_1, float %coef_tij_read, float %coef_ti_read, float %coef_tj_read, i32 %iter_read) nounwind" [FDTD/wrapper.cpp:67]   --->   Operation 286 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 35> <Delay = 1.76>
ST_53 : Operation 287 [1/2] (0.00ns)   --->   "call fastcc void @Kernel64x64([1024 x float]* %array_buffer_0_0, [1024 x float]* %array_buffer_0_1, [1024 x float]* %array_buffer_1_0, [1024 x float]* %array_buffer_1_1, [32 x float]* %bondary_n_buffer_0, [32 x float]* %bondary_n_buffer_1, [32 x float]* %bondary_s_buffer_0, [32 x float]* %bondary_s_buffer_1, [32 x float]* %bondary_w_buffer_0, [32 x float]* %bondary_w_buffer_1, [32 x float]* %bondary_e_buffer_0, [32 x float]* %bondary_e_buffer_1, float %coef_tij_read, float %coef_ti_read, float %coef_tj_read, i32 %iter_read) nounwind" [FDTD/wrapper.cpp:67]   --->   Operation 287 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 288 [1/1] (1.76ns)   --->   "br label %.preheader" [FDTD/wrapper.cpp:78]   --->   Operation 288 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 36> <Delay = 7.75>
ST_54 : Operation 289 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i13 [ 0, %1 ], [ %add_ln78, %hls_label_5 ]" [FDTD/wrapper.cpp:78]   --->   Operation 289 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 290 [1/1] (0.00ns)   --->   "%i5_0 = phi i7 [ 0, %1 ], [ %select_ln83_4, %hls_label_5 ]" [FDTD/wrapper.cpp:83]   --->   Operation 290 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 291 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %1 ], [ %j_1, %hls_label_5 ]"   --->   Operation 291 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 292 [1/1] (2.09ns)   --->   "%icmp_ln78 = icmp eq i13 %indvar_flatten6, -4096" [FDTD/wrapper.cpp:78]   --->   Operation 292 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 293 [1/1] (1.67ns)   --->   "%add_ln78 = add i13 %indvar_flatten6, 1" [FDTD/wrapper.cpp:78]   --->   Operation 293 'add' 'add_ln78' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %2, label %hls_label_5" [FDTD/wrapper.cpp:78]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 295 [1/1] (1.87ns)   --->   "%i_6 = add i7 1, %i5_0" [FDTD/wrapper.cpp:78]   --->   Operation 295 'add' 'i_6' <Predicate = (!icmp_ln78)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 296 [1/1] (1.48ns)   --->   "%icmp_ln80 = icmp eq i7 %j6_0, -64" [FDTD/wrapper.cpp:80]   --->   Operation 296 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln78)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 297 [1/1] (0.99ns)   --->   "%select_ln83_3 = select i1 %icmp_ln80, i7 0, i7 %j6_0" [FDTD/wrapper.cpp:83]   --->   Operation 297 'select' 'select_ln83_3' <Predicate = (!icmp_ln78)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 298 [1/1] (0.99ns)   --->   "%select_ln83_4 = select i1 %icmp_ln80, i7 %i_6, i7 %i5_0" [FDTD/wrapper.cpp:83]   --->   Operation 298 'select' 'select_ln83_4' <Predicate = (!icmp_ln78)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_8 = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %select_ln83_4, i6 0)" [FDTD/wrapper.cpp:83]   --->   Operation 299 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i13 %tmp_8 to i14" [FDTD/wrapper.cpp:83]   --->   Operation 300 'zext' 'zext_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i7 %select_ln83_4 to i1" [FDTD/wrapper.cpp:83]   --->   Operation 301 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln83_2_mid2_v = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln83_4, i32 1, i32 6)" [FDTD/wrapper.cpp:83]   --->   Operation 302 'partselect' 'zext_ln83_2_mid2_v' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %zext_ln83_2_mid2_v, i5 0)" [FDTD/wrapper.cpp:83]   --->   Operation 303 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i11 %tmp_9 to i12" [FDTD/wrapper.cpp:83]   --->   Operation 304 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i7 %select_ln83_3 to i14" [FDTD/wrapper.cpp:83]   --->   Operation 305 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 306 [1/1] (1.67ns)   --->   "%add_ln83 = add i14 %zext_ln83, %zext_ln83_2" [FDTD/wrapper.cpp:83]   --->   Operation 306 'add' 'add_ln83' <Predicate = (!icmp_ln78)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i14 %add_ln83 to i31" [FDTD/wrapper.cpp:83]   --->   Operation 307 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 308 [1/1] (2.49ns)   --->   "%add_ln83_1 = add i31 %p_cast, %zext_ln83_3" [FDTD/wrapper.cpp:83]   --->   Operation 308 'add' 'add_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i7 %select_ln83_3 to i1" [FDTD/wrapper.cpp:83]   --->   Operation 309 'trunc' 'trunc_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_12 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %select_ln83_3, i32 1, i32 6)" [FDTD/wrapper.cpp:83]   --->   Operation 310 'partselect' 'tmp_12' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i6 %tmp_12 to i12" [FDTD/wrapper.cpp:83]   --->   Operation 311 'zext' 'zext_ln83_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 312 [1/1] (1.63ns)   --->   "%add_ln83_2 = add i12 %zext_ln83_1, %zext_ln83_5" [FDTD/wrapper.cpp:83]   --->   Operation 312 'add' 'add_ln83_2' <Predicate = (!icmp_ln78)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln83_6 = zext i12 %add_ln83_2 to i64" [FDTD/wrapper.cpp:83]   --->   Operation 313 'zext' 'zext_ln83_6' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 314 [1/1] (0.00ns)   --->   "%array_buffer_0_0_a_1 = getelementptr [1024 x float]* %array_buffer_0_0, i64 0, i64 %zext_ln83_6" [FDTD/wrapper.cpp:83]   --->   Operation 314 'getelementptr' 'array_buffer_0_0_a_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 315 [1/1] (0.00ns)   --->   "%array_buffer_0_1_a_1 = getelementptr [1024 x float]* %array_buffer_0_1, i64 0, i64 %zext_ln83_6" [FDTD/wrapper.cpp:83]   --->   Operation 315 'getelementptr' 'array_buffer_0_1_a_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 316 [1/1] (0.00ns)   --->   "%array_buffer_1_0_a_1 = getelementptr [1024 x float]* %array_buffer_1_0, i64 0, i64 %zext_ln83_6" [FDTD/wrapper.cpp:83]   --->   Operation 316 'getelementptr' 'array_buffer_1_0_a_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 317 [1/1] (0.00ns)   --->   "%array_buffer_1_1_a_1 = getelementptr [1024 x float]* %array_buffer_1_1, i64 0, i64 %zext_ln83_6" [FDTD/wrapper.cpp:83]   --->   Operation 317 'getelementptr' 'array_buffer_1_1_a_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_54 : Operation 318 [2/2] (3.25ns)   --->   "%array_buffer_1_1_l = load float* %array_buffer_1_1_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 318 'load' 'array_buffer_1_1_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 319 [2/2] (3.25ns)   --->   "%array_buffer_1_0_l = load float* %array_buffer_1_0_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 319 'load' 'array_buffer_1_0_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 320 [2/2] (3.25ns)   --->   "%array_buffer_0_1_l = load float* %array_buffer_0_1_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 320 'load' 'array_buffer_0_1_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 321 [2/2] (3.25ns)   --->   "%array_buffer_0_0_l = load float* %array_buffer_0_0_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 321 'load' 'array_buffer_0_0_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_54 : Operation 322 [1/1] (1.87ns)   --->   "%j_1 = add i7 1, %select_ln83_3" [FDTD/wrapper.cpp:80]   --->   Operation 322 'add' 'j_1' <Predicate = (!icmp_ln78)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 37> <Delay = 8.75>
ST_55 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%xor_ln83 = xor i1 %trunc_ln83, true" [FDTD/wrapper.cpp:83]   --->   Operation 323 'xor' 'xor_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i31 %add_ln83_1 to i64" [FDTD/wrapper.cpp:83]   --->   Operation 324 'zext' 'zext_ln83_4' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_55 : Operation 325 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr float* %gmem, i64 %zext_ln83_4" [FDTD/wrapper.cpp:83]   --->   Operation 325 'getelementptr' 'gmem_addr_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_55 : Operation 326 [1/2] (3.25ns)   --->   "%array_buffer_1_1_l = load float* %array_buffer_1_1_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 326 'load' 'array_buffer_1_1_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 327 [1/2] (3.25ns)   --->   "%array_buffer_1_0_l = load float* %array_buffer_1_0_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 327 'load' 'array_buffer_1_0_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 328 [1/2] (3.25ns)   --->   "%array_buffer_0_1_l = load float* %array_buffer_0_1_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 328 'load' 'array_buffer_0_1_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 329 [1/2] (3.25ns)   --->   "%array_buffer_0_0_l = load float* %array_buffer_0_0_a_1, align 4" [FDTD/wrapper.cpp:83]   --->   Operation 329 'load' 'array_buffer_0_0_l' <Predicate = (!icmp_ln78)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_55 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%and_ln83 = and i1 %trunc_ln83_1, %xor_ln83" [FDTD/wrapper.cpp:83]   --->   Operation 330 'and' 'and_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %and_ln83, float %array_buffer_0_1_l, float %array_buffer_0_0_l" [FDTD/wrapper.cpp:83]   --->   Operation 331 'select' 'select_ln83' <Predicate = (!icmp_ln78)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%xor_ln83_1 = xor i1 %trunc_ln83_1, true" [FDTD/wrapper.cpp:83]   --->   Operation 332 'xor' 'xor_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_1)   --->   "%and_ln83_1 = and i1 %trunc_ln83, %xor_ln83_1" [FDTD/wrapper.cpp:83]   --->   Operation 333 'and' 'and_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 334 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln83_1 = select i1 %and_ln83_1, float %array_buffer_1_0_l, float %select_ln83" [FDTD/wrapper.cpp:83]   --->   Operation 334 'select' 'select_ln83_1' <Predicate = (!icmp_ln78)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln83_2)   --->   "%and_ln83_2 = and i1 %trunc_ln83, %trunc_ln83_1" [FDTD/wrapper.cpp:83]   --->   Operation 335 'and' 'and_ln83_2' <Predicate = (!icmp_ln78)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 336 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln83_2 = select i1 %and_ln83_2, float %array_buffer_1_1_l, float %select_ln83_1" [FDTD/wrapper.cpp:83]   --->   Operation 336 'select' 'select_ln83_2' <Predicate = (!icmp_ln78)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 337 [1/1] (8.75ns)   --->   "%gmem_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [FDTD/wrapper.cpp:83]   --->   Operation 337 'writereq' 'gmem_addr_9_req' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 38> <Delay = 8.75>
ST_56 : Operation 338 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_5, float %select_ln83_2, i4 -1)" [FDTD/wrapper.cpp:83]   --->   Operation 338 'write' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 39> <Delay = 8.75>
ST_57 : Operation 339 [5/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 339 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 40> <Delay = 8.75>
ST_58 : Operation 340 [4/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 340 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 41> <Delay = 8.75>
ST_59 : Operation 341 [3/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 341 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 42> <Delay = 8.75>
ST_60 : Operation 342 [2/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 342 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 43> <Delay = 8.75>
ST_61 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 343 'speclooptripcount' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_61 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind" [FDTD/wrapper.cpp:81]   --->   Operation 344 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_61 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [FDTD/wrapper.cpp:82]   --->   Operation 345 'specpipeline' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_61 : Operation 346 [1/5] (8.75ns)   --->   "%gmem_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_5)" [FDTD/wrapper.cpp:83]   --->   Operation 346 'writeresp' 'gmem_addr_9_resp' <Predicate = (!icmp_ln78)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 347 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_5) nounwind" [FDTD/wrapper.cpp:84]   --->   Operation 347 'specregionend' 'empty_17' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_61 : Operation 348 [1/1] (0.00ns)   --->   "br label %.preheader" [FDTD/wrapper.cpp:80]   --->   Operation 348 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>

State 62 <SV = 37> <Delay = 0.00>
ST_62 : Operation 349 [1/1] (0.00ns)   --->   "ret void" [FDTD/wrapper.cpp:86]   --->   Operation 349 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', FDTD/wrapper.cpp:33) with incoming values : ('add_ln33', FDTD/wrapper.cpp:33) [65]  (1.77 ns)

 <State 2>: 7.04ns
The critical path consists of the following:
	'phi' operation ('i_0', FDTD/wrapper.cpp:38) with incoming values : ('select_ln38_1', FDTD/wrapper.cpp:38) [66]  (0 ns)
	'add' operation ('i', FDTD/wrapper.cpp:33) [72]  (1.87 ns)
	'select' operation ('select_ln38_1', FDTD/wrapper.cpp:38) [76]  (0.993 ns)
	'add' operation ('add_ln38', FDTD/wrapper.cpp:38) [86]  (1.68 ns)
	'add' operation ('add_ln38_1', FDTD/wrapper.cpp:38) [88]  (2.49 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_4', FDTD/wrapper.cpp:38) [90]  (0 ns)
	bus request on port 'gmem' (FDTD/wrapper.cpp:38) [91]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:38) [91]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:38) [91]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:38) [91]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:38) [91]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:38) [91]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:38) [91]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (FDTD/wrapper.cpp:38) [92]  (8.75 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('array_buffer_0_1_a', FDTD/wrapper.cpp:38) [99]  (0 ns)
	'store' operation ('store_ln38', FDTD/wrapper.cpp:38) of variable 'gmem_addr_4_read', FDTD/wrapper.cpp:38 on array 'array_buffer[0][1]', FDTD/wrapper.cpp:26 [109]  (3.25 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:45) [128]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:45) [128]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:45) [128]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:45) [128]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:45) [128]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:45) [128]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:45) [128]  (8.75 ns)

 <State 19>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln42', FDTD/wrapper.cpp:42) [132]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (FDTD/wrapper.cpp:45) [139]  (8.75 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bondary_n_buffer_0_s', FDTD/wrapper.cpp:45) [143]  (0 ns)
	'store' operation ('store_ln45', FDTD/wrapper.cpp:45) of variable 'gmem_addr_3_read', FDTD/wrapper.cpp:45 on array 'bondary_n_buffer[0]', FDTD/wrapper.cpp:27 [147]  (3.25 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:51) [156]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:51) [156]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:51) [156]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:51) [156]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:51) [156]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:51) [156]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:51) [156]  (8.75 ns)

 <State 29>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln48', FDTD/wrapper.cpp:48) [160]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (FDTD/wrapper.cpp:51) [167]  (8.75 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bondary_s_buffer_1_s', FDTD/wrapper.cpp:51) [172]  (0 ns)
	'store' operation ('store_ln51', FDTD/wrapper.cpp:51) of variable 'gmem_addr_2_read', FDTD/wrapper.cpp:51 on array 'bondary_s_buffer[1]', FDTD/wrapper.cpp:28 [178]  (3.25 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:57) [184]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:57) [184]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:57) [184]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:57) [184]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:57) [184]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:57) [184]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:57) [184]  (8.75 ns)

 <State 39>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln54', FDTD/wrapper.cpp:54) [188]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (FDTD/wrapper.cpp:57) [195]  (8.75 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bondary_w_buffer_0_s', FDTD/wrapper.cpp:57) [199]  (0 ns)
	'store' operation ('store_ln57', FDTD/wrapper.cpp:57) of variable 'gmem_addr_1_read', FDTD/wrapper.cpp:57 on array 'bondary_w_buffer[0]', FDTD/wrapper.cpp:29 [203]  (3.25 ns)

 <State 42>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:63) [212]  (8.75 ns)

 <State 43>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:63) [212]  (8.75 ns)

 <State 44>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:63) [212]  (8.75 ns)

 <State 45>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:63) [212]  (8.75 ns)

 <State 46>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:63) [212]  (8.75 ns)

 <State 47>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:63) [212]  (8.75 ns)

 <State 48>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem' (FDTD/wrapper.cpp:63) [212]  (8.75 ns)

 <State 49>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln60', FDTD/wrapper.cpp:60) [216]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 50>: 8.75ns
The critical path consists of the following:
	bus read on port 'gmem' (FDTD/wrapper.cpp:63) [223]  (8.75 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bondary_e_buffer_0_s', FDTD/wrapper.cpp:63) [227]  (0 ns)
	'store' operation ('store_ln63', FDTD/wrapper.cpp:63) of variable 'gmem_addr_read', FDTD/wrapper.cpp:63 on array 'bondary_e_buffer[0]', FDTD/wrapper.cpp:30 [231]  (3.25 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6', FDTD/wrapper.cpp:78) with incoming values : ('add_ln78', FDTD/wrapper.cpp:78) [243]  (1.77 ns)

 <State 54>: 7.76ns
The critical path consists of the following:
	'phi' operation ('i5_0', FDTD/wrapper.cpp:83) with incoming values : ('select_ln83_4', FDTD/wrapper.cpp:83) [244]  (0 ns)
	'add' operation ('i', FDTD/wrapper.cpp:78) [250]  (1.87 ns)
	'select' operation ('select_ln83_4', FDTD/wrapper.cpp:83) [254]  (0.993 ns)
	'add' operation ('add_ln83_2', FDTD/wrapper.cpp:83) [273]  (1.64 ns)
	'getelementptr' operation ('array_buffer_1_1_a_1', FDTD/wrapper.cpp:83) [278]  (0 ns)
	'load' operation ('array_buffer_1_1_l', FDTD/wrapper.cpp:83) on array 'array_buffer[1][1]', FDTD/wrapper.cpp:26 [279]  (3.25 ns)

 <State 55>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_5', FDTD/wrapper.cpp:83) [269]  (0 ns)
	bus request on port 'gmem' (FDTD/wrapper.cpp:83) [290]  (8.75 ns)

 <State 56>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem' (FDTD/wrapper.cpp:83) [291]  (8.75 ns)

 <State 57>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (FDTD/wrapper.cpp:83) [292]  (8.75 ns)

 <State 58>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (FDTD/wrapper.cpp:83) [292]  (8.75 ns)

 <State 59>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (FDTD/wrapper.cpp:83) [292]  (8.75 ns)

 <State 60>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (FDTD/wrapper.cpp:83) [292]  (8.75 ns)

 <State 61>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem' (FDTD/wrapper.cpp:83) [292]  (8.75 ns)

 <State 62>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
