Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 28 18:53:01 2024
| Host         : hiccup running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.677        0.000                      0                16069        0.012        0.000                      0                16069        3.750        0.000                       0                 15607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        85.677        0.000                      0                16069        0.012        0.000                      0                16069        3.750        0.000                       0                 15607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       85.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.677ns  (required time - arrival time)
  Source:                 kbc/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.197ns  (logic 6.569ns (46.272%)  route 7.628ns (53.728%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 104.851 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.626     5.147    kbc/clk_IBUF_BUFG
    SLICE_X1Y53          FDSE                                         r  kbc/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDSE (Prop_fdse_C_Q)         0.456     5.603 f  kbc/x_reg[1]/Q
                         net (fo=88, routed)          0.778     6.381    kbc/keyboard_x[1]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.124     6.505 r  kbc/x[2]_i_135/O
                         net (fo=4, routed)           0.889     7.394    kbc/x[2]_i_135_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     7.518 r  kbc/x[2]_i_214/O
                         net (fo=1, routed)           0.000     7.518    kbc/x[2]_i_214_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.068 r  kbc/x_reg[2]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.068    kbc/x_reg[2]_i_173_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.296 r  kbc/x_reg[2]_i_141/CO[2]
                         net (fo=42, routed)          1.023     9.319    kbc/x_reg[2]_i_141_n_1
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.313     9.632 r  kbc/x[2]_i_131/O
                         net (fo=1, routed)           0.000     9.632    kbc/x[2]_i_131_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.182 r  kbc/x_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.182    kbc/x_reg[2]_i_67_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.516 r  kbc/x_reg[2]_i_49/O[1]
                         net (fo=3, routed)           0.669    11.185    kbc/x_reg[2]_i_49_n_6
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  kbc/x[2]_i_66/O
                         net (fo=2, routed)           0.449    11.963    kbc/x[2]_i_66_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.355    12.318 r  kbc/x[2]_i_38/O
                         net (fo=2, routed)           0.606    12.924    kbc/x[2]_i_38_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.327    13.251 r  kbc/x[2]_i_42/O
                         net (fo=1, routed)           0.000    13.251    kbc/x[2]_i_42_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.649 r  kbc/x_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.649    kbc/x_reg[2]_i_22_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.763 r  kbc/x_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.763    kbc/x_reg[2]_i_18_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.985 r  kbc/x_reg[2]_i_19/O[0]
                         net (fo=2, routed)           0.602    14.587    kbc/x_reg[2]_i_19_n_7
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    15.133 r  kbc/x_reg[2]_i_17/O[0]
                         net (fo=1, routed)           0.718    15.851    kbc/x_reg[2]_i_17_n_7
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.299    16.150 r  kbc/x[2]_i_13/O
                         net (fo=1, routed)           0.000    16.150    kbc/x[2]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.790 r  kbc/x_reg[2]_i_4/O[3]
                         net (fo=3, routed)           0.972    17.761    kbc/x_reg[2]_i_4_n_4
    SLICE_X1Y54          LUT4 (Prop_lut4_I3_O)        0.334    18.095 r  kbc/x[0]_i_2/O
                         net (fo=1, routed)           0.434    18.529    kbc/nolabel_line24/x_reg[0]_2
    SLICE_X1Y53          LUT5 (Prop_lut5_I2_O)        0.326    18.855 r  kbc/nolabel_line24/x[0]_i_1/O
                         net (fo=1, routed)           0.488    19.343    kbc/nolabel_line24_n_10
    SLICE_X0Y52          FDRE                                         r  kbc/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.510   104.851    kbc/clk_IBUF_BUFG
    SLICE_X0Y52          FDRE                                         r  kbc/x_reg[0]/C
                         clock pessimism              0.272   105.123    
                         clock uncertainty           -0.035   105.088    
    SLICE_X0Y52          FDRE (Setup_fdre_C_D)       -0.067   105.021    kbc/x_reg[0]
  -------------------------------------------------------------------
                         required time                        105.021    
                         arrival time                         -19.343    
  -------------------------------------------------------------------
                         slack                                 85.677    

Slack (MET) :             86.606ns  (required time - arrival time)
  Source:                 kbc/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/x_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.387ns  (logic 6.339ns (47.351%)  route 7.048ns (52.649%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.626     5.147    kbc/clk_IBUF_BUFG
    SLICE_X1Y53          FDSE                                         r  kbc/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDSE (Prop_fdse_C_Q)         0.456     5.603 f  kbc/x_reg[1]/Q
                         net (fo=88, routed)          0.778     6.381    kbc/keyboard_x[1]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.124     6.505 r  kbc/x[2]_i_135/O
                         net (fo=4, routed)           0.889     7.394    kbc/x[2]_i_135_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     7.518 r  kbc/x[2]_i_214/O
                         net (fo=1, routed)           0.000     7.518    kbc/x[2]_i_214_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.068 r  kbc/x_reg[2]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.068    kbc/x_reg[2]_i_173_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.296 r  kbc/x_reg[2]_i_141/CO[2]
                         net (fo=42, routed)          1.023     9.319    kbc/x_reg[2]_i_141_n_1
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.313     9.632 r  kbc/x[2]_i_131/O
                         net (fo=1, routed)           0.000     9.632    kbc/x[2]_i_131_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.182 r  kbc/x_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.182    kbc/x_reg[2]_i_67_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.516 r  kbc/x_reg[2]_i_49/O[1]
                         net (fo=3, routed)           0.669    11.185    kbc/x_reg[2]_i_49_n_6
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  kbc/x[2]_i_66/O
                         net (fo=2, routed)           0.449    11.963    kbc/x[2]_i_66_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.355    12.318 r  kbc/x[2]_i_38/O
                         net (fo=2, routed)           0.606    12.924    kbc/x[2]_i_38_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.327    13.251 r  kbc/x[2]_i_42/O
                         net (fo=1, routed)           0.000    13.251    kbc/x[2]_i_42_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.649 r  kbc/x_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.649    kbc/x_reg[2]_i_22_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.763 r  kbc/x_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.763    kbc/x_reg[2]_i_18_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.985 r  kbc/x_reg[2]_i_19/O[0]
                         net (fo=2, routed)           0.602    14.587    kbc/x_reg[2]_i_19_n_7
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    15.133 r  kbc/x_reg[2]_i_17/O[0]
                         net (fo=1, routed)           0.718    15.851    kbc/x_reg[2]_i_17_n_7
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.299    16.150 r  kbc/x[2]_i_13/O
                         net (fo=1, routed)           0.000    16.150    kbc/x[2]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.790 r  kbc/x_reg[2]_i_4/O[3]
                         net (fo=3, routed)           0.972    17.761    kbc/x_reg[2]_i_4_n_4
    SLICE_X1Y54          LUT4 (Prop_lut4_I0_O)        0.306    18.067 r  kbc/x[1]_i_2/O
                         net (fo=1, routed)           0.343    18.410    kbc/nolabel_line24/x_reg[1]_1
    SLICE_X1Y53          LUT6 (Prop_lut6_I3_O)        0.124    18.534 r  kbc/nolabel_line24/x[1]_i_1/O
                         net (fo=1, routed)           0.000    18.534    kbc/nolabel_line24_n_9
    SLICE_X1Y53          FDSE                                         r  kbc/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.509   104.850    kbc/clk_IBUF_BUFG
    SLICE_X1Y53          FDSE                                         r  kbc/x_reg[1]/C
                         clock pessimism              0.297   105.147    
                         clock uncertainty           -0.035   105.112    
    SLICE_X1Y53          FDSE (Setup_fdse_C_D)        0.029   105.141    kbc/x_reg[1]
  -------------------------------------------------------------------
                         required time                        105.141    
                         arrival time                         -18.534    
  -------------------------------------------------------------------
                         slack                                 86.606    

Slack (MET) :             86.743ns  (required time - arrival time)
  Source:                 kbc/x_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.253ns  (logic 6.275ns (47.348%)  route 6.978ns (52.652%))
  Logic Levels:           18  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 104.850 - 100.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.626     5.147    kbc/clk_IBUF_BUFG
    SLICE_X1Y53          FDSE                                         r  kbc/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDSE (Prop_fdse_C_Q)         0.456     5.603 f  kbc/x_reg[1]/Q
                         net (fo=88, routed)          0.778     6.381    kbc/keyboard_x[1]
    SLICE_X1Y52          LUT3 (Prop_lut3_I0_O)        0.124     6.505 r  kbc/x[2]_i_135/O
                         net (fo=4, routed)           0.889     7.394    kbc/x[2]_i_135_n_0
    SLICE_X1Y47          LUT4 (Prop_lut4_I0_O)        0.124     7.518 r  kbc/x[2]_i_214/O
                         net (fo=1, routed)           0.000     7.518    kbc/x[2]_i_214_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.068 r  kbc/x_reg[2]_i_173/CO[3]
                         net (fo=1, routed)           0.000     8.068    kbc/x_reg[2]_i_173_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.296 r  kbc/x_reg[2]_i_141/CO[2]
                         net (fo=42, routed)          1.023     9.319    kbc/x_reg[2]_i_141_n_1
    SLICE_X3Y50          LUT2 (Prop_lut2_I1_O)        0.313     9.632 r  kbc/x[2]_i_131/O
                         net (fo=1, routed)           0.000     9.632    kbc/x[2]_i_131_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.182 r  kbc/x_reg[2]_i_67/CO[3]
                         net (fo=1, routed)           0.000    10.182    kbc/x_reg[2]_i_67_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.516 r  kbc/x_reg[2]_i_49/O[1]
                         net (fo=3, routed)           0.669    11.185    kbc/x_reg[2]_i_49_n_6
    SLICE_X1Y51          LUT3 (Prop_lut3_I0_O)        0.329    11.514 r  kbc/x[2]_i_66/O
                         net (fo=2, routed)           0.449    11.963    kbc/x[2]_i_66_n_0
    SLICE_X1Y51          LUT5 (Prop_lut5_I4_O)        0.355    12.318 r  kbc/x[2]_i_38/O
                         net (fo=2, routed)           0.606    12.924    kbc/x[2]_i_38_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.327    13.251 r  kbc/x[2]_i_42/O
                         net (fo=1, routed)           0.000    13.251    kbc/x[2]_i_42_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.649 r  kbc/x_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.649    kbc/x_reg[2]_i_22_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.763 r  kbc/x_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.763    kbc/x_reg[2]_i_18_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.985 r  kbc/x_reg[2]_i_19/O[0]
                         net (fo=2, routed)           0.602    14.587    kbc/x_reg[2]_i_19_n_7
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    15.133 r  kbc/x_reg[2]_i_17/O[0]
                         net (fo=1, routed)           0.718    15.851    kbc/x_reg[2]_i_17_n_7
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.299    16.150 r  kbc/x[2]_i_13/O
                         net (fo=1, routed)           0.000    16.150    kbc/x[2]_i_13_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.730 r  kbc/x_reg[2]_i_4/O[2]
                         net (fo=3, routed)           0.811    17.541    kbc/nolabel_line24/O[2]
    SLICE_X1Y54          LUT5 (Prop_lut5_I1_O)        0.302    17.843 r  kbc/nolabel_line24/x[2]_i_2/O
                         net (fo=1, routed)           0.433    18.276    kbc/nolabel_line24/x[2]_i_2_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.124    18.400 r  kbc/nolabel_line24/x[2]_i_1/O
                         net (fo=1, routed)           0.000    18.400    kbc/nolabel_line24_n_0
    SLICE_X1Y53          FDRE                                         r  kbc/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.509   104.850    kbc/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  kbc/x_reg[2]/C
                         clock pessimism              0.297   105.147    
                         clock uncertainty           -0.035   105.112    
    SLICE_X1Y53          FDRE (Setup_fdre_C_D)        0.031   105.143    kbc/x_reg[2]
  -------------------------------------------------------------------
                         required time                        105.143    
                         arrival time                         -18.400    
  -------------------------------------------------------------------
                         slack                                 86.743    

Slack (MET) :             90.789ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 8.304ns (91.280%)  route 0.793ns (8.720%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.630     5.151    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  fsmc/pwme/current_clk_cycles_reg[9]/Q
                         net (fo=3, routed)           0.784     6.391    fsmc/pwme/current_clk_cycles_reg[9]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.205    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.328    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.442    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.556    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.582    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.696    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.810    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.924 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.924    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.038 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.152 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.950    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.064    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.179    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.293 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.407 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.521    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.635 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.635    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.749 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.749    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.863    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.205    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.433    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.547    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.661 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.661    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.775 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.775    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.889 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.889    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.003    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.117    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.231    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.345    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.459    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.915    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.249 r  fsmc/pwme/current_clk_cycles_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.249    fsmc/pwme/current_clk_cycles_reg[252]_i_1_n_6
    SLICE_X7Y74          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.490   104.831    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[253]/C
                         clock pessimism              0.180   105.011    
                         clock uncertainty           -0.035   104.975    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.062   105.037    fsmc/pwme/current_clk_cycles_reg[253]
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                 90.789    

Slack (MET) :             90.810ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 8.283ns (91.260%)  route 0.793ns (8.740%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.630     5.151    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  fsmc/pwme/current_clk_cycles_reg[9]/Q
                         net (fo=3, routed)           0.784     6.391    fsmc/pwme/current_clk_cycles_reg[9]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.205    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.328    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.442    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.556    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.582    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.696    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.810    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.924 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.924    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.038 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.152 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.950    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.064    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.179    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.293 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.407 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.521    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.635 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.635    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.749 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.749    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.863    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.205    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.433    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.547    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.661 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.661    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.775 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.775    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.889 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.889    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.003    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.117    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.231    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.345    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.459    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.915    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.228 r  fsmc/pwme/current_clk_cycles_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.228    fsmc/pwme/current_clk_cycles_reg[252]_i_1_n_4
    SLICE_X7Y74          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.490   104.831    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[255]/C
                         clock pessimism              0.180   105.011    
                         clock uncertainty           -0.035   104.975    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.062   105.037    fsmc/pwme/current_clk_cycles_reg[255]
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                                 90.810    

Slack (MET) :             90.884ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 8.209ns (91.188%)  route 0.793ns (8.812%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.630     5.151    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  fsmc/pwme/current_clk_cycles_reg[9]/Q
                         net (fo=3, routed)           0.784     6.391    fsmc/pwme/current_clk_cycles_reg[9]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.205    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.328    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.442    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.556    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.582    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.696    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.810    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.924 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.924    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.038 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.152 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.950    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.064    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.179    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.293 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.407 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.521    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.635 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.635    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.749 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.749    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.863    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.205    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.433    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.547    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.661 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.661    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.775 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.775    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.889 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.889    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.003    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.117    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.231    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.345    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.459    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.915    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.154 r  fsmc/pwme/current_clk_cycles_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.154    fsmc/pwme/current_clk_cycles_reg[252]_i_1_n_5
    SLICE_X7Y74          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.490   104.831    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[254]/C
                         clock pessimism              0.180   105.011    
                         clock uncertainty           -0.035   104.975    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.062   105.037    fsmc/pwme/current_clk_cycles_reg[254]
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                 90.884    

Slack (MET) :             90.900ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 8.193ns (91.172%)  route 0.793ns (8.827%))
  Logic Levels:           62  (CARRY4=62)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.630     5.151    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  fsmc/pwme/current_clk_cycles_reg[9]/Q
                         net (fo=3, routed)           0.784     6.391    fsmc/pwme/current_clk_cycles_reg[9]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.205    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.328    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.442    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.556    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.582    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.696    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.810    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.924 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.924    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.038 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.152 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.950    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.064    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.179    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.293 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.407 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.521    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.635 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.635    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.749 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.749    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.863    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.205    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.433    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.547    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.661 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.661    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.775 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.775    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.889 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.889    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.003    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.117    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.231    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.345    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.459    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.915 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.915    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.138 r  fsmc/pwme/current_clk_cycles_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.138    fsmc/pwme/current_clk_cycles_reg[252]_i_1_n_7
    SLICE_X7Y74          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.490   104.831    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[252]/C
                         clock pessimism              0.180   105.011    
                         clock uncertainty           -0.035   104.975    
    SLICE_X7Y74          FDRE (Setup_fdre_C_D)        0.062   105.037    fsmc/pwme/current_clk_cycles_reg[252]
  -------------------------------------------------------------------
                         required time                        105.037    
                         arrival time                         -14.138    
  -------------------------------------------------------------------
                         slack                                 90.900    

Slack (MET) :             90.905ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 8.190ns (91.169%)  route 0.793ns (8.830%))
  Logic Levels:           61  (CARRY4=61)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.630     5.151    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  fsmc/pwme/current_clk_cycles_reg[9]/Q
                         net (fo=3, routed)           0.784     6.391    fsmc/pwme/current_clk_cycles_reg[9]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.205    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.328    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.442    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.556    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.582    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.696    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.810    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.924 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.924    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.038 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.152 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.950    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.064    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.179    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.293 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.407 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.521    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.635 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.635    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.749 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.749    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.863    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.205    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.433    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.547    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.661 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.661    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.775 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.775    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.889 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.889    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.003    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.117    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.231    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.345    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.459    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.135 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.135    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_6
    SLICE_X7Y73          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.492   104.833    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[249]/C
                         clock pessimism              0.180   105.013    
                         clock uncertainty           -0.035   104.977    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.062   105.039    fsmc/pwme/current_clk_cycles_reg[249]
  -------------------------------------------------------------------
                         required time                        105.039    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                 90.905    

Slack (MET) :             90.926ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 8.169ns (91.149%)  route 0.793ns (8.851%))
  Logic Levels:           61  (CARRY4=61)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.630     5.151    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  fsmc/pwme/current_clk_cycles_reg[9]/Q
                         net (fo=3, routed)           0.784     6.391    fsmc/pwme/current_clk_cycles_reg[9]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.205    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.328    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.442    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.556    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.582    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.696    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.810    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.924 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.924    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.038 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.152 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.950    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.064    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.179    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.293 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.407 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.521    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.635 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.635    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.749 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.749    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.863    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.205    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.433    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.547    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.661 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.661    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.775 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.775    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.889 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.889    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.003    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.117    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.231    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.345    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.459    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.114 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.114    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_4
    SLICE_X7Y73          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.492   104.833    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[251]/C
                         clock pessimism              0.180   105.013    
                         clock uncertainty           -0.035   104.977    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.062   105.039    fsmc/pwme/current_clk_cycles_reg[251]
  -------------------------------------------------------------------
                         required time                        105.039    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                 90.926    

Slack (MET) :             91.000ns  (required time - arrival time)
  Source:                 fsmc/pwme/current_clk_cycles_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            fsmc/pwme/current_clk_cycles_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 8.095ns (91.075%)  route 0.793ns (8.925%))
  Logic Levels:           61  (CARRY4=61)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.630     5.151    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  fsmc/pwme/current_clk_cycles_reg[9]/Q
                         net (fo=3, routed)           0.784     6.391    fsmc/pwme/current_clk_cycles_reg[9]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.065 r  fsmc/pwme/current_clk_cycles_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.065    fsmc/pwme/current_clk_cycles_reg[8]_i_1_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.179 r  fsmc/pwme/current_clk_cycles_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.179    fsmc/pwme/current_clk_cycles_reg[12]_i_1_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  fsmc/pwme/current_clk_cycles_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    fsmc/pwme/current_clk_cycles_reg[16]_i_1_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.407 r  fsmc/pwme/current_clk_cycles_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.407    fsmc/pwme/current_clk_cycles_reg[20]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.521 r  fsmc/pwme/current_clk_cycles_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.521    fsmc/pwme/current_clk_cycles_reg[24]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  fsmc/pwme/current_clk_cycles_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.635    fsmc/pwme/current_clk_cycles_reg[28]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  fsmc/pwme/current_clk_cycles_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.749    fsmc/pwme/current_clk_cycles_reg[32]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  fsmc/pwme/current_clk_cycles_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.863    fsmc/pwme/current_clk_cycles_reg[36]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.977 r  fsmc/pwme/current_clk_cycles_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.977    fsmc/pwme/current_clk_cycles_reg[40]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.091 r  fsmc/pwme/current_clk_cycles_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.091    fsmc/pwme/current_clk_cycles_reg[44]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.205 r  fsmc/pwme/current_clk_cycles_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.205    fsmc/pwme/current_clk_cycles_reg[48]_i_1_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.319 r  fsmc/pwme/current_clk_cycles_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.328    fsmc/pwme/current_clk_cycles_reg[52]_i_1_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.442 r  fsmc/pwme/current_clk_cycles_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.442    fsmc/pwme/current_clk_cycles_reg[56]_i_1_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.556 r  fsmc/pwme/current_clk_cycles_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.556    fsmc/pwme/current_clk_cycles_reg[60]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.670 r  fsmc/pwme/current_clk_cycles_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.670    fsmc/pwme/current_clk_cycles_reg[64]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.784 r  fsmc/pwme/current_clk_cycles_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.784    fsmc/pwme/current_clk_cycles_reg[68]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.898 r  fsmc/pwme/current_clk_cycles_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.898    fsmc/pwme/current_clk_cycles_reg[72]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.012 r  fsmc/pwme/current_clk_cycles_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.012    fsmc/pwme/current_clk_cycles_reg[76]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.126 r  fsmc/pwme/current_clk_cycles_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    fsmc/pwme/current_clk_cycles_reg[80]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.240 r  fsmc/pwme/current_clk_cycles_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    fsmc/pwme/current_clk_cycles_reg[84]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.354 r  fsmc/pwme/current_clk_cycles_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.354    fsmc/pwme/current_clk_cycles_reg[88]_i_1_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.468 r  fsmc/pwme/current_clk_cycles_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.468    fsmc/pwme/current_clk_cycles_reg[92]_i_1_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.582 r  fsmc/pwme/current_clk_cycles_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.582    fsmc/pwme/current_clk_cycles_reg[96]_i_1_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.696 r  fsmc/pwme/current_clk_cycles_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.696    fsmc/pwme/current_clk_cycles_reg[100]_i_1_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.810 r  fsmc/pwme/current_clk_cycles_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.810    fsmc/pwme/current_clk_cycles_reg[104]_i_1_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.924 r  fsmc/pwme/current_clk_cycles_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.924    fsmc/pwme/current_clk_cycles_reg[108]_i_1_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.038 r  fsmc/pwme/current_clk_cycles_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    fsmc/pwme/current_clk_cycles_reg[112]_i_1_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.152 r  fsmc/pwme/current_clk_cycles_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.152    fsmc/pwme/current_clk_cycles_reg[116]_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  fsmc/pwme/current_clk_cycles_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.266    fsmc/pwme/current_clk_cycles_reg[120]_i_1_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.380 r  fsmc/pwme/current_clk_cycles_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    fsmc/pwme/current_clk_cycles_reg[124]_i_1_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.494 r  fsmc/pwme/current_clk_cycles_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.494    fsmc/pwme/current_clk_cycles_reg[128]_i_1_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.608 r  fsmc/pwme/current_clk_cycles_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.608    fsmc/pwme/current_clk_cycles_reg[132]_i_1_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  fsmc/pwme/current_clk_cycles_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.722    fsmc/pwme/current_clk_cycles_reg[136]_i_1_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.836 r  fsmc/pwme/current_clk_cycles_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.836    fsmc/pwme/current_clk_cycles_reg[140]_i_1_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.950 r  fsmc/pwme/current_clk_cycles_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.950    fsmc/pwme/current_clk_cycles_reg[144]_i_1_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.064 r  fsmc/pwme/current_clk_cycles_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.064    fsmc/pwme/current_clk_cycles_reg[148]_i_1_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.178 r  fsmc/pwme/current_clk_cycles_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.179    fsmc/pwme/current_clk_cycles_reg[152]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.293 r  fsmc/pwme/current_clk_cycles_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.293    fsmc/pwme/current_clk_cycles_reg[156]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.407 r  fsmc/pwme/current_clk_cycles_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.407    fsmc/pwme/current_clk_cycles_reg[160]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.521 r  fsmc/pwme/current_clk_cycles_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.521    fsmc/pwme/current_clk_cycles_reg[164]_i_1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.635 r  fsmc/pwme/current_clk_cycles_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.635    fsmc/pwme/current_clk_cycles_reg[168]_i_1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.749 r  fsmc/pwme/current_clk_cycles_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.749    fsmc/pwme/current_clk_cycles_reg[172]_i_1_n_0
    SLICE_X7Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.863 r  fsmc/pwme/current_clk_cycles_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.863    fsmc/pwme/current_clk_cycles_reg[176]_i_1_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.977 r  fsmc/pwme/current_clk_cycles_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.977    fsmc/pwme/current_clk_cycles_reg[180]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.091 r  fsmc/pwme/current_clk_cycles_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.091    fsmc/pwme/current_clk_cycles_reg[184]_i_1_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.205 r  fsmc/pwme/current_clk_cycles_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.205    fsmc/pwme/current_clk_cycles_reg[188]_i_1_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.319 r  fsmc/pwme/current_clk_cycles_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.319    fsmc/pwme/current_clk_cycles_reg[192]_i_1_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.433 r  fsmc/pwme/current_clk_cycles_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.433    fsmc/pwme/current_clk_cycles_reg[196]_i_1_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.547 r  fsmc/pwme/current_clk_cycles_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.547    fsmc/pwme/current_clk_cycles_reg[200]_i_1_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.661 r  fsmc/pwme/current_clk_cycles_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.661    fsmc/pwme/current_clk_cycles_reg[204]_i_1_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.775 r  fsmc/pwme/current_clk_cycles_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.775    fsmc/pwme/current_clk_cycles_reg[208]_i_1_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.889 r  fsmc/pwme/current_clk_cycles_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.889    fsmc/pwme/current_clk_cycles_reg[212]_i_1_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.003 r  fsmc/pwme/current_clk_cycles_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.003    fsmc/pwme/current_clk_cycles_reg[216]_i_1_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.117 r  fsmc/pwme/current_clk_cycles_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.117    fsmc/pwme/current_clk_cycles_reg[220]_i_1_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.231 r  fsmc/pwme/current_clk_cycles_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.231    fsmc/pwme/current_clk_cycles_reg[224]_i_1_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.345 r  fsmc/pwme/current_clk_cycles_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.345    fsmc/pwme/current_clk_cycles_reg[228]_i_1_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.459 r  fsmc/pwme/current_clk_cycles_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.459    fsmc/pwme/current_clk_cycles_reg[232]_i_1_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.573 r  fsmc/pwme/current_clk_cycles_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.573    fsmc/pwme/current_clk_cycles_reg[236]_i_1_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.687 r  fsmc/pwme/current_clk_cycles_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.687    fsmc/pwme/current_clk_cycles_reg[240]_i_1_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.801 r  fsmc/pwme/current_clk_cycles_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.801    fsmc/pwme/current_clk_cycles_reg[244]_i_1_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.040 r  fsmc/pwme/current_clk_cycles_reg[248]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.040    fsmc/pwme/current_clk_cycles_reg[248]_i_1_n_5
    SLICE_X7Y73          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862   103.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.492   104.833    fsmc/pwme/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  fsmc/pwme/current_clk_cycles_reg[250]/C
                         clock pessimism              0.180   105.013    
                         clock uncertainty           -0.035   104.977    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.062   105.039    fsmc/pwme/current_clk_cycles_reg[250]
  -------------------------------------------------------------------
                         required time                        105.039    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                 91.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 s_reg_r_6924/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_6925/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.069%)  route 0.144ns (52.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.569     1.452    clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  s_reg_r_6924/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.128     1.580 r  s_reg_r_6924/Q
                         net (fo=1, routed)           0.144     1.724    s_reg_r_6924_n_0
    SLICE_X57Y50         FDRE                                         r  s_reg_r_6925/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.835     1.963    clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  s_reg_r_6925/C
                         clock pessimism             -0.244     1.719    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)        -0.007     1.712    s_reg_r_6925
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 s_reg_r_3752/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_3753/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.741%)  route 0.171ns (57.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.564     1.447    clk_IBUF_BUFG
    SLICE_X33Y2          FDRE                                         r  s_reg_r_3752/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  s_reg_r_3752/Q
                         net (fo=1, routed)           0.171     1.747    s_reg_r_3752_n_0
    SLICE_X37Y1          FDRE                                         r  s_reg_r_3753/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.833     1.960    clk_IBUF_BUFG
    SLICE_X37Y1          FDRE                                         r  s_reg_r_3753/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y1          FDRE (Hold_fdre_C_D)         0.017     1.728    s_reg_r_3753
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 s_reg_r_4228/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_4229/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.097%)  route 0.176ns (57.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  s_reg_r_4228/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  s_reg_r_4228/Q
                         net (fo=1, routed)           0.176     1.749    s_reg_r_4228_n_0
    SLICE_X32Y9          FDRE                                         r  s_reg_r_4229/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.831     1.958    clk_IBUF_BUFG
    SLICE_X32Y9          FDRE                                         r  s_reg_r_4229/C
                         clock pessimism             -0.249     1.709    
    SLICE_X32Y9          FDRE (Hold_fdre_C_D)         0.013     1.722    s_reg_r_4229
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 s_reg_r_874/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_875/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.796%)  route 0.232ns (62.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.565     1.448    clk_IBUF_BUFG
    SLICE_X48Y50         FDRE                                         r  s_reg_r_874/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  s_reg_r_874/Q
                         net (fo=1, routed)           0.232     1.821    s_reg_r_874_n_0
    SLICE_X49Y49         FDRE                                         r  s_reg_r_875/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.837     1.964    clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  s_reg_r_875/C
                         clock pessimism             -0.244     1.720    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.070     1.790    s_reg_r_875
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 s_reg_r_6045/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_6046/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.796%)  route 0.232ns (62.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.562     1.445    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  s_reg_r_6045/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  s_reg_r_6045/Q
                         net (fo=1, routed)           0.232     1.818    s_reg_r_6045_n_0
    SLICE_X33Y49         FDRE                                         r  s_reg_r_6046/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.833     1.960    clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  s_reg_r_6046/C
                         clock pessimism             -0.244     1.716    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.070     1.786    s_reg_r_6046
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 kbc/nolabel_line13/rxshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.564     1.447    kbc/nolabel_line13/clk_IBUF_BUFG
    SLICE_X11Y55         FDRE                                         r  kbc/nolabel_line13/rxshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  kbc/nolabel_line13/rxshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.644    kbc/nolabel_line24/fifo_reg_0_1_0_5/DIA0
    SLICE_X10Y55         RAMD32                                       r  kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.833     1.961    kbc/nolabel_line24/fifo_reg_0_1_0_5/WCLK
    SLICE_X10Y55         RAMD32                                       r  kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.607    kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 s_reg_r_6765/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_6766/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.875%)  route 0.178ns (58.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.565     1.448    clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  s_reg_r_6765/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  s_reg_r_6765/Q
                         net (fo=1, routed)           0.178     1.754    s_reg_r_6765_n_0
    SLICE_X53Y49         FDRE                                         r  s_reg_r_6766/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.838     1.965    clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  s_reg_r_6766/C
                         clock pessimism             -0.244     1.721    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)        -0.007     1.714    s_reg_r_6766
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 s_reg_r_2167/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_2168/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.936%)  route 0.193ns (60.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.560     1.443    clk_IBUF_BUFG
    SLICE_X37Y12         FDRE                                         r  s_reg_r_2167/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  s_reg_r_2167/Q
                         net (fo=1, routed)           0.193     1.764    s_reg_r_2167_n_0
    SLICE_X29Y12         FDRE                                         r  s_reg_r_2168/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.829     1.956    clk_IBUF_BUFG
    SLICE_X29Y12         FDRE                                         r  s_reg_r_2168/C
                         clock pessimism             -0.249     1.707    
    SLICE_X29Y12         FDRE (Hold_fdre_C_D)         0.016     1.723    s_reg_r_2168
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 s_reg_r_404/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_405/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.164%)  route 0.210ns (59.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.561     1.444    clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  s_reg_r_404/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  s_reg_r_404/Q
                         net (fo=1, routed)           0.210     1.795    s_reg_r_404_n_0
    SLICE_X35Y57         FDRE                                         r  s_reg_r_405/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.827     1.955    clk_IBUF_BUFG
    SLICE_X35Y57         FDRE                                         r  s_reg_r_405/C
                         clock pessimism             -0.249     1.706    
    SLICE_X35Y57         FDRE (Hold_fdre_C_D)         0.046     1.752    s_reg_r_405
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 s_reg_r_3788/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            s_reg_r_3789/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.657%)  route 0.215ns (60.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y4          FDRE                                         r  s_reg_r_3788/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  s_reg_r_3788/Q
                         net (fo=1, routed)           0.215     1.802    s_reg_r_3788_n_0
    SLICE_X31Y4          FDRE                                         r  s_reg_r_3789/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.832     1.959    clk_IBUF_BUFG
    SLICE_X31Y4          FDRE                                         r  s_reg_r_3789/C
                         clock pessimism             -0.249     1.710    
    SLICE_X31Y4          FDRE (Hold_fdre_C_D)         0.046     1.756    s_reg_r_3789
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X5Y31    oldDin_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X5Y33    oldDin_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X5Y33    oldDin_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y34    oldDin_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X9Y34    oldDin_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X5Y36    oldDin_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X5Y36    oldDin_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X5Y31    oldDin_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         100.000     99.000     SLICE_X5Y29    oldDin_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         95.000      93.750     SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y55   kbc/nolabel_line24/fifo_reg_0_1_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsmc/led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 3.977ns (50.995%)  route 3.822ns (49.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.557     5.078    fsmc/clk_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  fsmc/led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  fsmc/led_reg[15]/Q
                         net (fo=1, routed)           3.822     9.356    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.878 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.878    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.661ns  (logic 3.960ns (51.689%)  route 3.701ns (48.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.557     5.078    fsmc/clk_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  fsmc/led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  fsmc/led_reg[11]/Q
                         net (fo=1, routed)           3.701     9.235    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.739 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.739    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 3.957ns (52.176%)  route 3.627ns (47.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.569     5.090    fsmc/clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  fsmc/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  fsmc/led_reg[7]/Q
                         net (fo=1, routed)           3.627     9.173    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.674 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.674    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 3.974ns (52.945%)  route 3.532ns (47.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.557     5.078    fsmc/clk_IBUF_BUFG
    SLICE_X13Y54         FDSE                                         r  fsmc/led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  fsmc/led_reg[12]/Q
                         net (fo=1, routed)           3.532     9.066    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.584 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.584    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.500ns  (logic 3.963ns (52.848%)  route 3.536ns (47.152%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.557     5.078    fsmc/clk_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  fsmc/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  fsmc/led_reg[13]/Q
                         net (fo=1, routed)           3.536     9.070    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.577 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.577    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.471ns  (logic 3.981ns (53.294%)  route 3.489ns (46.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.558     5.079    fsmc/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  fsmc/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  fsmc/led_reg[10]/Q
                         net (fo=1, routed)           3.489     9.024    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.550 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.550    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 3.962ns (53.415%)  route 3.456ns (46.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.569     5.090    fsmc/clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  fsmc/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  fsmc/led_reg[6]/Q
                         net (fo=1, routed)           3.456     9.002    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.508 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.508    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 3.971ns (54.579%)  route 3.305ns (45.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.557     5.078    fsmc/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  fsmc/led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456     5.534 r  fsmc/led_reg[14]/Q
                         net (fo=1, routed)           3.305     8.839    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.354 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.354    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 3.964ns (54.581%)  route 3.299ns (45.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.557     5.078    fsmc/clk_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  fsmc/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  fsmc/led_reg[9]/Q
                         net (fo=1, routed)           3.299     8.833    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.341 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.341    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.215ns  (logic 3.970ns (55.032%)  route 3.244ns (44.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.569     5.090    fsmc/clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  fsmc/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  fsmc/led_reg[5]/Q
                         net (fo=1, routed)           3.244     8.791    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.305 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.305    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsmc/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.372ns (71.212%)  route 0.554ns (28.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.567     1.450    fsmc/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  fsmc/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  fsmc/led_reg[1]/Q
                         net (fo=1, routed)           0.554     2.146    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.376 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.376    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.351ns (64.902%)  route 0.731ns (35.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.566     1.449    fsmc/clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  fsmc/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  fsmc/led_reg[3]/Q
                         net (fo=1, routed)           0.731     2.321    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.531 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.531    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.343ns (60.487%)  route 0.877ns (39.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.567     1.450    fsmc/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  fsmc/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  fsmc/led_reg[2]/Q
                         net (fo=1, routed)           0.877     2.469    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.671 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.671    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/shoulderPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            shoulder_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.350ns (59.754%)  route 0.909ns (40.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.564     1.447    fsmc/shoulderPWM/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  fsmc/shoulderPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fsmc/shoulderPWM/servo_reg/Q
                         net (fo=1, routed)           0.909     2.497    shoulder_servo_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     3.706 r  shoulder_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    shoulder_servo
    M18                                                               r  shoulder_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/elbowPWM/servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            elbow_servo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.379ns (60.743%)  route 0.891ns (39.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.564     1.447    fsmc/elbowPWM/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  fsmc/elbowPWM/servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fsmc/elbowPWM/servo_reg/Q
                         net (fo=1, routed)           0.891     2.479    elbow_servo_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.717 r  elbow_servo_OBUF_inst/O
                         net (fo=0)                   0.000     3.717    elbow_servo
    K17                                                               r  elbow_servo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.347ns (58.686%)  route 0.948ns (41.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.565     1.448    fsmc/clk_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  fsmc/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  fsmc/led_reg[0]/Q
                         net (fo=1, routed)           0.948     2.537    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.743 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.743    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.350ns (55.912%)  route 1.065ns (44.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.564     1.447    fsmc/clk_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  fsmc/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fsmc/led_reg[9]/Q
                         net (fo=1, routed)           1.065     2.653    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.862 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.862    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.351ns (55.583%)  route 1.079ns (44.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.564     1.447    fsmc/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  fsmc/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fsmc/led_reg[4]/Q
                         net (fo=1, routed)           1.079     2.668    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.877 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.877    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.357ns (55.758%)  route 1.076ns (44.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.566     1.449    fsmc/clk_IBUF_BUFG
    SLICE_X11Y46         FDRE                                         r  fsmc/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  fsmc/led_reg[5]/Q
                         net (fo=1, routed)           1.076     2.667    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.882 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.882    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsmc/led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.357ns (55.170%)  route 1.103ns (44.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.564     1.447    fsmc/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  fsmc/led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fsmc/led_reg[14]/Q
                         net (fo=1, routed)           1.103     2.691    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.908 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.908    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         15643 Endpoints
Min Delay         15643 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[9456][0]_srl32___s_reg_r_542/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.522ns  (logic 1.565ns (3.161%)  route 47.956ns (96.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.289    49.522    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X6Y28          SRLC32E                                      r  s_reg[9456][0]_srl32___s_reg_r_542/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.505     4.846    clk_IBUF_BUFG
    SLICE_X6Y28          SRLC32E                                      r  s_reg[9456][0]_srl32___s_reg_r_542/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[9488][0]_srl32___s_reg_r_510/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.522ns  (logic 1.565ns (3.161%)  route 47.956ns (96.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.289    49.522    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X6Y28          SRLC32E                                      r  s_reg[9488][0]_srl32___s_reg_r_510/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.505     4.846    clk_IBUF_BUFG
    SLICE_X6Y28          SRLC32E                                      r  s_reg[9488][0]_srl32___s_reg_r_510/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[9520][0]_srl32___s_reg_r_478/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.522ns  (logic 1.565ns (3.161%)  route 47.956ns (96.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.289    49.522    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X6Y28          SRLC32E                                      r  s_reg[9520][0]_srl32___s_reg_r_478/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.505     4.846    clk_IBUF_BUFG
    SLICE_X6Y28          SRLC32E                                      r  s_reg[9520][0]_srl32___s_reg_r_478/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[9552][0]_srl32___s_reg_r_446/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.522ns  (logic 1.565ns (3.161%)  route 47.956ns (96.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.289    49.522    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X6Y28          SRLC32E                                      r  s_reg[9552][0]_srl32___s_reg_r_446/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.505     4.846    clk_IBUF_BUFG
    SLICE_X6Y28          SRLC32E                                      r  s_reg[9552][0]_srl32___s_reg_r_446/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[8688][0]_srl32___s_reg_r_1310/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.514ns  (logic 1.565ns (3.161%)  route 47.948ns (96.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.281    49.514    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X2Y30          SRLC32E                                      r  s_reg[8688][0]_srl32___s_reg_r_1310/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y30          SRLC32E                                      r  s_reg[8688][0]_srl32___s_reg_r_1310/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[8720][0]_srl32___s_reg_r_1278/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.514ns  (logic 1.565ns (3.161%)  route 47.948ns (96.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.281    49.514    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X2Y30          SRLC32E                                      r  s_reg[8720][0]_srl32___s_reg_r_1278/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y30          SRLC32E                                      r  s_reg[8720][0]_srl32___s_reg_r_1278/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[8752][0]_srl32___s_reg_r_1246/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.514ns  (logic 1.565ns (3.161%)  route 47.948ns (96.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.281    49.514    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X2Y30          SRLC32E                                      r  s_reg[8752][0]_srl32___s_reg_r_1246/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y30          SRLC32E                                      r  s_reg[8752][0]_srl32___s_reg_r_1246/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[8784][0]_srl32___s_reg_r_1214/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.514ns  (logic 1.565ns (3.161%)  route 47.948ns (96.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.281    49.514    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X2Y30          SRLC32E                                      r  s_reg[8784][0]_srl32___s_reg_r_1214/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.508     4.849    clk_IBUF_BUFG
    SLICE_X2Y30          SRLC32E                                      r  s_reg[8784][0]_srl32___s_reg_r_1214/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1136][2]_srl32___s_reg_r_8862/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.379ns  (logic 1.565ns (3.170%)  route 47.813ns (96.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.146    49.379    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X6Y30          SRLC32E                                      r  s_reg[1136][2]_srl32___s_reg_r_8862/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.506     4.847    clk_IBUF_BUFG
    SLICE_X6Y30          SRLC32E                                      r  s_reg[1136][2]_srl32___s_reg_r_8862/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg[1168][2]_srl32___s_reg_r_8830/CE
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        49.379ns  (logic 1.565ns (3.170%)  route 47.813ns (96.830%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=10220, routed)      16.667    18.109    reset_IBUF
    SLICE_X59Y55         LUT1 (Prop_lut1_I0_O)        0.124    18.233 r  s_reg[9968][15]_srl32___s_reg_r_30_i_1/O
                         net (fo=5024, routed)       31.146    49.379    s_reg[9968][15]_srl32___s_reg_r_30_i_1_n_0
    SLICE_X6Y30          SRLC32E                                      r  s_reg[1168][2]_srl32___s_reg_r_8830/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       1.506     4.847    clk_IBUF_BUFG
    SLICE_X6Y30          SRLC32E                                      r  s_reg[1168][2]_srl32___s_reg_r_8830/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1276/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.394     0.604    reset_IBUF
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1276/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1276/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1277/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.394     0.604    reset_IBUF
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1277/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1277/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1617/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.394     0.604    reset_IBUF
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1617/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1617/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1618/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.394     0.604    reset_IBUF
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1618/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1618/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1619/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.394     0.604    reset_IBUF
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1619/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1619/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1620/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.210ns (34.689%)  route 0.394ns (65.311%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.394     0.604    reset_IBUF
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1620/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  s_reg_r_1620/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1443/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.441%)  route 0.399ns (65.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.399     0.608    reset_IBUF
    SLICE_X0Y13          FDRE                                         r  s_reg_r_1443/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  s_reg_r_1443/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1444/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.441%)  route 0.399ns (65.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.399     0.608    reset_IBUF
    SLICE_X0Y13          FDRE                                         r  s_reg_r_1444/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  s_reg_r_1444/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1445/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.441%)  route 0.399ns (65.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.399     0.608    reset_IBUF
    SLICE_X0Y13          FDRE                                         r  s_reg_r_1445/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  s_reg_r_1445/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            s_reg_r_1446/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.441%)  route 0.399ns (65.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=10220, routed)       0.399     0.608    reset_IBUF
    SLICE_X0Y13          FDRE                                         r  s_reg_r_1446/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15606, routed)       0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  s_reg_r_1446/C





