alloc chain consecut addit optim fix point data path synthesi ilya zhbannikov gregori donoho depart electr engin univers idaho moscow email gdonoho abstract minim comput error fix point data path difficult task signal process algorithm chain consecut addit analyz techniqu appli fix point data path synthesi propos techniqu take advantag alloc chain consecut addit order predict grow width data path minim design complex comput error introduct real time softwar applic embed system mobil devic implement small lightweight low power low cost platform applic comput greedi real time speech video process embed control desktop microprocessor float point represent real number common reason embed system built microprocessor digit signal processor dsp field programm gate array fpga hybrid system chip soc platform xilinx virtex seri hardwar float point support altern float point number implement algorithm fix point arithmet implement integ hardwar benefit high speed low hardwar complex low cost implement well fix point arithmet accur embed applic design fix point data path hand slow error prone softwar design tool help fix point tool simul synthesi design synthesi fix point data path design reserv amount bit amount bit fraction real number order repres real fix point domain fix point notat repres real number accept rang resolut captur overflow track depend variabl scale factor notat implement implement depend design choic exampl notat repres number bit real denot number bit reserv fraction lead repres bit reserv sign notat unsign represent machin word space partit exampl binari notat repres decim repres notat develop sandia nation laboratori name sif notat notat number bit denot sign equal signal process algorithm consist standard arithmet oper addit multipl subtract divis complex fix point data path design fact design account overflow happen rime input data predict case well minim comput error maintain specif accuraci algorithm thing serious obstacl design design time simplifi design complex concept alloc chain consecut addit creat allow predict grow width result measur bit bit result arithmet oper long chain consecut addit possibl track critic place fix point data path overflow occur system fail implement specif function predict decreas complex time fix point data path design allow reduc comput round error work concept alloc chain addit data path explor section concept will explain experiment will discuss propos concept worst case scenario bit length result binari addit increas fact carri consid exampl addit sign bit integ bit adc fix point notat produc result length data bit fig figur exampl addit work fulli support depart electr engin univers idaho binari occupi bit bit sign bit bit larger bit length operand general case operand overflow exist result fit machin word space suppos machin word bit long reserv bit data fig leav bit empti sign bit simpl fix point notat will sssssssssiiiiiiii denot sign bit denot data bit number addit machin word partit will ssssssssiiiiiiiii carri occur extra bit design fix point data path overflow constraint design carri out reserv extra bit order prevent overflow design fail time consid alloc chain consecut addit fix point data path design minim round truncat error signal process algorithm chain consecut addit exampl convolut algorithm assum chain consecut addit refer fig consid chain consecut addit assum overflow occur stage worst case scenario happen extra bit addit stage figur pick data machin word figur chain consecut addit assumpt worst case scenario step data path design lead unneed truncat viabl data bit bring extra comput error result fit space machin word turn overflow occur specif locat chain fig fig chain addit step overflow occur simplif operand unsign bit integ sign bit eighth addit addit chain data path width increas extra bit notic width data path increas step build theori reason equat allow track step overflow occur denot number addit bit fig denot number singl step overflow occur posit highest bit endian scheme operand case figur chain consecut addit overflow figur chain addit track bit length result overflow result result overflow result result number step number consecut addit consecut overflow resultk resultk equat modifi floor exampl number step equat extend addit chain denot number step overflow occur overflow occur step result result result result subtract divid intermedi result number step number overflow chain consecut addit will floor floor exampl fourth overflow will occur floor step design predict overflow analyz data flow graph simpli alloc exist chain consecut addit consid exampl tap fir filter fig machin word length bit fix point notat input node weight fix point format node binari length result binari multipl sum length operand predict node equat overflow occur node data format fix point partit node tabl notic truncat error occur node bit machin word design reserv bit sign maintain two complement represent tabl fix point partit fir filter data flow graph fig node notat node notat error error error error exampl simpl straightforward size filter larg exampl tap filter benefit overflow predict equat true case multipl bit length result sum bit length operand multipl chain will explor futur work figur alloc chain consecut addit iii experiment explor concept alloc chain consecut addit equat special softwar program creat simul consecut addit perform bit unsign integ tabl simul result middl column valu bit length result increas overflow tabl consecut addit posit step overflow occur bit length result concept implement generat sifopt softwar tool addit work need order explor pros con equat conclus futur work alloc chain consecut addit power predict techniqu design fix point data path will explor sifopt fix point data path synthesi tool futur work will explor consecut multipl improv present concept refer buehler donoho softwar tool design fix point implement comput data path journal aerospac comput communic juli simpson block float point notat signal process sandia nation laboratori white paper richey saiedian class float point data format applic bit digit signal process system ieee communic magazin juli gregori donoho david buehler joseph hass william walker field programm processor array reconfigur comput space ieee aerospac confer march kernighan ritchi program languag englewood cliff prentic hall isbn 