#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 29 02:08:45 2023
# Process ID: 13236
# Current directory: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3912 C:\Users\15390\Desktop\DD\Mylab\lab8\ALU\ALU.xpr
# Log file: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/vivado.log
# Journal file: C:/Users/15390/Desktop/DD/Mylab/lab8/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 776.578 ; gain = 84.508
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/AddSub1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/AddSub4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/circuit/Adder1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to1/Mux4to1.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/sources_1/imports/lab7/Mux4to14b/Mux4to14b.srcs/sources_1/new/Mux4to14b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to14b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/OR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sources_1/imports/15390/logisim_evolution_workspace/Untitled_2/AddSub4b/verilog/gates/XOR_GATE_ONEHOT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_ONEHOT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 70e8d92ba09f4ffb8605597866ff6117 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 70e8d92ba09f4ffb8605597866ff6117 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.XOR_GATE_ONEHOT(BubblesMask=65'b...
Compiling module xil_defaultlib.OR_GATE_3_INPUTS(BubblesMask=65'...
Compiling module xil_defaultlib.AND_GATE(BubblesMask=65'b0)
Compiling module xil_defaultlib.Adder1b
Compiling module xil_defaultlib.AddSub1b
Compiling module xil_defaultlib.AddSub4b
Compiling module xil_defaultlib.Mux4to14b
Compiling module xil_defaultlib.Mux4to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/15390/Desktop/DD/Mylab/lab8/ALU/ALU.sim/sim_1/behav/xsim/xsim.dir/ALU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 817.004 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 817.004 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 02:18:56 2023...
