// Seed: 1903410279
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  genvar id_8;
  wire id_9;
  specify
    specparam id_10 = 1;
  endspecify
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri id_2,
    output tri id_3,
    output tri id_4,
    input uwire id_5,
    output logic id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output wire id_10,
    input wor id_11,
    input wor id_12,
    input logic id_13,
    output supply0 id_14,
    output wand id_15
);
  wire id_17;
  wire id_18;
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18
  );
  initial if (id_13) id_6 <= id_13;
endmodule
