
---------- Begin Simulation Statistics ----------
final_tick                               100521441000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43049                       # Simulator instruction rate (inst/s)
host_mem_usage                                 888252                       # Number of bytes of host memory used
host_op_rate                                    81884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2322.91                       # Real time elapsed on the host
host_tick_rate                               43273900                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190209485                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.100521                       # Number of seconds simulated
sim_ticks                                100521441000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 126813554                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 78456378                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     190209485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.010429                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.010429                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   5754272                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4029796                       # number of floating regfile writes
system.cpu.idleCycles                        15556865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              5163769                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 27661032                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.419817                       # Inst execution rate
system.cpu.iew.exec_refs                     62723995                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23831455                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                17686066                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              44953060                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              16025                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            352901                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28233818                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           330310585                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38892540                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           8086028                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             285444169                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  46657                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4382131                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                4344305                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4437629                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          51535                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      3959303                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1204466                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 302503801                       # num instructions consuming a value
system.cpu.iew.wb_count                     280074605                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.651535                       # average fanout of values written-back
system.cpu.iew.wb_producers                 197091870                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.393109                       # insts written-back per cycle
system.cpu.iew.wb_sent                      283111614                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                396815660                       # number of integer regfile reads
system.cpu.int_regfile_writes               221219356                       # number of integer regfile writes
system.cpu.ipc                               0.497406                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.497406                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           7086456      2.41%      2.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             219905823     74.92%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               182686      0.06%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 27878      0.01%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              188812      0.06%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  3      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                18244      0.01%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               284359      0.10%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   64      0.00%     77.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               105324      0.04%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              428105      0.15%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  84      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5313      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             505      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1893      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             119      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            740      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37438308     12.75%     90.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20806037      7.09%     97.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         3080928      1.05%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3968420      1.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              293530197                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 9123324                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            17427194                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7928404                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           15190424                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4796024                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016339                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3139905     65.47%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     65.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  14613      0.30%     65.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     65.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    760      0.02%     65.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   513      0.01%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    14      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   45      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     65.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 277895      5.79%     71.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                493750     10.29%     81.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            694111     14.47%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           174412      3.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              282116441                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          760683239                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    272146201                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         455269416                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  330239418                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 293530197                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               71167                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       140101080                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            767997                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          44223                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    156293958                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     185486018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.582492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.260284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           106079098     57.19%     57.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13878857      7.48%     64.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13394327      7.22%     71.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12326184      6.65%     78.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            12203240      6.58%     85.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            10011719      5.40%     90.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             9097777      4.90%     95.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             5532611      2.98%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2962205      1.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       185486018                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.460038                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2156720                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2663467                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             44953060                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28233818                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               129973169                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        201042883                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1541394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   474                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       254418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        517019                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        15823                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4963775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9932971                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2246                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                43232254                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31680562                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           4712680                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             18375417                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                14281630                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             77.721393                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2197848                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               4186                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3445759                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             489598                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2956161                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       498233                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts       137813742                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           26944                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           4184286                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    165148641                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.151747                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.124001                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       108157018     65.49%     65.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        17130994     10.37%     75.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8840737      5.35%     81.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        11773741      7.13%     88.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5313628      3.22%     91.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2457536      1.49%     93.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1901339      1.15%     94.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1463616      0.89%     95.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8110032      4.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    165148641                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              190209485                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39887497                       # Number of memory references committed
system.cpu.commit.loads                      24784666                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       17328                       # Number of memory barriers committed
system.cpu.commit.branches                   20853998                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2473836                       # Number of committed floating point instructions.
system.cpu.commit.integer                   187718751                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1275750                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1788801      0.94%      0.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    147615342     77.61%     78.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       169051      0.09%     78.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        25920      0.01%     78.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       111370      0.06%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        15694      0.01%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       154554      0.08%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           36      0.00%     78.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        82316      0.04%     78.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       355965      0.19%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           84      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1947      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          528      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           42      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult          121      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24341671     12.80%     91.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     13904799      7.31%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       442995      0.23%     99.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1198032      0.63%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    190209485                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8110032                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     49406482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49406482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50059317                       # number of overall hits
system.cpu.dcache.overall_hits::total        50059317                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1458963                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1458963                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1474318                       # number of overall misses
system.cpu.dcache.overall_misses::total       1474318                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33254148984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33254148984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33254148984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33254148984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50865445                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50865445                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51533635                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51533635                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028609                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028609                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22793.003650                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22793.003650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22555.614856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22555.614856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97922                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          845                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4334                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.593909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       676162                       # number of writebacks
system.cpu.dcache.writebacks::total            676162                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       433848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       433848                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       433848                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       433848                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1025115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1025115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1035347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1035347                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22789391985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22789391985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23068246985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23068246985                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020153                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020153                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020091                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22231.058940                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22231.058940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22280.691387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22280.691387                       # average overall mshr miss latency
system.cpu.dcache.replacements                1032272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34537304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34537304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1223560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1223560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  23585590500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  23585590500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35760864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35760864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19276.202638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19276.202638                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       423594                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       423594                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       799966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       799966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13518444500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13518444500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16898.773823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16898.773823                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14869178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14869178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       235403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       235403                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9668558484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9668558484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15104581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015585                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015585                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 41072.367319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41072.367319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        10254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10254                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       225149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       225149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9270947485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9270947485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014906                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 41176.942758                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41176.942758                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       652835                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        652835                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        15355                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15355                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       668190                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       668190                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022980                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022980                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10232                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10232                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    278855000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    278855000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.015313                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.015313                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27253.225176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27253.225176                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.830339                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51097378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1032784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.475377                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.830339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999669                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104100054                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104100054                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 89046772                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              36063301                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  52657713                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3373927                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                4344305                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             13872927                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                559775                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              368218122                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2428210                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38912820                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23838037                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        308358                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         57341                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           97078389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      204528392                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    43232254                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16969076                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      83334412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 9779670                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        819                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                19272                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles        160467                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         2744                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  31818783                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               2539098                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                       16                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          185486018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.119400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.260318                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                123016216     66.32%     66.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2984892      1.61%     67.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3743845      2.02%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  3791133      2.04%     71.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  4704410      2.54%     74.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  4797489      2.59%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3807561      2.05%     79.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3501233      1.89%     81.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 35139239     18.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            185486018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.215040                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.017337                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     27491958                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27491958                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27491958                       # number of overall hits
system.cpu.icache.overall_hits::total        27491958                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4326801                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4326801                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4326801                       # number of overall misses
system.cpu.icache.overall_misses::total       4326801                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  61086764416                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  61086764416                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  61086764416                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  61086764416                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31818759                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31818759                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31818759                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31818759                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.135983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.135983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.135983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.135983                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14118.228321                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14118.228321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14118.228321                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14118.228321                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        38525                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              2180                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.672018                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3931242                       # number of writebacks
system.cpu.icache.writebacks::total           3931242                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       392691                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       392691                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       392691                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       392691                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3934110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3934110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3934110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3934110                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  53648065439                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  53648065439                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  53648065439                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  53648065439                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.123641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.123641                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.123641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.123641                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13636.646011                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13636.646011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13636.646011                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13636.646011                       # average overall mshr miss latency
system.cpu.icache.replacements                3931242                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27491958                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27491958                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4326801                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4326801                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  61086764416                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  61086764416                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31818759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31818759                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.135983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.135983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14118.228321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14118.228321                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       392691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       392691                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3934110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3934110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  53648065439                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  53648065439                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.123641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.123641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13636.646011                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13636.646011                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.612154                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31426067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3934109                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.988103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.612154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          67571627                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         67571627                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    31849735                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        430323                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2244136                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                20168392                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                26710                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               51535                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               13130987                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                81876                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   3118                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 100521441000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                4344305                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 91651191                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                24298888                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          11069                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  53042749                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12137816                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              354644892                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                129020                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 966954                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 124673                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10694628                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              15                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           383235253                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   867359832                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                517240556                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6813594                       # Number of floating rename lookups
system.cpu.rename.committedMaps             212578709                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                170656517                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     249                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 246                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7595074                       # count of insts added to the skid buffer
system.cpu.rob.reads                        483522077                       # The number of ROB reads
system.cpu.rob.writes                       676517947                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  190209485                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3836278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               865265                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4701543                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3836278                       # number of overall hits
system.l2.overall_hits::.cpu.data              865265                       # number of overall hits
system.l2.overall_hits::total                 4701543                       # number of overall hits
system.l2.demand_misses::.cpu.inst              95086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             167519                       # number of demand (read+write) misses
system.l2.demand_misses::total                 262605                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             95086                       # number of overall misses
system.l2.overall_misses::.cpu.data            167519                       # number of overall misses
system.l2.overall_misses::total                262605                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   7149640500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  12285624000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19435264500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   7149640500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  12285624000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19435264500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3931364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1032784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4964148                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3931364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1032784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4964148                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.024187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.162201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052900                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.024187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.162201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052900                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75191.305765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 73338.689940                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74009.499058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75191.305765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 73338.689940                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74009.499058                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              128396                       # number of writebacks
system.l2.writebacks::total                    128396                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         95086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        167519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            262605                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        95086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       167519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           262605                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   6180944750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10577288500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16758233250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   6180944750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10577288500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16758233250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.024187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.162201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.024187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.162201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.052900                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65003.730833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 63140.828802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63815.362426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65003.730833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 63140.828802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63815.362426                       # average overall mshr miss latency
system.l2.replacements                         255798                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       676162                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           676162                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       676162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       676162                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3928893                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3928893                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3928893                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3928893                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          443                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           443                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data             2553                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2553                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data             10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 10                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data         2563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.003902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003902                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       131000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       131000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.003902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003902                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13100                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            113120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                113120                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7705664500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7705664500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        222878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            222878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.492458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492458                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70205.948541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70205.948541                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6583904250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6583904250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.492458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492458                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59985.643416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59985.643416                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3836278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3836278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        95086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            95086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   7149640500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7149640500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3931364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3931364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.024187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.024187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75191.305765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75191.305765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        95086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        95086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   6180944750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6180944750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.024187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65003.730833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65003.730833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        752145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            752145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        57761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           57761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4579959500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4579959500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       809906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        809906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.071318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79291.554855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79291.554855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        57761                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        57761                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3993384250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3993384250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.071318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071318                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69136.341995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69136.341995                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8169.665450                       # Cycle average of tags in use
system.l2.tags.total_refs                     9927037                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    263990                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     37.603837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     202.215123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3709.424669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4258.025658                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.452811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.519779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997274                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2835                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  79683910                       # Number of tag accesses
system.l2.tags.data_accesses                 79683910                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    128393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     95086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    167001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001289844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7677                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7677                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              668344                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             120832                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      262605                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     128396                       # Number of write requests accepted
system.mem_ctrls.readBursts                    262605                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   128396                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    518                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                262605                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               128396                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  229728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.138856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.685903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.052361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7674     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7677                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.722157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.693150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4948     64.45%     64.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              132      1.72%     66.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2406     31.34%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.21%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7677                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   33152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16806720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8217344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    167.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  100521017000                       # Total gap between requests
system.mem_ctrls.avgGap                     257086.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      6085504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10688064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8216064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 60539362.940489478409                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 106326211.539287418127                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 81734443.102541670203                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        95086                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       167519                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       128396                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   3043054000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5054043000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2403656953500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32003.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30169.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18720652.93                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      6085504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10721216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16806720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      6085504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      6085504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8217344                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8217344                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        95086                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       167519                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         262605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       128396                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        128396                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     60539363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    106656012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        167195375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     60539363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     60539363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     81747177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        81747177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     81747177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     60539363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    106656012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       248942551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               262087                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              128376                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15707                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        18135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        13017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9923                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8769                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7692                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7047                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7504                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8241                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         7170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8601                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3182965750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1310435000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8097097000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12144.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30894.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              176494                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              73334                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            67.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           57.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       140634                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   177.692222                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   118.186401                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   213.274511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        74954     53.30%     53.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37372     26.57%     79.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        11311      8.04%     87.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5299      3.77%     91.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3242      2.31%     93.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2018      1.43%     95.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1356      0.96%     96.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          927      0.66%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4155      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       140634                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16773568                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8216064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              166.865574                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               81.734443                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       500278380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       265904265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      939831060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     335724300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7935002400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27899535780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  15105887520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   52982163705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   527.073261                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38982732250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3356600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  58182108750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       503855520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       267801765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      931470120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     334398420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7935002400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28259876670                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14802442560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   53034847455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   527.597366                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  38192054750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3356600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  58972786250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             152847                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       128396                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126008                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109758                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        152847                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       779624                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       779624                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 779624                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25024064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     25024064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25024064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            262615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  262615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              262615                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           257650750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          328256250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4744015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       804558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3931242                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          483512                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2563                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2563                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           222878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          222878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3934110                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       809906                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11796715                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3102966                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14899681                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    503206720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    109372544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              612579264                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          258544                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8393088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5225255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003460                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058739                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5207179     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18071      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5225255                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 100521441000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9573889500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5902385052                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1551187038                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
