{"result": {"query": ":facetid:toc:\"db/conf/IEEEpact/IEEEpact2000.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "175.02"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "30", "@dc": "30", "@oc": "30", "@id": "40529205", "text": ":facetid:toc:db/conf/IEEEpact/IEEEpact2000.bht"}}, "hits": {"@total": "30", "@computed": "30", "@sent": "30", "@first": "0", "hit": [{"@score": "1", "@id": "6055575", "info": {"authors": {"author": [{"@pid": "01/6046", "text": "Santosh G. Abraham"}, {"@pid": "m/WaleedMeleis", "text": "Waleed Meleis"}, {"@pid": "86/3003", "text": "Ivan D. Baev"}]}, "title": "Efficient Backtracking Instruction Schedulers.", "venue": "IEEE PACT", "pages": "301-308", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/AbrahamMB00", "doi": "10.1109/PACT.2000.888354", "ee": "https://doi.org/10.1109/PACT.2000.888354", "url": "https://dblp.org/rec/conf/IEEEpact/AbrahamMB00"}, "url": "URL#6055575"}, {"@score": "1", "@id": "6055576", "info": {"authors": {"author": [{"@pid": "04/288", "text": "Gordon B. Bell"}, {"@pid": "75/7031", "text": "Kevin M. Lepak"}, {"@pid": "02/1732", "text": "Mikko H. Lipasti"}]}, "title": "Characterization of Silent Stores.", "venue": "IEEE PACT", "pages": "133-144", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/BellLL00", "doi": "10.1109/PACT.2000.888338", "ee": "https://doi.org/10.1109/PACT.2000.888338", "url": "https://dblp.org/rec/conf/IEEEpact/BellLL00"}, "url": "URL#6055576"}, {"@score": "1", "@id": "6055577", "info": {"authors": {"author": [{"@pid": "00/91", "text": "Bruce R. Childers"}, {"@pid": "d/JWDavidson", "text": "Jack W. Davidson"}]}, "title": "Custom Wide Counterflow Pipelines for High-Performance Embedded Applications.", "venue": "IEEE PACT", "pages": "57-70", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ChildersD00", "doi": "10.1109/PACT.2000.888331", "ee": "https://doi.org/10.1109/PACT.2000.888331", "url": "https://dblp.org/rec/conf/IEEEpact/ChildersD00"}, "url": "URL#6055577"}, {"@score": "1", "@id": "6055578", "info": {"authors": {"author": [{"@pid": "52/6473", "text": "Amarildo T. da Costa"}, {"@pid": "f/FelipeMaiaGalvaoFranca", "text": "Felipe M. G. Fran\u00e7a"}, {"@pid": "07/650", "text": "Eliseu M. Chaves Filho"}]}, "title": "The Dynamic Trace Memorization Reuse Technique.", "venue": "IEEE PACT", "pages": "92-99", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/CostaFF00", "doi": "10.1109/PACT.2000.888334", "ee": "https://doi.org/10.1109/PACT.2000.888334", "url": "https://dblp.org/rec/conf/IEEEpact/CostaFF00"}, "url": "URL#6055578"}, {"@score": "1", "@id": "6055579", "info": {"authors": {"author": [{"@pid": "24/2895", "text": "Kang Su Gatlin"}, {"@pid": "c/LarryCarter", "text": "Larry Carter"}]}, "title": "Faster FFTs via Architecture-Cognizance.", "venue": "IEEE PACT", "pages": "249-260", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/GatlinC00", "doi": "10.1109/PACT.2000.888349", "ee": "https://doi.org/10.1109/PACT.2000.888349", "url": "https://dblp.org/rec/conf/IEEEpact/GatlinC00"}, "url": "URL#6055579"}, {"@score": "1", "@id": "6055580", "info": {"authors": {"author": [{"@pid": "54/699", "text": "Jayanth Gummaraju"}, {"@pid": "f/ManojFranklin", "text": "Manoj Franklin"}]}, "title": "Branch Prediction in Multi-Threaded Processors.", "venue": "IEEE PACT", "pages": "179-188", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/GummarajuF00", "doi": "10.1109/PACT.2000.888342", "ee": "https://doi.org/10.1109/PACT.2000.888342", "url": "https://dblp.org/rec/conf/IEEEpact/GummarajuF00"}, "url": "URL#6055580"}, {"@score": "1", "@id": "6055581", "info": {"authors": {"author": [{"@pid": "77/1117", "text": "Kim M. Hazelwood"}, {"@pid": "91/1557", "text": "Thomas M. Conte"}]}, "title": "A Lightweight Algorithm for Dynamic If-Conversion during Dynamic Optimization.", "venue": "IEEE PACT", "pages": "71-80", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/HazelwoodC00", "doi": "10.1109/PACT.2000.888332", "ee": "https://doi.org/10.1109/PACT.2000.888332", "url": "https://dblp.org/rec/conf/IEEEpact/HazelwoodC00"}, "url": "URL#6055581"}, {"@score": "1", "@id": "6055582", "info": {"authors": {"author": [{"@pid": "88/5011", "text": "Jason Hiser"}, {"@pid": "64/4408", "text": "Steve Carr 0001"}, {"@pid": "s/PhilipHSweany", "text": "Philip H. Sweany"}]}, "title": "Global Register Partitioning.", "venue": "IEEE PACT", "pages": "13-23", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/HiserCS00", "doi": "10.1109/PACT.2000.888256", "ee": "https://doi.org/10.1109/PACT.2000.888256", "url": "https://dblp.org/rec/conf/IEEEpact/HiserCS00"}, "url": "URL#6055582"}, {"@score": "1", "@id": "6055583", "info": {"authors": {"author": {"@pid": "42/1247", "text": "Jan Hoogerbrugge"}}, "title": "Dynamic Branch Prediction for a VLIW Processor.", "venue": "IEEE PACT", "pages": "207-216", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Hoogerbrugge00", "doi": "10.1109/PACT.2000.888345", "ee": "https://doi.org/10.1109/PACT.2000.888345", "url": "https://dblp.org/rec/conf/IEEEpact/Hoogerbrugge00"}, "url": "URL#6055583"}, {"@score": "1", "@id": "6055584", "info": {"authors": {"author": [{"@pid": "51/494", "text": "Jian Huang"}, {"@pid": "38/5692", "text": "David J. Lilja"}]}, "title": "Exploring Sub-Block Value Reuse for Superscalar Processors.", "venue": "IEEE PACT", "pages": "100-110", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/HuangL00", "doi": "10.1109/PACT.2000.888335", "ee": "https://doi.org/10.1109/PACT.2000.888335", "url": "https://dblp.org/rec/conf/IEEEpact/HuangL00"}, "url": "URL#6055584"}, {"@score": "1", "@id": "6055585", "info": {"authors": {"author": [{"@pid": "j/RoyDzChingJu", "text": "Roy Dz-Ching Ju"}, {"@pid": "01/925", "text": "Kevin Nomura"}, {"@pid": "10/6", "text": "Uma Mahadevan"}, {"@pid": "46/1019", "text": "Le-Chun Wu"}]}, "title": "A Unified Compiler Framework for Control and Data Speculation.", "venue": "IEEE PACT", "pages": "157-168", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/JuNMW00", "doi": "10.1109/PACT.2000.888340", "ee": "https://doi.org/10.1109/PACT.2000.888340", "url": "https://dblp.org/rec/conf/IEEEpact/JuNMW00"}, "url": "URL#6055585"}, {"@score": "1", "@id": "6055586", "info": {"authors": {"author": [{"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "r/JRamanujam", "text": "J. Ramanujam"}]}, "title": "Data Relation Vectors: A New Abstraction for Data Optimizations.", "venue": "IEEE PACT", "pages": "227-236", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/KandemirR00", "doi": "10.1109/PACT.2000.888347", "ee": "https://doi.org/10.1109/PACT.2000.888347", "url": "https://dblp.org/rec/conf/IEEEpact/KandemirR00"}, "url": "URL#6055586"}, {"@score": "1", "@id": "6055587", "info": {"authors": {"author": [{"@pid": "60/2516", "text": "Toru Kisuki"}, {"@pid": "36/410", "text": "Peter M. W. Knijnenburg"}, {"@pid": "07/521", "text": "Michael F. P. O&apos;Boyle"}]}, "title": "Combined Selection of Tile Sizes and Unroll Factors Using Iterative Compilation.", "venue": "IEEE PACT", "pages": "237-248", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/KisukiKO00", "doi": "10.1109/PACT.2000.888348", "ee": "https://doi.org/10.1109/PACT.2000.888348", "url": "https://dblp.org/rec/conf/IEEEpact/KisukiKO00"}, "url": "URL#6055587"}, {"@score": "1", "@id": "6055588", "info": {"authors": {"author": {"@pid": "43/2876", "text": "David M. Koppelman"}}, "title": "Neighborhood Prefetching on Multiprocessors Using Instruction History.", "venue": "IEEE PACT", "pages": "123-132", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Koppelman00", "doi": "10.1109/PACT.2000.888337", "ee": "https://doi.org/10.1109/PACT.2000.888337", "url": "https://dblp.org/rec/conf/IEEEpact/Koppelman00"}, "url": "URL#6055588"}, {"@score": "1", "@id": "6055589", "info": {"authors": {"author": [{"@pid": "30/880", "text": "Jaejin Lee"}, {"@pid": "p/DavidAPadua", "text": "David A. Padua"}]}, "title": "Hiding Relaxed Memory Consistency with Compilers.", "venue": "IEEE PACT", "pages": "111-122", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/LeeP00", "doi": "10.1109/PACT.2000.888336", "ee": "https://doi.org/10.1109/PACT.2000.888336", "url": "https://dblp.org/rec/conf/IEEEpact/LeeP00"}, "url": "URL#6055589"}, {"@score": "1", "@id": "6055590", "info": {"authors": {"author": [{"@pid": "69/1022", "text": "Sang Jeong Lee"}, {"@pid": "y/PenChungYew", "text": "Pen-Chung Yew"}]}, "title": "On Some Implementation Issues for Value Prediction on Wide-Issue ILP Processors.", "venue": "IEEE PACT", "pages": "145-156", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/LeeY00", "doi": "10.1109/PACT.2000.888339", "ee": "https://doi.org/10.1109/PACT.2000.888339", "url": "https://dblp.org/rec/conf/IEEEpact/LeeY00"}, "url": "URL#6055590"}, {"@score": "1", "@id": "6055591", "info": {"authors": {"author": {"@pid": "14/6306", "text": "Rainer Leupers"}}, "title": "Instruction Scheduling for Clustered VLIW DSPs.", "venue": "IEEE PACT", "pages": "291-300", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Leupers00", "doi": "10.1109/PACT.2000.888353", "ee": "https://doi.org/10.1109/PACT.2000.888353", "url": "https://dblp.org/rec/conf/IEEEpact/Leupers00"}, "url": "URL#6055591"}, {"@score": "1", "@id": "6055592", "info": {"authors": {"author": [{"@pid": "19/2208", "text": "Jian Liang"}, {"@pid": "00/2535", "text": "Sriram Swaminathan"}, {"@pid": "23/2353", "text": "Russell Tessier"}]}, "title": "aSOC: A Scalable, Single-Chip Communications Architecture.", "venue": "IEEE PACT", "pages": "37-46", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/LiangST00", "doi": "10.1109/PACT.2000.888329", "ee": "https://doi.org/10.1109/PACT.2000.888329", "url": "https://dblp.org/rec/conf/IEEEpact/LiangST00"}, "url": "URL#6055592"}, {"@score": "1", "@id": "6055593", "info": {"authors": {"author": [{"@pid": "31/4398", "text": "Lu\u00eds M. B. Lopes"}, {"@pid": "16/940", "text": "Fernando M. A. Silva"}, {"@pid": "97/1086", "text": "Vasco Thudichum Vasconcelos"}]}, "title": "Fine Grained Multithreading with Process Calculi.", "venue": "IEEE PACT", "pages": "217-226", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/LopesSV00", "doi": "10.1109/PACT.2000.888346", "ee": "https://doi.org/10.1109/PACT.2000.888346", "url": "https://dblp.org/rec/conf/IEEEpact/LopesSV00"}, "url": "URL#6055593"}, {"@score": "1", "@id": "6055594", "info": {"authors": {"author": [{"@pid": "10/6", "text": "Uma Mahadevan"}, {"@pid": "01/925", "text": "Kevin Nomura"}, {"@pid": "j/RoyDzChingJu", "text": "Roy Dz-Ching Ju"}, {"@pid": "31/3768", "text": "Rick Hank"}]}, "title": "Applying Data Speculation in Modulo Scheduled Loops.", "venue": "IEEE PACT", "pages": "169-178", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/MahadevanNJH00", "doi": "10.1109/PACT.2000.888341", "ee": "https://doi.org/10.1109/PACT.2000.888341", "url": "https://dblp.org/rec/conf/IEEEpact/MahadevanNJH00"}, "url": "URL#6055594"}, {"@score": "1", "@id": "6055595", "info": {"authors": {"author": [{"@pid": "52/2108", "text": "Edwin Naroska"}, {"@pid": "30/2872", "text": "Rung-Ji Shang"}, {"@pid": "69/3913", "text": "Feipei Lai"}, {"@pid": "10/489", "text": "Uwe Schwiegelshohn"}]}, "title": "Hybrid Parallel Circuit Simulation Approaches.", "venue": "IEEE PACT", "pages": "261-270", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/NaroskaSLS00", "doi": "10.1109/PACT.2000.888350", "ee": "https://doi.org/10.1109/PACT.2000.888350", "url": "https://dblp.org/rec/conf/IEEEpact/NaroskaSLS00"}, "url": "URL#6055595"}, {"@score": "1", "@id": "6055596", "info": {"authors": {"author": [{"@pid": "72/373", "text": "Ilanthiraiyan Pragaspathy"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}]}, "title": "Address Partitioning in DSM Clusters with Parallel Coherence Controllers.", "venue": "IEEE PACT", "pages": "47-56", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/PragaspathyF00", "doi": "10.1109/PACT.2000.888330", "ee": "https://doi.org/10.1109/PACT.2000.888330", "url": "https://dblp.org/rec/conf/IEEEpact/PragaspathyF00"}, "url": "URL#6055596"}, {"@score": "1", "@id": "6055597", "info": {"authors": {"author": [{"@pid": "39/2928", "text": "Alex Ram\u00edrez"}, {"@pid": "03/5767", "text": "Josep Llu\u00eds Larriba-Pey"}, {"@pid": "v/MateoValero", "text": "Mateo Valero"}]}, "title": "The Effect of Code Reordering on Branch Prediction.", "venue": "IEEE PACT", "pages": "189-198", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/RamirezLV00", "doi": "10.1109/PACT.2000.888343", "ee": "https://doi.org/10.1109/PACT.2000.888343", "url": "https://dblp.org/rec/conf/IEEEpact/RamirezLV00"}, "url": "URL#6055597"}, {"@score": "1", "@id": "6055598", "info": {"authors": {"author": {"@pid": "07/6559", "text": "Martin Schulz 0001"}}, "title": "Multithreaded Programming of PC Clusters.", "venue": "IEEE PACT", "pages": "271-280", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/Schulz00", "doi": "10.1109/PACT.2000.888351", "ee": "https://doi.org/10.1109/PACT.2000.888351", "url": "https://dblp.org/rec/conf/IEEEpact/Schulz00"}, "url": "URL#6055598"}, {"@score": "1", "@id": "6055599", "info": {"authors": {"author": [{"@pid": "49/392", "text": "Kevin Scott"}, {"@pid": "d/JWDavidson", "text": "Jack W. Davidson"}]}, "title": "Exploring the Limits of Sub-Word Level Parallelism.", "venue": "IEEE PACT", "pages": "81-91", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/ScottD00", "doi": "10.1109/PACT.2000.888333", "ee": "https://doi.org/10.1109/PACT.2000.888333", "url": "https://dblp.org/rec/conf/IEEEpact/ScottD00"}, "url": "URL#6055599"}, {"@score": "1", "@id": "6055600", "info": {"authors": {"author": [{"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}, {"@pid": "c/DouglasWClark", "text": "Douglas W. Clark"}]}, "title": "A Taxonomy of Branch Mispredictions, and Alloyed Prediction as a Robust Solution to Wrong-History Mispredictions.", "venue": "IEEE PACT", "pages": "199-206", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/SkadronMC00", "doi": "10.1109/PACT.2000.888344", "ee": "https://doi.org/10.1109/PACT.2000.888344", "url": "https://dblp.org/rec/conf/IEEEpact/SkadronMC00"}, "url": "URL#6055600"}, {"@score": "1", "@id": "6055601", "info": {"authors": {"author": [{"@pid": "22/4090", "text": "Mikhail Smelyanskiy"}, {"@pid": "99/123", "text": "Gary S. Tyson"}, {"@pid": "d/ESDavidson", "text": "Edward S. Davidson"}]}, "title": "Register Queues: A New Hardware/Software Approach to Efficient Software Pipelining.", "venue": "IEEE PACT", "pages": "3-12", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/SmelyanskiyTD00", "doi": "10.1109/PACT.2000.888255", "ee": "https://doi.org/10.1109/PACT.2000.888255", "url": "https://dblp.org/rec/conf/IEEEpact/SmelyanskiyTD00"}, "url": "URL#6055601"}, {"@score": "1", "@id": "6055602", "info": {"authors": {"author": [{"@pid": "47/1263", "text": "Tom Way"}, {"@pid": "68/1905", "text": "Ben Breech"}, {"@pid": "p/LLPollock", "text": "Lori L. Pollock"}]}, "title": "Region Formation Analysis with Demand-Driven Inlining for Region-Based Optimization.", "venue": "IEEE PACT", "pages": "24-36", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/WayBP00", "doi": "10.1109/PACT.2000.888257", "ee": "https://doi.org/10.1109/PACT.2000.888257", "url": "https://dblp.org/rec/conf/IEEEpact/WayBP00"}, "url": "URL#6055602"}, {"@score": "1", "@id": "6055603", "info": {"authors": {"author": [{"@pid": "17/995-1", "text": "Hui Wu 0001"}, {"@pid": "j/JoxanJaffar", "text": "Joxan Jaffar"}, {"@pid": "y/RolandHCYap", "text": "Roland H. C. Yap"}]}, "title": "A Fast Algorithm for Scheduling Instructions with Deadline Constraints on RISC Processors.", "venue": "IEEE PACT", "pages": "281-290", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/IEEEpact/WuJY00", "doi": "10.1109/PACT.2000.888352", "ee": "https://doi.org/10.1109/PACT.2000.888352", "url": "https://dblp.org/rec/conf/IEEEpact/WuJY00"}, "url": "URL#6055603"}, {"@score": "1", "@id": "6099296", "info": {"title": "Proceedings of the 2000 International Conference on Parallel Architectures and Compilation Techniques (PACT&apos;00), Philadelphia, Pennsylvania, USA, October 15-19, 2000", "venue": "IEEE PACT", "publisher": "IEEE Computer Society", "year": "2000", "type": "Editorship", "key": "conf/IEEEpact/2000", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7126/proceeding", "url": "https://dblp.org/rec/conf/IEEEpact/2000"}, "url": "URL#6099296"}]}}}