0.7
2020.2
Nov 18 2020
09:20:35
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/Accumulator_MultiDMA.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v,1661737447,verilog,,/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/src/code/Accumulator_MultiDMA.v,,axis_data_fifo_0,,,../../../../Accumulator_MultiDMA.ip_user_files/ipstatic/hdl,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/Accumulator_MultiDMA.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/src/code/Accumulator_MultiDMA.v,1661737322,verilog,,/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/src/sim/Accumulator_MultiDMA_tb.v,,Accumulator_MultiDMA,,,../../../../Accumulator_MultiDMA.ip_user_files/ipstatic/hdl,,,,,
/home/yuhao_liu/Projects/Hardware/FPGA/Ultra96V2/AXI-MultiDMA/src/sim/Accumulator_MultiDMA_tb.v,1661737135,verilog,,,,Accumulator_MultiDMA_tb,,,../../../../Accumulator_MultiDMA.ip_user_files/ipstatic/hdl,,,,,
