

================================================================
== Vitis HLS Report for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16'
================================================================
* Date:           Fri Dec 19 23:44:10 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.649 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25097|    25097|  0.125 ms|  0.125 ms|  25097|  25097|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |                                                                        |                                                              |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
        |                                Instance                                |                            Module                            |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+
        |grp_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1_fu_54  |Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1  |    25095|    25095|  0.125 ms|  0.125 ms|  25089|  25089|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-------+-------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       78|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|      269|     1537|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|        3|     -|
|Register             |        -|      -|       28|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      297|     1618|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |                                Instance                                |                            Module                            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1_fu_54  |Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1  |        0|   0|  269|  1537|    0|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                   |                                                              |        0|   0|  269|  1537|    0|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |sub_ln59_27_fu_89_p2   |         -|   0|  0|  23|           1|          23|
    |sub_ln59_fu_73_p2      |         -|   0|  0|  32|           1|          32|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |select_ln59_fu_105_p3  |    select|   0|  0|  21|           1|          23|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  78|           4|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |   1|          4|    1|          4|
    |ap_done        |   1|          2|    1|          2|
    |mul_loc_blk_n  |   1|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |   3|          8|    3|          8|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |   3|   0|    3|          0|
    |ap_done_reg                                                                          |   1|   0|    1|          0|
    |grp_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |select_ln59_reg_113                                                                  |  23|   0|   23|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                |  28|   0|   28|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_2_1_proc.16|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_2_1_proc.16|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_2_1_proc.16|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_2_1_proc.16|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_2_1_proc.16|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_2_1_proc.16|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  Mul_Adder_Tree_128_Loop_adder_2_1_proc.16|  return value|
|mul_loc_dout                        |   in|   32|     ap_fifo|                                    mul_loc|       pointer|
|mul_loc_empty_n                     |   in|    1|     ap_fifo|                                    mul_loc|       pointer|
|mul_loc_read                        |  out|    1|     ap_fifo|                                    mul_loc|       pointer|
|mul_loc_num_data_valid              |   in|    3|     ap_fifo|                                    mul_loc|       pointer|
|mul_loc_fifo_cap                    |   in|    3|     ap_fifo|                                    mul_loc|       pointer|
|pass_2_i_dout                       |   in|   32|     ap_fifo|                                   pass_2_i|       pointer|
|pass_2_i_empty_n                    |   in|    1|     ap_fifo|                                   pass_2_i|       pointer|
|pass_2_i_read                       |  out|    1|     ap_fifo|                                   pass_2_i|       pointer|
|pass_2_i_num_data_valid             |   in|    3|     ap_fifo|                                   pass_2_i|       pointer|
|pass_2_i_fifo_cap                   |   in|    3|     ap_fifo|                                   pass_2_i|       pointer|
|adder_tree_output_1_din             |  out|   32|     ap_fifo|                        adder_tree_output_1|       pointer|
|adder_tree_output_1_full_n          |   in|    1|     ap_fifo|                        adder_tree_output_1|       pointer|
|adder_tree_output_1_write           |  out|    1|     ap_fifo|                        adder_tree_output_1|       pointer|
|adder_tree_output_1_num_data_valid  |   in|   32|     ap_fifo|                        adder_tree_output_1|       pointer|
|adder_tree_output_1_fifo_cap        |   in|   32|     ap_fifo|                        adder_tree_output_1|       pointer|
+------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

