Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Tue Jun 18 16:21:18 2024
| Host         : LAPTOP-3KMOKN3A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file intrcntrl_timing_summary_routed.rpt -pb intrcntrl_timing_summary_routed.pb -rpx intrcntrl_timing_summary_routed.rpx -warn_on_violation
| Design       : intrcntrl
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     140         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (141)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (305)
5. checking no_input_delay (69)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (141)
--------------------------
 There are 140 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: int_ack (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (305)
--------------------------------------------------
 There are 305 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (69)
-------------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  338          inf        0.000                      0                  338           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           338 Endpoints
Min Delay           338 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 imq[21]
                            (input port)
  Destination:            priority_resolver_inst/int_id_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.604ns  (logic 1.896ns (22.041%)  route 6.708ns (77.959%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H23                                               0.000     0.000 f  imq[21] (IN)
                         net (fo=0)                   0.000     0.000    imq[21]
    H23                  IBUF (Prop_ibuf_I_O)         0.928     0.928 f  imq_IBUF[21]_inst/O
                         net (fo=5, routed)           3.441     4.370    irr_inst/imq_IBUF[21]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.115     4.485 f  irr_inst/int_id[5]_i_19/O
                         net (fo=2, routed)           0.714     5.198    irr_inst/int_id[5]_i_19_n_0
    SLICE_X6Y67          LUT4 (Prop_lut4_I1_O)        0.264     5.462 f  irr_inst/int_id[5]_i_5/O
                         net (fo=5, routed)           0.681     6.144    irr_inst/int_id[5]_i_5_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I4_O)        0.105     6.249 r  irr_inst/int_id[0]_i_18/O
                         net (fo=4, routed)           0.942     7.191    irr_inst/int_id[0]_i_18_n_0
    SLICE_X2Y68          LUT6 (Prop_lut6_I3_O)        0.105     7.296 r  irr_inst/int_id[0]_i_8/O
                         net (fo=2, routed)           0.805     8.101    irr_inst/int_id[0]_i_8_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I2_O)        0.115     8.216 f  irr_inst/int_id[0]_i_2/O
                         net (fo=1, routed)           0.124     8.340    irr_inst/int_id[0]_i_2_n_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.264     8.604 r  irr_inst/int_id[0]_i_1/O
                         net (fo=1, routed)           0.000     8.604    priority_resolver_inst/int_id_reg[5]_2[0]
    SLICE_X2Y67          FDRE                                         r  priority_resolver_inst/int_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imq[14]
                            (input port)
  Destination:            priority_resolver_inst/int_id_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.675ns  (logic 1.534ns (22.975%)  route 5.141ns (77.025%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G25                                               0.000     0.000 f  imq[14] (IN)
                         net (fo=0)                   0.000     0.000    imq[14]
    G25                  IBUF (Prop_ibuf_I_O)         0.942     0.942 f  imq_IBUF[14]_inst/O
                         net (fo=3, routed)           2.536     3.477    irr_inst/imq_IBUF[14]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.115     3.592 f  irr_inst/int_id[5]_i_8/O
                         net (fo=3, routed)           0.927     4.519    irr_inst/int_id[5]_i_8_n_0
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.267     4.786 f  irr_inst/int_id[5]_i_2/O
                         net (fo=5, routed)           0.788     5.574    irr_inst/int_id[5]_i_2_n_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.105     5.679 f  irr_inst/int_id[4]_i_2/O
                         net (fo=2, routed)           0.891     6.570    irr_inst/int_id[4]_i_2_n_0
    SLICE_X4Y69          LUT6 (Prop_lut6_I0_O)        0.105     6.675 r  irr_inst/int_id[2]_i_1/O
                         net (fo=1, routed)           0.000     6.675    priority_resolver_inst/int_id_reg[2]_0
    SLICE_X4Y69          FDRE                                         r  priority_resolver_inst/int_id_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imq[31]
                            (input port)
  Destination:            priority_resolver_inst/int_id_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.617ns  (logic 1.475ns (22.291%)  route 5.142ns (77.709%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B26                                               0.000     0.000 f  imq[31] (IN)
                         net (fo=0)                   0.000     0.000    imq[31]
    B26                  IBUF (Prop_ibuf_I_O)         0.967     0.967 f  imq_IBUF[31]_inst/O
                         net (fo=4, routed)           3.132     4.099    irr_inst/imq_IBUF[31]
    SLICE_X4Y69          LUT4 (Prop_lut4_I1_O)        0.126     4.225 f  irr_inst/int_id[5]_i_16/O
                         net (fo=2, routed)           0.702     4.927    irr_inst/int_id[5]_i_16_n_0
    SLICE_X5Y69          LUT4 (Prop_lut4_I2_O)        0.267     5.194 f  irr_inst/int_id[5]_i_4/O
                         net (fo=5, routed)           1.020     6.213    irr_inst/int_id[5]_i_4_n_0
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.115     6.328 r  irr_inst/int_id[5]_i_1/O
                         net (fo=1, routed)           0.289     6.617    priority_resolver_inst/int_id_reg[5]_2[1]
    SLICE_X7Y66          FDRE                                         r  priority_resolver_inst/int_id_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 int_ack
                            (input port)
  Destination:            data_bus_OBUFT[31]_inst_i_1_lopt_replica_26/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 1.040ns (15.962%)  route 5.477ns (84.038%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE20                                              0.000     0.000 f  int_ack (IN)
                         net (fo=0)                   0.000     0.000    int_ack
    AE20                 IBUF (Prop_ibuf_I_O)         0.935     0.935 f  int_ack_IBUF_inst/O
                         net (fo=36, routed)          1.475     2.410    int_ack_IBUF
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.105     2.515 r  data_bus_OBUFT[31]_inst_i_2/O
                         net (fo=32, routed)          4.002     6.517    data_bus_OBUFT[31]_inst_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  data_bus_OBUFT[31]_inst_i_1_lopt_replica_26/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 int_ack
                            (input port)
  Destination:            data_bus_OBUFT[31]_inst_i_1_lopt_replica_23/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.514ns  (logic 1.040ns (15.970%)  route 5.474ns (84.030%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE20                                              0.000     0.000 f  int_ack (IN)
                         net (fo=0)                   0.000     0.000    int_ack
    AE20                 IBUF (Prop_ibuf_I_O)         0.935     0.935 f  int_ack_IBUF_inst/O
                         net (fo=36, routed)          1.475     2.410    int_ack_IBUF
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.105     2.515 r  data_bus_OBUFT[31]_inst_i_2/O
                         net (fo=32, routed)          3.999     6.514    data_bus_OBUFT[31]_inst_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  data_bus_OBUFT[31]_inst_i_1_lopt_replica_23/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 int_ack
                            (input port)
  Destination:            data_bus_OBUFT[31]_inst_i_1_lopt_replica_12/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.372ns  (logic 1.040ns (16.327%)  route 5.331ns (83.673%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE20                                              0.000     0.000 f  int_ack (IN)
                         net (fo=0)                   0.000     0.000    int_ack
    AE20                 IBUF (Prop_ibuf_I_O)         0.935     0.935 f  int_ack_IBUF_inst/O
                         net (fo=36, routed)          1.475     2.410    int_ack_IBUF
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.105     2.515 r  data_bus_OBUFT[31]_inst_i_2/O
                         net (fo=32, routed)          3.857     6.372    data_bus_OBUFT[31]_inst_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  data_bus_OBUFT[31]_inst_i_1_lopt_replica_12/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imq[14]
                            (input port)
  Destination:            priority_resolver_inst/int_id_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.340ns  (logic 1.534ns (24.188%)  route 4.806ns (75.812%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G25                                               0.000     0.000 f  imq[14] (IN)
                         net (fo=0)                   0.000     0.000    imq[14]
    G25                  IBUF (Prop_ibuf_I_O)         0.942     0.942 f  imq_IBUF[14]_inst/O
                         net (fo=3, routed)           2.536     3.477    irr_inst/imq_IBUF[14]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.115     3.592 f  irr_inst/int_id[5]_i_8/O
                         net (fo=3, routed)           0.927     4.519    irr_inst/int_id[5]_i_8_n_0
    SLICE_X4Y66          LUT4 (Prop_lut4_I2_O)        0.267     4.786 f  irr_inst/int_id[5]_i_2/O
                         net (fo=5, routed)           0.788     5.574    irr_inst/int_id[5]_i_2_n_0
    SLICE_X7Y67          LUT2 (Prop_lut2_I1_O)        0.105     5.679 f  irr_inst/int_id[4]_i_2/O
                         net (fo=2, routed)           0.556     6.235    irr_inst/int_id[4]_i_2_n_0
    SLICE_X6Y67          LUT3 (Prop_lut3_I2_O)        0.105     6.340 r  irr_inst/int_id[4]_i_1/O
                         net (fo=1, routed)           0.000     6.340    priority_resolver_inst/int_id_reg[4]_1
    SLICE_X6Y67          FDRE                                         r  priority_resolver_inst/int_id_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imq[31]
                            (input port)
  Destination:            priority_resolver_inst/int_id_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 1.465ns (23.186%)  route 4.853ns (76.814%))
  Logic Levels:           4  (IBUF=1 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B26                                               0.000     0.000 r  imq[31] (IN)
                         net (fo=0)                   0.000     0.000    imq[31]
    B26                  IBUF (Prop_ibuf_I_O)         0.967     0.967 r  imq_IBUF[31]_inst/O
                         net (fo=4, routed)           3.132     4.099    irr_inst/imq_IBUF[31]
    SLICE_X4Y69          LUT4 (Prop_lut4_I1_O)        0.126     4.225 r  irr_inst/int_id[5]_i_16/O
                         net (fo=2, routed)           0.702     4.927    irr_inst/int_id[5]_i_16_n_0
    SLICE_X5Y69          LUT4 (Prop_lut4_I2_O)        0.267     5.194 r  irr_inst/int_id[5]_i_4/O
                         net (fo=5, routed)           1.020     6.213    irr_inst/int_id[5]_i_4_n_0
    SLICE_X6Y66          LUT4 (Prop_lut4_I0_O)        0.105     6.318 r  irr_inst/int_id[3]_i_1/O
                         net (fo=1, routed)           0.000     6.318    priority_resolver_inst/int_id_reg[3]_0
    SLICE_X6Y66          FDRE                                         r  priority_resolver_inst/int_id_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 int_ack
                            (input port)
  Destination:            data_bus_OBUFT[31]_inst_i_1_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.224ns  (logic 1.040ns (16.714%)  route 5.184ns (83.286%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE20                                              0.000     0.000 f  int_ack (IN)
                         net (fo=0)                   0.000     0.000    int_ack
    AE20                 IBUF (Prop_ibuf_I_O)         0.935     0.935 f  int_ack_IBUF_inst/O
                         net (fo=36, routed)          1.475     2.410    int_ack_IBUF
    SLICE_X0Y37          LUT3 (Prop_lut3_I2_O)        0.105     2.515 r  data_bus_OBUFT[31]_inst_i_2/O
                         net (fo=32, routed)          3.709     6.224    data_bus_OBUFT[31]_inst_i_2_n_0
    SLICE_X0Y3           FDRE                                         r  data_bus_OBUFT[31]_inst_i_1_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mux_inst/outdata_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_bus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 2.869ns (46.540%)  route 3.296ns (53.460%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  mux_inst/outdata_tristate_oe_reg[1]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  mux_inst/outdata_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           3.296     3.644    data_bus_OBUF[1]
    AF15                 OBUFT (Prop_obuft_I_O)       2.521     6.165 r  data_bus_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     6.165    data_bus[1]
    AF15                                                              r  data_bus[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 isr_inst/isr_reg[13]/C
                            (rising edge-triggered cell FDPE)
  Destination:            irr_inst/irr_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.179%)  route 0.113ns (37.821%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDPE                         0.000     0.000 r  isr_inst/isr_reg[13]/C
    SLICE_X3Y65          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  isr_inst/isr_reg[13]/Q
                         net (fo=3, routed)           0.113     0.254    isr_inst/isr[13]
    SLICE_X1Y65          LUT4 (Prop_lut4_I1_O)        0.045     0.299 r  isr_inst/irr[13]_i_1/O
                         net (fo=1, routed)           0.000     0.299    irr_inst/irr_reg[31]_0[13]
    SLICE_X1Y65          FDCE                                         r  irr_inst/irr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outdata_tristate_oe_reg[31]_i_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_inst/outdata_tristate_oe_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.186ns (61.651%)  route 0.116ns (38.349%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE                         0.000     0.000 r  outdata_tristate_oe_reg[31]_i_3/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  outdata_tristate_oe_reg[31]_i_3/Q
                         net (fo=53, routed)          0.116     0.257    irr_inst/outdata_tristate_oe_reg[9]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.045     0.302 r  irr_inst/outdata_tristate_oe[14]_i_1/O
                         net (fo=1, routed)           0.000     0.302    mux_inst/D[14]
    SLICE_X0Y53          FDRE                                         r  mux_inst/outdata_tristate_oe_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outdata_tristate_oe_reg[31]_i_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            mux_inst/outdata_tristate_oe_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.189ns (62.029%)  route 0.116ns (37.971%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE                         0.000     0.000 r  outdata_tristate_oe_reg[31]_i_3/C
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  outdata_tristate_oe_reg[31]_i_3/Q
                         net (fo=53, routed)          0.116     0.257    irr_inst/outdata_tristate_oe_reg[9]
    SLICE_X0Y53          LUT3 (Prop_lut3_I0_O)        0.048     0.305 r  irr_inst/outdata_tristate_oe[25]_i_1/O
                         net (fo=1, routed)           0.000     0.305    mux_inst/D[25]
    SLICE_X0Y53          FDRE                                         r  mux_inst/outdata_tristate_oe_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 priority_resolver_inst/int_id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isr_inst/isr_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.457%)  route 0.127ns (40.543%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE                         0.000     0.000 r  priority_resolver_inst/int_id_reg[1]/C
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  priority_resolver_inst/int_id_reg[1]/Q
                         net (fo=34, routed)          0.127     0.268    priority_resolver_inst/int_id[1]
    SLICE_X6Y69          LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  priority_resolver_inst/isr[30]_i_1/O
                         net (fo=1, routed)           0.000     0.313    isr_inst/isr_reg[31]_1[30]
    SLICE_X6Y69          FDPE                                         r  isr_inst/isr_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 priority_resolver_inst/int_id_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isr_inst/isr_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.079%)  route 0.129ns (40.921%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE                         0.000     0.000 r  priority_resolver_inst/int_id_reg[1]/C
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  priority_resolver_inst/int_id_reg[1]/Q
                         net (fo=34, routed)          0.129     0.270    priority_resolver_inst/int_id[1]
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.045     0.315 r  priority_resolver_inst/isr[18]_i_1/O
                         net (fo=1, routed)           0.000     0.315    isr_inst/isr_reg[31]_1[18]
    SLICE_X6Y69          FDPE                                         r  isr_inst/isr_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 priority_resolver_inst/int_id_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            isr_inst/isr_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.043%)  route 0.128ns (37.957%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE                         0.000     0.000 r  priority_resolver_inst/int_id_reg[4]/C
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  priority_resolver_inst/int_id_reg[4]/Q
                         net (fo=35, routed)          0.128     0.292    priority_resolver_inst/int_id_reg[4]_0[2]
    SLICE_X7Y67          LUT6 (Prop_lut6_I0_O)        0.045     0.337 r  priority_resolver_inst/isr[28]_i_1/O
                         net (fo=1, routed)           0.000     0.337    isr_inst/isr_reg[31]_1[28]
    SLICE_X7Y67          FDPE                                         r  isr_inst/isr_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isr_inst/isr_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            irr_inst/irr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.004%)  route 0.152ns (44.996%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE                         0.000     0.000 r  isr_inst/isr_reg[14]/C
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  isr_inst/isr_reg[14]/Q
                         net (fo=3, routed)           0.152     0.293    isr_inst/Q[7]
    SLICE_X0Y65          LUT4 (Prop_lut4_I1_O)        0.045     0.338 r  isr_inst/irr[14]_i_1/O
                         net (fo=1, routed)           0.000     0.338    irr_inst/irr_reg[31]_0[14]
    SLICE_X0Y65          FDCE                                         r  irr_inst/irr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 isr_inst/isr_reg[25]/C
                            (rising edge-triggered cell FDPE)
  Destination:            irr_inst/irr_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.172%)  route 0.164ns (46.828%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDPE                         0.000     0.000 r  isr_inst/isr_reg[25]/C
    SLICE_X3Y67          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  isr_inst/isr_reg[25]/Q
                         net (fo=3, routed)           0.164     0.305    isr_inst/Q[8]
    SLICE_X3Y69          LUT4 (Prop_lut4_I1_O)        0.045     0.350 r  isr_inst/irr[25]_i_1/O
                         net (fo=1, routed)           0.000     0.350    irr_inst/irr_reg[31]_0[25]
    SLICE_X3Y69          FDCE                                         r  irr_inst/irr_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irr_inst/irr_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            irr_inst/irr_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE                         0.000     0.000 r  irr_inst/irr_reg[19]/C
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  irr_inst/irr_reg[19]/Q
                         net (fo=5, routed)           0.167     0.308    isr_inst/irr_reg[31][19]
    SLICE_X3Y68          LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  isr_inst/irr[19]_i_1/O
                         net (fo=1, routed)           0.000     0.353    irr_inst/irr_reg[31]_0[19]
    SLICE_X3Y68          FDCE                                         r  irr_inst/irr_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 irr_inst/irr_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            irr_inst/irr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE                         0.000     0.000 r  irr_inst/irr_reg[9]/C
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  irr_inst/irr_reg[9]/Q
                         net (fo=4, routed)           0.167     0.308    isr_inst/irr_reg[31][9]
    SLICE_X1Y64          LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  isr_inst/irr[9]_i_1/O
                         net (fo=1, routed)           0.000     0.353    irr_inst/irr_reg[31]_0[9]
    SLICE_X1Y64          FDCE                                         r  irr_inst/irr_reg[9]/D
  -------------------------------------------------------------------    -------------------





