// Seed: 2959114318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_12 = 1;
  supply1 id_13;
  assign id_13 = 1;
  final $display(id_7);
  assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    output uwire id_9,
    output supply0 id_10,
    input uwire id_11,
    input tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input tri id_16,
    input supply0 id_17,
    output wor id_18,
    input supply1 id_19,
    input tri0 id_20,
    input tri1 id_21
);
  wire id_23;
  module_0(
      id_23, id_23, id_23, id_23, id_23, id_23, id_23, id_23, id_23, id_23, id_23
  );
  assign id_15 = id_2 == id_4 < 1;
endmodule
