{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728171347230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728171347239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:35:47 2024 " "Processing started: Sat Oct 05 20:35:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728171347239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171347239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_TO_UART -c SPI_TO_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_TO_UART -c SPI_TO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171347240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728171347969 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728171347969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171357925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171357925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start uart_tx.v(17) " "Verilog HDL Declaration information at uart_tx.v(17): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "uart_tx.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/uart_tx.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728171357942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171357943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171357943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171357957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171357957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file config_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_circuit " "Found entity 1: config_circuit" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171357962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171357962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171357974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171357974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_to_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_to_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_TO_UART " "Found entity 1: SPI_TO_UART" {  } { { "SPI_TO_UART.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171357980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171357980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_TO_UART " "Elaborating entity \"SPI_TO_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728171358499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_controller:spi_controller_inst " "Elaborating entity \"spi_controller\" for hierarchy \"spi_controller:spi_controller_inst\"" {  } { { "SPI_TO_UART.v" "spi_controller_inst" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171358521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq spi_controller:spi_controller_inst\|div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"spi_controller:spi_controller_inst\|div_freq:div_freq_inst\"" {  } { { "spi_controller.v" "div_freq_inst" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171358537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "SPI_TO_UART.v" "uart_tx_inst" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171358553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_inst " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_inst\"" {  } { { "SPI_TO_UART.v" "fsm_inst" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171358569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_circuit fsm:fsm_inst\|config_circuit:config_circuit_inst " "Elaborating entity \"config_circuit\" for hierarchy \"fsm:fsm_inst\|config_circuit:config_circuit_inst\"" {  } { { "fsm.v" "config_circuit_inst" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171358587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 config_circuit.v(140) " "Verilog HDL assignment warning at config_circuit.v(140): truncated value with size 32 to match size of target (20)" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728171358600 "|SPI_TO_UART|fsm:fsm_inst|config_circuit:config_circuit_inst"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[0\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[0\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[1\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[1\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[2\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[2\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[3\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[3\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[4\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[4\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[5\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[5\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[6\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[6\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[7\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[7\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[8\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[8\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[9\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[9\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[10\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[10\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[11\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[11\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[12\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[12\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[13\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[13\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[14\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[14\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|tx_byte_spi\[15\] " "Converted tri-state buffer \"fsm:fsm_inst\|tx_byte_spi\[15\]\" feeding internal logic into a wire" {  } { { "fsm.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/fsm.v" 317 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[39\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[39\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[38\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[38\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[37\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[37\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[36\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[36\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[35\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[35\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[34\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[34\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[33\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[33\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[32\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[32\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[23\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[23\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[22\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[22\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[21\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[21\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[20\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[20\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[19\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[19\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[18\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[18\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[17\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[17\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[16\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[16\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[7\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[7\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[6\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[6\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[5\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[5\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[4\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[4\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[3\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[3\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[2\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[2\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[1\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[1\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[0\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_rx_packed\[0\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[87\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[87\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[86\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[86\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[85\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[85\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[84\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[84\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[83\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[83\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[82\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[82\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[81\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[81\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[80\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[80\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[71\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[71\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[70\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[70\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[69\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[69\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[68\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[68\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[67\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[67\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[66\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[66\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[65\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[65\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[64\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[64\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[55\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[55\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[54\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[54\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[53\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[53\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[52\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[52\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[51\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[51\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[50\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[50\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[49\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[49\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[48\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[48\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[39\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[39\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[38\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[38\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[37\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[37\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[36\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[36\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[35\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[35\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[34\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[34\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[33\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[33\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[32\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[32\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[23\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[23\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[22\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[22\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[21\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[21\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[20\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[20\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[19\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[19\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[18\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[18\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[17\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[17\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[16\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[16\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[7\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[7\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[6\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[6\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[5\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[5\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[4\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[4\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[3\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[3\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[2\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[2\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[1\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[1\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[0\] " "Converted tri-state buffer \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|config_inst_temp_coef_rx_packed\[0\]\" feeding internal logic into a wire" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[1\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[1\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[0\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[0\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[2\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[2\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[3\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[3\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[4\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[4\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[5\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[5\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[6\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[6\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "spi_controller:spi_controller_inst\|rx_byte\[7\] " "Converted tri-state buffer \"spi_controller:spi_controller_inst\|rx_byte\[7\]\" feeding internal logic into a wire" {  } { { "spi_controller.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/spi_controller.v" 201 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1728171358966 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1728171358966 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult1\"" {  } { { "config_circuit.v" "Mult1" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728171359377 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult2\"" {  } { { "config_circuit.v" "Mult2" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728171359377 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|Mult0\"" {  } { { "config_circuit.v" "Mult0" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 122 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1728171359377 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1728171359377 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult1\"" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171359556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359556 ""}  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728171359556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tgs " "Found entity 1: mult_tgs" {  } { { "db/mult_tgs.tdf" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/db/mult_tgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171359638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171359638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult2\"" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171359689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359689 ""}  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728171359689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rns " "Found entity 1: mult_rns" {  } { { "db/mult_rns.tdf" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/db/mult_rns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171359736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171359736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult0\"" {  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171359776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"fsm:fsm_inst\|config_circuit:config_circuit_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728171359776 ""}  } { { "config_circuit.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/config_circuit.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728171359776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1os.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1os.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1os " "Found entity 1: mult_1os" {  } { { "db/mult_1os.tdf" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/db/mult_1os.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728171359824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171359824 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1728171360098 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1728171360098 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.v" "" { Text "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/uart_tx.v" 192 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728171360103 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728171360103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728171360317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728171360830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/output_files/SPI_TO_UART.map.smsg " "Generated suppressed messages file C:/Temp/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/SPI_TO_UART/output_files/SPI_TO_UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171360977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728171361270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728171361270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "710 " "Implemented 710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728171361505 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728171361505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "693 " "Implemented 693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728171361505 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1728171361505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728171361505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728171361524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 05 20:36:01 2024 " "Processing ended: Sat Oct 05 20:36:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728171361524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728171361524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728171361524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728171361524 ""}
