Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:40:24 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_int_div9_timing_summary_routed.rpt -pb operator_int_div9_timing_summary_routed.pb -rpx operator_int_div9_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_int_div9
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.112        0.000                      0                  131        0.133        0.000                      0                  131        0.850        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.112        0.000                      0                  131        0.133        0.000                      0                  131        0.850        0.000                       0                   115  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.481ns (20.439%)  route 1.872ns (79.561%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X15Y57         FDRE                                         r  ap_CS_fsm_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[31]_replica/Q
                         net (fo=1, routed)           0.545     1.486    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_state32_repN_alias
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.539 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17/O
                         net (fo=3, routed)           0.234     1.773    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.826 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_7/O
                         net (fo=6, routed)           0.387     2.213    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.053     2.266 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.707     2.972    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/r_in_V[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.053     3.025 r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.025    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3_n_0
    SLICE_X15Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_clk
    SLICE_X15Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.481ns (20.720%)  route 1.840ns (79.280%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X15Y57         FDRE                                         r  ap_CS_fsm_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[31]_replica/Q
                         net (fo=1, routed)           0.545     1.486    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_state32_repN_alias
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.539 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17/O
                         net (fo=3, routed)           0.234     1.773    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.826 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_7/O
                         net (fo=6, routed)           0.488     2.314    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1
    SLICE_X16Y61         LUT6 (Prop_lut6_I1_O)        0.053     2.367 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_5/O
                         net (fo=6, routed)           0.574     2.940    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[2]
    SLICE_X15Y61         LUT5 (Prop_lut5_I3_O)        0.053     2.993 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.993    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4_n_0
    SLICE_X15Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_clk
    SLICE_X15Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.481ns (20.422%)  route 1.874ns (79.578%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X15Y57         FDRE                                         r  ap_CS_fsm_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[31]_replica/Q
                         net (fo=1, routed)           0.545     1.486    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_state32_repN_alias
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.539 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17/O
                         net (fo=3, routed)           0.234     1.773    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.826 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_7/O
                         net (fo=6, routed)           0.387     2.213    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.053     2.266 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.709     2.974    grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/r_in_V[0]
    SLICE_X14Y61         LUT6 (Prop_lut6_I2_O)        0.053     3.027 r  grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.027    grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/p_0_out
    SLICE_X14Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/ap_clk
    SLICE_X14Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y61         FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.027    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.481ns (20.748%)  route 1.837ns (79.252%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X15Y57         FDRE                                         r  ap_CS_fsm_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[31]_replica/Q
                         net (fo=1, routed)           0.545     1.486    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_state32_repN_alias
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.539 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17/O
                         net (fo=3, routed)           0.234     1.773    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.826 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_7/O
                         net (fo=6, routed)           0.387     2.213    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.053     2.266 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.672     2.937    grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/r_in_V[0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I2_O)        0.053     2.990 r  grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     2.990    grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X15Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/ap_clk
    SLICE_X15Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div9_chunk_fu_98/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.990    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.481ns (20.448%)  route 1.871ns (79.552%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X15Y57         FDRE                                         r  ap_CS_fsm_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[31]_replica/Q
                         net (fo=1, routed)           0.545     1.486    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_state32_repN_alias
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.539 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17/O
                         net (fo=3, routed)           0.234     1.773    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.826 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_7/O
                         net (fo=6, routed)           0.387     2.213    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.053     2.266 r  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.706     2.971    grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/r_in_V[0]
    SLICE_X14Y61         LUT6 (Prop_lut6_I2_O)        0.053     3.024 r  grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.024    grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X14Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/ap_clk
    SLICE_X14Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y61         FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div9_chunk_fu_98/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.024    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.481ns (20.952%)  route 1.815ns (79.048%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X15Y57         FDRE                                         r  ap_CS_fsm_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[31]_replica/Q
                         net (fo=1, routed)           0.545     1.486    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_state32_repN_alias
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.539 f  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_17/O
                         net (fo=3, routed)           0.234     1.773    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.053     1.826 f  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_7/O
                         net (fo=6, routed)           0.564     2.389    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[21]_0
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.053     2.442 r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.472     2.915    grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/sel[0]
    SLICE_X14Y61         LUT6 (Prop_lut6_I0_O)        0.053     2.968 r  grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.968    grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_0
    SLICE_X14Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/ap_clk
    SLICE_X14Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y61         FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div9_chunk_fu_98/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_125_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.428ns (22.005%)  route 1.517ns (77.995%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X13Y60         FDRE                                         r  ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[9]/Q
                         net (fo=7, routed)           0.501     1.442    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[31][4]
    SLICE_X14Y60         LUT3 (Prop_lut3_I0_O)        0.053     1.495 f  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_18/O
                         net (fo=7, routed)           0.415     1.910    grp_lut_div9_chunk_fu_98_n_69
    SLICE_X16Y61         LUT5 (Prop_lut5_I0_O)        0.053     1.963 r  reg_125[3]_i_3/O
                         net (fo=1, routed)           0.304     2.267    grp_lut_div9_chunk_fu_98/ap_CS_fsm_reg[5]
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.053     2.320 r  grp_lut_div9_chunk_fu_98/reg_125[3]_i_1/O
                         net (fo=4, routed)           0.297     2.617    grp_lut_div9_chunk_fu_98_n_71
    SLICE_X17Y59         FDRE                                         r  reg_125_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    ap_clk
    SLICE_X17Y59         FDRE                                         r  reg_125_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y59         FDRE (Setup_fdre_C_CE)      -0.244     2.859    reg_125_reg[1]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_125_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.428ns (22.005%)  route 1.517ns (77.995%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X13Y60         FDRE                                         r  ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[9]/Q
                         net (fo=7, routed)           0.501     1.442    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[31][4]
    SLICE_X14Y60         LUT3 (Prop_lut3_I0_O)        0.053     1.495 f  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_18/O
                         net (fo=7, routed)           0.415     1.910    grp_lut_div9_chunk_fu_98_n_69
    SLICE_X16Y61         LUT5 (Prop_lut5_I0_O)        0.053     1.963 r  reg_125[3]_i_3/O
                         net (fo=1, routed)           0.304     2.267    grp_lut_div9_chunk_fu_98/ap_CS_fsm_reg[5]
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.053     2.320 r  grp_lut_div9_chunk_fu_98/reg_125[3]_i_1/O
                         net (fo=4, routed)           0.297     2.617    grp_lut_div9_chunk_fu_98_n_71
    SLICE_X17Y59         FDRE                                         r  reg_125_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    ap_clk
    SLICE_X17Y59         FDRE                                         r  reg_125_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y59         FDRE (Setup_fdre_C_CE)      -0.244     2.859    reg_125_reg[2]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.617    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_125_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.428ns (22.507%)  route 1.474ns (77.493%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X13Y60         FDRE                                         r  ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[9]/Q
                         net (fo=7, routed)           0.501     1.442    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[31][4]
    SLICE_X14Y60         LUT3 (Prop_lut3_I0_O)        0.053     1.495 f  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_18/O
                         net (fo=7, routed)           0.415     1.910    grp_lut_div9_chunk_fu_98_n_69
    SLICE_X16Y61         LUT5 (Prop_lut5_I0_O)        0.053     1.963 r  reg_125[3]_i_3/O
                         net (fo=1, routed)           0.304     2.267    grp_lut_div9_chunk_fu_98/ap_CS_fsm_reg[5]
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.053     2.320 r  grp_lut_div9_chunk_fu_98/reg_125[3]_i_1/O
                         net (fo=4, routed)           0.254     2.574    grp_lut_div9_chunk_fu_98_n_71
    SLICE_X17Y60         FDRE                                         r  reg_125_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    ap_clk
    SLICE_X17Y60         FDRE                                         r  reg_125_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y60         FDRE (Setup_fdre_C_CE)      -0.244     2.859    reg_125_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_125_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.428ns (22.507%)  route 1.474ns (77.493%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.672     0.672    ap_clk
    SLICE_X13Y60         FDRE                                         r  ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[9]/Q
                         net (fo=7, routed)           0.501     1.442    grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[31][4]
    SLICE_X14Y60         LUT3 (Prop_lut3_I0_O)        0.053     1.495 f  grp_lut_div9_chunk_fu_98/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_18/O
                         net (fo=7, routed)           0.415     1.910    grp_lut_div9_chunk_fu_98_n_69
    SLICE_X16Y61         LUT5 (Prop_lut5_I0_O)        0.053     1.963 r  reg_125[3]_i_3/O
                         net (fo=1, routed)           0.304     2.267    grp_lut_div9_chunk_fu_98/ap_CS_fsm_reg[5]
    SLICE_X17Y59         LUT6 (Prop_lut6_I1_O)        0.053     2.320 r  grp_lut_div9_chunk_fu_98/reg_125[3]_i_1/O
                         net (fo=4, routed)           0.254     2.574    grp_lut_div9_chunk_fu_98_n_71
    SLICE_X17Y60         FDRE                                         r  reg_125_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=114, unset)          0.638     3.138    ap_clk
    SLICE_X17Y60         FDRE                                         r  reg_125_reg[3]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y60         FDRE (Setup_fdre_C_CE)      -0.244     2.859    reg_125_reg[3]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.574    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.146ns (69.931%)  route 0.063ns (30.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    ap_clk
    SLICE_X12Y59         FDRE                                         r  ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[2]/Q
                         net (fo=2, routed)           0.063     0.464    grp_lut_div9_chunk_fu_98/Q[2]
    SLICE_X13Y59         LUT5 (Prop_lut5_I0_O)        0.028     0.492 r  grp_lut_div9_chunk_fu_98/ap_CS_fsm[3]_i_1/O
                         net (fo=1, routed)           0.000     0.492    ap_NS_fsm[3]
    SLICE_X13Y59         FDRE                                         r  ap_CS_fsm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X13Y59         FDRE                                         r  ap_CS_fsm_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.061     0.359    ap_CS_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.146ns (62.053%)  route 0.089ns (37.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    ap_clk
    SLICE_X12Y59         FDRE                                         r  ap_CS_fsm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[22]/Q
                         net (fo=2, routed)           0.089     0.491    grp_lut_div9_chunk_fu_98/Q[22]
    SLICE_X13Y59         LUT5 (Prop_lut5_I0_O)        0.028     0.519 r  grp_lut_div9_chunk_fu_98/ap_CS_fsm[23]_i_1/O
                         net (fo=1, routed)           0.000     0.519    ap_NS_fsm[23]
    SLICE_X13Y59         FDRE                                         r  ap_CS_fsm_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X13Y59         FDRE                                         r  ap_CS_fsm_reg[23]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.337%)  route 0.121ns (48.663%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    ap_clk
    SLICE_X13Y57         FDRE                                         r  ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[31]/Q
                         net (fo=6, routed)           0.121     0.505    grp_lut_div9_chunk_fu_98/Q[31]
    SLICE_X13Y57         LUT5 (Prop_lut5_I4_O)        0.028     0.533 r  grp_lut_div9_chunk_fu_98/ap_CS_fsm[31]_i_1/O
                         net (fo=2, routed)           0.000     0.533    ap_NS_fsm[31]
    SLICE_X13Y57         FDRE                                         r  ap_CS_fsm_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X13Y57         FDRE                                         r  ap_CS_fsm_reg[31]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y57         FDRE (Hold_fdre_C_D)         0.061     0.359    ap_CS_fsm_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div9_chunk_fu_98/ap_return_1_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.323%)  route 0.112ns (48.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/ap_clk
    SLICE_X14Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y61         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  grp_lut_div9_chunk_fu_98/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.112     0.513    grp_lut_div9_chunk_fu_98/q0
    SLICE_X15Y60         FDRE                                         r  grp_lut_div9_chunk_fu_98/ap_return_1_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    grp_lut_div9_chunk_fu_98/ap_clk
    SLICE_X15Y60         FDRE                                         r  grp_lut_div9_chunk_fu_98/ap_return_1_preg_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y60         FDRE (Hold_fdre_C_D)         0.041     0.339    grp_lut_div9_chunk_fu_98/ap_return_1_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.146ns (52.402%)  route 0.133ns (47.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    ap_clk
    SLICE_X16Y60         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDSE (Prop_fdse_C_Q)         0.118     0.401 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.133     0.534    grp_lut_div9_chunk_fu_98/Q[0]
    SLICE_X18Y60         LUT6 (Prop_lut6_I0_O)        0.028     0.562 r  grp_lut_div9_chunk_fu_98/ap_CS_fsm[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    ap_NS_fsm[1]
    SLICE_X18Y60         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X18Y60         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y60         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_9_reg_431_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.302%)  route 0.155ns (54.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_clk
    SLICE_X15Y61         FDRE                                         r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/Q
                         net (fo=17, routed)          0.155     0.538    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_return_0_preg_reg[0]
    SLICE_X12Y61         LUT6 (Prop_lut6_I0_O)        0.028     0.566 r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q_chunk_V_9_reg_431[0]_i_1/O
                         net (fo=1, routed)           0.000     0.566    grp_lut_div9_chunk_fu_98_n_11
    SLICE_X12Y61         FDRE                                         r  q_chunk_V_9_reg_431_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X12Y61         FDRE                                         r  q_chunk_V_9_reg_431_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_9_reg_431_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_14_reg_456_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_14_reg_456_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    ap_clk
    SLICE_X17Y61         FDRE                                         r  q_chunk_V_14_reg_456_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_14_reg_456_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_return[0]
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q_chunk_V_14_reg_456[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div9_chunk_fu_98_n_1
    SLICE_X17Y61         FDRE                                         r  q_chunk_V_14_reg_456_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X17Y61         FDRE                                         r  q_chunk_V_14_reg_456_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y61         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_14_reg_456_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_2_reg_396_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_2_reg_396_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    ap_clk
    SLICE_X17Y58         FDRE                                         r  q_chunk_V_2_reg_396_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_2_reg_396_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_return[12]
    SLICE_X17Y58         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q_chunk_V_2_reg_396[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div9_chunk_fu_98_n_25
    SLICE_X17Y58         FDRE                                         r  q_chunk_V_2_reg_396_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X17Y58         FDRE                                         r  q_chunk_V_2_reg_396_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y58         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_2_reg_396_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_4_reg_406_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_4_reg_406_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    ap_clk
    SLICE_X13Y58         FDRE                                         r  q_chunk_V_4_reg_406_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_4_reg_406_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_return[10]
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q_chunk_V_4_reg_406[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div9_chunk_fu_98_n_21
    SLICE_X13Y58         FDRE                                         r  q_chunk_V_4_reg_406_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X13Y58         FDRE                                         r  q_chunk_V_4_reg_406_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_4_reg_406_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_7_reg_421_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_7_reg_421_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.283     0.283    ap_clk
    SLICE_X19Y60         FDRE                                         r  q_chunk_V_7_reg_421_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_7_reg_421_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/ap_return[7]
    SLICE_X19Y60         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div9_chunk_fu_98/q0_U/lut_div9_chunk_q0_rom_U/q_chunk_V_7_reg_421[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div9_chunk_fu_98_n_15
    SLICE_X19Y60         FDRE                                         r  q_chunk_V_7_reg_421_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=114, unset)          0.298     0.298    ap_clk
    SLICE_X19Y60         FDRE                                         r  q_chunk_V_7_reg_421_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y60         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_7_reg_421_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y60  d_chunk_V_12_reg_366_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y60  d_chunk_V_14_reg_376_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y58  d_chunk_V_15_reg_381_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y60  d_chunk_V_2_reg_316_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y58  d_chunk_V_5_reg_331_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y59  d_chunk_V_9_reg_351_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X12Y60  d_chunk_V_reg_306_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y60  grp_lut_div9_chunk_fu_98/ap_return_1_preg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y60  grp_lut_div9_chunk_fu_98/ap_return_1_preg_reg[3]/C
Min Period        n/a     FDSE/C   n/a            0.700         2.500       1.800      SLICE_X16Y60  ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y60  d_chunk_V_12_reg_366_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y60  d_chunk_V_14_reg_376_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y58  d_chunk_V_15_reg_381_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y60  d_chunk_V_2_reg_316_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y58  d_chunk_V_5_reg_331_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y59  d_chunk_V_9_reg_351_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X12Y60  d_chunk_V_reg_306_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y60  grp_lut_div9_chunk_fu_98/ap_return_1_preg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y60  grp_lut_div9_chunk_fu_98/ap_return_1_preg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y60  d_chunk_V_12_reg_366_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X16Y60  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y62  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X13Y60  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y62  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X12Y58  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y60  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X13Y57  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y62  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y58  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X15Y62  ap_CS_fsm_reg[18]/C



