

================================================================
== Vivado HLS Report for 'OvlayImage223'
================================================================
* Date:           Sat Jun  4 16:23:46 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Sobel_SkLines
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.676|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  104761|  104761|  104761|  104761|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  104760|  104760|       582|          -|          -|   180|    no    |
        | + Loop 1.1  |     580|     580|         2|          -|          -|   290|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     132|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     105|    -|
|Register         |        -|      -|      40|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      40|     237|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_8_fu_142_p2                   |     +    |      0|  0|  15|           8|           1|
    |j_5_fu_154_p2                   |     +    |      0|  0|  16|           9|           1|
    |ap_predicate_op59_write_state4  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op62_write_state4  |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_220_p2                  |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_226_p2                  |    and   |      0|  0|   2|           1|           1|
    |tmp_60_fu_232_p2                |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_136_p2             |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_fu_148_p2              |   icmp   |      0|  0|  13|           9|           9|
    |tmp_57_fu_184_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_59_fu_214_p2                |   icmp   |      0|  0|  13|           9|           9|
    |tmp_61_fu_238_p2                |   icmp   |      0|  0|  11|           8|           1|
    |ult2_fu_194_p2                  |   icmp   |      0|  0|  13|           9|           9|
    |ult_fu_164_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                 |    or    |      0|  0|   2|           1|           1|
    |rev2_fu_200_p2                  |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_170_p2                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 132|          85|          65|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |dst_data_stream_V_blk_n       |   9|          2|    1|          2|
    |dst_data_stream_V_din         |  15|          3|    8|         24|
    |i_reg_112                     |   9|          2|    8|         16|
    |j_reg_124                     |   9|          2|    9|         18|
    |ovlaysrc_data_stream_V_blk_n  |   9|          2|    1|          2|
    |real_start                    |   9|          2|    1|          2|
    |src_data_stream_V_blk_n       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 105|         22|   31|         73|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  4|   0|    4|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i_8_reg_257     |  8|   0|    8|          0|
    |i_reg_112       |  8|   0|    8|          0|
    |j_5_reg_265     |  9|   0|    9|          0|
    |j_reg_124       |  9|   0|    9|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 40|   0|   40|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|ap_done                         | out |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|start_out                       | out |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|start_write                     | out |    1| ap_ctrl_hs |      OvlayImage223     | return value |
|src_data_stream_V_dout          |  in |    8|   ap_fifo  |    src_data_stream_V   |    pointer   |
|src_data_stream_V_empty_n       |  in |    1|   ap_fifo  |    src_data_stream_V   |    pointer   |
|src_data_stream_V_read          | out |    1|   ap_fifo  |    src_data_stream_V   |    pointer   |
|ovlaysrc_data_stream_V_dout     |  in |    8|   ap_fifo  | ovlaysrc_data_stream_V |    pointer   |
|ovlaysrc_data_stream_V_empty_n  |  in |    1|   ap_fifo  | ovlaysrc_data_stream_V |    pointer   |
|ovlaysrc_data_stream_V_read     | out |    1|   ap_fifo  | ovlaysrc_data_stream_V |    pointer   |
|dst_data_stream_V_din           | out |    8|   ap_fifo  |    dst_data_stream_V   |    pointer   |
|dst_data_stream_V_full_n        |  in |    1|   ap_fifo  |    dst_data_stream_V   |    pointer   |
|dst_data_stream_V_write         | out |    1|   ap_fifo  |    dst_data_stream_V   |    pointer   |
|StartLoc_address0               | out |    1|  ap_memory |        StartLoc        |     array    |
|StartLoc_ce0                    | out |    1|  ap_memory |        StartLoc        |     array    |
|StartLoc_q0                     |  in |    1|  ap_memory |        StartLoc        |     array    |
|StartLoc_address1               | out |    1|  ap_memory |        StartLoc        |     array    |
|StartLoc_ce1                    | out |    1|  ap_memory |        StartLoc        |     array    |
|StartLoc_q1                     |  in |    1|  ap_memory |        StartLoc        |     array    |
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %ovlaysrc_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%StartLoc_addr = getelementptr [2 x i1]* %StartLoc, i64 0, i64 0" [Sobel_SkLines/src/OvlayImage.cpp:5]   --->   Operation 8 'getelementptr' 'StartLoc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%StartLoc_addr_2 = getelementptr [2 x i1]* %StartLoc, i64 0, i64 1" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 9 'getelementptr' 'StartLoc_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "br label %.loopexit" [Sobel_SkLines/src/OvlayImage.cpp:14]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.84>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_8, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.84ns)   --->   "%exitcond2 = icmp eq i8 %i, -76" [Sobel_SkLines/src/OvlayImage.cpp:14]   --->   Operation 12 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 13 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.76ns)   --->   "%i_8 = add i8 %i, 1" [Sobel_SkLines/src/OvlayImage.cpp:14]   --->   Operation 14 'add' 'i_8' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %8, label %.preheader.preheader" [Sobel_SkLines/src/OvlayImage.cpp:14]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.65ns)   --->   "br label %.preheader" [Sobel_SkLines/src/OvlayImage.cpp:15]   --->   Operation 16 'br' <Predicate = (!exitcond2)> <Delay = 0.65>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [Sobel_SkLines/src/OvlayImage.cpp:49]   --->   Operation 17 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_5, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 18 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.88ns)   --->   "%exitcond = icmp eq i9 %j, -222" [Sobel_SkLines/src/OvlayImage.cpp:15]   --->   Operation 19 'icmp' 'exitcond' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 290, i64 290, i64 290)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.77ns)   --->   "%j_5 = add i9 %j, 1" [Sobel_SkLines/src/OvlayImage.cpp:15]   --->   Operation 21 'add' 'j_5' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [Sobel_SkLines/src/OvlayImage.cpp:15]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.67ns)   --->   "%StartLoc_load = load i1* %StartLoc_addr, align 1" [Sobel_SkLines/src/OvlayImage.cpp:5]   --->   Operation 23 'load' 'StartLoc_load' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_3 : Operation 24 [2/2] (0.67ns)   --->   "%StartLoc_load_2 = load i1* %StartLoc_addr_2, align 1" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 24 'load' 'StartLoc_load_2' <Predicate = (!exitcond)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 25 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/OvlayImage.cpp:16]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/OvlayImage.cpp:16]   --->   Operation 27 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.83ns)   --->   "%tmp_23 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %src_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/OvlayImage.cpp:16]   --->   Operation 28 'read' 'tmp_23' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/OvlayImage.cpp:16]   --->   Operation 29 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.67ns)   --->   "%StartLoc_load = load i1* %StartLoc_addr, align 1" [Sobel_SkLines/src/OvlayImage.cpp:5]   --->   Operation 30 'load' 'StartLoc_load' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%extLd26_cast_cast3 = zext i1 %StartLoc_load to i8" [Sobel_SkLines/src/OvlayImage.cpp:5]   --->   Operation 31 'zext' 'extLd26_cast_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.84ns)   --->   "%ult = icmp ult i8 %i, %extLd26_cast_cast3" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 32 'icmp' 'ult' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%rev = xor i1 %ult, true" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 33 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 -38, i1 %StartLoc_load)" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.84ns)   --->   "%tmp_57 = icmp ult i8 %i, %tmp_s" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 35 'icmp' 'tmp_57' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/2] (0.67ns)   --->   "%StartLoc_load_2 = load i1* %StartLoc_addr_2, align 1" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 36 'load' 'StartLoc_load_2' <Predicate = true> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 29> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%extLd_cast2_cast = zext i1 %StartLoc_load_2 to i9" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 37 'zext' 'extLd_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.88ns)   --->   "%ult2 = icmp ult i9 %j, %extLd_cast2_cast" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 38 'icmp' 'ult2' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%rev2 = xor i1 %ult2, true" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 39 'xor' 'rev2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_58 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 -111, i1 %StartLoc_load_2)" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 40 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.88ns)   --->   "%tmp_59 = icmp ult i9 %j, %tmp_58" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 41 'icmp' 'tmp_59' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp1 = and i1 %rev, %tmp_57" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 42 'and' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_60)   --->   "%tmp2 = and i1 %tmp_59, %rev2" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 43 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.28ns) (out node of the LUT)   --->   "%tmp_60 = and i1 %tmp2, %tmp1" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 44 'and' 'tmp_60' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_60, label %2, label %6" [Sobel_SkLines/src/OvlayImage.cpp:18]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:41]   --->   Operation 46 'specregionbegin' 'tmp_47' <Predicate = (!tmp_60)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:41]   --->   Operation 47 'specprotocol' <Predicate = (!tmp_60)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_23)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:41]   --->   Operation 48 'write' <Predicate = (!tmp_60)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_47)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:41]   --->   Operation 49 'specregionend' 'empty_140' <Predicate = (!tmp_60)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 50 'br' <Predicate = (!tmp_60)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/OvlayImage.cpp:19]   --->   Operation 51 'specregionbegin' 'tmp_46' <Predicate = (tmp_60)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/OvlayImage.cpp:19]   --->   Operation 52 'specprotocol' <Predicate = (tmp_60)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.83ns)   --->   "%tmp_24 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %ovlaysrc_data_stream_V)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/OvlayImage.cpp:19]   --->   Operation 53 'read' 'tmp_24' <Predicate = (tmp_60)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_46)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->Sobel_SkLines/src/OvlayImage.cpp:19]   --->   Operation 54 'specregionend' 'empty_137' <Predicate = (tmp_60)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.84ns)   --->   "%tmp_61 = icmp eq i8 %tmp_24, 0" [Sobel_SkLines/src/OvlayImage.cpp:26]   --->   Operation 55 'icmp' 'tmp_61' <Predicate = (tmp_60)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:34]   --->   Operation 56 'specregionbegin' 'tmp_49' <Predicate = (tmp_60)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:34]   --->   Operation 57 'specprotocol' <Predicate = (tmp_60)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %tmp_61, label %4, label %3" [Sobel_SkLines/src/OvlayImage.cpp:26]   --->   Operation 58 'br' <Predicate = (tmp_60)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 %tmp_23)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:29]   --->   Operation 59 'write' <Predicate = (tmp_60 & !tmp_61)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_49)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:29]   --->   Operation 60 'specregionend' 'empty_138' <Predicate = (tmp_60 & !tmp_61)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %5" [Sobel_SkLines/src/OvlayImage.cpp:30]   --->   Operation 61 'br' <Predicate = (tmp_60 & !tmp_61)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %dst_data_stream_V, i8 0)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:34]   --->   Operation 62 'write' <Predicate = (tmp_60 & tmp_61)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_139 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_49)" [D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->D:/xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->Sobel_SkLines/src/OvlayImage.cpp:34]   --->   Operation 63 'specregionend' 'empty_139' <Predicate = (tmp_60 & tmp_61)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 64 'br' <Predicate = (tmp_60 & tmp_61)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "br label %7" [Sobel_SkLines/src/OvlayImage.cpp:38]   --->   Operation 65 'br' <Predicate = (tmp_60)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader" [Sobel_SkLines/src/OvlayImage.cpp:15]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovlaysrc_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StartLoc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5         (specinterface    ) [ 00000]
StgValue_6         (specinterface    ) [ 00000]
StgValue_7         (specinterface    ) [ 00000]
StartLoc_addr      (getelementptr    ) [ 00111]
StartLoc_addr_2    (getelementptr    ) [ 00111]
StgValue_10        (br               ) [ 01111]
i                  (phi              ) [ 00101]
exitcond2          (icmp             ) [ 00111]
StgValue_13        (speclooptripcount) [ 00000]
i_8                (add              ) [ 01111]
StgValue_15        (br               ) [ 00000]
StgValue_16        (br               ) [ 00111]
StgValue_17        (ret              ) [ 00000]
j                  (phi              ) [ 00011]
exitcond           (icmp             ) [ 00111]
StgValue_20        (speclooptripcount) [ 00000]
j_5                (add              ) [ 00111]
StgValue_22        (br               ) [ 00000]
StgValue_25        (br               ) [ 01111]
tmp                (specregionbegin  ) [ 00000]
StgValue_27        (specprotocol     ) [ 00000]
tmp_23             (read             ) [ 00000]
empty              (specregionend    ) [ 00000]
StartLoc_load      (load             ) [ 00000]
extLd26_cast_cast3 (zext             ) [ 00000]
ult                (icmp             ) [ 00000]
rev                (xor              ) [ 00000]
tmp_s              (bitconcatenate   ) [ 00000]
tmp_57             (icmp             ) [ 00000]
StartLoc_load_2    (load             ) [ 00000]
extLd_cast2_cast   (zext             ) [ 00000]
ult2               (icmp             ) [ 00000]
rev2               (xor              ) [ 00000]
tmp_58             (bitconcatenate   ) [ 00000]
tmp_59             (icmp             ) [ 00000]
tmp1               (and              ) [ 00000]
tmp2               (and              ) [ 00000]
tmp_60             (and              ) [ 00111]
StgValue_45        (br               ) [ 00000]
tmp_47             (specregionbegin  ) [ 00000]
StgValue_47        (specprotocol     ) [ 00000]
StgValue_48        (write            ) [ 00000]
empty_140          (specregionend    ) [ 00000]
StgValue_50        (br               ) [ 00000]
tmp_46             (specregionbegin  ) [ 00000]
StgValue_52        (specprotocol     ) [ 00000]
tmp_24             (read             ) [ 00000]
empty_137          (specregionend    ) [ 00000]
tmp_61             (icmp             ) [ 00111]
tmp_49             (specregionbegin  ) [ 00000]
StgValue_57        (specprotocol     ) [ 00000]
StgValue_58        (br               ) [ 00000]
StgValue_59        (write            ) [ 00000]
empty_138          (specregionend    ) [ 00000]
StgValue_61        (br               ) [ 00000]
StgValue_62        (write            ) [ 00000]
empty_139          (specregionend    ) [ 00000]
StgValue_64        (br               ) [ 00000]
StgValue_65        (br               ) [ 00000]
StgValue_66        (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ovlaysrc_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovlaysrc_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StartLoc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StartLoc"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_23_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/4 StgValue_59/4 StgValue_62/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_24_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="StartLoc_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="1" slack="0"/>
<pin id="91" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="StartLoc_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="StartLoc_addr_2_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="StartLoc_addr_2/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="2"/>
<pin id="105" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2"/>
<pin id="108" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="1" slack="0"/>
<pin id="111" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="StartLoc_load/3 StartLoc_load_2/3 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="1"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="j_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="1"/>
<pin id="126" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="exitcond2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_8_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="exitcond_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="extLd26_cast_cast3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd26_cast_cast3/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ult_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="2"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="rev_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="7" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_57_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="2"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="extLd_cast2_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd_cast2_cast/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="ult2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="1"/>
<pin id="196" dir="0" index="1" bw="9" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult2/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="rev2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_58_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_59_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="1"/>
<pin id="216" dir="0" index="1" bw="9" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_60_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_61_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="244" class="1005" name="StartLoc_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="2"/>
<pin id="246" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="StartLoc_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="StartLoc_addr_2_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="2"/>
<pin id="251" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="StartLoc_addr_2 "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_8_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="265" class="1005" name="j_5_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="64" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="66" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="140"><net_src comp="116" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="116" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="128" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="128" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="103" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="112" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="52" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="54" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="103" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="188"><net_src comp="112" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="176" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="103" pin="7"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="124" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="58" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="60" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="103" pin="7"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="124" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="206" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="170" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="184" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="214" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="200" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="220" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="80" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="87" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="252"><net_src comp="95" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="260"><net_src comp="142" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="268"><net_src comp="154" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_V | {4 }
 - Input state : 
	Port: OvlayImage223 : src_data_stream_V | {4 }
	Port: OvlayImage223 : ovlaysrc_data_stream_V | {4 }
	Port: OvlayImage223 : StartLoc | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_8 : 1
		StgValue_15 : 2
	State 3
		exitcond : 1
		j_5 : 1
		StgValue_22 : 2
	State 4
		empty : 1
		extLd26_cast_cast3 : 1
		ult : 2
		rev : 3
		tmp_s : 1
		tmp_57 : 2
		extLd_cast2_cast : 1
		ult2 : 2
		rev2 : 3
		tmp_58 : 1
		tmp_59 : 2
		tmp1 : 3
		tmp2 : 3
		tmp_60 : 3
		StgValue_45 : 3
		empty_140 : 1
		empty_137 : 1
		StgValue_58 : 1
		empty_138 : 1
		empty_139 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      exitcond2_fu_136     |    0    |    11   |
|          |      exitcond_fu_148      |    0    |    13   |
|          |         ult_fu_164        |    0    |    11   |
|   icmp   |       tmp_57_fu_184       |    0    |    11   |
|          |        ult2_fu_194        |    0    |    13   |
|          |       tmp_59_fu_214       |    0    |    13   |
|          |       tmp_61_fu_238       |    0    |    11   |
|----------|---------------------------|---------|---------|
|    add   |         i_8_fu_142        |    0    |    15   |
|          |         j_5_fu_154        |    0    |    16   |
|----------|---------------------------|---------|---------|
|          |        tmp1_fu_220        |    0    |    2    |
|    and   |        tmp2_fu_226        |    0    |    2    |
|          |       tmp_60_fu_232       |    0    |    2    |
|----------|---------------------------|---------|---------|
|    xor   |         rev_fu_170        |    0    |    2    |
|          |        rev2_fu_200        |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |     tmp_23_read_fu_66     |    0    |    0    |
|          |     tmp_24_read_fu_80     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_72      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   | extLd26_cast_cast3_fu_160 |    0    |    0    |
|          |  extLd_cast2_cast_fu_190  |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_176       |    0    |    0    |
|          |       tmp_58_fu_206       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   124   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|StartLoc_addr_2_reg_249|    1   |
| StartLoc_addr_reg_244 |    1   |
|      i_8_reg_257      |    8   |
|       i_reg_112       |    8   |
|      j_5_reg_265      |    9   |
|       j_reg_124       |    9   |
+-----------------------+--------+
|         Total         |   36   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p2  |   2  |   8  |   16   ||    9    |
|    i_reg_112    |  p0  |   2  |   8  |   16   ||    9    |
|    j_reg_124    |  p0  |   2  |   9  |   18   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   50   ||  1.968  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   36   |   151  |
+-----------+--------+--------+--------+
