Syed M. Alam , Robert E. Jones , Scott Pozder , Ankur Jain, Die/wafer stacking with reciprocal design symmetry (RDS) for mask reuse in three-dimensional (3D) integration technology, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.569-575, March 16-18, 2009[doi>10.1109/ISQED.2009.4810357]
Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]
David Brooks , Robert P. Dick , Russ Joseph , Li Shang, Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors, IEEE Micro, v.27 n.3, p.49-62, May 2007[doi>10.1109/MM.2007.58]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, ACM SIGARCH Computer Architecture News, v.28 n.2, p.83-94, May 2000[doi>10.1145/342001.339657]
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
M. Bushnell , Vishwani Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Springer Publishing Company, Incorporated, 2013
J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, USA[doi>10.1145/360128.360148]
K. Chae and S. Mukhopadhyay. 2012. Tier-adaptive-voltage-scaling (TAVS): A methodology for post-silicon tuning of 3D ICS. In Proceedings of the 17<sup>th</sup> Asia and South Pacific Design Automation Conference (ASP-DAC'12). 277--282.
Koushik Chakraborty , Sanghamitra Roy, Rethinking Threshold Voltage Assignment in 3D Multicore Designs, Proceedings of the 2010 23rd International Conference on VLSI Design, p.375-380, January 03-07, 2010[doi>10.1109/VLSI.Design.2010.57]
Lerong Cheng , P. Gupta , C. J. Spanos , Kun Qian , Lei He, Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.3, p.388-401, March 2011[doi>10.1109/TCAD.2010.2089568]
J. Cong , Yan Zhang, Thermal via planning for 3-D ICs, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.745-752, November 06-10, 2005, San Jose, CA
S. Dighe, S. Vangal, P. Aseron, S. Kumar, T. Jacob, K. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, et al. 2011. Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. IEEE J. Solid-State Circ. 46, 1, 184--193.
James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, ACM SIGARCH Computer Architecture News, v.34 n.2, p.78-88, May 2006[doi>10.1145/1150019.1136493]
Thomas Ebi , Mohammad Abdullah Al Faruque , JÃ¶rg Henkel, TAPE: thermal-aware agent-based power economy for multi/many-core architectures, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California[doi>10.1145/1687399.1687457]
Cesare Ferri , Sherief Reda , R. Iris Bahar, Strategies for improving the parametric yield and profits of 3D ICs, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Cesare Ferri , Sherief Reda , R. Iris Bahar, Parametric yield management for 3D ICs: Models and strategies for improvement, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.4, p.1-22, October 2008[doi>10.1145/1412587.1412592]
Siddharth Garg , Diana Marculescu, System-level process variability analysis and mitigation for 3D MPSoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055171]
Wei Huang , Shougata Ghosh , Siva Velusamy , Karthik Sankaranarayanan , Kevin Skadron , Mircea R. Stan, Hotspot: acompact thermal modeling methodology for early-stage VLSI design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.5, p.501-513, May 2006[doi>10.1109/TVLSI.2006.876103]
A. Ivankovic, B. Vandevelde, K. Rebibis, A. La Manna, G. Van Der Plas, V. Cherman, E. Beyne, I. De Wolf, and D. Vandepitte. 2011. Thermo-mechanical impact of the underfill-microbump interaction in 3D stacked integrated circuits. In Proceedings of the 13<sup>th</sup> IEEE Electronics Packaging Technology Conference (EPTC'11). 34--38.
Da-Cheng Juan , Yi-Lin Chuang , Diana Marculescu , Yao-Wen Chang, Statistical thermal modeling and optimization considering leakage power variations, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
D. Juan, H. Zhou, D. Marculescu, and X. Li. 2012b. A learning-based autoregressive model for fast transient thermal analysis of chip-multiprocessors. In Proceedings of the 17<sup>th</sup> Asia and South Pacific Design Automation Conference (ASP-DAC'12). 597--602.
Moongon Jung , Joydeep Mitra , David Z. Pan , Sung Kyu Lim, TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC, Communications of the ACM, v.57 n.1, January 2014[doi>10.1145/2494536]
R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999[doi>10.1109/40.755465]
Ron Kohavi, A study of cross-validation and bootstrap for accuracy estimation and model selection, Proceedings of the 14th international joint conference on Artificial intelligence, p.1137-1143, August 20-25, 1995, Montreal, Quebec, Canada
Eren Kursun , Chen-Yong Cher, Temperature Variation Characterization and Thermal Management of Multicore Architectures, IEEE Micro, v.29 n.1, p.116-126, January 2009[doi>10.1109/MM.2009.18]
Yongpan Liu , Robert P. Dick , Li Shang , Huazhong Yang, Accurate temperature-dependent integrated circuit leakage power estimation is easy, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]
Serkan Ozdemir , Yan Pan , Abhishek Das , Gokhan Memik , Gabriel Loh , Alok Choudhary, Quantifying and coping with parametric variations in 3D-stacked microarchitectures, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837312]
Kiran Puttaswamy , Gabriel H. Loh, Thermal analysis of a 3D die-stacked high-performance microprocessor, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127915]
Sherief Reda , Aung Si , R. Iris Bahar, Reducing the leakage and timing variability of 2D ICs using 3D ICs, Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594303]
Roadmap. 2009. International technology roadmap for semiconductors. Executive summary. http://www.itrs.net/Links/2009ITRS/2009Chapters_2009Tables/2009_ExecSum.pdf.
S. Rusu, S. Tam, H. Muljono, D. Ayers, J. Chang, B. Cherkauer, J. Stinson, J. Benoit, R. Varada, J. Leung, et al. 2007. A 65-nm dual-core multithreaded Xeon l3 cache. IEEE J. Solid-State Circ. 42, 1, 17--25.
J. Sartori, A. Pant, R. Kumar, and P. Gupta. 2010. Variation-aware speed binning of multi-core processors. In Proceedings of the 11<sup>th</sup> International Symposium on Quality Electronic Design (ISQED'10). 307--314.
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
Arvind Sridhar , Alessandro Vincenzi , Martino Ruggiero , Thomas Brunschwiler , David Atienza, 3D-ICE: fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Alessandro Vincenzi , Arvind Sridhar , Martino Ruggiero , David Atienza, Fast thermal simulation of 2D/3D integrated circuits exploiting neural networks and GPUs, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
Wei Zhao , Yu Cao, Predictive technology model for nano-CMOS design exploration, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.1, p.1-es, April 2007[doi>10.1145/1229175.1229176]
Cheng Zhuo , Dennis Sylvester , David Blaauw, Process variation and temperature-aware reliability management, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
