gnd 7 0 4 #int[4]
vcc 7 0 5 #int[5]
net5_1 9 0 1 #int[1]
net31_1 9 0 2 #int[2]
net52_1 8 0 5 #int[5]
net14_1 9 0 3 #int[3]
net15_1 9 0 4 #int[4]
net49_1 9 0 5 #int[5]
net4_1 15 1 5 #tgate[1]
net13_1 15 2 5 #tgate[1]
net34_1 15 2 2 #tgate[0]
net51_1 15 3 5 #tgate[1]
out:net35_1 9 0 0 #ana_buff_out[0]
net43_1 15 1 2 #tgate[0]
out:net39_1 12 0 3  #ana_buff_out[1]
out:net40_1 13 0 0 #ana_buff_out[0]
out:net42_1 13 0 3 #ana_buff_out[1]
out:net48_1 15 4 2 #tgate[0]
out:net50_1 15 11 5 #tgate[1]
