;redcode
;assert 1
	SPL @4241, #6612
	SPL @-1241, 612
	MOV 25, <-98
	JMP -1, 2062
	JMP -1, 2062
	MOV 25, <-98
	MOV 25, <-98
	MOV 25, <-98
	SPL @-1241, 612
	SPL @-1241, 612
	SPL @-1241, 612
	MOV 25, <-98
	SPL @-1241, 612
	JMP -1, 2062
	MOV 25, <-98
	SPL @-1241, 612
	SPL @-1241, 612
	JMP -1, 2062
	JMP -1, 2062
	MOV 25, <-98
	MOV 25, <-98
	ADD @-1, 2062
	SUB 701, 6061
	ADD #1741, 612
	JMP -1, 2062
	MOV 25, <-98
	JMP -1, 2062
	JMP -1, 2062
	MOV 25, <-98
	MOV 25, <-98
	JMP -1, 2062
	JMP -1, 2062
	MOV 25, <-98
	MOV 25, <-98
	JMP -1, 2062
	ADD #1741, 612
	JMP -1, 2062
	MOV 25, <-98
	JMP -1, 2062
	JMP -1, 2062
	MOV 25, <-98
	MOV 25, <-98
	JMP -1, 2062
	JMP -1, 2062
	JMP -1, 2062
	MOV 25, <-98
