#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Mar 26 21:15:49 2022
# Process ID: 14724
# Current directory: C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/hls_real2xfft/xsim_script.tcl}
# Log file: C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/xsim.log
# Journal file: C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog\xsim.jou
# Running On: DESKTOP-JELOSF8, OS: Windows, CPU Frequency: 3610 MHz, CPU Physical cores: 12, Host memory: 34088 MB
#-----------------------------------------------------------
source xsim.dir/hls_real2xfft/xsim_script.tcl
# xsim {hls_real2xfft} -view {{hls_real2xfft_dataflow_ana.wcfg}} -tclbatch {hls_real2xfft.tcl} -protoinst {hls_real2xfft.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file hls_real2xfft.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft//AESL_inst_hls_real2xfft_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/Loop_real2xfft_output_proc3_U0/Loop_real2xfft_output_proc3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/Loop_sliding_win_delay_proc1_U0/Loop_sliding_win_delay_proc1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/Loop_sliding_win_output_proc2_U0/Loop_sliding_win_output_proc2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0/window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_activity
Time resolution is 1 ps
open_wave_config hls_real2xfft_dataflow_ana.wcfg
source hls_real2xfft.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/dout_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/dout_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/dout_TDATA -into $return_group -radix hex
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/din_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/din_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/din_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/ap_start -into $blocksiggroup
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/ap_done -into $blocksiggroup
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/ap_ready -into $blocksiggroup
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hls_real2xfft_top/AESL_inst_hls_real2xfft/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hls_real2xfft_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_real2xfft_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_real2xfft_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_real2xfft_top/LENGTH_din -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_real2xfft_top/LENGTH_dout -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_hls_real2xfft_top/dout_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_real2xfft_top/dout_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_real2xfft_top/dout_TDATA -into $tb_return_group -radix hex
## add_wave /apatb_hls_real2xfft_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_hls_real2xfft_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_hls_real2xfft_top/din_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_real2xfft_top/din_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_real2xfft_top/din_TDATA -into $tb_return_group -radix hex
## save_wave_config hls_real2xfft.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 32 [0.00%] @ "110000"
// RTL Simulation : 1 / 32 [83.51%] @ "7354000"
// RTL Simulation : 2 / 32 [83.57%] @ "9406000"
// RTL Simulation : 3 / 32 [83.70%] @ "11462000"
// RTL Simulation : 4 / 32 [83.76%] @ "13514000"
// RTL Simulation : 5 / 32 [83.89%] @ "15570000"
// RTL Simulation : 6 / 32 [83.96%] @ "17622000"
// RTL Simulation : 7 / 32 [84.09%] @ "19678000"
// RTL Simulation : 8 / 32 [84.15%] @ "21730000"
// RTL Simulation : 9 / 32 [84.28%] @ "23786000"
// RTL Simulation : 10 / 32 [84.34%] @ "25838000"
// RTL Simulation : 11 / 32 [84.47%] @ "27894000"
// RTL Simulation : 12 / 32 [84.54%] @ "29946000"
// RTL Simulation : 13 / 32 [84.66%] @ "32002000"
// RTL Simulation : 14 / 32 [84.73%] @ "34054000"
// RTL Simulation : 15 / 32 [84.86%] @ "36110000"
// RTL Simulation : 16 / 32 [84.92%] @ "38162000"
// RTL Simulation : 17 / 32 [85.05%] @ "40218000"
// RTL Simulation : 18 / 32 [85.12%] @ "42270000"
// RTL Simulation : 19 / 32 [85.24%] @ "44326000"
// RTL Simulation : 20 / 32 [85.31%] @ "46378000"
// RTL Simulation : 21 / 32 [85.44%] @ "48434000"
// RTL Simulation : 22 / 32 [85.50%] @ "50486000"
// RTL Simulation : 23 / 32 [85.63%] @ "52542000"
// RTL Simulation : 24 / 32 [85.70%] @ "54594000"
// RTL Simulation : 25 / 32 [85.82%] @ "56650000"
// RTL Simulation : 26 / 32 [85.89%] @ "58702000"
// RTL Simulation : 27 / 32 [86.02%] @ "60758000"
// RTL Simulation : 28 / 32 [86.08%] @ "62810000"
// RTL Simulation : 29 / 32 [86.21%] @ "64866000"
// RTL Simulation : 30 / 32 [86.28%] @ "66918000"
// RTL Simulation : 31 / 32 [86.40%] @ "68974000"
// RTL Simulation : 32 / 32 [100.00%] @ "71026000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 71050 ns : File "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.autotb.v" Line 250
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1206.383 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar 26 21:16:04 2022...
