$date
	Sun Oct 23 09:06:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#583448
b10 !
1"
#583450
b10 &
b10 %
1$
#583451
0"
#583454
b1 &
1#
b1 %
#583458
b0 &
b0 %
0#
0$
#1486917
b1101 !
1"
#1486918
b1101 &
b1101 %
1$
#1486919
0"
#1486922
b101000 &
b101000 %
#1486926
b10100 &
b10100 %
#1486930
b1010 &
b1010 %
#1486934
b101 &
b101 %
#1486938
b10000 &
b10000 %
#1486942
b1000 &
b1000 %
#1486946
b100 &
b100 %
#1486950
b10 &
b10 %
#1486954
b1 &
b1 %
1#
#1486958
b0 &
0#
b0 %
0$
#2513372
b101 !
1"
#2513374
b101 &
b101 %
1$
#2513375
0"
#2513378
b10000 &
b10000 %
#2513382
b1000 &
b1000 %
#2513386
b100 &
b100 %
#2513390
b10 &
b10 %
#2513394
b1 &
b1 %
1#
#2513398
b0 &
0#
b0 %
0$
#4500012
