
DAC_prototype_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a064  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  0800a210  0800a210  0000b210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3b8  0800a3b8  0000c040  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a3b8  0800a3b8  0000b3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3c0  0800a3c0  0000c040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3c0  0800a3c0  0000b3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3c4  0800a3c4  0000b3c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000040  20000000  0800a3c8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c040  2**0
                  CONTENTS
 10 .bss          00001324  20000040  20000040  0000c040  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001364  20001364  0000c040  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c040  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019bf3  00000000  00000000  0000c070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e94  00000000  00000000  00025c63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010e8  00000000  00000000  00029af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d83  00000000  00000000  0002abe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000289e8  00000000  00000000  0002b963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000169cb  00000000  00000000  0005434b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f3b8d  00000000  00000000  0006ad16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015e8a3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000463c  00000000  00000000  0015e8e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  00162f24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000040 	.word	0x20000040
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800a1f8 	.word	0x0800a1f8

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000044 	.word	0x20000044
 80001e8:	0800a1f8 	.word	0x0800a1f8

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800052c:	f000 fc54 	bl	8000dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000530:	f000 f814 	bl	800055c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000534:	f000 f8f8 	bl	8000728 <MX_GPIO_Init>
  MX_DMA_Init();
 8000538:	f000 f8d6 	bl	80006e8 <MX_DMA_Init>
  MX_USB_OTG_FS_PCD_Init();
 800053c:	f000 f8a6 	bl	800068c <MX_USB_OTG_FS_PCD_Init>
  MX_I2S3_Init();
 8000540:	f000 f876 	bl	8000630 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
  tusb_init();
 8000544:	2100      	movs	r1, #0
 8000546:	2000      	movs	r0, #0
 8000548:	f009 fd2a 	bl	8009fa0 <tusb_rhport_init>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 800054c:	2100      	movs	r1, #0
 800054e:	f04f 30ff 	mov.w	r0, #4294967295
 8000552:	f005 fdd5 	bl	8006100 <tud_task_ext>
}
 8000556:	bf00      	nop
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  tud_task();
 8000558:	bf00      	nop
 800055a:	e7f7      	b.n	800054c <main+0x24>

0800055c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b094      	sub	sp, #80	@ 0x50
 8000560:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000562:	f107 0320 	add.w	r3, r7, #32
 8000566:	2230      	movs	r2, #48	@ 0x30
 8000568:	2100      	movs	r1, #0
 800056a:	4618      	mov	r0, r3
 800056c:	f009 fe0a 	bl	800a184 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000570:	f107 030c 	add.w	r3, r7, #12
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
 8000578:	605a      	str	r2, [r3, #4]
 800057a:	609a      	str	r2, [r3, #8]
 800057c:	60da      	str	r2, [r3, #12]
 800057e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000580:	2300      	movs	r3, #0
 8000582:	60bb      	str	r3, [r7, #8]
 8000584:	4b28      	ldr	r3, [pc, #160]	@ (8000628 <SystemClock_Config+0xcc>)
 8000586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000588:	4a27      	ldr	r2, [pc, #156]	@ (8000628 <SystemClock_Config+0xcc>)
 800058a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800058e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000590:	4b25      	ldr	r3, [pc, #148]	@ (8000628 <SystemClock_Config+0xcc>)
 8000592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000594:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000598:	60bb      	str	r3, [r7, #8]
 800059a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800059c:	2300      	movs	r3, #0
 800059e:	607b      	str	r3, [r7, #4]
 80005a0:	4b22      	ldr	r3, [pc, #136]	@ (800062c <SystemClock_Config+0xd0>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a21      	ldr	r2, [pc, #132]	@ (800062c <SystemClock_Config+0xd0>)
 80005a6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80005aa:	6013      	str	r3, [r2, #0]
 80005ac:	4b1f      	ldr	r3, [pc, #124]	@ (800062c <SystemClock_Config+0xd0>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80005b4:	607b      	str	r3, [r7, #4]
 80005b6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005b8:	2301      	movs	r3, #1
 80005ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80005bc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80005c0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005c2:	2302      	movs	r3, #2
 80005c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005c6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005cc:	2304      	movs	r3, #4
 80005ce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80005d0:	23a8      	movs	r3, #168	@ 0xa8
 80005d2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d4:	2302      	movs	r3, #2
 80005d6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005d8:	2307      	movs	r3, #7
 80005da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005dc:	f107 0320 	add.w	r3, r7, #32
 80005e0:	4618      	mov	r0, r3
 80005e2:	f002 f801 	bl	80025e8 <HAL_RCC_OscConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005ec:	f000 f9a0 	bl	8000930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f0:	230f      	movs	r3, #15
 80005f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005f4:	2302      	movs	r3, #2
 80005f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f8:	2300      	movs	r3, #0
 80005fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005fc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000600:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000602:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000606:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000608:	f107 030c 	add.w	r3, r7, #12
 800060c:	2105      	movs	r1, #5
 800060e:	4618      	mov	r0, r3
 8000610:	f002 fa62 	bl	8002ad8 <HAL_RCC_ClockConfig>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800061a:	f000 f989 	bl	8000930 <Error_Handler>
  }
}
 800061e:	bf00      	nop
 8000620:	3750      	adds	r7, #80	@ 0x50
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40023800 	.word	0x40023800
 800062c:	40007000 	.word	0x40007000

08000630 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000634:	4b13      	ldr	r3, [pc, #76]	@ (8000684 <MX_I2S3_Init+0x54>)
 8000636:	4a14      	ldr	r2, [pc, #80]	@ (8000688 <MX_I2S3_Init+0x58>)
 8000638:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800063a:	4b12      	ldr	r3, [pc, #72]	@ (8000684 <MX_I2S3_Init+0x54>)
 800063c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000640:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000642:	4b10      	ldr	r3, [pc, #64]	@ (8000684 <MX_I2S3_Init+0x54>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000648:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_I2S3_Init+0x54>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800064e:	4b0d      	ldr	r3, [pc, #52]	@ (8000684 <MX_I2S3_Init+0x54>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000654:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <MX_I2S3_Init+0x54>)
 8000656:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800065a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800065c:	4b09      	ldr	r3, [pc, #36]	@ (8000684 <MX_I2S3_Init+0x54>)
 800065e:	2200      	movs	r2, #0
 8000660:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000662:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <MX_I2S3_Init+0x54>)
 8000664:	2200      	movs	r2, #0
 8000666:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000668:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <MX_I2S3_Init+0x54>)
 800066a:	2200      	movs	r2, #0
 800066c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800066e:	4805      	ldr	r0, [pc, #20]	@ (8000684 <MX_I2S3_Init+0x54>)
 8000670:	f001 fa0a 	bl	8001a88 <HAL_I2S_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800067a:	f000 f959 	bl	8000930 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	2000005c 	.word	0x2000005c
 8000688:	40003c00 	.word	0x40003c00

0800068c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000690:	4b14      	ldr	r3, [pc, #80]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000692:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000696:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000698:	4b12      	ldr	r3, [pc, #72]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800069a:	2204      	movs	r2, #4
 800069c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800069e:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006a0:	2202      	movs	r2, #2
 80006a2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80006a4:	4b0f      	ldr	r3, [pc, #60]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80006aa:	4b0e      	ldr	r3, [pc, #56]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006ac:	2202      	movs	r2, #2
 80006ae:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80006b0:	4b0c      	ldr	r3, [pc, #48]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80006b6:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80006bc:	4b09      	ldr	r3, [pc, #36]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006be:	2200      	movs	r2, #0
 80006c0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80006c2:	4b08      	ldr	r3, [pc, #32]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80006c8:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80006ce:	4805      	ldr	r0, [pc, #20]	@ (80006e4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80006d0:	f001 fe7a 	bl	80023c8 <HAL_PCD_Init>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80006da:	f000 f929 	bl	8000930 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000104 	.word	0x20000104

080006e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000724 <MX_DMA_Init+0x3c>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f6:	4a0b      	ldr	r2, [pc, #44]	@ (8000724 <MX_DMA_Init+0x3c>)
 80006f8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fe:	4b09      	ldr	r3, [pc, #36]	@ (8000724 <MX_DMA_Init+0x3c>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000702:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	2010      	movs	r0, #16
 8000710:	f000 fcd3 	bl	80010ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000714:	2010      	movs	r0, #16
 8000716:	f000 fcec 	bl	80010f2 <HAL_NVIC_EnableIRQ>

}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08c      	sub	sp, #48	@ 0x30
 800072c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072e:	f107 031c 	add.w	r3, r7, #28
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	61bb      	str	r3, [r7, #24]
 8000742:	4b75      	ldr	r3, [pc, #468]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	4a74      	ldr	r2, [pc, #464]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 8000748:	f043 0304 	orr.w	r3, r3, #4
 800074c:	6313      	str	r3, [r2, #48]	@ 0x30
 800074e:	4b72      	ldr	r3, [pc, #456]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	f003 0304 	and.w	r3, r3, #4
 8000756:	61bb      	str	r3, [r7, #24]
 8000758:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
 800075e:	4b6e      	ldr	r3, [pc, #440]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a6d      	ldr	r2, [pc, #436]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 8000764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b6b      	ldr	r3, [pc, #428]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000772:	617b      	str	r3, [r7, #20]
 8000774:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	613b      	str	r3, [r7, #16]
 800077a:	4b67      	ldr	r3, [pc, #412]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 800077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800077e:	4a66      	ldr	r2, [pc, #408]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 8000780:	f043 0301 	orr.w	r3, r3, #1
 8000784:	6313      	str	r3, [r2, #48]	@ 0x30
 8000786:	4b64      	ldr	r3, [pc, #400]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078a:	f003 0301 	and.w	r3, r3, #1
 800078e:	613b      	str	r3, [r7, #16]
 8000790:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	60fb      	str	r3, [r7, #12]
 8000796:	4b60      	ldr	r3, [pc, #384]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a5f      	ldr	r2, [pc, #380]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a2:	4b5d      	ldr	r3, [pc, #372]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	f003 0302 	and.w	r3, r3, #2
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	60bb      	str	r3, [r7, #8]
 80007b2:	4b59      	ldr	r3, [pc, #356]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	4a58      	ldr	r2, [pc, #352]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 80007b8:	f043 0308 	orr.w	r3, r3, #8
 80007bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007be:	4b56      	ldr	r3, [pc, #344]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	f003 0308 	and.w	r3, r3, #8
 80007c6:	60bb      	str	r3, [r7, #8]
 80007c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	4b52      	ldr	r3, [pc, #328]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	4a51      	ldr	r2, [pc, #324]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 80007d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007da:	4b4f      	ldr	r3, [pc, #316]	@ (8000918 <MX_GPIO_Init+0x1f0>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80007e6:	2200      	movs	r2, #0
 80007e8:	f244 0181 	movw	r1, #16513	@ 0x4081
 80007ec:	484b      	ldr	r0, [pc, #300]	@ (800091c <MX_GPIO_Init+0x1f4>)
 80007ee:	f001 f931 	bl	8001a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2140      	movs	r1, #64	@ 0x40
 80007f6:	484a      	ldr	r0, [pc, #296]	@ (8000920 <MX_GPIO_Init+0x1f8>)
 80007f8:	f001 f92c 	bl	8001a54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000800:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000802:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000806:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800080c:	f107 031c 	add.w	r3, r7, #28
 8000810:	4619      	mov	r1, r3
 8000812:	4844      	ldr	r0, [pc, #272]	@ (8000924 <MX_GPIO_Init+0x1fc>)
 8000814:	f000 ff72 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000818:	2332      	movs	r3, #50	@ 0x32
 800081a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800081c:	2302      	movs	r3, #2
 800081e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000820:	2300      	movs	r3, #0
 8000822:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000824:	2303      	movs	r3, #3
 8000826:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000828:	230b      	movs	r3, #11
 800082a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800082c:	f107 031c 	add.w	r3, r7, #28
 8000830:	4619      	mov	r1, r3
 8000832:	483c      	ldr	r0, [pc, #240]	@ (8000924 <MX_GPIO_Init+0x1fc>)
 8000834:	f000 ff62 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000838:	2386      	movs	r3, #134	@ 0x86
 800083a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083c:	2302      	movs	r3, #2
 800083e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000840:	2300      	movs	r3, #0
 8000842:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000844:	2303      	movs	r3, #3
 8000846:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000848:	230b      	movs	r3, #11
 800084a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084c:	f107 031c 	add.w	r3, r7, #28
 8000850:	4619      	mov	r1, r3
 8000852:	4835      	ldr	r0, [pc, #212]	@ (8000928 <MX_GPIO_Init+0x200>)
 8000854:	f000 ff52 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000858:	f244 0381 	movw	r3, #16513	@ 0x4081
 800085c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800085e:	2301      	movs	r3, #1
 8000860:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000862:	2300      	movs	r3, #0
 8000864:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000866:	2300      	movs	r3, #0
 8000868:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800086a:	f107 031c 	add.w	r3, r7, #28
 800086e:	4619      	mov	r1, r3
 8000870:	482a      	ldr	r0, [pc, #168]	@ (800091c <MX_GPIO_Init+0x1f4>)
 8000872:	f000 ff43 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000876:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800087a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087c:	2302      	movs	r3, #2
 800087e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	2300      	movs	r3, #0
 8000882:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000884:	2303      	movs	r3, #3
 8000886:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000888:	230b      	movs	r3, #11
 800088a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800088c:	f107 031c 	add.w	r3, r7, #28
 8000890:	4619      	mov	r1, r3
 8000892:	4822      	ldr	r0, [pc, #136]	@ (800091c <MX_GPIO_Init+0x1f4>)
 8000894:	f000 ff32 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000898:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800089c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089e:	2302      	movs	r3, #2
 80008a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a6:	2303      	movs	r3, #3
 80008a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008aa:	2307      	movs	r3, #7
 80008ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008ae:	f107 031c 	add.w	r3, r7, #28
 80008b2:	4619      	mov	r1, r3
 80008b4:	481d      	ldr	r0, [pc, #116]	@ (800092c <MX_GPIO_Init+0x204>)
 80008b6:	f000 ff21 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008ba:	2340      	movs	r3, #64	@ 0x40
 80008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008be:	2301      	movs	r3, #1
 80008c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c6:	2300      	movs	r3, #0
 80008c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008ca:	f107 031c 	add.w	r3, r7, #28
 80008ce:	4619      	mov	r1, r3
 80008d0:	4813      	ldr	r0, [pc, #76]	@ (8000920 <MX_GPIO_Init+0x1f8>)
 80008d2:	f000 ff13 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008d6:	2380      	movs	r3, #128	@ 0x80
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008da:	2300      	movs	r3, #0
 80008dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008e2:	f107 031c 	add.w	r3, r7, #28
 80008e6:	4619      	mov	r1, r3
 80008e8:	480d      	ldr	r0, [pc, #52]	@ (8000920 <MX_GPIO_Init+0x1f8>)
 80008ea:	f000 ff07 	bl	80016fc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80008ee:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80008f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f4:	2302      	movs	r3, #2
 80008f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008fc:	2303      	movs	r3, #3
 80008fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000900:	230b      	movs	r3, #11
 8000902:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	4619      	mov	r1, r3
 800090a:	4805      	ldr	r0, [pc, #20]	@ (8000920 <MX_GPIO_Init+0x1f8>)
 800090c:	f000 fef6 	bl	80016fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000910:	bf00      	nop
 8000912:	3730      	adds	r7, #48	@ 0x30
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40023800 	.word	0x40023800
 800091c:	40020400 	.word	0x40020400
 8000920:	40021800 	.word	0x40021800
 8000924:	40020800 	.word	0x40020800
 8000928:	40020000 	.word	0x40020000
 800092c:	40020c00 	.word	0x40020c00

08000930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000934:	b672      	cpsid	i
}
 8000936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <Error_Handler+0x8>

0800093c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	607b      	str	r3, [r7, #4]
 8000946:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <HAL_MspInit+0x4c>)
 8000948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800094a:	4a0f      	ldr	r2, [pc, #60]	@ (8000988 <HAL_MspInit+0x4c>)
 800094c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000950:	6453      	str	r3, [r2, #68]	@ 0x44
 8000952:	4b0d      	ldr	r3, [pc, #52]	@ (8000988 <HAL_MspInit+0x4c>)
 8000954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	603b      	str	r3, [r7, #0]
 8000962:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <HAL_MspInit+0x4c>)
 8000964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000966:	4a08      	ldr	r2, [pc, #32]	@ (8000988 <HAL_MspInit+0x4c>)
 8000968:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800096c:	6413      	str	r3, [r2, #64]	@ 0x40
 800096e:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <HAL_MspInit+0x4c>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000972:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40023800 	.word	0x40023800

0800098c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b096      	sub	sp, #88	@ 0x58
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000994:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000998:	2200      	movs	r2, #0
 800099a:	601a      	str	r2, [r3, #0]
 800099c:	605a      	str	r2, [r3, #4]
 800099e:	609a      	str	r2, [r3, #8]
 80009a0:	60da      	str	r2, [r3, #12]
 80009a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	2230      	movs	r2, #48	@ 0x30
 80009aa:	2100      	movs	r1, #0
 80009ac:	4618      	mov	r0, r3
 80009ae:	f009 fbe9 	bl	800a184 <memset>
  if(hi2s->Instance==SPI3)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4a4a      	ldr	r2, [pc, #296]	@ (8000ae0 <HAL_I2S_MspInit+0x154>)
 80009b8:	4293      	cmp	r3, r2
 80009ba:	f040 808d 	bne.w	8000ad8 <HAL_I2S_MspInit+0x14c>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80009be:	2301      	movs	r3, #1
 80009c0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80009c2:	23c0      	movs	r3, #192	@ 0xc0
 80009c4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80009c6:	2302      	movs	r3, #2
 80009c8:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ca:	f107 0314 	add.w	r3, r7, #20
 80009ce:	4618      	mov	r0, r3
 80009d0:	f002 fa6e 	bl	8002eb0 <HAL_RCCEx_PeriphCLKConfig>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 80009da:	f7ff ffa9 	bl	8000930 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	4b40      	ldr	r3, [pc, #256]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 80009e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009e6:	4a3f      	ldr	r2, [pc, #252]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 80009e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ee:	4b3d      	ldr	r3, [pc, #244]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 80009f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	4b39      	ldr	r3, [pc, #228]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	4a38      	ldr	r2, [pc, #224]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 8000a04:	f043 0301 	orr.w	r3, r3, #1
 8000a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a0a:	4b36      	ldr	r3, [pc, #216]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	f003 0301 	and.w	r3, r3, #1
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	60bb      	str	r3, [r7, #8]
 8000a1a:	4b32      	ldr	r3, [pc, #200]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1e:	4a31      	ldr	r2, [pc, #196]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 8000a20:	f043 0304 	orr.w	r3, r3, #4
 8000a24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a26:	4b2f      	ldr	r3, [pc, #188]	@ (8000ae4 <HAL_I2S_MspInit+0x158>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	f003 0304 	and.w	r3, r3, #4
 8000a2e:	60bb      	str	r3, [r7, #8]
 8000a30:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA15     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a36:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a40:	2300      	movs	r3, #0
 8000a42:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a44:	2306      	movs	r3, #6
 8000a46:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a48:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4826      	ldr	r0, [pc, #152]	@ (8000ae8 <HAL_I2S_MspInit+0x15c>)
 8000a50:	f000 fe54 	bl	80016fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000a54:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a58:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a62:	2300      	movs	r3, #0
 8000a64:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a66:	2306      	movs	r3, #6
 8000a68:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a6a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000a6e:	4619      	mov	r1, r3
 8000a70:	481e      	ldr	r0, [pc, #120]	@ (8000aec <HAL_I2S_MspInit+0x160>)
 8000a72:	f000 fe43 	bl	80016fc <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8000a76:	4b1e      	ldr	r3, [pc, #120]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000a78:	4a1e      	ldr	r2, [pc, #120]	@ (8000af4 <HAL_I2S_MspInit+0x168>)
 8000a7a:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8000a7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a82:	4b1b      	ldr	r3, [pc, #108]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000a84:	2240      	movs	r2, #64	@ 0x40
 8000a86:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a88:	4b19      	ldr	r3, [pc, #100]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a8e:	4b18      	ldr	r3, [pc, #96]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000a90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a94:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a96:	4b16      	ldr	r3, [pc, #88]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000a98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000a9c:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a9e:	4b14      	ldr	r3, [pc, #80]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000aa0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aa4:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8000aa6:	4b12      	ldr	r3, [pc, #72]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000aa8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000aac:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000aae:	4b10      	ldr	r3, [pc, #64]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000ab0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000ab4:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8000abc:	480c      	ldr	r0, [pc, #48]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000abe:	f000 fb33 	bl	8001128 <HAL_DMA_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <HAL_I2S_MspInit+0x140>
    {
      Error_Handler();
 8000ac8:	f7ff ff32 	bl	8000930 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a08      	ldr	r2, [pc, #32]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000ad0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ad2:	4a07      	ldr	r2, [pc, #28]	@ (8000af0 <HAL_I2S_MspInit+0x164>)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000ad8:	bf00      	nop
 8000ada:	3758      	adds	r7, #88	@ 0x58
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40003c00 	.word	0x40003c00
 8000ae4:	40023800 	.word	0x40023800
 8000ae8:	40020000 	.word	0x40020000
 8000aec:	40020800 	.word	0x40020800
 8000af0:	200000a4 	.word	0x200000a4
 8000af4:	40026088 	.word	0x40026088

08000af8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b08a      	sub	sp, #40	@ 0x28
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
 8000b0e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000b18:	d147      	bne.n	8000baa <HAL_PCD_MspInit+0xb2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	613b      	str	r3, [r7, #16]
 8000b1e:	4b25      	ldr	r3, [pc, #148]	@ (8000bb4 <HAL_PCD_MspInit+0xbc>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	4a24      	ldr	r2, [pc, #144]	@ (8000bb4 <HAL_PCD_MspInit+0xbc>)
 8000b24:	f043 0301 	orr.w	r3, r3, #1
 8000b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2a:	4b22      	ldr	r3, [pc, #136]	@ (8000bb4 <HAL_PCD_MspInit+0xbc>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	613b      	str	r3, [r7, #16]
 8000b34:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b36:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b44:	2303      	movs	r3, #3
 8000b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b48:	230a      	movs	r3, #10
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4c:	f107 0314 	add.w	r3, r7, #20
 8000b50:	4619      	mov	r1, r3
 8000b52:	4819      	ldr	r0, [pc, #100]	@ (8000bb8 <HAL_PCD_MspInit+0xc0>)
 8000b54:	f000 fdd2 	bl	80016fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000b58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b62:	2300      	movs	r3, #0
 8000b64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4812      	ldr	r0, [pc, #72]	@ (8000bb8 <HAL_PCD_MspInit+0xc0>)
 8000b6e:	f000 fdc5 	bl	80016fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000b72:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <HAL_PCD_MspInit+0xbc>)
 8000b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b76:	4a0f      	ldr	r2, [pc, #60]	@ (8000bb4 <HAL_PCD_MspInit+0xbc>)
 8000b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b7c:	6353      	str	r3, [r2, #52]	@ 0x34
 8000b7e:	2300      	movs	r3, #0
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb4 <HAL_PCD_MspInit+0xbc>)
 8000b84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b86:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb4 <HAL_PCD_MspInit+0xbc>)
 8000b88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b8e:	4b09      	ldr	r3, [pc, #36]	@ (8000bb4 <HAL_PCD_MspInit+0xbc>)
 8000b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	2043      	movs	r0, #67	@ 0x43
 8000ba0:	f000 fa8b 	bl	80010ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8000ba4:	2043      	movs	r0, #67	@ 0x43
 8000ba6:	f000 faa4 	bl	80010f2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000baa:	bf00      	nop
 8000bac:	3728      	adds	r7, #40	@ 0x28
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40023800 	.word	0x40023800
 8000bb8:	40020000 	.word	0x40020000

08000bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <NMI_Handler+0x4>

08000bc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <HardFault_Handler+0x4>

08000bcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <MemManage_Handler+0x4>

08000bd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <BusFault_Handler+0x4>

08000bdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <UsageFault_Handler+0x4>

08000be4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr

08000bf2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfe:	4770      	bx	lr

08000c00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c12:	f000 f933 	bl	8000e7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8000c20:	4802      	ldr	r0, [pc, #8]	@ (8000c2c <DMA1_Stream5_IRQHandler+0x10>)
 8000c22:	f000 fb2f 	bl	8001284 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200000a4 	.word	0x200000a4

08000c30 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
  tud_int_handler(0);
 8000c34:	2000      	movs	r0, #0
 8000c36:	f008 fe23 	bl	8009880 <dcd_int_handler>
  /* USER CODE END OTG_FS_IRQn 0 */
//  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
	...

08000c40 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <SystemInit+0x20>)
 8000c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c4a:	4a05      	ldr	r2, [pc, #20]	@ (8000c60 <SystemInit+0x20>)
 8000c4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <tud_descriptor_device_cb>:
};

// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  return (uint8_t const *)&desc_device;
 8000c68:	4b02      	ldr	r3, [pc, #8]	@ (8000c74 <tud_descriptor_device_cb+0x10>)
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	0800a270 	.word	0x0800a270

08000c78 <tud_descriptor_configuration_cb>:

// Invoked when received GET CONFIGURATION DESCRIPTOR
// Application return pointer to descriptor
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	71fb      	strb	r3, [r7, #7]
    return desc_uac1_configuration;
  } else {
    return desc_uac2_configuration;
  }
#else
  return desc_uac1_configuration;
 8000c82:	4b03      	ldr	r3, [pc, #12]	@ (8000c90 <tud_descriptor_configuration_cb+0x18>)
#endif
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	0800a284 	.word	0x0800a284

08000c94 <tud_descriptor_string_cb>:

static uint16_t _desc_str[32 + 1];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const *tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b088      	sub	sp, #32
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	460a      	mov	r2, r1
 8000c9e:	71fb      	strb	r3, [r7, #7]
 8000ca0:	4613      	mov	r3, r2
 8000ca2:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  size_t chr_count;

  switch ( index ) {
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d002      	beq.n	8000cb0 <tud_descriptor_string_cb+0x1c>
 8000caa:	2b03      	cmp	r3, #3
 8000cac:	d009      	beq.n	8000cc2 <tud_descriptor_string_cb+0x2e>
 8000cae:	e028      	b.n	8000d02 <tud_descriptor_string_cb+0x6e>
    case STRID_LANGID:
      memcpy(&_desc_str[1], string_desc_arr[0], 2);
 8000cb0:	4b31      	ldr	r3, [pc, #196]	@ (8000d78 <tud_descriptor_string_cb+0xe4>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	881b      	ldrh	r3, [r3, #0]
 8000cb6:	b29a      	uxth	r2, r3
 8000cb8:	4b30      	ldr	r3, [pc, #192]	@ (8000d7c <tud_descriptor_string_cb+0xe8>)
 8000cba:	805a      	strh	r2, [r3, #2]
      chr_count = 1;
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	61fb      	str	r3, [r7, #28]
      break;
 8000cc0:	e04a      	b.n	8000d58 <tud_descriptor_string_cb+0xc4>

    case STRID_SERIAL:
      // : ID
      {
        const char* serial_str = "123456";
 8000cc2:	4b2f      	ldr	r3, [pc, #188]	@ (8000d80 <tud_descriptor_string_cb+0xec>)
 8000cc4:	613b      	str	r3, [r7, #16]
        chr_count = strlen(serial_str);
 8000cc6:	6938      	ldr	r0, [r7, #16]
 8000cc8:	f7ff fa90 	bl	80001ec <strlen>
 8000ccc:	61f8      	str	r0, [r7, #28]
        if (chr_count > 31) chr_count = 31;
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	2b1f      	cmp	r3, #31
 8000cd2:	d901      	bls.n	8000cd8 <tud_descriptor_string_cb+0x44>
 8000cd4:	231f      	movs	r3, #31
 8000cd6:	61fb      	str	r3, [r7, #28]

        for (size_t i = 0; i < chr_count; i++) {
 8000cd8:	2300      	movs	r3, #0
 8000cda:	61bb      	str	r3, [r7, #24]
 8000cdc:	e00c      	b.n	8000cf8 <tud_descriptor_string_cb+0x64>
          _desc_str[1 + i] = serial_str[i];
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	69bb      	ldr	r3, [r7, #24]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	781a      	ldrb	r2, [r3, #0]
 8000ce6:	69bb      	ldr	r3, [r7, #24]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	4611      	mov	r1, r2
 8000cec:	4a23      	ldr	r2, [pc, #140]	@ (8000d7c <tud_descriptor_string_cb+0xe8>)
 8000cee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (size_t i = 0; i < chr_count; i++) {
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	61bb      	str	r3, [r7, #24]
 8000cf8:	69ba      	ldr	r2, [r7, #24]
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d3ee      	bcc.n	8000cde <tud_descriptor_string_cb+0x4a>
        }
      }
      break;
 8000d00:	e02a      	b.n	8000d58 <tud_descriptor_string_cb+0xc4>

    default:
      // Note: the 0xEE index string is a Microsoft OS 1.0 Descriptors.
      // https://docs.microsoft.com/en-us/windows-hardware/drivers/usbcon/microsoft-defined-usb-descriptors

      if ( !(index < sizeof(string_desc_arr) / sizeof(string_desc_arr[0])) ) return NULL;
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	2b05      	cmp	r3, #5
 8000d06:	d901      	bls.n	8000d0c <tud_descriptor_string_cb+0x78>
 8000d08:	2300      	movs	r3, #0
 8000d0a:	e031      	b.n	8000d70 <tud_descriptor_string_cb+0xdc>

      const char *str = string_desc_arr[index];
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
 8000d0e:	4a1a      	ldr	r2, [pc, #104]	@ (8000d78 <tud_descriptor_string_cb+0xe4>)
 8000d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d14:	60fb      	str	r3, [r7, #12]

      // Cap at max char
      chr_count = strlen(str);
 8000d16:	68f8      	ldr	r0, [r7, #12]
 8000d18:	f7ff fa68 	bl	80001ec <strlen>
 8000d1c:	61f8      	str	r0, [r7, #28]
      size_t const max_count = sizeof(_desc_str) / sizeof(_desc_str[0]) - 1; // -1 for string type
 8000d1e:	2320      	movs	r3, #32
 8000d20:	60bb      	str	r3, [r7, #8]
      if ( chr_count > max_count ) chr_count = max_count;
 8000d22:	69fa      	ldr	r2, [r7, #28]
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	429a      	cmp	r2, r3
 8000d28:	d901      	bls.n	8000d2e <tud_descriptor_string_cb+0x9a>
 8000d2a:	68bb      	ldr	r3, [r7, #8]
 8000d2c:	61fb      	str	r3, [r7, #28]

      // Convert ASCII string into UTF-16
      for ( size_t i = 0; i < chr_count; i++ ) {
 8000d2e:	2300      	movs	r3, #0
 8000d30:	617b      	str	r3, [r7, #20]
 8000d32:	e00c      	b.n	8000d4e <tud_descriptor_string_cb+0xba>
        _desc_str[1 + i] = str[i];
 8000d34:	68fa      	ldr	r2, [r7, #12]
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	4413      	add	r3, r2
 8000d3a:	781a      	ldrb	r2, [r3, #0]
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	4611      	mov	r1, r2
 8000d42:	4a0e      	ldr	r2, [pc, #56]	@ (8000d7c <tud_descriptor_string_cb+0xe8>)
 8000d44:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      for ( size_t i = 0; i < chr_count; i++ ) {
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	617b      	str	r3, [r7, #20]
 8000d4e:	697a      	ldr	r2, [r7, #20]
 8000d50:	69fb      	ldr	r3, [r7, #28]
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d3ee      	bcc.n	8000d34 <tud_descriptor_string_cb+0xa0>
      }
      break;
 8000d56:	bf00      	nop
  }

  // first byte is length (including header), second byte is string type
  _desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8) | (2 * chr_count + 2));
 8000d58:	69fb      	ldr	r3, [r7, #28]
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	005b      	lsls	r3, r3, #1
 8000d62:	b29b      	uxth	r3, r3
 8000d64:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000d68:	b29a      	uxth	r2, r3
 8000d6a:	4b04      	ldr	r3, [pc, #16]	@ (8000d7c <tud_descriptor_string_cb+0xe8>)
 8000d6c:	801a      	strh	r2, [r3, #0]

  return _desc_str;
 8000d6e:	4b03      	ldr	r3, [pc, #12]	@ (8000d7c <tud_descriptor_string_cb+0xe8>)
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3720      	adds	r7, #32
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	20000004 	.word	0x20000004
 8000d7c:	200005e8 	.word	0x200005e8
 8000d80:	0800a258 	.word	0x0800a258

08000d84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000d84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dbc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d88:	f7ff ff5a 	bl	8000c40 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d8c:	480c      	ldr	r0, [pc, #48]	@ (8000dc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d8e:	490d      	ldr	r1, [pc, #52]	@ (8000dc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d90:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d94:	e002      	b.n	8000d9c <LoopCopyDataInit>

08000d96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9a:	3304      	adds	r3, #4

08000d9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da0:	d3f9      	bcc.n	8000d96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dcc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000da4:	4c0a      	ldr	r4, [pc, #40]	@ (8000dd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da8:	e001      	b.n	8000dae <LoopFillZerobss>

08000daa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000daa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dac:	3204      	adds	r2, #4

08000dae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db0:	d3fb      	bcc.n	8000daa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000db2:	f009 f9ef 	bl	800a194 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000db6:	f7ff fbb7 	bl	8000528 <main>
  bx  lr    
 8000dba:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000dbc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc4:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 8000dc8:	0800a3c8 	.word	0x0800a3c8
  ldr r2, =_sbss
 8000dcc:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 8000dd0:	20001364 	.word	0x20001364

08000dd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dd4:	e7fe      	b.n	8000dd4 <ADC_IRQHandler>
	...

08000dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8000e18 <HAL_Init+0x40>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a0d      	ldr	r2, [pc, #52]	@ (8000e18 <HAL_Init+0x40>)
 8000de2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000de6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000de8:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <HAL_Init+0x40>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <HAL_Init+0x40>)
 8000dee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000df2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df4:	4b08      	ldr	r3, [pc, #32]	@ (8000e18 <HAL_Init+0x40>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a07      	ldr	r2, [pc, #28]	@ (8000e18 <HAL_Init+0x40>)
 8000dfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e00:	2003      	movs	r0, #3
 8000e02:	f000 f94f 	bl	80010a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e06:	2000      	movs	r0, #0
 8000e08:	f000 f808 	bl	8000e1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e0c:	f7ff fd96 	bl	800093c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e10:	2300      	movs	r3, #0
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40023c00 	.word	0x40023c00

08000e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <HAL_InitTick+0x54>)
 8000e26:	681a      	ldr	r2, [r3, #0]
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <HAL_InitTick+0x58>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e32:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 f967 	bl	800110e <HAL_SYSTICK_Config>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e00e      	b.n	8000e68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2b0f      	cmp	r3, #15
 8000e4e:	d80a      	bhi.n	8000e66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e50:	2200      	movs	r2, #0
 8000e52:	6879      	ldr	r1, [r7, #4]
 8000e54:	f04f 30ff 	mov.w	r0, #4294967295
 8000e58:	f000 f92f 	bl	80010ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e5c:	4a06      	ldr	r2, [pc, #24]	@ (8000e78 <HAL_InitTick+0x5c>)
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e62:	2300      	movs	r3, #0
 8000e64:	e000      	b.n	8000e68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	20000000 	.word	0x20000000
 8000e74:	20000020 	.word	0x20000020
 8000e78:	2000001c 	.word	0x2000001c

08000e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <HAL_IncTick+0x20>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <HAL_IncTick+0x24>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	4a04      	ldr	r2, [pc, #16]	@ (8000ea0 <HAL_IncTick+0x24>)
 8000e8e:	6013      	str	r3, [r2, #0]
}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	20000020 	.word	0x20000020
 8000ea0:	2000062c 	.word	0x2000062c

08000ea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ea8:	4b03      	ldr	r3, [pc, #12]	@ (8000eb8 <HAL_GetTick+0x14>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	2000062c 	.word	0x2000062c

08000ebc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ec4:	f7ff ffee 	bl	8000ea4 <HAL_GetTick>
 8000ec8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ed4:	d005      	beq.n	8000ee2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8000f00 <HAL_Delay+0x44>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	461a      	mov	r2, r3
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	4413      	add	r3, r2
 8000ee0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ee2:	bf00      	nop
 8000ee4:	f7ff ffde 	bl	8000ea4 <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	68bb      	ldr	r3, [r7, #8]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	68fa      	ldr	r2, [r7, #12]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d8f7      	bhi.n	8000ee4 <HAL_Delay+0x28>
  {
  }
}
 8000ef4:	bf00      	nop
 8000ef6:	bf00      	nop
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000020 	.word	0x20000020

08000f04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	f003 0307 	and.w	r3, r3, #7
 8000f12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f14:	4b0c      	ldr	r3, [pc, #48]	@ (8000f48 <__NVIC_SetPriorityGrouping+0x44>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f1a:	68ba      	ldr	r2, [r7, #8]
 8000f1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f20:	4013      	ands	r3, r2
 8000f22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f36:	4a04      	ldr	r2, [pc, #16]	@ (8000f48 <__NVIC_SetPriorityGrouping+0x44>)
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	60d3      	str	r3, [r2, #12]
}
 8000f3c:	bf00      	nop
 8000f3e:	3714      	adds	r7, #20
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	e000ed00 	.word	0xe000ed00

08000f4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f50:	4b04      	ldr	r3, [pc, #16]	@ (8000f64 <__NVIC_GetPriorityGrouping+0x18>)
 8000f52:	68db      	ldr	r3, [r3, #12]
 8000f54:	0a1b      	lsrs	r3, r3, #8
 8000f56:	f003 0307 	and.w	r3, r3, #7
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	e000ed00 	.word	0xe000ed00

08000f68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	4603      	mov	r3, r0
 8000f70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	db0b      	blt.n	8000f92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
 8000f7c:	f003 021f 	and.w	r2, r3, #31
 8000f80:	4907      	ldr	r1, [pc, #28]	@ (8000fa0 <__NVIC_EnableIRQ+0x38>)
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	095b      	lsrs	r3, r3, #5
 8000f88:	2001      	movs	r0, #1
 8000f8a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f92:	bf00      	nop
 8000f94:	370c      	adds	r7, #12
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	e000e100 	.word	0xe000e100

08000fa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	6039      	str	r1, [r7, #0]
 8000fae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	db0a      	blt.n	8000fce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	b2da      	uxtb	r2, r3
 8000fbc:	490c      	ldr	r1, [pc, #48]	@ (8000ff0 <__NVIC_SetPriority+0x4c>)
 8000fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc2:	0112      	lsls	r2, r2, #4
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	440b      	add	r3, r1
 8000fc8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fcc:	e00a      	b.n	8000fe4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	b2da      	uxtb	r2, r3
 8000fd2:	4908      	ldr	r1, [pc, #32]	@ (8000ff4 <__NVIC_SetPriority+0x50>)
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f003 030f 	and.w	r3, r3, #15
 8000fda:	3b04      	subs	r3, #4
 8000fdc:	0112      	lsls	r2, r2, #4
 8000fde:	b2d2      	uxtb	r2, r2
 8000fe0:	440b      	add	r3, r1
 8000fe2:	761a      	strb	r2, [r3, #24]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	e000e100 	.word	0xe000e100
 8000ff4:	e000ed00 	.word	0xe000ed00

08000ff8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b089      	sub	sp, #36	@ 0x24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f1c3 0307 	rsb	r3, r3, #7
 8001012:	2b04      	cmp	r3, #4
 8001014:	bf28      	it	cs
 8001016:	2304      	movcs	r3, #4
 8001018:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	3304      	adds	r3, #4
 800101e:	2b06      	cmp	r3, #6
 8001020:	d902      	bls.n	8001028 <NVIC_EncodePriority+0x30>
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3b03      	subs	r3, #3
 8001026:	e000      	b.n	800102a <NVIC_EncodePriority+0x32>
 8001028:	2300      	movs	r3, #0
 800102a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800102c:	f04f 32ff 	mov.w	r2, #4294967295
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	43da      	mvns	r2, r3
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	401a      	ands	r2, r3
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001040:	f04f 31ff 	mov.w	r1, #4294967295
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	fa01 f303 	lsl.w	r3, r1, r3
 800104a:	43d9      	mvns	r1, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001050:	4313      	orrs	r3, r2
         );
}
 8001052:	4618      	mov	r0, r3
 8001054:	3724      	adds	r7, #36	@ 0x24
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	3b01      	subs	r3, #1
 800106c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001070:	d301      	bcc.n	8001076 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001072:	2301      	movs	r3, #1
 8001074:	e00f      	b.n	8001096 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001076:	4a0a      	ldr	r2, [pc, #40]	@ (80010a0 <SysTick_Config+0x40>)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	3b01      	subs	r3, #1
 800107c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800107e:	210f      	movs	r1, #15
 8001080:	f04f 30ff 	mov.w	r0, #4294967295
 8001084:	f7ff ff8e 	bl	8000fa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001088:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <SysTick_Config+0x40>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800108e:	4b04      	ldr	r3, [pc, #16]	@ (80010a0 <SysTick_Config+0x40>)
 8001090:	2207      	movs	r2, #7
 8001092:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3708      	adds	r7, #8
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	e000e010 	.word	0xe000e010

080010a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f7ff ff29 	bl	8000f04 <__NVIC_SetPriorityGrouping>
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b086      	sub	sp, #24
 80010be:	af00      	add	r7, sp, #0
 80010c0:	4603      	mov	r3, r0
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010cc:	f7ff ff3e 	bl	8000f4c <__NVIC_GetPriorityGrouping>
 80010d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010d2:	687a      	ldr	r2, [r7, #4]
 80010d4:	68b9      	ldr	r1, [r7, #8]
 80010d6:	6978      	ldr	r0, [r7, #20]
 80010d8:	f7ff ff8e 	bl	8000ff8 <NVIC_EncodePriority>
 80010dc:	4602      	mov	r2, r0
 80010de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e2:	4611      	mov	r1, r2
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff5d 	bl	8000fa4 <__NVIC_SetPriority>
}
 80010ea:	bf00      	nop
 80010ec:	3718      	adds	r7, #24
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	4603      	mov	r3, r0
 80010fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ff31 	bl	8000f68 <__NVIC_EnableIRQ>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b082      	sub	sp, #8
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001116:	6878      	ldr	r0, [r7, #4]
 8001118:	f7ff ffa2 	bl	8001060 <SysTick_Config>
 800111c:	4603      	mov	r3, r0
}
 800111e:	4618      	mov	r0, r3
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
	...

08001128 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001130:	2300      	movs	r3, #0
 8001132:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001134:	f7ff feb6 	bl	8000ea4 <HAL_GetTick>
 8001138:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d101      	bne.n	8001144 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001140:	2301      	movs	r3, #1
 8001142:	e099      	b.n	8001278 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2202      	movs	r2, #2
 8001148:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2200      	movs	r2, #0
 8001150:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f022 0201 	bic.w	r2, r2, #1
 8001162:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001164:	e00f      	b.n	8001186 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001166:	f7ff fe9d 	bl	8000ea4 <HAL_GetTick>
 800116a:	4602      	mov	r2, r0
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	2b05      	cmp	r3, #5
 8001172:	d908      	bls.n	8001186 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2220      	movs	r2, #32
 8001178:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2203      	movs	r2, #3
 800117e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001182:	2303      	movs	r3, #3
 8001184:	e078      	b.n	8001278 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1e8      	bne.n	8001166 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800119c:	697a      	ldr	r2, [r7, #20]
 800119e:	4b38      	ldr	r3, [pc, #224]	@ (8001280 <HAL_DMA_Init+0x158>)
 80011a0:	4013      	ands	r3, r2
 80011a2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	691b      	ldr	r3, [r3, #16]
 80011b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6a1b      	ldr	r3, [r3, #32]
 80011d0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011d2:	697a      	ldr	r2, [r7, #20]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011dc:	2b04      	cmp	r3, #4
 80011de:	d107      	bne.n	80011f0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e8:	4313      	orrs	r3, r2
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	697a      	ldr	r2, [r7, #20]
 80011f6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	f023 0307 	bic.w	r3, r3, #7
 8001206:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800120c:	697a      	ldr	r2, [r7, #20]
 800120e:	4313      	orrs	r3, r2
 8001210:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001216:	2b04      	cmp	r3, #4
 8001218:	d117      	bne.n	800124a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800121e:	697a      	ldr	r2, [r7, #20]
 8001220:	4313      	orrs	r3, r2
 8001222:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001228:	2b00      	cmp	r3, #0
 800122a:	d00e      	beq.n	800124a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f000 f9e9 	bl	8001604 <DMA_CheckFifoParam>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d008      	beq.n	800124a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2240      	movs	r2, #64	@ 0x40
 800123c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2201      	movs	r2, #1
 8001242:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001246:	2301      	movs	r3, #1
 8001248:	e016      	b.n	8001278 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	697a      	ldr	r2, [r7, #20]
 8001250:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f000 f9a0 	bl	8001598 <DMA_CalcBaseAndBitshift>
 8001258:	4603      	mov	r3, r0
 800125a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001260:	223f      	movs	r2, #63	@ 0x3f
 8001262:	409a      	lsls	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2201      	movs	r2, #1
 8001272:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001276:	2300      	movs	r3, #0
}
 8001278:	4618      	mov	r0, r3
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	f010803f 	.word	0xf010803f

08001284 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b086      	sub	sp, #24
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800128c:	2300      	movs	r3, #0
 800128e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001290:	4b8e      	ldr	r3, [pc, #568]	@ (80014cc <HAL_DMA_IRQHandler+0x248>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a8e      	ldr	r2, [pc, #568]	@ (80014d0 <HAL_DMA_IRQHandler+0x24c>)
 8001296:	fba2 2303 	umull	r2, r3, r2, r3
 800129a:	0a9b      	lsrs	r3, r3, #10
 800129c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012ae:	2208      	movs	r2, #8
 80012b0:	409a      	lsls	r2, r3
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	4013      	ands	r3, r2
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d01a      	beq.n	80012f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0304 	and.w	r3, r3, #4
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d013      	beq.n	80012f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f022 0204 	bic.w	r2, r2, #4
 80012d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012dc:	2208      	movs	r2, #8
 80012de:	409a      	lsls	r2, r3
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012e8:	f043 0201 	orr.w	r2, r3, #1
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012f4:	2201      	movs	r2, #1
 80012f6:	409a      	lsls	r2, r3
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4013      	ands	r3, r2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d012      	beq.n	8001326 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	695b      	ldr	r3, [r3, #20]
 8001306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800130a:	2b00      	cmp	r3, #0
 800130c:	d00b      	beq.n	8001326 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001312:	2201      	movs	r2, #1
 8001314:	409a      	lsls	r2, r3
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800131e:	f043 0202 	orr.w	r2, r3, #2
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800132a:	2204      	movs	r2, #4
 800132c:	409a      	lsls	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4013      	ands	r3, r2
 8001332:	2b00      	cmp	r3, #0
 8001334:	d012      	beq.n	800135c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0302 	and.w	r3, r3, #2
 8001340:	2b00      	cmp	r3, #0
 8001342:	d00b      	beq.n	800135c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001348:	2204      	movs	r2, #4
 800134a:	409a      	lsls	r2, r3
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001354:	f043 0204 	orr.w	r2, r3, #4
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001360:	2210      	movs	r2, #16
 8001362:	409a      	lsls	r2, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4013      	ands	r3, r2
 8001368:	2b00      	cmp	r3, #0
 800136a:	d043      	beq.n	80013f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0308 	and.w	r3, r3, #8
 8001376:	2b00      	cmp	r3, #0
 8001378:	d03c      	beq.n	80013f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800137e:	2210      	movs	r2, #16
 8001380:	409a      	lsls	r2, r3
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d018      	beq.n	80013c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d108      	bne.n	80013b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d024      	beq.n	80013f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	4798      	blx	r3
 80013b2:	e01f      	b.n	80013f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d01b      	beq.n	80013f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	4798      	blx	r3
 80013c4:	e016      	b.n	80013f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d107      	bne.n	80013e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 0208 	bic.w	r2, r2, #8
 80013e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d003      	beq.n	80013f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013f8:	2220      	movs	r2, #32
 80013fa:	409a      	lsls	r2, r3
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	4013      	ands	r3, r2
 8001400:	2b00      	cmp	r3, #0
 8001402:	f000 808f 	beq.w	8001524 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0310 	and.w	r3, r3, #16
 8001410:	2b00      	cmp	r3, #0
 8001412:	f000 8087 	beq.w	8001524 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800141a:	2220      	movs	r2, #32
 800141c:	409a      	lsls	r2, r3
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b05      	cmp	r3, #5
 800142c:	d136      	bne.n	800149c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f022 0216 	bic.w	r2, r2, #22
 800143c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	695a      	ldr	r2, [r3, #20]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800144c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001452:	2b00      	cmp	r3, #0
 8001454:	d103      	bne.n	800145e <HAL_DMA_IRQHandler+0x1da>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800145a:	2b00      	cmp	r3, #0
 800145c:	d007      	beq.n	800146e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f022 0208 	bic.w	r2, r2, #8
 800146c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001472:	223f      	movs	r2, #63	@ 0x3f
 8001474:	409a      	lsls	r2, r3
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2201      	movs	r2, #1
 800147e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2200      	movs	r2, #0
 8001486:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800148e:	2b00      	cmp	r3, #0
 8001490:	d07e      	beq.n	8001590 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	4798      	blx	r3
        }
        return;
 800149a:	e079      	b.n	8001590 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d01d      	beq.n	80014e6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d10d      	bne.n	80014d4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d031      	beq.n	8001524 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	4798      	blx	r3
 80014c8:	e02c      	b.n	8001524 <HAL_DMA_IRQHandler+0x2a0>
 80014ca:	bf00      	nop
 80014cc:	20000000 	.word	0x20000000
 80014d0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d023      	beq.n	8001524 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	4798      	blx	r3
 80014e4:	e01e      	b.n	8001524 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d10f      	bne.n	8001514 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f022 0210 	bic.w	r2, r2, #16
 8001502:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2201      	movs	r2, #1
 8001508:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001518:	2b00      	cmp	r3, #0
 800151a:	d003      	beq.n	8001524 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001528:	2b00      	cmp	r3, #0
 800152a:	d032      	beq.n	8001592 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	2b00      	cmp	r3, #0
 8001536:	d022      	beq.n	800157e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	2205      	movs	r2, #5
 800153c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f022 0201 	bic.w	r2, r2, #1
 800154e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	3301      	adds	r3, #1
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	429a      	cmp	r2, r3
 800155a:	d307      	bcc.n	800156c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 0301 	and.w	r3, r3, #1
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1f2      	bne.n	8001550 <HAL_DMA_IRQHandler+0x2cc>
 800156a:	e000      	b.n	800156e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800156c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	2201      	movs	r2, #1
 8001572:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2200      	movs	r2, #0
 800157a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	2b00      	cmp	r3, #0
 8001584:	d005      	beq.n	8001592 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	4798      	blx	r3
 800158e:	e000      	b.n	8001592 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001590:	bf00      	nop
    }
  }
}
 8001592:	3718      	adds	r7, #24
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}

08001598 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	3b10      	subs	r3, #16
 80015a8:	4a14      	ldr	r2, [pc, #80]	@ (80015fc <DMA_CalcBaseAndBitshift+0x64>)
 80015aa:	fba2 2303 	umull	r2, r3, r2, r3
 80015ae:	091b      	lsrs	r3, r3, #4
 80015b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80015b2:	4a13      	ldr	r2, [pc, #76]	@ (8001600 <DMA_CalcBaseAndBitshift+0x68>)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	4413      	add	r3, r2
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	461a      	mov	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2b03      	cmp	r3, #3
 80015c4:	d909      	bls.n	80015da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80015ce:	f023 0303 	bic.w	r3, r3, #3
 80015d2:	1d1a      	adds	r2, r3, #4
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	659a      	str	r2, [r3, #88]	@ 0x58
 80015d8:	e007      	b.n	80015ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80015e2:	f023 0303 	bic.w	r3, r3, #3
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3714      	adds	r7, #20
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	aaaaaaab 	.word	0xaaaaaaab
 8001600:	0800a34c 	.word	0x0800a34c

08001604 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800160c:	2300      	movs	r3, #0
 800160e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001614:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d11f      	bne.n	800165e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	2b03      	cmp	r3, #3
 8001622:	d856      	bhi.n	80016d2 <DMA_CheckFifoParam+0xce>
 8001624:	a201      	add	r2, pc, #4	@ (adr r2, 800162c <DMA_CheckFifoParam+0x28>)
 8001626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162a:	bf00      	nop
 800162c:	0800163d 	.word	0x0800163d
 8001630:	0800164f 	.word	0x0800164f
 8001634:	0800163d 	.word	0x0800163d
 8001638:	080016d3 	.word	0x080016d3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001640:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d046      	beq.n	80016d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800164c:	e043      	b.n	80016d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001652:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001656:	d140      	bne.n	80016da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800165c:	e03d      	b.n	80016da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001666:	d121      	bne.n	80016ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	2b03      	cmp	r3, #3
 800166c:	d837      	bhi.n	80016de <DMA_CheckFifoParam+0xda>
 800166e:	a201      	add	r2, pc, #4	@ (adr r2, 8001674 <DMA_CheckFifoParam+0x70>)
 8001670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001674:	08001685 	.word	0x08001685
 8001678:	0800168b 	.word	0x0800168b
 800167c:	08001685 	.word	0x08001685
 8001680:	0800169d 	.word	0x0800169d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	73fb      	strb	r3, [r7, #15]
      break;
 8001688:	e030      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800168e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d025      	beq.n	80016e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001696:	2301      	movs	r3, #1
 8001698:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800169a:	e022      	b.n	80016e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80016a4:	d11f      	bne.n	80016e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80016aa:	e01c      	b.n	80016e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d903      	bls.n	80016ba <DMA_CheckFifoParam+0xb6>
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	2b03      	cmp	r3, #3
 80016b6:	d003      	beq.n	80016c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80016b8:	e018      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	73fb      	strb	r3, [r7, #15]
      break;
 80016be:	e015      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d00e      	beq.n	80016ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	73fb      	strb	r3, [r7, #15]
      break;
 80016d0:	e00b      	b.n	80016ea <DMA_CheckFifoParam+0xe6>
      break;
 80016d2:	bf00      	nop
 80016d4:	e00a      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
      break;
 80016d6:	bf00      	nop
 80016d8:	e008      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
      break;
 80016da:	bf00      	nop
 80016dc:	e006      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
      break;
 80016de:	bf00      	nop
 80016e0:	e004      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
      break;
 80016e2:	bf00      	nop
 80016e4:	e002      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
      break;   
 80016e6:	bf00      	nop
 80016e8:	e000      	b.n	80016ec <DMA_CheckFifoParam+0xe8>
      break;
 80016ea:	bf00      	nop
    }
  } 
  
  return status; 
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3714      	adds	r7, #20
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop

080016fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b089      	sub	sp, #36	@ 0x24
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800170e:	2300      	movs	r3, #0
 8001710:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001712:	2300      	movs	r3, #0
 8001714:	61fb      	str	r3, [r7, #28]
 8001716:	e177      	b.n	8001a08 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001718:	2201      	movs	r2, #1
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	697a      	ldr	r2, [r7, #20]
 8001728:	4013      	ands	r3, r2
 800172a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800172c:	693a      	ldr	r2, [r7, #16]
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	429a      	cmp	r2, r3
 8001732:	f040 8166 	bne.w	8001a02 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 0303 	and.w	r3, r3, #3
 800173e:	2b01      	cmp	r3, #1
 8001740:	d005      	beq.n	800174e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800174a:	2b02      	cmp	r3, #2
 800174c:	d130      	bne.n	80017b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	2203      	movs	r2, #3
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	43db      	mvns	r3, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4013      	ands	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	68da      	ldr	r2, [r3, #12]
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	fa02 f303 	lsl.w	r3, r2, r3
 8001772:	69ba      	ldr	r2, [r7, #24]
 8001774:	4313      	orrs	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001784:	2201      	movs	r2, #1
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	fa02 f303 	lsl.w	r3, r2, r3
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	091b      	lsrs	r3, r3, #4
 800179a:	f003 0201 	and.w	r2, r3, #1
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	fa02 f303 	lsl.w	r3, r2, r3
 80017a4:	69ba      	ldr	r2, [r7, #24]
 80017a6:	4313      	orrs	r3, r2
 80017a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	f003 0303 	and.w	r3, r3, #3
 80017b8:	2b03      	cmp	r3, #3
 80017ba:	d017      	beq.n	80017ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	2203      	movs	r2, #3
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	43db      	mvns	r3, r3
 80017ce:	69ba      	ldr	r2, [r7, #24]
 80017d0:	4013      	ands	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	689a      	ldr	r2, [r3, #8]
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	fa02 f303 	lsl.w	r3, r2, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 0303 	and.w	r3, r3, #3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d123      	bne.n	8001840 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	08da      	lsrs	r2, r3, #3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	3208      	adds	r2, #8
 8001800:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001804:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	f003 0307 	and.w	r3, r3, #7
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	220f      	movs	r2, #15
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	43db      	mvns	r3, r3
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	4013      	ands	r3, r2
 800181a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	691a      	ldr	r2, [r3, #16]
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	4313      	orrs	r3, r2
 8001830:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	08da      	lsrs	r2, r3, #3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	3208      	adds	r2, #8
 800183a:	69b9      	ldr	r1, [r7, #24]
 800183c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	2203      	movs	r2, #3
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	43db      	mvns	r3, r3
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	4013      	ands	r3, r2
 8001856:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f003 0203 	and.w	r2, r3, #3
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	fa02 f303 	lsl.w	r3, r2, r3
 8001868:	69ba      	ldr	r2, [r7, #24]
 800186a:	4313      	orrs	r3, r2
 800186c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	69ba      	ldr	r2, [r7, #24]
 8001872:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800187c:	2b00      	cmp	r3, #0
 800187e:	f000 80c0 	beq.w	8001a02 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	4b66      	ldr	r3, [pc, #408]	@ (8001a20 <HAL_GPIO_Init+0x324>)
 8001888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800188a:	4a65      	ldr	r2, [pc, #404]	@ (8001a20 <HAL_GPIO_Init+0x324>)
 800188c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001890:	6453      	str	r3, [r2, #68]	@ 0x44
 8001892:	4b63      	ldr	r3, [pc, #396]	@ (8001a20 <HAL_GPIO_Init+0x324>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001896:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800189e:	4a61      	ldr	r2, [pc, #388]	@ (8001a24 <HAL_GPIO_Init+0x328>)
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	089b      	lsrs	r3, r3, #2
 80018a4:	3302      	adds	r3, #2
 80018a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	220f      	movs	r2, #15
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43db      	mvns	r3, r3
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	4013      	ands	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a58      	ldr	r2, [pc, #352]	@ (8001a28 <HAL_GPIO_Init+0x32c>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d037      	beq.n	800193a <HAL_GPIO_Init+0x23e>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a57      	ldr	r2, [pc, #348]	@ (8001a2c <HAL_GPIO_Init+0x330>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d031      	beq.n	8001936 <HAL_GPIO_Init+0x23a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a56      	ldr	r2, [pc, #344]	@ (8001a30 <HAL_GPIO_Init+0x334>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d02b      	beq.n	8001932 <HAL_GPIO_Init+0x236>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a55      	ldr	r2, [pc, #340]	@ (8001a34 <HAL_GPIO_Init+0x338>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d025      	beq.n	800192e <HAL_GPIO_Init+0x232>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a54      	ldr	r2, [pc, #336]	@ (8001a38 <HAL_GPIO_Init+0x33c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d01f      	beq.n	800192a <HAL_GPIO_Init+0x22e>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	4a53      	ldr	r2, [pc, #332]	@ (8001a3c <HAL_GPIO_Init+0x340>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d019      	beq.n	8001926 <HAL_GPIO_Init+0x22a>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	4a52      	ldr	r2, [pc, #328]	@ (8001a40 <HAL_GPIO_Init+0x344>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d013      	beq.n	8001922 <HAL_GPIO_Init+0x226>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4a51      	ldr	r2, [pc, #324]	@ (8001a44 <HAL_GPIO_Init+0x348>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d00d      	beq.n	800191e <HAL_GPIO_Init+0x222>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4a50      	ldr	r2, [pc, #320]	@ (8001a48 <HAL_GPIO_Init+0x34c>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d007      	beq.n	800191a <HAL_GPIO_Init+0x21e>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	4a4f      	ldr	r2, [pc, #316]	@ (8001a4c <HAL_GPIO_Init+0x350>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d101      	bne.n	8001916 <HAL_GPIO_Init+0x21a>
 8001912:	2309      	movs	r3, #9
 8001914:	e012      	b.n	800193c <HAL_GPIO_Init+0x240>
 8001916:	230a      	movs	r3, #10
 8001918:	e010      	b.n	800193c <HAL_GPIO_Init+0x240>
 800191a:	2308      	movs	r3, #8
 800191c:	e00e      	b.n	800193c <HAL_GPIO_Init+0x240>
 800191e:	2307      	movs	r3, #7
 8001920:	e00c      	b.n	800193c <HAL_GPIO_Init+0x240>
 8001922:	2306      	movs	r3, #6
 8001924:	e00a      	b.n	800193c <HAL_GPIO_Init+0x240>
 8001926:	2305      	movs	r3, #5
 8001928:	e008      	b.n	800193c <HAL_GPIO_Init+0x240>
 800192a:	2304      	movs	r3, #4
 800192c:	e006      	b.n	800193c <HAL_GPIO_Init+0x240>
 800192e:	2303      	movs	r3, #3
 8001930:	e004      	b.n	800193c <HAL_GPIO_Init+0x240>
 8001932:	2302      	movs	r3, #2
 8001934:	e002      	b.n	800193c <HAL_GPIO_Init+0x240>
 8001936:	2301      	movs	r3, #1
 8001938:	e000      	b.n	800193c <HAL_GPIO_Init+0x240>
 800193a:	2300      	movs	r3, #0
 800193c:	69fa      	ldr	r2, [r7, #28]
 800193e:	f002 0203 	and.w	r2, r2, #3
 8001942:	0092      	lsls	r2, r2, #2
 8001944:	4093      	lsls	r3, r2
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4313      	orrs	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800194c:	4935      	ldr	r1, [pc, #212]	@ (8001a24 <HAL_GPIO_Init+0x328>)
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	089b      	lsrs	r3, r3, #2
 8001952:	3302      	adds	r3, #2
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800195a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a50 <HAL_GPIO_Init+0x354>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	43db      	mvns	r3, r3
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	4013      	ands	r3, r2
 8001968:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	4313      	orrs	r3, r2
 800197c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800197e:	4a34      	ldr	r2, [pc, #208]	@ (8001a50 <HAL_GPIO_Init+0x354>)
 8001980:	69bb      	ldr	r3, [r7, #24]
 8001982:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001984:	4b32      	ldr	r3, [pc, #200]	@ (8001a50 <HAL_GPIO_Init+0x354>)
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	43db      	mvns	r3, r3
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4013      	ands	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d003      	beq.n	80019a8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019a8:	4a29      	ldr	r2, [pc, #164]	@ (8001a50 <HAL_GPIO_Init+0x354>)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019ae:	4b28      	ldr	r3, [pc, #160]	@ (8001a50 <HAL_GPIO_Init+0x354>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	43db      	mvns	r3, r3
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	4013      	ands	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019d2:	4a1f      	ldr	r2, [pc, #124]	@ (8001a50 <HAL_GPIO_Init+0x354>)
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a50 <HAL_GPIO_Init+0x354>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	43db      	mvns	r3, r3
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4013      	ands	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d003      	beq.n	80019fc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019fc:	4a14      	ldr	r2, [pc, #80]	@ (8001a50 <HAL_GPIO_Init+0x354>)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	3301      	adds	r3, #1
 8001a06:	61fb      	str	r3, [r7, #28]
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	2b0f      	cmp	r3, #15
 8001a0c:	f67f ae84 	bls.w	8001718 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a10:	bf00      	nop
 8001a12:	bf00      	nop
 8001a14:	3724      	adds	r7, #36	@ 0x24
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	40023800 	.word	0x40023800
 8001a24:	40013800 	.word	0x40013800
 8001a28:	40020000 	.word	0x40020000
 8001a2c:	40020400 	.word	0x40020400
 8001a30:	40020800 	.word	0x40020800
 8001a34:	40020c00 	.word	0x40020c00
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	40021400 	.word	0x40021400
 8001a40:	40021800 	.word	0x40021800
 8001a44:	40021c00 	.word	0x40021c00
 8001a48:	40022000 	.word	0x40022000
 8001a4c:	40022400 	.word	0x40022400
 8001a50:	40013c00 	.word	0x40013c00

08001a54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	807b      	strh	r3, [r7, #2]
 8001a60:	4613      	mov	r3, r2
 8001a62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a64:	787b      	ldrb	r3, [r7, #1]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a6a:	887a      	ldrh	r2, [r7, #2]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a70:	e003      	b.n	8001a7a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a72:	887b      	ldrh	r3, [r7, #2]
 8001a74:	041a      	lsls	r2, r3, #16
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	619a      	str	r2, [r3, #24]
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
	...

08001a88 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b088      	sub	sp, #32
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e128      	b.n	8001cec <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d109      	bne.n	8001aba <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a90      	ldr	r2, [pc, #576]	@ (8001cf4 <HAL_I2S_Init+0x26c>)
 8001ab2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f7fe ff69 	bl	800098c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2202      	movs	r2, #2
 8001abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	69db      	ldr	r3, [r3, #28]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	6812      	ldr	r2, [r2, #0]
 8001acc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001ad0:	f023 030f 	bic.w	r3, r3, #15
 8001ad4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2202      	movs	r2, #2
 8001adc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695b      	ldr	r3, [r3, #20]
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d060      	beq.n	8001ba8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d102      	bne.n	8001af4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8001aee:	2310      	movs	r3, #16
 8001af0:	617b      	str	r3, [r7, #20]
 8001af2:	e001      	b.n	8001af8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001af4:	2320      	movs	r3, #32
 8001af6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	2b20      	cmp	r3, #32
 8001afe:	d802      	bhi.n	8001b06 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	005b      	lsls	r3, r3, #1
 8001b04:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001b06:	2001      	movs	r0, #1
 8001b08:	f001 fb92 	bl	8003230 <HAL_RCCEx_GetPeriphCLKFreq>
 8001b0c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	691b      	ldr	r3, [r3, #16]
 8001b12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001b16:	d125      	bne.n	8001b64 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d010      	beq.n	8001b42 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	4413      	add	r3, r2
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	461a      	mov	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3c:	3305      	adds	r3, #5
 8001b3e:	613b      	str	r3, [r7, #16]
 8001b40:	e01f      	b.n	8001b82 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	68fa      	ldr	r2, [r7, #12]
 8001b48:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	461a      	mov	r2, r3
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b5e:	3305      	adds	r3, #5
 8001b60:	613b      	str	r3, [r7, #16]
 8001b62:	e00e      	b.n	8001b82 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	fbb2 f2f3 	udiv	r2, r2, r3
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	461a      	mov	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b7e:	3305      	adds	r3, #5
 8001b80:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	4a5c      	ldr	r2, [pc, #368]	@ (8001cf8 <HAL_I2S_Init+0x270>)
 8001b86:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8a:	08db      	lsrs	r3, r3, #3
 8001b8c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	f003 0301 	and.w	r3, r3, #1
 8001b94:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	085b      	lsrs	r3, r3, #1
 8001b9e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	61bb      	str	r3, [r7, #24]
 8001ba6:	e003      	b.n	8001bb0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001ba8:	2302      	movs	r3, #2
 8001baa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001bac:	2300      	movs	r3, #0
 8001bae:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d902      	bls.n	8001bbc <HAL_I2S_Init+0x134>
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	2bff      	cmp	r3, #255	@ 0xff
 8001bba:	d907      	bls.n	8001bcc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc0:	f043 0210 	orr.w	r2, r3, #16
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e08f      	b.n	8001cec <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	691a      	ldr	r2, [r3, #16]
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	ea42 0103 	orr.w	r1, r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	69fa      	ldr	r2, [r7, #28]
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001bea:	f023 030f 	bic.w	r3, r3, #15
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	6851      	ldr	r1, [r2, #4]
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	6892      	ldr	r2, [r2, #8]
 8001bf6:	4311      	orrs	r1, r2
 8001bf8:	687a      	ldr	r2, [r7, #4]
 8001bfa:	68d2      	ldr	r2, [r2, #12]
 8001bfc:	4311      	orrs	r1, r2
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	6992      	ldr	r2, [r2, #24]
 8001c02:	430a      	orrs	r2, r1
 8001c04:	431a      	orrs	r2, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c0e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d161      	bne.n	8001cdc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4a38      	ldr	r2, [pc, #224]	@ (8001cfc <HAL_I2S_Init+0x274>)
 8001c1c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a37      	ldr	r2, [pc, #220]	@ (8001d00 <HAL_I2S_Init+0x278>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d101      	bne.n	8001c2c <HAL_I2S_Init+0x1a4>
 8001c28:	4b36      	ldr	r3, [pc, #216]	@ (8001d04 <HAL_I2S_Init+0x27c>)
 8001c2a:	e001      	b.n	8001c30 <HAL_I2S_Init+0x1a8>
 8001c2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001c30:	69db      	ldr	r3, [r3, #28]
 8001c32:	687a      	ldr	r2, [r7, #4]
 8001c34:	6812      	ldr	r2, [r2, #0]
 8001c36:	4932      	ldr	r1, [pc, #200]	@ (8001d00 <HAL_I2S_Init+0x278>)
 8001c38:	428a      	cmp	r2, r1
 8001c3a:	d101      	bne.n	8001c40 <HAL_I2S_Init+0x1b8>
 8001c3c:	4a31      	ldr	r2, [pc, #196]	@ (8001d04 <HAL_I2S_Init+0x27c>)
 8001c3e:	e001      	b.n	8001c44 <HAL_I2S_Init+0x1bc>
 8001c40:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001c44:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001c48:	f023 030f 	bic.w	r3, r3, #15
 8001c4c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a2b      	ldr	r2, [pc, #172]	@ (8001d00 <HAL_I2S_Init+0x278>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d101      	bne.n	8001c5c <HAL_I2S_Init+0x1d4>
 8001c58:	4b2a      	ldr	r3, [pc, #168]	@ (8001d04 <HAL_I2S_Init+0x27c>)
 8001c5a:	e001      	b.n	8001c60 <HAL_I2S_Init+0x1d8>
 8001c5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001c60:	2202      	movs	r2, #2
 8001c62:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a25      	ldr	r2, [pc, #148]	@ (8001d00 <HAL_I2S_Init+0x278>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d101      	bne.n	8001c72 <HAL_I2S_Init+0x1ea>
 8001c6e:	4b25      	ldr	r3, [pc, #148]	@ (8001d04 <HAL_I2S_Init+0x27c>)
 8001c70:	e001      	b.n	8001c76 <HAL_I2S_Init+0x1ee>
 8001c72:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001c76:	69db      	ldr	r3, [r3, #28]
 8001c78:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001c82:	d003      	beq.n	8001c8c <HAL_I2S_Init+0x204>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d103      	bne.n	8001c94 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001c8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	e001      	b.n	8001c98 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001c94:	2300      	movs	r3, #0
 8001c96:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001cac:	4313      	orrs	r3, r2
 8001cae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	897b      	ldrh	r3, [r7, #10]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	b29b      	uxth	r3, r3
 8001cc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cc4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a0d      	ldr	r2, [pc, #52]	@ (8001d00 <HAL_I2S_Init+0x278>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d101      	bne.n	8001cd4 <HAL_I2S_Init+0x24c>
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001d04 <HAL_I2S_Init+0x27c>)
 8001cd2:	e001      	b.n	8001cd8 <HAL_I2S_Init+0x250>
 8001cd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001cd8:	897a      	ldrh	r2, [r7, #10]
 8001cda:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8001cea:	2300      	movs	r3, #0
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3720      	adds	r7, #32
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	08001dff 	.word	0x08001dff
 8001cf8:	cccccccd 	.word	0xcccccccd
 8001cfc:	08001f15 	.word	0x08001f15
 8001d00:	40003800 	.word	0x40003800
 8001d04:	40003400 	.word	0x40003400

08001d08 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2e:	4770      	bx	lr

08001d30 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b083      	sub	sp, #12
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001d38:	bf00      	nop
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d50:	881a      	ldrh	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5c:	1c9a      	adds	r2, r3, #2
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	b29a      	uxth	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10e      	bne.n	8001d98 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	685a      	ldr	r2, [r3, #4]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001d88:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7ff ffb8 	bl	8001d08 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001d98:	bf00      	nop
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68da      	ldr	r2, [r3, #12]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db2:	b292      	uxth	r2, r2
 8001db4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dba:	1c9a      	adds	r2, r3, #2
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	3b01      	subs	r3, #1
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d10e      	bne.n	8001df6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001de6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2201      	movs	r2, #1
 8001dec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f7ff ff93 	bl	8001d1c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001df6:	bf00      	nop
 8001df8:	3708      	adds	r7, #8
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b086      	sub	sp, #24
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	d13a      	bne.n	8001e90 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d109      	bne.n	8001e38 <I2S_IRQHandler+0x3a>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e2e:	2b40      	cmp	r3, #64	@ 0x40
 8001e30:	d102      	bne.n	8001e38 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f7ff ffb4 	bl	8001da0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e3e:	2b40      	cmp	r3, #64	@ 0x40
 8001e40:	d126      	bne.n	8001e90 <I2S_IRQHandler+0x92>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 0320 	and.w	r3, r3, #32
 8001e4c:	2b20      	cmp	r3, #32
 8001e4e:	d11f      	bne.n	8001e90 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	685a      	ldr	r2, [r3, #4]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001e5e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001e60:	2300      	movs	r3, #0
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689b      	ldr	r3, [r3, #8]
 8001e72:	613b      	str	r3, [r7, #16]
 8001e74:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e82:	f043 0202 	orr.w	r2, r3, #2
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f7ff ff50 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b03      	cmp	r3, #3
 8001e9a:	d136      	bne.n	8001f0a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	f003 0302 	and.w	r3, r3, #2
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d109      	bne.n	8001eba <I2S_IRQHandler+0xbc>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eb0:	2b80      	cmp	r3, #128	@ 0x80
 8001eb2:	d102      	bne.n	8001eba <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7ff ff45 	bl	8001d44 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	f003 0308 	and.w	r3, r3, #8
 8001ec0:	2b08      	cmp	r3, #8
 8001ec2:	d122      	bne.n	8001f0a <I2S_IRQHandler+0x10c>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f003 0320 	and.w	r3, r3, #32
 8001ece:	2b20      	cmp	r3, #32
 8001ed0:	d11b      	bne.n	8001f0a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	685a      	ldr	r2, [r3, #4]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001ee0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efc:	f043 0204 	orr.w	r2, r3, #4
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff ff13 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b088      	sub	sp, #32
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689b      	ldr	r3, [r3, #8]
 8001f22:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a92      	ldr	r2, [pc, #584]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d101      	bne.n	8001f32 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001f2e:	4b92      	ldr	r3, [pc, #584]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f30:	e001      	b.n	8001f36 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001f32:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a8b      	ldr	r2, [pc, #556]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d101      	bne.n	8001f50 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001f4c:	4b8a      	ldr	r3, [pc, #552]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f4e:	e001      	b.n	8001f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001f50:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f60:	d004      	beq.n	8001f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	f040 8099 	bne.w	800209e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b02      	cmp	r3, #2
 8001f74:	d107      	bne.n	8001f86 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d002      	beq.n	8001f86 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f000 f925 	bl	80021d0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	f003 0301 	and.w	r3, r3, #1
 8001f8c:	2b01      	cmp	r3, #1
 8001f8e:	d107      	bne.n	8001fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d002      	beq.n	8001fa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f9c8 	bl	8002330 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fa6:	2b40      	cmp	r3, #64	@ 0x40
 8001fa8:	d13a      	bne.n	8002020 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	f003 0320 	and.w	r3, r3, #32
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d035      	beq.n	8002020 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a6e      	ldr	r2, [pc, #440]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d101      	bne.n	8001fc2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001fbe:	4b6e      	ldr	r3, [pc, #440]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001fc0:	e001      	b.n	8001fc6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001fc2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4969      	ldr	r1, [pc, #420]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001fce:	428b      	cmp	r3, r1
 8001fd0:	d101      	bne.n	8001fd6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001fd2:	4b69      	ldr	r3, [pc, #420]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001fd4:	e001      	b.n	8001fda <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001fd6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001fda:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001fde:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001fee:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	60fb      	str	r3, [r7, #12]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	60fb      	str	r3, [r7, #12]
 8002004:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002012:	f043 0202 	orr.w	r2, r3, #2
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f7ff fe88 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002020:	69fb      	ldr	r3, [r7, #28]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b08      	cmp	r3, #8
 8002028:	f040 80c3 	bne.w	80021b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	f003 0320 	and.w	r3, r3, #32
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 80bd 	beq.w	80021b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	685a      	ldr	r2, [r3, #4]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002046:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a49      	ldr	r2, [pc, #292]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d101      	bne.n	8002056 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002052:	4b49      	ldr	r3, [pc, #292]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002054:	e001      	b.n	800205a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002056:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4944      	ldr	r1, [pc, #272]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002062:	428b      	cmp	r3, r1
 8002064:	d101      	bne.n	800206a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002066:	4b44      	ldr	r3, [pc, #272]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002068:	e001      	b.n	800206e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800206a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800206e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002072:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002074:	2300      	movs	r3, #0
 8002076:	60bb      	str	r3, [r7, #8]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	60bb      	str	r3, [r7, #8]
 8002080:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2201      	movs	r2, #1
 8002086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208e:	f043 0204 	orr.w	r2, r3, #4
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f7ff fe4a 	bl	8001d30 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800209c:	e089      	b.n	80021b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d107      	bne.n	80020b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d002      	beq.n	80020b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 f8be 	bl	8002234 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80020b8:	69fb      	ldr	r3, [r7, #28]
 80020ba:	f003 0301 	and.w	r3, r3, #1
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d107      	bne.n	80020d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d002      	beq.n	80020d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 f8fd 	bl	80022cc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020d8:	2b40      	cmp	r3, #64	@ 0x40
 80020da:	d12f      	bne.n	800213c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	f003 0320 	and.w	r3, r3, #32
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d02a      	beq.n	800213c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	685a      	ldr	r2, [r3, #4]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80020f4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a1e      	ldr	r2, [pc, #120]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d101      	bne.n	8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002100:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002102:	e001      	b.n	8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002104:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002108:	685a      	ldr	r2, [r3, #4]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4919      	ldr	r1, [pc, #100]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002110:	428b      	cmp	r3, r1
 8002112:	d101      	bne.n	8002118 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002114:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002116:	e001      	b.n	800211c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002118:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800211c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002120:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2201      	movs	r2, #1
 8002126:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212e:	f043 0202 	orr.w	r2, r3, #2
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7ff fdfa 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	2b08      	cmp	r3, #8
 8002144:	d136      	bne.n	80021b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	f003 0320 	and.w	r3, r3, #32
 800214c:	2b00      	cmp	r3, #0
 800214e:	d031      	beq.n	80021b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a07      	ldr	r2, [pc, #28]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d101      	bne.n	800215e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800215a:	4b07      	ldr	r3, [pc, #28]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800215c:	e001      	b.n	8002162 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800215e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4902      	ldr	r1, [pc, #8]	@ (8002174 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800216a:	428b      	cmp	r3, r1
 800216c:	d106      	bne.n	800217c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800216e:	4b02      	ldr	r3, [pc, #8]	@ (8002178 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002170:	e006      	b.n	8002180 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002172:	bf00      	nop
 8002174:	40003800 	.word	0x40003800
 8002178:	40003400 	.word	0x40003400
 800217c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002180:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002184:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	685a      	ldr	r2, [r3, #4]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002194:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2201      	movs	r2, #1
 800219a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a2:	f043 0204 	orr.w	r2, r3, #4
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f7ff fdc0 	bl	8001d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80021b0:	e000      	b.n	80021b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80021b2:	bf00      	nop
}
 80021b4:	bf00      	nop
 80021b6:	3720      	adds	r7, #32
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}

080021bc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80021bc:	b480      	push	{r7}
 80021be:	b083      	sub	sp, #12
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80021c4:	bf00      	nop
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021dc:	1c99      	adds	r1, r3, #2
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6251      	str	r1, [r2, #36]	@ 0x24
 80021e2:	881a      	ldrh	r2, [r3, #0]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	3b01      	subs	r3, #1
 80021f2:	b29a      	uxth	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021fc:	b29b      	uxth	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d113      	bne.n	800222a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002210:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002216:	b29b      	uxth	r3, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	d106      	bne.n	800222a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7ff ffc9 	bl	80021bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002240:	1c99      	adds	r1, r3, #2
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6251      	str	r1, [r2, #36]	@ 0x24
 8002246:	8819      	ldrh	r1, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a1d      	ldr	r2, [pc, #116]	@ (80022c4 <I2SEx_TxISR_I2SExt+0x90>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d101      	bne.n	8002256 <I2SEx_TxISR_I2SExt+0x22>
 8002252:	4b1d      	ldr	r3, [pc, #116]	@ (80022c8 <I2SEx_TxISR_I2SExt+0x94>)
 8002254:	e001      	b.n	800225a <I2SEx_TxISR_I2SExt+0x26>
 8002256:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800225a:	460a      	mov	r2, r1
 800225c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002262:	b29b      	uxth	r3, r3
 8002264:	3b01      	subs	r3, #1
 8002266:	b29a      	uxth	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002270:	b29b      	uxth	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d121      	bne.n	80022ba <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a12      	ldr	r2, [pc, #72]	@ (80022c4 <I2SEx_TxISR_I2SExt+0x90>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d101      	bne.n	8002284 <I2SEx_TxISR_I2SExt+0x50>
 8002280:	4b11      	ldr	r3, [pc, #68]	@ (80022c8 <I2SEx_TxISR_I2SExt+0x94>)
 8002282:	e001      	b.n	8002288 <I2SEx_TxISR_I2SExt+0x54>
 8002284:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	490d      	ldr	r1, [pc, #52]	@ (80022c4 <I2SEx_TxISR_I2SExt+0x90>)
 8002290:	428b      	cmp	r3, r1
 8002292:	d101      	bne.n	8002298 <I2SEx_TxISR_I2SExt+0x64>
 8002294:	4b0c      	ldr	r3, [pc, #48]	@ (80022c8 <I2SEx_TxISR_I2SExt+0x94>)
 8002296:	e001      	b.n	800229c <I2SEx_TxISR_I2SExt+0x68>
 8002298:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800229c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80022a0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d106      	bne.n	80022ba <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2201      	movs	r2, #1
 80022b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f7ff ff81 	bl	80021bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80022ba:	bf00      	nop
 80022bc:	3708      	adds	r7, #8
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	40003800 	.word	0x40003800
 80022c8:	40003400 	.word	0x40003400

080022cc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68d8      	ldr	r0, [r3, #12]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022de:	1c99      	adds	r1, r3, #2
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80022e4:	b282      	uxth	r2, r0
 80022e6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	3b01      	subs	r3, #1
 80022f0:	b29a      	uxth	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d113      	bne.n	8002328 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	685a      	ldr	r2, [r3, #4]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800230e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002314:	b29b      	uxth	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d106      	bne.n	8002328 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f7ff ff4a 	bl	80021bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002328:	bf00      	nop
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a20      	ldr	r2, [pc, #128]	@ (80023c0 <I2SEx_RxISR_I2SExt+0x90>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d101      	bne.n	8002346 <I2SEx_RxISR_I2SExt+0x16>
 8002342:	4b20      	ldr	r3, [pc, #128]	@ (80023c4 <I2SEx_RxISR_I2SExt+0x94>)
 8002344:	e001      	b.n	800234a <I2SEx_RxISR_I2SExt+0x1a>
 8002346:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800234a:	68d8      	ldr	r0, [r3, #12]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002350:	1c99      	adds	r1, r3, #2
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002356:	b282      	uxth	r2, r0
 8002358:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800235e:	b29b      	uxth	r3, r3
 8002360:	3b01      	subs	r3, #1
 8002362:	b29a      	uxth	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800236c:	b29b      	uxth	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d121      	bne.n	80023b6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a12      	ldr	r2, [pc, #72]	@ (80023c0 <I2SEx_RxISR_I2SExt+0x90>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d101      	bne.n	8002380 <I2SEx_RxISR_I2SExt+0x50>
 800237c:	4b11      	ldr	r3, [pc, #68]	@ (80023c4 <I2SEx_RxISR_I2SExt+0x94>)
 800237e:	e001      	b.n	8002384 <I2SEx_RxISR_I2SExt+0x54>
 8002380:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	490d      	ldr	r1, [pc, #52]	@ (80023c0 <I2SEx_RxISR_I2SExt+0x90>)
 800238c:	428b      	cmp	r3, r1
 800238e:	d101      	bne.n	8002394 <I2SEx_RxISR_I2SExt+0x64>
 8002390:	4b0c      	ldr	r3, [pc, #48]	@ (80023c4 <I2SEx_RxISR_I2SExt+0x94>)
 8002392:	e001      	b.n	8002398 <I2SEx_RxISR_I2SExt+0x68>
 8002394:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002398:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800239c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d106      	bne.n	80023b6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2201      	movs	r2, #1
 80023ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80023b0:	6878      	ldr	r0, [r7, #4]
 80023b2:	f7ff ff03 	bl	80021bc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40003800 	.word	0x40003800
 80023c4:	40003400 	.word	0x40003400

080023c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af02      	add	r7, sp, #8
 80023ce:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e101      	b.n	80025de <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d106      	bne.n	80023fa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80023f4:	6878      	ldr	r0, [r7, #4]
 80023f6:	f7fe fb7f 	bl	8000af8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2203      	movs	r2, #3
 80023fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002408:	d102      	bne.n	8002410 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4618      	mov	r0, r3
 8002416:	f000 ffcf 	bl	80033b8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6818      	ldr	r0, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	7c1a      	ldrb	r2, [r3, #16]
 8002422:	f88d 2000 	strb.w	r2, [sp]
 8002426:	3304      	adds	r3, #4
 8002428:	cb0e      	ldmia	r3, {r1, r2, r3}
 800242a:	f000 ff61 	bl	80032f0 <USB_CoreInit>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d005      	beq.n	8002440 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2202      	movs	r2, #2
 8002438:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e0ce      	b.n	80025de <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2100      	movs	r1, #0
 8002446:	4618      	mov	r0, r3
 8002448:	f000 ffc7 	bl	80033da <USB_SetCurrentMode>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d005      	beq.n	800245e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2202      	movs	r2, #2
 8002456:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e0bf      	b.n	80025de <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800245e:	2300      	movs	r3, #0
 8002460:	73fb      	strb	r3, [r7, #15]
 8002462:	e04a      	b.n	80024fa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002464:	7bfa      	ldrb	r2, [r7, #15]
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	4613      	mov	r3, r2
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	4413      	add	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	3315      	adds	r3, #21
 8002474:	2201      	movs	r2, #1
 8002476:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002478:	7bfa      	ldrb	r2, [r7, #15]
 800247a:	6879      	ldr	r1, [r7, #4]
 800247c:	4613      	mov	r3, r2
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4413      	add	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	3314      	adds	r3, #20
 8002488:	7bfa      	ldrb	r2, [r7, #15]
 800248a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800248c:	7bfa      	ldrb	r2, [r7, #15]
 800248e:	7bfb      	ldrb	r3, [r7, #15]
 8002490:	b298      	uxth	r0, r3
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	4413      	add	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	332e      	adds	r3, #46	@ 0x2e
 80024a0:	4602      	mov	r2, r0
 80024a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80024a4:	7bfa      	ldrb	r2, [r7, #15]
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	4413      	add	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	3318      	adds	r3, #24
 80024b4:	2200      	movs	r2, #0
 80024b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024b8:	7bfa      	ldrb	r2, [r7, #15]
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	4413      	add	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	331c      	adds	r3, #28
 80024c8:	2200      	movs	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80024cc:	7bfa      	ldrb	r2, [r7, #15]
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	4413      	add	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	3320      	adds	r3, #32
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80024e0:	7bfa      	ldrb	r2, [r7, #15]
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	4613      	mov	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	4413      	add	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	440b      	add	r3, r1
 80024ee:	3324      	adds	r3, #36	@ 0x24
 80024f0:	2200      	movs	r2, #0
 80024f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024f4:	7bfb      	ldrb	r3, [r7, #15]
 80024f6:	3301      	adds	r3, #1
 80024f8:	73fb      	strb	r3, [r7, #15]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	791b      	ldrb	r3, [r3, #4]
 80024fe:	7bfa      	ldrb	r2, [r7, #15]
 8002500:	429a      	cmp	r2, r3
 8002502:	d3af      	bcc.n	8002464 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002504:	2300      	movs	r3, #0
 8002506:	73fb      	strb	r3, [r7, #15]
 8002508:	e044      	b.n	8002594 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800250a:	7bfa      	ldrb	r2, [r7, #15]
 800250c:	6879      	ldr	r1, [r7, #4]
 800250e:	4613      	mov	r3, r2
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	4413      	add	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	440b      	add	r3, r1
 8002518:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800251c:	2200      	movs	r2, #0
 800251e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002520:	7bfa      	ldrb	r2, [r7, #15]
 8002522:	6879      	ldr	r1, [r7, #4]
 8002524:	4613      	mov	r3, r2
 8002526:	00db      	lsls	r3, r3, #3
 8002528:	4413      	add	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	440b      	add	r3, r1
 800252e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002532:	7bfa      	ldrb	r2, [r7, #15]
 8002534:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002536:	7bfa      	ldrb	r2, [r7, #15]
 8002538:	6879      	ldr	r1, [r7, #4]
 800253a:	4613      	mov	r3, r2
 800253c:	00db      	lsls	r3, r3, #3
 800253e:	4413      	add	r3, r2
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	440b      	add	r3, r1
 8002544:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002548:	2200      	movs	r2, #0
 800254a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800254c:	7bfa      	ldrb	r2, [r7, #15]
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	4613      	mov	r3, r2
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	4413      	add	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	440b      	add	r3, r1
 800255a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002562:	7bfa      	ldrb	r2, [r7, #15]
 8002564:	6879      	ldr	r1, [r7, #4]
 8002566:	4613      	mov	r3, r2
 8002568:	00db      	lsls	r3, r3, #3
 800256a:	4413      	add	r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	440b      	add	r3, r1
 8002570:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002578:	7bfa      	ldrb	r2, [r7, #15]
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	4413      	add	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800258a:	2200      	movs	r2, #0
 800258c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800258e:	7bfb      	ldrb	r3, [r7, #15]
 8002590:	3301      	adds	r3, #1
 8002592:	73fb      	strb	r3, [r7, #15]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	791b      	ldrb	r3, [r3, #4]
 8002598:	7bfa      	ldrb	r2, [r7, #15]
 800259a:	429a      	cmp	r2, r3
 800259c:	d3b5      	bcc.n	800250a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6818      	ldr	r0, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	7c1a      	ldrb	r2, [r3, #16]
 80025a6:	f88d 2000 	strb.w	r2, [sp]
 80025aa:	3304      	adds	r3, #4
 80025ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025ae:	f000 ff61 	bl	8003474 <USB_DevInit>
 80025b2:	4603      	mov	r3, r0
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2202      	movs	r2, #2
 80025bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e00c      	b.n	80025de <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2201      	movs	r2, #1
 80025ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f001 f929 	bl	800382e <USB_DevDisconnect>

  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b086      	sub	sp, #24
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d101      	bne.n	80025fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e267      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	2b00      	cmp	r3, #0
 8002604:	d075      	beq.n	80026f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002606:	4b88      	ldr	r3, [pc, #544]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 030c 	and.w	r3, r3, #12
 800260e:	2b04      	cmp	r3, #4
 8002610:	d00c      	beq.n	800262c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002612:	4b85      	ldr	r3, [pc, #532]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800261a:	2b08      	cmp	r3, #8
 800261c:	d112      	bne.n	8002644 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800261e:	4b82      	ldr	r3, [pc, #520]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002626:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800262a:	d10b      	bne.n	8002644 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262c:	4b7e      	ldr	r3, [pc, #504]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d05b      	beq.n	80026f0 <HAL_RCC_OscConfig+0x108>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d157      	bne.n	80026f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	e242      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800264c:	d106      	bne.n	800265c <HAL_RCC_OscConfig+0x74>
 800264e:	4b76      	ldr	r3, [pc, #472]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a75      	ldr	r2, [pc, #468]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	e01d      	b.n	8002698 <HAL_RCC_OscConfig+0xb0>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002664:	d10c      	bne.n	8002680 <HAL_RCC_OscConfig+0x98>
 8002666:	4b70      	ldr	r3, [pc, #448]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a6f      	ldr	r2, [pc, #444]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 800266c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002670:	6013      	str	r3, [r2, #0]
 8002672:	4b6d      	ldr	r3, [pc, #436]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a6c      	ldr	r2, [pc, #432]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	e00b      	b.n	8002698 <HAL_RCC_OscConfig+0xb0>
 8002680:	4b69      	ldr	r3, [pc, #420]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a68      	ldr	r2, [pc, #416]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b66      	ldr	r3, [pc, #408]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a65      	ldr	r2, [pc, #404]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d013      	beq.n	80026c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a0:	f7fe fc00 	bl	8000ea4 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026a8:	f7fe fbfc 	bl	8000ea4 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b64      	cmp	r3, #100	@ 0x64
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e207      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ba:	4b5b      	ldr	r3, [pc, #364]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0f0      	beq.n	80026a8 <HAL_RCC_OscConfig+0xc0>
 80026c6:	e014      	b.n	80026f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c8:	f7fe fbec 	bl	8000ea4 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ce:	e008      	b.n	80026e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026d0:	f7fe fbe8 	bl	8000ea4 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b64      	cmp	r3, #100	@ 0x64
 80026dc:	d901      	bls.n	80026e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e1f3      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026e2:	4b51      	ldr	r3, [pc, #324]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d1f0      	bne.n	80026d0 <HAL_RCC_OscConfig+0xe8>
 80026ee:	e000      	b.n	80026f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d063      	beq.n	80027c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 030c 	and.w	r3, r3, #12
 8002706:	2b00      	cmp	r3, #0
 8002708:	d00b      	beq.n	8002722 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800270a:	4b47      	ldr	r3, [pc, #284]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002712:	2b08      	cmp	r3, #8
 8002714:	d11c      	bne.n	8002750 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002716:	4b44      	ldr	r3, [pc, #272]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d116      	bne.n	8002750 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002722:	4b41      	ldr	r3, [pc, #260]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0302 	and.w	r3, r3, #2
 800272a:	2b00      	cmp	r3, #0
 800272c:	d005      	beq.n	800273a <HAL_RCC_OscConfig+0x152>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d001      	beq.n	800273a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e1c7      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800273a:	4b3b      	ldr	r3, [pc, #236]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	4937      	ldr	r1, [pc, #220]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 800274a:	4313      	orrs	r3, r2
 800274c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800274e:	e03a      	b.n	80027c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d020      	beq.n	800279a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002758:	4b34      	ldr	r3, [pc, #208]	@ (800282c <HAL_RCC_OscConfig+0x244>)
 800275a:	2201      	movs	r2, #1
 800275c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800275e:	f7fe fba1 	bl	8000ea4 <HAL_GetTick>
 8002762:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002764:	e008      	b.n	8002778 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002766:	f7fe fb9d 	bl	8000ea4 <HAL_GetTick>
 800276a:	4602      	mov	r2, r0
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d901      	bls.n	8002778 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002774:	2303      	movs	r3, #3
 8002776:	e1a8      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002778:	4b2b      	ldr	r3, [pc, #172]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0302 	and.w	r3, r3, #2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d0f0      	beq.n	8002766 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002784:	4b28      	ldr	r3, [pc, #160]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	00db      	lsls	r3, r3, #3
 8002792:	4925      	ldr	r1, [pc, #148]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 8002794:	4313      	orrs	r3, r2
 8002796:	600b      	str	r3, [r1, #0]
 8002798:	e015      	b.n	80027c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800279a:	4b24      	ldr	r3, [pc, #144]	@ (800282c <HAL_RCC_OscConfig+0x244>)
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a0:	f7fe fb80 	bl	8000ea4 <HAL_GetTick>
 80027a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027a6:	e008      	b.n	80027ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027a8:	f7fe fb7c 	bl	8000ea4 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e187      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d1f0      	bne.n	80027a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d036      	beq.n	8002840 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d016      	beq.n	8002808 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027da:	4b15      	ldr	r3, [pc, #84]	@ (8002830 <HAL_RCC_OscConfig+0x248>)
 80027dc:	2201      	movs	r2, #1
 80027de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e0:	f7fe fb60 	bl	8000ea4 <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027e8:	f7fe fb5c 	bl	8000ea4 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e167      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002828 <HAL_RCC_OscConfig+0x240>)
 80027fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f0      	beq.n	80027e8 <HAL_RCC_OscConfig+0x200>
 8002806:	e01b      	b.n	8002840 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002808:	4b09      	ldr	r3, [pc, #36]	@ (8002830 <HAL_RCC_OscConfig+0x248>)
 800280a:	2200      	movs	r2, #0
 800280c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800280e:	f7fe fb49 	bl	8000ea4 <HAL_GetTick>
 8002812:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002814:	e00e      	b.n	8002834 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002816:	f7fe fb45 	bl	8000ea4 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d907      	bls.n	8002834 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e150      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
 8002828:	40023800 	.word	0x40023800
 800282c:	42470000 	.word	0x42470000
 8002830:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002834:	4b88      	ldr	r3, [pc, #544]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002836:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1ea      	bne.n	8002816 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0304 	and.w	r3, r3, #4
 8002848:	2b00      	cmp	r3, #0
 800284a:	f000 8097 	beq.w	800297c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800284e:	2300      	movs	r3, #0
 8002850:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002852:	4b81      	ldr	r3, [pc, #516]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d10f      	bne.n	800287e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	60bb      	str	r3, [r7, #8]
 8002862:	4b7d      	ldr	r3, [pc, #500]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002866:	4a7c      	ldr	r2, [pc, #496]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800286c:	6413      	str	r3, [r2, #64]	@ 0x40
 800286e:	4b7a      	ldr	r3, [pc, #488]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002876:	60bb      	str	r3, [r7, #8]
 8002878:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800287a:	2301      	movs	r3, #1
 800287c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800287e:	4b77      	ldr	r3, [pc, #476]	@ (8002a5c <HAL_RCC_OscConfig+0x474>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002886:	2b00      	cmp	r3, #0
 8002888:	d118      	bne.n	80028bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800288a:	4b74      	ldr	r3, [pc, #464]	@ (8002a5c <HAL_RCC_OscConfig+0x474>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a73      	ldr	r2, [pc, #460]	@ (8002a5c <HAL_RCC_OscConfig+0x474>)
 8002890:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002894:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002896:	f7fe fb05 	bl	8000ea4 <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289c:	e008      	b.n	80028b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800289e:	f7fe fb01 	bl	8000ea4 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e10c      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b0:	4b6a      	ldr	r3, [pc, #424]	@ (8002a5c <HAL_RCC_OscConfig+0x474>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d0f0      	beq.n	800289e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d106      	bne.n	80028d2 <HAL_RCC_OscConfig+0x2ea>
 80028c4:	4b64      	ldr	r3, [pc, #400]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80028c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028c8:	4a63      	ldr	r2, [pc, #396]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d0:	e01c      	b.n	800290c <HAL_RCC_OscConfig+0x324>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	2b05      	cmp	r3, #5
 80028d8:	d10c      	bne.n	80028f4 <HAL_RCC_OscConfig+0x30c>
 80028da:	4b5f      	ldr	r3, [pc, #380]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80028dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028de:	4a5e      	ldr	r2, [pc, #376]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80028e0:	f043 0304 	orr.w	r3, r3, #4
 80028e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80028e6:	4b5c      	ldr	r3, [pc, #368]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80028e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ea:	4a5b      	ldr	r2, [pc, #364]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80028ec:	f043 0301 	orr.w	r3, r3, #1
 80028f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f2:	e00b      	b.n	800290c <HAL_RCC_OscConfig+0x324>
 80028f4:	4b58      	ldr	r3, [pc, #352]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80028f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f8:	4a57      	ldr	r2, [pc, #348]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80028fa:	f023 0301 	bic.w	r3, r3, #1
 80028fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002900:	4b55      	ldr	r3, [pc, #340]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002904:	4a54      	ldr	r2, [pc, #336]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002906:	f023 0304 	bic.w	r3, r3, #4
 800290a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d015      	beq.n	8002940 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002914:	f7fe fac6 	bl	8000ea4 <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291a:	e00a      	b.n	8002932 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800291c:	f7fe fac2 	bl	8000ea4 <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800292a:	4293      	cmp	r3, r2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e0cb      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002932:	4b49      	ldr	r3, [pc, #292]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002934:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	d0ee      	beq.n	800291c <HAL_RCC_OscConfig+0x334>
 800293e:	e014      	b.n	800296a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002940:	f7fe fab0 	bl	8000ea4 <HAL_GetTick>
 8002944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002946:	e00a      	b.n	800295e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002948:	f7fe faac 	bl	8000ea4 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002956:	4293      	cmp	r3, r2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e0b5      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800295e:	4b3e      	ldr	r3, [pc, #248]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002960:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b00      	cmp	r3, #0
 8002968:	d1ee      	bne.n	8002948 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800296a:	7dfb      	ldrb	r3, [r7, #23]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d105      	bne.n	800297c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002970:	4b39      	ldr	r3, [pc, #228]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002974:	4a38      	ldr	r2, [pc, #224]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002976:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800297a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	699b      	ldr	r3, [r3, #24]
 8002980:	2b00      	cmp	r3, #0
 8002982:	f000 80a1 	beq.w	8002ac8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002986:	4b34      	ldr	r3, [pc, #208]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 030c 	and.w	r3, r3, #12
 800298e:	2b08      	cmp	r3, #8
 8002990:	d05c      	beq.n	8002a4c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	2b02      	cmp	r3, #2
 8002998:	d141      	bne.n	8002a1e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299a:	4b31      	ldr	r3, [pc, #196]	@ (8002a60 <HAL_RCC_OscConfig+0x478>)
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a0:	f7fe fa80 	bl	8000ea4 <HAL_GetTick>
 80029a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029a6:	e008      	b.n	80029ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a8:	f7fe fa7c 	bl	8000ea4 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e087      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ba:	4b27      	ldr	r3, [pc, #156]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1f0      	bne.n	80029a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	69da      	ldr	r2, [r3, #28]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6a1b      	ldr	r3, [r3, #32]
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d4:	019b      	lsls	r3, r3, #6
 80029d6:	431a      	orrs	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029dc:	085b      	lsrs	r3, r3, #1
 80029de:	3b01      	subs	r3, #1
 80029e0:	041b      	lsls	r3, r3, #16
 80029e2:	431a      	orrs	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e8:	061b      	lsls	r3, r3, #24
 80029ea:	491b      	ldr	r1, [pc, #108]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a60 <HAL_RCC_OscConfig+0x478>)
 80029f2:	2201      	movs	r2, #1
 80029f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f6:	f7fe fa55 	bl	8000ea4 <HAL_GetTick>
 80029fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029fc:	e008      	b.n	8002a10 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029fe:	f7fe fa51 	bl	8000ea4 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d901      	bls.n	8002a10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e05c      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a10:	4b11      	ldr	r3, [pc, #68]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d0f0      	beq.n	80029fe <HAL_RCC_OscConfig+0x416>
 8002a1c:	e054      	b.n	8002ac8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a1e:	4b10      	ldr	r3, [pc, #64]	@ (8002a60 <HAL_RCC_OscConfig+0x478>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a24:	f7fe fa3e 	bl	8000ea4 <HAL_GetTick>
 8002a28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a2c:	f7fe fa3a 	bl	8000ea4 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e045      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a3e:	4b06      	ldr	r3, [pc, #24]	@ (8002a58 <HAL_RCC_OscConfig+0x470>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f0      	bne.n	8002a2c <HAL_RCC_OscConfig+0x444>
 8002a4a:	e03d      	b.n	8002ac8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d107      	bne.n	8002a64 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	e038      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40007000 	.word	0x40007000
 8002a60:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a64:	4b1b      	ldr	r3, [pc, #108]	@ (8002ad4 <HAL_RCC_OscConfig+0x4ec>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d028      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d121      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d11a      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a8e:	68fa      	ldr	r2, [r7, #12]
 8002a90:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a94:	4013      	ands	r3, r2
 8002a96:	687a      	ldr	r2, [r7, #4]
 8002a98:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a9a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a9c:	4293      	cmp	r3, r2
 8002a9e:	d111      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aaa:	085b      	lsrs	r3, r3, #1
 8002aac:	3b01      	subs	r3, #1
 8002aae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d107      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d001      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e000      	b.n	8002aca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3718      	adds	r7, #24
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	40023800 	.word	0x40023800

08002ad8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e0cc      	b.n	8002c86 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002aec:	4b68      	ldr	r3, [pc, #416]	@ (8002c90 <HAL_RCC_ClockConfig+0x1b8>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 030f 	and.w	r3, r3, #15
 8002af4:	683a      	ldr	r2, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d90c      	bls.n	8002b14 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002afa:	4b65      	ldr	r3, [pc, #404]	@ (8002c90 <HAL_RCC_ClockConfig+0x1b8>)
 8002afc:	683a      	ldr	r2, [r7, #0]
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b02:	4b63      	ldr	r3, [pc, #396]	@ (8002c90 <HAL_RCC_ClockConfig+0x1b8>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 030f 	and.w	r3, r3, #15
 8002b0a:	683a      	ldr	r2, [r7, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d001      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e0b8      	b.n	8002c86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d020      	beq.n	8002b62 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0304 	and.w	r3, r3, #4
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d005      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b2c:	4b59      	ldr	r3, [pc, #356]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	4a58      	ldr	r2, [pc, #352]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002b32:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0308 	and.w	r3, r3, #8
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d005      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b44:	4b53      	ldr	r3, [pc, #332]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	4a52      	ldr	r2, [pc, #328]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b4e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b50:	4b50      	ldr	r3, [pc, #320]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	494d      	ldr	r1, [pc, #308]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d044      	beq.n	8002bf8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d107      	bne.n	8002b86 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b76:	4b47      	ldr	r3, [pc, #284]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d119      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e07f      	b.n	8002c86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d003      	beq.n	8002b96 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b92:	2b03      	cmp	r3, #3
 8002b94:	d107      	bne.n	8002ba6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b96:	4b3f      	ldr	r3, [pc, #252]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d109      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e06f      	b.n	8002c86 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba6:	4b3b      	ldr	r3, [pc, #236]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e067      	b.n	8002c86 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bb6:	4b37      	ldr	r3, [pc, #220]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f023 0203 	bic.w	r2, r3, #3
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	4934      	ldr	r1, [pc, #208]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bc8:	f7fe f96c 	bl	8000ea4 <HAL_GetTick>
 8002bcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bce:	e00a      	b.n	8002be6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bd0:	f7fe f968 	bl	8000ea4 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e04f      	b.n	8002c86 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002be6:	4b2b      	ldr	r3, [pc, #172]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f003 020c 	and.w	r2, r3, #12
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d1eb      	bne.n	8002bd0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bf8:	4b25      	ldr	r3, [pc, #148]	@ (8002c90 <HAL_RCC_ClockConfig+0x1b8>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 030f 	and.w	r3, r3, #15
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d20c      	bcs.n	8002c20 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c06:	4b22      	ldr	r3, [pc, #136]	@ (8002c90 <HAL_RCC_ClockConfig+0x1b8>)
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	b2d2      	uxtb	r2, r2
 8002c0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c0e:	4b20      	ldr	r3, [pc, #128]	@ (8002c90 <HAL_RCC_ClockConfig+0x1b8>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	683a      	ldr	r2, [r7, #0]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d001      	beq.n	8002c20 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e032      	b.n	8002c86 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d008      	beq.n	8002c3e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c2c:	4b19      	ldr	r3, [pc, #100]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	4916      	ldr	r1, [pc, #88]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 0308 	and.w	r3, r3, #8
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d009      	beq.n	8002c5e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c4a:	4b12      	ldr	r3, [pc, #72]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	691b      	ldr	r3, [r3, #16]
 8002c56:	00db      	lsls	r3, r3, #3
 8002c58:	490e      	ldr	r1, [pc, #56]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c5e:	f000 f821 	bl	8002ca4 <HAL_RCC_GetSysClockFreq>
 8002c62:	4602      	mov	r2, r0
 8002c64:	4b0b      	ldr	r3, [pc, #44]	@ (8002c94 <HAL_RCC_ClockConfig+0x1bc>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	091b      	lsrs	r3, r3, #4
 8002c6a:	f003 030f 	and.w	r3, r3, #15
 8002c6e:	490a      	ldr	r1, [pc, #40]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c0>)
 8002c70:	5ccb      	ldrb	r3, [r1, r3]
 8002c72:	fa22 f303 	lsr.w	r3, r2, r3
 8002c76:	4a09      	ldr	r2, [pc, #36]	@ (8002c9c <HAL_RCC_ClockConfig+0x1c4>)
 8002c78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1c8>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fe f8cc 	bl	8000e1c <HAL_InitTick>

  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	40023c00 	.word	0x40023c00
 8002c94:	40023800 	.word	0x40023800
 8002c98:	0800a260 	.word	0x0800a260
 8002c9c:	20000000 	.word	0x20000000
 8002ca0:	2000001c 	.word	0x2000001c

08002ca4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ca8:	b094      	sub	sp, #80	@ 0x50
 8002caa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cbc:	4b79      	ldr	r3, [pc, #484]	@ (8002ea4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 030c 	and.w	r3, r3, #12
 8002cc4:	2b08      	cmp	r3, #8
 8002cc6:	d00d      	beq.n	8002ce4 <HAL_RCC_GetSysClockFreq+0x40>
 8002cc8:	2b08      	cmp	r3, #8
 8002cca:	f200 80e1 	bhi.w	8002e90 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d002      	beq.n	8002cd8 <HAL_RCC_GetSysClockFreq+0x34>
 8002cd2:	2b04      	cmp	r3, #4
 8002cd4:	d003      	beq.n	8002cde <HAL_RCC_GetSysClockFreq+0x3a>
 8002cd6:	e0db      	b.n	8002e90 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cd8:	4b73      	ldr	r3, [pc, #460]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002cda:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cdc:	e0db      	b.n	8002e96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cde:	4b73      	ldr	r3, [pc, #460]	@ (8002eac <HAL_RCC_GetSysClockFreq+0x208>)
 8002ce0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ce2:	e0d8      	b.n	8002e96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ce4:	4b6f      	ldr	r3, [pc, #444]	@ (8002ea4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cee:	4b6d      	ldr	r3, [pc, #436]	@ (8002ea4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d063      	beq.n	8002dc2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfa:	4b6a      	ldr	r3, [pc, #424]	@ (8002ea4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cfc:	685b      	ldr	r3, [r3, #4]
 8002cfe:	099b      	lsrs	r3, r3, #6
 8002d00:	2200      	movs	r2, #0
 8002d02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d04:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d0e:	2300      	movs	r3, #0
 8002d10:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d12:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d16:	4622      	mov	r2, r4
 8002d18:	462b      	mov	r3, r5
 8002d1a:	f04f 0000 	mov.w	r0, #0
 8002d1e:	f04f 0100 	mov.w	r1, #0
 8002d22:	0159      	lsls	r1, r3, #5
 8002d24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d28:	0150      	lsls	r0, r2, #5
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4621      	mov	r1, r4
 8002d30:	1a51      	subs	r1, r2, r1
 8002d32:	6139      	str	r1, [r7, #16]
 8002d34:	4629      	mov	r1, r5
 8002d36:	eb63 0301 	sbc.w	r3, r3, r1
 8002d3a:	617b      	str	r3, [r7, #20]
 8002d3c:	f04f 0200 	mov.w	r2, #0
 8002d40:	f04f 0300 	mov.w	r3, #0
 8002d44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d48:	4659      	mov	r1, fp
 8002d4a:	018b      	lsls	r3, r1, #6
 8002d4c:	4651      	mov	r1, sl
 8002d4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d52:	4651      	mov	r1, sl
 8002d54:	018a      	lsls	r2, r1, #6
 8002d56:	4651      	mov	r1, sl
 8002d58:	ebb2 0801 	subs.w	r8, r2, r1
 8002d5c:	4659      	mov	r1, fp
 8002d5e:	eb63 0901 	sbc.w	r9, r3, r1
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	f04f 0300 	mov.w	r3, #0
 8002d6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d76:	4690      	mov	r8, r2
 8002d78:	4699      	mov	r9, r3
 8002d7a:	4623      	mov	r3, r4
 8002d7c:	eb18 0303 	adds.w	r3, r8, r3
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	462b      	mov	r3, r5
 8002d84:	eb49 0303 	adc.w	r3, r9, r3
 8002d88:	60fb      	str	r3, [r7, #12]
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	f04f 0300 	mov.w	r3, #0
 8002d92:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d96:	4629      	mov	r1, r5
 8002d98:	024b      	lsls	r3, r1, #9
 8002d9a:	4621      	mov	r1, r4
 8002d9c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002da0:	4621      	mov	r1, r4
 8002da2:	024a      	lsls	r2, r1, #9
 8002da4:	4610      	mov	r0, r2
 8002da6:	4619      	mov	r1, r3
 8002da8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002daa:	2200      	movs	r2, #0
 8002dac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002dae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002db0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002db4:	f7fd fa22 	bl	80001fc <__aeabi_uldivmod>
 8002db8:	4602      	mov	r2, r0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dc0:	e058      	b.n	8002e74 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dc2:	4b38      	ldr	r3, [pc, #224]	@ (8002ea4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	099b      	lsrs	r3, r3, #6
 8002dc8:	2200      	movs	r2, #0
 8002dca:	4618      	mov	r0, r3
 8002dcc:	4611      	mov	r1, r2
 8002dce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002dd2:	623b      	str	r3, [r7, #32]
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dd8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ddc:	4642      	mov	r2, r8
 8002dde:	464b      	mov	r3, r9
 8002de0:	f04f 0000 	mov.w	r0, #0
 8002de4:	f04f 0100 	mov.w	r1, #0
 8002de8:	0159      	lsls	r1, r3, #5
 8002dea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dee:	0150      	lsls	r0, r2, #5
 8002df0:	4602      	mov	r2, r0
 8002df2:	460b      	mov	r3, r1
 8002df4:	4641      	mov	r1, r8
 8002df6:	ebb2 0a01 	subs.w	sl, r2, r1
 8002dfa:	4649      	mov	r1, r9
 8002dfc:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	f04f 0300 	mov.w	r3, #0
 8002e08:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e0c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e10:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e14:	ebb2 040a 	subs.w	r4, r2, sl
 8002e18:	eb63 050b 	sbc.w	r5, r3, fp
 8002e1c:	f04f 0200 	mov.w	r2, #0
 8002e20:	f04f 0300 	mov.w	r3, #0
 8002e24:	00eb      	lsls	r3, r5, #3
 8002e26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e2a:	00e2      	lsls	r2, r4, #3
 8002e2c:	4614      	mov	r4, r2
 8002e2e:	461d      	mov	r5, r3
 8002e30:	4643      	mov	r3, r8
 8002e32:	18e3      	adds	r3, r4, r3
 8002e34:	603b      	str	r3, [r7, #0]
 8002e36:	464b      	mov	r3, r9
 8002e38:	eb45 0303 	adc.w	r3, r5, r3
 8002e3c:	607b      	str	r3, [r7, #4]
 8002e3e:	f04f 0200 	mov.w	r2, #0
 8002e42:	f04f 0300 	mov.w	r3, #0
 8002e46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e4a:	4629      	mov	r1, r5
 8002e4c:	028b      	lsls	r3, r1, #10
 8002e4e:	4621      	mov	r1, r4
 8002e50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e54:	4621      	mov	r1, r4
 8002e56:	028a      	lsls	r2, r1, #10
 8002e58:	4610      	mov	r0, r2
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e5e:	2200      	movs	r2, #0
 8002e60:	61bb      	str	r3, [r7, #24]
 8002e62:	61fa      	str	r2, [r7, #28]
 8002e64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e68:	f7fd f9c8 	bl	80001fc <__aeabi_uldivmod>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	460b      	mov	r3, r1
 8002e70:	4613      	mov	r3, r2
 8002e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	0c1b      	lsrs	r3, r3, #16
 8002e7a:	f003 0303 	and.w	r3, r3, #3
 8002e7e:	3301      	adds	r3, #1
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002e84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e8e:	e002      	b.n	8002e96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e90:	4b05      	ldr	r3, [pc, #20]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e92:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3750      	adds	r7, #80	@ 0x50
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	00f42400 	.word	0x00f42400
 8002eac:	007a1200 	.word	0x007a1200

08002eb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0301 	and.w	r3, r3, #1
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10b      	bne.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d105      	bne.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d075      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002ee4:	4b91      	ldr	r3, [pc, #580]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002eea:	f7fd ffdb 	bl	8000ea4 <HAL_GetTick>
 8002eee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ef0:	e008      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ef2:	f7fd ffd7 	bl	8000ea4 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e189      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f04:	4b8a      	ldr	r3, [pc, #552]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1f0      	bne.n	8002ef2 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0301 	and.w	r3, r3, #1
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d009      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	019a      	lsls	r2, r3, #6
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	071b      	lsls	r3, r3, #28
 8002f28:	4981      	ldr	r1, [pc, #516]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d01f      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f3c:	4b7c      	ldr	r3, [pc, #496]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002f3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f42:	0f1b      	lsrs	r3, r3, #28
 8002f44:	f003 0307 	and.w	r3, r3, #7
 8002f48:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	019a      	lsls	r2, r3, #6
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	061b      	lsls	r3, r3, #24
 8002f56:	431a      	orrs	r2, r3
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	071b      	lsls	r3, r3, #28
 8002f5c:	4974      	ldr	r1, [pc, #464]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f64:	4b72      	ldr	r3, [pc, #456]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f6a:	f023 021f 	bic.w	r2, r3, #31
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69db      	ldr	r3, [r3, #28]
 8002f72:	3b01      	subs	r3, #1
 8002f74:	496e      	ldr	r1, [pc, #440]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00d      	beq.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	019a      	lsls	r2, r3, #6
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	061b      	lsls	r3, r3, #24
 8002f94:	431a      	orrs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	071b      	lsls	r3, r3, #28
 8002f9c:	4964      	ldr	r1, [pc, #400]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002fa4:	4b61      	ldr	r3, [pc, #388]	@ (800312c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002faa:	f7fd ff7b 	bl	8000ea4 <HAL_GetTick>
 8002fae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fb2:	f7fd ff77 	bl	8000ea4 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e129      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fc4:	4b5a      	ldr	r3, [pc, #360]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0f0      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0304 	and.w	r3, r3, #4
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d105      	bne.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d079      	beq.n	80030dc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002fe8:	4b52      	ldr	r3, [pc, #328]	@ (8003134 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002fee:	f7fd ff59 	bl	8000ea4 <HAL_GetTick>
 8002ff2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002ff4:	e008      	b.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002ff6:	f7fd ff55 	bl	8000ea4 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e107      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003008:	4b49      	ldr	r3, [pc, #292]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003010:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003014:	d0ef      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	d020      	beq.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003022:	4b43      	ldr	r3, [pc, #268]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003024:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003028:	0f1b      	lsrs	r3, r3, #28
 800302a:	f003 0307 	and.w	r3, r3, #7
 800302e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	019a      	lsls	r2, r3, #6
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	695b      	ldr	r3, [r3, #20]
 800303a:	061b      	lsls	r3, r3, #24
 800303c:	431a      	orrs	r2, r3
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	071b      	lsls	r3, r3, #28
 8003042:	493b      	ldr	r1, [pc, #236]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003044:	4313      	orrs	r3, r2
 8003046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800304a:	4b39      	ldr	r3, [pc, #228]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800304c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003050:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	3b01      	subs	r3, #1
 800305a:	021b      	lsls	r3, r3, #8
 800305c:	4934      	ldr	r1, [pc, #208]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800305e:	4313      	orrs	r3, r2
 8003060:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0308 	and.w	r3, r3, #8
 800306c:	2b00      	cmp	r3, #0
 800306e:	d01e      	beq.n	80030ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003070:	4b2f      	ldr	r3, [pc, #188]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003076:	0e1b      	lsrs	r3, r3, #24
 8003078:	f003 030f 	and.w	r3, r3, #15
 800307c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	019a      	lsls	r2, r3, #6
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	061b      	lsls	r3, r3, #24
 8003088:	431a      	orrs	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	071b      	lsls	r3, r3, #28
 8003090:	4927      	ldr	r1, [pc, #156]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003092:	4313      	orrs	r3, r2
 8003094:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003098:	4b25      	ldr	r3, [pc, #148]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800309a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800309e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a6:	4922      	ldr	r1, [pc, #136]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80030ae:	4b21      	ldr	r3, [pc, #132]	@ (8003134 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80030b0:	2201      	movs	r2, #1
 80030b2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80030b4:	f7fd fef6 	bl	8000ea4 <HAL_GetTick>
 80030b8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80030ba:	e008      	b.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80030bc:	f7fd fef2 	bl	8000ea4 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e0a4      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80030ce:	4b18      	ldr	r3, [pc, #96]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80030d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030da:	d1ef      	bne.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0320 	and.w	r3, r3, #32
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 808b 	beq.w	8003200 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	4b10      	ldr	r3, [pc, #64]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f2:	4a0f      	ldr	r2, [pc, #60]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80030f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003130 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003106:	4b0c      	ldr	r3, [pc, #48]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a0b      	ldr	r2, [pc, #44]	@ (8003138 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800310c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003110:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003112:	f7fd fec7 	bl	8000ea4 <HAL_GetTick>
 8003116:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003118:	e010      	b.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800311a:	f7fd fec3 	bl	8000ea4 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d909      	bls.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e075      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800312c:	42470068 	.word	0x42470068
 8003130:	40023800 	.word	0x40023800
 8003134:	42470070 	.word	0x42470070
 8003138:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800313c:	4b38      	ldr	r3, [pc, #224]	@ (8003220 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0e8      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003148:	4b36      	ldr	r3, [pc, #216]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800314a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800314c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003150:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d02f      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003160:	693a      	ldr	r2, [r7, #16]
 8003162:	429a      	cmp	r2, r3
 8003164:	d028      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003166:	4b2f      	ldr	r3, [pc, #188]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800316a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800316e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003170:	4b2d      	ldr	r3, [pc, #180]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003172:	2201      	movs	r2, #1
 8003174:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003176:	4b2c      	ldr	r3, [pc, #176]	@ (8003228 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800317c:	4a29      	ldr	r2, [pc, #164]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003182:	4b28      	ldr	r3, [pc, #160]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b01      	cmp	r3, #1
 800318c:	d114      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800318e:	f7fd fe89 	bl	8000ea4 <HAL_GetTick>
 8003192:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003194:	e00a      	b.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003196:	f7fd fe85 	bl	8000ea4 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d901      	bls.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e035      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ac:	4b1d      	ldr	r3, [pc, #116]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d0ee      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80031c4:	d10d      	bne.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 80031c6:	4b17      	ldr	r3, [pc, #92]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80031d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031da:	4912      	ldr	r1, [pc, #72]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	608b      	str	r3, [r1, #8]
 80031e0:	e005      	b.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80031e2:	4b10      	ldr	r3, [pc, #64]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	4a0f      	ldr	r2, [pc, #60]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031e8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80031ec:	6093      	str	r3, [r2, #8]
 80031ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031f0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031fa:	490a      	ldr	r1, [pc, #40]	@ (8003224 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	2b00      	cmp	r3, #0
 800320a:	d004      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8003212:	4b06      	ldr	r3, [pc, #24]	@ (800322c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003214:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3718      	adds	r7, #24
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40007000 	.word	0x40007000
 8003224:	40023800 	.word	0x40023800
 8003228:	42470e40 	.word	0x42470e40
 800322c:	424711e0 	.word	0x424711e0

08003230 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003230:	b480      	push	{r7}
 8003232:	b087      	sub	sp, #28
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003240:	2300      	movs	r3, #0
 8003242:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003244:	2300      	movs	r3, #0
 8003246:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d13f      	bne.n	80032ce <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800324e:	4b24      	ldr	r3, [pc, #144]	@ (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003256:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d006      	beq.n	800326c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003264:	d12f      	bne.n	80032c6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003266:	4b1f      	ldr	r3, [pc, #124]	@ (80032e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003268:	617b      	str	r3, [r7, #20]
          break;
 800326a:	e02f      	b.n	80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800326c:	4b1c      	ldr	r3, [pc, #112]	@ (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003274:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003278:	d108      	bne.n	800328c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800327a:	4b19      	ldr	r3, [pc, #100]	@ (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003282:	4a19      	ldr	r2, [pc, #100]	@ (80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003284:	fbb2 f3f3 	udiv	r3, r2, r3
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	e007      	b.n	800329c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800328c:	4b14      	ldr	r3, [pc, #80]	@ (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003294:	4a15      	ldr	r2, [pc, #84]	@ (80032ec <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003296:	fbb2 f3f3 	udiv	r3, r2, r3
 800329a:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800329c:	4b10      	ldr	r3, [pc, #64]	@ (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800329e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032a2:	099b      	lsrs	r3, r3, #6
 80032a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	fb02 f303 	mul.w	r3, r2, r3
 80032ae:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80032b0:	4b0b      	ldr	r3, [pc, #44]	@ (80032e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80032b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032b6:	0f1b      	lsrs	r3, r3, #28
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	68ba      	ldr	r2, [r7, #8]
 80032be:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c2:	617b      	str	r3, [r7, #20]
          break;
 80032c4:	e002      	b.n	80032cc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
          break;
 80032ca:	bf00      	nop
        }
      }
      break;
 80032cc:	e000      	b.n	80032d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80032ce:	bf00      	nop
    }
  }
  return frequency;
 80032d0:	697b      	ldr	r3, [r7, #20]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	371c      	adds	r7, #28
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	40023800 	.word	0x40023800
 80032e4:	00bb8000 	.word	0x00bb8000
 80032e8:	007a1200 	.word	0x007a1200
 80032ec:	00f42400 	.word	0x00f42400

080032f0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80032f0:	b084      	sub	sp, #16
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b084      	sub	sp, #16
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
 80032fa:	f107 001c 	add.w	r0, r7, #28
 80032fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003302:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003306:	2b01      	cmp	r3, #1
 8003308:	d123      	bne.n	8003352 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800331e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003332:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003336:	2b01      	cmp	r3, #1
 8003338:	d105      	bne.n	8003346 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 faa0 	bl	800388c <USB_CoreReset>
 800334c:	4603      	mov	r3, r0
 800334e:	73fb      	strb	r3, [r7, #15]
 8003350:	e01b      	b.n	800338a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 fa94 	bl	800388c <USB_CoreReset>
 8003364:	4603      	mov	r3, r0
 8003366:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003368:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800336c:	2b00      	cmp	r3, #0
 800336e:	d106      	bne.n	800337e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003374:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	639a      	str	r2, [r3, #56]	@ 0x38
 800337c:	e005      	b.n	800338a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003382:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800338a:	7fbb      	ldrb	r3, [r7, #30]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d10b      	bne.n	80033a8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	f043 0206 	orr.w	r2, r3, #6
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	689b      	ldr	r3, [r3, #8]
 80033a0:	f043 0220 	orr.w	r2, r3, #32
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80033a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80033b4:	b004      	add	sp, #16
 80033b6:	4770      	bx	lr

080033b8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f023 0201 	bic.w	r2, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b084      	sub	sp, #16
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
 80033e2:	460b      	mov	r3, r1
 80033e4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80033f6:	78fb      	ldrb	r3, [r7, #3]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d115      	bne.n	8003428 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003408:	200a      	movs	r0, #10
 800340a:	f7fd fd57 	bl	8000ebc <HAL_Delay>
      ms += 10U;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	330a      	adds	r3, #10
 8003412:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 fa2b 	bl	8003870 <USB_GetMode>
 800341a:	4603      	mov	r3, r0
 800341c:	2b01      	cmp	r3, #1
 800341e:	d01e      	beq.n	800345e <USB_SetCurrentMode+0x84>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2bc7      	cmp	r3, #199	@ 0xc7
 8003424:	d9f0      	bls.n	8003408 <USB_SetCurrentMode+0x2e>
 8003426:	e01a      	b.n	800345e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003428:	78fb      	ldrb	r3, [r7, #3]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d115      	bne.n	800345a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800343a:	200a      	movs	r0, #10
 800343c:	f7fd fd3e 	bl	8000ebc <HAL_Delay>
      ms += 10U;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	330a      	adds	r3, #10
 8003444:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 fa12 	bl	8003870 <USB_GetMode>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d005      	beq.n	800345e <USB_SetCurrentMode+0x84>
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2bc7      	cmp	r3, #199	@ 0xc7
 8003456:	d9f0      	bls.n	800343a <USB_SetCurrentMode+0x60>
 8003458:	e001      	b.n	800345e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e005      	b.n	800346a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2bc8      	cmp	r3, #200	@ 0xc8
 8003462:	d101      	bne.n	8003468 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e000      	b.n	800346a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
	...

08003474 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003474:	b084      	sub	sp, #16
 8003476:	b580      	push	{r7, lr}
 8003478:	b086      	sub	sp, #24
 800347a:	af00      	add	r7, sp, #0
 800347c:	6078      	str	r0, [r7, #4]
 800347e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003482:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003486:	2300      	movs	r3, #0
 8003488:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800348e:	2300      	movs	r3, #0
 8003490:	613b      	str	r3, [r7, #16]
 8003492:	e009      	b.n	80034a8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	3340      	adds	r3, #64	@ 0x40
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	4413      	add	r3, r2
 800349e:	2200      	movs	r2, #0
 80034a0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	3301      	adds	r3, #1
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b0e      	cmp	r3, #14
 80034ac:	d9f2      	bls.n	8003494 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80034ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d11c      	bne.n	80034f0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034c4:	f043 0302 	orr.w	r3, r3, #2
 80034c8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ce:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034da:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80034ee:	e00b      	b.n	8003508 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003500:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800350e:	461a      	mov	r2, r3
 8003510:	2300      	movs	r3, #0
 8003512:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003514:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003518:	2b01      	cmp	r3, #1
 800351a:	d10d      	bne.n	8003538 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800351c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003520:	2b00      	cmp	r3, #0
 8003522:	d104      	bne.n	800352e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003524:	2100      	movs	r1, #0
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f968 	bl	80037fc <USB_SetDevSpeed>
 800352c:	e008      	b.n	8003540 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800352e:	2101      	movs	r1, #1
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f963 	bl	80037fc <USB_SetDevSpeed>
 8003536:	e003      	b.n	8003540 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003538:	2103      	movs	r1, #3
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f95e 	bl	80037fc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003540:	2110      	movs	r1, #16
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f8fa 	bl	800373c <USB_FlushTxFifo>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f924 	bl	80037a0 <USB_FlushRxFifo>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003568:	461a      	mov	r2, r3
 800356a:	2300      	movs	r3, #0
 800356c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003574:	461a      	mov	r2, r3
 8003576:	2300      	movs	r3, #0
 8003578:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003580:	461a      	mov	r2, r3
 8003582:	2300      	movs	r3, #0
 8003584:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003586:	2300      	movs	r3, #0
 8003588:	613b      	str	r3, [r7, #16]
 800358a:	e043      	b.n	8003614 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	015a      	lsls	r2, r3, #5
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4413      	add	r3, r2
 8003594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800359e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035a2:	d118      	bne.n	80035d6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10a      	bne.n	80035c0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	015a      	lsls	r2, r3, #5
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	4413      	add	r3, r2
 80035b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035b6:	461a      	mov	r2, r3
 80035b8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80035bc:	6013      	str	r3, [r2, #0]
 80035be:	e013      	b.n	80035e8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	015a      	lsls	r2, r3, #5
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	4413      	add	r3, r2
 80035c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035cc:	461a      	mov	r2, r3
 80035ce:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80035d2:	6013      	str	r3, [r2, #0]
 80035d4:	e008      	b.n	80035e8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	015a      	lsls	r2, r3, #5
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	4413      	add	r3, r2
 80035de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035e2:	461a      	mov	r2, r3
 80035e4:	2300      	movs	r3, #0
 80035e6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	015a      	lsls	r2, r3, #5
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	4413      	add	r3, r2
 80035f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80035f4:	461a      	mov	r2, r3
 80035f6:	2300      	movs	r3, #0
 80035f8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80035fa:	693b      	ldr	r3, [r7, #16]
 80035fc:	015a      	lsls	r2, r3, #5
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4413      	add	r3, r2
 8003602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003606:	461a      	mov	r2, r3
 8003608:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800360c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	3301      	adds	r3, #1
 8003612:	613b      	str	r3, [r7, #16]
 8003614:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003618:	461a      	mov	r2, r3
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	4293      	cmp	r3, r2
 800361e:	d3b5      	bcc.n	800358c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003620:	2300      	movs	r3, #0
 8003622:	613b      	str	r3, [r7, #16]
 8003624:	e043      	b.n	80036ae <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	015a      	lsls	r2, r3, #5
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	4413      	add	r3, r2
 800362e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003638:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800363c:	d118      	bne.n	8003670 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d10a      	bne.n	800365a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	015a      	lsls	r2, r3, #5
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	4413      	add	r3, r2
 800364c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003650:	461a      	mov	r2, r3
 8003652:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	e013      	b.n	8003682 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800365a:	693b      	ldr	r3, [r7, #16]
 800365c:	015a      	lsls	r2, r3, #5
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	4413      	add	r3, r2
 8003662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003666:	461a      	mov	r2, r3
 8003668:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800366c:	6013      	str	r3, [r2, #0]
 800366e:	e008      	b.n	8003682 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	015a      	lsls	r2, r3, #5
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	4413      	add	r3, r2
 8003678:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800367c:	461a      	mov	r2, r3
 800367e:	2300      	movs	r3, #0
 8003680:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003682:	693b      	ldr	r3, [r7, #16]
 8003684:	015a      	lsls	r2, r3, #5
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	4413      	add	r3, r2
 800368a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800368e:	461a      	mov	r2, r3
 8003690:	2300      	movs	r3, #0
 8003692:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	015a      	lsls	r2, r3, #5
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	4413      	add	r3, r2
 800369c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036a0:	461a      	mov	r2, r3
 80036a2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80036a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	3301      	adds	r3, #1
 80036ac:	613b      	str	r3, [r7, #16]
 80036ae:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80036b2:	461a      	mov	r2, r3
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d3b5      	bcc.n	8003626 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80036cc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80036da:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80036dc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d105      	bne.n	80036f0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	f043 0210 	orr.w	r2, r3, #16
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	699a      	ldr	r2, [r3, #24]
 80036f4:	4b10      	ldr	r3, [pc, #64]	@ (8003738 <USB_DevInit+0x2c4>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80036fc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003700:	2b00      	cmp	r3, #0
 8003702:	d005      	beq.n	8003710 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	699b      	ldr	r3, [r3, #24]
 8003708:	f043 0208 	orr.w	r2, r3, #8
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003710:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003714:	2b01      	cmp	r3, #1
 8003716:	d107      	bne.n	8003728 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	699b      	ldr	r3, [r3, #24]
 800371c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003720:	f043 0304 	orr.w	r3, r3, #4
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003728:	7dfb      	ldrb	r3, [r7, #23]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3718      	adds	r7, #24
 800372e:	46bd      	mov	sp, r7
 8003730:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003734:	b004      	add	sp, #16
 8003736:	4770      	bx	lr
 8003738:	803c3800 	.word	0x803c3800

0800373c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	3301      	adds	r3, #1
 800374e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003756:	d901      	bls.n	800375c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e01b      	b.n	8003794 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	2b00      	cmp	r3, #0
 8003762:	daf2      	bge.n	800374a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003764:	2300      	movs	r3, #0
 8003766:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	019b      	lsls	r3, r3, #6
 800376c:	f043 0220 	orr.w	r2, r3, #32
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	3301      	adds	r3, #1
 8003778:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003780:	d901      	bls.n	8003786 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e006      	b.n	8003794 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	f003 0320 	and.w	r3, r3, #32
 800378e:	2b20      	cmp	r3, #32
 8003790:	d0f0      	beq.n	8003774 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3714      	adds	r7, #20
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	3301      	adds	r3, #1
 80037b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80037b8:	d901      	bls.n	80037be <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e018      	b.n	80037f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	daf2      	bge.n	80037ac <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80037c6:	2300      	movs	r3, #0
 80037c8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2210      	movs	r2, #16
 80037ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	3301      	adds	r3, #1
 80037d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80037dc:	d901      	bls.n	80037e2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e006      	b.n	80037f0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	691b      	ldr	r3, [r3, #16]
 80037e6:	f003 0310 	and.w	r3, r3, #16
 80037ea:	2b10      	cmp	r3, #16
 80037ec:	d0f0      	beq.n	80037d0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3714      	adds	r7, #20
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b085      	sub	sp, #20
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	78fb      	ldrb	r3, [r7, #3]
 8003816:	68f9      	ldr	r1, [r7, #12]
 8003818:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800381c:	4313      	orrs	r3, r2
 800381e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800382e:	b480      	push	{r7}
 8003830:	b085      	sub	sp, #20
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68fa      	ldr	r2, [r7, #12]
 8003844:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003848:	f023 0303 	bic.w	r3, r3, #3
 800384c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	68fa      	ldr	r2, [r7, #12]
 8003858:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800385c:	f043 0302 	orr.w	r3, r3, #2
 8003860:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	3714      	adds	r7, #20
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	f003 0301 	and.w	r3, r3, #1
}
 8003880:	4618      	mov	r0, r3
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003894:	2300      	movs	r3, #0
 8003896:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	3301      	adds	r3, #1
 800389c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80038a4:	d901      	bls.n	80038aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e022      	b.n	80038f0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	daf2      	bge.n	8003898 <USB_CoreReset+0xc>

  count = 10U;
 80038b2:	230a      	movs	r3, #10
 80038b4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80038b6:	e002      	b.n	80038be <USB_CoreReset+0x32>
  {
    count--;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	3b01      	subs	r3, #1
 80038bc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f9      	bne.n	80038b8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	691b      	ldr	r3, [r3, #16]
 80038c8:	f043 0201 	orr.w	r2, r3, #1
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	3301      	adds	r3, #1
 80038d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80038dc:	d901      	bls.n	80038e2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e006      	b.n	80038f0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	f003 0301 	and.w	r3, r3, #1
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d0f0      	beq.n	80038d0 <USB_CoreReset+0x44>

  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3714      	adds	r7, #20
 80038f4:	46bd      	mov	sp, r7
 80038f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fa:	4770      	bx	lr

080038fc <tud_audio_tx_done_isr>:
//--------------------------------------------------------------------+
// WEAK FUNCTION STUBS
//--------------------------------------------------------------------+

#if CFG_TUD_AUDIO_ENABLE_EP_IN
TU_ATTR_WEAK bool tud_audio_tx_done_isr(uint8_t rhport, uint16_t n_bytes_sent, uint8_t func_id, uint8_t ep_in, uint8_t cur_alt_setting) {
 80038fc:	b490      	push	{r4, r7}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	4604      	mov	r4, r0
 8003904:	4608      	mov	r0, r1
 8003906:	4611      	mov	r1, r2
 8003908:	461a      	mov	r2, r3
 800390a:	4623      	mov	r3, r4
 800390c:	71fb      	strb	r3, [r7, #7]
 800390e:	4603      	mov	r3, r0
 8003910:	80bb      	strh	r3, [r7, #4]
 8003912:	460b      	mov	r3, r1
 8003914:	71bb      	strb	r3, [r7, #6]
 8003916:	4613      	mov	r3, r2
 8003918:	70fb      	strb	r3, [r7, #3]
  (void) rhport;
  (void) n_bytes_sent;
  (void) func_id;
  (void) ep_in;
  (void) cur_alt_setting;
  return true;
 800391a:	2301      	movs	r3, #1
}
 800391c:	4618      	mov	r0, r3
 800391e:	3708      	adds	r7, #8
 8003920:	46bd      	mov	sp, r7
 8003922:	bc90      	pop	{r4, r7}
 8003924:	4770      	bx	lr

08003926 <tud_audio_rx_done_isr>:

#endif

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
TU_ATTR_WEAK bool tud_audio_rx_done_isr(uint8_t rhport, uint16_t n_bytes_received, uint8_t func_id, uint8_t ep_out, uint8_t cur_alt_setting) {
 8003926:	b490      	push	{r4, r7}
 8003928:	b082      	sub	sp, #8
 800392a:	af00      	add	r7, sp, #0
 800392c:	4604      	mov	r4, r0
 800392e:	4608      	mov	r0, r1
 8003930:	4611      	mov	r1, r2
 8003932:	461a      	mov	r2, r3
 8003934:	4623      	mov	r3, r4
 8003936:	71fb      	strb	r3, [r7, #7]
 8003938:	4603      	mov	r3, r0
 800393a:	80bb      	strh	r3, [r7, #4]
 800393c:	460b      	mov	r3, r1
 800393e:	71bb      	strb	r3, [r7, #6]
 8003940:	4613      	mov	r3, r2
 8003942:	70fb      	strb	r3, [r7, #3]
  (void) rhport;
  (void) n_bytes_received;
  (void) func_id;
  (void) ep_out;
  (void) cur_alt_setting;
  return true;
 8003944:	2301      	movs	r3, #1
}
 8003946:	4618      	mov	r0, r3
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bc90      	pop	{r4, r7}
 800394e:	4770      	bx	lr

08003950 <tud_audio_int_done_cb>:
  (void) interval_shift;
}
#endif

#if CFG_TUD_AUDIO_ENABLE_INTERRUPT_EP
TU_ATTR_WEAK void tud_audio_int_done_cb(uint8_t rhport) {
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	4603      	mov	r3, r0
 8003958:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
}
 800395a:	bf00      	nop
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr

08003966 <tud_audio_set_itf_cb>:
#endif

// Invoked when audio set interface request received
TU_ATTR_WEAK bool tud_audio_set_itf_cb(uint8_t rhport, tusb_control_request_t const *p_request) {
 8003966:	b480      	push	{r7}
 8003968:	b083      	sub	sp, #12
 800396a:	af00      	add	r7, sp, #0
 800396c:	4603      	mov	r3, r0
 800396e:	6039      	str	r1, [r7, #0]
 8003970:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  return true;
 8003972:	2301      	movs	r3, #1
}
 8003974:	4618      	mov	r0, r3
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <tud_audio_set_itf_close_ep_cb>:

// Invoked when audio set interface request received which closes an EP
TU_ATTR_WEAK bool tud_audio_set_itf_close_ep_cb(uint8_t rhport, tusb_control_request_t const *p_request) {
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	4603      	mov	r3, r0
 8003988:	6039      	str	r1, [r7, #0]
 800398a:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  return true;
 800398c:	2301      	movs	r3, #1
}
 800398e:	4618      	mov	r0, r3
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr

0800399a <tud_audio_set_req_ep_cb>:

// Invoked when audio class specific set request received for an EP
TU_ATTR_WEAK bool tud_audio_set_req_ep_cb(uint8_t rhport, tusb_control_request_t const *p_request, uint8_t *pBuff) {
 800399a:	b480      	push	{r7}
 800399c:	b085      	sub	sp, #20
 800399e:	af00      	add	r7, sp, #0
 80039a0:	4603      	mov	r3, r0
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
 80039a6:	73fb      	strb	r3, [r7, #15]
  (void) rhport;
  (void) p_request;
  (void) pBuff;
  TU_LOG2("  No EP set request callback available!\r\n");
  return false;// In case no callback function is present or request can not be conducted we stall it
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3714      	adds	r7, #20
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr

080039b6 <tud_audio_set_req_itf_cb>:

// Invoked when audio class specific set request received for an interface
TU_ATTR_WEAK bool tud_audio_set_req_itf_cb(uint8_t rhport, tusb_control_request_t const *p_request, uint8_t *pBuff) {
 80039b6:	b480      	push	{r7}
 80039b8:	b085      	sub	sp, #20
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	4603      	mov	r3, r0
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
 80039c2:	73fb      	strb	r3, [r7, #15]
  (void) rhport;
  (void) p_request;
  (void) pBuff;
  TU_LOG2("  No interface set request callback available!\r\n");
  return false;// In case no callback function is present or request can not be conducted we stall it
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3714      	adds	r7, #20
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr

080039d2 <tud_audio_set_req_entity_cb>:

// Invoked when audio class specific set request received for an entity
TU_ATTR_WEAK bool tud_audio_set_req_entity_cb(uint8_t rhport, tusb_control_request_t const *p_request, uint8_t *pBuff) {
 80039d2:	b480      	push	{r7}
 80039d4:	b085      	sub	sp, #20
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	4603      	mov	r3, r0
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	607a      	str	r2, [r7, #4]
 80039de:	73fb      	strb	r3, [r7, #15]
  (void) rhport;
  (void) p_request;
  (void) pBuff;
  TU_LOG2("  No entity set request callback available!\r\n");
  return false;// In case no callback function is present or request can not be conducted we stall it
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3714      	adds	r7, #20
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr

080039ee <tud_audio_get_req_ep_cb>:

// Invoked when audio class specific get request received for an EP
TU_ATTR_WEAK bool tud_audio_get_req_ep_cb(uint8_t rhport, tusb_control_request_t const *p_request) {
 80039ee:	b480      	push	{r7}
 80039f0:	b083      	sub	sp, #12
 80039f2:	af00      	add	r7, sp, #0
 80039f4:	4603      	mov	r3, r0
 80039f6:	6039      	str	r1, [r7, #0]
 80039f8:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  TU_LOG2("  No EP get request callback available!\r\n");
  return false;// Stall
 80039fa:	2300      	movs	r3, #0
}
 80039fc:	4618      	mov	r0, r3
 80039fe:	370c      	adds	r7, #12
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <tud_audio_get_req_itf_cb>:

// Invoked when audio class specific get request received for an interface
TU_ATTR_WEAK bool tud_audio_get_req_itf_cb(uint8_t rhport, tusb_control_request_t const *p_request) {
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	6039      	str	r1, [r7, #0]
 8003a12:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  TU_LOG2("  No interface get request callback available!\r\n");
  return false;// Stall
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	370c      	adds	r7, #12
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr

08003a22 <tud_audio_get_req_entity_cb>:

// Invoked when audio class specific get request received for an entity
TU_ATTR_WEAK bool tud_audio_get_req_entity_cb(uint8_t rhport, tusb_control_request_t const *p_request) {
 8003a22:	b480      	push	{r7}
 8003a24:	b083      	sub	sp, #12
 8003a26:	af00      	add	r7, sp, #0
 8003a28:	4603      	mov	r3, r0
 8003a2a:	6039      	str	r1, [r7, #0]
 8003a2c:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) p_request;
  TU_LOG2("  No entity get request callback available!\r\n");
  return false;// Stall
 8003a2e:	2300      	movs	r3, #0
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <audiod_rx_xfer_isr>:
    return &_audiod_fct[func_id].ep_out_ff;
  }
  return NULL;
}

static bool audiod_rx_xfer_isr(uint8_t rhport, audiod_function_t* audio, uint16_t n_bytes_received) {
 8003a3c:	b590      	push	{r4, r7, lr}
 8003a3e:	b087      	sub	sp, #28
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	4603      	mov	r3, r0
 8003a44:	6039      	str	r1, [r7, #0]
 8003a46:	71fb      	strb	r3, [r7, #7]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	80bb      	strh	r3, [r7, #4]
  uint8_t idx_audio_fct = audiod_get_audio_fct_idx(audio);
 8003a4c:	6838      	ldr	r0, [r7, #0]
 8003a4e:	f001 fcff 	bl	8005450 <audiod_get_audio_fct_idx>
 8003a52:	4603      	mov	r3, r0
 8003a54:	73fb      	strb	r3, [r7, #15]

  // Schedule for next receive
  TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_out, audio->lin_buf_out, audio->ep_out_sz, true));
  #else
  // Data is already placed in EP FIFO, schedule for next receive
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz, true));
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	7d99      	ldrb	r1, [r3, #22]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	8b1b      	ldrh	r3, [r3, #24]
 8003a64:	79f8      	ldrb	r0, [r7, #7]
 8003a66:	2401      	movs	r4, #1
 8003a68:	9400      	str	r4, [sp, #0]
 8003a6a:	f003 fe11 	bl	8007690 <usbd_edpt_xfer_fifo>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	f083 0301 	eor.w	r3, r3, #1
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <audiod_rx_xfer_isr+0x42>
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	e013      	b.n	8003aa6 <audiod_rx_xfer_isr+0x6a>
    audiod_fb_fifo_count_update(audio, tu_fifo_count(&audio->ep_out_ff));
  }
  #endif

  // Call a weak callback here - a possibility for user to get informed an audio packet was received and data gets now loaded into EP FIFO
  TU_VERIFY(tud_audio_rx_done_isr(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->ep_out_alt));
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	7d9c      	ldrb	r4, [r3, #22]
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	7edb      	ldrb	r3, [r3, #27]
 8003a86:	7bfa      	ldrb	r2, [r7, #15]
 8003a88:	88b9      	ldrh	r1, [r7, #4]
 8003a8a:	79f8      	ldrb	r0, [r7, #7]
 8003a8c:	9300      	str	r3, [sp, #0]
 8003a8e:	4623      	mov	r3, r4
 8003a90:	f7ff ff49 	bl	8003926 <tud_audio_rx_done_isr>
 8003a94:	4603      	mov	r3, r0
 8003a96:	f083 0301 	eor.w	r3, r3, #1
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d001      	beq.n	8003aa4 <audiod_rx_xfer_isr+0x68>
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	e000      	b.n	8003aa6 <audiod_rx_xfer_isr+0x6a>

  return true;
 8003aa4:	2301      	movs	r3, #1
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3714      	adds	r7, #20
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd90      	pop	{r4, r7, pc}

08003aae <audiod_tx_xfer_isr>:
  if (func_id < CFG_TUD_AUDIO && threshold < _audiod_fct[func_id].ep_in_ff.depth) {
    _audiod_fct[func_id].ep_in_fifo_threshold = threshold;
  }
}

static bool audiod_tx_xfer_isr(uint8_t rhport, audiod_function_t * audio, uint16_t n_bytes_sent) {
 8003aae:	b590      	push	{r4, r7, lr}
 8003ab0:	b08b      	sub	sp, #44	@ 0x2c
 8003ab2:	af02      	add	r7, sp, #8
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	6039      	str	r1, [r7, #0]
 8003ab8:	71fb      	strb	r3, [r7, #7]
 8003aba:	4613      	mov	r3, r2
 8003abc:	80bb      	strh	r3, [r7, #4]
  uint8_t idx_audio_fct = audiod_get_audio_fct_idx(audio);
 8003abe:	6838      	ldr	r0, [r7, #0]
 8003ac0:	f001 fcc6 	bl	8005450 <audiod_get_audio_fct_idx>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	77fb      	strb	r3, [r7, #31]

  // Only send something if current alternate interface is not 0 as in this case nothing is to be sent due to UAC2 specifications
  if (audio->ep_in_alt == 0) { return false; }
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	7cdb      	ldrb	r3, [r3, #19]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d101      	bne.n	8003ad4 <audiod_tx_xfer_isr+0x26>
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	e060      	b.n	8003b96 <audiod_tx_xfer_isr+0xe8>
  // Send everything in ISO EP FIFO
  uint16_t n_bytes_tx;

  #if CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
  // packet_sz_tx is based on total packet size, here we want size for each support buffer.
  n_bytes_tx = audiod_tx_packet_size(audio->packet_sz_tx, tu_fifo_count(&audio->ep_in_ff), audio->ep_in_ff.depth, audio->ep_in_fifo_threshold, audio->ep_in_sz);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	333c      	adds	r3, #60	@ 0x3c
 8003ade:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	8899      	ldrh	r1, [r3, #4]
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	891b      	ldrh	r3, [r3, #8]
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	895b      	ldrh	r3, [r3, #10]
 8003aee:	b29b      	uxth	r3, r3
 8003af0:	82f9      	strh	r1, [r7, #22]
 8003af2:	82ba      	strh	r2, [r7, #20]
 8003af4:	827b      	strh	r3, [r7, #18]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8003af6:	8aba      	ldrh	r2, [r7, #20]
 8003af8:	8a7b      	ldrh	r3, [r7, #18]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	60fb      	str	r3, [r7, #12]
  if (diff >= 0) {
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	db02      	blt.n	8003b0a <audiod_tx_xfer_isr+0x5c>
    return (uint16_t)diff;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	e006      	b.n	8003b18 <audiod_tx_xfer_isr+0x6a>
    return (uint16_t)(2 * depth + diff);
 8003b0a:	8afb      	ldrh	r3, [r7, #22]
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	b29b      	uxth	r3, r3
 8003b14:	4413      	add	r3, r2
 8003b16:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8003b18:	69ba      	ldr	r2, [r7, #24]
 8003b1a:	8892      	ldrh	r2, [r2, #4]
 8003b1c:	817b      	strh	r3, [r7, #10]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	813b      	strh	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8003b22:	897a      	ldrh	r2, [r7, #10]
 8003b24:	893b      	ldrh	r3, [r7, #8]
 8003b26:	4293      	cmp	r3, r2
 8003b28:	bf28      	it	cs
 8003b2a:	4613      	movcs	r3, r2
 8003b2c:	b299      	uxth	r1, r3
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	f8b3 2040 	ldrh.w	r2, [r3, #64]	@ 0x40
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	8a9c      	ldrh	r4, [r3, #20]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	8a1b      	ldrh	r3, [r3, #16]
 8003b3c:	9300      	str	r3, [sp, #0]
 8003b3e:	4623      	mov	r3, r4
 8003b40:	f001 fc02 	bl	8005348 <audiod_tx_packet_size>
 8003b44:	4603      	mov	r3, r0
 8003b46:	83bb      	strh	r3, [r7, #28]
  #if !CFG_TUD_EDPT_DEDICATED_HWFIFO
  tu_fifo_read_n(&audio->ep_in_ff, audio->lin_buf_in, n_bytes_tx);
  TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_in, audio->lin_buf_in, n_bytes_tx, true));
  #else
  // Send everything in ISO EP FIFO
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_in, &audio->ep_in_ff, n_bytes_tx, true));
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	7b99      	ldrb	r1, [r3, #14]
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8003b52:	8bbb      	ldrh	r3, [r7, #28]
 8003b54:	79f8      	ldrb	r0, [r7, #7]
 8003b56:	2401      	movs	r4, #1
 8003b58:	9400      	str	r4, [sp, #0]
 8003b5a:	f003 fd99 	bl	8007690 <usbd_edpt_xfer_fifo>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	f083 0301 	eor.w	r3, r3, #1
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <audiod_tx_xfer_isr+0xc0>
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	e013      	b.n	8003b96 <audiod_tx_xfer_isr+0xe8>
  #endif

  // Call a weak callback here - a possibility for user to get informed former TX was completed and data gets now loaded into EP in buffer
  TU_VERIFY(tud_audio_tx_done_isr(rhport, n_bytes_sent, idx_audio_fct, audio->ep_in, audio->ep_in_alt));
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	7b9c      	ldrb	r4, [r3, #14]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	7cdb      	ldrb	r3, [r3, #19]
 8003b76:	7ffa      	ldrb	r2, [r7, #31]
 8003b78:	88b9      	ldrh	r1, [r7, #4]
 8003b7a:	79f8      	ldrb	r0, [r7, #7]
 8003b7c:	9300      	str	r3, [sp, #0]
 8003b7e:	4623      	mov	r3, r4
 8003b80:	f7ff febc 	bl	80038fc <tud_audio_tx_done_isr>
 8003b84:	4603      	mov	r3, r0
 8003b86:	f083 0301 	eor.w	r3, r3, #1
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <audiod_tx_xfer_isr+0xe6>
 8003b90:	2300      	movs	r3, #0
 8003b92:	e000      	b.n	8003b96 <audiod_tx_xfer_isr+0xe8>

  return true;
 8003b94:	2301      	movs	r3, #1
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3724      	adds	r7, #36	@ 0x24
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd90      	pop	{r4, r7, pc}
	...

08003ba0 <tud_audio_n_version>:

  return true;
}
#endif

uint8_t tud_audio_n_version(uint8_t func_id) {
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 8003baa:	79fb      	ldrb	r3, [r7, #7]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d10a      	bne.n	8003bc6 <tud_audio_n_version+0x26>
 8003bb0:	79fa      	ldrb	r2, [r7, #7]
 8003bb2:	4914      	ldr	r1, [pc, #80]	@ (8003c04 <tud_audio_n_version+0x64>)
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	4413      	add	r3, r2
 8003bba:	00db      	lsls	r3, r3, #3
 8003bbc:	440b      	add	r3, r1
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <tud_audio_n_version+0x2a>
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	e015      	b.n	8003bf6 <tud_audio_n_version+0x56>

  uint8_t bIntfProtocol = ((tusb_desc_interface_t const *)_audiod_fct[func_id].p_desc)->bInterfaceProtocol;
 8003bca:	79fa      	ldrb	r2, [r7, #7]
 8003bcc:	490d      	ldr	r1, [pc, #52]	@ (8003c04 <tud_audio_n_version+0x64>)
 8003bce:	4613      	mov	r3, r2
 8003bd0:	00db      	lsls	r3, r3, #3
 8003bd2:	4413      	add	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	440b      	add	r3, r1
 8003bd8:	3304      	adds	r3, #4
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	79db      	ldrb	r3, [r3, #7]
 8003bde:	73fb      	strb	r3, [r7, #15]

  if (bIntfProtocol == AUDIO_INT_PROTOCOL_CODE_V1) {
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <tud_audio_n_version+0x4a>
    return 1;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e005      	b.n	8003bf6 <tud_audio_n_version+0x56>
  } else if (bIntfProtocol == AUDIO_INT_PROTOCOL_CODE_V2) {
 8003bea:	7bfb      	ldrb	r3, [r7, #15]
 8003bec:	2b20      	cmp	r3, #32
 8003bee:	d101      	bne.n	8003bf4 <tud_audio_n_version+0x54>
    return 2;
 8003bf0:	2302      	movs	r3, #2
 8003bf2:	e000      	b.n	8003bf6 <tud_audio_n_version+0x56>
  } else {
    return 0; // Unknown version
 8003bf4:	2300      	movs	r3, #0
  }
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3714      	adds	r7, #20
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	200010f0 	.word	0x200010f0

08003c08 <audiod_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void audiod_init(void) {
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 8003c0e:	2248      	movs	r2, #72	@ 0x48
 8003c10:	2100      	movs	r1, #0
 8003c12:	4819      	ldr	r0, [pc, #100]	@ (8003c78 <audiod_init+0x70>)
 8003c14:	f006 fab6 	bl	800a184 <memset>

  for (uint8_t i = 0; i < CFG_TUD_AUDIO; i++) {
 8003c18:	2300      	movs	r3, #0
 8003c1a:	71fb      	strb	r3, [r7, #7]
 8003c1c:	e024      	b.n	8003c68 <audiod_init+0x60>
    audiod_function_t *audio = &_audiod_fct[i];
 8003c1e:	79fa      	ldrb	r2, [r7, #7]
 8003c20:	4613      	mov	r3, r2
 8003c22:	00db      	lsls	r3, r3, #3
 8003c24:	4413      	add	r3, r2
 8003c26:	00db      	lsls	r3, r3, #3
 8003c28:	4a13      	ldr	r2, [pc, #76]	@ (8003c78 <audiod_init+0x70>)
 8003c2a:	4413      	add	r3, r2
 8003c2c:	603b      	str	r3, [r7, #0]

      // Initialize IN EP FIFO if required
#if CFG_TUD_AUDIO_ENABLE_EP_IN
    switch (i) {
 8003c2e:	79fb      	ldrb	r3, [r7, #7]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d109      	bne.n	8003c48 <audiod_init+0x40>
  #if CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ > 0
      case 0:
        tu_fifo_config(&audio->ep_in_ff, ep_in_sw_buf.buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, true);
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	f44f 7260 	mov.w	r2, #896	@ 0x380
 8003c40:	490e      	ldr	r1, [pc, #56]	@ (8003c7c <audiod_init+0x74>)
 8003c42:	f001 fc1b 	bl	800547c <tu_fifo_config>
        break;
 8003c46:	bf00      	nop
  #endif// !CFG_TUD_EDPT_DEDICATED_HWFIFO
#endif// CFG_TUD_AUDIO_ENABLE_EP_IN

      // Initialize OUT EP FIFO if required
#if CFG_TUD_AUDIO_ENABLE_EP_OUT
    switch (i) {
 8003c48:	79fb      	ldrb	r3, [r7, #7]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d109      	bne.n	8003c62 <audiod_init+0x5a>
  #if CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ > 0
      case 0:
        tu_fifo_config(&audio->ep_out_ff, ep_out_sw_buf.buf_1, CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ, true);
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8003c54:	2301      	movs	r3, #1
 8003c56:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003c5a:	4909      	ldr	r1, [pc, #36]	@ (8003c80 <audiod_init+0x78>)
 8003c5c:	f001 fc0e 	bl	800547c <tu_fifo_config>
        break;
 8003c60:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_AUDIO; i++) {
 8003c62:	79fb      	ldrb	r3, [r7, #7]
 8003c64:	3301      	adds	r3, #1
 8003c66:	71fb      	strb	r3, [r7, #7]
 8003c68:	79fb      	ldrb	r3, [r7, #7]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d0d7      	beq.n	8003c1e <audiod_init+0x16>
        break;
  #endif
    }
#endif// CFG_TUD_AUDIO_ENABLE_FEEDBACK_EP
  }
}
 8003c6e:	bf00      	nop
 8003c70:	bf00      	nop
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	200010f0 	.word	0x200010f0
 8003c7c:	20000630 	.word	0x20000630
 8003c80:	200009b0 	.word	0x200009b0

08003c84 <audiod_deinit>:

bool audiod_deinit(void) {
 8003c84:	b480      	push	{r7}
 8003c86:	af00      	add	r7, sp, #0
  return false;// TODO not implemented yet
 8003c88:	2300      	movs	r3, #0
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <audiod_reset>:

void audiod_reset(uint8_t rhport) {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_AUDIO; i++) {
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	73fb      	strb	r3, [r7, #15]
 8003ca2:	e019      	b.n	8003cd8 <audiod_reset+0x44>
    audiod_function_t *audio = &_audiod_fct[i];
 8003ca4:	7bfa      	ldrb	r2, [r7, #15]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	00db      	lsls	r3, r3, #3
 8003caa:	4413      	add	r3, r2
 8003cac:	00db      	lsls	r3, r3, #3
 8003cae:	4a0e      	ldr	r2, [pc, #56]	@ (8003ce8 <audiod_reset+0x54>)
 8003cb0:	4413      	add	r3, r2
 8003cb2:	60bb      	str	r3, [r7, #8]
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 8003cb4:	2230      	movs	r2, #48	@ 0x30
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	68b8      	ldr	r0, [r7, #8]
 8003cba:	f006 fa63 	bl	800a184 <memset>

#if CFG_TUD_AUDIO_ENABLE_EP_IN
    tu_fifo_clear(&audio->ep_in_ff);
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	333c      	adds	r3, #60	@ 0x3c
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f001 fc01 	bl	80054ca <tu_fifo_clear>
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
    tu_fifo_clear(&audio->ep_out_ff);
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	3330      	adds	r3, #48	@ 0x30
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f001 fbfc 	bl	80054ca <tu_fifo_clear>
  for (uint8_t i = 0; i < CFG_TUD_AUDIO; i++) {
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	73fb      	strb	r3, [r7, #15]
 8003cd8:	7bfb      	ldrb	r3, [r7, #15]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d0e2      	beq.n	8003ca4 <audiod_reset+0x10>
#endif
  }
}
 8003cde:	bf00      	nop
 8003ce0:	bf00      	nop
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	200010f0 	.word	0x200010f0

08003cec <audiod_open>:

uint16_t audiod_open(uint8_t rhport, tusb_desc_interface_t const *itf_desc, uint16_t max_len) {
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b0c0      	sub	sp, #256	@ 0x100
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003cf6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003cfa:	6019      	str	r1, [r3, #0]
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	71fb      	strb	r3, [r7, #7]
 8003d00:	4613      	mov	r3, r2
 8003d02:	80bb      	strh	r3, [r7, #4]
  (void) max_len;

  TU_VERIFY(TUSB_CLASS_AUDIO == itf_desc->bInterfaceClass &&
 8003d04:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003d08:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	795b      	ldrb	r3, [r3, #5]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d107      	bne.n	8003d24 <audiod_open+0x38>
 8003d14:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003d18:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	799b      	ldrb	r3, [r3, #6]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d001      	beq.n	8003d28 <audiod_open+0x3c>
 8003d24:	2300      	movs	r3, #0
 8003d26:	e3bd      	b.n	80044a4 <audiod_open+0x7b8>
            AUDIO_SUBCLASS_CONTROL == itf_desc->bInterfaceSubClass, 0);

  // Verify version is correct - this check can be omitted
  TU_VERIFY(itf_desc->bInterfaceProtocol == AUDIO_INT_PROTOCOL_CODE_V1 ||
 8003d28:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003d2c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	79db      	ldrb	r3, [r3, #7]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d009      	beq.n	8003d4c <audiod_open+0x60>
 8003d38:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003d3c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	79db      	ldrb	r3, [r3, #7]
 8003d44:	2b20      	cmp	r3, #32
 8003d46:	d001      	beq.n	8003d4c <audiod_open+0x60>
 8003d48:	2300      	movs	r3, #0
 8003d4a:	e3ab      	b.n	80044a4 <audiod_open+0x7b8>

  // Verify 2nd interface descriptor is Audio Streaming to avoid mess with MIDI class
  // Audio Control interface is followed by Audio Streaming interface(s)
  // MIDI class also starts with Audio Control but is followed by MIDI Streaming
  {
    uint8_t const *p_desc = (uint8_t const *) itf_desc;
 8003d4c:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003d50:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    uint8_t const *p_desc_end = p_desc + max_len;
 8003d5a:	88bb      	ldrh	r3, [r7, #4]
 8003d5c:	f8d7 20fc 	ldr.w	r2, [r7, #252]	@ 0xfc
 8003d60:	4413      	add	r3, r2
 8003d62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003d66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003d6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003d72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003d76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003d82:	4413      	add	r3, r2

    // Advance to next interface descriptor
    p_desc = tu_desc_next(p_desc);
 8003d84:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    while (tu_desc_in_bounds(p_desc, p_desc_end) && tu_desc_type(p_desc) != TUSB_DESC_INTERFACE) {
 8003d88:	e010      	b.n	8003dac <audiod_open+0xc0>
 8003d8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003d92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d96:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003d9a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	461a      	mov	r2, r3
 8003da2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003da6:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc);
 8003da8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003dac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003db0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003db4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003db8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8003dbc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8003dc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d20f      	bcs.n	8003de8 <audiod_open+0xfc>
 8003dc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003dcc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003dce:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003dd0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003dd2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003dda:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8003ddc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d301      	bcc.n	8003de8 <audiod_open+0xfc>
 8003de4:	2301      	movs	r3, #1
 8003de6:	e000      	b.n	8003dea <audiod_open+0xfe>
 8003de8:	2300      	movs	r3, #0
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	b2db      	uxtb	r3, r3
    while (tu_desc_in_bounds(p_desc, p_desc_end) && tu_desc_type(p_desc) != TUSB_DESC_INTERFACE) {
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d007      	beq.n	8003e04 <audiod_open+0x118>
 8003df4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003df8:	677b      	str	r3, [r7, #116]	@ 0x74
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8003dfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	2b04      	cmp	r3, #4
 8003e02:	d1c2      	bne.n	8003d8a <audiod_open+0x9e>
    }

    // Verify next interface is Audio Streaming (subclass 2), not MIDI Streaming (subclass 3)
    if (p_desc_end - p_desc >= (int)sizeof(tusb_desc_interface_t)) {
 8003e04:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8003e08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b08      	cmp	r3, #8
 8003e10:	dd0f      	ble.n	8003e32 <audiod_open+0x146>
      tusb_desc_interface_t const *next_itf = (tusb_desc_interface_t const *) p_desc;
 8003e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e16:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      TU_VERIFY(next_itf->bInterfaceClass == TUSB_CLASS_AUDIO &&
 8003e1a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003e1e:	795b      	ldrb	r3, [r3, #5]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d104      	bne.n	8003e2e <audiod_open+0x142>
 8003e24:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003e28:	799b      	ldrb	r3, [r3, #6]
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d003      	beq.n	8003e36 <audiod_open+0x14a>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	e338      	b.n	80044a4 <audiod_open+0x7b8>
                next_itf->bInterfaceSubClass == AUDIO_SUBCLASS_STREAMING, 0);
    } else {
      // No further interface found or not enough bytes for interface descriptor
      return 0;
 8003e32:	2300      	movs	r3, #0
 8003e34:	e336      	b.n	80044a4 <audiod_open+0x7b8>
    }
  }

  // Verify interrupt control EP is enabled if demanded by descriptor
  TU_ASSERT(itf_desc->bNumEndpoints <= 1, 0);// 0 or 1 EPs are allowed
 8003e36:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003e3a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	791b      	ldrb	r3, [r3, #4]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d90c      	bls.n	8003e60 <audiod_open+0x174>
 8003e46:	4bbc      	ldr	r3, [pc, #752]	@ (8004138 <audiod_open+0x44c>)
 8003e48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d000      	beq.n	8003e5c <audiod_open+0x170>
 8003e5a:	be00      	bkpt	0x0000
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	e321      	b.n	80044a4 <audiod_open+0x7b8>
  if (itf_desc->bNumEndpoints == 1) {
    TU_ASSERT(CFG_TUD_AUDIO_ENABLE_INTERRUPT_EP, 0);
  }

  // Alternate setting MUST be zero - this check can be omitted
  TU_VERIFY(itf_desc->bAlternateSetting == 0, 0);
 8003e60:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003e64:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	78db      	ldrb	r3, [r3, #3]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <audiod_open+0x188>
 8003e70:	2300      	movs	r3, #0
 8003e72:	e317      	b.n	80044a4 <audiod_open+0x7b8>

  // Find available audio driver interface
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8003e74:	2300      	movs	r3, #0
 8003e76:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
 8003e7a:	e2ef      	b.n	800445c <audiod_open+0x770>
    if (!_audiod_fct[i].p_desc) {
 8003e7c:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8003e80:	49ae      	ldr	r1, [pc, #696]	@ (800413c <audiod_open+0x450>)
 8003e82:	4613      	mov	r3, r2
 8003e84:	00db      	lsls	r3, r3, #3
 8003e86:	4413      	add	r3, r2
 8003e88:	00db      	lsls	r3, r3, #3
 8003e8a:	440b      	add	r3, r1
 8003e8c:	3304      	adds	r3, #4
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f040 82de 	bne.w	8004452 <audiod_open+0x766>
      _audiod_fct[i].p_desc = (uint8_t const *) itf_desc;// Save pointer to AC descriptor which is by specification always the first one
 8003e96:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8003e9a:	49a8      	ldr	r1, [pc, #672]	@ (800413c <audiod_open+0x450>)
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	4413      	add	r3, r2
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	440b      	add	r3, r1
 8003ea6:	3304      	adds	r3, #4
 8003ea8:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8003eac:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 8003eb0:	6812      	ldr	r2, [r2, #0]
 8003eb2:	601a      	str	r2, [r3, #0]
      _audiod_fct[i].rhport = rhport;
 8003eb4:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8003eb8:	49a0      	ldr	r1, [pc, #640]	@ (800413c <audiod_open+0x450>)
 8003eba:	4613      	mov	r3, r2
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	4413      	add	r3, r2
 8003ec0:	00db      	lsls	r3, r3, #3
 8003ec2:	440b      	add	r3, r1
 8003ec4:	79fa      	ldrb	r2, [r7, #7]
 8003ec6:	701a      	strb	r2, [r3, #0]

      // Calculate descriptor length
      {
        uint8_t const *p_desc = (uint8_t const *) itf_desc;
 8003ec8:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8003ecc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        uint8_t const *p_desc_end = p_desc + max_len;
 8003ed6:	88bb      	ldrh	r3, [r7, #4]
 8003ed8:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8003edc:	4413      	add	r3, r2
 8003ede:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        uint16_t total_len = sizeof(tusb_desc_interface_t);
 8003ee2:	2309      	movs	r3, #9
 8003ee4:	f8a7 30f2 	strh.w	r3, [r7, #242]	@ 0xf2
 8003ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eec:	673b      	str	r3, [r7, #112]	@ 0x70
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003eee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ef0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003ef2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003efa:	4413      	add	r3, r2
        // Skip Standard AC interface descriptor
        p_desc = tu_desc_next(p_desc);
 8003efc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        while (p_desc_end - p_desc > 0) {
 8003f00:	e053      	b.n	8003faa <audiod_open+0x2be>
 8003f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f06:	66bb      	str	r3, [r7, #104]	@ 0x68
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8003f08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	781b      	ldrb	r3, [r3, #0]
          // Stop if:
          // - Non audio streaming interface descriptor found
          // - IAD found
          if ((tu_desc_type(p_desc) == TUSB_DESC_INTERFACE &&
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	d109      	bne.n	8003f26 <audiod_open+0x23a>
              !(((tusb_desc_interface_t const *) p_desc)->bInterfaceClass == TUSB_CLASS_AUDIO && ((tusb_desc_interface_t const *) p_desc)->bInterfaceSubClass == AUDIO_SUBCLASS_STREAMING))
 8003f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f16:	795b      	ldrb	r3, [r3, #5]
          if ((tu_desc_type(p_desc) == TUSB_DESC_INTERFACE &&
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d14d      	bne.n	8003fb8 <audiod_open+0x2cc>
              !(((tusb_desc_interface_t const *) p_desc)->bInterfaceClass == TUSB_CLASS_AUDIO && ((tusb_desc_interface_t const *) p_desc)->bInterfaceSubClass == AUDIO_SUBCLASS_STREAMING))
 8003f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f20:	799b      	ldrb	r3, [r3, #6]
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d148      	bne.n	8003fb8 <audiod_open+0x2cc>
 8003f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f2a:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f2e:	3301      	adds	r3, #1
 8003f30:	781b      	ldrb	r3, [r3, #0]
              || tu_desc_type(p_desc) == TUSB_DESC_INTERFACE_ASSOCIATION) {
 8003f32:	2b0b      	cmp	r3, #11
 8003f34:	d040      	beq.n	8003fb8 <audiod_open+0x2cc>
 8003f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003f3e:	3301      	adds	r3, #1
 8003f40:	781b      	ldrb	r3, [r3, #0]
            break;
          } else if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *) p_desc)->bInterfaceSubClass == AUDIO_SUBCLASS_STREAMING) {
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d11c      	bne.n	8003f80 <audiod_open+0x294>
 8003f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f4a:	799b      	ldrb	r3, [r3, #6]
 8003f4c:	2b02      	cmp	r3, #2
 8003f4e:	d117      	bne.n	8003f80 <audiod_open+0x294>
            if (_audiod_fct[i].p_desc_as == NULL) {
 8003f50:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8003f54:	4979      	ldr	r1, [pc, #484]	@ (800413c <audiod_open+0x450>)
 8003f56:	4613      	mov	r3, r2
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	4413      	add	r3, r2
 8003f5c:	00db      	lsls	r3, r3, #3
 8003f5e:	440b      	add	r3, r1
 8003f60:	3308      	adds	r3, #8
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10b      	bne.n	8003f80 <audiod_open+0x294>
              _audiod_fct[i].p_desc_as = p_desc;
 8003f68:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8003f6c:	4973      	ldr	r1, [pc, #460]	@ (800413c <audiod_open+0x450>)
 8003f6e:	4613      	mov	r3, r2
 8003f70:	00db      	lsls	r3, r3, #3
 8003f72:	4413      	add	r3, r2
 8003f74:	00db      	lsls	r3, r3, #3
 8003f76:	440b      	add	r3, r1
 8003f78:	3308      	adds	r3, #8
 8003f7a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8003f7e:	601a      	str	r2, [r3, #0]
            }
          } else {
            // nothing to do
          }
          total_len += p_desc[0];
 8003f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	461a      	mov	r2, r3
 8003f88:	f8b7 30f2 	ldrh.w	r3, [r7, #242]	@ 0xf2
 8003f8c:	4413      	add	r3, r2
 8003f8e:	f8a7 30f2 	strh.w	r3, [r7, #242]	@ 0xf2
 8003f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f96:	65fb      	str	r3, [r7, #92]	@ 0x5c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8003f98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003f9a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return desc8 + desc8[DESC_OFFSET_LEN];
 8003f9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003fa4:	4413      	add	r3, r2
          p_desc = tu_desc_next(p_desc);
 8003fa6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        while (p_desc_end - p_desc > 0) {
 8003faa:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8003fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	dca4      	bgt.n	8003f02 <audiod_open+0x216>
        }
        _audiod_fct[i].desc_length = total_len;
 8003fb8:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8003fbc:	495f      	ldr	r1, [pc, #380]	@ (800413c <audiod_open+0x450>)
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	00db      	lsls	r3, r3, #3
 8003fc2:	4413      	add	r3, r2
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	440b      	add	r3, r1
 8003fc8:	330c      	adds	r3, #12
 8003fca:	f8b7 20f2 	ldrh.w	r2, [r7, #242]	@ 0xf2
 8003fce:	801a      	strh	r2, [r3, #0]
      }

#ifdef TUP_DCD_EDPT_ISO_ALLOC
      {
  #if CFG_TUD_AUDIO_ENABLE_EP_IN
        uint8_t ep_in = 0;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	f887 30f1 	strb.w	r3, [r7, #241]	@ 0xf1
        uint16_t ep_in_size = 0;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee
  #endif

  #if CFG_TUD_AUDIO_ENABLE_EP_OUT
        uint8_t ep_out = 0;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	f887 30ed 	strb.w	r3, [r7, #237]	@ 0xed
        uint16_t ep_out_size = 0;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	f8a7 30ea 	strh.w	r3, [r7, #234]	@ 0xea
  #endif

  #if CFG_TUD_AUDIO_ENABLE_FEEDBACK_EP
        uint8_t ep_fb = 0;
  #endif
        uint8_t const *p_desc = _audiod_fct[i].p_desc;
 8003fe8:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8003fec:	4953      	ldr	r1, [pc, #332]	@ (800413c <audiod_open+0x450>)
 8003fee:	4613      	mov	r3, r2
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	00db      	lsls	r3, r3, #3
 8003ff6:	440b      	add	r3, r1
 8003ff8:	3304      	adds	r3, #4
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        uint8_t const *p_desc_end = p_desc + _audiod_fct[i].desc_length;
 8004000:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8004004:	494d      	ldr	r1, [pc, #308]	@ (800413c <audiod_open+0x450>)
 8004006:	4613      	mov	r3, r2
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	4413      	add	r3, r2
 800400c:	00db      	lsls	r3, r3, #3
 800400e:	440b      	add	r3, r1
 8004010:	330c      	adds	r3, #12
 8004012:	881b      	ldrh	r3, [r3, #0]
 8004014:	461a      	mov	r2, r3
 8004016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800401a:	4413      	add	r3, r2
 800401c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
        while (p_desc_end - p_desc > 0) {
 8004020:	e0cd      	b.n	80041be <audiod_open+0x4d2>
 8004022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004026:	657b      	str	r3, [r7, #84]	@ 0x54
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8004028:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800402a:	3301      	adds	r3, #1
 800402c:	781b      	ldrb	r3, [r3, #0]
          if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT) {
 800402e:	2b05      	cmp	r3, #5
 8004030:	f040 80b9 	bne.w	80041a6 <audiod_open+0x4ba>
            // Unified UAC1/UAC2 endpoint processing
            tusb_desc_endpoint_t const *desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 8004034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004038:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
            bool is_feedback_ep = false;
 800403c:	2300      	movs	r3, #0
 800403e:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
            bool is_data_ep = false;
 8004042:	2300      	movs	r3, #0
 8004044:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3

            if (tud_audio_n_version(i) == 1) {
 8004048:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 800404c:	4618      	mov	r0, r3
 800404e:	f7ff fda7 	bl	8003ba0 <tud_audio_n_version>
 8004052:	4603      	mov	r3, r0
 8004054:	2b01      	cmp	r3, #1
 8004056:	d11c      	bne.n	8004092 <audiod_open+0x3a6>
              // UAC1: Use bRefresh field to distinguish endpoint types
              audio10_desc_as_iso_data_ep_t const *desc_ep_uac1 = (audio10_desc_as_iso_data_ep_t const *) p_desc;
 8004058:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800405c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
              is_data_ep = (desc_ep_uac1->bmAttributes.sync != TUSB_ISO_EP_ATT_NO_SYNC);
 8004060:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004064:	78db      	ldrb	r3, [r3, #3]
 8004066:	f003 030c 	and.w	r3, r3, #12
 800406a:	b2db      	uxtb	r3, r3
 800406c:	2b00      	cmp	r3, #0
 800406e:	bf14      	ite	ne
 8004070:	2301      	movne	r3, #1
 8004072:	2300      	moveq	r3, #0
 8004074:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
              is_feedback_ep = (desc_ep_uac1->bmAttributes.sync == TUSB_ISO_EP_ATT_NO_SYNC);
 8004078:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800407c:	78db      	ldrb	r3, [r3, #3]
 800407e:	f003 030c 	and.w	r3, r3, #12
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b00      	cmp	r3, #0
 8004086:	bf0c      	ite	eq
 8004088:	2301      	moveq	r3, #1
 800408a:	2300      	movne	r3, #0
 800408c:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
 8004090:	e026      	b.n	80040e0 <audiod_open+0x3f4>
            } else {
              // UAC2: Use bmAttributes.usage to distinguish endpoint types
              is_data_ep = (desc_ep->bmAttributes.usage == 0 || desc_ep->bmAttributes.usage == 2);
 8004092:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004096:	78db      	ldrb	r3, [r3, #3]
 8004098:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d007      	beq.n	80040b2 <audiod_open+0x3c6>
 80040a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040a6:	78db      	ldrb	r3, [r3, #3]
 80040a8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b20      	cmp	r3, #32
 80040b0:	d101      	bne.n	80040b6 <audiod_open+0x3ca>
 80040b2:	2301      	movs	r3, #1
 80040b4:	e000      	b.n	80040b8 <audiod_open+0x3cc>
 80040b6:	2300      	movs	r3, #0
 80040b8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
 80040bc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80040c0:	f003 0301 	and.w	r3, r3, #1
 80040c4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
              is_feedback_ep = (desc_ep->bmAttributes.usage == 1);
 80040c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040cc:	78db      	ldrb	r3, [r3, #3]
 80040ce:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b10      	cmp	r3, #16
 80040d6:	bf0c      	ite	eq
 80040d8:	2301      	moveq	r3, #1
 80040da:	2300      	movne	r3, #0
 80040dc:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
    #else
            (void) is_feedback_ep;
    #endif
    #if CFG_TUD_AUDIO_ENABLE_EP_IN
            // Data or data with implicit feedback IN EP
            if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN && is_data_ep) {
 80040e0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040e4:	789b      	ldrb	r3, [r3, #2]
 80040e6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80040ea:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80040ee:	09db      	lsrs	r3, r3, #7
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d128      	bne.n	8004148 <audiod_open+0x45c>
 80040f6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d024      	beq.n	8004148 <audiod_open+0x45c>
              ep_in = desc_ep->bEndpointAddress;
 80040fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004102:	789b      	ldrb	r3, [r3, #2]
 8004104:	f887 30f1 	strb.w	r3, [r7, #241]	@ 0xf1
 8004108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800410c:	64fb      	str	r3, [r7, #76]	@ 0x4c
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == (uint8_t)TUSB_DIR_IN ? (uint8_t)TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800410e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004110:	889b      	ldrh	r3, [r3, #4]
 8004112:	b29b      	uxth	r3, r3
 8004114:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004118:	b29b      	uxth	r3, r3
              ep_in_size = TU_MAX(tu_edpt_packet_size(desc_ep), ep_in_size);
 800411a:	f8b7 20ee 	ldrh.w	r2, [r7, #238]	@ 0xee
 800411e:	429a      	cmp	r2, r3
 8004120:	d20e      	bcs.n	8004140 <audiod_open+0x454>
 8004122:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004126:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004128:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800412a:	889b      	ldrh	r3, [r3, #4]
 800412c:	b29b      	uxth	r3, r3
 800412e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004132:	b29b      	uxth	r3, r3
 8004134:	e006      	b.n	8004144 <audiod_open+0x458>
 8004136:	bf00      	nop
 8004138:	e000edf0 	.word	0xe000edf0
 800413c:	200010f0 	.word	0x200010f0
 8004140:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 8004144:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee
            }
    #endif
    #if CFG_TUD_AUDIO_ENABLE_EP_OUT
            // Data OUT EP
            if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_OUT && is_data_ep) {
 8004148:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800414c:	789b      	ldrb	r3, [r3, #2]
 800414e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8004152:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004156:	09db      	lsrs	r3, r3, #7
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d123      	bne.n	80041a6 <audiod_open+0x4ba>
 800415e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004162:	2b00      	cmp	r3, #0
 8004164:	d01f      	beq.n	80041a6 <audiod_open+0x4ba>
              ep_out = desc_ep->bEndpointAddress;
 8004166:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800416a:	789b      	ldrb	r3, [r3, #2]
 800416c:	f887 30ed 	strb.w	r3, [r7, #237]	@ 0xed
 8004170:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004174:	643b      	str	r3, [r7, #64]	@ 0x40
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8004176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004178:	889b      	ldrh	r3, [r3, #4]
 800417a:	b29b      	uxth	r3, r3
 800417c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004180:	b29b      	uxth	r3, r3
              ep_out_size = TU_MAX(tu_edpt_packet_size(desc_ep), ep_out_size);
 8004182:	f8b7 20ea 	ldrh.w	r2, [r7, #234]	@ 0xea
 8004186:	429a      	cmp	r2, r3
 8004188:	d209      	bcs.n	800419e <audiod_open+0x4b2>
 800418a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800418e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004190:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004192:	889b      	ldrh	r3, [r3, #4]
 8004194:	b29b      	uxth	r3, r3
 8004196:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800419a:	b29b      	uxth	r3, r3
 800419c:	e001      	b.n	80041a2 <audiod_open+0x4b6>
 800419e:	f8b7 30ea 	ldrh.w	r3, [r7, #234]	@ 0xea
 80041a2:	f8a7 30ea 	strh.w	r3, [r7, #234]	@ 0xea
 80041a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 80041ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041ae:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 80041b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b2:	781b      	ldrb	r3, [r3, #0]
 80041b4:	461a      	mov	r2, r3
 80041b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041b8:	4413      	add	r3, r2
            }
    #endif
          }

          p_desc = tu_desc_next(p_desc);
 80041ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        while (p_desc_end - p_desc > 0) {
 80041be:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80041c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	f73f af2a 	bgt.w	8004022 <audiod_open+0x336>
        }

  #if CFG_TUD_AUDIO_ENABLE_EP_IN
        if (ep_in != 0) {
 80041ce:	f897 30f1 	ldrb.w	r3, [r7, #241]	@ 0xf1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d007      	beq.n	80041e6 <audiod_open+0x4fa>
          usbd_edpt_iso_alloc(rhport, ep_in, ep_in_size);
 80041d6:	f8b7 20ee 	ldrh.w	r2, [r7, #238]	@ 0xee
 80041da:	f897 10f1 	ldrb.w	r1, [r7, #241]	@ 0xf1
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f003 fb79 	bl	80078d8 <usbd_edpt_iso_alloc>
        }
  #endif

  #if CFG_TUD_AUDIO_ENABLE_EP_OUT
        if (ep_out != 0) {
 80041e6:	f897 30ed 	ldrb.w	r3, [r7, #237]	@ 0xed
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d007      	beq.n	80041fe <audiod_open+0x512>
          usbd_edpt_iso_alloc(rhport, ep_out, ep_out_size);
 80041ee:	f8b7 20ea 	ldrh.w	r2, [r7, #234]	@ 0xea
 80041f2:	f897 10ed 	ldrb.w	r1, [r7, #237]	@ 0xed
 80041f6:	79fb      	ldrb	r3, [r7, #7]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f003 fb6d 	bl	80078d8 <usbd_edpt_iso_alloc>
      }
#endif// TUP_DCD_EDPT_ISO_ALLOC

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
      {
        uint8_t const *p_desc = _audiod_fct[i].p_desc;
 80041fe:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8004202:	49ab      	ldr	r1, [pc, #684]	@ (80044b0 <audiod_open+0x7c4>)
 8004204:	4613      	mov	r3, r2
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	4413      	add	r3, r2
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	440b      	add	r3, r1
 800420e:	3304      	adds	r3, #4
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        uint8_t const *p_desc_end = p_desc + _audiod_fct[i].desc_length;
 8004216:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 800421a:	49a5      	ldr	r1, [pc, #660]	@ (80044b0 <audiod_open+0x7c4>)
 800421c:	4613      	mov	r3, r2
 800421e:	00db      	lsls	r3, r3, #3
 8004220:	4413      	add	r3, r2
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	440b      	add	r3, r1
 8004226:	330c      	adds	r3, #12
 8004228:	881b      	ldrh	r3, [r3, #0]
 800422a:	461a      	mov	r2, r3
 800422c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004230:	4413      	add	r3, r2
 8004232:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
        // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
        while (p_desc_end - p_desc > 0) {
 8004236:	e07a      	b.n	800432e <audiod_open+0x642>
 8004238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800423c:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800423e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004240:	3301      	adds	r3, #1
 8004242:	781b      	ldrb	r3, [r3, #0]
          if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT) {
 8004244:	2b05      	cmp	r3, #5
 8004246:	d135      	bne.n	80042b4 <audiod_open+0x5c8>
            tusb_desc_endpoint_t const *desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 8004248:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800424c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
            if (desc_ep->bmAttributes.xfer == TUSB_XFER_ISOCHRONOUS) {
 8004250:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004254:	78db      	ldrb	r3, [r3, #3]
 8004256:	f003 0303 	and.w	r3, r3, #3
 800425a:	b2db      	uxtb	r3, r3
 800425c:	2b01      	cmp	r3, #1
 800425e:	d15a      	bne.n	8004316 <audiod_open+0x62a>
              // For data or data with implicit feedback IN EP
              // For UAC1 this is always the case since there is no usage field
              if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN
 8004260:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004264:	789b      	ldrb	r3, [r3, #2]
 8004266:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800426a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800426e:	09db      	lsrs	r3, r3, #7
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b01      	cmp	r3, #1
 8004274:	d14f      	bne.n	8004316 <audiod_open+0x62a>
                  && (desc_ep->bmAttributes.usage == 0 || desc_ep->bmAttributes.usage == 2)) {
 8004276:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800427a:	78db      	ldrb	r3, [r3, #3]
 800427c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d007      	beq.n	8004296 <audiod_open+0x5aa>
 8004286:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800428a:	78db      	ldrb	r3, [r3, #3]
 800428c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b20      	cmp	r3, #32
 8004294:	d13f      	bne.n	8004316 <audiod_open+0x62a>
                _audiod_fct[i].interval_tx = desc_ep->bInterval;
 8004296:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 800429a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800429e:	7998      	ldrb	r0, [r3, #6]
 80042a0:	4983      	ldr	r1, [pc, #524]	@ (80044b0 <audiod_open+0x7c4>)
 80042a2:	4613      	mov	r3, r2
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	4413      	add	r3, r2
 80042a8:	00db      	lsls	r3, r3, #3
 80042aa:	440b      	add	r3, r1
 80042ac:	332b      	adds	r3, #43	@ 0x2b
 80042ae:	4602      	mov	r2, r0
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	e030      	b.n	8004316 <audiod_open+0x62a>
              }
            }
          } else if (tud_audio_n_version(i) == 2 &&
 80042b4:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 80042b8:	4618      	mov	r0, r3
 80042ba:	f7ff fc71 	bl	8003ba0 <tud_audio_n_version>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d128      	bne.n	8004316 <audiod_open+0x62a>
 80042c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042cc:	3301      	adds	r3, #1
 80042ce:	781b      	ldrb	r3, [r3, #0]
 80042d0:	2b24      	cmp	r3, #36	@ 0x24
 80042d2:	d120      	bne.n	8004316 <audiod_open+0x62a>
 80042d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042d8:	627b      	str	r3, [r7, #36]	@ 0x24
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	3302      	adds	r3, #2
 80042de:	781b      	ldrb	r3, [r3, #0]
              tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO20_CS_AC_INTERFACE_OUTPUT_TERMINAL) {
 80042e0:	2b03      	cmp	r3, #3
 80042e2:	d118      	bne.n	8004316 <audiod_open+0x62a>
              // For UAC2 only, UAC1 doesn't have a clock source
            if (tu_unaligned_read16(p_desc + 4) == AUDIO_TERM_TYPE_USB_STREAMING) {
 80042e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042e8:	3304      	adds	r3, #4
 80042ea:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 80042ec:	6a3b      	ldr	r3, [r7, #32]
 80042ee:	881b      	ldrh	r3, [r3, #0]
 80042f0:	f240 1201 	movw	r2, #257	@ 0x101
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d10e      	bne.n	8004316 <audiod_open+0x62a>
              _audiod_fct[i].bclock_id_tx = p_desc[8];
 80042f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042fc:	3308      	adds	r3, #8
 80042fe:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8004302:	7818      	ldrb	r0, [r3, #0]
 8004304:	496a      	ldr	r1, [pc, #424]	@ (80044b0 <audiod_open+0x7c4>)
 8004306:	4613      	mov	r3, r2
 8004308:	00db      	lsls	r3, r3, #3
 800430a:	4413      	add	r3, r2
 800430c:	00db      	lsls	r3, r3, #3
 800430e:	440b      	add	r3, r1
 8004310:	332a      	adds	r3, #42	@ 0x2a
 8004312:	4602      	mov	r2, r0
 8004314:	701a      	strb	r2, [r3, #0]
 8004316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800431a:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004320:	69bb      	ldr	r3, [r7, #24]
 8004322:	781b      	ldrb	r3, [r3, #0]
 8004324:	461a      	mov	r2, r3
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	4413      	add	r3, r2
            }
          } else {
            // nothing to do
          }
          p_desc = tu_desc_next(p_desc);
 800432a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        while (p_desc_end - p_desc > 0) {
 800432e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	f73f af7d 	bgt.w	8004238 <audiod_open+0x54c>
      }
#endif// CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL

#if CFG_TUD_AUDIO_ENABLE_INTERRUPT_EP
      {
        uint8_t const *p_desc = _audiod_fct[i].p_desc;
 800433e:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 8004342:	495b      	ldr	r1, [pc, #364]	@ (80044b0 <audiod_open+0x7c4>)
 8004344:	4613      	mov	r3, r2
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	4413      	add	r3, r2
 800434a:	00db      	lsls	r3, r3, #3
 800434c:	440b      	add	r3, r1
 800434e:	3304      	adds	r3, #4
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
        uint8_t const *p_desc_end = p_desc + _audiod_fct[i].desc_length;
 8004356:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 800435a:	4955      	ldr	r1, [pc, #340]	@ (80044b0 <audiod_open+0x7c4>)
 800435c:	4613      	mov	r3, r2
 800435e:	00db      	lsls	r3, r3, #3
 8004360:	4413      	add	r3, r2
 8004362:	00db      	lsls	r3, r3, #3
 8004364:	440b      	add	r3, r1
 8004366:	330c      	adds	r3, #12
 8004368:	881b      	ldrh	r3, [r3, #0]
 800436a:	461a      	mov	r2, r3
 800436c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004370:	4413      	add	r3, r2
 8004372:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
        // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
        while (p_desc_end - p_desc > 0) {
 8004376:	e059      	b.n	800442c <audiod_open+0x740>
 8004378:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800437c:	617b      	str	r3, [r7, #20]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	3301      	adds	r3, #1
 8004382:	781b      	ldrb	r3, [r3, #0]
          // For each endpoint
          if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT) {
 8004384:	2b05      	cmp	r3, #5
 8004386:	d145      	bne.n	8004414 <audiod_open+0x728>
            tusb_desc_endpoint_t const *desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 8004388:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800438c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            uint8_t const ep_addr = desc_ep->bEndpointAddress;
 8004390:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004394:	789b      	ldrb	r3, [r3, #2]
 8004396:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 800439a:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 800439e:	74fb      	strb	r3, [r7, #19]
 80043a0:	7cfb      	ldrb	r3, [r7, #19]
 80043a2:	09db      	lsrs	r3, r3, #7
 80043a4:	b2db      	uxtb	r3, r3
            // If endpoint is input-direction and interrupt-type
            if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.xfer == TUSB_XFER_INTERRUPT) {
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d134      	bne.n	8004414 <audiod_open+0x728>
 80043aa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80043ae:	78db      	ldrb	r3, [r3, #3]
 80043b0:	f003 0303 	and.w	r3, r3, #3
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b03      	cmp	r3, #3
 80043b8:	d12c      	bne.n	8004414 <audiod_open+0x728>
              // Store endpoint number and open endpoint
              _audiod_fct[i].ep_int = ep_addr;
 80043ba:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 80043be:	493c      	ldr	r1, [pc, #240]	@ (80044b0 <audiod_open+0x7c4>)
 80043c0:	4613      	mov	r3, r2
 80043c2:	00db      	lsls	r3, r3, #3
 80043c4:	4413      	add	r3, r2
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	440b      	add	r3, r1
 80043ca:	331c      	adds	r3, #28
 80043cc:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 80043d0:	701a      	strb	r2, [r3, #0]
              TU_ASSERT(usbd_edpt_open(_audiod_fct[i].rhport, desc_ep));
 80043d2:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 80043d6:	4936      	ldr	r1, [pc, #216]	@ (80044b0 <audiod_open+0x7c4>)
 80043d8:	4613      	mov	r3, r2
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4413      	add	r3, r2
 80043de:	00db      	lsls	r3, r3, #3
 80043e0:	440b      	add	r3, r1
 80043e2:	781b      	ldrb	r3, [r3, #0]
 80043e4:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 80043e8:	4618      	mov	r0, r3
 80043ea:	f003 f893 	bl	8007514 <usbd_edpt_open>
 80043ee:	4603      	mov	r3, r0
 80043f0:	f083 0301 	eor.w	r3, r3, #1
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d00c      	beq.n	8004414 <audiod_open+0x728>
 80043fa:	4b2e      	ldr	r3, [pc, #184]	@ (80044b4 <audiod_open+0x7c8>)
 80043fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004400:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d000      	beq.n	8004410 <audiod_open+0x724>
 800440e:	be00      	bkpt	0x0000
 8004410:	2300      	movs	r3, #0
 8004412:	e047      	b.n	80044a4 <audiod_open+0x7b8>
 8004414:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004418:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	461a      	mov	r2, r3
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	4413      	add	r3, r2
            }
          }
          p_desc = tu_desc_next(p_desc);
 8004428:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
        while (p_desc_end - p_desc > 0) {
 800442c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004430:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	dc9e      	bgt.n	8004378 <audiod_open+0x68c>
        }
      }
#endif

      _audiod_fct[i].mounted = true;
 800443a:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 800443e:	491c      	ldr	r1, [pc, #112]	@ (80044b0 <audiod_open+0x7c4>)
 8004440:	4613      	mov	r3, r2
 8004442:	00db      	lsls	r3, r3, #3
 8004444:	4413      	add	r3, r2
 8004446:	00db      	lsls	r3, r3, #3
 8004448:	440b      	add	r3, r1
 800444a:	331d      	adds	r3, #29
 800444c:	2201      	movs	r2, #1
 800444e:	701a      	strb	r2, [r3, #0]
      break;
 8004450:	e009      	b.n	8004466 <audiod_open+0x77a>
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8004452:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 8004456:	3301      	adds	r3, #1
 8004458:	f887 30fb 	strb.w	r3, [r7, #251]	@ 0xfb
 800445c:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 8004460:	2b00      	cmp	r3, #0
 8004462:	f43f ad0b 	beq.w	8003e7c <audiod_open+0x190>
    }
  }

  // Verify we found a free one
  TU_ASSERT(i < CFG_TUD_AUDIO);
 8004466:	f897 30fb 	ldrb.w	r3, [r7, #251]	@ 0xfb
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00c      	beq.n	8004488 <audiod_open+0x79c>
 800446e:	4b11      	ldr	r3, [pc, #68]	@ (80044b4 <audiod_open+0x7c8>)
 8004470:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004474:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d000      	beq.n	8004484 <audiod_open+0x798>
 8004482:	be00      	bkpt	0x0000
 8004484:	2300      	movs	r3, #0
 8004486:	e00d      	b.n	80044a4 <audiod_open+0x7b8>

  // This is all we need so far - the EPs are setup by a later set_interface request (as per UAC2 specification)
  uint16_t drv_len = _audiod_fct[i].desc_length;
 8004488:	f897 20fb 	ldrb.w	r2, [r7, #251]	@ 0xfb
 800448c:	4908      	ldr	r1, [pc, #32]	@ (80044b0 <audiod_open+0x7c4>)
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	4413      	add	r3, r2
 8004494:	00db      	lsls	r3, r3, #3
 8004496:	440b      	add	r3, r1
 8004498:	330c      	adds	r3, #12
 800449a:	881b      	ldrh	r3, [r3, #0]
 800449c:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2

  return drv_len;
 80044a0:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	200010f0 	.word	0x200010f0
 80044b4:	e000edf0 	.word	0xe000edf0

080044b8 <audiod_get_interface>:

static bool audiod_get_interface(uint8_t rhport, tusb_control_request_t const *p_request) {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	4603      	mov	r3, r0
 80044c0:	6039      	str	r1, [r7, #0]
 80044c2:	71fb      	strb	r3, [r7, #7]
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	889b      	ldrh	r3, [r3, #4]
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 80044cc:	89bb      	ldrh	r3, [r7, #12]
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	73fb      	strb	r3, [r7, #15]

  // Find index of audio streaming interface
  uint8_t func_id;
  TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 80044d2:	f107 020b 	add.w	r2, r7, #11
 80044d6:	7bfb      	ldrb	r3, [r7, #15]
 80044d8:	4611      	mov	r1, r2
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 fd2c 	bl	8004f38 <audiod_verify_itf_exists>
 80044e0:	4603      	mov	r3, r0
 80044e2:	f083 0301 	eor.w	r3, r3, #1
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d001      	beq.n	80044f0 <audiod_get_interface+0x38>
 80044ec:	2300      	movs	r3, #0
 80044ee:	e041      	b.n	8004574 <audiod_get_interface+0xbc>

  // Default to 0 if interface not yet activated
  uint8_t alt = 0;
 80044f0:	2300      	movs	r3, #0
 80044f2:	72bb      	strb	r3, [r7, #10]
#if CFG_TUD_AUDIO_ENABLE_EP_IN
  if (_audiod_fct[func_id].ep_in_as_intf_num == itf) {
 80044f4:	7afb      	ldrb	r3, [r7, #11]
 80044f6:	4619      	mov	r1, r3
 80044f8:	4a20      	ldr	r2, [pc, #128]	@ (800457c <audiod_get_interface+0xc4>)
 80044fa:	460b      	mov	r3, r1
 80044fc:	00db      	lsls	r3, r3, #3
 80044fe:	440b      	add	r3, r1
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4413      	add	r3, r2
 8004504:	3312      	adds	r3, #18
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	7bfa      	ldrb	r2, [r7, #15]
 800450a:	429a      	cmp	r2, r3
 800450c:	d10a      	bne.n	8004524 <audiod_get_interface+0x6c>
    alt = _audiod_fct[func_id].ep_in_alt;
 800450e:	7afb      	ldrb	r3, [r7, #11]
 8004510:	4619      	mov	r1, r3
 8004512:	4a1a      	ldr	r2, [pc, #104]	@ (800457c <audiod_get_interface+0xc4>)
 8004514:	460b      	mov	r3, r1
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	440b      	add	r3, r1
 800451a:	00db      	lsls	r3, r3, #3
 800451c:	4413      	add	r3, r2
 800451e:	3313      	adds	r3, #19
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	72bb      	strb	r3, [r7, #10]
  }
#endif
#if CFG_TUD_AUDIO_ENABLE_EP_OUT
  if (_audiod_fct[func_id].ep_out_as_intf_num == itf) {
 8004524:	7afb      	ldrb	r3, [r7, #11]
 8004526:	4619      	mov	r1, r3
 8004528:	4a14      	ldr	r2, [pc, #80]	@ (800457c <audiod_get_interface+0xc4>)
 800452a:	460b      	mov	r3, r1
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	440b      	add	r3, r1
 8004530:	00db      	lsls	r3, r3, #3
 8004532:	4413      	add	r3, r2
 8004534:	331a      	adds	r3, #26
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	7bfa      	ldrb	r2, [r7, #15]
 800453a:	429a      	cmp	r2, r3
 800453c:	d10a      	bne.n	8004554 <audiod_get_interface+0x9c>
    alt = _audiod_fct[func_id].ep_out_alt;
 800453e:	7afb      	ldrb	r3, [r7, #11]
 8004540:	4619      	mov	r1, r3
 8004542:	4a0e      	ldr	r2, [pc, #56]	@ (800457c <audiod_get_interface+0xc4>)
 8004544:	460b      	mov	r3, r1
 8004546:	00db      	lsls	r3, r3, #3
 8004548:	440b      	add	r3, r1
 800454a:	00db      	lsls	r3, r3, #3
 800454c:	4413      	add	r3, r2
 800454e:	331b      	adds	r3, #27
 8004550:	781b      	ldrb	r3, [r3, #0]
 8004552:	72bb      	strb	r3, [r7, #10]
  }
#endif

  TU_VERIFY(tud_control_xfer(rhport, p_request, &alt, 1));
 8004554:	f107 020a 	add.w	r2, r7, #10
 8004558:	79f8      	ldrb	r0, [r7, #7]
 800455a:	2301      	movs	r3, #1
 800455c:	6839      	ldr	r1, [r7, #0]
 800455e:	f003 fb09 	bl	8007b74 <tud_control_xfer>
 8004562:	4603      	mov	r3, r0
 8004564:	f083 0301 	eor.w	r3, r3, #1
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d001      	beq.n	8004572 <audiod_get_interface+0xba>
 800456e:	2300      	movs	r3, #0
 8004570:	e000      	b.n	8004574 <audiod_get_interface+0xbc>

  TU_LOG2("  Get itf: %u - current alt: %u\r\n", itf, alt);

  return true;
 8004572:	2301      	movs	r3, #1
}
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	200010f0 	.word	0x200010f0

08004580 <audiod_set_interface>:

static bool audiod_set_interface(uint8_t rhport, tusb_control_request_t const *p_request) {
 8004580:	b590      	push	{r4, r7, lr}
 8004582:	b09b      	sub	sp, #108	@ 0x6c
 8004584:	af02      	add	r7, sp, #8
 8004586:	4603      	mov	r3, r0
 8004588:	6039      	str	r1, [r7, #0]
 800458a:	71fb      	strb	r3, [r7, #7]
  // 2. Close EPs which are currently open
  // To do so it is not necessary to know the current active alternate interface since we already save the current EP addresses - we simply close them

  // 3. Open new EP

  uint8_t const itf = tu_u16_low(p_request->wIndex);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	889b      	ldrh	r3, [r3, #4]
 8004590:	b29b      	uxth	r3, r3
 8004592:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8004594:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004596:	b2db      	uxtb	r3, r3
 8004598:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  uint8_t const alt = tu_u16_low(p_request->wValue);
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	885b      	ldrh	r3, [r3, #2]
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80045a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

  TU_LOG2("  Set itf: %u - alt: %u\r\n", itf, alt);

  // Find index of audio streaming interface and index of interface
  uint8_t func_id;
  TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 80045ac:	f107 020b 	add.w	r2, r7, #11
 80045b0:	f897 3059 	ldrb.w	r3, [r7, #89]	@ 0x59
 80045b4:	4611      	mov	r1, r2
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 fcbe 	bl	8004f38 <audiod_verify_itf_exists>
 80045bc:	4603      	mov	r3, r0
 80045be:	f083 0301 	eor.w	r3, r3, #1
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d001      	beq.n	80045cc <audiod_set_interface+0x4c>
 80045c8:	2300      	movs	r3, #0
 80045ca:	e1bc      	b.n	8004946 <audiod_set_interface+0x3c6>

  audiod_function_t *audio = &_audiod_fct[func_id];
 80045cc:	7afb      	ldrb	r3, [r7, #11]
 80045ce:	461a      	mov	r2, r3
 80045d0:	4613      	mov	r3, r2
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	4413      	add	r3, r2
 80045d6:	00db      	lsls	r3, r3, #3
 80045d8:	4a97      	ldr	r2, [pc, #604]	@ (8004838 <audiod_set_interface+0x2b8>)
 80045da:	4413      	add	r3, r2
 80045dc:	657b      	str	r3, [r7, #84]	@ 0x54

// Look if there is an EP to be closed - for this driver, there are only 3 possible EPs which may be closed (only AS related EPs can be closed, AC EP (if present) is always open)
#if CFG_TUD_AUDIO_ENABLE_EP_IN
  if (audio->ep_in_as_intf_num == itf) {
 80045de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045e0:	7c9b      	ldrb	r3, [r3, #18]
 80045e2:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d123      	bne.n	8004632 <audiod_set_interface+0xb2>
    audio->ep_in_as_intf_num = 0;
 80045ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045ec:	2200      	movs	r2, #0
 80045ee:	749a      	strb	r2, [r3, #18]
    audio->ep_in_alt = 0;
 80045f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045f2:	2200      	movs	r2, #0
 80045f4:	74da      	strb	r2, [r3, #19]
  #ifndef TUP_DCD_EDPT_ISO_ALLOC
    usbd_edpt_close(rhport, audio->ep_in);
  #endif

    // Clear FIFOs, since data is no longer valid
    tu_fifo_clear(&audio->ep_in_ff);
 80045f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80045f8:	333c      	adds	r3, #60	@ 0x3c
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 ff65 	bl	80054ca <tu_fifo_clear>

    // Invoke callback - can be used to stop data sampling
    TU_VERIFY(tud_audio_set_itf_close_ep_cb(rhport, p_request));
 8004600:	79fb      	ldrb	r3, [r7, #7]
 8004602:	6839      	ldr	r1, [r7, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f7ff f9bb 	bl	8003980 <tud_audio_set_itf_close_ep_cb>
 800460a:	4603      	mov	r3, r0
 800460c:	f083 0301 	eor.w	r3, r3, #1
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <audiod_set_interface+0x9a>
 8004616:	2300      	movs	r3, #0
 8004618:	e195      	b.n	8004946 <audiod_set_interface+0x3c6>

    audio->ep_in = 0;// Necessary?
 800461a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800461c:	2200      	movs	r2, #0
 800461e:	739a      	strb	r2, [r3, #14]

  #if CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
    audio->packet_sz_tx[0] = 0;
 8004620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004622:	2200      	movs	r2, #0
 8004624:	849a      	strh	r2, [r3, #36]	@ 0x24
    audio->packet_sz_tx[1] = 0;
 8004626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004628:	2200      	movs	r2, #0
 800462a:	84da      	strh	r2, [r3, #38]	@ 0x26
    audio->packet_sz_tx[2] = 0;
 800462c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800462e:	2200      	movs	r2, #0
 8004630:	851a      	strh	r2, [r3, #40]	@ 0x28
  #endif
  }
#endif// CFG_TUD_AUDIO_ENABLE_EP_IN

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
  if (audio->ep_out_as_intf_num == itf) {
 8004632:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004634:	7e9b      	ldrb	r3, [r3, #26]
 8004636:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 800463a:	429a      	cmp	r2, r3
 800463c:	d11a      	bne.n	8004674 <audiod_set_interface+0xf4>
    audio->ep_out_as_intf_num = 0;
 800463e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004640:	2200      	movs	r2, #0
 8004642:	769a      	strb	r2, [r3, #26]
    audio->ep_out_alt = 0;
 8004644:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004646:	2200      	movs	r2, #0
 8004648:	76da      	strb	r2, [r3, #27]
  #ifndef TUP_DCD_EDPT_ISO_ALLOC
    usbd_edpt_close(rhport, audio->ep_out);
  #endif

    // Clear FIFOs, since data is no longer valid
    tu_fifo_clear(&audio->ep_out_ff);
 800464a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800464c:	3330      	adds	r3, #48	@ 0x30
 800464e:	4618      	mov	r0, r3
 8004650:	f000 ff3b 	bl	80054ca <tu_fifo_clear>

    // Invoke callback - can be used to stop data sampling
    TU_VERIFY(tud_audio_set_itf_close_ep_cb(rhport, p_request));
 8004654:	79fb      	ldrb	r3, [r7, #7]
 8004656:	6839      	ldr	r1, [r7, #0]
 8004658:	4618      	mov	r0, r3
 800465a:	f7ff f991 	bl	8003980 <tud_audio_set_itf_close_ep_cb>
 800465e:	4603      	mov	r3, r0
 8004660:	f083 0301 	eor.w	r3, r3, #1
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <audiod_set_interface+0xee>
 800466a:	2300      	movs	r3, #0
 800466c:	e16b      	b.n	8004946 <audiod_set_interface+0x3c6>

    audio->ep_out = 0;// Necessary?
 800466e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004670:	2200      	movs	r2, #0
 8004672:	759a      	strb	r2, [r3, #22]
  }
#endif// CFG_TUD_AUDIO_ENABLE_EP_OUT

  // Open new EP if necessary - EPs are only to be closed or opened for AS interfaces - Look for AS interface with correct alternate interface

  uint8_t const *p_desc = audio->p_desc_as;
 8004674:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	65fb      	str	r3, [r7, #92]	@ 0x5c
  // Get pointer at end
  uint8_t const *p_desc_end = audio->p_desc + audio->desc_length;
 800467a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004680:	8992      	ldrh	r2, [r2, #12]
 8004682:	4413      	add	r3, r2
 8004684:	653b      	str	r3, [r7, #80]	@ 0x50

  // p_desc starts at required interface with alternate setting zero
  // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
  while (p_desc_end - p_desc > 0) {
 8004686:	e14d      	b.n	8004924 <audiod_set_interface+0x3a4>
 8004688:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800468a:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800468c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800468e:	3301      	adds	r3, #1
 8004690:	781b      	ldrb	r3, [r3, #0]
    // Find correct interface
    if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *) p_desc)->bInterfaceNumber == itf && ((tusb_desc_interface_t const *) p_desc)->bAlternateSetting == alt) {
 8004692:	2b04      	cmp	r3, #4
 8004694:	f040 813c 	bne.w	8004910 <audiod_set_interface+0x390>
 8004698:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800469a:	789b      	ldrb	r3, [r3, #2]
 800469c:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 80046a0:	429a      	cmp	r2, r3
 80046a2:	f040 8135 	bne.w	8004910 <audiod_set_interface+0x390>
 80046a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046a8:	78db      	ldrb	r3, [r3, #3]
 80046aa:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80046ae:	429a      	cmp	r2, r3
 80046b0:	f040 812e 	bne.w	8004910 <audiod_set_interface+0x390>
#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
      uint8_t const *p_desc_parse_for_params = p_desc;
 80046b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif
      // From this point forward follow the EP descriptors associated to the current alternate setting interface - Open EPs if necessary
      uint8_t foundEPs = 0, nEps = ((tusb_desc_interface_t const *) p_desc)->bNumEndpoints;
 80046b8:	2300      	movs	r3, #0
 80046ba:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80046be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046c0:	791b      	ldrb	r3, [r3, #4]
 80046c2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
      // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
      while (foundEPs < nEps && (p_desc_end - p_desc > 0)) {
 80046c6:	e102      	b.n	80048ce <audiod_set_interface+0x34e>
 80046c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ce:	3301      	adds	r3, #1
 80046d0:	781b      	ldrb	r3, [r3, #0]
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT) {
 80046d2:	2b05      	cmp	r3, #5
 80046d4:	f040 80f1 	bne.w	80048ba <audiod_set_interface+0x33a>
          tusb_desc_endpoint_t const *desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 80046d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046da:	647b      	str	r3, [r7, #68]	@ 0x44
#ifdef TUP_DCD_EDPT_ISO_ALLOC
          TU_ASSERT(usbd_edpt_iso_activate(rhport, desc_ep));
 80046dc:	79fb      	ldrb	r3, [r7, #7]
 80046de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80046e0:	4618      	mov	r0, r3
 80046e2:	f003 f927 	bl	8007934 <usbd_edpt_iso_activate>
 80046e6:	4603      	mov	r3, r0
 80046e8:	f083 0301 	eor.w	r3, r3, #1
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00a      	beq.n	8004708 <audiod_set_interface+0x188>
 80046f2:	4b52      	ldr	r3, [pc, #328]	@ (800483c <audiod_set_interface+0x2bc>)
 80046f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d000      	beq.n	8004704 <audiod_set_interface+0x184>
 8004702:	be00      	bkpt	0x0000
 8004704:	2300      	movs	r3, #0
 8004706:	e11e      	b.n	8004946 <audiod_set_interface+0x3c6>
#else
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
#endif
          uint8_t const ep_addr = desc_ep->bEndpointAddress;
 8004708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800470a:	789b      	ldrb	r3, [r3, #2]
 800470c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

          bool is_feedback_ep = false;
 8004710:	2300      	movs	r3, #0
 8004712:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
          bool is_data_ep = false;
 8004716:	2300      	movs	r3, #0
 8004718:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a

          if (tud_audio_n_version(func_id) == 1) {
 800471c:	7afb      	ldrb	r3, [r7, #11]
 800471e:	4618      	mov	r0, r3
 8004720:	f7ff fa3e 	bl	8003ba0 <tud_audio_n_version>
 8004724:	4603      	mov	r3, r0
 8004726:	2b01      	cmp	r3, #1
 8004728:	d118      	bne.n	800475c <audiod_set_interface+0x1dc>
            // UAC1: Use bRefresh field to distinguish endpoint types
            audio10_desc_as_iso_data_ep_t const *desc_ep_uac1 = (audio10_desc_as_iso_data_ep_t const *) p_desc;
 800472a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800472c:	63fb      	str	r3, [r7, #60]	@ 0x3c
            is_data_ep = (desc_ep_uac1->bmAttributes.sync != TUSB_ISO_EP_ATT_NO_SYNC);
 800472e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004730:	78db      	ldrb	r3, [r3, #3]
 8004732:	f003 030c 	and.w	r3, r3, #12
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	bf14      	ite	ne
 800473c:	2301      	movne	r3, #1
 800473e:	2300      	moveq	r3, #0
 8004740:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
            is_feedback_ep = (desc_ep_uac1->bmAttributes.sync == TUSB_ISO_EP_ATT_NO_SYNC);
 8004744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004746:	78db      	ldrb	r3, [r3, #3]
 8004748:	f003 030c 	and.w	r3, r3, #12
 800474c:	b2db      	uxtb	r3, r3
 800474e:	2b00      	cmp	r3, #0
 8004750:	bf0c      	ite	eq
 8004752:	2301      	moveq	r3, #1
 8004754:	2300      	movne	r3, #0
 8004756:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800475a:	e023      	b.n	80047a4 <audiod_set_interface+0x224>
          } else {
            // UAC2: Use bmAttributes.usage to distinguish endpoint types
            is_data_ep = (desc_ep->bmAttributes.usage == 0 || desc_ep->bmAttributes.usage == 2);
 800475c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800475e:	78db      	ldrb	r3, [r3, #3]
 8004760:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d006      	beq.n	8004778 <audiod_set_interface+0x1f8>
 800476a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800476c:	78db      	ldrb	r3, [r3, #3]
 800476e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004772:	b2db      	uxtb	r3, r3
 8004774:	2b20      	cmp	r3, #32
 8004776:	d101      	bne.n	800477c <audiod_set_interface+0x1fc>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <audiod_set_interface+0x1fe>
 800477c:	2300      	movs	r3, #0
 800477e:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
 8004782:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
            is_feedback_ep = (desc_ep->bmAttributes.usage == 1);
 800478e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004790:	78db      	ldrb	r3, [r3, #3]
 8004792:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004796:	b2db      	uxtb	r3, r3
 8004798:	2b10      	cmp	r3, #16
 800479a:	bf0c      	ite	eq
 800479c:	2301      	moveq	r3, #1
 800479e:	2300      	movne	r3, #0
 80047a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
          }

          //TODO: We need to set EP non busy since this is not taken care of right now in ep_close() - THIS IS A WORKAROUND!
          usbd_edpt_clear_stall(rhport, ep_addr);
 80047a4:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80047a8:	79fb      	ldrb	r3, [r7, #7]
 80047aa:	4611      	mov	r1, r2
 80047ac:	4618      	mov	r0, r3
 80047ae:	f003 f827 	bl	8007800 <usbd_edpt_clear_stall>
 80047b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80047b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80047be:	09db      	lsrs	r3, r3, #7
 80047c0:	b2db      	uxtb	r3, r3

#if CFG_TUD_AUDIO_ENABLE_EP_IN
          // For data or data with implicit feedback IN EP
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && is_data_ep)
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d13c      	bne.n	8004840 <audiod_set_interface+0x2c0>
 80047c6:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d038      	beq.n	8004840 <audiod_set_interface+0x2c0>
          {
            // Save address
            audio->ep_in = ep_addr;
 80047ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047d0:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80047d4:	739a      	strb	r2, [r3, #14]
            audio->ep_in_as_intf_num = itf;
 80047d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047d8:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 80047dc:	749a      	strb	r2, [r3, #18]
            audio->ep_in_alt = alt;
 80047de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047e0:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 80047e4:	74da      	strb	r2, [r3, #19]
 80047e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047e8:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 80047ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ec:	889b      	ldrh	r3, [r3, #4]
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047f4:	b29a      	uxth	r2, r3
            audio->ep_in_sz = tu_edpt_packet_size(desc_ep);
 80047f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047f8:	821a      	strh	r2, [r3, #16]
            // Set the default EP IN FIFO threshold to half fifo depth.
            audio->ep_in_fifo_threshold = audio->ep_in_ff.depth / 2;
 80047fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80047fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004800:	085b      	lsrs	r3, r3, #1
 8004802:	b29a      	uxth	r2, r3
 8004804:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004806:	829a      	strh	r2, [r3, #20]

            // If flow control is enabled, parse for the corresponding parameters - doing this here means only AS interfaces with EPs get scanned for parameters
  #if  CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
            audiod_parse_flow_control_params(audio, p_desc_parse_for_params);
 8004808:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800480a:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800480c:	f000 fc58 	bl	80050c0 <audiod_parse_flow_control_params>
            // Schedule first transmit if alternate interface is not zero, as sample data is available a ZLP is loaded
  #if !CFG_TUD_EDPT_DEDICATED_HWFIFO
            TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_in, audio->lin_buf_in, 0, false));
  #else
            // Send everything in ISO EP FIFO
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_in, &audio->ep_in_ff, 0, false));
 8004810:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004812:	7b99      	ldrb	r1, [r3, #14]
 8004814:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004816:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800481a:	79f8      	ldrb	r0, [r7, #7]
 800481c:	2300      	movs	r3, #0
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	2300      	movs	r3, #0
 8004822:	f002 ff35 	bl	8007690 <usbd_edpt_xfer_fifo>
 8004826:	4603      	mov	r3, r0
 8004828:	f083 0301 	eor.w	r3, r3, #1
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d006      	beq.n	8004840 <audiod_set_interface+0x2c0>
 8004832:	2300      	movs	r3, #0
 8004834:	e087      	b.n	8004946 <audiod_set_interface+0x3c6>
 8004836:	bf00      	nop
 8004838:	200010f0 	.word	0x200010f0
 800483c:	e000edf0 	.word	0xe000edf0
 8004840:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004844:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8004848:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800484c:	09db      	lsrs	r3, r3, #7
 800484e:	b2db      	uxtb	r3, r3
          }
#endif// CFG_TUD_AUDIO_ENABLE_EP_IN

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
          // Checking usage not necessary
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_OUT && is_data_ep) {
 8004850:	2b00      	cmp	r3, #0
 8004852:	d12d      	bne.n	80048b0 <audiod_set_interface+0x330>
 8004854:	f897 305a 	ldrb.w	r3, [r7, #90]	@ 0x5a
 8004858:	2b00      	cmp	r3, #0
 800485a:	d029      	beq.n	80048b0 <audiod_set_interface+0x330>
            // Save address
            audio->ep_out = ep_addr;
 800485c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800485e:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8004862:	759a      	strb	r2, [r3, #22]
            audio->ep_out_as_intf_num = itf;
 8004864:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004866:	f897 2059 	ldrb.w	r2, [r7, #89]	@ 0x59
 800486a:	769a      	strb	r2, [r3, #26]
            audio->ep_out_alt = alt;
 800486c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800486e:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8004872:	76da      	strb	r2, [r3, #27]
 8004874:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004876:	61fb      	str	r3, [r7, #28]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	889b      	ldrh	r3, [r3, #4]
 800487c:	b29b      	uxth	r3, r3
 800487e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004882:	b29a      	uxth	r2, r3
            audio->ep_out_sz = tu_edpt_packet_size(desc_ep);
 8004884:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004886:	831a      	strh	r2, [r3, #24]

            // Prepare for incoming data
  #if !CFG_TUD_EDPT_DEDICATED_HWFIFO
            TU_VERIFY(usbd_edpt_xfer(rhport, audio->ep_out, audio->lin_buf_out, audio->ep_out_sz, false));
  #else
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz, false));
 8004888:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800488a:	7d99      	ldrb	r1, [r3, #22]
 800488c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800488e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004892:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004894:	8b1b      	ldrh	r3, [r3, #24]
 8004896:	79f8      	ldrb	r0, [r7, #7]
 8004898:	2400      	movs	r4, #0
 800489a:	9400      	str	r4, [sp, #0]
 800489c:	f002 fef8 	bl	8007690 <usbd_edpt_xfer_fifo>
 80048a0:	4603      	mov	r3, r0
 80048a2:	f083 0301 	eor.w	r3, r3, #1
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d001      	beq.n	80048b0 <audiod_set_interface+0x330>
 80048ac:	2300      	movs	r3, #0
 80048ae:	e04a      	b.n	8004946 <audiod_set_interface+0x3c6>
  #endif
#else
        (void) is_feedback_ep;
#endif// CFG_TUD_AUDIO_ENABLE_EP_OUT

          foundEPs += 1;
 80048b0:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80048b4:	3301      	adds	r3, #1
 80048b6:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80048ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048bc:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80048be:	69bb      	ldr	r3, [r7, #24]
 80048c0:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	781b      	ldrb	r3, [r3, #0]
 80048c6:	461a      	mov	r2, r3
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 80048cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
      while (foundEPs < nEps && (p_desc_end - p_desc > 0)) {
 80048ce:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 80048d2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d205      	bcs.n	80048e6 <audiod_set_interface+0x366>
 80048da:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80048dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f73f aef1 	bgt.w	80046c8 <audiod_set_interface+0x148>
      }

      TU_VERIFY(foundEPs == nEps);
 80048e6:	f897 205b 	ldrb.w	r2, [r7, #91]	@ 0x5b
 80048ea:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d001      	beq.n	80048f6 <audiod_set_interface+0x376>
 80048f2:	2300      	movs	r3, #0
 80048f4:	e027      	b.n	8004946 <audiod_set_interface+0x3c6>

      // Invoke one callback for a final set interface
      TU_VERIFY(tud_audio_set_itf_cb(rhport, p_request));
 80048f6:	79fb      	ldrb	r3, [r7, #7]
 80048f8:	6839      	ldr	r1, [r7, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7ff f833 	bl	8003966 <tud_audio_set_itf_cb>
 8004900:	4603      	mov	r3, r0
 8004902:	f083 0301 	eor.w	r3, r3, #1
 8004906:	b2db      	uxtb	r3, r3
 8004908:	2b00      	cmp	r3, #0
 800490a:	d012      	beq.n	8004932 <audiod_set_interface+0x3b2>
 800490c:	2300      	movs	r3, #0
 800490e:	e01a      	b.n	8004946 <audiod_set_interface+0x3c6>
 8004910:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004912:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	461a      	mov	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	4413      	add	r3, r2
      // We are done - abort loop
      break;
    }

    // Moving forward
    p_desc = tu_desc_next(p_desc);
 8004922:	65fb      	str	r3, [r7, #92]	@ 0x5c
  while (p_desc_end - p_desc > 0) {
 8004924:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004926:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	f73f aeac 	bgt.w	8004688 <audiod_set_interface+0x108>
 8004930:	e000      	b.n	8004934 <audiod_set_interface+0x3b4>
      break;
 8004932:	bf00      	nop
  }
  usbd_sof_enable(rhport, SOF_CONSUMER_AUDIO, enable_sof);
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
  audiod_calc_tx_packet_sz(audio);
 8004934:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8004936:	f000 fc4f 	bl	80051d8 <audiod_calc_tx_packet_sz>
#endif

  tud_control_status(rhport, p_request);
 800493a:	79fb      	ldrb	r3, [r7, #7]
 800493c:	6839      	ldr	r1, [r7, #0]
 800493e:	4618      	mov	r0, r3
 8004940:	f003 f894 	bl	8007a6c <tud_control_status>

  return true;
 8004944:	2301      	movs	r3, #1
}
 8004946:	4618      	mov	r0, r3
 8004948:	3764      	adds	r7, #100	@ 0x64
 800494a:	46bd      	mov	sp, r7
 800494c:	bd90      	pop	{r4, r7, pc}
 800494e:	bf00      	nop

08004950 <audiod_control_complete>:

// Invoked when class request DATA stage is finished.
// return false to stall control EP (e.g Host send non-sense DATA)
static bool audiod_control_complete(uint8_t rhport, tusb_control_request_t const *p_request) {
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af00      	add	r7, sp, #0
 8004956:	4603      	mov	r3, r0
 8004958:	6039      	str	r1, [r7, #0]
 800495a:	71fb      	strb	r3, [r7, #7]
  // Handle audio class specific set requests
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS && p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b20      	cmp	r3, #32
 8004968:	f040 80eb 	bne.w	8004b42 <audiod_control_complete+0x1f2>
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	f040 80e3 	bne.w	8004b42 <audiod_control_complete+0x1f2>
    uint8_t func_id;

    switch (p_request->bmRequestType_bit.recipient) {
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b01      	cmp	r3, #1
 8004988:	d002      	beq.n	8004990 <audiod_control_complete+0x40>
 800498a:	2b02      	cmp	r3, #2
 800498c:	d075      	beq.n	8004a7a <audiod_control_complete+0x12a>
 800498e:	e0cd      	b.n	8004b2c <audiod_control_complete+0x1dc>
      case TUSB_REQ_RCPT_INTERFACE: {
        uint8_t itf = TU_U16_LOW(p_request->wIndex);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	889b      	ldrh	r3, [r3, #4]
 8004994:	b29b      	uxth	r3, r3
 8004996:	773b      	strb	r3, [r7, #28]
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	889b      	ldrh	r3, [r3, #4]
 800499c:	b29b      	uxth	r3, r3
 800499e:	0a1b      	lsrs	r3, r3, #8
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	76fb      	strb	r3, [r7, #27]

        if (entityID != 0) {
 80049a4:	7efb      	ldrb	r3, [r7, #27]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d050      	beq.n	8004a4c <audiod_control_complete+0xfc>
          // Check if entity is present and get corresponding driver index
          TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 80049aa:	f107 020b 	add.w	r2, r7, #11
 80049ae:	7ef9      	ldrb	r1, [r7, #27]
 80049b0:	7f3b      	ldrb	r3, [r7, #28]
 80049b2:	4618      	mov	r0, r3
 80049b4:	f000 fa46 	bl	8004e44 <audiod_verify_entity_exists>
 80049b8:	4603      	mov	r3, r0
 80049ba:	f083 0301 	eor.w	r3, r3, #1
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d001      	beq.n	80049c8 <audiod_control_complete+0x78>
 80049c4:	2300      	movs	r3, #0
 80049c6:	e0bd      	b.n	8004b44 <audiod_control_complete+0x1f4>

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
          if (tud_audio_n_version(func_id) == 2) {
 80049c8:	7afb      	ldrb	r3, [r7, #11]
 80049ca:	4618      	mov	r0, r3
 80049cc:	f7ff f8e8 	bl	8003ba0 <tud_audio_n_version>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d132      	bne.n	8004a3c <audiod_control_complete+0xec>
            uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	885b      	ldrh	r3, [r3, #2]
 80049da:	b29b      	uxth	r3, r3
 80049dc:	0a1b      	lsrs	r3, r3, #8
 80049de:	b29b      	uxth	r3, r3
 80049e0:	76bb      	strb	r3, [r7, #26]
            if (_audiod_fct[func_id].bclock_id_tx == entityID && ctrlSel == AUDIO20_CS_CTRL_SAM_FREQ && p_request->bRequest == AUDIO20_CS_REQ_CUR) {
 80049e2:	7afb      	ldrb	r3, [r7, #11]
 80049e4:	4619      	mov	r1, r3
 80049e6:	4a59      	ldr	r2, [pc, #356]	@ (8004b4c <audiod_control_complete+0x1fc>)
 80049e8:	460b      	mov	r3, r1
 80049ea:	00db      	lsls	r3, r3, #3
 80049ec:	440b      	add	r3, r1
 80049ee:	00db      	lsls	r3, r3, #3
 80049f0:	4413      	add	r3, r2
 80049f2:	332a      	adds	r3, #42	@ 0x2a
 80049f4:	781b      	ldrb	r3, [r3, #0]
 80049f6:	7efa      	ldrb	r2, [r7, #27]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d11f      	bne.n	8004a3c <audiod_control_complete+0xec>
 80049fc:	7ebb      	ldrb	r3, [r7, #26]
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d11c      	bne.n	8004a3c <audiod_control_complete+0xec>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	785b      	ldrb	r3, [r3, #1]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d118      	bne.n	8004a3c <audiod_control_complete+0xec>
              _audiod_fct[func_id].sample_rate_tx = tu_unaligned_read32(ctrl_buf);
 8004a0a:	7afb      	ldrb	r3, [r7, #11]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	4b50      	ldr	r3, [pc, #320]	@ (8004b50 <audiod_control_complete+0x200>)
 8004a10:	613b      	str	r3, [r7, #16]
  return *((uint32_t const *) mem);
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	494d      	ldr	r1, [pc, #308]	@ (8004b4c <audiod_control_complete+0x1fc>)
 8004a18:	4603      	mov	r3, r0
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	4403      	add	r3, r0
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	440b      	add	r3, r1
 8004a22:	3320      	adds	r3, #32
 8004a24:	601a      	str	r2, [r3, #0]
              audiod_calc_tx_packet_sz(&_audiod_fct[func_id]);
 8004a26:	7afb      	ldrb	r3, [r7, #11]
 8004a28:	461a      	mov	r2, r3
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	00db      	lsls	r3, r3, #3
 8004a2e:	4413      	add	r3, r2
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	4a46      	ldr	r2, [pc, #280]	@ (8004b4c <audiod_control_complete+0x1fc>)
 8004a34:	4413      	add	r3, r2
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 fbce 	bl	80051d8 <audiod_calc_tx_packet_sz>
            }
          }
#endif

          // Invoke callback
          return tud_audio_set_req_entity_cb(rhport, p_request, ctrl_buf);
 8004a3c:	79fb      	ldrb	r3, [r7, #7]
 8004a3e:	4a44      	ldr	r2, [pc, #272]	@ (8004b50 <audiod_control_complete+0x200>)
 8004a40:	6839      	ldr	r1, [r7, #0]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7fe ffc5 	bl	80039d2 <tud_audio_set_req_entity_cb>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	e07b      	b.n	8004b44 <audiod_control_complete+0x1f4>
        } else {
          // Find index of audio driver structure and verify interface really exists
          TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8004a4c:	f107 020b 	add.w	r2, r7, #11
 8004a50:	7f3b      	ldrb	r3, [r7, #28]
 8004a52:	4611      	mov	r1, r2
 8004a54:	4618      	mov	r0, r3
 8004a56:	f000 fa6f 	bl	8004f38 <audiod_verify_itf_exists>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	f083 0301 	eor.w	r3, r3, #1
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d001      	beq.n	8004a6a <audiod_control_complete+0x11a>
 8004a66:	2300      	movs	r3, #0
 8004a68:	e06c      	b.n	8004b44 <audiod_control_complete+0x1f4>

          // Invoke callback
          return tud_audio_set_req_itf_cb(rhport, p_request, ctrl_buf);
 8004a6a:	79fb      	ldrb	r3, [r7, #7]
 8004a6c:	4a38      	ldr	r2, [pc, #224]	@ (8004b50 <audiod_control_complete+0x200>)
 8004a6e:	6839      	ldr	r1, [r7, #0]
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7fe ffa0 	bl	80039b6 <tud_audio_set_req_itf_cb>
 8004a76:	4603      	mov	r3, r0
 8004a78:	e064      	b.n	8004b44 <audiod_control_complete+0x1f4>
        }
      } break;

      case TUSB_REQ_RCPT_ENDPOINT: {
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	889b      	ldrh	r3, [r3, #4]
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	77fb      	strb	r3, [r7, #31]

        // Check if entity is present and get corresponding driver index
        TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 8004a82:	f107 020b 	add.w	r2, r7, #11
 8004a86:	7ffb      	ldrb	r3, [r7, #31]
 8004a88:	4611      	mov	r1, r2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fab6 	bl	8004ffc <audiod_verify_ep_exists>
 8004a90:	4603      	mov	r3, r0
 8004a92:	f083 0301 	eor.w	r3, r3, #1
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <audiod_control_complete+0x150>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	e051      	b.n	8004b44 <audiod_control_complete+0x1f4>

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
          if (tud_audio_n_version(func_id) == 1) {
 8004aa0:	7afb      	ldrb	r3, [r7, #11]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7ff f87c 	bl	8003ba0 <tud_audio_n_version>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d134      	bne.n	8004b18 <audiod_control_complete+0x1c8>
            if (_audiod_fct[func_id].ep_in == ep) {
 8004aae:	7afb      	ldrb	r3, [r7, #11]
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	4a26      	ldr	r2, [pc, #152]	@ (8004b4c <audiod_control_complete+0x1fc>)
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	00db      	lsls	r3, r3, #3
 8004ab8:	440b      	add	r3, r1
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	4413      	add	r3, r2
 8004abe:	330e      	adds	r3, #14
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	7ffa      	ldrb	r2, [r7, #31]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d127      	bne.n	8004b18 <audiod_control_complete+0x1c8>
              uint8_t ctrlSel = TU_U16_HIGH(p_request->wValue);
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	885b      	ldrh	r3, [r3, #2]
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	0a1b      	lsrs	r3, r3, #8
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	77bb      	strb	r3, [r7, #30]
              if (ctrlSel == AUDIO10_EP_CTRL_SAMPLING_FREQ && p_request->bRequest == AUDIO10_CS_REQ_SET_CUR) {
 8004ad4:	7fbb      	ldrb	r3, [r7, #30]
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d11e      	bne.n	8004b18 <audiod_control_complete+0x1c8>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	785b      	ldrb	r3, [r3, #1]
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d11a      	bne.n	8004b18 <audiod_control_complete+0x1c8>
 8004ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8004b50 <audiod_control_complete+0x200>)
 8004ae4:	60fb      	str	r3, [r7, #12]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
                _audiod_fct[func_id].sample_rate_tx = tu_unaligned_read32(ctrl_buf) & 0x00FFFFFF;
 8004aea:	7afa      	ldrb	r2, [r7, #11]
 8004aec:	4610      	mov	r0, r2
 8004aee:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8004af2:	4916      	ldr	r1, [pc, #88]	@ (8004b4c <audiod_control_complete+0x1fc>)
 8004af4:	4603      	mov	r3, r0
 8004af6:	00db      	lsls	r3, r3, #3
 8004af8:	4403      	add	r3, r0
 8004afa:	00db      	lsls	r3, r3, #3
 8004afc:	440b      	add	r3, r1
 8004afe:	3320      	adds	r3, #32
 8004b00:	601a      	str	r2, [r3, #0]
                audiod_calc_tx_packet_sz(&_audiod_fct[func_id]);
 8004b02:	7afb      	ldrb	r3, [r7, #11]
 8004b04:	461a      	mov	r2, r3
 8004b06:	4613      	mov	r3, r2
 8004b08:	00db      	lsls	r3, r3, #3
 8004b0a:	4413      	add	r3, r2
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8004b4c <audiod_control_complete+0x1fc>)
 8004b10:	4413      	add	r3, r2
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 fb60 	bl	80051d8 <audiod_calc_tx_packet_sz>
            }
          }
#endif

          // Invoke callback
          bool ret = tud_audio_set_req_ep_cb(rhport, p_request, ctrl_buf);
 8004b18:	79fb      	ldrb	r3, [r7, #7]
 8004b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8004b50 <audiod_control_complete+0x200>)
 8004b1c:	6839      	ldr	r1, [r7, #0]
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7fe ff3b 	bl	800399a <tud_audio_set_req_ep_cb>
 8004b24:	4603      	mov	r3, r0
 8004b26:	777b      	strb	r3, [r7, #29]
                audiod_fb_params_prepare(func_id, _audiod_fct[func_id].ep_out_alt);
              }
            }
          }
#endif
        return ret;
 8004b28:	7f7b      	ldrb	r3, [r7, #29]
 8004b2a:	e00b      	b.n	8004b44 <audiod_control_complete+0x1f4>
      } break;
      // Unknown/Unsupported recipient
      default:
        TU_BREAKPOINT();
 8004b2c:	4b09      	ldr	r3, [pc, #36]	@ (8004b54 <audiod_control_complete+0x204>)
 8004b2e:	617b      	str	r3, [r7, #20]
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d000      	beq.n	8004b3e <audiod_control_complete+0x1ee>
 8004b3c:	be00      	bkpt	0x0000
        return false;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e000      	b.n	8004b44 <audiod_control_complete+0x1f4>
    }
  }
  return true;
 8004b42:	2301      	movs	r3, #1
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3720      	adds	r7, #32
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	200010f0 	.word	0x200010f0
 8004b50:	200010b0 	.word	0x200010b0
 8004b54:	e000edf0 	.word	0xe000edf0

08004b58 <audiod_control_request>:

// Handle class control request
// return false to stall control endpoint (e.g unsupported request)
static bool audiod_control_request(uint8_t rhport, tusb_control_request_t const *p_request) {
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b088      	sub	sp, #32
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	4603      	mov	r3, r0
 8004b60:	6039      	str	r1, [r7, #0]
 8004b62:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  // Handle standard requests - standard set requests usually have no data stage so we also handle set requests here
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d124      	bne.n	8004bbc <audiod_control_request+0x64>
    switch (p_request->bRequest) {
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	785b      	ldrb	r3, [r3, #1]
 8004b76:	2b0b      	cmp	r3, #11
 8004b78:	d00c      	beq.n	8004b94 <audiod_control_request+0x3c>
 8004b7a:	2b0b      	cmp	r3, #11
 8004b7c:	dc13      	bgt.n	8004ba6 <audiod_control_request+0x4e>
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d00f      	beq.n	8004ba2 <audiod_control_request+0x4a>
 8004b82:	2b0a      	cmp	r3, #10
 8004b84:	d10f      	bne.n	8004ba6 <audiod_control_request+0x4e>
      case TUSB_REQ_GET_INTERFACE:
        return audiod_get_interface(rhport, p_request);
 8004b86:	79fb      	ldrb	r3, [r7, #7]
 8004b88:	6839      	ldr	r1, [r7, #0]
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f7ff fc94 	bl	80044b8 <audiod_get_interface>
 8004b90:	4603      	mov	r3, r0
 8004b92:	e0b5      	b.n	8004d00 <audiod_control_request+0x1a8>

      case TUSB_REQ_SET_INTERFACE:
        return audiod_set_interface(rhport, p_request);
 8004b94:	79fb      	ldrb	r3, [r7, #7]
 8004b96:	6839      	ldr	r1, [r7, #0]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7ff fcf1 	bl	8004580 <audiod_set_interface>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	e0ae      	b.n	8004d00 <audiod_control_request+0x1a8>

      case TUSB_REQ_CLEAR_FEATURE:
        return true;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e0ac      	b.n	8004d00 <audiod_control_request+0x1a8>

      // Unknown/Unsupported request
      default:
        TU_BREAKPOINT();
 8004ba6:	4b58      	ldr	r3, [pc, #352]	@ (8004d08 <audiod_control_request+0x1b0>)
 8004ba8:	613b      	str	r3, [r7, #16]
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d000      	beq.n	8004bb8 <audiod_control_request+0x60>
 8004bb6:	be00      	bkpt	0x0000
        return false;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	e0a1      	b.n	8004d00 <audiod_control_request+0x1a8>
    }
  }

  // Handle class requests
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	2b20      	cmp	r3, #32
 8004bc8:	f040 8090 	bne.w	8004cec <audiod_control_request+0x194>
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	889b      	ldrh	r3, [r3, #4]
 8004bd0:	b29b      	uxth	r3, r3
 8004bd2:	76fb      	strb	r3, [r7, #27]
    uint8_t func_id;

    // Conduct checks which depend on the recipient
    switch (p_request->bmRequestType_bit.recipient) {
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d002      	beq.n	8004be8 <audiod_control_request+0x90>
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d043      	beq.n	8004c6e <audiod_control_request+0x116>
 8004be6:	e063      	b.n	8004cb0 <audiod_control_request+0x158>
      case TUSB_REQ_RCPT_INTERFACE: {
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	889b      	ldrh	r3, [r3, #4]
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	0a1b      	lsrs	r3, r3, #8
 8004bf0:	b29b      	uxth	r3, r3
 8004bf2:	767b      	strb	r3, [r7, #25]

        // Verify if entity is present
        if (entityID != 0) {
 8004bf4:	7e7b      	ldrb	r3, [r7, #25]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d01c      	beq.n	8004c34 <audiod_control_request+0xdc>
          // Find index of audio driver structure and verify entity really exists
          TU_VERIFY(audiod_verify_entity_exists(itf, entityID, &func_id));
 8004bfa:	f107 020f 	add.w	r2, r7, #15
 8004bfe:	7e79      	ldrb	r1, [r7, #25]
 8004c00:	7efb      	ldrb	r3, [r7, #27]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f000 f91e 	bl	8004e44 <audiod_verify_entity_exists>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	f083 0301 	eor.w	r3, r3, #1
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d001      	beq.n	8004c18 <audiod_control_request+0xc0>
 8004c14:	2300      	movs	r3, #0
 8004c16:	e073      	b.n	8004d00 <audiod_control_request+0x1a8>

          // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN) {
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	781b      	ldrb	r3, [r3, #0]
 8004c1c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d04f      	beq.n	8004cc6 <audiod_control_request+0x16e>
            return tud_audio_get_req_entity_cb(rhport, p_request);
 8004c26:	79fb      	ldrb	r3, [r7, #7]
 8004c28:	6839      	ldr	r1, [r7, #0]
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	f7fe fef9 	bl	8003a22 <tud_audio_get_req_entity_cb>
 8004c30:	4603      	mov	r3, r0
 8004c32:	e065      	b.n	8004d00 <audiod_control_request+0x1a8>
          }
        } else {
          // Find index of audio driver structure and verify interface really exists
          TU_VERIFY(audiod_verify_itf_exists(itf, &func_id));
 8004c34:	f107 020f 	add.w	r2, r7, #15
 8004c38:	7efb      	ldrb	r3, [r7, #27]
 8004c3a:	4611      	mov	r1, r2
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f000 f97b 	bl	8004f38 <audiod_verify_itf_exists>
 8004c42:	4603      	mov	r3, r0
 8004c44:	f083 0301 	eor.w	r3, r3, #1
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <audiod_control_request+0xfa>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	e056      	b.n	8004d00 <audiod_control_request+0x1a8>

          // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN) {
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	781b      	ldrb	r3, [r3, #0]
 8004c56:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d032      	beq.n	8004cc6 <audiod_control_request+0x16e>
            return tud_audio_get_req_itf_cb(rhport, p_request);
 8004c60:	79fb      	ldrb	r3, [r7, #7]
 8004c62:	6839      	ldr	r1, [r7, #0]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7fe fecf 	bl	8003a08 <tud_audio_get_req_itf_cb>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	e048      	b.n	8004d00 <audiod_control_request+0x1a8>
          }
        }
      } break;

      case TUSB_REQ_RCPT_ENDPOINT: {
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	889b      	ldrh	r3, [r3, #4]
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	76bb      	strb	r3, [r7, #26]

        // Find index of audio driver structure and verify EP really exists
        TU_VERIFY(audiod_verify_ep_exists(ep, &func_id));
 8004c76:	f107 020f 	add.w	r2, r7, #15
 8004c7a:	7ebb      	ldrb	r3, [r7, #26]
 8004c7c:	4611      	mov	r1, r2
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f000 f9bc 	bl	8004ffc <audiod_verify_ep_exists>
 8004c84:	4603      	mov	r3, r0
 8004c86:	f083 0301 	eor.w	r3, r3, #1
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <audiod_control_request+0x13c>
 8004c90:	2300      	movs	r3, #0
 8004c92:	e035      	b.n	8004d00 <audiod_control_request+0x1a8>

        // In case we got a get request invoke callback - callback needs to answer as defined in UAC2 specification page 89 - 5. Requests
        if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN) {
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	781b      	ldrb	r3, [r3, #0]
 8004c98:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d013      	beq.n	8004cca <audiod_control_request+0x172>
          return tud_audio_get_req_ep_cb(rhport, p_request);
 8004ca2:	79fb      	ldrb	r3, [r7, #7]
 8004ca4:	6839      	ldr	r1, [r7, #0]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7fe fea1 	bl	80039ee <tud_audio_get_req_ep_cb>
 8004cac:	4603      	mov	r3, r0
 8004cae:	e027      	b.n	8004d00 <audiod_control_request+0x1a8>
      } break;

      // Unknown/Unsupported recipient
      default:
        TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient);
        TU_BREAKPOINT();
 8004cb0:	4b15      	ldr	r3, [pc, #84]	@ (8004d08 <audiod_control_request+0x1b0>)
 8004cb2:	617b      	str	r3, [r7, #20]
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d000      	beq.n	8004cc2 <audiod_control_request+0x16a>
 8004cc0:	be00      	bkpt	0x0000
        return false;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	e01c      	b.n	8004d00 <audiod_control_request+0x1a8>
      } break;
 8004cc6:	bf00      	nop
 8004cc8:	e000      	b.n	8004ccc <audiod_control_request+0x174>
      } break;
 8004cca:	bf00      	nop
    }

    // If we end here, the received request is a set request - we schedule a receive for the data stage and return true here. We handle the rest later in audiod_control_complete() once the data stage was finished
    TU_VERIFY(tud_control_xfer(rhport, p_request, ctrl_buf, sizeof(ctrl_buf)));
 8004ccc:	79f8      	ldrb	r0, [r7, #7]
 8004cce:	2340      	movs	r3, #64	@ 0x40
 8004cd0:	4a0e      	ldr	r2, [pc, #56]	@ (8004d0c <audiod_control_request+0x1b4>)
 8004cd2:	6839      	ldr	r1, [r7, #0]
 8004cd4:	f002 ff4e 	bl	8007b74 <tud_control_xfer>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	f083 0301 	eor.w	r3, r3, #1
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d001      	beq.n	8004ce8 <audiod_control_request+0x190>
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	e00b      	b.n	8004d00 <audiod_control_request+0x1a8>
    return true;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e009      	b.n	8004d00 <audiod_control_request+0x1a8>
  }

  // There went something wrong - unsupported control request type
  TU_BREAKPOINT();
 8004cec:	4b06      	ldr	r3, [pc, #24]	@ (8004d08 <audiod_control_request+0x1b0>)
 8004cee:	61fb      	str	r3, [r7, #28]
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d000      	beq.n	8004cfe <audiod_control_request+0x1a6>
 8004cfc:	be00      	bkpt	0x0000
  return false;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3720      	adds	r7, #32
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}
 8004d08:	e000edf0 	.word	0xe000edf0
 8004d0c:	200010b0 	.word	0x200010b0

08004d10 <audiod_control_xfer_cb>:

bool audiod_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	603a      	str	r2, [r7, #0]
 8004d1a:	71fb      	strb	r3, [r7, #7]
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	71bb      	strb	r3, [r7, #6]
  if (stage == CONTROL_STAGE_SETUP) {
 8004d20:	79bb      	ldrb	r3, [r7, #6]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d106      	bne.n	8004d34 <audiod_control_xfer_cb+0x24>
    return audiod_control_request(rhport, request);
 8004d26:	79fb      	ldrb	r3, [r7, #7]
 8004d28:	6839      	ldr	r1, [r7, #0]
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff ff14 	bl	8004b58 <audiod_control_request>
 8004d30:	4603      	mov	r3, r0
 8004d32:	e00a      	b.n	8004d4a <audiod_control_xfer_cb+0x3a>
  } else if (stage == CONTROL_STAGE_DATA) {
 8004d34:	79bb      	ldrb	r3, [r7, #6]
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d106      	bne.n	8004d48 <audiod_control_xfer_cb+0x38>
    return audiod_control_complete(rhport, request);
 8004d3a:	79fb      	ldrb	r3, [r7, #7]
 8004d3c:	6839      	ldr	r1, [r7, #0]
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7ff fe06 	bl	8004950 <audiod_control_complete>
 8004d44:	4603      	mov	r3, r0
 8004d46:	e000      	b.n	8004d4a <audiod_control_xfer_cb+0x3a>
  } else {
    // nothing to do
  }

  return true;
 8004d48:	2301      	movs	r3, #1
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
	...

08004d54 <audiod_xfer_cb>:

bool audiod_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	603b      	str	r3, [r7, #0]
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	71fb      	strb	r3, [r7, #7]
 8004d60:	460b      	mov	r3, r1
 8004d62:	71bb      	strb	r3, [r7, #6]
 8004d64:	4613      	mov	r3, r2
 8004d66:	717b      	strb	r3, [r7, #5]
  (void) result;
  (void) xferred_bytes;

  #if CFG_TUD_AUDIO_ENABLE_INTERRUPT_EP
  // Search for interface belonging to given end point address and proceed as required
  for (uint8_t func_id = 0; func_id < CFG_TUD_AUDIO; func_id++) {
 8004d68:	2300      	movs	r3, #0
 8004d6a:	73fb      	strb	r3, [r7, #15]
 8004d6c:	e015      	b.n	8004d9a <audiod_xfer_cb+0x46>
    audiod_function_t *audio = &_audiod_fct[func_id];
 8004d6e:	7bfa      	ldrb	r2, [r7, #15]
 8004d70:	4613      	mov	r3, r2
 8004d72:	00db      	lsls	r3, r3, #3
 8004d74:	4413      	add	r3, r2
 8004d76:	00db      	lsls	r3, r3, #3
 8004d78:	4a0c      	ldr	r2, [pc, #48]	@ (8004dac <audiod_xfer_cb+0x58>)
 8004d7a:	4413      	add	r3, r2
 8004d7c:	60bb      	str	r3, [r7, #8]

    // Data transmission of control interrupt finished
    if (audio->ep_int == ep_addr) {
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	7f1b      	ldrb	r3, [r3, #28]
 8004d82:	79ba      	ldrb	r2, [r7, #6]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d105      	bne.n	8004d94 <audiod_xfer_cb+0x40>
      // In case of an erroneous transmission a retransmission is conducted - this is taken care of by PHY ???

      // I assume here, that things above are handled by PHY
      // All transmission is done - what remains to do is to inform job was completed

      tud_audio_int_done_cb(rhport);
 8004d88:	79fb      	ldrb	r3, [r7, #7]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f7fe fde0 	bl	8003950 <tud_audio_int_done_cb>
      return true;
 8004d90:	2301      	movs	r3, #1
 8004d92:	e006      	b.n	8004da2 <audiod_xfer_cb+0x4e>
  for (uint8_t func_id = 0; func_id < CFG_TUD_AUDIO; func_id++) {
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	3301      	adds	r3, #1
 8004d98:	73fb      	strb	r3, [r7, #15]
 8004d9a:	7bfb      	ldrb	r3, [r7, #15]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d0e6      	beq.n	8004d6e <audiod_xfer_cb+0x1a>
  #else
  (void) rhport;
  (void) ep_addr;
  #endif

  return false;
 8004da0:	2300      	movs	r3, #0
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	200010f0 	.word	0x200010f0

08004db0 <audiod_xfer_isr>:

bool audiod_xfer_isr(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	603b      	str	r3, [r7, #0]
 8004db8:	4603      	mov	r3, r0
 8004dba:	71fb      	strb	r3, [r7, #7]
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	71bb      	strb	r3, [r7, #6]
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	717b      	strb	r3, [r7, #5]
  (void) result;
  (void) xferred_bytes;

  // Search for interface belonging to given end point address and proceed as required
  for (uint8_t func_id = 0; func_id < CFG_TUD_AUDIO; func_id++)
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	73fb      	strb	r3, [r7, #15]
 8004dc8:	e026      	b.n	8004e18 <audiod_xfer_isr+0x68>
  {
    audiod_function_t* audio = &_audiod_fct[func_id];
 8004dca:	7bfa      	ldrb	r2, [r7, #15]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	4413      	add	r3, r2
 8004dd2:	00db      	lsls	r3, r3, #3
 8004dd4:	4a14      	ldr	r2, [pc, #80]	@ (8004e28 <audiod_xfer_isr+0x78>)
 8004dd6:	4413      	add	r3, r2
 8004dd8:	60bb      	str	r3, [r7, #8]

#if CFG_TUD_AUDIO_ENABLE_EP_IN

    // Data transmission of audio packet finished
    if (audio->ep_in == ep_addr) {
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	7b9b      	ldrb	r3, [r3, #14]
 8004dde:	79ba      	ldrb	r2, [r7, #6]
 8004de0:	429a      	cmp	r2, r3
 8004de2:	d108      	bne.n	8004df6 <audiod_xfer_isr+0x46>
      // Check if there is data to load into EPs buffer - if not load it with ZLP
      // Be aware - we as a device are not able to know if the host polls for data with a faster rate as we stated this in the descriptors. Therefore we always have to put something into the EPs buffer. However, once we did that, there is no way of aborting this or replacing what we put into the buffer before!
      // This is the only place where we can fill something into the EPs buffer!

      // Load new data
      audiod_tx_xfer_isr(rhport, audio, (uint16_t) xferred_bytes);
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	79fb      	ldrb	r3, [r7, #7]
 8004dea:	68b9      	ldr	r1, [r7, #8]
 8004dec:	4618      	mov	r0, r3
 8004dee:	f7fe fe5e 	bl	8003aae <audiod_tx_xfer_isr>
      return true;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e014      	b.n	8004e20 <audiod_xfer_isr+0x70>
    }
#endif

#if CFG_TUD_AUDIO_ENABLE_EP_OUT
    // New audio packet received
    if (audio->ep_out == ep_addr) {
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	7d9b      	ldrb	r3, [r3, #22]
 8004dfa:	79ba      	ldrb	r2, [r7, #6]
 8004dfc:	429a      	cmp	r2, r3
 8004dfe:	d108      	bne.n	8004e12 <audiod_xfer_isr+0x62>
      audiod_rx_xfer_isr(rhport, audio, (uint16_t) xferred_bytes);
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	79fb      	ldrb	r3, [r7, #7]
 8004e06:	68b9      	ldr	r1, [r7, #8]
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7fe fe17 	bl	8003a3c <audiod_rx_xfer_isr>
      return true;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e006      	b.n	8004e20 <audiod_xfer_isr+0x70>
  for (uint8_t func_id = 0; func_id < CFG_TUD_AUDIO; func_id++)
 8004e12:	7bfb      	ldrb	r3, [r7, #15]
 8004e14:	3301      	adds	r3, #1
 8004e16:	73fb      	strb	r3, [r7, #15]
 8004e18:	7bfb      	ldrb	r3, [r7, #15]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0d5      	beq.n	8004dca <audiod_xfer_isr+0x1a>
    }
  #endif
#endif
  }

  return false;
 8004e1e:	2300      	movs	r3, #0
}
 8004e20:	4618      	mov	r0, r3
 8004e22:	3710      	adds	r7, #16
 8004e24:	46bd      	mov	sp, r7
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	200010f0 	.word	0x200010f0

08004e2c <audiod_sof_isr>:
  audio->feedback.value = feedback;
}

#endif

TU_ATTR_FAST_FUNC void audiod_sof_isr(uint8_t rhport, uint32_t frame_count) {
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	4603      	mov	r3, r0
 8004e34:	6039      	str	r1, [r7, #0]
 8004e36:	71fb      	strb	r3, [r7, #7]
        tud_audio_feedback_interval_isr(i, frame_count, audio->feedback.frame_shift);
      }
    }
  }
#endif// CFG_TUD_AUDIO_ENABLE_EP_OUT && CFG_TUD_AUDIO_ENABLE_FEEDBACK_EP
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <audiod_verify_entity_exists>:
  // Schedule transmit
  return tud_control_xfer(rhport, p_request, ctrl_buf, len);
}

// Verify an entity with the given ID exists and returns also the corresponding driver index
static bool audiod_verify_entity_exists(uint8_t itf, uint8_t entityID, uint8_t *func_id) {
 8004e44:	b480      	push	{r7}
 8004e46:	b08b      	sub	sp, #44	@ 0x2c
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	603a      	str	r2, [r7, #0]
 8004e4e:	71fb      	strb	r3, [r7, #7]
 8004e50:	460b      	mov	r3, r1
 8004e52:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8004e54:	2300      	movs	r3, #0
 8004e56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004e5a:	e060      	b.n	8004f1e <audiod_verify_entity_exists+0xda>
    // Look for the correct driver by checking if the unique standard AC interface number fits
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *) _audiod_fct[i].p_desc)->bInterfaceNumber == itf) {
 8004e5c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004e60:	4934      	ldr	r1, [pc, #208]	@ (8004f34 <audiod_verify_entity_exists+0xf0>)
 8004e62:	4613      	mov	r3, r2
 8004e64:	00db      	lsls	r3, r3, #3
 8004e66:	4413      	add	r3, r2
 8004e68:	00db      	lsls	r3, r3, #3
 8004e6a:	440b      	add	r3, r1
 8004e6c:	3304      	adds	r3, #4
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d04f      	beq.n	8004f14 <audiod_verify_entity_exists+0xd0>
 8004e74:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004e78:	492e      	ldr	r1, [pc, #184]	@ (8004f34 <audiod_verify_entity_exists+0xf0>)
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	00db      	lsls	r3, r3, #3
 8004e7e:	4413      	add	r3, r2
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	440b      	add	r3, r1
 8004e84:	3304      	adds	r3, #4
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	789b      	ldrb	r3, [r3, #2]
 8004e8a:	79fa      	ldrb	r2, [r7, #7]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d141      	bne.n	8004f14 <audiod_verify_entity_exists+0xd0>
      // Get pointers after class specific AC descriptors and end of AC descriptors - entities are defined in between
      uint8_t const *p_desc = tu_desc_next(_audiod_fct[i].p_desc);// Points to CS AC descriptor
 8004e90:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004e94:	4927      	ldr	r1, [pc, #156]	@ (8004f34 <audiod_verify_entity_exists+0xf0>)
 8004e96:	4613      	mov	r3, r2
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	4413      	add	r3, r2
 8004e9c:	00db      	lsls	r3, r3, #3
 8004e9e:	440b      	add	r3, r1
 8004ea0:	3304      	adds	r3, #4
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	461a      	mov	r2, r3
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	623b      	str	r3, [r7, #32]
 8004eb6:	6a3b      	ldr	r3, [r7, #32]
 8004eb8:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	69bb      	ldr	r3, [r7, #24]
 8004ec6:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc);// Get past CS AC descriptor
 8004ec8:	623b      	str	r3, [r7, #32]

      while (_audiod_fct[i].p_desc_as - p_desc > 0) {
 8004eca:	e015      	b.n	8004ef8 <audiod_verify_entity_exists+0xb4>
        // Entity IDs are always at offset 3
        if (p_desc[3] == entityID) {
 8004ecc:	6a3b      	ldr	r3, [r7, #32]
 8004ece:	3303      	adds	r3, #3
 8004ed0:	781b      	ldrb	r3, [r3, #0]
 8004ed2:	79ba      	ldrb	r2, [r7, #6]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d105      	bne.n	8004ee4 <audiod_verify_entity_exists+0xa0>
          *func_id = i;
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004ede:	701a      	strb	r2, [r3, #0]
          return true;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e021      	b.n	8004f28 <audiod_verify_entity_exists+0xe4>
 8004ee4:	6a3b      	ldr	r3, [r7, #32]
 8004ee6:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 8004ef6:	623b      	str	r3, [r7, #32]
      while (_audiod_fct[i].p_desc_as - p_desc > 0) {
 8004ef8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004efc:	490d      	ldr	r1, [pc, #52]	@ (8004f34 <audiod_verify_entity_exists+0xf0>)
 8004efe:	4613      	mov	r3, r2
 8004f00:	00db      	lsls	r3, r3, #3
 8004f02:	4413      	add	r3, r2
 8004f04:	00db      	lsls	r3, r3, #3
 8004f06:	440b      	add	r3, r1
 8004f08:	3308      	adds	r3, #8
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	6a3b      	ldr	r3, [r7, #32]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	dcdb      	bgt.n	8004ecc <audiod_verify_entity_exists+0x88>
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8004f14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f18:	3301      	adds	r3, #1
 8004f1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004f1e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d09a      	beq.n	8004e5c <audiod_verify_entity_exists+0x18>
      }
    }
  }
  return false;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	372c      	adds	r7, #44	@ 0x2c
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr
 8004f34:	200010f0 	.word	0x200010f0

08004f38 <audiod_verify_itf_exists>:

static bool audiod_verify_itf_exists(uint8_t itf, uint8_t *func_id) {
 8004f38:	b480      	push	{r7}
 8004f3a:	b089      	sub	sp, #36	@ 0x24
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	4603      	mov	r3, r0
 8004f40:	6039      	str	r1, [r7, #0]
 8004f42:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8004f44:	2300      	movs	r3, #0
 8004f46:	77fb      	strb	r3, [r7, #31]
 8004f48:	e04c      	b.n	8004fe4 <audiod_verify_itf_exists+0xac>
    if (_audiod_fct[i].p_desc != NULL) {
 8004f4a:	7ffa      	ldrb	r2, [r7, #31]
 8004f4c:	492a      	ldr	r1, [pc, #168]	@ (8004ff8 <audiod_verify_itf_exists+0xc0>)
 8004f4e:	4613      	mov	r3, r2
 8004f50:	00db      	lsls	r3, r3, #3
 8004f52:	4413      	add	r3, r2
 8004f54:	00db      	lsls	r3, r3, #3
 8004f56:	440b      	add	r3, r1
 8004f58:	3304      	adds	r3, #4
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d03e      	beq.n	8004fde <audiod_verify_itf_exists+0xa6>
      // Get pointer at beginning and end
      uint8_t const *p_desc = _audiod_fct[i].p_desc;
 8004f60:	7ffa      	ldrb	r2, [r7, #31]
 8004f62:	4925      	ldr	r1, [pc, #148]	@ (8004ff8 <audiod_verify_itf_exists+0xc0>)
 8004f64:	4613      	mov	r3, r2
 8004f66:	00db      	lsls	r3, r3, #3
 8004f68:	4413      	add	r3, r2
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	440b      	add	r3, r1
 8004f6e:	3304      	adds	r3, #4
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	61bb      	str	r3, [r7, #24]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 8004f74:	7ffa      	ldrb	r2, [r7, #31]
 8004f76:	4920      	ldr	r1, [pc, #128]	@ (8004ff8 <audiod_verify_itf_exists+0xc0>)
 8004f78:	4613      	mov	r3, r2
 8004f7a:	00db      	lsls	r3, r3, #3
 8004f7c:	4413      	add	r3, r2
 8004f7e:	00db      	lsls	r3, r3, #3
 8004f80:	440b      	add	r3, r1
 8004f82:	3304      	adds	r3, #4
 8004f84:	6819      	ldr	r1, [r3, #0]
 8004f86:	7ffa      	ldrb	r2, [r7, #31]
 8004f88:	481b      	ldr	r0, [pc, #108]	@ (8004ff8 <audiod_verify_itf_exists+0xc0>)
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	00db      	lsls	r3, r3, #3
 8004f8e:	4413      	add	r3, r2
 8004f90:	00db      	lsls	r3, r3, #3
 8004f92:	4403      	add	r3, r0
 8004f94:	330c      	adds	r3, #12
 8004f96:	881b      	ldrh	r3, [r3, #0]
 8004f98:	440b      	add	r3, r1
 8004f9a:	617b      	str	r3, [r7, #20]
      // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
      while (p_desc_end - p_desc > 0) {
 8004f9c:	e01a      	b.n	8004fd4 <audiod_verify_itf_exists+0x9c>
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	781b      	ldrb	r3, [r3, #0]
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)p_desc)->bInterfaceNumber == itf) {
 8004fa8:	2b04      	cmp	r3, #4
 8004faa:	d109      	bne.n	8004fc0 <audiod_verify_itf_exists+0x88>
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	789b      	ldrb	r3, [r3, #2]
 8004fb0:	79fa      	ldrb	r2, [r7, #7]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d104      	bne.n	8004fc0 <audiod_verify_itf_exists+0x88>
          *func_id = i;
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	7ffa      	ldrb	r2, [r7, #31]
 8004fba:	701a      	strb	r2, [r3, #0]
          return true;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	e015      	b.n	8004fec <audiod_verify_itf_exists+0xb4>
 8004fc0:	69bb      	ldr	r3, [r7, #24]
 8004fc2:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 8004fd2:	61bb      	str	r3, [r7, #24]
      while (p_desc_end - p_desc > 0) {
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	dcdf      	bgt.n	8004f9e <audiod_verify_itf_exists+0x66>
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8004fde:	7ffb      	ldrb	r3, [r7, #31]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	77fb      	strb	r3, [r7, #31]
 8004fe4:	7ffb      	ldrb	r3, [r7, #31]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0af      	beq.n	8004f4a <audiod_verify_itf_exists+0x12>
      }
    }
  }
  return false;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3724      	adds	r7, #36	@ 0x24
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	200010f0 	.word	0x200010f0

08004ffc <audiod_verify_ep_exists>:

static bool audiod_verify_ep_exists(uint8_t ep, uint8_t *func_id) {
 8004ffc:	b480      	push	{r7}
 8004ffe:	b089      	sub	sp, #36	@ 0x24
 8005000:	af00      	add	r7, sp, #0
 8005002:	4603      	mov	r3, r0
 8005004:	6039      	str	r1, [r7, #0]
 8005006:	71fb      	strb	r3, [r7, #7]
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 8005008:	2300      	movs	r3, #0
 800500a:	77fb      	strb	r3, [r7, #31]
 800500c:	e04c      	b.n	80050a8 <audiod_verify_ep_exists+0xac>
    if (_audiod_fct[i].p_desc) {
 800500e:	7ffa      	ldrb	r2, [r7, #31]
 8005010:	492a      	ldr	r1, [pc, #168]	@ (80050bc <audiod_verify_ep_exists+0xc0>)
 8005012:	4613      	mov	r3, r2
 8005014:	00db      	lsls	r3, r3, #3
 8005016:	4413      	add	r3, r2
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	440b      	add	r3, r1
 800501c:	3304      	adds	r3, #4
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d03e      	beq.n	80050a2 <audiod_verify_ep_exists+0xa6>
      // Get pointer at end
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 8005024:	7ffa      	ldrb	r2, [r7, #31]
 8005026:	4925      	ldr	r1, [pc, #148]	@ (80050bc <audiod_verify_ep_exists+0xc0>)
 8005028:	4613      	mov	r3, r2
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	4413      	add	r3, r2
 800502e:	00db      	lsls	r3, r3, #3
 8005030:	440b      	add	r3, r1
 8005032:	3304      	adds	r3, #4
 8005034:	6819      	ldr	r1, [r3, #0]
 8005036:	7ffa      	ldrb	r2, [r7, #31]
 8005038:	4820      	ldr	r0, [pc, #128]	@ (80050bc <audiod_verify_ep_exists+0xc0>)
 800503a:	4613      	mov	r3, r2
 800503c:	00db      	lsls	r3, r3, #3
 800503e:	4413      	add	r3, r2
 8005040:	00db      	lsls	r3, r3, #3
 8005042:	4403      	add	r3, r0
 8005044:	330c      	adds	r3, #12
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	440b      	add	r3, r1
 800504a:	617b      	str	r3, [r7, #20]

      // Advance past AC descriptors - EP we look for are streaming EPs
      uint8_t const *p_desc = _audiod_fct[i].p_desc_as;
 800504c:	7ffa      	ldrb	r2, [r7, #31]
 800504e:	491b      	ldr	r1, [pc, #108]	@ (80050bc <audiod_verify_ep_exists+0xc0>)
 8005050:	4613      	mov	r3, r2
 8005052:	00db      	lsls	r3, r3, #3
 8005054:	4413      	add	r3, r2
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	440b      	add	r3, r1
 800505a:	3308      	adds	r3, #8
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	61bb      	str	r3, [r7, #24]

      // Condition modified from p_desc < p_desc_end to prevent gcc>=12 strict-overflow warning
      while (p_desc_end - p_desc > 0) {
 8005060:	e01a      	b.n	8005098 <audiod_verify_ep_exists+0x9c>
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	3301      	adds	r3, #1
 800506a:	781b      	ldrb	r3, [r3, #0]
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const *) p_desc)->bEndpointAddress == ep) {
 800506c:	2b05      	cmp	r3, #5
 800506e:	d109      	bne.n	8005084 <audiod_verify_ep_exists+0x88>
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	789b      	ldrb	r3, [r3, #2]
 8005074:	79fa      	ldrb	r2, [r7, #7]
 8005076:	429a      	cmp	r2, r3
 8005078:	d104      	bne.n	8005084 <audiod_verify_ep_exists+0x88>
          *func_id = i;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	7ffa      	ldrb	r2, [r7, #31]
 800507e:	701a      	strb	r2, [r3, #0]
          return true;
 8005080:	2301      	movs	r3, #1
 8005082:	e015      	b.n	80050b0 <audiod_verify_ep_exists+0xb4>
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	461a      	mov	r2, r3
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	4413      	add	r3, r2
        }
        p_desc = tu_desc_next(p_desc);
 8005096:	61bb      	str	r3, [r7, #24]
      while (p_desc_end - p_desc > 0) {
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	69bb      	ldr	r3, [r7, #24]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	dcdf      	bgt.n	8005062 <audiod_verify_ep_exists+0x66>
  for (i = 0; i < CFG_TUD_AUDIO; i++) {
 80050a2:	7ffb      	ldrb	r3, [r7, #31]
 80050a4:	3301      	adds	r3, #1
 80050a6:	77fb      	strb	r3, [r7, #31]
 80050a8:	7ffb      	ldrb	r3, [r7, #31]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d0af      	beq.n	800500e <audiod_verify_ep_exists+0x12>
      }
    }
  }
  return false;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3724      	adds	r7, #36	@ 0x24
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	200010f0 	.word	0x200010f0

080050c0 <audiod_parse_flow_control_params>:

#if CFG_TUD_AUDIO_ENABLE_EP_IN && CFG_TUD_AUDIO_EP_IN_FLOW_CONTROL
static void audiod_parse_flow_control_params(audiod_function_t *audio, uint8_t const *p_desc) {
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b090      	sub	sp, #64	@ 0x40
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t const* desc8 = (uint8_t const*) desc;
 80050ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  return desc8 + desc8[DESC_OFFSET_LEN];
 80050d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050da:	4413      	add	r3, r2

  p_desc = tu_desc_next(p_desc);// Exclude standard AS interface descriptor of current alternate interface descriptor
 80050dc:	603b      	str	r3, [r7, #0]

  if (tud_audio_n_version(audiod_get_audio_fct_idx(audio)) == 1) {
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f9b6 	bl	8005450 <audiod_get_audio_fct_idx>
 80050e4:	4603      	mov	r3, r0
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7fe fd5a 	bl	8003ba0 <tud_audio_n_version>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d135      	bne.n	800515e <audiod_parse_flow_control_params+0x9e>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	633b      	str	r3, [r7, #48]	@ 0x30
  uint8_t const* desc8 = (uint8_t const*) desc;
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return desc8 + desc8[DESC_OFFSET_LEN];
 80050fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	461a      	mov	r2, r3
 8005100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005102:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);// Exclude Class-Specific AS Interface Descriptor(4.5.2) to get to format type descriptor
 8005104:	603b      	str	r3, [r7, #0]
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	637b      	str	r3, [r7, #52]	@ 0x34
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800510a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800510c:	3301      	adds	r3, #1
 800510e:	781b      	ldrb	r3, [r3, #0]
    if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO10_CS_AS_INTERFACE_FORMAT_TYPE) {
 8005110:	2b24      	cmp	r3, #36	@ 0x24
 8005112:	d15d      	bne.n	80051d0 <audiod_parse_flow_control_params+0x110>
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	62bb      	str	r3, [r7, #40]	@ 0x28
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
 8005118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511a:	3302      	adds	r3, #2
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	2b02      	cmp	r3, #2
 8005120:	d156      	bne.n	80051d0 <audiod_parse_flow_control_params+0x110>
      audio->format_type_tx = ((audio10_desc_type_I_format_n_t(1) const *) p_desc)->bFormatType;
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	78da      	ldrb	r2, [r3, #3]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
      if (audio->format_type_tx == AUDIO10_FORMAT_TYPE_I) {
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005132:	2b01      	cmp	r3, #1
 8005134:	d14c      	bne.n	80051d0 <audiod_parse_flow_control_params+0x110>
        audio->n_channels_tx = ((audio10_desc_type_I_format_n_t(1) const *) p_desc)->bNrChannels;
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	791a      	ldrb	r2, [r3, #4]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        audio->n_bytes_per_sample_tx = ((audio10_desc_type_I_format_n_t(1) const *) p_desc)->bSubFrameSize;
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	795a      	ldrb	r2, [r3, #5]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        // Save sample rate - needed when EP doesn't support setting sample rate
        audio->sample_rate_tx = tu_unaligned_read32(((audio10_desc_type_I_format_n_t(1) const *) p_desc)->tSamFreq) & 0x00FFFFFF;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	3308      	adds	r3, #8
 800514e:	627b      	str	r3, [r7, #36]	@ 0x24
  return *((uint32_t const *) mem);
 8005150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	621a      	str	r2, [r3, #32]
      if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO20_CS_AS_INTERFACE_FORMAT_TYPE && ((audio20_desc_type_I_format_t const *) p_desc)->bFormatType == AUDIO20_FORMAT_TYPE_I) {
        audio->n_bytes_per_sample_tx = ((audio20_desc_type_I_format_t const *) p_desc)->bSubslotSize;
      }
    }
  }
}
 800515c:	e038      	b.n	80051d0 <audiod_parse_flow_control_params+0x110>
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005162:	6a3b      	ldr	r3, [r7, #32]
 8005164:	3301      	adds	r3, #1
 8005166:	781b      	ldrb	r3, [r3, #0]
    if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO20_CS_AS_INTERFACE_AS_GENERAL) {
 8005168:	2b24      	cmp	r3, #36	@ 0x24
 800516a:	d131      	bne.n	80051d0 <audiod_parse_flow_control_params+0x110>
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	3302      	adds	r3, #2
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	2b01      	cmp	r3, #1
 8005178:	d12a      	bne.n	80051d0 <audiod_parse_flow_control_params+0x110>
      audio->n_channels_tx = ((audio20_desc_cs_as_interface_t const *) p_desc)->bNrChannels;
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	7a9a      	ldrb	r2, [r3, #10]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      audio->format_type_tx = ((audio20_desc_cs_as_interface_t const *) p_desc)->bFormatType;
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	795a      	ldrb	r2, [r3, #5]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	781b      	ldrb	r3, [r3, #0]
 800519a:	461a      	mov	r2, r3
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc);
 80051a0:	603b      	str	r3, [r7, #0]
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	3301      	adds	r3, #1
 80051aa:	781b      	ldrb	r3, [r3, #0]
      if (tu_desc_type(p_desc) == TUSB_DESC_CS_INTERFACE && tu_desc_subtype(p_desc) == AUDIO20_CS_AS_INTERFACE_FORMAT_TYPE && ((audio20_desc_type_I_format_t const *) p_desc)->bFormatType == AUDIO20_FORMAT_TYPE_I) {
 80051ac:	2b24      	cmp	r3, #36	@ 0x24
 80051ae:	d10f      	bne.n	80051d0 <audiod_parse_flow_control_params+0x110>
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	60fb      	str	r3, [r7, #12]
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	3302      	adds	r3, #2
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	2b02      	cmp	r3, #2
 80051bc:	d108      	bne.n	80051d0 <audiod_parse_flow_control_params+0x110>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	78db      	ldrb	r3, [r3, #3]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d104      	bne.n	80051d0 <audiod_parse_flow_control_params+0x110>
        audio->n_bytes_per_sample_tx = ((audio20_desc_type_I_format_t const *) p_desc)->bSubslotSize;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	791a      	ldrb	r2, [r3, #4]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
}
 80051d0:	bf00      	nop
 80051d2:	3740      	adds	r7, #64	@ 0x40
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <audiod_calc_tx_packet_sz>:

static bool audiod_calc_tx_packet_sz(audiod_function_t *audio) {
 80051d8:	b590      	push	{r4, r7, lr}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  // AUDIO20_FORMAT_TYPE_I = AUDIO10_FORMAT_TYPE_I
  TU_VERIFY(audio->format_type_tx == AUDIO20_FORMAT_TYPE_I);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d001      	beq.n	80051ee <audiod_calc_tx_packet_sz+0x16>
 80051ea:	2300      	movs	r3, #0
 80051ec:	e0a6      	b.n	800533c <audiod_calc_tx_packet_sz+0x164>
  TU_VERIFY(audio->n_channels_tx);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <audiod_calc_tx_packet_sz+0x24>
 80051f8:	2300      	movs	r3, #0
 80051fa:	e09f      	b.n	800533c <audiod_calc_tx_packet_sz+0x164>
  TU_VERIFY(audio->n_bytes_per_sample_tx);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <audiod_calc_tx_packet_sz+0x32>
 8005206:	2300      	movs	r3, #0
 8005208:	e098      	b.n	800533c <audiod_calc_tx_packet_sz+0x164>
  TU_VERIFY(audio->interval_tx);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <audiod_calc_tx_packet_sz+0x40>
 8005214:	2300      	movs	r3, #0
 8005216:	e091      	b.n	800533c <audiod_calc_tx_packet_sz+0x164>
  TU_VERIFY(audio->sample_rate_tx);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6a1b      	ldr	r3, [r3, #32]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d101      	bne.n	8005224 <audiod_calc_tx_packet_sz+0x4c>
 8005220:	2300      	movs	r3, #0
 8005222:	e08b      	b.n	800533c <audiod_calc_tx_packet_sz+0x164>

  const uint8_t interval = (tud_speed_get() == TUSB_SPEED_FULL) ? audio->interval_tx : 1 << (audio->interval_tx - 1);
 8005224:	f000 fdfe 	bl	8005e24 <tud_speed_get>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d103      	bne.n	8005236 <audiod_calc_tx_packet_sz+0x5e>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8005234:	e007      	b.n	8005246 <audiod_calc_tx_packet_sz+0x6e>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800523c:	3b01      	subs	r3, #1
 800523e:	2201      	movs	r2, #1
 8005240:	fa02 f303 	lsl.w	r3, r2, r3
 8005244:	b2db      	uxtb	r3, r3
 8005246:	75fb      	strb	r3, [r7, #23]

  const uint16_t sample_normimal = (uint16_t) (audio->sample_rate_tx * interval / ((tud_speed_get() == TUSB_SPEED_FULL) ? 1000 : 8000));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6a1b      	ldr	r3, [r3, #32]
 800524c:	7dfa      	ldrb	r2, [r7, #23]
 800524e:	fb02 f403 	mul.w	r4, r2, r3
 8005252:	f000 fde7 	bl	8005e24 <tud_speed_get>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d102      	bne.n	8005262 <audiod_calc_tx_packet_sz+0x8a>
 800525c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005260:	e001      	b.n	8005266 <audiod_calc_tx_packet_sz+0x8e>
 8005262:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8005266:	fbb4 f3f3 	udiv	r3, r4, r3
 800526a:	82bb      	strh	r3, [r7, #20]
  const uint16_t sample_reminder = (uint16_t) (audio->sample_rate_tx * interval % ((tud_speed_get() == TUSB_SPEED_FULL) ? 1000 : 8000));
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a1b      	ldr	r3, [r3, #32]
 8005270:	7dfa      	ldrb	r2, [r7, #23]
 8005272:	fb02 f403 	mul.w	r4, r2, r3
 8005276:	f000 fdd5 	bl	8005e24 <tud_speed_get>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d102      	bne.n	8005286 <audiod_calc_tx_packet_sz+0xae>
 8005280:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005284:	e001      	b.n	800528a <audiod_calc_tx_packet_sz+0xb2>
 8005286:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800528a:	fbb4 f2f3 	udiv	r2, r4, r3
 800528e:	fb02 f303 	mul.w	r3, r2, r3
 8005292:	1ae3      	subs	r3, r4, r3
 8005294:	827b      	strh	r3, [r7, #18]

  const uint16_t packet_sz_tx_min = (uint16_t) ((sample_normimal - 1) * audio->n_channels_tx * audio->n_bytes_per_sample_tx);
 8005296:	8abb      	ldrh	r3, [r7, #20]
 8005298:	3b01      	subs	r3, #1
 800529a:	b29b      	uxth	r3, r3
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 80052a2:	fb13 f302 	smulbb	r3, r3, r2
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 80052ae:	fb13 f302 	smulbb	r3, r3, r2
 80052b2:	823b      	strh	r3, [r7, #16]
  const uint16_t packet_sz_tx_norm = (uint16_t) (sample_normimal * audio->n_channels_tx * audio->n_bytes_per_sample_tx);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80052ba:	461a      	mov	r2, r3
 80052bc:	8abb      	ldrh	r3, [r7, #20]
 80052be:	fb13 f302 	smulbb	r3, r3, r2
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 80052ca:	fb13 f302 	smulbb	r3, r3, r2
 80052ce:	81fb      	strh	r3, [r7, #14]
  const uint16_t packet_sz_tx_max = (uint16_t) ((sample_normimal + 1) * audio->n_channels_tx * audio->n_bytes_per_sample_tx);
 80052d0:	8abb      	ldrh	r3, [r7, #20]
 80052d2:	3301      	adds	r3, #1
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	687a      	ldr	r2, [r7, #4]
 80052d8:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 80052dc:	fb13 f302 	smulbb	r3, r3, r2
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 80052e8:	fb13 f302 	smulbb	r3, r3, r2
 80052ec:	81bb      	strh	r3, [r7, #12]

  // Endpoint size must larger than packet size
  TU_ASSERT(packet_sz_tx_max <= audio->ep_in_sz);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	8a1b      	ldrh	r3, [r3, #16]
 80052f2:	89ba      	ldrh	r2, [r7, #12]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d90a      	bls.n	800530e <audiod_calc_tx_packet_sz+0x136>
 80052f8:	4b12      	ldr	r3, [pc, #72]	@ (8005344 <audiod_calc_tx_packet_sz+0x16c>)
 80052fa:	60bb      	str	r3, [r7, #8]
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0301 	and.w	r3, r3, #1
 8005304:	2b00      	cmp	r3, #0
 8005306:	d000      	beq.n	800530a <audiod_calc_tx_packet_sz+0x132>
 8005308:	be00      	bkpt	0x0000
 800530a:	2300      	movs	r3, #0
 800530c:	e016      	b.n	800533c <audiod_calc_tx_packet_sz+0x164>

  // Frmt20.pdf 2.3.1.1 USB Packets
  if (sample_reminder) {
 800530e:	8a7b      	ldrh	r3, [r7, #18]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d009      	beq.n	8005328 <audiod_calc_tx_packet_sz+0x150>
    // All virtual frame packets must either contain INT(nav) audio slots (small VFP) or INT(nav)+1 (large VFP) audio slots
    audio->packet_sz_tx[0] = packet_sz_tx_norm;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	89fa      	ldrh	r2, [r7, #14]
 8005318:	849a      	strh	r2, [r3, #36]	@ 0x24
    audio->packet_sz_tx[1] = packet_sz_tx_norm;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	89fa      	ldrh	r2, [r7, #14]
 800531e:	84da      	strh	r2, [r3, #38]	@ 0x26
    audio->packet_sz_tx[2] = packet_sz_tx_max;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	89ba      	ldrh	r2, [r7, #12]
 8005324:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005326:	e008      	b.n	800533a <audiod_calc_tx_packet_sz+0x162>
  } else {
    // In the case where nav = INT(nav), ni may vary between INT(nav)-1 (small VFP), INT(nav)
    // (medium VFP) and INT(nav)+1 (large VFP).
    audio->packet_sz_tx[0] = packet_sz_tx_min;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	8a3a      	ldrh	r2, [r7, #16]
 800532c:	849a      	strh	r2, [r3, #36]	@ 0x24
    audio->packet_sz_tx[1] = packet_sz_tx_norm;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	89fa      	ldrh	r2, [r7, #14]
 8005332:	84da      	strh	r2, [r3, #38]	@ 0x26
    audio->packet_sz_tx[2] = packet_sz_tx_max;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	89ba      	ldrh	r2, [r7, #12]
 8005338:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  return true;
 800533a:	2301      	movs	r3, #1
}
 800533c:	4618      	mov	r0, r3
 800533e:	371c      	adds	r7, #28
 8005340:	46bd      	mov	sp, r7
 8005342:	bd90      	pop	{r4, r7, pc}
 8005344:	e000edf0 	.word	0xe000edf0

08005348 <audiod_tx_packet_size>:

static uint16_t audiod_tx_packet_size(const uint16_t *nominal_size, uint16_t data_count, uint16_t fifo_depth, uint16_t fifo_threshold, uint16_t max_depth) {
 8005348:	b480      	push	{r7}
 800534a:	b089      	sub	sp, #36	@ 0x24
 800534c:	af00      	add	r7, sp, #0
 800534e:	60f8      	str	r0, [r7, #12]
 8005350:	4608      	mov	r0, r1
 8005352:	4611      	mov	r1, r2
 8005354:	461a      	mov	r2, r3
 8005356:	4603      	mov	r3, r0
 8005358:	817b      	strh	r3, [r7, #10]
 800535a:	460b      	mov	r3, r1
 800535c:	813b      	strh	r3, [r7, #8]
 800535e:	4613      	mov	r3, r2
 8005360:	80fb      	strh	r3, [r7, #6]
  // Flow control need a FIFO size of at least 4*Navg
  if (nominal_size[1] && nominal_size[1] <= fifo_depth * 4) {
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	3302      	adds	r3, #2
 8005366:	881b      	ldrh	r3, [r3, #0]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d05d      	beq.n	8005428 <audiod_tx_packet_size+0xe0>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	3302      	adds	r3, #2
 8005370:	881b      	ldrh	r3, [r3, #0]
 8005372:	461a      	mov	r2, r3
 8005374:	893b      	ldrh	r3, [r7, #8]
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	429a      	cmp	r2, r3
 800537a:	dc55      	bgt.n	8005428 <audiod_tx_packet_size+0xe0>
    // Use blackout to prioritize normal size packet
    static int ctrl_blackout = 0;
    uint16_t packet_size;
    uint16_t slot_size = nominal_size[2] - nominal_size[1];
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	3304      	adds	r3, #4
 8005380:	881a      	ldrh	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	3302      	adds	r3, #2
 8005386:	881b      	ldrh	r3, [r3, #0]
 8005388:	1ad3      	subs	r3, r2, r3
 800538a:	83bb      	strh	r3, [r7, #28]
    if (data_count < nominal_size[0]) {
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	881b      	ldrh	r3, [r3, #0]
 8005390:	897a      	ldrh	r2, [r7, #10]
 8005392:	429a      	cmp	r2, r3
 8005394:	d202      	bcs.n	800539c <audiod_tx_packet_size+0x54>
      // If you get here frequently, then your I2S clock deviation is too big !
      packet_size = 0;
 8005396:	2300      	movs	r3, #0
 8005398:	83fb      	strh	r3, [r7, #30]
 800539a:	e03a      	b.n	8005412 <audiod_tx_packet_size+0xca>
    } else if (data_count < (fifo_threshold - slot_size) && !ctrl_blackout) {
 800539c:	897a      	ldrh	r2, [r7, #10]
 800539e:	88f9      	ldrh	r1, [r7, #6]
 80053a0:	8bbb      	ldrh	r3, [r7, #28]
 80053a2:	1acb      	subs	r3, r1, r3
 80053a4:	429a      	cmp	r2, r3
 80053a6:	da0a      	bge.n	80053be <audiod_tx_packet_size+0x76>
 80053a8:	4b28      	ldr	r3, [pc, #160]	@ (800544c <audiod_tx_packet_size+0x104>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d106      	bne.n	80053be <audiod_tx_packet_size+0x76>
      packet_size = nominal_size[0];
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	881b      	ldrh	r3, [r3, #0]
 80053b4:	83fb      	strh	r3, [r7, #30]
      ctrl_blackout = 10;
 80053b6:	4b25      	ldr	r3, [pc, #148]	@ (800544c <audiod_tx_packet_size+0x104>)
 80053b8:	220a      	movs	r2, #10
 80053ba:	601a      	str	r2, [r3, #0]
 80053bc:	e029      	b.n	8005412 <audiod_tx_packet_size+0xca>
    } else if (data_count > (fifo_threshold + slot_size) && !ctrl_blackout) {
 80053be:	897a      	ldrh	r2, [r7, #10]
 80053c0:	88f9      	ldrh	r1, [r7, #6]
 80053c2:	8bbb      	ldrh	r3, [r7, #28]
 80053c4:	440b      	add	r3, r1
 80053c6:	429a      	cmp	r2, r3
 80053c8:	dd16      	ble.n	80053f8 <audiod_tx_packet_size+0xb0>
 80053ca:	4b20      	ldr	r3, [pc, #128]	@ (800544c <audiod_tx_packet_size+0x104>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d112      	bne.n	80053f8 <audiod_tx_packet_size+0xb0>
      packet_size = nominal_size[2];
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	3304      	adds	r3, #4
 80053d6:	881b      	ldrh	r3, [r3, #0]
 80053d8:	83fb      	strh	r3, [r7, #30]
      if (nominal_size[0] == nominal_size[1]) {
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	881a      	ldrh	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	3302      	adds	r3, #2
 80053e2:	881b      	ldrh	r3, [r3, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d103      	bne.n	80053f0 <audiod_tx_packet_size+0xa8>
        // nav > INT(nav), eg. 44.1k, 88.2k
        ctrl_blackout = 0;
 80053e8:	4b18      	ldr	r3, [pc, #96]	@ (800544c <audiod_tx_packet_size+0x104>)
 80053ea:	2200      	movs	r2, #0
 80053ec:	601a      	str	r2, [r3, #0]
      if (nominal_size[0] == nominal_size[1]) {
 80053ee:	e010      	b.n	8005412 <audiod_tx_packet_size+0xca>
      } else {
        // nav = INT(nav), eg. 48k, 96k
        ctrl_blackout = 10;
 80053f0:	4b16      	ldr	r3, [pc, #88]	@ (800544c <audiod_tx_packet_size+0x104>)
 80053f2:	220a      	movs	r2, #10
 80053f4:	601a      	str	r2, [r3, #0]
      if (nominal_size[0] == nominal_size[1]) {
 80053f6:	e00c      	b.n	8005412 <audiod_tx_packet_size+0xca>
      }
    } else {
      packet_size = nominal_size[1];
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	3302      	adds	r3, #2
 80053fc:	881b      	ldrh	r3, [r3, #0]
 80053fe:	83fb      	strh	r3, [r7, #30]
      if (ctrl_blackout) {
 8005400:	4b12      	ldr	r3, [pc, #72]	@ (800544c <audiod_tx_packet_size+0x104>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d004      	beq.n	8005412 <audiod_tx_packet_size+0xca>
        ctrl_blackout--;
 8005408:	4b10      	ldr	r3, [pc, #64]	@ (800544c <audiod_tx_packet_size+0x104>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	3b01      	subs	r3, #1
 800540e:	4a0f      	ldr	r2, [pc, #60]	@ (800544c <audiod_tx_packet_size+0x104>)
 8005410:	6013      	str	r3, [r2, #0]
 8005412:	8bfb      	ldrh	r3, [r7, #30]
 8005414:	837b      	strh	r3, [r7, #26]
 8005416:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005418:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800541a:	8b7a      	ldrh	r2, [r7, #26]
 800541c:	8b3b      	ldrh	r3, [r7, #24]
 800541e:	4293      	cmp	r3, r2
 8005420:	bf28      	it	cs
 8005422:	4613      	movcs	r3, r2
 8005424:	b29b      	uxth	r3, r3
      }
    }
    // Normally this cap is not necessary
    return tu_min16(packet_size, max_depth);
 8005426:	e00a      	b.n	800543e <audiod_tx_packet_size+0xf6>
 8005428:	897b      	ldrh	r3, [r7, #10]
 800542a:	82fb      	strh	r3, [r7, #22]
 800542c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800542e:	82bb      	strh	r3, [r7, #20]
 8005430:	8afa      	ldrh	r2, [r7, #22]
 8005432:	8abb      	ldrh	r3, [r7, #20]
 8005434:	4293      	cmp	r3, r2
 8005436:	bf28      	it	cs
 8005438:	4613      	movcs	r3, r2
 800543a:	b29b      	uxth	r3, r3
  } else {
    return tu_min16(data_count, max_depth);
 800543c:	bf00      	nop
  }
}
 800543e:	4618      	mov	r0, r3
 8005440:	3724      	adds	r7, #36	@ 0x24
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	20001138 	.word	0x20001138

08005450 <audiod_get_audio_fct_idx>:

#endif

// No security checks here - internal function only which should always succeed
static inline uint8_t audiod_get_audio_fct_idx(audiod_function_t *audio) {
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  return (uint8_t) (audio - _audiod_fct);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a06      	ldr	r2, [pc, #24]	@ (8005474 <audiod_get_audio_fct_idx+0x24>)
 800545c:	1a9b      	subs	r3, r3, r2
 800545e:	10db      	asrs	r3, r3, #3
 8005460:	4a05      	ldr	r2, [pc, #20]	@ (8005478 <audiod_get_audio_fct_idx+0x28>)
 8005462:	fb02 f303 	mul.w	r3, r2, r3
 8005466:	b2db      	uxtb	r3, r3
}
 8005468:	4618      	mov	r0, r3
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	200010f0 	.word	0x200010f0
 8005478:	38e38e39 	.word	0x38e38e39

0800547c <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, bool overwritable) {
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	4611      	mov	r1, r2
 8005488:	461a      	mov	r2, r3
 800548a:	460b      	mov	r3, r1
 800548c:	80fb      	strh	r3, [r7, #6]
 800548e:	4613      	mov	r3, r2
 8005490:	717b      	strb	r3, [r7, #5]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 8005492:	88fb      	ldrh	r3, [r7, #6]
 8005494:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005498:	d901      	bls.n	800549e <tu_fifo_config+0x22>
    return false;
 800549a:	2300      	movs	r3, #0
 800549c:	e00f      	b.n	80054be <tu_fifo_config+0x42>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	88fa      	ldrh	r2, [r7, #6]
 80054a8:	809a      	strh	r2, [r3, #4]
  f->overwritable = overwritable;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	797a      	ldrb	r2, [r7, #5]
 80054ae:	719a      	strb	r2, [r3, #6]
  f->rd_idx       = 0u;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 80054bc:	2301      	movs	r3, #1
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <tu_fifo_clear>:

// clear fifo by resetting read and write indices
void tu_fifo_clear(tu_fifo_t *f) {
 80054ca:	b480      	push	{r7}
 80054cc:	b083      	sub	sp, #12
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
}
 80054de:	bf00      	nop
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr

080054ea <tu_hwfifo_write>:
  *((volatile uint8_t *)hwfifo) = *(const uint8_t *)src;
    #endif
}

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
void tu_hwfifo_write(volatile void *hwfifo, const uint8_t *src, uint16_t len, const tu_hwfifo_access_t *access_mode) {
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b08e      	sub	sp, #56	@ 0x38
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	60f8      	str	r0, [r7, #12]
 80054f2:	60b9      	str	r1, [r7, #8]
 80054f4:	603b      	str	r3, [r7, #0]
 80054f6:	4613      	mov	r3, r2
 80054f8:	80fb      	strh	r3, [r7, #6]
  // Write full available 16/32 bit words to dest
  const uint8_t data_stride = (access_mode != NULL) ? access_mode->data_stride : CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE;
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d002      	beq.n	8005506 <tu_hwfifo_write+0x1c>
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	e000      	b.n	8005508 <tu_hwfifo_write+0x1e>
 8005506:	2304      	movs	r3, #4
 8005508:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  while (len >= data_stride) {
 800550c:	e019      	b.n	8005542 <tu_hwfifo_write+0x58>
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	633b      	str	r3, [r7, #48]	@ 0x30
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005516:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800551a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800551e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005520:	627b      	str	r3, [r7, #36]	@ 0x24
  return *((uint32_t const *) mem);
 8005522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005524:	681a      	ldr	r2, [r3, #0]
    *((volatile uint32_t *)hwfifo) = tu_unaligned_read32(src);
 8005526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005528:	601a      	str	r2, [r3, #0]
}
 800552a:	bf00      	nop
    stride_write(hwfifo, src, data_stride);
    src += data_stride;
 800552c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005530:	68ba      	ldr	r2, [r7, #8]
 8005532:	4413      	add	r3, r2
 8005534:	60bb      	str	r3, [r7, #8]
    len -= data_stride;
 8005536:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800553a:	b29b      	uxth	r3, r3
 800553c:	88fa      	ldrh	r2, [r7, #6]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	80fb      	strh	r3, [r7, #6]
  while (len >= data_stride) {
 8005542:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005546:	b29b      	uxth	r3, r3
 8005548:	88fa      	ldrh	r2, [r7, #6]
 800554a:	429a      	cmp	r2, r3
 800554c:	d2df      	bcs.n	800550e <tu_hwfifo_write+0x24>
    HWFIFO_ADDR_NEXT_N(hwfifo, , 1);
  }
      #else

  // Write odd bytes i.e 1 byte for 16 bit or 1-3 bytes for 32 bit
  if (len > 0) {
 800554e:	88fb      	ldrh	r3, [r7, #6]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d017      	beq.n	8005584 <tu_hwfifo_write+0x9a>
    uint32_t tmp = 0u;
 8005554:	2300      	movs	r3, #0
 8005556:	613b      	str	r3, [r7, #16]
    memcpy(&tmp, src, len);
 8005558:	88fa      	ldrh	r2, [r7, #6]
 800555a:	f107 0310 	add.w	r3, r7, #16
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	4618      	mov	r0, r3
 8005562:	f004 fe3b 	bl	800a1dc <memcpy>
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	623b      	str	r3, [r7, #32]
 800556a:	f107 0310 	add.w	r3, r7, #16
 800556e:	61fb      	str	r3, [r7, #28]
 8005570:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005574:	76fb      	strb	r3, [r7, #27]
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	681a      	ldr	r2, [r3, #0]
    *((volatile uint32_t *)hwfifo) = tu_unaligned_read32(src);
 800557e:	6a3b      	ldr	r3, [r7, #32]
 8005580:	601a      	str	r2, [r3, #0]
}
 8005582:	bf00      	nop
    stride_write(hwfifo, &tmp, data_stride);
    HWFIFO_ADDR_NEXT(hwfifo, );
  }
      #endif
    #endif
}
 8005584:	bf00      	nop
 8005586:	3738      	adds	r7, #56	@ 0x38
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <tu_hwfifo_read>:
    #if CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE == 1
  *(uint8_t *)dest = *((const volatile uint8_t *)hwfifo);
    #endif
}

void tu_hwfifo_read(const volatile void *hwfifo, uint8_t *dest, uint16_t len, const tu_hwfifo_access_t *access_mode) {
 800558c:	b580      	push	{r7, lr}
 800558e:	b090      	sub	sp, #64	@ 0x40
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	603b      	str	r3, [r7, #0]
 8005598:	4613      	mov	r3, r2
 800559a:	80fb      	strh	r3, [r7, #6]
  // Reading full available 16/32-bit hwfifo and write to fifo
  const uint8_t data_stride = (access_mode != NULL) ? access_mode->data_stride : CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d002      	beq.n	80055a8 <tu_hwfifo_read+0x1c>
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	e000      	b.n	80055aa <tu_hwfifo_read+0x1e>
 80055a8:	2304      	movs	r3, #4
 80055aa:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  while (len >= data_stride) {
 80055ae:	e01c      	b.n	80055ea <tu_hwfifo_read+0x5e>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80055b4:	68bb      	ldr	r3, [r7, #8]
 80055b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055b8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80055bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    tu_unaligned_write32(dest, *((const volatile uint32_t *)hwfifo));
 80055c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  *((uint32_t *) mem) = value;
 80055ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80055ce:	601a      	str	r2, [r3, #0]
}
 80055d0:	bf00      	nop
}
 80055d2:	bf00      	nop
    stride_read(hwfifo, dest, data_stride);
    dest += data_stride;
 80055d4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	4413      	add	r3, r2
 80055dc:	60bb      	str	r3, [r7, #8]
    len -= data_stride;
 80055de:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	88fa      	ldrh	r2, [r7, #6]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	80fb      	strh	r3, [r7, #6]
  while (len >= data_stride) {
 80055ea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80055ee:	b29b      	uxth	r3, r3
 80055f0:	88fa      	ldrh	r2, [r7, #6]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d2dc      	bcs.n	80055b0 <tu_hwfifo_read+0x24>
    len--;
    HWFIFO_ADDR_NEXT_N(hwfifo, const, 1);
  }
    #else
  // Read odd bytes i.e 1 byte for 16 bit or 1-3 bytes for 32 bit
  if (len > 0) {
 80055f6:	88fb      	ldrh	r3, [r7, #6]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d018      	beq.n	800562e <tu_hwfifo_read+0xa2>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005600:	f107 0310 	add.w	r3, r7, #16
 8005604:	623b      	str	r3, [r7, #32]
 8005606:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800560a:	77fb      	strb	r3, [r7, #31]
    tu_unaligned_write32(dest, *((const volatile uint32_t *)hwfifo));
 800560c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	6a3a      	ldr	r2, [r7, #32]
 8005612:	61ba      	str	r2, [r7, #24]
 8005614:	617b      	str	r3, [r7, #20]
  *((uint32_t *) mem) = value;
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	601a      	str	r2, [r3, #0]
}
 800561c:	bf00      	nop
}
 800561e:	bf00      	nop
    uint32_t tmp;
    stride_read(hwfifo, &tmp, data_stride);
    memcpy(dest, &tmp, len);
 8005620:	88fa      	ldrh	r2, [r7, #6]
 8005622:	f107 0310 	add.w	r3, r7, #16
 8005626:	4619      	mov	r1, r3
 8005628:	68b8      	ldr	r0, [r7, #8]
 800562a:	f004 fdd7 	bl	800a1dc <memcpy>
    HWFIFO_ADDR_NEXT(hwfifo, const);
  }
    #endif
    #endif
}
 800562e:	bf00      	nop
 8005630:	3740      	adds	r7, #64	@ 0x40
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <hwff_push_n>:
  #endif

// push to sw fifo from hwfifo
static void hwff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                        const tu_hwfifo_access_t *access_mode) {
 8005636:	b580      	push	{r7, lr}
 8005638:	b08e      	sub	sp, #56	@ 0x38
 800563a:	af00      	add	r7, sp, #0
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	60b9      	str	r1, [r7, #8]
 8005640:	4611      	mov	r1, r2
 8005642:	461a      	mov	r2, r3
 8005644:	460b      	mov	r3, r1
 8005646:	80fb      	strh	r3, [r7, #6]
 8005648:	4613      	mov	r3, r2
 800564a:	80bb      	strh	r3, [r7, #4]
  uint16_t lin_bytes  = f->depth - wr_ptr;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	889a      	ldrh	r2, [r3, #4]
 8005650:	88bb      	ldrh	r3, [r7, #4]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t wrap_bytes = n - lin_bytes;
 8005656:	88fa      	ldrh	r2, [r7, #6]
 8005658:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t *ff_buf     = f->buffer + wr_ptr;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	88bb      	ldrh	r3, [r7, #4]
 8005664:	4413      	add	r3, r2
 8005666:	633b      	str	r3, [r7, #48]	@ 0x30

  const volatile void *hwfifo = (const volatile void *)app_buf;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (n <= lin_bytes) {
 800566c:	88fa      	ldrh	r2, [r7, #6]
 800566e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005670:	429a      	cmp	r2, r3
 8005672:	d806      	bhi.n	8005682 <hwff_push_n+0x4c>
    // Linear only case
    tu_hwfifo_read(hwfifo, ff_buf, n, access_mode);
 8005674:	88fa      	ldrh	r2, [r7, #6]
 8005676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005678:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800567a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800567c:	f7ff ff86 	bl	800558c <tu_hwfifo_read>
    if (wrap_bytes > 0) {
      tu_hwfifo_read(hwfifo, ff_buf, wrap_bytes, access_mode);
    }
  #endif
  }
}
 8005680:	e08b      	b.n	800579a <hwff_push_n+0x164>
    const uint8_t  data_stride = access_mode->data_stride;
 8005682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005684:	781b      	ldrb	r3, [r3, #0]
 8005686:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    const uint32_t odd_mask    = data_stride - 1;
 800568a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800568e:	3b01      	subs	r3, #1
 8005690:	623b      	str	r3, [r7, #32]
    uint16_t       lin_even    = lin_bytes & ~odd_mask;
 8005692:	6a3b      	ldr	r3, [r7, #32]
 8005694:	b29b      	uxth	r3, r3
 8005696:	43db      	mvns	r3, r3
 8005698:	b29a      	uxth	r2, r3
 800569a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800569c:	4013      	ands	r3, r2
 800569e:	83fb      	strh	r3, [r7, #30]
    tu_hwfifo_read(hwfifo, ff_buf, lin_even, access_mode);
 80056a0:	8bfa      	ldrh	r2, [r7, #30]
 80056a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056a4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80056a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056a8:	f7ff ff70 	bl	800558c <tu_hwfifo_read>
    ff_buf += lin_even;
 80056ac:	8bfb      	ldrh	r3, [r7, #30]
 80056ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056b0:	4413      	add	r3, r2
 80056b2:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint8_t lin_odd = lin_bytes & odd_mask;
 80056b4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80056b6:	b2da      	uxtb	r2, r3
 80056b8:	6a3b      	ldr	r3, [r7, #32]
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	4013      	ands	r3, r2
 80056be:	777b      	strb	r3, [r7, #29]
    if (lin_odd > 0) {
 80056c0:	7f7b      	ldrb	r3, [r7, #29]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d05d      	beq.n	8005782 <hwff_push_n+0x14c>
      const uint8_t wrap_odd = (uint8_t)tu_min16(wrap_bytes, data_stride - lin_odd);
 80056c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	7f7b      	ldrb	r3, [r7, #29]
 80056ce:	b29b      	uxth	r3, r3
 80056d0:	1ad3      	subs	r3, r2, r3
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80056d6:	837b      	strh	r3, [r7, #26]
 80056d8:	4613      	mov	r3, r2
 80056da:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80056dc:	8b7a      	ldrh	r2, [r7, #26]
 80056de:	8b3b      	ldrh	r3, [r7, #24]
 80056e0:	4293      	cmp	r3, r2
 80056e2:	bf28      	it	cs
 80056e4:	4613      	movcs	r3, r2
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	773b      	strb	r3, [r7, #28]
      tu_hwfifo_read(hwfifo, buf_temp, lin_odd + wrap_odd, access_mode);
 80056ea:	7f7b      	ldrb	r3, [r7, #29]
 80056ec:	b29a      	uxth	r2, r3
 80056ee:	7f3b      	ldrb	r3, [r7, #28]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	4413      	add	r3, r2
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	f107 0114 	add.w	r1, r7, #20
 80056fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056fe:	f7ff ff45 	bl	800558c <tu_hwfifo_read>
      for (uint8_t i = 0; i < lin_odd; ++i) {
 8005702:	2300      	movs	r3, #0
 8005704:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005708:	e00f      	b.n	800572a <hwff_push_n+0xf4>
        ff_buf[i] = buf_temp[i];
 800570a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800570e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005712:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005714:	440b      	add	r3, r1
 8005716:	3238      	adds	r2, #56	@ 0x38
 8005718:	443a      	add	r2, r7
 800571a:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 800571e:	701a      	strb	r2, [r3, #0]
      for (uint8_t i = 0; i < lin_odd; ++i) {
 8005720:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005724:	3301      	adds	r3, #1
 8005726:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800572a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800572e:	7f7b      	ldrb	r3, [r7, #29]
 8005730:	429a      	cmp	r2, r3
 8005732:	d3ea      	bcc.n	800570a <hwff_push_n+0xd4>
      for (uint8_t i = 0; i < wrap_odd; ++i) {
 8005734:	2300      	movs	r3, #0
 8005736:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800573a:	e012      	b.n	8005762 <hwff_push_n+0x12c>
        f->buffer[i] = buf_temp[lin_odd + i];
 800573c:	7f7a      	ldrb	r2, [r7, #29]
 800573e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005742:	441a      	add	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6819      	ldr	r1, [r3, #0]
 8005748:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800574c:	440b      	add	r3, r1
 800574e:	3238      	adds	r2, #56	@ 0x38
 8005750:	443a      	add	r2, r7
 8005752:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8005756:	701a      	strb	r2, [r3, #0]
      for (uint8_t i = 0; i < wrap_odd; ++i) {
 8005758:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800575c:	3301      	adds	r3, #1
 800575e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8005762:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005766:	7f3b      	ldrb	r3, [r7, #28]
 8005768:	429a      	cmp	r2, r3
 800576a:	d3e7      	bcc.n	800573c <hwff_push_n+0x106>
      wrap_bytes -= wrap_odd;
 800576c:	7f3b      	ldrb	r3, [r7, #28]
 800576e:	b29b      	uxth	r3, r3
 8005770:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	86fb      	strh	r3, [r7, #54]	@ 0x36
      ff_buf = f->buffer + wrap_odd; // wrap around
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	7f3b      	ldrb	r3, [r7, #28]
 800577c:	4413      	add	r3, r2
 800577e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005780:	e002      	b.n	8005788 <hwff_push_n+0x152>
      ff_buf = f->buffer;            // wrap around to beginning
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	633b      	str	r3, [r7, #48]	@ 0x30
    if (wrap_bytes > 0) {
 8005788:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800578a:	2b00      	cmp	r3, #0
 800578c:	d005      	beq.n	800579a <hwff_push_n+0x164>
      tu_hwfifo_read(hwfifo, ff_buf, wrap_bytes, access_mode);
 800578e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005790:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005792:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005794:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005796:	f7ff fef9 	bl	800558c <tu_hwfifo_read>
}
 800579a:	bf00      	nop
 800579c:	3738      	adds	r7, #56	@ 0x38
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <hwff_pull_n>:

// pull from sw fifo to hwfifo
static void hwff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr,
                        const tu_hwfifo_access_t *access_mode) {
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b08e      	sub	sp, #56	@ 0x38
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	60f8      	str	r0, [r7, #12]
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	4611      	mov	r1, r2
 80057ae:	461a      	mov	r2, r3
 80057b0:	460b      	mov	r3, r1
 80057b2:	80fb      	strh	r3, [r7, #6]
 80057b4:	4613      	mov	r3, r2
 80057b6:	80bb      	strh	r3, [r7, #4]
  uint16_t       lin_bytes  = f->depth - rd_ptr;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	889a      	ldrh	r2, [r3, #4]
 80057bc:	88bb      	ldrh	r3, [r7, #4]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  uint16_t       wrap_bytes = n - lin_bytes; // only used if wrapped
 80057c2:	88fa      	ldrh	r2, [r7, #6]
 80057c4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	86fb      	strh	r3, [r7, #54]	@ 0x36
  const uint8_t *ff_buf     = f->buffer + rd_ptr;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	88bb      	ldrh	r3, [r7, #4]
 80057d0:	4413      	add	r3, r2
 80057d2:	633b      	str	r3, [r7, #48]	@ 0x30

  volatile void *hwfifo = (volatile void *)app_buf;
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (n <= lin_bytes) {
 80057d8:	88fa      	ldrh	r2, [r7, #6]
 80057da:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80057dc:	429a      	cmp	r2, r3
 80057de:	d806      	bhi.n	80057ee <hwff_pull_n+0x4c>
    // Linear only case
    tu_hwfifo_write(hwfifo, ff_buf, n, access_mode);
 80057e0:	88fa      	ldrh	r2, [r7, #6]
 80057e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057e4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80057e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057e8:	f7ff fe7f 	bl	80054ea <tu_hwfifo_write>
    if (wrap_bytes > 0) {
      tu_hwfifo_write(hwfifo, ff_buf, wrap_bytes, access_mode);
    }
  #endif
  }
}
 80057ec:	e08b      	b.n	8005906 <hwff_pull_n+0x164>
    const uint8_t  data_stride = access_mode->data_stride;
 80057ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057f0:	781b      	ldrb	r3, [r3, #0]
 80057f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    const uint32_t odd_mask    = data_stride - 1;
 80057f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057fa:	3b01      	subs	r3, #1
 80057fc:	623b      	str	r3, [r7, #32]
    uint16_t       lin_even    = lin_bytes & ~odd_mask;
 80057fe:	6a3b      	ldr	r3, [r7, #32]
 8005800:	b29b      	uxth	r3, r3
 8005802:	43db      	mvns	r3, r3
 8005804:	b29a      	uxth	r2, r3
 8005806:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005808:	4013      	ands	r3, r2
 800580a:	83fb      	strh	r3, [r7, #30]
    tu_hwfifo_write(hwfifo, ff_buf, lin_even, access_mode);
 800580c:	8bfa      	ldrh	r2, [r7, #30]
 800580e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005810:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005812:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005814:	f7ff fe69 	bl	80054ea <tu_hwfifo_write>
    ff_buf += lin_even;
 8005818:	8bfb      	ldrh	r3, [r7, #30]
 800581a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800581c:	4413      	add	r3, r2
 800581e:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint8_t lin_odd = lin_bytes & odd_mask;
 8005820:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005822:	b2da      	uxtb	r2, r3
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	b2db      	uxtb	r3, r3
 8005828:	4013      	ands	r3, r2
 800582a:	777b      	strb	r3, [r7, #29]
    if (lin_odd > 0) {
 800582c:	7f7b      	ldrb	r3, [r7, #29]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d05d      	beq.n	80058ee <hwff_pull_n+0x14c>
      const uint8_t wrap_odd = (uint8_t)tu_min16(wrap_bytes, data_stride - lin_odd);
 8005832:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005836:	b29a      	uxth	r2, r3
 8005838:	7f7b      	ldrb	r3, [r7, #29]
 800583a:	b29b      	uxth	r3, r3
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	b29a      	uxth	r2, r3
 8005840:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005842:	837b      	strh	r3, [r7, #26]
 8005844:	4613      	mov	r3, r2
 8005846:	833b      	strh	r3, [r7, #24]
 8005848:	8b7a      	ldrh	r2, [r7, #26]
 800584a:	8b3b      	ldrh	r3, [r7, #24]
 800584c:	4293      	cmp	r3, r2
 800584e:	bf28      	it	cs
 8005850:	4613      	movcs	r3, r2
 8005852:	b29b      	uxth	r3, r3
 8005854:	773b      	strb	r3, [r7, #28]
      for (uint8_t i = 0; i < lin_odd; ++i) {
 8005856:	2300      	movs	r3, #0
 8005858:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800585c:	e00f      	b.n	800587e <hwff_pull_n+0xdc>
        buf_temp[i] = ff_buf[i];
 800585e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005862:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005864:	441a      	add	r2, r3
 8005866:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800586a:	7812      	ldrb	r2, [r2, #0]
 800586c:	3338      	adds	r3, #56	@ 0x38
 800586e:	443b      	add	r3, r7
 8005870:	f803 2c24 	strb.w	r2, [r3, #-36]
      for (uint8_t i = 0; i < lin_odd; ++i) {
 8005874:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005878:	3301      	adds	r3, #1
 800587a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800587e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8005882:	7f7b      	ldrb	r3, [r7, #29]
 8005884:	429a      	cmp	r2, r3
 8005886:	d3ea      	bcc.n	800585e <hwff_pull_n+0xbc>
      for (uint8_t i = 0; i < wrap_odd; ++i) {
 8005888:	2300      	movs	r3, #0
 800588a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800588e:	e012      	b.n	80058b6 <hwff_pull_n+0x114>
        buf_temp[lin_odd + i] = f->buffer[i];
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005898:	441a      	add	r2, r3
 800589a:	7f79      	ldrb	r1, [r7, #29]
 800589c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058a0:	440b      	add	r3, r1
 80058a2:	7812      	ldrb	r2, [r2, #0]
 80058a4:	3338      	adds	r3, #56	@ 0x38
 80058a6:	443b      	add	r3, r7
 80058a8:	f803 2c24 	strb.w	r2, [r3, #-36]
      for (uint8_t i = 0; i < wrap_odd; ++i) {
 80058ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058b0:	3301      	adds	r3, #1
 80058b2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80058b6:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80058ba:	7f3b      	ldrb	r3, [r7, #28]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d3e7      	bcc.n	8005890 <hwff_pull_n+0xee>
      tu_hwfifo_write(hwfifo, buf_temp, lin_odd + wrap_odd, access_mode);
 80058c0:	7f7b      	ldrb	r3, [r7, #29]
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	7f3b      	ldrb	r3, [r7, #28]
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	4413      	add	r3, r2
 80058ca:	b29a      	uxth	r2, r3
 80058cc:	f107 0114 	add.w	r1, r7, #20
 80058d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058d4:	f7ff fe09 	bl	80054ea <tu_hwfifo_write>
      wrap_bytes -= wrap_odd;
 80058d8:	7f3b      	ldrb	r3, [r7, #28]
 80058da:	b29b      	uxth	r3, r3
 80058dc:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	86fb      	strh	r3, [r7, #54]	@ 0x36
      ff_buf = f->buffer + wrap_odd; // wrap around
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	7f3b      	ldrb	r3, [r7, #28]
 80058e8:	4413      	add	r3, r2
 80058ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80058ec:	e002      	b.n	80058f4 <hwff_pull_n+0x152>
      ff_buf = f->buffer;            // wrap around to beginning
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (wrap_bytes > 0) {
 80058f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d005      	beq.n	8005906 <hwff_pull_n+0x164>
      tu_hwfifo_write(hwfifo, ff_buf, wrap_bytes, access_mode);
 80058fa:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80058fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058fe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005900:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005902:	f7ff fdf2 	bl	80054ea <tu_hwfifo_write>
}
 8005906:	bf00      	nop
 8005908:	3738      	adds	r7, #56	@ 0x38
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}

0800590e <ff_push_n>:
//--------------------------------------------------------------------+
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr) {
 800590e:	b580      	push	{r7, lr}
 8005910:	b086      	sub	sp, #24
 8005912:	af00      	add	r7, sp, #0
 8005914:	60f8      	str	r0, [r7, #12]
 8005916:	60b9      	str	r1, [r7, #8]
 8005918:	4611      	mov	r1, r2
 800591a:	461a      	mov	r2, r3
 800591c:	460b      	mov	r3, r1
 800591e:	80fb      	strh	r3, [r7, #6]
 8005920:	4613      	mov	r3, r2
 8005922:	80bb      	strh	r3, [r7, #4]
  uint16_t lin_bytes  = f->depth - wr_ptr;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	889a      	ldrh	r2, [r3, #4]
 8005928:	88bb      	ldrh	r3, [r7, #4]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	82fb      	strh	r3, [r7, #22]
  uint16_t wrap_bytes = n - lin_bytes;
 800592e:	88fa      	ldrh	r2, [r7, #6]
 8005930:	8afb      	ldrh	r3, [r7, #22]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	82bb      	strh	r3, [r7, #20]
  uint8_t *ff_buf     = f->buffer + wr_ptr;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	88bb      	ldrh	r3, [r7, #4]
 800593c:	4413      	add	r3, r2
 800593e:	613b      	str	r3, [r7, #16]

  if (n <= lin_bytes) {
 8005940:	88fa      	ldrh	r2, [r7, #6]
 8005942:	8afb      	ldrh	r3, [r7, #22]
 8005944:	429a      	cmp	r2, r3
 8005946:	d806      	bhi.n	8005956 <ff_push_n+0x48>
    // Linear only case
    memcpy(ff_buf, app_buf, n);
 8005948:	88fb      	ldrh	r3, [r7, #6]
 800594a:	461a      	mov	r2, r3
 800594c:	68b9      	ldr	r1, [r7, #8]
 800594e:	6938      	ldr	r0, [r7, #16]
 8005950:	f004 fc44 	bl	800a1dc <memcpy>
  } else {
    // Wrap around case
    memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
    memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
  }
}
 8005954:	e00e      	b.n	8005974 <ff_push_n+0x66>
    memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 8005956:	8afb      	ldrh	r3, [r7, #22]
 8005958:	461a      	mov	r2, r3
 800595a:	68b9      	ldr	r1, [r7, #8]
 800595c:	6938      	ldr	r0, [r7, #16]
 800595e:	f004 fc3d 	bl	800a1dc <memcpy>
    memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6818      	ldr	r0, [r3, #0]
 8005966:	8afb      	ldrh	r3, [r7, #22]
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	4413      	add	r3, r2
 800596c:	8aba      	ldrh	r2, [r7, #20]
 800596e:	4619      	mov	r1, r3
 8005970:	f004 fc34 	bl	800a1dc <memcpy>
}
 8005974:	bf00      	nop
 8005976:	3718      	adds	r7, #24
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr) {
 800597c:	b580      	push	{r7, lr}
 800597e:	b086      	sub	sp, #24
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	4611      	mov	r1, r2
 8005988:	461a      	mov	r2, r3
 800598a:	460b      	mov	r3, r1
 800598c:	80fb      	strh	r3, [r7, #6]
 800598e:	4613      	mov	r3, r2
 8005990:	80bb      	strh	r3, [r7, #4]
  uint16_t       lin_bytes  = f->depth - rd_ptr;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	889a      	ldrh	r2, [r3, #4]
 8005996:	88bb      	ldrh	r3, [r7, #4]
 8005998:	1ad3      	subs	r3, r2, r3
 800599a:	82fb      	strh	r3, [r7, #22]
  uint16_t       wrap_bytes = n - lin_bytes; // only used if wrapped
 800599c:	88fa      	ldrh	r2, [r7, #6]
 800599e:	8afb      	ldrh	r3, [r7, #22]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	82bb      	strh	r3, [r7, #20]
  const uint8_t *ff_buf     = f->buffer + rd_ptr;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	88bb      	ldrh	r3, [r7, #4]
 80059aa:	4413      	add	r3, r2
 80059ac:	613b      	str	r3, [r7, #16]

  // single byte access
  if (n <= lin_bytes) {
 80059ae:	88fa      	ldrh	r2, [r7, #6]
 80059b0:	8afb      	ldrh	r3, [r7, #22]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d806      	bhi.n	80059c4 <ff_pull_n+0x48>
    // Linear only
    memcpy(app_buf, ff_buf, n);
 80059b6:	88fb      	ldrh	r3, [r7, #6]
 80059b8:	461a      	mov	r2, r3
 80059ba:	6939      	ldr	r1, [r7, #16]
 80059bc:	68b8      	ldr	r0, [r7, #8]
 80059be:	f004 fc0d 	bl	800a1dc <memcpy>
  } else {
    // Wrap around
    memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
    memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
  }
}
 80059c2:	e00e      	b.n	80059e2 <ff_pull_n+0x66>
    memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 80059c4:	8afb      	ldrh	r3, [r7, #22]
 80059c6:	461a      	mov	r2, r3
 80059c8:	6939      	ldr	r1, [r7, #16]
 80059ca:	68b8      	ldr	r0, [r7, #8]
 80059cc:	f004 fc06 	bl	800a1dc <memcpy>
    memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 80059d0:	8afb      	ldrh	r3, [r7, #22]
 80059d2:	68ba      	ldr	r2, [r7, #8]
 80059d4:	18d0      	adds	r0, r2, r3
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	8aba      	ldrh	r2, [r7, #20]
 80059dc:	4619      	mov	r1, r3
 80059de:	f004 fbfd 	bl	800a1dc <memcpy>
}
 80059e2:	bf00      	nop
 80059e4:	3718      	adds	r7, #24
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <advance_index>:
// Index Helper
//--------------------------------------------------------------------+

// Advance an absolute index
// "absolute" index is only in the range of [0..2*depth)
static uint16_t advance_index(uint16_t depth, uint16_t idx, uint16_t offset) {
 80059ea:	b480      	push	{r7}
 80059ec:	b085      	sub	sp, #20
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	4603      	mov	r3, r0
 80059f2:	80fb      	strh	r3, [r7, #6]
 80059f4:	460b      	mov	r3, r1
 80059f6:	80bb      	strh	r3, [r7, #4]
 80059f8:	4613      	mov	r3, r2
 80059fa:	807b      	strh	r3, [r7, #2]
  // We limit the index space of p such that a correct wrap around happens
  // Check for a wrap around or if we are in unused index space - This has to be checked first!!
  // We are exploiting the wrap around to the correct index
  uint16_t new_idx = (uint16_t)(idx + offset);
 80059fc:	88ba      	ldrh	r2, [r7, #4]
 80059fe:	887b      	ldrh	r3, [r7, #2]
 8005a00:	4413      	add	r3, r2
 8005a02:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8005a04:	88ba      	ldrh	r2, [r7, #4]
 8005a06:	89fb      	ldrh	r3, [r7, #14]
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d804      	bhi.n	8005a16 <advance_index+0x2c>
 8005a0c:	89fa      	ldrh	r2, [r7, #14]
 8005a0e:	88fb      	ldrh	r3, [r7, #6]
 8005a10:	005b      	lsls	r3, r3, #1
 8005a12:	429a      	cmp	r2, r3
 8005a14:	db08      	blt.n	8005a28 <advance_index+0x3e>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8005a16:	88fb      	ldrh	r3, [r7, #6]
 8005a18:	005b      	lsls	r3, r3, #1
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	425b      	negs	r3, r3
 8005a1e:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8005a20:	89fa      	ldrh	r2, [r7, #14]
 8005a22:	89bb      	ldrh	r3, [r7, #12]
 8005a24:	4413      	add	r3, r2
 8005a26:	81fb      	strh	r3, [r7, #14]
  }

  return new_idx;
 8005a28:	89fb      	ldrh	r3, [r7, #14]
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3714      	adds	r7, #20
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr

08005a36 <correct_read_index>:
  return idx;
}

// Works on local copies of w
// When an overwritable fifo is overflowed, rd_idx will be re-index so that it forms a full fifo
static uint16_t correct_read_index(tu_fifo_t *f, uint16_t wr_idx) {
 8005a36:	b480      	push	{r7}
 8005a38:	b085      	sub	sp, #20
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]
 8005a3e:	460b      	mov	r3, r1
 8005a40:	807b      	strh	r3, [r7, #2]
  uint16_t rd_idx;
  if (wr_idx >= f->depth) {
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	889b      	ldrh	r3, [r3, #4]
 8005a46:	887a      	ldrh	r2, [r7, #2]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d305      	bcc.n	8005a58 <correct_read_index+0x22>
    rd_idx = wr_idx - f->depth;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	889b      	ldrh	r3, [r3, #4]
 8005a50:	887a      	ldrh	r2, [r7, #2]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	81fb      	strh	r3, [r7, #14]
 8005a56:	e004      	b.n	8005a62 <correct_read_index+0x2c>
  } else {
    rd_idx = wr_idx + f->depth;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	889a      	ldrh	r2, [r3, #4]
 8005a5c:	887b      	ldrh	r3, [r7, #2]
 8005a5e:	4413      	add	r3, r2
 8005a60:	81fb      	strh	r3, [r7, #14]
  }

  f->rd_idx = rd_idx;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	89fa      	ldrh	r2, [r7, #14]
 8005a66:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8005a68:	89fb      	ldrh	r3, [r7, #14]
}
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	3714      	adds	r7, #20
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a74:	4770      	bx	lr

08005a76 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    const tu_hwfifo_access_t *access_mode) {
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b08c      	sub	sp, #48	@ 0x30
 8005a7a:	af02      	add	r7, sp, #8
 8005a7c:	60f8      	str	r0, [r7, #12]
 8005a7e:	60b9      	str	r1, [r7, #8]
 8005a80:	4611      	mov	r1, r2
 8005a82:	461a      	mov	r2, r3
 8005a84:	460b      	mov	r3, r1
 8005a86:	80fb      	strh	r3, [r7, #6]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	889b      	ldrh	r3, [r3, #4]
 8005a90:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005a92:	88bb      	ldrh	r3, [r7, #4]
 8005a94:	843b      	strh	r3, [r7, #32]
 8005a96:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005a98:	83fb      	strh	r3, [r7, #30]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005a9a:	8c3a      	ldrh	r2, [r7, #32]
 8005a9c:	8bfb      	ldrh	r3, [r7, #30]
 8005a9e:	1ad3      	subs	r3, r2, r3
 8005aa0:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	db02      	blt.n	8005aae <tu_fifo_peek_n_access_mode+0x38>
    return (uint16_t)diff;
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	e006      	b.n	8005abc <tu_fifo_peek_n_access_mode+0x46>
    return (uint16_t)(2 * depth + diff);
 8005aae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005ab0:	005b      	lsls	r3, r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	69bb      	ldr	r3, [r7, #24]
 8005ab6:	b29b      	uxth	r3, r3
 8005ab8:	4413      	add	r3, r2
 8005aba:	b29b      	uxth	r3, r3
 8005abc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 8005abe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d101      	bne.n	8005ac8 <tu_fifo_peek_n_access_mode+0x52>
    return 0; // nothing to peek
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	e038      	b.n	8005b3a <tu_fifo_peek_n_access_mode+0xc4>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	889b      	ldrh	r3, [r3, #4]
 8005acc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d909      	bls.n	8005ae6 <tu_fifo_peek_n_access_mode+0x70>
    rd_idx = correct_read_index(f, wr_idx);
 8005ad2:	88bb      	ldrh	r3, [r7, #4]
 8005ad4:	4619      	mov	r1, r3
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f7ff ffad 	bl	8005a36 <correct_read_index>
 8005adc:	4603      	mov	r3, r0
 8005ade:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	889b      	ldrh	r3, [r3, #4]
 8005ae4:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 8005ae6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005ae8:	88fb      	ldrh	r3, [r7, #6]
 8005aea:	429a      	cmp	r2, r3
 8005aec:	d201      	bcs.n	8005af2 <tu_fifo_peek_n_access_mode+0x7c>
    n = count; // limit to available count
 8005aee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005af0:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	889b      	ldrh	r3, [r3, #4]
 8005af6:	82fb      	strh	r3, [r7, #22]
 8005af8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005afa:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005afc:	e003      	b.n	8005b06 <tu_fifo_peek_n_access_mode+0x90>
    idx -= depth;
 8005afe:	8aba      	ldrh	r2, [r7, #20]
 8005b00:	8afb      	ldrh	r3, [r7, #22]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005b06:	8afa      	ldrh	r2, [r7, #22]
 8005b08:	8abb      	ldrh	r3, [r7, #20]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d9f7      	bls.n	8005afe <tu_fifo_peek_n_access_mode+0x88>
  return idx;
 8005b0e:	8abb      	ldrh	r3, [r7, #20]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8005b10:	84bb      	strh	r3, [r7, #36]	@ 0x24

#if CFG_TUSB_FIFO_HWFIFO_API
  if (access_mode != NULL) {
 8005b12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d009      	beq.n	8005b2c <tu_fifo_peek_n_access_mode+0xb6>
    hwff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 8005b18:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8005b1a:	88fa      	ldrh	r2, [r7, #6]
 8005b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b1e:	9300      	str	r3, [sp, #0]
 8005b20:	460b      	mov	r3, r1
 8005b22:	68b9      	ldr	r1, [r7, #8]
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f7ff fe3c 	bl	80057a2 <hwff_pull_n>
 8005b2a:	e005      	b.n	8005b38 <tu_fifo_peek_n_access_mode+0xc2>
  } else
#endif
  {
    (void)access_mode;
    ff_pull_n(f, p_buffer, n, rd_ptr);
 8005b2c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005b2e:	88fa      	ldrh	r2, [r7, #6]
 8005b30:	68b9      	ldr	r1, [r7, #8]
 8005b32:	68f8      	ldr	r0, [r7, #12]
 8005b34:	f7ff ff22 	bl	800597c <ff_pull_n>
  }

  return n;
 8005b38:	88fb      	ldrh	r3, [r7, #6]
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3728      	adds	r7, #40	@ 0x28
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}

08005b42 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, const tu_hwfifo_access_t *access_mode) {
 8005b42:	b580      	push	{r7, lr}
 8005b44:	b086      	sub	sp, #24
 8005b46:	af02      	add	r7, sp, #8
 8005b48:	60f8      	str	r0, [r7, #12]
 8005b4a:	60b9      	str	r1, [r7, #8]
 8005b4c:	603b      	str	r3, [r7, #0]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	80fb      	strh	r3, [r7, #6]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	891b      	ldrh	r3, [r3, #8]
 8005b56:	b298      	uxth	r0, r3
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	895b      	ldrh	r3, [r3, #10]
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	88f9      	ldrh	r1, [r7, #6]
 8005b60:	683a      	ldr	r2, [r7, #0]
 8005b62:	9201      	str	r2, [sp, #4]
 8005b64:	9300      	str	r3, [sp, #0]
 8005b66:	4603      	mov	r3, r0
 8005b68:	460a      	mov	r2, r1
 8005b6a:	68b9      	ldr	r1, [r7, #8]
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f7ff ff82 	bl	8005a76 <tu_fifo_peek_n_access_mode>
 8005b72:	4603      	mov	r3, r0
 8005b74:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	8898      	ldrh	r0, [r3, #4]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	895b      	ldrh	r3, [r3, #10]
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	88fa      	ldrh	r2, [r7, #6]
 8005b82:	4619      	mov	r1, r3
 8005b84:	f7ff ff31 	bl	80059ea <advance_index>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 8005b90:	88fb      	ldrh	r3, [r7, #6]
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n,
                                     const tu_hwfifo_access_t *access_mode) {
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b094      	sub	sp, #80	@ 0x50
 8005b9e:	af02      	add	r7, sp, #8
 8005ba0:	60f8      	str	r0, [r7, #12]
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	603b      	str	r3, [r7, #0]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	80fb      	strh	r3, [r7, #6]
  if (n == 0) {
 8005baa:	88fb      	ldrh	r3, [r7, #6]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d101      	bne.n	8005bb4 <tu_fifo_write_n_access_mode+0x1a>
    return 0;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	e0c1      	b.n	8005d38 <tu_fifo_write_n_access_mode+0x19e>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	891b      	ldrh	r3, [r3, #8]
 8005bb8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  uint16_t rd_idx = f->rd_idx;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	895b      	ldrh	r3, [r3, #10]
 8005bc0:	87fb      	strh	r3, [r7, #62]	@ 0x3e

  const uint8_t *buf8 = (const uint8_t *)data;
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	643b      	str	r3, [r7, #64]	@ 0x40

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	799b      	ldrb	r3, [r3, #6]
 8005bca:	f083 0301 	eor.w	r3, r3, #1
 8005bce:	b2db      	uxtb	r3, r3
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d036      	beq.n	8005c42 <tu_fifo_write_n_access_mode+0xa8>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	889b      	ldrh	r3, [r3, #4]
 8005bd8:	867b      	strh	r3, [r7, #50]	@ 0x32
 8005bda:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005bde:	863b      	strh	r3, [r7, #48]	@ 0x30
 8005be0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005be2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005be4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005be6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005be8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005bea:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005bec:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005bee:	853b      	strh	r3, [r7, #40]	@ 0x28
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005bf0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8005bf2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005bf4:	1ad3      	subs	r3, r2, r3
 8005bf6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (diff >= 0) {
 8005bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	db02      	blt.n	8005c04 <tu_fifo_write_n_access_mode+0x6a>
    return (uint16_t)diff;
 8005bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	e006      	b.n	8005c12 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(2 * depth + diff);
 8005c04:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	4413      	add	r3, r2
 8005c10:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8005c12:	847b      	strh	r3, [r7, #34]	@ 0x22
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8005c14:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8005c16:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d904      	bls.n	8005c26 <tu_fifo_write_n_access_mode+0x8c>
 8005c1c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8005c1e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	e000      	b.n	8005c28 <tu_fifo_write_n_access_mode+0x8e>
 8005c26:	2300      	movs	r3, #0
 8005c28:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8005c2a:	88fb      	ldrh	r3, [r7, #6]
 8005c2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8005c2e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005c30:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8005c32:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005c34:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8005c36:	4293      	cmp	r3, r2
 8005c38:	bf28      	it	cs
 8005c3a:	4613      	movcs	r3, r2
 8005c3c:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 8005c3e:	80fb      	strh	r3, [r7, #6]
 8005c40:	e046      	b.n	8005cd0 <tu_fifo_write_n_access_mode+0x136>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	889b      	ldrh	r3, [r3, #4]
 8005c46:	88fa      	ldrh	r2, [r7, #6]
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d311      	bcc.n	8005c70 <tu_fifo_write_n_access_mode+0xd6>
      // Only copy last part
      if (access_mode == NULL) {
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d107      	bne.n	8005c62 <tu_fifo_write_n_access_mode+0xc8>
        buf8 += (n - f->depth);
 8005c52:	88fb      	ldrh	r3, [r7, #6]
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	8892      	ldrh	r2, [r2, #4]
 8005c58:	1a9b      	subs	r3, r3, r2
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c5e:	4413      	add	r3, r2
 8005c60:	643b      	str	r3, [r7, #64]	@ 0x40
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	889b      	ldrh	r3, [r3, #4]
 8005c66:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8005c68:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005c6a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8005c6e:	e02f      	b.n	8005cd0 <tu_fifo_write_n_access_mode+0x136>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	889b      	ldrh	r3, [r3, #4]
 8005c74:	843b      	strh	r3, [r7, #32]
 8005c76:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005c7a:	83fb      	strh	r3, [r7, #30]
 8005c7c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005c7e:	83bb      	strh	r3, [r7, #28]
  const int32_t diff = (int32_t)wr_idx - (int32_t)rd_idx;
 8005c80:	8bfa      	ldrh	r2, [r7, #30]
 8005c82:	8bbb      	ldrh	r3, [r7, #28]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	61bb      	str	r3, [r7, #24]
  if (diff >= 0) {
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	db02      	blt.n	8005c94 <tu_fifo_write_n_access_mode+0xfa>
    return (uint16_t)diff;
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	e006      	b.n	8005ca2 <tu_fifo_write_n_access_mode+0x108>
    return (uint16_t)(2 * depth + diff);
 8005c94:	8c3b      	ldrh	r3, [r7, #32]
 8005c96:	005b      	lsls	r3, r3, #1
 8005c98:	b29a      	uxth	r2, r3
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	4413      	add	r3, r2
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
      if (overflowable_count + n >= 2 * f->depth) {
 8005ca4:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8005ca6:	88fb      	ldrh	r3, [r7, #6]
 8005ca8:	441a      	add	r2, r3
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	889b      	ldrh	r3, [r3, #4]
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	db0d      	blt.n	8005cd0 <tu_fifo_write_n_access_mode+0x136>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	8898      	ldrh	r0, [r3, #4]
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	889a      	ldrh	r2, [r3, #4]
 8005cbc:	88fb      	ldrh	r3, [r7, #6]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	b29a      	uxth	r2, r3
 8005cc2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	f7ff fe90 	bl	80059ea <advance_index>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 8005cd0:	88fb      	ldrh	r3, [r7, #6]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d02f      	beq.n	8005d36 <tu_fifo_write_n_access_mode+0x19c>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	889b      	ldrh	r3, [r3, #4]
 8005cda:	82fb      	strh	r3, [r7, #22]
 8005cdc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8005ce0:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005ce2:	e003      	b.n	8005cec <tu_fifo_write_n_access_mode+0x152>
    idx -= depth;
 8005ce4:	8aba      	ldrh	r2, [r7, #20]
 8005ce6:	8afb      	ldrh	r3, [r7, #22]
 8005ce8:	1ad3      	subs	r3, r2, r3
 8005cea:	82bb      	strh	r3, [r7, #20]
  while (idx >= depth) {
 8005cec:	8afa      	ldrh	r2, [r7, #22]
 8005cee:	8abb      	ldrh	r3, [r7, #20]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d9f7      	bls.n	8005ce4 <tu_fifo_write_n_access_mode+0x14a>
  return idx;
 8005cf4:	8abb      	ldrh	r3, [r7, #20]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8005cf6:	873b      	strh	r3, [r7, #56]	@ 0x38
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

#if CFG_TUSB_FIFO_HWFIFO_API
    if (access_mode != NULL) {
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d009      	beq.n	8005d12 <tu_fifo_write_n_access_mode+0x178>
      hwff_push_n(f, buf8, n, wr_ptr, access_mode);
 8005cfe:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8005d00:	88fa      	ldrh	r2, [r7, #6]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	9300      	str	r3, [sp, #0]
 8005d06:	460b      	mov	r3, r1
 8005d08:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d0a:	68f8      	ldr	r0, [r7, #12]
 8005d0c:	f7ff fc93 	bl	8005636 <hwff_push_n>
 8005d10:	e005      	b.n	8005d1e <tu_fifo_write_n_access_mode+0x184>
    } else
#endif
    {
      ff_push_n(f, buf8, n, wr_ptr);
 8005d12:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8005d14:	88fa      	ldrh	r2, [r7, #6]
 8005d16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d18:	68f8      	ldr	r0, [r7, #12]
 8005d1a:	f7ff fdf8 	bl	800590e <ff_push_n>
    }
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	889b      	ldrh	r3, [r3, #4]
 8005d22:	88fa      	ldrh	r2, [r7, #6]
 8005d24:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7ff fe5e 	bl	80059ea <advance_index>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	461a      	mov	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 8005d36:	88fb      	ldrh	r3, [r7, #6]
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3748      	adds	r7, #72	@ 0x48
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	4603      	mov	r3, r0
 8005d48:	6039      	str	r1, [r7, #0]
 8005d4a:	71fb      	strb	r3, [r7, #7]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 8005d70:	b480      	push	{r7}
 8005d72:	af00      	add	r7, sp, #0
  return NULL;
 8005d74:	2300      	movs	r3, #0
}
 8005d76:	4618      	mov	r0, r3
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 8005d80:	b480      	push	{r7}
 8005d82:	af00      	add	r7, sp, #0
  return NULL;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr

08005d90 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	4603      	mov	r3, r0
 8005d98:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 8005d9a:	2300      	movs	r3, #0
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	370c      	adds	r7, #12
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 8005da8:	b480      	push	{r7}
 8005daa:	af00      	add	r7, sp, #0
}
 8005dac:	bf00      	nop
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr

08005db6 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 8005db6:	b480      	push	{r7}
 8005db8:	af00      	add	r7, sp, #0
}
 8005dba:	bf00      	nop
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	4603      	mov	r3, r0
 8005dcc:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 8005dce:	bf00      	nop
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr

08005dda <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8005dda:	b480      	push	{r7}
 8005ddc:	af00      	add	r7, sp, #0
}
 8005dde:	bf00      	nop
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	4603      	mov	r3, r0
 8005df0:	603a      	str	r2, [r7, #0]
 8005df2:	71fb      	strb	r3, [r7, #7]
 8005df4:	460b      	mov	r3, r1
 8005df6:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	370c      	adds	r7, #12
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 8005e06:	b480      	push	{r7}
 8005e08:	b083      	sub	sp, #12
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	701a      	strb	r2, [r3, #0]
  return NULL;
 8005e14:	2300      	movs	r3, #0
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
	...

08005e24 <tud_speed_get>:
#endif

//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+
tusb_speed_t tud_speed_get(void) {
 8005e24:	b480      	push	{r7}
 8005e26:	af00      	add	r7, sp, #0
  return (tusb_speed_t) _usbd_dev.speed;
 8005e28:	4b03      	ldr	r3, [pc, #12]	@ (8005e38 <tud_speed_get+0x14>)
 8005e2a:	795b      	ldrb	r3, [r3, #5]
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	2000113c 	.word	0x2000113c

08005e3c <tud_inited>:

void tud_sof_cb_enable(bool en) {
  usbd_sof_enable(_usbd_rhport, SOF_CONSUMER_USER, en);
}

bool tud_inited(void) {
 8005e3c:	b480      	push	{r7}
 8005e3e:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 8005e40:	4b05      	ldr	r3, [pc, #20]	@ (8005e58 <tud_inited+0x1c>)
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	2bff      	cmp	r3, #255	@ 0xff
 8005e46:	bf14      	ite	ne
 8005e48:	2301      	movne	r3, #1
 8005e4a:	2300      	moveq	r3, #0
 8005e4c:	b2db      	uxtb	r3, r3
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr
 8005e58:	20000021 	.word	0x20000021

08005e5c <tud_rhport_init>:

bool tud_configure(uint8_t rhport, uint32_t cfg_id, const void* cfg_param) {
  return dcd_configure(rhport, cfg_id, cfg_param);
}

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b08e      	sub	sp, #56	@ 0x38
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	4603      	mov	r3, r0
 8005e64:	6039      	str	r1, [r7, #0]
 8005e66:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8005e68:	f7ff ffe8 	bl	8005e3c <tud_inited>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 8005e72:	2301      	movs	r3, #1
 8005e74:	e0b0      	b.n	8005fd8 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d10a      	bne.n	8005e92 <tud_rhport_init+0x36>
 8005e7c:	4b58      	ldr	r3, [pc, #352]	@ (8005fe0 <tud_rhport_init+0x184>)
 8005e7e:	61fb      	str	r3, [r7, #28]
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 0301 	and.w	r3, r3, #1
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d000      	beq.n	8005e8e <tud_rhport_init+0x32>
 8005e8c:	be00      	bkpt	0x0000
 8005e8e:	2300      	movs	r3, #0
 8005e90:	e0a2      	b.n	8005fd8 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 8005e92:	222f      	movs	r2, #47	@ 0x2f
 8005e94:	2100      	movs	r1, #0
 8005e96:	4853      	ldr	r0, [pc, #332]	@ (8005fe4 <tud_rhport_init+0x188>)
 8005e98:	f004 f974 	bl	800a184 <memset>
  _usbd_queued_setup = 0;
 8005e9c:	4b52      	ldr	r3, [pc, #328]	@ (8005fe8 <tud_rhport_init+0x18c>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	701a      	strb	r2, [r3, #0]
 8005ea2:	4b52      	ldr	r3, [pc, #328]	@ (8005fec <tud_rhport_init+0x190>)
 8005ea4:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 8005ea6:	bf00      	nop
 8005ea8:	4b51      	ldr	r3, [pc, #324]	@ (8005ff0 <tud_rhport_init+0x194>)
 8005eaa:	61bb      	str	r3, [r7, #24]
  osal_queue_def_t _name = {.interrupt_set = _int_set,                                                 \
                            .item_size     = sizeof(_type),                                            \
                            .ff            = TU_FIFO_INIT(_name##_buf, _depth * sizeof(_type), false)}

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  tu_fifo_clear(&qdef->ff);
 8005eac:	69bb      	ldr	r3, [r7, #24]
 8005eae:	3308      	adds	r3, #8
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7ff fb0a 	bl	80054ca <tu_fifo_clear>
  return (osal_queue_t) qdef;
 8005eb6:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8005eb8:	4a4e      	ldr	r2, [pc, #312]	@ (8005ff4 <tud_rhport_init+0x198>)
 8005eba:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8005ebc:	4b4d      	ldr	r3, [pc, #308]	@ (8005ff4 <tud_rhport_init+0x198>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d10a      	bne.n	8005eda <tud_rhport_init+0x7e>
 8005ec4:	4b46      	ldr	r3, [pc, #280]	@ (8005fe0 <tud_rhport_init+0x184>)
 8005ec6:	623b      	str	r3, [r7, #32]
 8005ec8:	6a3b      	ldr	r3, [r7, #32]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0301 	and.w	r3, r3, #1
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d000      	beq.n	8005ed6 <tud_rhport_init+0x7a>
 8005ed4:	be00      	bkpt	0x0000
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	e07e      	b.n	8005fd8 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8005eda:	4847      	ldr	r0, [pc, #284]	@ (8005ff8 <tud_rhport_init+0x19c>)
 8005edc:	f7ff ff93 	bl	8005e06 <usbd_app_driver_get_cb>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	4a46      	ldr	r2, [pc, #280]	@ (8005ffc <tud_rhport_init+0x1a0>)
 8005ee4:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 8005ee6:	4b44      	ldr	r3, [pc, #272]	@ (8005ff8 <tud_rhport_init+0x19c>)
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	2bff      	cmp	r3, #255	@ 0xff
 8005eec:	d10a      	bne.n	8005f04 <tud_rhport_init+0xa8>
 8005eee:	4b3c      	ldr	r3, [pc, #240]	@ (8005fe0 <tud_rhport_init+0x184>)
 8005ef0:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d000      	beq.n	8005f00 <tud_rhport_init+0xa4>
 8005efe:	be00      	bkpt	0x0000
 8005f00:	2300      	movs	r3, #0
 8005f02:	e069      	b.n	8005fd8 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005f04:	2300      	movs	r3, #0
 8005f06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005f0a:	e03f      	b.n	8005f8c <tud_rhport_init+0x130>
 8005f0c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005f10:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 8005f12:	2300      	movs	r3, #0
 8005f14:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8005f16:	4b38      	ldr	r3, [pc, #224]	@ (8005ff8 <tud_rhport_init+0x19c>)
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	7cfa      	ldrb	r2, [r7, #19]
 8005f1c:	429a      	cmp	r2, r3
 8005f1e:	d209      	bcs.n	8005f34 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 8005f20:	4b36      	ldr	r3, [pc, #216]	@ (8005ffc <tud_rhport_init+0x1a0>)
 8005f22:	6819      	ldr	r1, [r3, #0]
 8005f24:	7cfa      	ldrb	r2, [r7, #19]
 8005f26:	4613      	mov	r3, r2
 8005f28:	00db      	lsls	r3, r3, #3
 8005f2a:	4413      	add	r3, r2
 8005f2c:	009b      	lsls	r3, r3, #2
 8005f2e:	440b      	add	r3, r1
 8005f30:	60fb      	str	r3, [r7, #12]
 8005f32:	e00f      	b.n	8005f54 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 8005f34:	4b30      	ldr	r3, [pc, #192]	@ (8005ff8 <tud_rhport_init+0x19c>)
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	7cfa      	ldrb	r2, [r7, #19]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8005f3e:	7cfb      	ldrb	r3, [r7, #19]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d107      	bne.n	8005f54 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 8005f44:	7cfa      	ldrb	r2, [r7, #19]
 8005f46:	4613      	mov	r3, r2
 8005f48:	00db      	lsls	r3, r3, #3
 8005f4a:	4413      	add	r3, r2
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8006000 <tud_rhport_init+0x1a4>)
 8005f50:	4413      	add	r3, r2
 8005f52:	60fb      	str	r3, [r7, #12]
  return driver;
 8005f54:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8005f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8005f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d003      	beq.n	8005f66 <tud_rhport_init+0x10a>
 8005f5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10a      	bne.n	8005f7c <tud_rhport_init+0x120>
 8005f66:	4b1e      	ldr	r3, [pc, #120]	@ (8005fe0 <tud_rhport_init+0x184>)
 8005f68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0301 	and.w	r3, r3, #1
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d000      	beq.n	8005f78 <tud_rhport_init+0x11c>
 8005f76:	be00      	bkpt	0x0000
 8005f78:	2300      	movs	r3, #0
 8005f7a:	e02d      	b.n	8005fd8 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8005f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8005f82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005f86:	3301      	adds	r3, #1
 8005f88:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8005f8c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ff8 <tud_rhport_init+0x19c>)
 8005f8e:	781b      	ldrb	r3, [r3, #0]
 8005f90:	3301      	adds	r3, #1
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d3b7      	bcc.n	8005f0c <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 8005f9c:	4a19      	ldr	r2, [pc, #100]	@ (8006004 <tud_rhport_init+0x1a8>)
 8005f9e:	79fb      	ldrb	r3, [r7, #7]
 8005fa0:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 8005fa2:	79fb      	ldrb	r3, [r7, #7]
 8005fa4:	6839      	ldr	r1, [r7, #0]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f002 fb60 	bl	800866c <dcd_init>
 8005fac:	4603      	mov	r3, r0
 8005fae:	f083 0301 	eor.w	r3, r3, #1
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <tud_rhport_init+0x172>
 8005fb8:	4b09      	ldr	r3, [pc, #36]	@ (8005fe0 <tud_rhport_init+0x184>)
 8005fba:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d000      	beq.n	8005fca <tud_rhport_init+0x16e>
 8005fc8:	be00      	bkpt	0x0000
 8005fca:	2300      	movs	r3, #0
 8005fcc:	e004      	b.n	8005fd8 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 8005fce:	79fb      	ldrb	r3, [r7, #7]
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f002 fbe5 	bl	80087a0 <dcd_int_enable>

  return true;
 8005fd6:	2301      	movs	r3, #1
}
 8005fd8:	4618      	mov	r0, r3
 8005fda:	3738      	adds	r7, #56	@ 0x38
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bd80      	pop	{r7, pc}
 8005fe0:	e000edf0 	.word	0xe000edf0
 8005fe4:	2000113c 	.word	0x2000113c
 8005fe8:	2000116b 	.word	0x2000116b
 8005fec:	20000024 	.word	0x20000024
 8005ff0:	2000002c 	.word	0x2000002c
 8005ff4:	20001234 	.word	0x20001234
 8005ff8:	20001170 	.word	0x20001170
 8005ffc:	2000116c 	.word	0x2000116c
 8006000:	0800a354 	.word	0x0800a354
 8006004:	20000021 	.word	0x20000021

08006008 <configuration_reset>:
  }

  return true;
}

static void configuration_reset(uint8_t rhport) {
 8006008:	b580      	push	{r7, lr}
 800600a:	b088      	sub	sp, #32
 800600c:	af00      	add	r7, sp, #0
 800600e:	4603      	mov	r3, r0
 8006010:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006012:	2300      	movs	r3, #0
 8006014:	77fb      	strb	r3, [r7, #31]
 8006016:	e039      	b.n	800608c <configuration_reset+0x84>
 8006018:	7ffb      	ldrb	r3, [r7, #31]
 800601a:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800601c:	2300      	movs	r3, #0
 800601e:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 8006020:	4b28      	ldr	r3, [pc, #160]	@ (80060c4 <configuration_reset+0xbc>)
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	7cfa      	ldrb	r2, [r7, #19]
 8006026:	429a      	cmp	r2, r3
 8006028:	d209      	bcs.n	800603e <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800602a:	4b27      	ldr	r3, [pc, #156]	@ (80060c8 <configuration_reset+0xc0>)
 800602c:	6819      	ldr	r1, [r3, #0]
 800602e:	7cfa      	ldrb	r2, [r7, #19]
 8006030:	4613      	mov	r3, r2
 8006032:	00db      	lsls	r3, r3, #3
 8006034:	4413      	add	r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	440b      	add	r3, r1
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	e00f      	b.n	800605e <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800603e:	4b21      	ldr	r3, [pc, #132]	@ (80060c4 <configuration_reset+0xbc>)
 8006040:	781b      	ldrb	r3, [r3, #0]
 8006042:	7cfa      	ldrb	r2, [r7, #19]
 8006044:	1ad3      	subs	r3, r2, r3
 8006046:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006048:	7cfb      	ldrb	r3, [r7, #19]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d107      	bne.n	800605e <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800604e:	7cfa      	ldrb	r2, [r7, #19]
 8006050:	4613      	mov	r3, r2
 8006052:	00db      	lsls	r3, r3, #3
 8006054:	4413      	add	r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	4a1c      	ldr	r2, [pc, #112]	@ (80060cc <configuration_reset+0xc4>)
 800605a:	4413      	add	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]
  return driver;
 800605e:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8006060:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d109      	bne.n	800607c <configuration_reset+0x74>
 8006068:	4b19      	ldr	r3, [pc, #100]	@ (80060d0 <configuration_reset+0xc8>)
 800606a:	617b      	str	r3, [r7, #20]
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	2b00      	cmp	r3, #0
 8006076:	d020      	beq.n	80060ba <configuration_reset+0xb2>
 8006078:	be00      	bkpt	0x0000
 800607a:	e01e      	b.n	80060ba <configuration_reset+0xb2>
    driver->reset(rhport);
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	79fa      	ldrb	r2, [r7, #7]
 8006082:	4610      	mov	r0, r2
 8006084:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006086:	7ffb      	ldrb	r3, [r7, #31]
 8006088:	3301      	adds	r3, #1
 800608a:	77fb      	strb	r3, [r7, #31]
 800608c:	4b0d      	ldr	r3, [pc, #52]	@ (80060c4 <configuration_reset+0xbc>)
 800608e:	781b      	ldrb	r3, [r3, #0]
 8006090:	3301      	adds	r3, #1
 8006092:	b2db      	uxtb	r3, r3
 8006094:	7ffa      	ldrb	r2, [r7, #31]
 8006096:	429a      	cmp	r2, r3
 8006098:	d3be      	bcc.n	8006018 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800609a:	222f      	movs	r2, #47	@ 0x2f
 800609c:	2100      	movs	r1, #0
 800609e:	480d      	ldr	r0, [pc, #52]	@ (80060d4 <configuration_reset+0xcc>)
 80060a0:	f004 f870 	bl	800a184 <memset>
  (void)memset(_usbd_dev.itf2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 80060a4:	2210      	movs	r2, #16
 80060a6:	21ff      	movs	r1, #255	@ 0xff
 80060a8:	480b      	ldr	r0, [pc, #44]	@ (80060d8 <configuration_reset+0xd0>)
 80060aa:	f004 f86b 	bl	800a184 <memset>
  (void)memset(_usbd_dev.ep2drv, TUSB_INDEX_INVALID_8, sizeof(_usbd_dev.ep2drv));   // invalid mapping
 80060ae:	220c      	movs	r2, #12
 80060b0:	21ff      	movs	r1, #255	@ 0xff
 80060b2:	480a      	ldr	r0, [pc, #40]	@ (80060dc <configuration_reset+0xd4>)
 80060b4:	f004 f866 	bl	800a184 <memset>
 80060b8:	e000      	b.n	80060bc <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 80060ba:	bf00      	nop
}
 80060bc:	3720      	adds	r7, #32
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}
 80060c2:	bf00      	nop
 80060c4:	20001170 	.word	0x20001170
 80060c8:	2000116c 	.word	0x2000116c
 80060cc:	0800a354 	.word	0x0800a354
 80060d0:	e000edf0 	.word	0xe000edf0
 80060d4:	2000113c 	.word	0x2000113c
 80060d8:	20001143 	.word	0x20001143
 80060dc:	20001153 	.word	0x20001153

080060e0 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b082      	sub	sp, #8
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 80060ea:	79fb      	ldrb	r3, [r7, #7]
 80060ec:	4618      	mov	r0, r3
 80060ee:	f7ff ff8b 	bl	8006008 <configuration_reset>
  usbd_control_reset();
 80060f2:	f001 fdaf 	bl	8007c54 <usbd_control_reset>
}
 80060f6:	bf00      	nop
 80060f8:	3708      	adds	r7, #8
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
	...

08006100 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 8006100:	b590      	push	{r4, r7, lr}
 8006102:	b097      	sub	sp, #92	@ 0x5c
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	460b      	mov	r3, r1
 800610a:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 800610c:	f7ff fe96 	bl	8005e3c <tud_inited>
 8006110:	4603      	mov	r3, r0
 8006112:	f083 0301 	eor.w	r3, r3, #1
 8006116:	b2db      	uxtb	r3, r3
 8006118:	2b00      	cmp	r3, #0
 800611a:	f040 81a2 	bne.w	8006462 <tud_task_ext+0x362>
    return;
  }

  // Loop until there are no more events in the queue or CFG_TUD_TASK_EVENTS_PER_RUN is reached
  for (unsigned epr = 0;; epr++) {
 800611e:	2300      	movs	r3, #0
 8006120:	657b      	str	r3, [r7, #84]	@ 0x54
#if CFG_TUD_TASK_EVENTS_PER_RUN > 0
    if (epr >= CFG_TUD_TASK_EVENTS_PER_RUN) {
 8006122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006124:	2b0f      	cmp	r3, #15
 8006126:	f200 819e 	bhi.w	8006466 <tud_task_ext+0x366>
      TU_LOG_USBD("USBD event limit (" TU_XSTRING(CFG_TUD_TASK_EVENTS_PER_RUN) ") reached\r\n");
      break;
    }
#endif
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 800612a:	4bad      	ldr	r3, [pc, #692]	@ (80063e0 <tud_task_ext+0x2e0>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006130:	f107 030c 	add.w	r3, r7, #12
 8006134:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	637b      	str	r3, [r7, #52]	@ 0x34
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800613a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2000      	movs	r0, #0
 8006140:	4798      	blx	r3
  const bool success = tu_fifo_read_n(&qhdl->ff, data, qhdl->item_size);
 8006142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006144:	3308      	adds	r3, #8
 8006146:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006148:	8892      	ldrh	r2, [r2, #4]
 800614a:	633b      	str	r3, [r7, #48]	@ 0x30
 800614c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800614e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006150:	4613      	mov	r3, r2
 8006152:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_read_n_access_mode(f, buffer, n, NULL);
 8006154:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006156:	2300      	movs	r3, #0
 8006158:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800615a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800615c:	f7ff fcf1 	bl	8005b42 <tu_fifo_read_n_access_mode>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	bf14      	ite	ne
 8006166:	2301      	movne	r3, #1
 8006168:	2300      	moveq	r3, #0
 800616a:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  qhdl->interrupt_set(true);
 800616e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2001      	movs	r0, #1
 8006174:	4798      	blx	r3

  return success;
 8006176:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800617a:	f083 0301 	eor.w	r3, r3, #1
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b00      	cmp	r3, #0
 8006182:	f040 8172 	bne.w	800646a <tud_task_ext+0x36a>
      TU_LOG_USBD("\r\n"); // extra line for setup
    }
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8006186:	7b7b      	ldrb	r3, [r7, #13]
 8006188:	3b01      	subs	r3, #1
 800618a:	2b07      	cmp	r3, #7
 800618c:	f200 814e 	bhi.w	800642c <tud_task_ext+0x32c>
 8006190:	a201      	add	r2, pc, #4	@ (adr r2, 8006198 <tud_task_ext+0x98>)
 8006192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006196:	bf00      	nop
 8006198:	080061b9 	.word	0x080061b9
 800619c:	080061c9 	.word	0x080061c9
 80061a0:	080063fd 	.word	0x080063fd
 80061a4:	08006399 	.word	0x08006399
 80061a8:	080063bf 	.word	0x080063bf
 80061ac:	080061d7 	.word	0x080061d7
 80061b0:	08006283 	.word	0x08006283
 80061b4:	080063cf 	.word	0x080063cf
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 80061b8:	7b3b      	ldrb	r3, [r7, #12]
 80061ba:	4618      	mov	r0, r3
 80061bc:	f7ff ff90 	bl	80060e0 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 80061c0:	7c3a      	ldrb	r2, [r7, #16]
 80061c2:	4b88      	ldr	r3, [pc, #544]	@ (80063e4 <tud_task_ext+0x2e4>)
 80061c4:	715a      	strb	r2, [r3, #5]
        break;
 80061c6:	e148      	b.n	800645a <tud_task_ext+0x35a>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 80061c8:	7b3b      	ldrb	r3, [r7, #12]
 80061ca:	4618      	mov	r0, r3
 80061cc:	f7ff ff88 	bl	80060e0 <usbd_reset>
        tud_umount_cb();
 80061d0:	f7ff fdf1 	bl	8005db6 <tud_umount_cb>
        break;
 80061d4:	e141      	b.n	800645a <tud_task_ext+0x35a>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 80061d6:	4b84      	ldr	r3, [pc, #528]	@ (80063e8 <tud_task_ext+0x2e8>)
 80061d8:	781b      	ldrb	r3, [r3, #0]
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d10a      	bne.n	80061f6 <tud_task_ext+0xf6>
 80061e0:	4b82      	ldr	r3, [pc, #520]	@ (80063ec <tud_task_ext+0x2ec>)
 80061e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80061e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f003 0301 	and.w	r3, r3, #1
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f000 813e 	beq.w	800646e <tud_task_ext+0x36e>
 80061f2:	be00      	bkpt	0x0000
 80061f4:	e13b      	b.n	800646e <tud_task_ext+0x36e>
        _usbd_queued_setup--;
 80061f6:	4b7c      	ldr	r3, [pc, #496]	@ (80063e8 <tud_task_ext+0x2e8>)
 80061f8:	781b      	ldrb	r3, [r3, #0]
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	3b01      	subs	r3, #1
 80061fe:	b2da      	uxtb	r2, r3
 8006200:	4b79      	ldr	r3, [pc, #484]	@ (80063e8 <tud_task_ext+0x2e8>)
 8006202:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8006204:	4b78      	ldr	r3, [pc, #480]	@ (80063e8 <tud_task_ext+0x2e8>)
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	b2db      	uxtb	r3, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	f040 8118 	bne.w	8006440 <tud_task_ext+0x340>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8006210:	4b74      	ldr	r3, [pc, #464]	@ (80063e4 <tud_task_ext+0x2e4>)
 8006212:	2201      	movs	r2, #1
 8006214:	701a      	strb	r2, [r3, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 8006216:	4a73      	ldr	r2, [pc, #460]	@ (80063e4 <tud_task_ext+0x2e4>)
 8006218:	f892 3023 	ldrb.w	r3, [r2, #35]	@ 0x23
 800621c:	f023 0301 	bic.w	r3, r3, #1
 8006220:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 8006224:	4a6f      	ldr	r2, [pc, #444]	@ (80063e4 <tud_task_ext+0x2e4>)
 8006226:	f892 3023 	ldrb.w	r3, [r2, #35]	@ 0x23
 800622a:	f023 0304 	bic.w	r3, r3, #4
 800622e:	f882 3023 	strb.w	r3, [r2, #35]	@ 0x23
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 8006232:	4a6c      	ldr	r2, [pc, #432]	@ (80063e4 <tud_task_ext+0x2e4>)
 8006234:	f892 3024 	ldrb.w	r3, [r2, #36]	@ 0x24
 8006238:	f023 0301 	bic.w	r3, r3, #1
 800623c:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 8006240:	4a68      	ldr	r2, [pc, #416]	@ (80063e4 <tud_task_ext+0x2e4>)
 8006242:	f892 3024 	ldrb.w	r3, [r2, #36]	@ 0x24
 8006246:	f023 0304 	bic.w	r3, r3, #4
 800624a:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800624e:	7b3a      	ldrb	r2, [r7, #12]
 8006250:	f107 030c 	add.w	r3, r7, #12
 8006254:	3304      	adds	r3, #4
 8006256:	4619      	mov	r1, r3
 8006258:	4610      	mov	r0, r2
 800625a:	f000 f92b 	bl	80064b4 <process_control_request>
 800625e:	4603      	mov	r3, r0
 8006260:	f083 0301 	eor.w	r3, r3, #1
 8006264:	b2db      	uxtb	r3, r3
 8006266:	2b00      	cmp	r3, #0
 8006268:	f000 80ec 	beq.w	8006444 <tud_task_ext+0x344>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800626c:	7b3b      	ldrb	r3, [r7, #12]
 800626e:	2100      	movs	r1, #0
 8006270:	4618      	mov	r0, r3
 8006272:	f002 fd51 	bl	8008d18 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 8006276:	7b3b      	ldrb	r3, [r7, #12]
 8006278:	2180      	movs	r1, #128	@ 0x80
 800627a:	4618      	mov	r0, r3
 800627c:	f002 fd4c 	bl	8008d18 <dcd_edpt_stall>
        }
        break;
 8006280:	e0e0      	b.n	8006444 <tud_task_ext+0x344>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8006282:	7c3b      	ldrb	r3, [r7, #16]
 8006284:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8006288:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800628c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8006290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006294:	f003 030f 	and.w	r3, r3, #15
 8006298:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800629a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800629e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80062a2:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80062a6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80062aa:	09db      	lsrs	r3, r3, #7
 80062ac:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 80062ae:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 80062b2:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80062b6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80062ba:	494a      	ldr	r1, [pc, #296]	@ (80063e4 <tud_task_ext+0x2e4>)
 80062bc:	0052      	lsls	r2, r2, #1
 80062be:	440a      	add	r2, r1
 80062c0:	4413      	add	r3, r2
 80062c2:	f103 0220 	add.w	r2, r3, #32
 80062c6:	78d3      	ldrb	r3, [r2, #3]
 80062c8:	f023 0301 	bic.w	r3, r3, #1
 80062cc:	70d3      	strb	r3, [r2, #3]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 80062ce:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80062d2:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 80062d6:	4943      	ldr	r1, [pc, #268]	@ (80063e4 <tud_task_ext+0x2e4>)
 80062d8:	0052      	lsls	r2, r2, #1
 80062da:	440a      	add	r2, r1
 80062dc:	4413      	add	r3, r2
 80062de:	f103 0220 	add.w	r2, r3, #32
 80062e2:	78d3      	ldrb	r3, [r2, #3]
 80062e4:	f023 0304 	bic.w	r3, r3, #4
 80062e8:	70d3      	strb	r3, [r2, #3]

        if (0 == epnum) {
 80062ea:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d107      	bne.n	8006302 <tud_task_ext+0x202>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 80062f2:	7b38      	ldrb	r0, [r7, #12]
 80062f4:	7c7a      	ldrb	r2, [r7, #17]
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 80062fc:	f001 fce0 	bl	8007cc0 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8006300:	e0ab      	b.n	800645a <tud_task_ext+0x35a>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8006302:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8006306:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800630a:	4936      	ldr	r1, [pc, #216]	@ (80063e4 <tud_task_ext+0x2e4>)
 800630c:	0052      	lsls	r2, r2, #1
 800630e:	440a      	add	r2, r1
 8006310:	4413      	add	r3, r2
 8006312:	3317      	adds	r3, #23
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  usbd_class_driver_t const *driver = NULL;
 800631a:	2300      	movs	r3, #0
 800631c:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800631e:	4b34      	ldr	r3, [pc, #208]	@ (80063f0 <tud_task_ext+0x2f0>)
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006326:	429a      	cmp	r2, r3
 8006328:	d20a      	bcs.n	8006340 <tud_task_ext+0x240>
    driver = &_app_driver[drvid];
 800632a:	4b32      	ldr	r3, [pc, #200]	@ (80063f4 <tud_task_ext+0x2f4>)
 800632c:	6819      	ldr	r1, [r3, #0]
 800632e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006332:	4613      	mov	r3, r2
 8006334:	00db      	lsls	r3, r3, #3
 8006336:	4413      	add	r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	440b      	add	r3, r1
 800633c:	623b      	str	r3, [r7, #32]
 800633e:	e013      	b.n	8006368 <tud_task_ext+0x268>
    drvid -= _app_driver_count;
 8006340:	4b2b      	ldr	r3, [pc, #172]	@ (80063f0 <tud_task_ext+0x2f0>)
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800634e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006352:	2b00      	cmp	r3, #0
 8006354:	d108      	bne.n	8006368 <tud_task_ext+0x268>
      driver = &_usbd_driver[drvid];
 8006356:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800635a:	4613      	mov	r3, r2
 800635c:	00db      	lsls	r3, r3, #3
 800635e:	4413      	add	r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	4a25      	ldr	r2, [pc, #148]	@ (80063f8 <tud_task_ext+0x2f8>)
 8006364:	4413      	add	r3, r2
 8006366:	623b      	str	r3, [r7, #32]
  return driver;
 8006368:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800636a:	64fb      	str	r3, [r7, #76]	@ 0x4c
          TU_ASSERT(driver,);
 800636c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800636e:	2b00      	cmp	r3, #0
 8006370:	d109      	bne.n	8006386 <tud_task_ext+0x286>
 8006372:	4b1e      	ldr	r3, [pc, #120]	@ (80063ec <tud_task_ext+0x2ec>)
 8006374:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0301 	and.w	r3, r3, #1
 800637e:	2b00      	cmp	r3, #0
 8006380:	d077      	beq.n	8006472 <tud_task_ext+0x372>
 8006382:	be00      	bkpt	0x0000
 8006384:	e075      	b.n	8006472 <tud_task_ext+0x372>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8006386:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006388:	699c      	ldr	r4, [r3, #24]
 800638a:	7b38      	ldrb	r0, [r7, #12]
 800638c:	7c7a      	ldrb	r2, [r7, #17]
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 8006394:	47a0      	blx	r4
        break;
 8006396:	e060      	b.n	800645a <tud_task_ext+0x35a>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 8006398:	4b12      	ldr	r3, [pc, #72]	@ (80063e4 <tud_task_ext+0x2e4>)
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d052      	beq.n	8006448 <tud_task_ext+0x348>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 80063a2:	4b10      	ldr	r3, [pc, #64]	@ (80063e4 <tud_task_ext+0x2e4>)
 80063a4:	78db      	ldrb	r3, [r3, #3]
 80063a6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	bf14      	ite	ne
 80063b0:	2301      	movne	r3, #1
 80063b2:	2300      	moveq	r3, #0
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	4618      	mov	r0, r3
 80063b8:	f7ff fd04 	bl	8005dc4 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 80063bc:	e044      	b.n	8006448 <tud_task_ext+0x348>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 80063be:	4b09      	ldr	r3, [pc, #36]	@ (80063e4 <tud_task_ext+0x2e4>)
 80063c0:	781b      	ldrb	r3, [r3, #0]
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d041      	beq.n	800644c <tud_task_ext+0x34c>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 80063c8:	f7ff fd07 	bl	8005dda <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 80063cc:	e03e      	b.n	800644c <tud_task_ext+0x34c>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d03d      	beq.n	8006450 <tud_task_ext+0x350>
          event.func_call.func(event.func_call.param);
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	4610      	mov	r0, r2
 80063da:	4798      	blx	r3
        }
        break;
 80063dc:	e038      	b.n	8006450 <tud_task_ext+0x350>
 80063de:	bf00      	nop
 80063e0:	20001234 	.word	0x20001234
 80063e4:	2000113c 	.word	0x2000113c
 80063e8:	2000116b 	.word	0x2000116b
 80063ec:	e000edf0 	.word	0xe000edf0
 80063f0:	20001170 	.word	0x20001170
 80063f4:	2000116c 	.word	0x2000116c
 80063f8:	0800a354 	.word	0x0800a354

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 80063fc:	4b1f      	ldr	r3, [pc, #124]	@ (800647c <tud_task_ext+0x37c>)
 80063fe:	799b      	ldrb	r3, [r3, #6]
 8006400:	b2db      	uxtb	r3, r3
 8006402:	61fb      	str	r3, [r7, #28]
 8006404:	2300      	movs	r3, #0
 8006406:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006408:	7efb      	ldrb	r3, [r7, #27]
 800640a:	69fa      	ldr	r2, [r7, #28]
 800640c:	fa22 f303 	lsr.w	r3, r2, r3
 8006410:	f003 0301 	and.w	r3, r3, #1
 8006414:	2b00      	cmp	r3, #0
 8006416:	bf14      	ite	ne
 8006418:	2301      	movne	r3, #1
 800641a:	2300      	moveq	r3, #0
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d018      	beq.n	8006454 <tud_task_ext+0x354>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff fc99 	bl	8005d5c <tud_sof_cb>
        }
      break;
 800642a:	e013      	b.n	8006454 <tud_task_ext+0x354>

      default:
        TU_BREAKPOINT();
 800642c:	4b14      	ldr	r3, [pc, #80]	@ (8006480 <tud_task_ext+0x380>)
 800642e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006430:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00d      	beq.n	8006458 <tud_task_ext+0x358>
 800643c:	be00      	bkpt	0x0000
        break;
 800643e:	e00b      	b.n	8006458 <tud_task_ext+0x358>
          break;
 8006440:	bf00      	nop
 8006442:	e00a      	b.n	800645a <tud_task_ext+0x35a>
        break;
 8006444:	bf00      	nop
 8006446:	e008      	b.n	800645a <tud_task_ext+0x35a>
        break;
 8006448:	bf00      	nop
 800644a:	e006      	b.n	800645a <tud_task_ext+0x35a>
        break;
 800644c:	bf00      	nop
 800644e:	e004      	b.n	800645a <tud_task_ext+0x35a>
        break;
 8006450:	bf00      	nop
 8006452:	e002      	b.n	800645a <tud_task_ext+0x35a>
      break;
 8006454:	bf00      	nop
 8006456:	e000      	b.n	800645a <tud_task_ext+0x35a>
        break;
 8006458:	bf00      	nop
  for (unsigned epr = 0;; epr++) {
 800645a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800645c:	3301      	adds	r3, #1
 800645e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006460:	e65f      	b.n	8006122 <tud_task_ext+0x22>
    return;
 8006462:	bf00      	nop
 8006464:	e006      	b.n	8006474 <tud_task_ext+0x374>
      break;
 8006466:	bf00      	nop
 8006468:	e004      	b.n	8006474 <tud_task_ext+0x374>
      return;
 800646a:	bf00      	nop
 800646c:	e002      	b.n	8006474 <tud_task_ext+0x374>
        TU_ASSERT(_usbd_queued_setup > 0,);
 800646e:	bf00      	nop
 8006470:	e000      	b.n	8006474 <tud_task_ext+0x374>
          TU_ASSERT(driver,);
 8006472:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 8006474:	375c      	adds	r7, #92	@ 0x5c
 8006476:	46bd      	mov	sp, r7
 8006478:	bd90      	pop	{r4, r7, pc}
 800647a:	bf00      	nop
 800647c:	2000113c 	.word	0x2000113c
 8006480:	e000edf0 	.word	0xe000edf0

08006484 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	4603      	mov	r3, r0
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
 8006490:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	4618      	mov	r0, r3
 8006498:	f001 fbe8 	bl	8007c6c <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	695b      	ldr	r3, [r3, #20]
 80064a0:	7bf8      	ldrb	r0, [r7, #15]
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	2101      	movs	r1, #1
 80064a6:	4798      	blx	r3
 80064a8:	4603      	mov	r3, r0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
	...

080064b4 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b09a      	sub	sp, #104	@ 0x68
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	4603      	mov	r3, r0
 80064bc:	6039      	str	r1, [r7, #0]
 80064be:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 80064c0:	2000      	movs	r0, #0
 80064c2:	f001 fbd3 	bl	8007c6c <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b60      	cmp	r3, #96	@ 0x60
 80064d2:	d10a      	bne.n	80064ea <process_control_request+0x36>
 80064d4:	4ba6      	ldr	r3, [pc, #664]	@ (8006770 <process_control_request+0x2bc>)
 80064d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80064d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d000      	beq.n	80064e6 <process_control_request+0x32>
 80064e4:	be00      	bkpt	0x0000
 80064e6:	2300      	movs	r3, #0
 80064e8:	e2be      	b.n	8006a68 <process_control_request+0x5b4>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	2b40      	cmp	r3, #64	@ 0x40
 80064f6:	d10a      	bne.n	800650e <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 80064f8:	489e      	ldr	r0, [pc, #632]	@ (8006774 <process_control_request+0x2c0>)
 80064fa:	f001 fbb7 	bl	8007c6c <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 80064fe:	79fb      	ldrb	r3, [r7, #7]
 8006500:	683a      	ldr	r2, [r7, #0]
 8006502:	2101      	movs	r1, #1
 8006504:	4618      	mov	r0, r3
 8006506:	f7ff fc6f 	bl	8005de8 <tud_vendor_control_xfer_cb>
 800650a:	4603      	mov	r3, r0
 800650c:	e2ac      	b.n	8006a68 <process_control_request+0x5b4>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8006516:	b2db      	uxtb	r3, r3
 8006518:	2b02      	cmp	r3, #2
 800651a:	f000 81c3 	beq.w	80068a4 <process_control_request+0x3f0>
 800651e:	2b02      	cmp	r3, #2
 8006520:	f300 8295 	bgt.w	8006a4e <process_control_request+0x59a>
 8006524:	2b00      	cmp	r3, #0
 8006526:	d003      	beq.n	8006530 <process_control_request+0x7c>
 8006528:	2b01      	cmp	r3, #1
 800652a:	f000 8145 	beq.w	80067b8 <process_control_request+0x304>
 800652e:	e28e      	b.n	8006a4e <process_control_request+0x59a>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	781b      	ldrb	r3, [r3, #0]
 8006534:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006538:	b2db      	uxtb	r3, r3
 800653a:	2b20      	cmp	r3, #32
 800653c:	d14a      	bne.n	80065d4 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	889b      	ldrh	r3, [r3, #4]
 8006542:	b29b      	uxth	r3, r3
 8006544:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006546:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006548:	b2db      	uxtb	r3, r3
 800654a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800654e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006552:	2b0f      	cmp	r3, #15
 8006554:	d901      	bls.n	800655a <process_control_request+0xa6>
 8006556:	2300      	movs	r3, #0
 8006558:	e286      	b.n	8006a68 <process_control_request+0x5b4>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800655a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800655e:	4a86      	ldr	r2, [pc, #536]	@ (8006778 <process_control_request+0x2c4>)
 8006560:	4413      	add	r3, r2
 8006562:	79db      	ldrb	r3, [r3, #7]
 8006564:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 8006568:	2300      	movs	r3, #0
 800656a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 800656c:	4b83      	ldr	r3, [pc, #524]	@ (800677c <process_control_request+0x2c8>)
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006574:	429a      	cmp	r2, r3
 8006576:	d20a      	bcs.n	800658e <process_control_request+0xda>
    driver = &_app_driver[drvid];
 8006578:	4b81      	ldr	r3, [pc, #516]	@ (8006780 <process_control_request+0x2cc>)
 800657a:	6819      	ldr	r1, [r3, #0]
 800657c:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006580:	4613      	mov	r3, r2
 8006582:	00db      	lsls	r3, r3, #3
 8006584:	4413      	add	r3, r2
 8006586:	009b      	lsls	r3, r3, #2
 8006588:	440b      	add	r3, r1
 800658a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800658c:	e013      	b.n	80065b6 <process_control_request+0x102>
    drvid -= _app_driver_count;
 800658e:	4b7b      	ldr	r3, [pc, #492]	@ (800677c <process_control_request+0x2c8>)
 8006590:	781b      	ldrb	r3, [r3, #0]
 8006592:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800659c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d108      	bne.n	80065b6 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 80065a4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80065a8:	4613      	mov	r3, r2
 80065aa:	00db      	lsls	r3, r3, #3
 80065ac:	4413      	add	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4a74      	ldr	r2, [pc, #464]	@ (8006784 <process_control_request+0x2d0>)
 80065b2:	4413      	add	r3, r2
 80065b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 80065b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80065b8:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 80065ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d101      	bne.n	80065c4 <process_control_request+0x110>
 80065c0:	2300      	movs	r3, #0
 80065c2:	e251      	b.n	8006a68 <process_control_request+0x5b4>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 80065c4:	79fb      	ldrb	r3, [r7, #7]
 80065c6:	683a      	ldr	r2, [r7, #0]
 80065c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7ff ff5a 	bl	8006484 <invoke_class_control>
 80065d0:	4603      	mov	r3, r0
 80065d2:	e249      	b.n	8006a68 <process_control_request+0x5b4>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00a      	beq.n	80065f8 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 80065e2:	4b63      	ldr	r3, [pc, #396]	@ (8006770 <process_control_request+0x2bc>)
 80065e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80065e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f003 0301 	and.w	r3, r3, #1
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d000      	beq.n	80065f4 <process_control_request+0x140>
 80065f2:	be00      	bkpt	0x0000
        return false;
 80065f4:	2300      	movs	r3, #0
 80065f6:	e237      	b.n	8006a68 <process_control_request+0x5b4>
      }

      switch (p_request->bRequest) { //-V2520
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	785b      	ldrb	r3, [r3, #1]
 80065fc:	2b09      	cmp	r3, #9
 80065fe:	f200 80ce 	bhi.w	800679e <process_control_request+0x2ea>
 8006602:	a201      	add	r2, pc, #4	@ (adr r2, 8006608 <process_control_request+0x154>)
 8006604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006608:	08006789 	.word	0x08006789
 800660c:	0800674b 	.word	0x0800674b
 8006610:	0800679f 	.word	0x0800679f
 8006614:	08006725 	.word	0x08006725
 8006618:	0800679f 	.word	0x0800679f
 800661c:	08006631 	.word	0x08006631
 8006620:	0800670b 	.word	0x0800670b
 8006624:	0800679f 	.word	0x0800679f
 8006628:	08006651 	.word	0x08006651
 800662c:	08006667 	.word	0x08006667
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8006630:	6838      	ldr	r0, [r7, #0]
 8006632:	f001 fb2b 	bl	8007c8c <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	885b      	ldrh	r3, [r3, #2]
 800663a:	b29b      	uxth	r3, r3
 800663c:	b2da      	uxtb	r2, r3
 800663e:	79fb      	ldrb	r3, [r7, #7]
 8006640:	4611      	mov	r1, r2
 8006642:	4618      	mov	r0, r3
 8006644:	f002 f8fc 	bl	8008840 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8006648:	4b4b      	ldr	r3, [pc, #300]	@ (8006778 <process_control_request+0x2c4>)
 800664a:	2201      	movs	r2, #1
 800664c:	705a      	strb	r2, [r3, #1]
        break;
 800664e:	e0b2      	b.n	80067b6 <process_control_request+0x302>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8006650:	4b49      	ldr	r3, [pc, #292]	@ (8006778 <process_control_request+0x2c4>)
 8006652:	791b      	ldrb	r3, [r3, #4]
 8006654:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8006656:	f107 0213 	add.w	r2, r7, #19
 800665a:	79f8      	ldrb	r0, [r7, #7]
 800665c:	2301      	movs	r3, #1
 800665e:	6839      	ldr	r1, [r7, #0]
 8006660:	f001 fa88 	bl	8007b74 <tud_control_xfer>
        }
        break;
 8006664:	e0a7      	b.n	80067b6 <process_control_request+0x302>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	885b      	ldrh	r3, [r3, #2]
 800666a:	b29b      	uxth	r3, r3
 800666c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 8006670:	4b41      	ldr	r3, [pc, #260]	@ (8006778 <process_control_request+0x2c4>)
 8006672:	791b      	ldrb	r3, [r3, #4]
 8006674:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8006678:	429a      	cmp	r2, r3
 800667a:	d040      	beq.n	80066fe <process_control_request+0x24a>
            if (_usbd_dev.cfg_num != 0) {
 800667c:	4b3e      	ldr	r3, [pc, #248]	@ (8006778 <process_control_request+0x2c4>)
 800667e:	791b      	ldrb	r3, [r3, #4]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d014      	beq.n	80066ae <process_control_request+0x1fa>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 8006684:	79fb      	ldrb	r3, [r7, #7]
 8006686:	2100      	movs	r1, #0
 8006688:	4618      	mov	r0, r3
 800668a:	f002 f957 	bl	800893c <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800668e:	79fb      	ldrb	r3, [r7, #7]
 8006690:	4618      	mov	r0, r3
 8006692:	f002 f9c3 	bl	8008a1c <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 8006696:	4b38      	ldr	r3, [pc, #224]	@ (8006778 <process_control_request+0x2c4>)
 8006698:	795b      	ldrb	r3, [r3, #5]
 800669a:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800669e:	79fb      	ldrb	r3, [r7, #7]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7ff fcb1 	bl	8006008 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 80066a6:	4a34      	ldr	r2, [pc, #208]	@ (8006778 <process_control_request+0x2c4>)
 80066a8:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80066ac:	7153      	strb	r3, [r2, #5]
            }

            _usbd_dev.cfg_num = cfg_num;
 80066ae:	4a32      	ldr	r2, [pc, #200]	@ (8006778 <process_control_request+0x2c4>)
 80066b0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80066b4:	7113      	strb	r3, [r2, #4]

            // Handle the new configuration
            if (cfg_num == 0) {
 80066b6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d102      	bne.n	80066c4 <process_control_request+0x210>
              tud_umount_cb();
 80066be:	f7ff fb7a 	bl	8005db6 <tud_umount_cb>
 80066c2:	e01c      	b.n	80066fe <process_control_request+0x24a>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 80066c4:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80066c8:	79fb      	ldrb	r3, [r7, #7]
 80066ca:	4611      	mov	r1, r2
 80066cc:	4618      	mov	r0, r3
 80066ce:	f000 f9d1 	bl	8006a74 <process_set_config>
 80066d2:	4603      	mov	r3, r0
 80066d4:	f083 0301 	eor.w	r3, r3, #1
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00d      	beq.n	80066fa <process_control_request+0x246>
                _usbd_dev.cfg_num = 0;
 80066de:	4b26      	ldr	r3, [pc, #152]	@ (8006778 <process_control_request+0x2c4>)
 80066e0:	2200      	movs	r2, #0
 80066e2:	711a      	strb	r2, [r3, #4]
                TU_ASSERT(false);
 80066e4:	4b22      	ldr	r3, [pc, #136]	@ (8006770 <process_control_request+0x2bc>)
 80066e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0301 	and.w	r3, r3, #1
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d000      	beq.n	80066f6 <process_control_request+0x242>
 80066f4:	be00      	bkpt	0x0000
 80066f6:	2300      	movs	r3, #0
 80066f8:	e1b6      	b.n	8006a68 <process_control_request+0x5b4>
              }
              tud_mount_cb();
 80066fa:	f7ff fb55 	bl	8005da8 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 80066fe:	79fb      	ldrb	r3, [r7, #7]
 8006700:	6839      	ldr	r1, [r7, #0]
 8006702:	4618      	mov	r0, r3
 8006704:	f001 f9b2 	bl	8007a6c <tud_control_status>
        }
        break;
 8006708:	e055      	b.n	80067b6 <process_control_request+0x302>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800670a:	79fb      	ldrb	r3, [r7, #7]
 800670c:	6839      	ldr	r1, [r7, #0]
 800670e:	4618      	mov	r0, r3
 8006710:	f000 fad8 	bl	8006cc4 <process_get_descriptor>
 8006714:	4603      	mov	r3, r0
 8006716:	f083 0301 	eor.w	r3, r3, #1
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b00      	cmp	r3, #0
 800671e:	d049      	beq.n	80067b4 <process_control_request+0x300>
 8006720:	2300      	movs	r3, #0
 8006722:	e1a1      	b.n	8006a68 <process_control_request+0x5b4>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	885b      	ldrh	r3, [r3, #2]
 8006728:	b29b      	uxth	r3, r3
 800672a:	2b01      	cmp	r3, #1
 800672c:	d10b      	bne.n	8006746 <process_control_request+0x292>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = 1;
 800672e:	4a12      	ldr	r2, [pc, #72]	@ (8006778 <process_control_request+0x2c4>)
 8006730:	78d3      	ldrb	r3, [r2, #3]
 8006732:	f043 0302 	orr.w	r3, r3, #2
 8006736:	70d3      	strb	r3, [r2, #3]
              tud_control_status(rhport, p_request);
 8006738:	79fb      	ldrb	r3, [r7, #7]
 800673a:	6839      	ldr	r1, [r7, #0]
 800673c:	4618      	mov	r0, r3
 800673e:	f001 f995 	bl	8007a6c <tud_control_status>
              break;
 8006742:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 8006744:	e037      	b.n	80067b6 <process_control_request+0x302>
            default: return false;
 8006746:	2300      	movs	r3, #0
 8006748:	e18e      	b.n	8006a68 <process_control_request+0x5b4>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	885b      	ldrh	r3, [r3, #2]
 800674e:	b29b      	uxth	r3, r3
 8006750:	2b01      	cmp	r3, #1
 8006752:	d001      	beq.n	8006758 <process_control_request+0x2a4>
 8006754:	2300      	movs	r3, #0
 8006756:	e187      	b.n	8006a68 <process_control_request+0x5b4>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = 0;
 8006758:	4a07      	ldr	r2, [pc, #28]	@ (8006778 <process_control_request+0x2c4>)
 800675a:	78d3      	ldrb	r3, [r2, #3]
 800675c:	f023 0302 	bic.w	r3, r3, #2
 8006760:	70d3      	strb	r3, [r2, #3]
          tud_control_status(rhport, p_request);
 8006762:	79fb      	ldrb	r3, [r7, #7]
 8006764:	6839      	ldr	r1, [r7, #0]
 8006766:	4618      	mov	r0, r3
 8006768:	f001 f980 	bl	8007a6c <tud_control_status>
          break;
 800676c:	e023      	b.n	80067b6 <process_control_request+0x302>
 800676e:	bf00      	nop
 8006770:	e000edf0 	.word	0xe000edf0
 8006774:	08005de9 	.word	0x08005de9
 8006778:	2000113c 	.word	0x2000113c
 800677c:	20001170 	.word	0x20001170
 8006780:	2000116c 	.word	0x2000116c
 8006784:	0800a354 	.word	0x0800a354

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered TODO must invoke callback to get actual status
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t)_usbd_dev.dev_state_bm;
 8006788:	4ba5      	ldr	r3, [pc, #660]	@ (8006a20 <process_control_request+0x56c>)
 800678a:	78db      	ldrb	r3, [r3, #3]
 800678c:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800678e:	f107 0210 	add.w	r2, r7, #16
 8006792:	79f8      	ldrb	r0, [r7, #7]
 8006794:	2302      	movs	r3, #2
 8006796:	6839      	ldr	r1, [r7, #0]
 8006798:	f001 f9ec 	bl	8007b74 <tud_control_xfer>
          break;
 800679c:	e00b      	b.n	80067b6 <process_control_request+0x302>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800679e:	4ba1      	ldr	r3, [pc, #644]	@ (8006a24 <process_control_request+0x570>)
 80067a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80067a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 0301 	and.w	r3, r3, #1
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d000      	beq.n	80067b0 <process_control_request+0x2fc>
 80067ae:	be00      	bkpt	0x0000
 80067b0:	2300      	movs	r3, #0
 80067b2:	e159      	b.n	8006a68 <process_control_request+0x5b4>
        break;
 80067b4:	bf00      	nop
      }
    break;
 80067b6:	e156      	b.n	8006a66 <process_control_request+0x5b2>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	889b      	ldrh	r3, [r3, #4]
 80067bc:	b29b      	uxth	r3, r3
 80067be:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80067c0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80067c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80067cc:	2b0f      	cmp	r3, #15
 80067ce:	d901      	bls.n	80067d4 <process_control_request+0x320>
 80067d0:	2300      	movs	r3, #0
 80067d2:	e149      	b.n	8006a68 <process_control_request+0x5b4>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80067d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80067d8:	4a91      	ldr	r2, [pc, #580]	@ (8006a20 <process_control_request+0x56c>)
 80067da:	4413      	add	r3, r2
 80067dc:	79db      	ldrb	r3, [r3, #7]
 80067de:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 80067e2:	2300      	movs	r3, #0
 80067e4:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 80067e6:	4b90      	ldr	r3, [pc, #576]	@ (8006a28 <process_control_request+0x574>)
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d20a      	bcs.n	8006808 <process_control_request+0x354>
    driver = &_app_driver[drvid];
 80067f2:	4b8e      	ldr	r3, [pc, #568]	@ (8006a2c <process_control_request+0x578>)
 80067f4:	6819      	ldr	r1, [r3, #0]
 80067f6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80067fa:	4613      	mov	r3, r2
 80067fc:	00db      	lsls	r3, r3, #3
 80067fe:	4413      	add	r3, r2
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	440b      	add	r3, r1
 8006804:	623b      	str	r3, [r7, #32]
 8006806:	e013      	b.n	8006830 <process_control_request+0x37c>
    drvid -= _app_driver_count;
 8006808:	4b87      	ldr	r3, [pc, #540]	@ (8006a28 <process_control_request+0x574>)
 800680a:	781b      	ldrb	r3, [r3, #0]
 800680c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006816:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800681a:	2b00      	cmp	r3, #0
 800681c:	d108      	bne.n	8006830 <process_control_request+0x37c>
      driver = &_usbd_driver[drvid];
 800681e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8006822:	4613      	mov	r3, r2
 8006824:	00db      	lsls	r3, r3, #3
 8006826:	4413      	add	r3, r2
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	4a81      	ldr	r2, [pc, #516]	@ (8006a30 <process_control_request+0x57c>)
 800682c:	4413      	add	r3, r2
 800682e:	623b      	str	r3, [r7, #32]
  return driver;
 8006830:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8006832:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8006834:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <process_control_request+0x38a>
 800683a:	2300      	movs	r3, #0
 800683c:	e114      	b.n	8006a68 <process_control_request+0x5b4>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800683e:	79fb      	ldrb	r3, [r7, #7]
 8006840:	683a      	ldr	r2, [r7, #0]
 8006842:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006844:	4618      	mov	r0, r3
 8006846:	f7ff fe1d 	bl	8006484 <invoke_class_control>
 800684a:	4603      	mov	r3, r0
 800684c:	f083 0301 	eor.w	r3, r3, #1
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b00      	cmp	r3, #0
 8006854:	f000 8106 	beq.w	8006a64 <process_control_request+0x5b0>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b00      	cmp	r3, #0
 8006864:	d001      	beq.n	800686a <process_control_request+0x3b6>
 8006866:	2300      	movs	r3, #0
 8006868:	e0fe      	b.n	8006a68 <process_control_request+0x5b4>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800686a:	2000      	movs	r0, #0
 800686c:	f001 f9fe 	bl	8007c6c <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	785b      	ldrb	r3, [r3, #1]
 8006874:	2b0a      	cmp	r3, #10
 8006876:	d002      	beq.n	800687e <process_control_request+0x3ca>
 8006878:	2b0b      	cmp	r3, #11
 800687a:	d00a      	beq.n	8006892 <process_control_request+0x3de>
 800687c:	e00f      	b.n	800689e <process_control_request+0x3ea>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800687e:	2300      	movs	r3, #0
 8006880:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 8006882:	f107 020f 	add.w	r2, r7, #15
 8006886:	79f8      	ldrb	r0, [r7, #7]
 8006888:	2301      	movs	r3, #1
 800688a:	6839      	ldr	r1, [r7, #0]
 800688c:	f001 f972 	bl	8007b74 <tud_control_xfer>
            break;
 8006890:	e007      	b.n	80068a2 <process_control_request+0x3ee>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 8006892:	79fb      	ldrb	r3, [r7, #7]
 8006894:	6839      	ldr	r1, [r7, #0]
 8006896:	4618      	mov	r0, r3
 8006898:	f001 f8e8 	bl	8007a6c <tud_control_status>
            break;
 800689c:	e001      	b.n	80068a2 <process_control_request+0x3ee>

          default: return false;
 800689e:	2300      	movs	r3, #0
 80068a0:	e0e2      	b.n	8006a68 <process_control_request+0x5b4>
        }
      }
      break;
 80068a2:	e0df      	b.n	8006a64 <process_control_request+0x5b0>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	889b      	ldrh	r3, [r3, #4]
 80068a8:	b29b      	uxth	r3, r3
 80068aa:	83bb      	strh	r3, [r7, #28]
 80068ac:	8bbb      	ldrh	r3, [r7, #28]
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80068b4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80068b8:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80068ba:	7fbb      	ldrb	r3, [r7, #30]
 80068bc:	f003 030f 	and.w	r3, r3, #15
 80068c0:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 80068c2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80068c6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80068ca:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80068cc:	7ffb      	ldrb	r3, [r7, #31]
 80068ce:	09db      	lsrs	r3, r3, #7
 80068d0:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 80068d2:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 80068d6:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80068da:	2b05      	cmp	r3, #5
 80068dc:	d90a      	bls.n	80068f4 <process_control_request+0x440>
 80068de:	4b51      	ldr	r3, [pc, #324]	@ (8006a24 <process_control_request+0x570>)
 80068e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80068e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d000      	beq.n	80068f0 <process_control_request+0x43c>
 80068ee:	be00      	bkpt	0x0000
 80068f0:	2300      	movs	r3, #0
 80068f2:	e0b9      	b.n	8006a68 <process_control_request+0x5b4>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 80068f4:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 80068f8:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 80068fc:	4948      	ldr	r1, [pc, #288]	@ (8006a20 <process_control_request+0x56c>)
 80068fe:	0052      	lsls	r2, r2, #1
 8006900:	440a      	add	r2, r1
 8006902:	4413      	add	r3, r2
 8006904:	3317      	adds	r3, #23
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800690a:	2300      	movs	r3, #0
 800690c:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800690e:	4b46      	ldr	r3, [pc, #280]	@ (8006a28 <process_control_request+0x574>)
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	7efa      	ldrb	r2, [r7, #27]
 8006914:	429a      	cmp	r2, r3
 8006916:	d209      	bcs.n	800692c <process_control_request+0x478>
    driver = &_app_driver[drvid];
 8006918:	4b44      	ldr	r3, [pc, #272]	@ (8006a2c <process_control_request+0x578>)
 800691a:	6819      	ldr	r1, [r3, #0]
 800691c:	7efa      	ldrb	r2, [r7, #27]
 800691e:	4613      	mov	r3, r2
 8006920:	00db      	lsls	r3, r3, #3
 8006922:	4413      	add	r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	440b      	add	r3, r1
 8006928:	617b      	str	r3, [r7, #20]
 800692a:	e00f      	b.n	800694c <process_control_request+0x498>
    drvid -= _app_driver_count;
 800692c:	4b3e      	ldr	r3, [pc, #248]	@ (8006a28 <process_control_request+0x574>)
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	7efa      	ldrb	r2, [r7, #27]
 8006932:	1ad3      	subs	r3, r2, r3
 8006934:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006936:	7efb      	ldrb	r3, [r7, #27]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d107      	bne.n	800694c <process_control_request+0x498>
      driver = &_usbd_driver[drvid];
 800693c:	7efa      	ldrb	r2, [r7, #27]
 800693e:	4613      	mov	r3, r2
 8006940:	00db      	lsls	r3, r3, #3
 8006942:	4413      	add	r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4a3a      	ldr	r2, [pc, #232]	@ (8006a30 <process_control_request+0x57c>)
 8006948:	4413      	add	r3, r2
 800694a:	617b      	str	r3, [r7, #20]
  return driver;
 800694c:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800694e:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d00c      	beq.n	8006978 <process_control_request+0x4c4>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800695e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <process_control_request+0x4b4>
 8006964:	2300      	movs	r3, #0
 8006966:	e07f      	b.n	8006a68 <process_control_request+0x5b4>
        return invoke_class_control(rhport, driver, p_request);
 8006968:	79fb      	ldrb	r3, [r7, #7]
 800696a:	683a      	ldr	r2, [r7, #0]
 800696c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800696e:	4618      	mov	r0, r3
 8006970:	f7ff fd88 	bl	8006484 <invoke_class_control>
 8006974:	4603      	mov	r3, r0
 8006976:	e077      	b.n	8006a68 <process_control_request+0x5b4>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	785b      	ldrb	r3, [r3, #1]
 800697c:	2b03      	cmp	r3, #3
 800697e:	d01c      	beq.n	80069ba <process_control_request+0x506>
 8006980:	2b03      	cmp	r3, #3
 8006982:	dc57      	bgt.n	8006a34 <process_control_request+0x580>
 8006984:	2b00      	cmp	r3, #0
 8006986:	d002      	beq.n	800698e <process_control_request+0x4da>
 8006988:	2b01      	cmp	r3, #1
 800698a:	d016      	beq.n	80069ba <process_control_request+0x506>
 800698c:	e052      	b.n	8006a34 <process_control_request+0x580>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800698e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8006992:	79fb      	ldrb	r3, [r7, #7]
 8006994:	4611      	mov	r1, r2
 8006996:	4618      	mov	r0, r3
 8006998:	f000 ff70 	bl	800787c <usbd_edpt_stalled>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d001      	beq.n	80069a6 <process_control_request+0x4f2>
 80069a2:	2301      	movs	r3, #1
 80069a4:	e000      	b.n	80069a8 <process_control_request+0x4f4>
 80069a6:	2300      	movs	r3, #0
 80069a8:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 80069aa:	f107 020c 	add.w	r2, r7, #12
 80069ae:	79f8      	ldrb	r0, [r7, #7]
 80069b0:	2302      	movs	r3, #2
 80069b2:	6839      	ldr	r1, [r7, #0]
 80069b4:	f001 f8de 	bl	8007b74 <tud_control_xfer>
          }
          break;
 80069b8:	e048      	b.n	8006a4c <process_control_request+0x598>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	885b      	ldrh	r3, [r3, #2]
 80069be:	b29b      	uxth	r3, r3
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d112      	bne.n	80069ea <process_control_request+0x536>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	785b      	ldrb	r3, [r3, #1]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d107      	bne.n	80069dc <process_control_request+0x528>
                usbd_edpt_clear_stall(rhport, ep_addr);
 80069cc:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80069d0:	79fb      	ldrb	r3, [r7, #7]
 80069d2:	4611      	mov	r1, r2
 80069d4:	4618      	mov	r0, r3
 80069d6:	f000 ff13 	bl	8007800 <usbd_edpt_clear_stall>
 80069da:	e006      	b.n	80069ea <process_control_request+0x536>
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 80069dc:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 80069e0:	79fb      	ldrb	r3, [r7, #7]
 80069e2:	4611      	mov	r1, r2
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 fecd 	bl	8007784 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 80069ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d02c      	beq.n	8006a4a <process_control_request+0x596>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 80069f0:	79fb      	ldrb	r3, [r7, #7]
 80069f2:	683a      	ldr	r2, [r7, #0]
 80069f4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7ff fd44 	bl	8006484 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 80069fc:	2000      	movs	r0, #0
 80069fe:	f001 f935 	bl	8007c6c <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8006a02:	4b07      	ldr	r3, [pc, #28]	@ (8006a20 <process_control_request+0x56c>)
 8006a04:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a08:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d11b      	bne.n	8006a4a <process_control_request+0x596>
                tud_control_status(rhport, p_request);
 8006a12:	79fb      	ldrb	r3, [r7, #7]
 8006a14:	6839      	ldr	r1, [r7, #0]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f001 f828 	bl	8007a6c <tud_control_status>
              }
            }
          }
          break;
 8006a1c:	e015      	b.n	8006a4a <process_control_request+0x596>
 8006a1e:	bf00      	nop
 8006a20:	2000113c 	.word	0x2000113c
 8006a24:	e000edf0 	.word	0xe000edf0
 8006a28:	20001170 	.word	0x20001170
 8006a2c:	2000116c 	.word	0x2000116c
 8006a30:	0800a354 	.word	0x0800a354

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8006a34:	4b0e      	ldr	r3, [pc, #56]	@ (8006a70 <process_control_request+0x5bc>)
 8006a36:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006a38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0301 	and.w	r3, r3, #1
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d000      	beq.n	8006a46 <process_control_request+0x592>
 8006a44:	be00      	bkpt	0x0000
            return false;
 8006a46:	2300      	movs	r3, #0
 8006a48:	e00e      	b.n	8006a68 <process_control_request+0x5b4>
          break;
 8006a4a:	bf00      	nop
        }
      }
      break;
 8006a4c:	e00b      	b.n	8006a66 <process_control_request+0x5b2>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 8006a4e:	4b08      	ldr	r3, [pc, #32]	@ (8006a70 <process_control_request+0x5bc>)
 8006a50:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0301 	and.w	r3, r3, #1
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d000      	beq.n	8006a60 <process_control_request+0x5ac>
 8006a5e:	be00      	bkpt	0x0000
      return false;
 8006a60:	2300      	movs	r3, #0
 8006a62:	e001      	b.n	8006a68 <process_control_request+0x5b4>
      break;
 8006a64:	bf00      	nop
  }

  return true;
 8006a66:	2301      	movs	r3, #1
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3768      	adds	r7, #104	@ 0x68
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}
 8006a70:	e000edf0 	.word	0xe000edf0

08006a74 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num) {
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b09c      	sub	sp, #112	@ 0x70
 8006a78:	af02      	add	r7, sp, #8
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	460a      	mov	r2, r1
 8006a7e:	71fb      	strb	r3, [r7, #7]
 8006a80:	4613      	mov	r3, r2
 8006a82:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  const tusb_desc_configuration_t *desc_cfg =
    (const tusb_desc_configuration_t *)tud_descriptor_configuration_cb(cfg_num - 1);
 8006a84:	79bb      	ldrb	r3, [r7, #6]
 8006a86:	3b01      	subs	r3, #1
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	4618      	mov	r0, r3
 8006a8c:	f7fa f8f4 	bl	8000c78 <tud_descriptor_configuration_cb>
 8006a90:	65f8      	str	r0, [r7, #92]	@ 0x5c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 8006a92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d003      	beq.n	8006aa0 <process_set_config+0x2c>
 8006a98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a9a:	785b      	ldrb	r3, [r3, #1]
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d00a      	beq.n	8006ab6 <process_set_config+0x42>
 8006aa0:	4b81      	ldr	r3, [pc, #516]	@ (8006ca8 <process_set_config+0x234>)
 8006aa2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 0301 	and.w	r3, r3, #1
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d000      	beq.n	8006ab2 <process_set_config+0x3e>
 8006ab0:	be00      	bkpt	0x0000
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	e0f4      	b.n	8006ca0 <process_set_config+0x22c>

  // Parse configuration descriptor
  _usbd_dev.self_powered = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED) ? 1u : 0u;
 8006ab6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ab8:	79db      	ldrb	r3, [r3, #7]
 8006aba:	119b      	asrs	r3, r3, #6
 8006abc:	f003 0301 	and.w	r3, r3, #1
 8006ac0:	b2d9      	uxtb	r1, r3
 8006ac2:	4a7a      	ldr	r2, [pc, #488]	@ (8006cac <process_set_config+0x238>)
 8006ac4:	78d3      	ldrb	r3, [r2, #3]
 8006ac6:	f361 0300 	bfi	r3, r1, #0, #1
 8006aca:	70d3      	strb	r3, [r2, #3]

  // Parse interface descriptor
  const uint8_t *p_desc   = ((const uint8_t *)desc_cfg) + sizeof(tusb_desc_configuration_t);
 8006acc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ace:	3309      	adds	r3, #9
 8006ad0:	667b      	str	r3, [r7, #100]	@ 0x64
  const uint8_t *desc_end = ((const uint8_t *)desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 8006ad2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ad4:	885b      	ldrh	r3, [r3, #2]
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	461a      	mov	r2, r3
 8006ada:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006adc:	4413      	add	r3, r2
 8006ade:	65bb      	str	r3, [r7, #88]	@ 0x58

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8006ae0:	e0c0      	b.n	8006c64 <process_set_config+0x1f0>
 8006ae2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006ae4:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae8:	3301      	adds	r3, #1
 8006aea:	781b      	ldrb	r3, [r3, #0]
    // Class will always start with Interface Association (if any) and then Interface descriptor
    if (TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc)) {
 8006aec:	2b0b      	cmp	r3, #11
 8006aee:	d10a      	bne.n	8006b06 <process_set_config+0x92>
 8006af0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afa:	781b      	ldrb	r3, [r3, #0]
 8006afc:	461a      	mov	r2, r3
 8006afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b00:	4413      	add	r3, r2
      p_desc = tu_desc_next(p_desc); // next to Interface
 8006b02:	667b      	str	r3, [r7, #100]	@ 0x64
      continue;
 8006b04:	e0ae      	b.n	8006c64 <process_set_config+0x1f0>
 8006b06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b08:	627b      	str	r3, [r7, #36]	@ 0x24
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	781b      	ldrb	r3, [r3, #0]
    }

    TU_ASSERT(TUSB_DESC_INTERFACE == tu_desc_type(p_desc));
 8006b10:	2b04      	cmp	r3, #4
 8006b12:	d00a      	beq.n	8006b2a <process_set_config+0xb6>
 8006b14:	4b64      	ldr	r3, [pc, #400]	@ (8006ca8 <process_set_config+0x234>)
 8006b16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0301 	and.w	r3, r3, #1
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d000      	beq.n	8006b26 <process_set_config+0xb2>
 8006b24:	be00      	bkpt	0x0000
 8006b26:	2300      	movs	r3, #0
 8006b28:	e0ba      	b.n	8006ca0 <process_set_config+0x22c>
    const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 8006b2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b2c:	657b      	str	r3, [r7, #84]	@ 0x54

    // Find driver for this interface
    const uint16_t remaining_len = (uint16_t)(desc_end - p_desc);
 8006b2e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
    uint8_t        drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 8006b38:	2300      	movs	r3, #0
 8006b3a:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 8006b3e:	e076      	b.n	8006c2e <process_set_config+0x1ba>
 8006b40:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8006b44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  usbd_class_driver_t const *driver = NULL;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	61fb      	str	r3, [r7, #28]
  if (drvid < _app_driver_count) {
 8006b4c:	4b58      	ldr	r3, [pc, #352]	@ (8006cb0 <process_set_config+0x23c>)
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d20a      	bcs.n	8006b6e <process_set_config+0xfa>
    driver = &_app_driver[drvid];
 8006b58:	4b56      	ldr	r3, [pc, #344]	@ (8006cb4 <process_set_config+0x240>)
 8006b5a:	6819      	ldr	r1, [r3, #0]
 8006b5c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006b60:	4613      	mov	r3, r2
 8006b62:	00db      	lsls	r3, r3, #3
 8006b64:	4413      	add	r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	440b      	add	r3, r1
 8006b6a:	61fb      	str	r3, [r7, #28]
 8006b6c:	e013      	b.n	8006b96 <process_set_config+0x122>
    drvid -= _app_driver_count;
 8006b6e:	4b50      	ldr	r3, [pc, #320]	@ (8006cb0 <process_set_config+0x23c>)
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006b76:	1ad3      	subs	r3, r2, r3
 8006b78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006b7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d108      	bne.n	8006b96 <process_set_config+0x122>
      driver = &_usbd_driver[drvid];
 8006b84:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8006b88:	4613      	mov	r3, r2
 8006b8a:	00db      	lsls	r3, r3, #3
 8006b8c:	4413      	add	r3, r2
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	4a49      	ldr	r2, [pc, #292]	@ (8006cb8 <process_set_config+0x244>)
 8006b92:	4413      	add	r3, r2
 8006b94:	61fb      	str	r3, [r7, #28]
  return driver;
 8006b96:	69fb      	ldr	r3, [r7, #28]
      const usbd_class_driver_t *driver = get_driver(drv_id);
 8006b98:	64fb      	str	r3, [r7, #76]	@ 0x4c
      TU_ASSERT(driver);
 8006b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10a      	bne.n	8006bb6 <process_set_config+0x142>
 8006ba0:	4b41      	ldr	r3, [pc, #260]	@ (8006ca8 <process_set_config+0x234>)
 8006ba2:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0301 	and.w	r3, r3, #1
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d000      	beq.n	8006bb2 <process_set_config+0x13e>
 8006bb0:	be00      	bkpt	0x0000
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	e074      	b.n	8006ca0 <process_set_config+0x22c>
      const uint16_t drv_len = driver->open(rhport, desc_itf, remaining_len);
 8006bb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bb8:	691b      	ldr	r3, [r3, #16]
 8006bba:	f8b7 2052 	ldrh.w	r2, [r7, #82]	@ 0x52
 8006bbe:	79f8      	ldrb	r0, [r7, #7]
 8006bc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006bc2:	4798      	blx	r3
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((sizeof(tusb_desc_interface_t) <= drv_len) && (drv_len <= remaining_len)) {
 8006bca:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006bce:	2b08      	cmp	r3, #8
 8006bd0:	d928      	bls.n	8006c24 <process_set_config+0x1b0>
 8006bd2:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8006bd6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d822      	bhi.n	8006c24 <process_set_config+0x1b0>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // bind found driver to all interfaces and endpoint within drv_len
        TU_ASSERT(tu_bind_driver_to_ep_itf(drv_id, _usbd_dev.ep2drv, _usbd_dev.itf2drv, CFG_TUD_INTERFACE_MAX, p_desc,
 8006bde:	f897 0063 	ldrb.w	r0, [r7, #99]	@ 0x63
 8006be2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006be6:	9301      	str	r3, [sp, #4]
 8006be8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	2310      	movs	r3, #16
 8006bee:	4a33      	ldr	r2, [pc, #204]	@ (8006cbc <process_set_config+0x248>)
 8006bf0:	4933      	ldr	r1, [pc, #204]	@ (8006cc0 <process_set_config+0x24c>)
 8006bf2:	f003 fa39 	bl	800a068 <tu_bind_driver_to_ep_itf>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	f083 0301 	eor.w	r3, r3, #1
 8006bfc:	b2db      	uxtb	r3, r3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00a      	beq.n	8006c18 <process_set_config+0x1a4>
 8006c02:	4b29      	ldr	r3, [pc, #164]	@ (8006ca8 <process_set_config+0x234>)
 8006c04:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0301 	and.w	r3, r3, #1
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d000      	beq.n	8006c14 <process_set_config+0x1a0>
 8006c12:	be00      	bkpt	0x0000
 8006c14:	2300      	movs	r3, #0
 8006c16:	e043      	b.n	8006ca0 <process_set_config+0x22c>
                                           drv_len));

        p_desc += drv_len; // next Interface
 8006c18:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006c1c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006c1e:	4413      	add	r3, r2
 8006c20:	667b      	str	r3, [r7, #100]	@ 0x64
        break; // exit driver find loop
 8006c22:	e00c      	b.n	8006c3e <process_set_config+0x1ca>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++) {
 8006c24:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8006c28:	3301      	adds	r3, #1
 8006c2a:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 8006c2e:	4b20      	ldr	r3, [pc, #128]	@ (8006cb0 <process_set_config+0x23c>)
 8006c30:	781b      	ldrb	r3, [r3, #0]
 8006c32:	3301      	adds	r3, #1
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d380      	bcc.n	8006b40 <process_set_config+0xcc>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8006c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8006cb0 <process_set_config+0x23c>)
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	3301      	adds	r3, #1
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	f897 2063 	ldrb.w	r2, [r7, #99]	@ 0x63
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d30a      	bcc.n	8006c64 <process_set_config+0x1f0>
 8006c4e:	4b16      	ldr	r3, [pc, #88]	@ (8006ca8 <process_set_config+0x234>)
 8006c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d000      	beq.n	8006c60 <process_set_config+0x1ec>
 8006c5e:	be00      	bkpt	0x0000
 8006c60:	2300      	movs	r3, #0
 8006c62:	e01d      	b.n	8006ca0 <process_set_config+0x22c>
 8006c64:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c66:	61bb      	str	r3, [r7, #24]
 8006c68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006c6a:	617b      	str	r3, [r7, #20]
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8006c6c:	69ba      	ldr	r2, [r7, #24]
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d20d      	bcs.n	8006c90 <process_set_config+0x21c>
 8006c74:	69bb      	ldr	r3, [r7, #24]
 8006c76:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	461a      	mov	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d301      	bcc.n	8006c90 <process_set_config+0x21c>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e000      	b.n	8006c92 <process_set_config+0x21e>
 8006c90:	2300      	movs	r3, #0
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	f47f af22 	bne.w	8006ae2 <process_set_config+0x6e>
  }

  return true;
 8006c9e:	2301      	movs	r3, #1
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3768      	adds	r7, #104	@ 0x68
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	e000edf0 	.word	0xe000edf0
 8006cac:	2000113c 	.word	0x2000113c
 8006cb0:	20001170 	.word	0x20001170
 8006cb4:	2000116c 	.word	0x2000116c
 8006cb8:	0800a354 	.word	0x0800a354
 8006cbc:	20001143 	.word	0x20001143
 8006cc0:	20001153 	.word	0x20001153

08006cc4 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b094      	sub	sp, #80	@ 0x50
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	4603      	mov	r3, r0
 8006ccc:	6039      	str	r1, [r7, #0]
 8006cce:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	885b      	ldrh	r3, [r3, #2]
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8006cd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006cda:	0a1b      	lsrs	r3, r3, #8
 8006cdc:	b29b      	uxth	r3, r3
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	885b      	ldrh	r3, [r3, #2]
 8006ce8:	b29b      	uxth	r3, r3
 8006cea:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006cec:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 8006cf4:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	2b0e      	cmp	r3, #14
 8006cfc:	f200 80b4 	bhi.w	8006e68 <process_get_descriptor+0x1a4>
 8006d00:	a201      	add	r2, pc, #4	@ (adr r2, 8006d08 <process_get_descriptor+0x44>)
 8006d02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d06:	bf00      	nop
 8006d08:	08006d45 	.word	0x08006d45
 8006d0c:	08006da9 	.word	0x08006da9
 8006d10:	08006e0f 	.word	0x08006e0f
 8006d14:	08006e69 	.word	0x08006e69
 8006d18:	08006e69 	.word	0x08006e69
 8006d1c:	08006e43 	.word	0x08006e43
 8006d20:	08006da9 	.word	0x08006da9
 8006d24:	08006e69 	.word	0x08006e69
 8006d28:	08006e69 	.word	0x08006e69
 8006d2c:	08006e69 	.word	0x08006e69
 8006d30:	08006e69 	.word	0x08006e69
 8006d34:	08006e69 	.word	0x08006e69
 8006d38:	08006e69 	.word	0x08006e69
 8006d3c:	08006e69 	.word	0x08006e69
 8006d40:	08006d77 	.word	0x08006d77
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8006d44:	f7f9 ff8e 	bl	8000c64 <tud_descriptor_device_cb>
 8006d48:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 8006d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d10a      	bne.n	8006d66 <process_get_descriptor+0xa2>
 8006d50:	4b48      	ldr	r3, [pc, #288]	@ (8006e74 <process_get_descriptor+0x1b0>)
 8006d52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0301 	and.w	r3, r3, #1
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d000      	beq.n	8006d62 <process_get_descriptor+0x9e>
 8006d60:	be00      	bkpt	0x0000
 8006d62:	2300      	movs	r3, #0
 8006d64:	e081      	b.n	8006e6a <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8006d66:	79f8      	ldrb	r0, [r7, #7]
 8006d68:	2312      	movs	r3, #18
 8006d6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d6c:	6839      	ldr	r1, [r7, #0]
 8006d6e:	f000 ff01 	bl	8007b74 <tud_control_xfer>
 8006d72:	4603      	mov	r3, r0
 8006d74:	e079      	b.n	8006e6a <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 8006d76:	f7fe fffb 	bl	8005d70 <tud_descriptor_bos_cb>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 8006d7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d101      	bne.n	8006d88 <process_get_descriptor+0xc4>
 8006d84:	2300      	movs	r3, #0
 8006d86:	e070      	b.n	8006e6a <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 8006d88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d8a:	3302      	adds	r3, #2
 8006d8c:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8006d8e:	6a3b      	ldr	r3, [r7, #32]
 8006d90:	881b      	ldrh	r3, [r3, #0]
 8006d92:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 8006d96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d98:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006d9c:	79f8      	ldrb	r0, [r7, #7]
 8006d9e:	6839      	ldr	r1, [r7, #0]
 8006da0:	f000 fee8 	bl	8007b74 <tud_control_xfer>
 8006da4:	4603      	mov	r3, r0
 8006da6:	e060      	b.n	8006e6a <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 8006da8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d114      	bne.n	8006dda <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8006db0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006db4:	4618      	mov	r0, r3
 8006db6:	f7f9 ff5f 	bl	8000c78 <tud_descriptor_configuration_cb>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 8006dbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d116      	bne.n	8006df2 <process_get_descriptor+0x12e>
 8006dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8006e74 <process_get_descriptor+0x1b0>)
 8006dc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0301 	and.w	r3, r3, #1
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d000      	beq.n	8006dd6 <process_get_descriptor+0x112>
 8006dd4:	be00      	bkpt	0x0000
 8006dd6:	2300      	movs	r3, #0
 8006dd8:	e047      	b.n	8006e6a <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 8006dda:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006dde:	4618      	mov	r0, r3
 8006de0:	f7fe ffd6 	bl	8005d90 <tud_descriptor_other_speed_configuration_cb>
 8006de4:	4603      	mov	r3, r0
 8006de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 8006de8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d101      	bne.n	8006df2 <process_get_descriptor+0x12e>
 8006dee:	2300      	movs	r3, #0
 8006df0:	e03b      	b.n	8006e6a <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 8006df2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006df4:	3302      	adds	r3, #2
 8006df6:	61fb      	str	r3, [r7, #28]
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	881b      	ldrh	r3, [r3, #0]
 8006dfc:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8006dfe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e00:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006e02:	79f8      	ldrb	r0, [r7, #7]
 8006e04:	6839      	ldr	r1, [r7, #0]
 8006e06:	f000 feb5 	bl	8007b74 <tud_control_xfer>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	e02d      	b.n	8006e6a <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	889b      	ldrh	r3, [r3, #4]
 8006e12:	b29a      	uxth	r2, r3
 8006e14:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8006e18:	4611      	mov	r1, r2
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7f9 ff3a 	bl	8000c94 <tud_descriptor_string_cb>
 8006e20:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 8006e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d101      	bne.n	8006e2c <process_get_descriptor+0x168>
 8006e28:	2300      	movs	r3, #0
 8006e2a:	e01e      	b.n	8006e6a <process_get_descriptor+0x1a6>
 8006e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e2e:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 8006e34:	79f8      	ldrb	r0, [r7, #7]
 8006e36:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e38:	6839      	ldr	r1, [r7, #0]
 8006e3a:	f000 fe9b 	bl	8007b74 <tud_control_xfer>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	e013      	b.n	8006e6a <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 8006e42:	f7fe ff9d 	bl	8005d80 <tud_descriptor_device_qualifier_cb>
 8006e46:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 8006e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d101      	bne.n	8006e52 <process_get_descriptor+0x18e>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	e00b      	b.n	8006e6a <process_get_descriptor+0x1a6>
 8006e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e54:	617b      	str	r3, [r7, #20]
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8006e5a:	79f8      	ldrb	r0, [r7, #7]
 8006e5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006e5e:	6839      	ldr	r1, [r7, #0]
 8006e60:	f000 fe88 	bl	8007b74 <tud_control_xfer>
 8006e64:	4603      	mov	r3, r0
 8006e66:	e000      	b.n	8006e6a <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 8006e68:	2300      	movs	r3, #0
  }
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3750      	adds	r7, #80	@ 0x50
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	e000edf0 	.word	0xe000edf0

08006e78 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 8006e78:	b590      	push	{r4, r7, lr}
 8006e7a:	b0af      	sub	sp, #188	@ 0xbc
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	460b      	mov	r3, r1
 8006e82:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 8006e84:	2300      	movs	r3, #0
 8006e86:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
  switch (event->event_id) {
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	785b      	ldrb	r3, [r3, #1]
 8006e8e:	3b02      	subs	r3, #2
 8006e90:	2b05      	cmp	r3, #5
 8006e92:	f200 825c 	bhi.w	800734e <dcd_event_handler+0x4d6>
 8006e96:	a201      	add	r2, pc, #4	@ (adr r2, 8006e9c <dcd_event_handler+0x24>)
 8006e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e9c:	08006eb5 	.word	0x08006eb5
 8006ea0:	08006f09 	.word	0x08006f09
 8006ea4:	08006ed5 	.word	0x08006ed5
 8006ea8:	08006eef 	.word	0x08006eef
 8006eac:	080071c5 	.word	0x080071c5
 8006eb0:	080071db 	.word	0x080071db
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 8006eb4:	4b7d      	ldr	r3, [pc, #500]	@ (80070ac <dcd_event_handler+0x234>)
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed = 0;
 8006eba:	4b7c      	ldr	r3, [pc, #496]	@ (80070ac <dcd_event_handler+0x234>)
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	705a      	strb	r2, [r3, #1]
      _usbd_dev.cfg_num = 0;
 8006ec0:	4b7a      	ldr	r3, [pc, #488]	@ (80070ac <dcd_event_handler+0x234>)
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	711a      	strb	r2, [r3, #4]
      _usbd_dev.suspended = 0;
 8006ec6:	4b79      	ldr	r3, [pc, #484]	@ (80070ac <dcd_event_handler+0x234>)
 8006ec8:	2200      	movs	r2, #0
 8006eca:	709a      	strb	r2, [r3, #2]
      send = true;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      break;
 8006ed2:	e256      	b.n	8007382 <dcd_event_handler+0x50a>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 8006ed4:	4b75      	ldr	r3, [pc, #468]	@ (80070ac <dcd_event_handler+0x234>)
 8006ed6:	781b      	ldrb	r3, [r3, #0]
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	f000 823b 	beq.w	8007356 <dcd_event_handler+0x4de>
        _usbd_dev.suspended = 1;
 8006ee0:	4b72      	ldr	r3, [pc, #456]	@ (80070ac <dcd_event_handler+0x234>)
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	709a      	strb	r2, [r3, #2]
        send = true;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      }
      break;
 8006eec:	e233      	b.n	8007356 <dcd_event_handler+0x4de>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 8006eee:	4b6f      	ldr	r3, [pc, #444]	@ (80070ac <dcd_event_handler+0x234>)
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f000 8230 	beq.w	800735a <dcd_event_handler+0x4e2>
        _usbd_dev.suspended = 0;
 8006efa:	4b6c      	ldr	r3, [pc, #432]	@ (80070ac <dcd_event_handler+0x234>)
 8006efc:	2200      	movs	r2, #0
 8006efe:	709a      	strb	r2, [r3, #2]
        send = true;
 8006f00:	2301      	movs	r3, #1
 8006f02:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      }
      break;
 8006f06:	e228      	b.n	800735a <dcd_event_handler+0x4e2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006f08:	2300      	movs	r3, #0
 8006f0a:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 8006f0e:	e048      	b.n	8006fa2 <dcd_event_handler+0x12a>
 8006f10:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8006f14:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
  usbd_class_driver_t const *driver = NULL;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (drvid < _app_driver_count) {
 8006f1e:	4b64      	ldr	r3, [pc, #400]	@ (80070b0 <dcd_event_handler+0x238>)
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d20b      	bcs.n	8006f42 <dcd_event_handler+0xca>
    driver = &_app_driver[drvid];
 8006f2a:	4b62      	ldr	r3, [pc, #392]	@ (80070b4 <dcd_event_handler+0x23c>)
 8006f2c:	6819      	ldr	r1, [r3, #0]
 8006f2e:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8006f32:	4613      	mov	r3, r2
 8006f34:	00db      	lsls	r3, r3, #3
 8006f36:	4413      	add	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	440b      	add	r3, r1
 8006f3c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006f40:	e014      	b.n	8006f6c <dcd_event_handler+0xf4>
    drvid -= _app_driver_count;
 8006f42:	4b5b      	ldr	r3, [pc, #364]	@ (80070b0 <dcd_event_handler+0x238>)
 8006f44:	781b      	ldrb	r3, [r3, #0]
 8006f46:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8006f50:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d109      	bne.n	8006f6c <dcd_event_handler+0xf4>
      driver = &_usbd_driver[drvid];
 8006f58:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	00db      	lsls	r3, r3, #3
 8006f60:	4413      	add	r3, r2
 8006f62:	009b      	lsls	r3, r3, #2
 8006f64:	4a54      	ldr	r2, [pc, #336]	@ (80070b8 <dcd_event_handler+0x240>)
 8006f66:	4413      	add	r3, r2
 8006f68:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return driver;
 8006f6c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
        usbd_class_driver_t const* driver = get_driver(i);
 8006f70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
        if (driver && driver->sof) {
 8006f74:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d00d      	beq.n	8006f98 <dcd_event_handler+0x120>
 8006f7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f80:	6a1b      	ldr	r3, [r3, #32]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d008      	beq.n	8006f98 <dcd_event_handler+0x120>
          driver->sof(event->rhport, event->sof.frame_count);
 8006f86:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006f8a:	6a1b      	ldr	r3, [r3, #32]
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	7810      	ldrb	r0, [r2, #0]
 8006f90:	687a      	ldr	r2, [r7, #4]
 8006f92:	6852      	ldr	r2, [r2, #4]
 8006f94:	4611      	mov	r1, r2
 8006f96:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 8006f98:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
 8006fa2:	4b43      	ldr	r3, [pc, #268]	@ (80070b0 <dcd_event_handler+0x238>)
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	f897 20b6 	ldrb.w	r2, [r7, #182]	@ 0xb6
 8006fae:	429a      	cmp	r2, r3
 8006fb0:	d3ae      	bcc.n	8006f10 <dcd_event_handler+0x98>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 8006fb2:	4b3e      	ldr	r3, [pc, #248]	@ (80070ac <dcd_event_handler+0x234>)
 8006fb4:	789b      	ldrb	r3, [r3, #2]
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f000 8084 	beq.w	80070c6 <dcd_event_handler+0x24e>
        _usbd_dev.suspended = 0;
 8006fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80070ac <dcd_event_handler+0x234>)
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	709a      	strb	r2, [r3, #2]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 8006fc4:	f107 0318 	add.w	r3, r7, #24
 8006fc8:	2200      	movs	r2, #0
 8006fca:	601a      	str	r2, [r3, #0]
 8006fcc:	605a      	str	r2, [r3, #4]
 8006fce:	609a      	str	r2, [r3, #8]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	763b      	strb	r3, [r7, #24]
 8006fd6:	2305      	movs	r3, #5
 8006fd8:	767b      	strb	r3, [r7, #25]
 8006fda:	f107 0318 	add.w	r3, r7, #24
 8006fde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006fe2:	78fb      	ldrb	r3, [r7, #3]
 8006fe4:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8006fe8:	4b34      	ldr	r3, [pc, #208]	@ (80070bc <dcd_event_handler+0x244>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006ff0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006ff4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ff8:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8006ffc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 8007000:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8007004:	f083 0301 	eor.w	r3, r3, #1
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d004      	beq.n	8007018 <dcd_event_handler+0x1a0>
    qhdl->interrupt_set(false);
 800700e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	2000      	movs	r0, #0
 8007016:	4798      	blx	r3
  }

  const bool success = tu_fifo_write_n(&qhdl->ff, data, qhdl->item_size);
 8007018:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800701c:	3308      	adds	r3, #8
 800701e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007022:	8892      	ldrh	r2, [r2, #4]
 8007024:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007028:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800702c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007030:	4613      	mov	r3, r2
 8007032:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
  return tu_fifo_write_n_access_mode(f, data, n, NULL);
 8007036:	f8b7 2082 	ldrh.w	r2, [r7, #130]	@ 0x82
 800703a:	2300      	movs	r3, #0
 800703c:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8007040:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8007044:	f7fe fda9 	bl	8005b9a <tu_fifo_write_n_access_mode>
 8007048:	4603      	mov	r3, r0
 800704a:	2b00      	cmp	r3, #0
 800704c:	bf14      	ite	ne
 800704e:	2301      	movne	r3, #1
 8007050:	2300      	moveq	r3, #0
 8007052:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81

  if (!in_isr) {
 8007056:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800705a:	f083 0301 	eor.w	r3, r3, #1
 800705e:	b2db      	uxtb	r3, r3
 8007060:	2b00      	cmp	r3, #0
 8007062:	d004      	beq.n	800706e <dcd_event_handler+0x1f6>
    qhdl->interrupt_set(true);
 8007064:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	2001      	movs	r0, #1
 800706c:	4798      	blx	r3
  }

  return success;
 800706e:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 8007072:	f083 0301 	eor.w	r3, r3, #1
 8007076:	b2db      	uxtb	r3, r3
 8007078:	2b00      	cmp	r3, #0
 800707a:	d009      	beq.n	8007090 <dcd_event_handler+0x218>
 800707c:	4b10      	ldr	r3, [pc, #64]	@ (80070c0 <dcd_event_handler+0x248>)
 800707e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007080:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0301 	and.w	r3, r3, #1
 8007088:	2b00      	cmp	r3, #0
 800708a:	d01b      	beq.n	80070c4 <dcd_event_handler+0x24c>
 800708c:	be00      	bkpt	0x0000
 800708e:	e019      	b.n	80070c4 <dcd_event_handler+0x24c>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8007090:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007094:	7818      	ldrb	r0, [r3, #0]
 8007096:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800709a:	785b      	ldrb	r3, [r3, #1]
 800709c:	4619      	mov	r1, r3
 800709e:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 80070a2:	461a      	mov	r2, r3
 80070a4:	f7fe fe4c 	bl	8005d40 <tud_event_hook_cb>
  return true;
 80070a8:	e00d      	b.n	80070c6 <dcd_event_handler+0x24e>
 80070aa:	bf00      	nop
 80070ac:	2000113c 	.word	0x2000113c
 80070b0:	20001170 	.word	0x20001170
 80070b4:	2000116c 	.word	0x2000116c
 80070b8:	0800a354 	.word	0x0800a354
 80070bc:	20001234 	.word	0x20001234
 80070c0:	e000edf0 	.word	0xe000edf0
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80070c4:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 80070c6:	4ba7      	ldr	r3, [pc, #668]	@ (8007364 <dcd_event_handler+0x4ec>)
 80070c8:	799b      	ldrb	r3, [r3, #6]
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80070ce:	2300      	movs	r3, #0
 80070d0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80070d4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80070d8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80070da:	fa22 f303 	lsr.w	r3, r2, r3
 80070de:	f003 0301 	and.w	r3, r3, #1
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	bf14      	ite	ne
 80070e6:	2301      	movne	r3, #1
 80070e8:	2300      	moveq	r3, #0
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 8136 	beq.w	800735e <dcd_event_handler+0x4e6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 80070f2:	f107 030c 	add.w	r3, r7, #12
 80070f6:	2200      	movs	r2, #0
 80070f8:	601a      	str	r2, [r3, #0]
 80070fa:	605a      	str	r2, [r3, #4]
 80070fc:	609a      	str	r2, [r3, #8]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	781b      	ldrb	r3, [r3, #0]
 8007102:	733b      	strb	r3, [r7, #12]
 8007104:	2303      	movs	r3, #3
 8007106:	737b      	strb	r3, [r7, #13]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	685b      	ldr	r3, [r3, #4]
 800710c:	613b      	str	r3, [r7, #16]
 800710e:	f107 030c 	add.w	r3, r7, #12
 8007112:	673b      	str	r3, [r7, #112]	@ 0x70
 8007114:	78fb      	ldrb	r3, [r7, #3]
 8007116:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800711a:	4b93      	ldr	r3, [pc, #588]	@ (8007368 <dcd_event_handler+0x4f0>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007120:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007122:	667b      	str	r3, [r7, #100]	@ 0x64
 8007124:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8007128:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
  if (!in_isr) {
 800712c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8007130:	f083 0301 	eor.w	r3, r3, #1
 8007134:	b2db      	uxtb	r3, r3
 8007136:	2b00      	cmp	r3, #0
 8007138:	d003      	beq.n	8007142 <dcd_event_handler+0x2ca>
    qhdl->interrupt_set(false);
 800713a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2000      	movs	r0, #0
 8007140:	4798      	blx	r3
  const bool success = tu_fifo_write_n(&qhdl->ff, data, qhdl->item_size);
 8007142:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007144:	3308      	adds	r3, #8
 8007146:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007148:	8892      	ldrh	r2, [r2, #4]
 800714a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800714c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800714e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007150:	4613      	mov	r3, r2
 8007152:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007156:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 800715a:	2300      	movs	r3, #0
 800715c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800715e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8007160:	f7fe fd1b 	bl	8005b9a <tu_fifo_write_n_access_mode>
 8007164:	4603      	mov	r3, r0
 8007166:	2b00      	cmp	r3, #0
 8007168:	bf14      	ite	ne
 800716a:	2301      	movne	r3, #1
 800716c:	2300      	moveq	r3, #0
 800716e:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  if (!in_isr) {
 8007172:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8007176:	f083 0301 	eor.w	r3, r3, #1
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2b00      	cmp	r3, #0
 800717e:	d003      	beq.n	8007188 <dcd_event_handler+0x310>
    qhdl->interrupt_set(true);
 8007180:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	2001      	movs	r0, #1
 8007186:	4798      	blx	r3
  return success;
 8007188:	f897 3055 	ldrb.w	r3, [r7, #85]	@ 0x55
 800718c:	f083 0301 	eor.w	r3, r3, #1
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b00      	cmp	r3, #0
 8007194:	d009      	beq.n	80071aa <dcd_event_handler+0x332>
 8007196:	4b75      	ldr	r3, [pc, #468]	@ (800736c <dcd_event_handler+0x4f4>)
 8007198:	653b      	str	r3, [r7, #80]	@ 0x50
 800719a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f003 0301 	and.w	r3, r3, #1
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d00c      	beq.n	80071c0 <dcd_event_handler+0x348>
 80071a6:	be00      	bkpt	0x0000
 80071a8:	e00a      	b.n	80071c0 <dcd_event_handler+0x348>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 80071aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071ac:	7818      	ldrb	r0, [r3, #0]
 80071ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80071b0:	785b      	ldrb	r3, [r3, #1]
 80071b2:	4619      	mov	r1, r3
 80071b4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80071b8:	461a      	mov	r2, r3
 80071ba:	f7fe fdc1 	bl	8005d40 <tud_event_hook_cb>
  return true;
 80071be:	e000      	b.n	80071c2 <dcd_event_handler+0x34a>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 80071c0:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 80071c2:	e0cc      	b.n	800735e <dcd_event_handler+0x4e6>

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 80071c4:	4b6a      	ldr	r3, [pc, #424]	@ (8007370 <dcd_event_handler+0x4f8>)
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	3301      	adds	r3, #1
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	4b68      	ldr	r3, [pc, #416]	@ (8007370 <dcd_event_handler+0x4f8>)
 80071d0:	701a      	strb	r2, [r3, #0]
      send = true;
 80071d2:	2301      	movs	r3, #1
 80071d4:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      break;
 80071d8:	e0d3      	b.n	8007382 <dcd_event_handler+0x50a>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	791b      	ldrb	r3, [r3, #4]
 80071de:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5
 80071e2:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 80071e6:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80071ea:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80071ee:	f003 030f 	and.w	r3, r3, #15
 80071f2:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 80071f4:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
 80071f8:	f897 30b5 	ldrb.w	r3, [r7, #181]	@ 0xb5
 80071fc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007200:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007204:	09db      	lsrs	r3, r3, #7
 8007206:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8007208:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3

      send = true;
 800720c:	2301      	movs	r3, #1
 800720e:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      if(epnum > 0) {
 8007212:	f897 30b4 	ldrb.w	r3, [r7, #180]	@ 0xb4
 8007216:	2b00      	cmp	r3, #0
 8007218:	f000 80b2 	beq.w	8007380 <dcd_event_handler+0x508>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800721c:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 8007220:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8007224:	494f      	ldr	r1, [pc, #316]	@ (8007364 <dcd_event_handler+0x4ec>)
 8007226:	0052      	lsls	r2, r2, #1
 8007228:	440a      	add	r2, r1
 800722a:	4413      	add	r3, r2
 800722c:	3317      	adds	r3, #23
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
  usbd_class_driver_t const *driver = NULL;
 8007234:	2300      	movs	r3, #0
 8007236:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (drvid < _app_driver_count) {
 8007238:	4b4e      	ldr	r3, [pc, #312]	@ (8007374 <dcd_event_handler+0x4fc>)
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8007240:	429a      	cmp	r2, r3
 8007242:	d20a      	bcs.n	800725a <dcd_event_handler+0x3e2>
    driver = &_app_driver[drvid];
 8007244:	4b4c      	ldr	r3, [pc, #304]	@ (8007378 <dcd_event_handler+0x500>)
 8007246:	6819      	ldr	r1, [r3, #0]
 8007248:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 800724c:	4613      	mov	r3, r2
 800724e:	00db      	lsls	r3, r3, #3
 8007250:	4413      	add	r3, r2
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	440b      	add	r3, r1
 8007256:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007258:	e013      	b.n	8007282 <dcd_event_handler+0x40a>
    drvid -= _app_driver_count;
 800725a:	4b46      	ldr	r3, [pc, #280]	@ (8007374 <dcd_event_handler+0x4fc>)
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8007268:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800726c:	2b00      	cmp	r3, #0
 800726e:	d108      	bne.n	8007282 <dcd_event_handler+0x40a>
      driver = &_usbd_driver[drvid];
 8007270:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8007274:	4613      	mov	r3, r2
 8007276:	00db      	lsls	r3, r3, #3
 8007278:	4413      	add	r3, r2
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	4a3f      	ldr	r2, [pc, #252]	@ (800737c <dcd_event_handler+0x504>)
 800727e:	4413      	add	r3, r2
 8007280:	64bb      	str	r3, [r7, #72]	@ 0x48
  return driver;
 8007282:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8007284:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        if (driver && driver->xfer_isr) {
 8007288:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800728c:	2b00      	cmp	r3, #0
 800728e:	d077      	beq.n	8007380 <dcd_event_handler+0x508>
 8007290:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007294:	69db      	ldr	r3, [r3, #28]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d072      	beq.n	8007380 <dcd_event_handler+0x508>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800729a:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 800729e:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 80072a2:	4930      	ldr	r1, [pc, #192]	@ (8007364 <dcd_event_handler+0x4ec>)
 80072a4:	0052      	lsls	r2, r2, #1
 80072a6:	440a      	add	r2, r1
 80072a8:	4413      	add	r3, r2
 80072aa:	f103 0220 	add.w	r2, r3, #32
 80072ae:	78d3      	ldrb	r3, [r2, #3]
 80072b0:	f023 0301 	bic.w	r3, r3, #1
 80072b4:	70d3      	strb	r3, [r2, #3]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 80072b6:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 80072ba:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 80072be:	4929      	ldr	r1, [pc, #164]	@ (8007364 <dcd_event_handler+0x4ec>)
 80072c0:	0052      	lsls	r2, r2, #1
 80072c2:	440a      	add	r2, r1
 80072c4:	4413      	add	r3, r2
 80072c6:	f103 0220 	add.w	r2, r3, #32
 80072ca:	78d3      	ldrb	r3, [r2, #3]
 80072cc:	f023 0304 	bic.w	r3, r3, #4
 80072d0:	70d3      	strb	r3, [r2, #3]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 80072d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072d6:	69dc      	ldr	r4, [r3, #28]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	7818      	ldrb	r0, [r3, #0]
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	795a      	ldrb	r2, [r3, #5]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	f897 10b5 	ldrb.w	r1, [r7, #181]	@ 0xb5
 80072e8:	47a0      	blx	r4
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	bf14      	ite	ne
 80072f0:	2301      	movne	r3, #1
 80072f2:	2300      	moveq	r3, #0
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	f083 0301 	eor.w	r3, r3, #1
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8007300:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8007304:	f003 0301 	and.w	r3, r3, #1
 8007308:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800730c:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8007310:	2b00      	cmp	r3, #0
 8007312:	d035      	beq.n	8007380 <dcd_event_handler+0x508>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 8007314:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 8007318:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 800731c:	4911      	ldr	r1, [pc, #68]	@ (8007364 <dcd_event_handler+0x4ec>)
 800731e:	0052      	lsls	r2, r2, #1
 8007320:	440a      	add	r2, r1
 8007322:	4413      	add	r3, r2
 8007324:	f103 0220 	add.w	r2, r3, #32
 8007328:	78d3      	ldrb	r3, [r2, #3]
 800732a:	f043 0301 	orr.w	r3, r3, #1
 800732e:	70d3      	strb	r3, [r2, #3]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 8007330:	f897 20b4 	ldrb.w	r2, [r7, #180]	@ 0xb4
 8007334:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8007338:	490a      	ldr	r1, [pc, #40]	@ (8007364 <dcd_event_handler+0x4ec>)
 800733a:	0052      	lsls	r2, r2, #1
 800733c:	440a      	add	r2, r1
 800733e:	4413      	add	r3, r2
 8007340:	f103 0220 	add.w	r2, r3, #32
 8007344:	78d3      	ldrb	r3, [r2, #3]
 8007346:	f043 0304 	orr.w	r3, r3, #4
 800734a:	70d3      	strb	r3, [r2, #3]
          }
        }
      }
      break;
 800734c:	e018      	b.n	8007380 <dcd_event_handler+0x508>
    }

    default:
      send = true;
 800734e:	2301      	movs	r3, #1
 8007350:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
      break;
 8007354:	e015      	b.n	8007382 <dcd_event_handler+0x50a>
      break;
 8007356:	bf00      	nop
 8007358:	e013      	b.n	8007382 <dcd_event_handler+0x50a>
      break;
 800735a:	bf00      	nop
 800735c:	e011      	b.n	8007382 <dcd_event_handler+0x50a>
      break;
 800735e:	bf00      	nop
 8007360:	e00f      	b.n	8007382 <dcd_event_handler+0x50a>
 8007362:	bf00      	nop
 8007364:	2000113c 	.word	0x2000113c
 8007368:	20001234 	.word	0x20001234
 800736c:	e000edf0 	.word	0xe000edf0
 8007370:	2000116b 	.word	0x2000116b
 8007374:	20001170 	.word	0x20001170
 8007378:	2000116c 	.word	0x2000116c
 800737c:	0800a354 	.word	0x0800a354
      break;
 8007380:	bf00      	nop
  }

  if (send) {
 8007382:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8007386:	2b00      	cmp	r3, #0
 8007388:	d056      	beq.n	8007438 <dcd_event_handler+0x5c0>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	647b      	str	r3, [r7, #68]	@ 0x44
 800738e:	78fb      	ldrb	r3, [r7, #3]
 8007390:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8007394:	4b2a      	ldr	r3, [pc, #168]	@ (8007440 <dcd_event_handler+0x5c8>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800739a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800739c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800739e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80073a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (!in_isr) {
 80073a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80073aa:	f083 0301 	eor.w	r3, r3, #1
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d003      	beq.n	80073bc <dcd_event_handler+0x544>
    qhdl->interrupt_set(false);
 80073b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2000      	movs	r0, #0
 80073ba:	4798      	blx	r3
  const bool success = tu_fifo_write_n(&qhdl->ff, data, qhdl->item_size);
 80073bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073be:	3308      	adds	r3, #8
 80073c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80073c2:	8892      	ldrh	r2, [r2, #4]
 80073c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80073c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073ca:	4613      	mov	r3, r2
 80073cc:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80073ce:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80073d0:	2300      	movs	r3, #0
 80073d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80073d6:	f7fe fbe0 	bl	8005b9a <tu_fifo_write_n_access_mode>
 80073da:	4603      	mov	r3, r0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	bf14      	ite	ne
 80073e0:	2301      	movne	r3, #1
 80073e2:	2300      	moveq	r3, #0
 80073e4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  if (!in_isr) {
 80073e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80073ec:	f083 0301 	eor.w	r3, r3, #1
 80073f0:	b2db      	uxtb	r3, r3
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <dcd_event_handler+0x586>
    qhdl->interrupt_set(true);
 80073f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2001      	movs	r0, #1
 80073fc:	4798      	blx	r3
  return success;
 80073fe:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007402:	f083 0301 	eor.w	r3, r3, #1
 8007406:	b2db      	uxtb	r3, r3
 8007408:	2b00      	cmp	r3, #0
 800740a:	d009      	beq.n	8007420 <dcd_event_handler+0x5a8>
 800740c:	4b0d      	ldr	r3, [pc, #52]	@ (8007444 <dcd_event_handler+0x5cc>)
 800740e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0301 	and.w	r3, r3, #1
 8007418:	2b00      	cmp	r3, #0
 800741a:	d00c      	beq.n	8007436 <dcd_event_handler+0x5be>
 800741c:	be00      	bkpt	0x0000
 800741e:	e00a      	b.n	8007436 <dcd_event_handler+0x5be>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 8007420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007422:	7818      	ldrb	r0, [r3, #0]
 8007424:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007426:	785b      	ldrb	r3, [r3, #1]
 8007428:	4619      	mov	r1, r3
 800742a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800742e:	461a      	mov	r2, r3
 8007430:	f7fe fc86 	bl	8005d40 <tud_event_hook_cb>
  return true;
 8007434:	e000      	b.n	8007438 <dcd_event_handler+0x5c0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 8007436:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 8007438:	bf00      	nop
 800743a:	37bc      	adds	r7, #188	@ 0xbc
 800743c:	46bd      	mov	sp, r7
 800743e:	bd90      	pop	{r4, r7, pc}
 8007440:	20001234 	.word	0x20001234
 8007444:	e000edf0 	.word	0xe000edf0

08007448 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 8007448:	b580      	push	{r7, lr}
 800744a:	b082      	sub	sp, #8
 800744c:	af00      	add	r7, sp, #0
 800744e:	4603      	mov	r3, r0
 8007450:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 8007452:	79fb      	ldrb	r3, [r7, #7]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d005      	beq.n	8007464 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 8007458:	4b07      	ldr	r3, [pc, #28]	@ (8007478 <usbd_int_set+0x30>)
 800745a:	781b      	ldrb	r3, [r3, #0]
 800745c:	4618      	mov	r0, r3
 800745e:	f001 f99f 	bl	80087a0 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 8007462:	e004      	b.n	800746e <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8007464:	4b04      	ldr	r3, [pc, #16]	@ (8007478 <usbd_int_set+0x30>)
 8007466:	781b      	ldrb	r3, [r3, #0]
 8007468:	4618      	mov	r0, r3
 800746a:	f001 f9c1 	bl	80087f0 <dcd_int_disable>
}
 800746e:	bf00      	nop
 8007470:	3708      	adds	r7, #8
 8007472:	46bd      	mov	sp, r7
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	20000021 	.word	0x20000021

0800747c <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	4603      	mov	r3, r0
 8007484:	71fb      	strb	r3, [r7, #7]
 8007486:	4b0e      	ldr	r3, [pc, #56]	@ (80074c0 <usbd_spin_lock+0x44>)
 8007488:	60fb      	str	r3, [r7, #12]
 800748a:	79fb      	ldrb	r3, [r7, #7]
 800748c:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800748e:	7afb      	ldrb	r3, [r7, #11]
 8007490:	f083 0301 	eor.w	r3, r3, #1
 8007494:	b2db      	uxtb	r3, r3
 8007496:	2b00      	cmp	r3, #0
 8007498:	d007      	beq.n	80074aa <usbd_spin_lock+0x2e>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d103      	bne.n	80074aa <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2000      	movs	r0, #0
 80074a8:	4798      	blx	r3
  ctx->nested_count++;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	1c5a      	adds	r2, r3, #1
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	605a      	str	r2, [r3, #4]
}
 80074b4:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 80074b6:	bf00      	nop
 80074b8:	3710      	adds	r7, #16
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	20000024 	.word	0x20000024

080074c4 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	4603      	mov	r3, r0
 80074cc:	71fb      	strb	r3, [r7, #7]
 80074ce:	4b10      	ldr	r3, [pc, #64]	@ (8007510 <usbd_spin_unlock+0x4c>)
 80074d0:	60fb      	str	r3, [r7, #12]
 80074d2:	79fb      	ldrb	r3, [r7, #7]
 80074d4:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d013      	beq.n	8007506 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	1e5a      	subs	r2, r3, #1
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 80074e8:	7afb      	ldrb	r3, [r7, #11]
 80074ea:	f083 0301 	eor.w	r3, r3, #1
 80074ee:	b2db      	uxtb	r3, r3
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d009      	beq.n	8007508 <usbd_spin_unlock+0x44>
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d105      	bne.n	8007508 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2001      	movs	r0, #1
 8007502:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 8007504:	e000      	b.n	8007508 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 8007506:	bf00      	nop
 8007508:	bf00      	nop
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	20000024 	.word	0x20000024

08007514 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 8007514:	b580      	push	{r7, lr}
 8007516:	b088      	sub	sp, #32
 8007518:	af00      	add	r7, sp, #0
 800751a:	4603      	mov	r3, r0
 800751c:	6039      	str	r1, [r7, #0]
 800751e:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 8007520:	4b1b      	ldr	r3, [pc, #108]	@ (8007590 <usbd_edpt_open+0x7c>)
 8007522:	781b      	ldrb	r3, [r3, #0]
 8007524:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	789b      	ldrb	r3, [r3, #2]
 800752a:	75fb      	strb	r3, [r7, #23]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800752c:	7dfb      	ldrb	r3, [r7, #23]
 800752e:	f003 030f 	and.w	r3, r3, #15
 8007532:	b2db      	uxtb	r3, r3
 8007534:	2b05      	cmp	r3, #5
 8007536:	d90a      	bls.n	800754e <usbd_edpt_open+0x3a>
 8007538:	4b16      	ldr	r3, [pc, #88]	@ (8007594 <usbd_edpt_open+0x80>)
 800753a:	61bb      	str	r3, [r7, #24]
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 0301 	and.w	r3, r3, #1
 8007544:	2b00      	cmp	r3, #0
 8007546:	d000      	beq.n	800754a <usbd_edpt_open+0x36>
 8007548:	be00      	bkpt	0x0000
 800754a:	2300      	movs	r3, #0
 800754c:	e01c      	b.n	8007588 <usbd_edpt_open+0x74>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t)_usbd_dev.speed));
 800754e:	4b12      	ldr	r3, [pc, #72]	@ (8007598 <usbd_edpt_open+0x84>)
 8007550:	795a      	ldrb	r2, [r3, #5]
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	613b      	str	r3, [r7, #16]
 8007556:	4613      	mov	r3, r2
 8007558:	73fb      	strb	r3, [r7, #15]
bool tu_edpt_validate(const tusb_desc_endpoint_t *desc_ep, tusb_speed_t speed);
#else
TU_ATTR_ALWAYS_INLINE static inline bool tu_edpt_validate(const tusb_desc_endpoint_t *desc_ep, tusb_speed_t speed) {
  (void)desc_ep;
  (void)speed;
  return true;
 800755a:	2301      	movs	r3, #1
 800755c:	f083 0301 	eor.w	r3, r3, #1
 8007560:	b2db      	uxtb	r3, r3
 8007562:	2b00      	cmp	r3, #0
 8007564:	d00a      	beq.n	800757c <usbd_edpt_open+0x68>
 8007566:	4b0b      	ldr	r3, [pc, #44]	@ (8007594 <usbd_edpt_open+0x80>)
 8007568:	61fb      	str	r3, [r7, #28]
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 0301 	and.w	r3, r3, #1
 8007572:	2b00      	cmp	r3, #0
 8007574:	d000      	beq.n	8007578 <usbd_edpt_open+0x64>
 8007576:	be00      	bkpt	0x0000
 8007578:	2300      	movs	r3, #0
 800757a:	e005      	b.n	8007588 <usbd_edpt_open+0x74>

  return dcd_edpt_open(rhport, desc_ep);
 800757c:	79fb      	ldrb	r3, [r7, #7]
 800757e:	6839      	ldr	r1, [r7, #0]
 8007580:	4618      	mov	r0, r3
 8007582:	f001 fa11 	bl	80089a8 <dcd_edpt_open>
 8007586:	4603      	mov	r3, r0
}
 8007588:	4618      	mov	r0, r3
 800758a:	3720      	adds	r7, #32
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}
 8007590:	20000021 	.word	0x20000021
 8007594:	e000edf0 	.word	0xe000edf0
 8007598:	2000113c 	.word	0x2000113c

0800759c <usbd_edpt_xfer>:
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];

  return tu_edpt_release(ep_state, _usbd_mutex);
}

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800759c:	b580      	push	{r7, lr}
 800759e:	b088      	sub	sp, #32
 80075a0:	af02      	add	r7, sp, #8
 80075a2:	603a      	str	r2, [r7, #0]
 80075a4:	461a      	mov	r2, r3
 80075a6:	4603      	mov	r3, r0
 80075a8:	71fb      	strb	r3, [r7, #7]
 80075aa:	460b      	mov	r3, r1
 80075ac:	71bb      	strb	r3, [r7, #6]
 80075ae:	4613      	mov	r3, r2
 80075b0:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 80075b2:	4b34      	ldr	r3, [pc, #208]	@ (8007684 <usbd_edpt_xfer+0xe8>)
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	71fb      	strb	r3, [r7, #7]
 80075b8:	79bb      	ldrb	r3, [r7, #6]
 80075ba:	72bb      	strb	r3, [r7, #10]
 80075bc:	7abb      	ldrb	r3, [r7, #10]
 80075be:	f003 030f 	and.w	r3, r3, #15
 80075c2:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80075c4:	75fb      	strb	r3, [r7, #23]
 80075c6:	79bb      	ldrb	r3, [r7, #6]
 80075c8:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80075ca:	7afb      	ldrb	r3, [r7, #11]
 80075cc:	09db      	lsrs	r3, r3, #7
 80075ce:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80075d0:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80075d2:	7dfa      	ldrb	r2, [r7, #23]
 80075d4:	7dbb      	ldrb	r3, [r7, #22]
 80075d6:	492c      	ldr	r1, [pc, #176]	@ (8007688 <usbd_edpt_xfer+0xec>)
 80075d8:	0052      	lsls	r2, r2, #1
 80075da:	440a      	add	r2, r1
 80075dc:	4413      	add	r3, r2
 80075de:	3320      	adds	r3, #32
 80075e0:	78db      	ldrb	r3, [r3, #3]
 80075e2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d00a      	beq.n	8007602 <usbd_edpt_xfer+0x66>
 80075ec:	4b27      	ldr	r3, [pc, #156]	@ (800768c <usbd_edpt_xfer+0xf0>)
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f003 0301 	and.w	r3, r3, #1
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d000      	beq.n	80075fe <usbd_edpt_xfer+0x62>
 80075fc:	be00      	bkpt	0x0000
 80075fe:	2300      	movs	r3, #0
 8007600:	e03c      	b.n	800767c <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8007602:	7dfa      	ldrb	r2, [r7, #23]
 8007604:	7dbb      	ldrb	r3, [r7, #22]
 8007606:	4920      	ldr	r1, [pc, #128]	@ (8007688 <usbd_edpt_xfer+0xec>)
 8007608:	0052      	lsls	r2, r2, #1
 800760a:	440a      	add	r2, r1
 800760c:	4413      	add	r3, r2
 800760e:	f103 0220 	add.w	r2, r3, #32
 8007612:	78d3      	ldrb	r3, [r2, #3]
 8007614:	f043 0301 	orr.w	r3, r3, #1
 8007618:	70d3      	strb	r3, [r2, #3]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800761a:	88ba      	ldrh	r2, [r7, #4]
 800761c:	79b9      	ldrb	r1, [r7, #6]
 800761e:	79f8      	ldrb	r0, [r7, #7]
 8007620:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	4613      	mov	r3, r2
 8007628:	683a      	ldr	r2, [r7, #0]
 800762a:	f001 facf 	bl	8008bcc <dcd_edpt_xfer>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d001      	beq.n	8007638 <usbd_edpt_xfer+0x9c>
    return true;
 8007634:	2301      	movs	r3, #1
 8007636:	e021      	b.n	800767c <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8007638:	7dfa      	ldrb	r2, [r7, #23]
 800763a:	7dbb      	ldrb	r3, [r7, #22]
 800763c:	4912      	ldr	r1, [pc, #72]	@ (8007688 <usbd_edpt_xfer+0xec>)
 800763e:	0052      	lsls	r2, r2, #1
 8007640:	440a      	add	r2, r1
 8007642:	4413      	add	r3, r2
 8007644:	f103 0220 	add.w	r2, r3, #32
 8007648:	78d3      	ldrb	r3, [r2, #3]
 800764a:	f023 0301 	bic.w	r3, r3, #1
 800764e:	70d3      	strb	r3, [r2, #3]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8007650:	7dfa      	ldrb	r2, [r7, #23]
 8007652:	7dbb      	ldrb	r3, [r7, #22]
 8007654:	490c      	ldr	r1, [pc, #48]	@ (8007688 <usbd_edpt_xfer+0xec>)
 8007656:	0052      	lsls	r2, r2, #1
 8007658:	440a      	add	r2, r1
 800765a:	4413      	add	r3, r2
 800765c:	f103 0220 	add.w	r2, r3, #32
 8007660:	78d3      	ldrb	r3, [r2, #3]
 8007662:	f023 0304 	bic.w	r3, r3, #4
 8007666:	70d3      	strb	r3, [r2, #3]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 8007668:	4b08      	ldr	r3, [pc, #32]	@ (800768c <usbd_edpt_xfer+0xf0>)
 800766a:	613b      	str	r3, [r7, #16]
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 0301 	and.w	r3, r3, #1
 8007674:	2b00      	cmp	r3, #0
 8007676:	d000      	beq.n	800767a <usbd_edpt_xfer+0xde>
 8007678:	be00      	bkpt	0x0000
    return false;
 800767a:	2300      	movs	r3, #0
  }
}
 800767c:	4618      	mov	r0, r3
 800767e:	3718      	adds	r7, #24
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	20000021 	.word	0x20000021
 8007688:	2000113c 	.word	0x2000113c
 800768c:	e000edf0 	.word	0xe000edf0

08007690 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8007690:	b580      	push	{r7, lr}
 8007692:	b088      	sub	sp, #32
 8007694:	af02      	add	r7, sp, #8
 8007696:	603a      	str	r2, [r7, #0]
 8007698:	461a      	mov	r2, r3
 800769a:	4603      	mov	r3, r0
 800769c:	71fb      	strb	r3, [r7, #7]
 800769e:	460b      	mov	r3, r1
 80076a0:	71bb      	strb	r3, [r7, #6]
 80076a2:	4613      	mov	r3, r2
 80076a4:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 80076a6:	4b34      	ldr	r3, [pc, #208]	@ (8007778 <usbd_edpt_xfer_fifo+0xe8>)
 80076a8:	781b      	ldrb	r3, [r3, #0]
 80076aa:	71fb      	strb	r3, [r7, #7]
 80076ac:	79bb      	ldrb	r3, [r7, #6]
 80076ae:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80076b0:	7abb      	ldrb	r3, [r7, #10]
 80076b2:	f003 030f 	and.w	r3, r3, #15
 80076b6:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80076b8:	75fb      	strb	r3, [r7, #23]
 80076ba:	79bb      	ldrb	r3, [r7, #6]
 80076bc:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80076be:	7afb      	ldrb	r3, [r7, #11]
 80076c0:	09db      	lsrs	r3, r3, #7
 80076c2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80076c4:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue FIFO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 80076c6:	7dfa      	ldrb	r2, [r7, #23]
 80076c8:	7dbb      	ldrb	r3, [r7, #22]
 80076ca:	492c      	ldr	r1, [pc, #176]	@ (800777c <usbd_edpt_xfer_fifo+0xec>)
 80076cc:	0052      	lsls	r2, r2, #1
 80076ce:	440a      	add	r2, r1
 80076d0:	4413      	add	r3, r2
 80076d2:	3320      	adds	r3, #32
 80076d4:	78db      	ldrb	r3, [r3, #3]
 80076d6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80076da:	b2db      	uxtb	r3, r3
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d00a      	beq.n	80076f6 <usbd_edpt_xfer_fifo+0x66>
 80076e0:	4b27      	ldr	r3, [pc, #156]	@ (8007780 <usbd_edpt_xfer_fifo+0xf0>)
 80076e2:	60fb      	str	r3, [r7, #12]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 0301 	and.w	r3, r3, #1
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d000      	beq.n	80076f2 <usbd_edpt_xfer_fifo+0x62>
 80076f0:	be00      	bkpt	0x0000
 80076f2:	2300      	movs	r3, #0
 80076f4:	e03c      	b.n	8007770 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80076f6:	7dfa      	ldrb	r2, [r7, #23]
 80076f8:	7dbb      	ldrb	r3, [r7, #22]
 80076fa:	4920      	ldr	r1, [pc, #128]	@ (800777c <usbd_edpt_xfer_fifo+0xec>)
 80076fc:	0052      	lsls	r2, r2, #1
 80076fe:	440a      	add	r2, r1
 8007700:	4413      	add	r3, r2
 8007702:	f103 0220 	add.w	r2, r3, #32
 8007706:	78d3      	ldrb	r3, [r2, #3]
 8007708:	f043 0301 	orr.w	r3, r3, #1
 800770c:	70d3      	strb	r3, [r2, #3]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800770e:	88ba      	ldrh	r2, [r7, #4]
 8007710:	79b9      	ldrb	r1, [r7, #6]
 8007712:	79f8      	ldrb	r0, [r7, #7]
 8007714:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007718:	9300      	str	r3, [sp, #0]
 800771a:	4613      	mov	r3, r2
 800771c:	683a      	ldr	r2, [r7, #0]
 800771e:	f001 faad 	bl	8008c7c <dcd_edpt_xfer_fifo>
 8007722:	4603      	mov	r3, r0
 8007724:	2b00      	cmp	r3, #0
 8007726:	d001      	beq.n	800772c <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 8007728:	2301      	movs	r3, #1
 800772a:	e021      	b.n	8007770 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800772c:	7dfa      	ldrb	r2, [r7, #23]
 800772e:	7dbb      	ldrb	r3, [r7, #22]
 8007730:	4912      	ldr	r1, [pc, #72]	@ (800777c <usbd_edpt_xfer_fifo+0xec>)
 8007732:	0052      	lsls	r2, r2, #1
 8007734:	440a      	add	r2, r1
 8007736:	4413      	add	r3, r2
 8007738:	f103 0220 	add.w	r2, r3, #32
 800773c:	78d3      	ldrb	r3, [r2, #3]
 800773e:	f023 0301 	bic.w	r3, r3, #1
 8007742:	70d3      	strb	r3, [r2, #3]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8007744:	7dfa      	ldrb	r2, [r7, #23]
 8007746:	7dbb      	ldrb	r3, [r7, #22]
 8007748:	490c      	ldr	r1, [pc, #48]	@ (800777c <usbd_edpt_xfer_fifo+0xec>)
 800774a:	0052      	lsls	r2, r2, #1
 800774c:	440a      	add	r2, r1
 800774e:	4413      	add	r3, r2
 8007750:	f103 0220 	add.w	r2, r3, #32
 8007754:	78d3      	ldrb	r3, [r2, #3]
 8007756:	f023 0304 	bic.w	r3, r3, #4
 800775a:	70d3      	strb	r3, [r2, #3]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800775c:	4b08      	ldr	r3, [pc, #32]	@ (8007780 <usbd_edpt_xfer_fifo+0xf0>)
 800775e:	613b      	str	r3, [r7, #16]
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f003 0301 	and.w	r3, r3, #1
 8007768:	2b00      	cmp	r3, #0
 800776a:	d000      	beq.n	800776e <usbd_edpt_xfer_fifo+0xde>
 800776c:	be00      	bkpt	0x0000
    return false;
 800776e:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 8007770:	4618      	mov	r0, r3
 8007772:	3718      	adds	r7, #24
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}
 8007778:	20000021 	.word	0x20000021
 800777c:	2000113c 	.word	0x2000113c
 8007780:	e000edf0 	.word	0xe000edf0

08007784 <usbd_edpt_stall>:
  uint8_t const dir = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].busy;
}

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	4603      	mov	r3, r0
 800778c:	460a      	mov	r2, r1
 800778e:	71fb      	strb	r3, [r7, #7]
 8007790:	4613      	mov	r3, r2
 8007792:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8007794:	4b18      	ldr	r3, [pc, #96]	@ (80077f8 <usbd_edpt_stall+0x74>)
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	71fb      	strb	r3, [r7, #7]
 800779a:	79bb      	ldrb	r3, [r7, #6]
 800779c:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800779e:	7b3b      	ldrb	r3, [r7, #12]
 80077a0:	f003 030f 	and.w	r3, r3, #15
 80077a4:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 80077a6:	73fb      	strb	r3, [r7, #15]
 80077a8:	79bb      	ldrb	r3, [r7, #6]
 80077aa:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 80077ac:	7b7b      	ldrb	r3, [r7, #13]
 80077ae:	09db      	lsrs	r3, r3, #7
 80077b0:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80077b2:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 80077b4:	79ba      	ldrb	r2, [r7, #6]
 80077b6:	79fb      	ldrb	r3, [r7, #7]
 80077b8:	4611      	mov	r1, r2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f001 faac 	bl	8008d18 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 80077c0:	7bfa      	ldrb	r2, [r7, #15]
 80077c2:	7bbb      	ldrb	r3, [r7, #14]
 80077c4:	490d      	ldr	r1, [pc, #52]	@ (80077fc <usbd_edpt_stall+0x78>)
 80077c6:	0052      	lsls	r2, r2, #1
 80077c8:	440a      	add	r2, r1
 80077ca:	4413      	add	r3, r2
 80077cc:	f103 0220 	add.w	r2, r3, #32
 80077d0:	78d3      	ldrb	r3, [r2, #3]
 80077d2:	f043 0302 	orr.w	r3, r3, #2
 80077d6:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 80077d8:	7bfa      	ldrb	r2, [r7, #15]
 80077da:	7bbb      	ldrb	r3, [r7, #14]
 80077dc:	4907      	ldr	r1, [pc, #28]	@ (80077fc <usbd_edpt_stall+0x78>)
 80077de:	0052      	lsls	r2, r2, #1
 80077e0:	440a      	add	r2, r1
 80077e2:	4413      	add	r3, r2
 80077e4:	f103 0220 	add.w	r2, r3, #32
 80077e8:	78d3      	ldrb	r3, [r2, #3]
 80077ea:	f043 0301 	orr.w	r3, r3, #1
 80077ee:	70d3      	strb	r3, [r2, #3]
}
 80077f0:	bf00      	nop
 80077f2:	3710      	adds	r7, #16
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	20000021 	.word	0x20000021
 80077fc:	2000113c 	.word	0x2000113c

08007800 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	4603      	mov	r3, r0
 8007808:	460a      	mov	r2, r1
 800780a:	71fb      	strb	r3, [r7, #7]
 800780c:	4613      	mov	r3, r2
 800780e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 8007810:	4b18      	ldr	r3, [pc, #96]	@ (8007874 <usbd_edpt_clear_stall+0x74>)
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	71fb      	strb	r3, [r7, #7]
 8007816:	79bb      	ldrb	r3, [r7, #6]
 8007818:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800781a:	7b3b      	ldrb	r3, [r7, #12]
 800781c:	f003 030f 	and.w	r3, r3, #15
 8007820:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007822:	73fb      	strb	r3, [r7, #15]
 8007824:	79bb      	ldrb	r3, [r7, #6]
 8007826:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007828:	7b7b      	ldrb	r3, [r7, #13]
 800782a:	09db      	lsrs	r3, r3, #7
 800782c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800782e:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 8007830:	79ba      	ldrb	r2, [r7, #6]
 8007832:	79fb      	ldrb	r3, [r7, #7]
 8007834:	4611      	mov	r1, r2
 8007836:	4618      	mov	r0, r3
 8007838:	f001 faa4 	bl	8008d84 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800783c:	7bfa      	ldrb	r2, [r7, #15]
 800783e:	7bbb      	ldrb	r3, [r7, #14]
 8007840:	490d      	ldr	r1, [pc, #52]	@ (8007878 <usbd_edpt_clear_stall+0x78>)
 8007842:	0052      	lsls	r2, r2, #1
 8007844:	440a      	add	r2, r1
 8007846:	4413      	add	r3, r2
 8007848:	f103 0220 	add.w	r2, r3, #32
 800784c:	78d3      	ldrb	r3, [r2, #3]
 800784e:	f023 0302 	bic.w	r3, r3, #2
 8007852:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 8007854:	7bfa      	ldrb	r2, [r7, #15]
 8007856:	7bbb      	ldrb	r3, [r7, #14]
 8007858:	4907      	ldr	r1, [pc, #28]	@ (8007878 <usbd_edpt_clear_stall+0x78>)
 800785a:	0052      	lsls	r2, r2, #1
 800785c:	440a      	add	r2, r1
 800785e:	4413      	add	r3, r2
 8007860:	f103 0220 	add.w	r2, r3, #32
 8007864:	78d3      	ldrb	r3, [r2, #3]
 8007866:	f023 0301 	bic.w	r3, r3, #1
 800786a:	70d3      	strb	r3, [r2, #3]
}
 800786c:	bf00      	nop
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}
 8007874:	20000021 	.word	0x20000021
 8007878:	2000113c 	.word	0x2000113c

0800787c <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800787c:	b480      	push	{r7}
 800787e:	b085      	sub	sp, #20
 8007880:	af00      	add	r7, sp, #0
 8007882:	4603      	mov	r3, r0
 8007884:	460a      	mov	r2, r1
 8007886:	71fb      	strb	r3, [r7, #7]
 8007888:	4613      	mov	r3, r2
 800788a:	71bb      	strb	r3, [r7, #6]
 800788c:	79bb      	ldrb	r3, [r7, #6]
 800788e:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007890:	7b3b      	ldrb	r3, [r7, #12]
 8007892:	f003 030f 	and.w	r3, r3, #15
 8007896:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8007898:	73fb      	strb	r3, [r7, #15]
 800789a:	79bb      	ldrb	r3, [r7, #6]
 800789c:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800789e:	7b7b      	ldrb	r3, [r7, #13]
 80078a0:	09db      	lsrs	r3, r3, #7
 80078a2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 80078a4:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 80078a6:	7bfa      	ldrb	r2, [r7, #15]
 80078a8:	7bbb      	ldrb	r3, [r7, #14]
 80078aa:	490a      	ldr	r1, [pc, #40]	@ (80078d4 <usbd_edpt_stalled+0x58>)
 80078ac:	0052      	lsls	r2, r2, #1
 80078ae:	440a      	add	r2, r1
 80078b0:	4413      	add	r3, r2
 80078b2:	3320      	adds	r3, #32
 80078b4:	78db      	ldrb	r3, [r3, #3]
 80078b6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80078ba:	b2db      	uxtb	r3, r3
 80078bc:	2b00      	cmp	r3, #0
 80078be:	bf14      	ite	ne
 80078c0:	2301      	movne	r3, #1
 80078c2:	2300      	moveq	r3, #0
 80078c4:	b2db      	uxtb	r3, r3
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3714      	adds	r7, #20
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	2000113c 	.word	0x2000113c

080078d8 <usbd_edpt_iso_alloc>:
  if(!_usbd_dev.sof_consumer != !consumer_old) {
    dcd_sof_enable(rhport, _usbd_dev.sof_consumer);
  }
}

bool usbd_edpt_iso_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t largest_packet_size) {
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	4603      	mov	r3, r0
 80078e0:	71fb      	strb	r3, [r7, #7]
 80078e2:	460b      	mov	r3, r1
 80078e4:	71bb      	strb	r3, [r7, #6]
 80078e6:	4613      	mov	r3, r2
 80078e8:	80bb      	strh	r3, [r7, #4]
#ifdef TUP_DCD_EDPT_ISO_ALLOC
  rhport = _usbd_rhport;
 80078ea:	4b10      	ldr	r3, [pc, #64]	@ (800792c <usbd_edpt_iso_alloc+0x54>)
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	71fb      	strb	r3, [r7, #7]
 80078f0:	79bb      	ldrb	r3, [r7, #6]
 80078f2:	72fb      	strb	r3, [r7, #11]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80078f4:	7afb      	ldrb	r3, [r7, #11]
 80078f6:	f003 030f 	and.w	r3, r3, #15
 80078fa:	b2db      	uxtb	r3, r3

  TU_ASSERT(tu_edpt_number(ep_addr) < CFG_TUD_ENDPPOINT_MAX);
 80078fc:	2b05      	cmp	r3, #5
 80078fe:	d90a      	bls.n	8007916 <usbd_edpt_iso_alloc+0x3e>
 8007900:	4b0b      	ldr	r3, [pc, #44]	@ (8007930 <usbd_edpt_iso_alloc+0x58>)
 8007902:	60fb      	str	r3, [r7, #12]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 0301 	and.w	r3, r3, #1
 800790c:	2b00      	cmp	r3, #0
 800790e:	d000      	beq.n	8007912 <usbd_edpt_iso_alloc+0x3a>
 8007910:	be00      	bkpt	0x0000
 8007912:	2300      	movs	r3, #0
 8007914:	e006      	b.n	8007924 <usbd_edpt_iso_alloc+0x4c>
  return dcd_edpt_iso_alloc(rhport, ep_addr, largest_packet_size);
 8007916:	88ba      	ldrh	r2, [r7, #4]
 8007918:	79b9      	ldrb	r1, [r7, #6]
 800791a:	79fb      	ldrb	r3, [r7, #7]
 800791c:	4618      	mov	r0, r3
 800791e:	f001 f915 	bl	8008b4c <dcd_edpt_iso_alloc>
 8007922:	4603      	mov	r3, r0
#else
  (void) rhport; (void) ep_addr; (void) largest_packet_size;
  return false;
#endif
}
 8007924:	4618      	mov	r0, r3
 8007926:	3710      	adds	r7, #16
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	20000021 	.word	0x20000021
 8007930:	e000edf0 	.word	0xe000edf0

08007934 <usbd_edpt_iso_activate>:

bool usbd_edpt_iso_activate(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 8007934:	b580      	push	{r7, lr}
 8007936:	b088      	sub	sp, #32
 8007938:	af00      	add	r7, sp, #0
 800793a:	4603      	mov	r3, r0
 800793c:	6039      	str	r1, [r7, #0]
 800793e:	71fb      	strb	r3, [r7, #7]
#ifdef TUP_DCD_EDPT_ISO_ALLOC
  rhport = _usbd_rhport;
 8007940:	4b32      	ldr	r3, [pc, #200]	@ (8007a0c <usbd_edpt_iso_activate+0xd8>)
 8007942:	781b      	ldrb	r3, [r3, #0]
 8007944:	71fb      	strb	r3, [r7, #7]

  uint8_t const epnum = tu_edpt_number(desc_ep->bEndpointAddress);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	789b      	ldrb	r3, [r3, #2]
 800794a:	74bb      	strb	r3, [r7, #18]
 800794c:	7cbb      	ldrb	r3, [r7, #18]
 800794e:	f003 030f 	and.w	r3, r3, #15
 8007952:	b2db      	uxtb	r3, r3
 8007954:	77fb      	strb	r3, [r7, #31]
  uint8_t const dir = tu_edpt_dir(desc_ep->bEndpointAddress);
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	789b      	ldrb	r3, [r3, #2]
 800795a:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800795c:	7cfb      	ldrb	r3, [r7, #19]
 800795e:	09db      	lsrs	r3, r3, #7
 8007960:	b2db      	uxtb	r3, r3
 8007962:	77bb      	strb	r3, [r7, #30]

  TU_ASSERT(epnum < CFG_TUD_ENDPPOINT_MAX);
 8007964:	7ffb      	ldrb	r3, [r7, #31]
 8007966:	2b05      	cmp	r3, #5
 8007968:	d90a      	bls.n	8007980 <usbd_edpt_iso_activate+0x4c>
 800796a:	4b29      	ldr	r3, [pc, #164]	@ (8007a10 <usbd_edpt_iso_activate+0xdc>)
 800796c:	617b      	str	r3, [r7, #20]
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0301 	and.w	r3, r3, #1
 8007976:	2b00      	cmp	r3, #0
 8007978:	d000      	beq.n	800797c <usbd_edpt_iso_activate+0x48>
 800797a:	be00      	bkpt	0x0000
 800797c:	2300      	movs	r3, #0
 800797e:	e040      	b.n	8007a02 <usbd_edpt_iso_activate+0xce>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t)_usbd_dev.speed));
 8007980:	4b24      	ldr	r3, [pc, #144]	@ (8007a14 <usbd_edpt_iso_activate+0xe0>)
 8007982:	795a      	ldrb	r2, [r3, #5]
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	60fb      	str	r3, [r7, #12]
 8007988:	4613      	mov	r3, r2
 800798a:	72fb      	strb	r3, [r7, #11]
 800798c:	2301      	movs	r3, #1
 800798e:	f083 0301 	eor.w	r3, r3, #1
 8007992:	b2db      	uxtb	r3, r3
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00a      	beq.n	80079ae <usbd_edpt_iso_activate+0x7a>
 8007998:	4b1d      	ldr	r3, [pc, #116]	@ (8007a10 <usbd_edpt_iso_activate+0xdc>)
 800799a:	61bb      	str	r3, [r7, #24]
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 0301 	and.w	r3, r3, #1
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d000      	beq.n	80079aa <usbd_edpt_iso_activate+0x76>
 80079a8:	be00      	bkpt	0x0000
 80079aa:	2300      	movs	r3, #0
 80079ac:	e029      	b.n	8007a02 <usbd_edpt_iso_activate+0xce>

  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 80079ae:	7ffa      	ldrb	r2, [r7, #31]
 80079b0:	7fbb      	ldrb	r3, [r7, #30]
 80079b2:	4918      	ldr	r1, [pc, #96]	@ (8007a14 <usbd_edpt_iso_activate+0xe0>)
 80079b4:	0052      	lsls	r2, r2, #1
 80079b6:	440a      	add	r2, r1
 80079b8:	4413      	add	r3, r2
 80079ba:	f103 0220 	add.w	r2, r3, #32
 80079be:	78d3      	ldrb	r3, [r2, #3]
 80079c0:	f023 0302 	bic.w	r3, r3, #2
 80079c4:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 80079c6:	7ffa      	ldrb	r2, [r7, #31]
 80079c8:	7fbb      	ldrb	r3, [r7, #30]
 80079ca:	4912      	ldr	r1, [pc, #72]	@ (8007a14 <usbd_edpt_iso_activate+0xe0>)
 80079cc:	0052      	lsls	r2, r2, #1
 80079ce:	440a      	add	r2, r1
 80079d0:	4413      	add	r3, r2
 80079d2:	f103 0220 	add.w	r2, r3, #32
 80079d6:	78d3      	ldrb	r3, [r2, #3]
 80079d8:	f023 0301 	bic.w	r3, r3, #1
 80079dc:	70d3      	strb	r3, [r2, #3]
  _usbd_dev.ep_status[epnum][dir].claimed = 0;
 80079de:	7ffa      	ldrb	r2, [r7, #31]
 80079e0:	7fbb      	ldrb	r3, [r7, #30]
 80079e2:	490c      	ldr	r1, [pc, #48]	@ (8007a14 <usbd_edpt_iso_activate+0xe0>)
 80079e4:	0052      	lsls	r2, r2, #1
 80079e6:	440a      	add	r2, r1
 80079e8:	4413      	add	r3, r2
 80079ea:	f103 0220 	add.w	r2, r3, #32
 80079ee:	78d3      	ldrb	r3, [r2, #3]
 80079f0:	f023 0304 	bic.w	r3, r3, #4
 80079f4:	70d3      	strb	r3, [r2, #3]
  return dcd_edpt_iso_activate(rhport, desc_ep);
 80079f6:	79fb      	ldrb	r3, [r7, #7]
 80079f8:	6839      	ldr	r1, [r7, #0]
 80079fa:	4618      	mov	r0, r3
 80079fc:	f001 f8ce 	bl	8008b9c <dcd_edpt_iso_activate>
 8007a00:	4603      	mov	r3, r0
#else
  (void) rhport; (void) desc_ep;
  return false;
#endif
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3720      	adds	r7, #32
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	20000021 	.word	0x20000021
 8007a10:	e000edf0 	.word	0xe000edf0
 8007a14:	2000113c 	.word	0x2000113c

08007a18 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	4603      	mov	r3, r0
 8007a20:	6039      	str	r1, [r7, #0]
 8007a22:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af02      	add	r7, sp, #8
 8007a36:	4603      	mov	r3, r0
 8007a38:	6039      	str	r1, [r7, #0]
 8007a3a:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	781b      	ldrb	r3, [r3, #0]
 8007a40:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d001      	beq.n	8007a4e <status_stage_xact+0x1e>
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	e000      	b.n	8007a50 <status_stage_xact+0x20>
 8007a4e:	2380      	movs	r3, #128	@ 0x80
 8007a50:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 8007a52:	7bf9      	ldrb	r1, [r7, #15]
 8007a54:	79f8      	ldrb	r0, [r7, #7]
 8007a56:	2300      	movs	r3, #0
 8007a58:	9300      	str	r3, [sp, #0]
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f7ff fd9d 	bl	800759c <usbd_edpt_xfer>
 8007a62:	4603      	mov	r3, r0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3710      	adds	r7, #16
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b082      	sub	sp, #8
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	6039      	str	r1, [r7, #0]
 8007a76:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 8007a78:	4b0b      	ldr	r3, [pc, #44]	@ (8007aa8 <tud_control_status+0x3c>)
 8007a7a:	683a      	ldr	r2, [r7, #0]
 8007a7c:	6810      	ldr	r0, [r2, #0]
 8007a7e:	6851      	ldr	r1, [r2, #4]
 8007a80:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 8007a82:	4b09      	ldr	r3, [pc, #36]	@ (8007aa8 <tud_control_status+0x3c>)
 8007a84:	2200      	movs	r2, #0
 8007a86:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8007a88:	4b07      	ldr	r3, [pc, #28]	@ (8007aa8 <tud_control_status+0x3c>)
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 8007a8e:	4b06      	ldr	r3, [pc, #24]	@ (8007aa8 <tud_control_status+0x3c>)
 8007a90:	2200      	movs	r2, #0
 8007a92:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 8007a94:	79fb      	ldrb	r3, [r7, #7]
 8007a96:	6839      	ldr	r1, [r7, #0]
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7ff ffc9 	bl	8007a30 <status_stage_xact>
 8007a9e:	4603      	mov	r3, r0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3708      	adds	r7, #8
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}
 8007aa8:	20001238 	.word	0x20001238

08007aac <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 8007aac:	b590      	push	{r4, r7, lr}
 8007aae:	b08b      	sub	sp, #44	@ 0x2c
 8007ab0:	af02      	add	r7, sp, #8
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 8007ab6:	4b2d      	ldr	r3, [pc, #180]	@ (8007b6c <data_stage_xact+0xc0>)
 8007ab8:	899a      	ldrh	r2, [r3, #12]
 8007aba:	4b2c      	ldr	r3, [pc, #176]	@ (8007b6c <data_stage_xact+0xc0>)
 8007abc:	89db      	ldrh	r3, [r3, #14]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	837b      	strh	r3, [r7, #26]
 8007ac4:	2340      	movs	r3, #64	@ 0x40
 8007ac6:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007ac8:	8b7a      	ldrh	r2, [r7, #26]
 8007aca:	8b3b      	ldrh	r3, [r7, #24]
 8007acc:	4293      	cmp	r3, r2
 8007ace:	bf28      	it	cs
 8007ad0:	4613      	movcs	r3, r2
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 8007ada:	4b24      	ldr	r3, [pc, #144]	@ (8007b6c <data_stage_xact+0xc0>)
 8007adc:	781b      	ldrb	r3, [r3, #0]
 8007ade:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d02f      	beq.n	8007b48 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 8007ae8:	2380      	movs	r3, #128	@ 0x80
 8007aea:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 8007aec:	8bbb      	ldrh	r3, [r7, #28]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d02a      	beq.n	8007b48 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 8007af2:	4b1e      	ldr	r3, [pc, #120]	@ (8007b6c <data_stage_xact+0xc0>)
 8007af4:	689a      	ldr	r2, [r3, #8]
 8007af6:	8bbb      	ldrh	r3, [r7, #28]
 8007af8:	491d      	ldr	r1, [pc, #116]	@ (8007b70 <data_stage_xact+0xc4>)
 8007afa:	6179      	str	r1, [r7, #20]
 8007afc:	2140      	movs	r1, #64	@ 0x40
 8007afe:	6139      	str	r1, [r7, #16]
 8007b00:	60fa      	str	r2, [r7, #12]
 8007b02:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d102      	bne.n	8007b10 <data_stage_xact+0x64>
    return -1;
 8007b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8007b0e:	e017      	b.n	8007b40 <data_stage_xact+0x94>
  if (count == 0u) {
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d101      	bne.n	8007b1a <data_stage_xact+0x6e>
    return 0;
 8007b16:	2300      	movs	r3, #0
 8007b18:	e012      	b.n	8007b40 <data_stage_xact+0x94>
  if (src == NULL) {
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d102      	bne.n	8007b26 <data_stage_xact+0x7a>
    return -1;
 8007b20:	f04f 33ff 	mov.w	r3, #4294967295
 8007b24:	e00c      	b.n	8007b40 <data_stage_xact+0x94>
  if (count > destsz) {
 8007b26:	693a      	ldr	r2, [r7, #16]
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	d202      	bcs.n	8007b34 <data_stage_xact+0x88>
    return -1;
 8007b2e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b32:	e005      	b.n	8007b40 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 8007b34:	68ba      	ldr	r2, [r7, #8]
 8007b36:	68f9      	ldr	r1, [r7, #12]
 8007b38:	6978      	ldr	r0, [r7, #20]
 8007b3a:	f002 fb4f 	bl	800a1dc <memcpy>
  return 0;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d001      	beq.n	8007b48 <data_stage_xact+0x9c>
 8007b44:	2300      	movs	r3, #0
 8007b46:	e00d      	b.n	8007b64 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 8007b48:	8bbb      	ldrh	r3, [r7, #28]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d001      	beq.n	8007b52 <data_stage_xact+0xa6>
 8007b4e:	4a08      	ldr	r2, [pc, #32]	@ (8007b70 <data_stage_xact+0xc4>)
 8007b50:	e000      	b.n	8007b54 <data_stage_xact+0xa8>
 8007b52:	2200      	movs	r2, #0
 8007b54:	8bbb      	ldrh	r3, [r7, #28]
 8007b56:	7ff9      	ldrb	r1, [r7, #31]
 8007b58:	79f8      	ldrb	r0, [r7, #7]
 8007b5a:	2400      	movs	r4, #0
 8007b5c:	9400      	str	r4, [sp, #0]
 8007b5e:	f7ff fd1d 	bl	800759c <usbd_edpt_xfer>
 8007b62:	4603      	mov	r3, r0
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3724      	adds	r7, #36	@ 0x24
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd90      	pop	{r4, r7, pc}
 8007b6c:	20001238 	.word	0x20001238
 8007b70:	2000124c 	.word	0x2000124c

08007b74 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b088      	sub	sp, #32
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60b9      	str	r1, [r7, #8]
 8007b7c:	607a      	str	r2, [r7, #4]
 8007b7e:	461a      	mov	r2, r3
 8007b80:	4603      	mov	r3, r0
 8007b82:	73fb      	strb	r3, [r7, #15]
 8007b84:	4613      	mov	r3, r2
 8007b86:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 8007b88:	4b30      	ldr	r3, [pc, #192]	@ (8007c4c <tud_control_xfer+0xd8>)
 8007b8a:	68ba      	ldr	r2, [r7, #8]
 8007b8c:	6810      	ldr	r0, [r2, #0]
 8007b8e:	6851      	ldr	r1, [r2, #4]
 8007b90:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 8007b92:	4a2e      	ldr	r2, [pc, #184]	@ (8007c4c <tud_control_xfer+0xd8>)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 8007b98:	4b2c      	ldr	r3, [pc, #176]	@ (8007c4c <tud_control_xfer+0xd8>)
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	88db      	ldrh	r3, [r3, #6]
 8007ba2:	b29a      	uxth	r2, r3
 8007ba4:	89bb      	ldrh	r3, [r7, #12]
 8007ba6:	827b      	strh	r3, [r7, #18]
 8007ba8:	4613      	mov	r3, r2
 8007baa:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007bac:	8a7a      	ldrh	r2, [r7, #18]
 8007bae:	8a3b      	ldrh	r3, [r7, #16]
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	bf28      	it	cs
 8007bb4:	4613      	movcs	r3, r2
 8007bb6:	b29a      	uxth	r2, r3
 8007bb8:	4b24      	ldr	r3, [pc, #144]	@ (8007c4c <tud_control_xfer+0xd8>)
 8007bba:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	88db      	ldrh	r3, [r3, #6]
 8007bc0:	b29b      	uxth	r3, r3
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d026      	beq.n	8007c14 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 8007bc6:	4b21      	ldr	r3, [pc, #132]	@ (8007c4c <tud_control_xfer+0xd8>)
 8007bc8:	899b      	ldrh	r3, [r3, #12]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00d      	beq.n	8007bea <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d10a      	bne.n	8007bea <tud_control_xfer+0x76>
 8007bd4:	4b1e      	ldr	r3, [pc, #120]	@ (8007c50 <tud_control_xfer+0xdc>)
 8007bd6:	61bb      	str	r3, [r7, #24]
 8007bd8:	69bb      	ldr	r3, [r7, #24]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f003 0301 	and.w	r3, r3, #1
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d000      	beq.n	8007be6 <tud_control_xfer+0x72>
 8007be4:	be00      	bkpt	0x0000
 8007be6:	2300      	movs	r3, #0
 8007be8:	e02b      	b.n	8007c42 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 8007bea:	7bfb      	ldrb	r3, [r7, #15]
 8007bec:	4618      	mov	r0, r3
 8007bee:	f7ff ff5d 	bl	8007aac <data_stage_xact>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	f083 0301 	eor.w	r3, r3, #1
 8007bf8:	b2db      	uxtb	r3, r3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d020      	beq.n	8007c40 <tud_control_xfer+0xcc>
 8007bfe:	4b14      	ldr	r3, [pc, #80]	@ (8007c50 <tud_control_xfer+0xdc>)
 8007c00:	617b      	str	r3, [r7, #20]
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	f003 0301 	and.w	r3, r3, #1
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d000      	beq.n	8007c10 <tud_control_xfer+0x9c>
 8007c0e:	be00      	bkpt	0x0000
 8007c10:	2300      	movs	r3, #0
 8007c12:	e016      	b.n	8007c42 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 8007c14:	7bfb      	ldrb	r3, [r7, #15]
 8007c16:	68b9      	ldr	r1, [r7, #8]
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f7ff ff09 	bl	8007a30 <status_stage_xact>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	f083 0301 	eor.w	r3, r3, #1
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d00a      	beq.n	8007c40 <tud_control_xfer+0xcc>
 8007c2a:	4b09      	ldr	r3, [pc, #36]	@ (8007c50 <tud_control_xfer+0xdc>)
 8007c2c:	61fb      	str	r3, [r7, #28]
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d000      	beq.n	8007c3c <tud_control_xfer+0xc8>
 8007c3a:	be00      	bkpt	0x0000
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	e000      	b.n	8007c42 <tud_control_xfer+0xce>
  }

  return true;
 8007c40:	2301      	movs	r3, #1
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3720      	adds	r7, #32
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	20001238 	.word	0x20001238
 8007c50:	e000edf0 	.word	0xe000edf0

08007c54 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 8007c54:	b580      	push	{r7, lr}
 8007c56:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 8007c58:	2214      	movs	r2, #20
 8007c5a:	2100      	movs	r1, #0
 8007c5c:	4802      	ldr	r0, [pc, #8]	@ (8007c68 <usbd_control_reset+0x14>)
 8007c5e:	f002 fa91 	bl	800a184 <memset>
}
 8007c62:	bf00      	nop
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	20001238 	.word	0x20001238

08007c6c <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 8007c74:	4a04      	ldr	r2, [pc, #16]	@ (8007c88 <usbd_control_set_complete_callback+0x1c>)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6113      	str	r3, [r2, #16]
}
 8007c7a:	bf00      	nop
 8007c7c:	370c      	adds	r7, #12
 8007c7e:	46bd      	mov	sp, r7
 8007c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c84:	4770      	bx	lr
 8007c86:	bf00      	nop
 8007c88:	20001238 	.word	0x20001238

08007c8c <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 8007c8c:	b480      	push	{r7}
 8007c8e:	b083      	sub	sp, #12
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 8007c94:	4b09      	ldr	r3, [pc, #36]	@ (8007cbc <usbd_control_set_request+0x30>)
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	6810      	ldr	r0, [r2, #0]
 8007c9a:	6851      	ldr	r1, [r2, #4]
 8007c9c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 8007c9e:	4b07      	ldr	r3, [pc, #28]	@ (8007cbc <usbd_control_set_request+0x30>)
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 8007ca4:	4b05      	ldr	r3, [pc, #20]	@ (8007cbc <usbd_control_set_request+0x30>)
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 8007caa:	4b04      	ldr	r3, [pc, #16]	@ (8007cbc <usbd_control_set_request+0x30>)
 8007cac:	2200      	movs	r2, #0
 8007cae:	819a      	strh	r2, [r3, #12]
}
 8007cb0:	bf00      	nop
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	20001238 	.word	0x20001238

08007cc0 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b088      	sub	sp, #32
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	603b      	str	r3, [r7, #0]
 8007cc8:	4603      	mov	r3, r0
 8007cca:	71fb      	strb	r3, [r7, #7]
 8007ccc:	460b      	mov	r3, r1
 8007cce:	71bb      	strb	r3, [r7, #6]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	717b      	strb	r3, [r7, #5]
 8007cd4:	79bb      	ldrb	r3, [r7, #6]
 8007cd6:	73fb      	strb	r3, [r7, #15]
 8007cd8:	7bfb      	ldrb	r3, [r7, #15]
 8007cda:	09db      	lsrs	r3, r3, #7
 8007cdc:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 8007cde:	4a4f      	ldr	r2, [pc, #316]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007ce0:	7812      	ldrb	r2, [r2, #0]
 8007ce2:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 8007ce6:	b2d2      	uxtb	r2, r2
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d01e      	beq.n	8007d2a <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d00a      	beq.n	8007d08 <usbd_control_xfer_cb+0x48>
 8007cf2:	4b4b      	ldr	r3, [pc, #300]	@ (8007e20 <usbd_control_xfer_cb+0x160>)
 8007cf4:	613b      	str	r3, [r7, #16]
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f003 0301 	and.w	r3, r3, #1
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d000      	beq.n	8007d04 <usbd_control_xfer_cb+0x44>
 8007d02:	be00      	bkpt	0x0000
 8007d04:	2300      	movs	r3, #0
 8007d06:	e084      	b.n	8007e12 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8007d08:	79fb      	ldrb	r3, [r7, #7]
 8007d0a:	4944      	ldr	r1, [pc, #272]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f7ff fe83 	bl	8007a18 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 8007d12:	4b42      	ldr	r3, [pc, #264]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d005      	beq.n	8007d26 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8007d1a:	4b40      	ldr	r3, [pc, #256]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d1c:	691b      	ldr	r3, [r3, #16]
 8007d1e:	79f8      	ldrb	r0, [r7, #7]
 8007d20:	4a3e      	ldr	r2, [pc, #248]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d22:	2103      	movs	r1, #3
 8007d24:	4798      	blx	r3
    }

    return true;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e073      	b.n	8007e12 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 8007d2a:	4b3c      	ldr	r3, [pc, #240]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007d32:	b2db      	uxtb	r3, r3
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d10c      	bne.n	8007d52 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 8007d38:	4b38      	ldr	r3, [pc, #224]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d101      	bne.n	8007d44 <usbd_control_xfer_cb+0x84>
 8007d40:	2300      	movs	r3, #0
 8007d42:	e066      	b.n	8007e12 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 8007d44:	4b35      	ldr	r3, [pc, #212]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	4936      	ldr	r1, [pc, #216]	@ (8007e24 <usbd_control_xfer_cb+0x164>)
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f002 fa45 	bl	800a1dc <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8007d52:	4b32      	ldr	r3, [pc, #200]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d54:	89da      	ldrh	r2, [r3, #14]
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	4413      	add	r3, r2
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	4b2f      	ldr	r3, [pc, #188]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d60:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 8007d62:	4b2e      	ldr	r3, [pc, #184]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d64:	689a      	ldr	r2, [r3, #8]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	4413      	add	r3, r2
 8007d6a:	4a2c      	ldr	r2, [pc, #176]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d6c:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 8007d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d70:	88da      	ldrh	r2, [r3, #6]
 8007d72:	4b2a      	ldr	r3, [pc, #168]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d74:	89db      	ldrh	r3, [r3, #14]
 8007d76:	429a      	cmp	r2, r3
 8007d78:	d002      	beq.n	8007d80 <usbd_control_xfer_cb+0xc0>
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	2b3f      	cmp	r3, #63	@ 0x3f
 8007d7e:	d831      	bhi.n	8007de4 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 8007d80:	2301      	movs	r3, #1
 8007d82:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 8007d84:	4b25      	ldr	r3, [pc, #148]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d86:	691b      	ldr	r3, [r3, #16]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d007      	beq.n	8007d9c <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8007d8c:	4b23      	ldr	r3, [pc, #140]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d8e:	691b      	ldr	r3, [r3, #16]
 8007d90:	79f8      	ldrb	r0, [r7, #7]
 8007d92:	4a22      	ldr	r2, [pc, #136]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007d94:	2102      	movs	r1, #2
 8007d96:	4798      	blx	r3
 8007d98:	4603      	mov	r3, r0
 8007d9a:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 8007d9c:	7ffb      	ldrb	r3, [r7, #31]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d015      	beq.n	8007dce <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 8007da2:	79fb      	ldrb	r3, [r7, #7]
 8007da4:	491d      	ldr	r1, [pc, #116]	@ (8007e1c <usbd_control_xfer_cb+0x15c>)
 8007da6:	4618      	mov	r0, r3
 8007da8:	f7ff fe42 	bl	8007a30 <status_stage_xact>
 8007dac:	4603      	mov	r3, r0
 8007dae:	f083 0301 	eor.w	r3, r3, #1
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d02a      	beq.n	8007e0e <usbd_control_xfer_cb+0x14e>
 8007db8:	4b19      	ldr	r3, [pc, #100]	@ (8007e20 <usbd_control_xfer_cb+0x160>)
 8007dba:	617b      	str	r3, [r7, #20]
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d000      	beq.n	8007dca <usbd_control_xfer_cb+0x10a>
 8007dc8:	be00      	bkpt	0x0000
 8007dca:	2300      	movs	r3, #0
 8007dcc:	e021      	b.n	8007e12 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8007dce:	79fb      	ldrb	r3, [r7, #7]
 8007dd0:	2100      	movs	r1, #0
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	f000 ffa0 	bl	8008d18 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8007dd8:	79fb      	ldrb	r3, [r7, #7]
 8007dda:	2180      	movs	r1, #128	@ 0x80
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f000 ff9b 	bl	8008d18 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8007de2:	e014      	b.n	8007e0e <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 8007de4:	79fb      	ldrb	r3, [r7, #7]
 8007de6:	4618      	mov	r0, r3
 8007de8:	f7ff fe60 	bl	8007aac <data_stage_xact>
 8007dec:	4603      	mov	r3, r0
 8007dee:	f083 0301 	eor.w	r3, r3, #1
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d00b      	beq.n	8007e10 <usbd_control_xfer_cb+0x150>
 8007df8:	4b09      	ldr	r3, [pc, #36]	@ (8007e20 <usbd_control_xfer_cb+0x160>)
 8007dfa:	61bb      	str	r3, [r7, #24]
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0301 	and.w	r3, r3, #1
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d000      	beq.n	8007e0a <usbd_control_xfer_cb+0x14a>
 8007e08:	be00      	bkpt	0x0000
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	e001      	b.n	8007e12 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 8007e0e:	bf00      	nop
  }

  return true;
 8007e10:	2301      	movs	r3, #1
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3720      	adds	r7, #32
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	20001238 	.word	0x20001238
 8007e20:	e000edf0 	.word	0xe000edf0
 8007e24:	2000124c 	.word	0x2000124c

08007e28 <__NVIC_EnableIRQ>:
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	4603      	mov	r3, r0
 8007e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	db0b      	blt.n	8007e52 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e3a:	79fb      	ldrb	r3, [r7, #7]
 8007e3c:	f003 021f 	and.w	r2, r3, #31
 8007e40:	4907      	ldr	r1, [pc, #28]	@ (8007e60 <__NVIC_EnableIRQ+0x38>)
 8007e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e46:	095b      	lsrs	r3, r3, #5
 8007e48:	2001      	movs	r0, #1
 8007e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8007e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007e52:	bf00      	nop
 8007e54:	370c      	adds	r7, #12
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
 8007e5e:	bf00      	nop
 8007e60:	e000e100 	.word	0xe000e100

08007e64 <__NVIC_DisableIRQ>:
{
 8007e64:	b480      	push	{r7}
 8007e66:	b083      	sub	sp, #12
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007e6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	db12      	blt.n	8007e9c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007e76:	79fb      	ldrb	r3, [r7, #7]
 8007e78:	f003 021f 	and.w	r2, r3, #31
 8007e7c:	490a      	ldr	r1, [pc, #40]	@ (8007ea8 <__NVIC_DisableIRQ+0x44>)
 8007e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007e82:	095b      	lsrs	r3, r3, #5
 8007e84:	2001      	movs	r0, #1
 8007e86:	fa00 f202 	lsl.w	r2, r0, r2
 8007e8a:	3320      	adds	r3, #32
 8007e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8007e90:	f3bf 8f4f 	dsb	sy
}
 8007e94:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007e96:	f3bf 8f6f 	isb	sy
}
 8007e9a:	bf00      	nop
}
 8007e9c:	bf00      	nop
 8007e9e:	370c      	adds	r7, #12
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr
 8007ea8:	e000e100 	.word	0xe000e100

08007eac <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 8007eac:	b480      	push	{r7}
 8007eae:	b087      	sub	sp, #28
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	71fb      	strb	r3, [r7, #7]
 8007eb6:	79fb      	ldrb	r3, [r7, #7]
 8007eb8:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007eba:	7cfb      	ldrb	r3, [r7, #19]
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d901      	bls.n	8007ec4 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007ec4:	7cfb      	ldrb	r3, [r7, #19]
 8007ec6:	4a15      	ldr	r2, [pc, #84]	@ (8007f1c <dma_setup_prepare+0x70>)
 8007ec8:	011b      	lsls	r3, r3, #4
 8007eca:	4413      	add	r3, r2
 8007ecc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007ece:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed4:	4a12      	ldr	r2, [pc, #72]	@ (8007f20 <dma_setup_prepare+0x74>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d909      	bls.n	8007eee <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ee0:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	0fdb      	lsrs	r3, r3, #31
 8007ee8:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d110      	bne.n	8007f10 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	4a0c      	ldr	r2, [pc, #48]	@ (8007f24 <dma_setup_prepare+0x78>)
 8007ef2:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 8007ef6:	4a0c      	ldr	r2, [pc, #48]	@ (8007f28 <dma_setup_prepare+0x7c>)
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8007f04:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8007f0e:	e000      	b.n	8007f12 <dma_setup_prepare+0x66>
      return;
 8007f10:	bf00      	nop
}
 8007f12:	371c      	adds	r7, #28
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr
 8007f1c:	0800a378 	.word	0x0800a378
 8007f20:	4f543009 	.word	0x4f543009
 8007f24:	20080008 	.word	0x20080008
 8007f28:	20001354 	.word	0x20001354

08007f2c <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size, bool is_bulk) {
 8007f2c:	b490      	push	{r4, r7}
 8007f2e:	b090      	sub	sp, #64	@ 0x40
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	4604      	mov	r4, r0
 8007f34:	4608      	mov	r0, r1
 8007f36:	4611      	mov	r1, r2
 8007f38:	461a      	mov	r2, r3
 8007f3a:	4623      	mov	r3, r4
 8007f3c:	71fb      	strb	r3, [r7, #7]
 8007f3e:	4603      	mov	r3, r0
 8007f40:	71bb      	strb	r3, [r7, #6]
 8007f42:	460b      	mov	r3, r1
 8007f44:	80bb      	strh	r3, [r7, #4]
 8007f46:	4613      	mov	r3, r2
 8007f48:	70fb      	strb	r3, [r7, #3]
 8007f4a:	79fb      	ldrb	r3, [r7, #7]
 8007f4c:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8007f4e:	7e7b      	ldrb	r3, [r7, #25]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d901      	bls.n	8007f58 <dfifo_alloc+0x2c>
    rhport = 0;
 8007f54:	2300      	movs	r3, #0
 8007f56:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8007f58:	7e7b      	ldrb	r3, [r7, #25]
 8007f5a:	4a6a      	ldr	r2, [pc, #424]	@ (8008104 <dfifo_alloc+0x1d8>)
 8007f5c:	011b      	lsls	r3, r3, #4
 8007f5e:	4413      	add	r3, r2
 8007f60:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8007f62:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 8007f64:	79fb      	ldrb	r3, [r7, #7]
 8007f66:	011b      	lsls	r3, r3, #4
 8007f68:	4a66      	ldr	r2, [pc, #408]	@ (8008104 <dfifo_alloc+0x1d8>)
 8007f6a:	4413      	add	r3, r2
 8007f6c:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 8007f6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f70:	7a1b      	ldrb	r3, [r3, #8]
 8007f72:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8007f76:	79bb      	ldrb	r3, [r7, #6]
 8007f78:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8007f7a:	7ebb      	ldrb	r3, [r7, #26]
 8007f7c:	f003 030f 	and.w	r3, r3, #15
 8007f80:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8007f82:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8007f86:	79bb      	ldrb	r3, [r7, #6]
 8007f88:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8007f8a:	7efb      	ldrb	r3, [r7, #27]
 8007f8c:	09db      	lsrs	r3, r3, #7
 8007f8e:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8007f90:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 8007f94:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 8007f98:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	d30a      	bcc.n	8007fb6 <dfifo_alloc+0x8a>
 8007fa0:	4b59      	ldr	r3, [pc, #356]	@ (8008108 <dfifo_alloc+0x1dc>)
 8007fa2:	61fb      	str	r3, [r7, #28]
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f003 0301 	and.w	r3, r3, #1
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d000      	beq.n	8007fb2 <dfifo_alloc+0x86>
 8007fb0:	be00      	bkpt	0x0000
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	e0a0      	b.n	80080f8 <dfifo_alloc+0x1cc>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 8007fb6:	88bb      	ldrh	r3, [r7, #4]
 8007fb8:	617b      	str	r3, [r7, #20]
 8007fba:	2304      	movs	r3, #4
 8007fbc:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 8007fbe:	697a      	ldr	r2, [r7, #20]
 8007fc0:	693b      	ldr	r3, [r7, #16]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	1e5a      	subs	r2, r3, #1
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fcc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 8007fce:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d12a      	bne.n	800802c <dfifo_alloc+0x100>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007fd6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8007fd8:	009b      	lsls	r3, r3, #2
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	81fb      	strh	r3, [r7, #14]
 8007fde:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007fe2:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 8007fe4:	89fb      	ldrh	r3, [r7, #14]
 8007fe6:	089b      	lsrs	r3, r3, #2
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	f103 0208 	add.w	r2, r3, #8
 8007fee:	7b7b      	ldrb	r3, [r7, #13]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	005b      	lsls	r3, r3, #1
 8007ff6:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 8007ff8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 8007ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ffc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ffe:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008000:	429a      	cmp	r2, r3
 8008002:	d278      	bcs.n	80080f6 <dfifo_alloc+0x1ca>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 8008004:	4b41      	ldr	r3, [pc, #260]	@ (800810c <dfifo_alloc+0x1e0>)
 8008006:	889b      	ldrh	r3, [r3, #4]
 8008008:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800800a:	429a      	cmp	r2, r3
 800800c:	d90a      	bls.n	8008024 <dfifo_alloc+0xf8>
 800800e:	4b3e      	ldr	r3, [pc, #248]	@ (8008108 <dfifo_alloc+0x1dc>)
 8008010:	623b      	str	r3, [r7, #32]
 8008012:	6a3b      	ldr	r3, [r7, #32]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f003 0301 	and.w	r3, r3, #1
 800801a:	2b00      	cmp	r3, #0
 800801c:	d000      	beq.n	8008020 <dfifo_alloc+0xf4>
 800801e:	be00      	bkpt	0x0000
 8008020:	2300      	movs	r3, #0
 8008022:	e069      	b.n	80080f8 <dfifo_alloc+0x1cc>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 8008024:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008028:	625a      	str	r2, [r3, #36]	@ 0x24
 800802a:	e064      	b.n	80080f6 <dfifo_alloc+0x1ca>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800802c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800802e:	7a5b      	ldrb	r3, [r3, #9]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d016      	beq.n	8008062 <dfifo_alloc+0x136>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 8008034:	4b35      	ldr	r3, [pc, #212]	@ (800810c <dfifo_alloc+0x1e0>)
 8008036:	799a      	ldrb	r2, [r3, #6]
 8008038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800803a:	7a5b      	ldrb	r3, [r3, #9]
 800803c:	429a      	cmp	r2, r3
 800803e:	d30a      	bcc.n	8008056 <dfifo_alloc+0x12a>
 8008040:	4b31      	ldr	r3, [pc, #196]	@ (8008108 <dfifo_alloc+0x1dc>)
 8008042:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 0301 	and.w	r3, r3, #1
 800804c:	2b00      	cmp	r3, #0
 800804e:	d000      	beq.n	8008052 <dfifo_alloc+0x126>
 8008050:	be00      	bkpt	0x0000
 8008052:	2300      	movs	r3, #0
 8008054:	e050      	b.n	80080f8 <dfifo_alloc+0x1cc>
      _dcd_data.allocated_epin_count++;
 8008056:	4b2d      	ldr	r3, [pc, #180]	@ (800810c <dfifo_alloc+0x1e0>)
 8008058:	799b      	ldrb	r3, [r3, #6]
 800805a:	3301      	adds	r3, #1
 800805c:	b2da      	uxtb	r2, r3
 800805e:	4b2b      	ldr	r3, [pc, #172]	@ (800810c <dfifo_alloc+0x1e0>)
 8008060:	719a      	strb	r2, [r3, #6]
    }

    // Enable double buffering if configured, only effective for non-periodic endpoints
    // Since we queue only 1 control transfer at a time, it's only applicable for bulk IN endpoints
    if (((_tud_cfg.bm_double_buffered & (1 << epnum)) != 0) && epnum > 0 && is_bulk) {
 8008062:	4b2b      	ldr	r3, [pc, #172]	@ (8008110 <dfifo_alloc+0x1e4>)
 8008064:	881b      	ldrh	r3, [r3, #0]
 8008066:	461a      	mov	r2, r3
 8008068:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800806c:	fa42 f303 	asr.w	r3, r2, r3
 8008070:	f003 0301 	and.w	r3, r3, #1
 8008074:	2b00      	cmp	r3, #0
 8008076:	d009      	beq.n	800808c <dfifo_alloc+0x160>
 8008078:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800807c:	2b00      	cmp	r3, #0
 800807e:	d005      	beq.n	800808c <dfifo_alloc+0x160>
 8008080:	78fb      	ldrb	r3, [r7, #3]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d002      	beq.n	800808c <dfifo_alloc+0x160>
      fifo_size *= 2;
 8008086:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008088:	005b      	lsls	r3, r3, #1
 800808a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800808c:	4b1f      	ldr	r3, [pc, #124]	@ (800810c <dfifo_alloc+0x1e0>)
 800808e:	889b      	ldrh	r3, [r3, #4]
 8008090:	4619      	mov	r1, r3
 8008092:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8008094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008098:	4413      	add	r3, r2
 800809a:	4299      	cmp	r1, r3
 800809c:	d20a      	bcs.n	80080b4 <dfifo_alloc+0x188>
 800809e:	4b1a      	ldr	r3, [pc, #104]	@ (8008108 <dfifo_alloc+0x1dc>)
 80080a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f003 0301 	and.w	r3, r3, #1
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d000      	beq.n	80080b0 <dfifo_alloc+0x184>
 80080ae:	be00      	bkpt	0x0000
 80080b0:	2300      	movs	r3, #0
 80080b2:	e021      	b.n	80080f8 <dfifo_alloc+0x1cc>
    _dcd_data.dfifo_top -= fifo_size;
 80080b4:	4b15      	ldr	r3, [pc, #84]	@ (800810c <dfifo_alloc+0x1e0>)
 80080b6:	889a      	ldrh	r2, [r3, #4]
 80080b8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80080ba:	1ad3      	subs	r3, r2, r3
 80080bc:	b29a      	uxth	r2, r3
 80080be:	4b13      	ldr	r3, [pc, #76]	@ (800810c <dfifo_alloc+0x1e0>)
 80080c0:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 80080c2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d107      	bne.n	80080da <dfifo_alloc+0x1ae>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 80080ca:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80080cc:	041b      	lsls	r3, r3, #16
 80080ce:	4a0f      	ldr	r2, [pc, #60]	@ (800810c <dfifo_alloc+0x1e0>)
 80080d0:	8892      	ldrh	r2, [r2, #4]
 80080d2:	431a      	orrs	r2, r3
 80080d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080d6:	629a      	str	r2, [r3, #40]	@ 0x28
 80080d8:	e00d      	b.n	80080f6 <dfifo_alloc+0x1ca>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 80080da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80080dc:	041a      	lsls	r2, r3, #16
 80080de:	4b0b      	ldr	r3, [pc, #44]	@ (800810c <dfifo_alloc+0x1e0>)
 80080e0:	889b      	ldrh	r3, [r3, #4]
 80080e2:	4619      	mov	r1, r3
 80080e4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80080e8:	3b01      	subs	r3, #1
 80080ea:	430a      	orrs	r2, r1
 80080ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80080ee:	3340      	adds	r3, #64	@ 0x40
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	440b      	add	r3, r1
 80080f4:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 80080f6:	2301      	movs	r3, #1
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3740      	adds	r7, #64	@ 0x40
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bc90      	pop	{r4, r7}
 8008100:	4770      	bx	lr
 8008102:	bf00      	nop
 8008104:	0800a378 	.word	0x0800a378
 8008108:	e000edf0 	.word	0xe000edf0
 800810c:	2000134c 	.word	0x2000134c
 8008110:	2000135c 	.word	0x2000135c

08008114 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 8008114:	b580      	push	{r7, lr}
 8008116:	b088      	sub	sp, #32
 8008118:	af00      	add	r7, sp, #0
 800811a:	4603      	mov	r3, r0
 800811c:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800811e:	79fb      	ldrb	r3, [r7, #7]
 8008120:	011b      	lsls	r3, r3, #4
 8008122:	4a27      	ldr	r2, [pc, #156]	@ (80081c0 <dfifo_device_init+0xac>)
 8008124:	4413      	add	r3, r2
 8008126:	61fb      	str	r3, [r7, #28]
 8008128:	79fb      	ldrb	r3, [r7, #7]
 800812a:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800812c:	7b3b      	ldrb	r3, [r7, #12]
 800812e:	2b01      	cmp	r3, #1
 8008130:	d901      	bls.n	8008136 <dfifo_device_init+0x22>
    rhport = 0;
 8008132:	2300      	movs	r3, #0
 8008134:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008136:	7b3b      	ldrb	r3, [r7, #12]
 8008138:	4a21      	ldr	r2, [pc, #132]	@ (80081c0 <dfifo_device_init+0xac>)
 800813a:	011b      	lsls	r3, r3, #4
 800813c:	4413      	add	r3, r2
 800813e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008140:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	7a1b      	ldrb	r3, [r3, #8]
 8008146:	2240      	movs	r2, #64	@ 0x40
 8008148:	81fa      	strh	r2, [r7, #14]
 800814a:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800814c:	89fb      	ldrh	r3, [r7, #14]
 800814e:	089b      	lsrs	r3, r3, #2
 8008150:	b29b      	uxth	r3, r3
 8008152:	f103 0208 	add.w	r2, r3, #8
 8008156:	7b7b      	ldrb	r3, [r7, #13]
 8008158:	4413      	add	r3, r2
 800815a:	b29b      	uxth	r3, r3
 800815c:	005b      	lsls	r3, r3, #1
 800815e:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 8008160:	461a      	mov	r2, r3
 8008162:	69bb      	ldr	r3, [r7, #24]
 8008164:	625a      	str	r2, [r3, #36]	@ 0x24
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800816e:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008170:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 8008172:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	68db      	ldr	r3, [r3, #12]
 8008178:	089b      	lsrs	r3, r3, #2
 800817a:	b29a      	uxth	r2, r3
 800817c:	4b11      	ldr	r3, [pc, #68]	@ (80081c4 <dfifo_device_init+0xb0>)
 800817e:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 8008180:	7dfb      	ldrb	r3, [r7, #23]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d009      	beq.n	800819a <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 8008186:	4b0f      	ldr	r3, [pc, #60]	@ (80081c4 <dfifo_device_init+0xb0>)
 8008188:	889a      	ldrh	r2, [r3, #4]
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	7a1b      	ldrb	r3, [r3, #8]
 800818e:	005b      	lsls	r3, r3, #1
 8008190:	b29b      	uxth	r3, r3
 8008192:	1ad3      	subs	r3, r2, r3
 8008194:	b29a      	uxth	r2, r3
 8008196:	4b0b      	ldr	r3, [pc, #44]	@ (80081c4 <dfifo_device_init+0xb0>)
 8008198:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800819a:	4b0a      	ldr	r3, [pc, #40]	@ (80081c4 <dfifo_device_init+0xb0>)
 800819c:	889b      	ldrh	r3, [r3, #4]
 800819e:	461a      	mov	r2, r3
 80081a0:	4613      	mov	r3, r2
 80081a2:	041b      	lsls	r3, r3, #16
 80081a4:	441a      	add	r2, r3
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE, false);
 80081aa:	79f8      	ldrb	r0, [r7, #7]
 80081ac:	2300      	movs	r3, #0
 80081ae:	2240      	movs	r2, #64	@ 0x40
 80081b0:	2180      	movs	r1, #128	@ 0x80
 80081b2:	f7ff febb 	bl	8007f2c <dfifo_alloc>
}
 80081b6:	bf00      	nop
 80081b8:	3720      	adds	r7, #32
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	0800a378 	.word	0x0800a378
 80081c4:	2000134c 	.word	0x2000134c

080081c8 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 80081c8:	b480      	push	{r7}
 80081ca:	b08b      	sub	sp, #44	@ 0x2c
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	4603      	mov	r3, r0
 80081d0:	6039      	str	r1, [r7, #0]
 80081d2:	71fb      	strb	r3, [r7, #7]
 80081d4:	79fb      	ldrb	r3, [r7, #7]
 80081d6:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80081d8:	7c7b      	ldrb	r3, [r7, #17]
 80081da:	2b01      	cmp	r3, #1
 80081dc:	d901      	bls.n	80081e2 <edpt_activate+0x1a>
    rhport = 0;
 80081de:	2300      	movs	r3, #0
 80081e0:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80081e2:	7c7b      	ldrb	r3, [r7, #17]
 80081e4:	4a4f      	ldr	r2, [pc, #316]	@ (8008324 <edpt_activate+0x15c>)
 80081e6:	011b      	lsls	r3, r3, #4
 80081e8:	4413      	add	r3, r2
 80081ea:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80081ec:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	789b      	ldrb	r3, [r3, #2]
 80081f2:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 80081f4:	7cbb      	ldrb	r3, [r7, #18]
 80081f6:	f003 030f 	and.w	r3, r3, #15
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	789b      	ldrb	r3, [r3, #2]
 8008204:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008206:	7cfb      	ldrb	r3, [r7, #19]
 8008208:	09db      	lsrs	r3, r3, #7
 800820a:	b2db      	uxtb	r3, r3
 800820c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008210:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8008214:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8008218:	0052      	lsls	r2, r2, #1
 800821a:	4413      	add	r3, r2
 800821c:	011b      	lsls	r3, r3, #4
 800821e:	4a42      	ldr	r2, [pc, #264]	@ (8008328 <edpt_activate+0x160>)
 8008220:	4413      	add	r3, r2
 8008222:	61fb      	str	r3, [r7, #28]
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	889b      	ldrh	r3, [r3, #4]
 800822c:	b29b      	uxth	r3, r3
 800822e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008232:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 8008234:	69fb      	ldr	r3, [r7, #28]
 8008236:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8008238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800823a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800823e:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 8008240:	7b3b      	ldrb	r3, [r7, #12]
 8008242:	f003 0306 	and.w	r3, r3, #6
 8008246:	b2db      	uxtb	r3, r3
 8008248:	2b00      	cmp	r3, #0
 800824a:	d109      	bne.n	8008260 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	799b      	ldrb	r3, [r3, #6]
 8008250:	3b01      	subs	r3, #1
 8008252:	2201      	movs	r2, #1
 8008254:	fa02 f303 	lsl.w	r3, r2, r3
 8008258:	b2da      	uxtb	r2, r3
 800825a:	69fb      	ldr	r3, [r7, #28]
 800825c:	731a      	strb	r2, [r3, #12]
 800825e:	e003      	b.n	8008268 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 8008260:	683b      	ldr	r3, [r7, #0]
 8008262:	799a      	ldrb	r2, [r3, #6]
 8008264:	69fb      	ldr	r3, [r7, #28]
 8008266:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 8008268:	2300      	movs	r3, #0
 800826a:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800826c:	69fb      	ldr	r3, [r7, #28]
 800826e:	895b      	ldrh	r3, [r3, #10]
 8008270:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008274:	b29a      	uxth	r2, r3
 8008276:	893b      	ldrh	r3, [r7, #8]
 8008278:	f362 030a 	bfi	r3, r2, #0, #11
 800827c:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800827e:	7a7b      	ldrb	r3, [r7, #9]
 8008280:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008284:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	78db      	ldrb	r3, [r3, #3]
 800828a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800828e:	b2da      	uxtb	r2, r3
 8008290:	7abb      	ldrb	r3, [r7, #10]
 8008292:	f362 0383 	bfi	r3, r2, #2, #2
 8008296:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	78db      	ldrb	r3, [r3, #3]
 800829c:	f003 0303 	and.w	r3, r3, #3
 80082a0:	b2db      	uxtb	r3, r3
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d003      	beq.n	80082ae <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 80082a6:	7afb      	ldrb	r3, [r7, #11]
 80082a8:	f043 0310 	orr.w	r3, r3, #16
 80082ac:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 80082ae:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80082b2:	2b01      	cmp	r3, #1
 80082b4:	d108      	bne.n	80082c8 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 80082b6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80082ba:	f003 030f 	and.w	r3, r3, #15
 80082be:	b2da      	uxtb	r2, r3
 80082c0:	897b      	ldrh	r3, [r7, #10]
 80082c2:	f362 1389 	bfi	r3, r2, #6, #4
 80082c6:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 80082c8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	bf14      	ite	ne
 80082d0:	2301      	movne	r3, #1
 80082d2:	2300      	moveq	r3, #0
 80082d4:	b2db      	uxtb	r3, r3
 80082d6:	461a      	mov	r2, r3
 80082d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80082dc:	0112      	lsls	r2, r2, #4
 80082de:	4413      	add	r3, r2
 80082e0:	3348      	adds	r3, #72	@ 0x48
 80082e2:	015b      	lsls	r3, r3, #5
 80082e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e6:	4413      	add	r3, r2
 80082e8:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 80082ea:	68ba      	ldr	r2, [r7, #8]
 80082ec:	69bb      	ldr	r3, [r7, #24]
 80082ee:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 80082f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f2:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 80082f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80082fa:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 80082fe:	2901      	cmp	r1, #1
 8008300:	d101      	bne.n	8008306 <edpt_activate+0x13e>
 8008302:	2100      	movs	r1, #0
 8008304:	e000      	b.n	8008308 <edpt_activate+0x140>
 8008306:	2110      	movs	r1, #16
 8008308:	440b      	add	r3, r1
 800830a:	2101      	movs	r1, #1
 800830c:	fa01 f303 	lsl.w	r3, r1, r3
 8008310:	431a      	orrs	r2, r3
 8008312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008314:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 8008318:	bf00      	nop
 800831a:	372c      	adds	r7, #44	@ 0x2c
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr
 8008324:	0800a378 	.word	0x0800a378
 8008328:	2000128c 	.word	0x2000128c

0800832c <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800832c:	b480      	push	{r7}
 800832e:	b08d      	sub	sp, #52	@ 0x34
 8008330:	af00      	add	r7, sp, #0
 8008332:	4603      	mov	r3, r0
 8008334:	71fb      	strb	r3, [r7, #7]
 8008336:	460b      	mov	r3, r1
 8008338:	71bb      	strb	r3, [r7, #6]
 800833a:	4613      	mov	r3, r2
 800833c:	717b      	strb	r3, [r7, #5]
 800833e:	79fb      	ldrb	r3, [r7, #7]
 8008340:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008342:	7f7b      	ldrb	r3, [r7, #29]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d901      	bls.n	800834c <edpt_disable+0x20>
    rhport = 0;
 8008348:	2300      	movs	r3, #0
 800834a:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800834c:	7f7b      	ldrb	r3, [r7, #29]
 800834e:	4a5e      	ldr	r2, [pc, #376]	@ (80084c8 <edpt_disable+0x19c>)
 8008350:	011b      	lsls	r3, r3, #4
 8008352:	4413      	add	r3, r2
 8008354:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008356:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008358:	79bb      	ldrb	r3, [r7, #6]
 800835a:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800835c:	7fbb      	ldrb	r3, [r7, #30]
 800835e:	f003 030f 	and.w	r3, r3, #15
 8008362:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 8008364:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008368:	79bb      	ldrb	r3, [r7, #6]
 800836a:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800836c:	7ffb      	ldrb	r3, [r7, #31]
 800836e:	09db      	lsrs	r3, r3, #7
 8008370:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 8008372:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008376:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800837a:	2b01      	cmp	r3, #1
 800837c:	bf14      	ite	ne
 800837e:	2301      	movne	r3, #1
 8008380:	2300      	moveq	r3, #0
 8008382:	b2db      	uxtb	r3, r3
 8008384:	461a      	mov	r2, r3
 8008386:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800838a:	0112      	lsls	r2, r2, #4
 800838c:	4413      	add	r3, r2
 800838e:	3348      	adds	r3, #72	@ 0x48
 8008390:	015b      	lsls	r3, r3, #5
 8008392:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008394:	4413      	add	r3, r2
 8008396:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 8008398:	797b      	ldrb	r3, [r7, #5]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d002      	beq.n	80083a4 <edpt_disable+0x78>
 800839e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80083a2:	e000      	b.n	80083a6 <edpt_disable+0x7a>
 80083a4:	2300      	movs	r3, #0
 80083a6:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 80083a8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d145      	bne.n	800843c <edpt_disable+0x110>
 80083b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b2:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	0fdb      	lsrs	r3, r3, #31
 80083ba:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 80083bc:	f083 0301 	eor.w	r3, r3, #1
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d008      	beq.n	80083d8 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 80083c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c8:	681a      	ldr	r2, [r3, #0]
 80083ca:	6a3b      	ldr	r3, [r7, #32]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80083d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d4:	601a      	str	r2, [r3, #0]
 80083d6:	e01e      	b.n	8008416 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 80083d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80083e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e2:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 80083e4:	bf00      	nop
 80083e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d0f9      	beq.n	80083e6 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 80083f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	6a3b      	ldr	r3, [r7, #32]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80083fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008400:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 8008402:	bf00      	nop
 8008404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	f003 0302 	and.w	r3, r3, #2
 800840c:	2b00      	cmp	r3, #0
 800840e:	d0f9      	beq.n	8008404 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 8008410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008412:	2202      	movs	r2, #2
 8008414:	609a      	str	r2, [r3, #8]
 8008416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008418:	617b      	str	r3, [r7, #20]
 800841a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800841e:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008420:	7cfb      	ldrb	r3, [r7, #19]
 8008422:	019b      	lsls	r3, r3, #6
 8008424:	f043 0220 	orr.w	r2, r3, #32
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800842c:	bf00      	nop
 800842e:	697b      	ldr	r3, [r7, #20]
 8008430:	691b      	ldr	r3, [r3, #16]
 8008432:	f003 0320 	and.w	r3, r3, #32
 8008436:	2b00      	cmp	r3, #0
 8008438:	d1f9      	bne.n	800842e <edpt_disable+0x102>
}
 800843a:	e03f      	b.n	80084bc <edpt_disable+0x190>
 800843c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843e:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	0fdb      	lsrs	r3, r3, #31
 8008446:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 8008448:	f083 0301 	eor.w	r3, r3, #1
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b00      	cmp	r3, #0
 8008450:	d103      	bne.n	800845a <edpt_disable+0x12e>
 8008452:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008456:	2b00      	cmp	r3, #0
 8008458:	d106      	bne.n	8008468 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800845a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800845c:	681a      	ldr	r2, [r3, #0]
 800845e:	6a3b      	ldr	r3, [r7, #32]
 8008460:	431a      	orrs	r2, r3
 8008462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008464:	601a      	str	r2, [r3, #0]
 8008466:	e029      	b.n	80084bc <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 8008468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800846a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800846e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008474:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 8008478:	bf00      	nop
 800847a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800847c:	695b      	ldr	r3, [r3, #20]
 800847e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008482:	2b00      	cmp	r3, #0
 8008484:	d0f9      	beq.n	800847a <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 8008486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	6a3b      	ldr	r3, [r7, #32]
 800848c:	4313      	orrs	r3, r2
 800848e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008494:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 8008496:	bf00      	nop
 8008498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	f003 0302 	and.w	r3, r3, #2
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d0f9      	beq.n	8008498 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 80084a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a6:	2202      	movs	r2, #2
 80084a8:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 80084aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ac:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80084b0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80084b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084b6:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 80084ba:	bf00      	nop
 80084bc:	bf00      	nop
 80084be:	3734      	adds	r7, #52	@ 0x34
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	0800a378 	.word	0x0800a378

080084cc <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b08e      	sub	sp, #56	@ 0x38
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	4603      	mov	r3, r0
 80084d4:	71fb      	strb	r3, [r7, #7]
 80084d6:	460b      	mov	r3, r1
 80084d8:	71bb      	strb	r3, [r7, #6]
 80084da:	4613      	mov	r3, r2
 80084dc:	717b      	strb	r3, [r7, #5]
 80084de:	79fb      	ldrb	r3, [r7, #7]
 80084e0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80084e4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d902      	bls.n	80084f2 <edpt_schedule_packets+0x26>
    rhport = 0;
 80084ec:	2300      	movs	r3, #0
 80084ee:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80084f2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80084f6:	4a5a      	ldr	r2, [pc, #360]	@ (8008660 <edpt_schedule_packets+0x194>)
 80084f8:	011b      	lsls	r3, r3, #4
 80084fa:	4413      	add	r3, r2
 80084fc:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80084fe:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 8008500:	79ba      	ldrb	r2, [r7, #6]
 8008502:	797b      	ldrb	r3, [r7, #5]
 8008504:	0052      	lsls	r2, r2, #1
 8008506:	4413      	add	r3, r2
 8008508:	011b      	lsls	r3, r3, #4
 800850a:	4a56      	ldr	r2, [pc, #344]	@ (8008664 <edpt_schedule_packets+0x198>)
 800850c:	4413      	add	r3, r2
 800850e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008510:	797b      	ldrb	r3, [r7, #5]
 8008512:	2b01      	cmp	r3, #1
 8008514:	bf14      	ite	ne
 8008516:	2301      	movne	r3, #1
 8008518:	2300      	moveq	r3, #0
 800851a:	b2db      	uxtb	r3, r3
 800851c:	461a      	mov	r2, r3
 800851e:	79bb      	ldrb	r3, [r7, #6]
 8008520:	0112      	lsls	r2, r2, #4
 8008522:	4413      	add	r3, r2
 8008524:	3348      	adds	r3, #72	@ 0x48
 8008526:	015b      	lsls	r3, r3, #5
 8008528:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800852a:	4413      	add	r3, r2
 800852c:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800852e:	79bb      	ldrb	r3, [r7, #6]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d11b      	bne.n	800856c <edpt_schedule_packets+0xa0>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 8008534:	797b      	ldrb	r3, [r7, #5]
 8008536:	4a4c      	ldr	r2, [pc, #304]	@ (8008668 <edpt_schedule_packets+0x19c>)
 8008538:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800853c:	83fb      	strh	r3, [r7, #30]
 800853e:	2340      	movs	r3, #64	@ 0x40
 8008540:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008542:	8bfa      	ldrh	r2, [r7, #30]
 8008544:	8bbb      	ldrh	r3, [r7, #28]
 8008546:	4293      	cmp	r3, r2
 8008548:	bf28      	it	cs
 800854a:	4613      	movcs	r3, r2
 800854c:	b29b      	uxth	r3, r3
 800854e:	86bb      	strh	r3, [r7, #52]	@ 0x34
    _dcd_data.ep0_pending[dir] -= total_bytes;
 8008550:	797b      	ldrb	r3, [r7, #5]
 8008552:	4a45      	ldr	r2, [pc, #276]	@ (8008668 <edpt_schedule_packets+0x19c>)
 8008554:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8008558:	797b      	ldrb	r3, [r7, #5]
 800855a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800855c:	1a8a      	subs	r2, r1, r2
 800855e:	b291      	uxth	r1, r2
 8008560:	4a41      	ldr	r2, [pc, #260]	@ (8008668 <edpt_schedule_packets+0x19c>)
 8008562:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 8008566:	2301      	movs	r3, #1
 8008568:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800856a:	e014      	b.n	8008596 <edpt_schedule_packets+0xca>
  } else {
    total_bytes = xfer->total_len;
 800856c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800856e:	891b      	ldrh	r3, [r3, #8]
 8008570:	86bb      	strh	r3, [r7, #52]	@ 0x34
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 8008572:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008574:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008576:	8952      	ldrh	r2, [r2, #10]
 8008578:	61bb      	str	r3, [r7, #24]
 800857a:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800857c:	69ba      	ldr	r2, [r7, #24]
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	4413      	add	r3, r2
 8008582:	1e5a      	subs	r2, r3, #1
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	fbb2 f3f3 	udiv	r3, r2, r3
 800858a:	86fb      	strh	r3, [r7, #54]	@ 0x36
    if (num_packets == 0) {
 800858c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800858e:	2b00      	cmp	r3, #0
 8008590:	d101      	bne.n	8008596 <edpt_schedule_packets+0xca>
      num_packets = 1; // zero length packet still count as 1
 8008592:	2301      	movs	r3, #1
 8008594:	86fb      	strh	r3, [r7, #54]	@ 0x36
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 8008596:	2300      	movs	r3, #0
 8008598:	613b      	str	r3, [r7, #16]
  deptsiz.xfer_size = total_bytes;
 800859a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800859c:	f3c2 0212 	ubfx	r2, r2, #0, #19
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	f362 0312 	bfi	r3, r2, #0, #19
 80085a6:	613b      	str	r3, [r7, #16]
  deptsiz.packet_count = num_packets;
 80085a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80085aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085ae:	b29a      	uxth	r2, r3
 80085b0:	8a7b      	ldrh	r3, [r7, #18]
 80085b2:	f362 03cc 	bfi	r3, r2, #3, #10
 80085b6:	827b      	strh	r3, [r7, #18]
  dep->tsiz = deptsiz.value;
 80085b8:	693a      	ldr	r2, [r7, #16]
 80085ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085bc:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 80085be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	60fb      	str	r3, [r7, #12]
  depctl.clear_nak = 1;
 80085c4:	7bfb      	ldrb	r3, [r7, #15]
 80085c6:	f043 0304 	orr.w	r3, r3, #4
 80085ca:	73fb      	strb	r3, [r7, #15]
  depctl.enable = 1;
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
 80085ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085d2:	73fb      	strb	r3, [r7, #15]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 80085d4:	7bbb      	ldrb	r3, [r7, #14]
 80085d6:	f003 030c 	and.w	r3, r3, #12
 80085da:	b2db      	uxtb	r3, r3
 80085dc:	2b04      	cmp	r3, #4
 80085de:	d116      	bne.n	800860e <edpt_schedule_packets+0x142>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 80085e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80085e6:	60bb      	str	r3, [r7, #8]
    const uint32_t odd_now = dsts.frame_number & 1u;
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	f3c3 230d 	ubfx	r3, r3, #8, #14
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	f003 0301 	and.w	r3, r3, #1
 80085f4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (odd_now != 0) {
 80085f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d004      	beq.n	8008606 <edpt_schedule_packets+0x13a>
      depctl.set_data0_iso_even = 1;
 80085fc:	7bfb      	ldrb	r3, [r7, #15]
 80085fe:	f043 0310 	orr.w	r3, r3, #16
 8008602:	73fb      	strb	r3, [r7, #15]
 8008604:	e003      	b.n	800860e <edpt_schedule_packets+0x142>
    } else {
      depctl.set_data1_iso_odd = 1;
 8008606:	7bfb      	ldrb	r3, [r7, #15]
 8008608:	f043 0320 	orr.w	r3, r3, #32
 800860c:	73fb      	strb	r3, [r7, #15]
    }
  } else
  #endif
  {
  #if CFG_TUD_DWC2_SLAVE_ENABLE
    dep->diepctl = depctl.value; // enable endpoint
 800860e:	68fa      	ldr	r2, [r7, #12]
 8008610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008612:	601a      	str	r2, [r3, #0]

    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 8008614:	797b      	ldrb	r3, [r7, #5]
 8008616:	2b01      	cmp	r3, #1
 8008618:	d11e      	bne.n	8008658 <edpt_schedule_packets+0x18c>
 800861a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800861c:	2b00      	cmp	r3, #0
 800861e:	d01b      	beq.n	8008658 <edpt_schedule_packets+0x18c>
      const uint16_t xferred_bytes = epin_write_tx_fifo(dwc2, epnum);
 8008620:	79bb      	ldrb	r3, [r7, #6]
 8008622:	4619      	mov	r1, r3
 8008624:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008626:	f000 fd3b 	bl	80090a0 <epin_write_tx_fifo>
 800862a:	4603      	mov	r3, r0
 800862c:	847b      	strh	r3, [r7, #34]	@ 0x22

      // Enable TXFE interrupt if there are still data to be sent
      // EP0 only sends one packet at a time, so no need to check for EP0
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800862e:	79bb      	ldrb	r3, [r7, #6]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d011      	beq.n	8008658 <edpt_schedule_packets+0x18c>
 8008634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008636:	891b      	ldrh	r3, [r3, #8]
 8008638:	461a      	mov	r2, r3
 800863a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	2b00      	cmp	r3, #0
 8008640:	dd0a      	ble.n	8008658 <edpt_schedule_packets+0x18c>
         dwc2->diepempmsk |= (1u << epnum);
 8008642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008644:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 8008648:	79bb      	ldrb	r3, [r7, #6]
 800864a:	2101      	movs	r1, #1
 800864c:	fa01 f303 	lsl.w	r3, r1, r3
 8008650:	431a      	orrs	r2, r3
 8008652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008654:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
      }
    }
  #endif
  }
}
 8008658:	bf00      	nop
 800865a:	3738      	adds	r7, #56	@ 0x38
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}
 8008660:	0800a378 	.word	0x0800a378
 8008664:	2000128c 	.word	0x2000128c
 8008668:	2000134c 	.word	0x2000134c

0800866c <dcd_init>:
  const tud_configure_param_t* const cfg = (const tud_configure_param_t*) cfg_param;
  _tud_cfg = cfg->dwc2;
  return true;
}

bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800866c:	b580      	push	{r7, lr}
 800866e:	b08c      	sub	sp, #48	@ 0x30
 8008670:	af00      	add	r7, sp, #0
 8008672:	4603      	mov	r3, r0
 8008674:	6039      	str	r1, [r7, #0]
 8008676:	71fb      	strb	r3, [r7, #7]
 8008678:	79fb      	ldrb	r3, [r7, #7]
 800867a:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800867c:	7dfb      	ldrb	r3, [r7, #23]
 800867e:	2b01      	cmp	r3, #1
 8008680:	d901      	bls.n	8008686 <dcd_init+0x1a>
    rhport = 0;
 8008682:	2300      	movs	r3, #0
 8008684:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008686:	7dfb      	ldrb	r3, [r7, #23]
 8008688:	4a41      	ldr	r2, [pc, #260]	@ (8008790 <dcd_init+0x124>)
 800868a:	011b      	lsls	r3, r3, #4
 800868c:	4413      	add	r3, r2
 800868e:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008690:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 8008692:	2208      	movs	r2, #8
 8008694:	2100      	movs	r1, #0
 8008696:	483f      	ldr	r0, [pc, #252]	@ (8008794 <dcd_init+0x128>)
 8008698:	f001 fd74 	bl	800a184 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800869c:	2101      	movs	r1, #1
 800869e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086a0:	f001 fbd4 	bl	8009e4c <dwc2_core_is_highspeed>
 80086a4:	4603      	mov	r3, r0
 80086a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80086aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ac:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80086b2:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 80086b4:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 80086b6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 80086ba:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80086be:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 80086c2:	79fb      	ldrb	r3, [r7, #7]
 80086c4:	4618      	mov	r0, r3
 80086c6:	f001 fbdf 	bl	8009e88 <dwc2_core_init>
 80086ca:	4603      	mov	r3, r0
 80086cc:	f083 0301 	eor.w	r3, r3, #1
 80086d0:	b2db      	uxtb	r3, r3
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d00a      	beq.n	80086ec <dcd_init+0x80>
 80086d6:	4b30      	ldr	r3, [pc, #192]	@ (8008798 <dcd_init+0x12c>)
 80086d8:	61fb      	str	r3, [r7, #28]
 80086da:	69fb      	ldr	r3, [r7, #28]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d000      	beq.n	80086e8 <dcd_init+0x7c>
 80086e6:	be00      	bkpt	0x0000
 80086e8:	2300      	movs	r3, #0
 80086ea:	e04c      	b.n	8008786 <dcd_init+0x11a>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 80086ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ee:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 80086f2:	f023 0303 	bic.w	r3, r3, #3
 80086f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 80086f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d00d      	beq.n	800871c <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008702:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008704:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 8008706:	7b3b      	ldrb	r3, [r7, #12]
 8008708:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800870c:	b2db      	uxtb	r3, r3
 800870e:	2b80      	cmp	r3, #128	@ 0x80
 8008710:	d108      	bne.n	8008724 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 8008712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008714:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008718:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800871a:	e003      	b.n	8008724 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800871c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800871e:	f043 0303 	orr.w	r3, r3, #3
 8008722:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 8008724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008726:	f043 0304 	orr.w	r3, r3, #4
 800872a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800872c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008730:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 8008734:	79fb      	ldrb	r3, [r7, #7]
 8008736:	4618      	mov	r0, r3
 8008738:	f000 f8de 	bl	80088f8 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800873c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008744:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800874a:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800874c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8008754:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 8008758:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875a:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800875c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875e:	699a      	ldr	r2, [r3, #24]
 8008760:	4b0e      	ldr	r3, [pc, #56]	@ (800879c <dcd_init+0x130>)
 8008762:	4313      	orrs	r3, r2
 8008764:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008766:	6193      	str	r3, [r2, #24]

  uint32_t gahbcfg = dwc2->gahbcfg;
 8008768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876a:	689b      	ldr	r3, [r3, #8]
 800876c:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	f043 0301 	orr.w	r3, r3, #1
 8008774:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 8008776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008778:	6a3a      	ldr	r2, [r7, #32]
 800877a:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800877c:	79fb      	ldrb	r3, [r7, #7]
 800877e:	4618      	mov	r0, r3
 8008780:	f000 f898 	bl	80088b4 <dcd_connect>
  return true;
 8008784:	2301      	movs	r3, #1
}
 8008786:	4618      	mov	r0, r3
 8008788:	3730      	adds	r7, #48	@ 0x30
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}
 800878e:	bf00      	nop
 8008790:	0800a378 	.word	0x0800a378
 8008794:	2000134c 	.word	0x2000134c
 8008798:	e000edf0 	.word	0xe000edf0
 800879c:	80003004 	.word	0x80003004

080087a0 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	4603      	mov	r3, r0
 80087a8:	71fb      	strb	r3, [r7, #7]
 80087aa:	79fb      	ldrb	r3, [r7, #7]
 80087ac:	73fb      	strb	r3, [r7, #15]
 80087ae:	2301      	movs	r3, #1
 80087b0:	73bb      	strb	r3, [r7, #14]
 80087b2:	2301      	movs	r3, #1
 80087b4:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 80087b6:	7bfb      	ldrb	r3, [r7, #15]
 80087b8:	4a0c      	ldr	r2, [pc, #48]	@ (80087ec <dcd_int_enable+0x4c>)
 80087ba:	011b      	lsls	r3, r3, #4
 80087bc:	4413      	add	r3, r2
 80087be:	3304      	adds	r3, #4
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 80087c4:	7b7b      	ldrb	r3, [r7, #13]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d005      	beq.n	80087d6 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 80087ca:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80087ce:	4618      	mov	r0, r3
 80087d0:	f7ff fb2a 	bl	8007e28 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 80087d4:	e004      	b.n	80087e0 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 80087d6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 80087da:	4618      	mov	r0, r3
 80087dc:	f7ff fb42 	bl	8007e64 <__NVIC_DisableIRQ>
}
 80087e0:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 80087e2:	bf00      	nop
 80087e4:	3710      	adds	r7, #16
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
 80087ea:	bf00      	nop
 80087ec:	0800a378 	.word	0x0800a378

080087f0 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b084      	sub	sp, #16
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	4603      	mov	r3, r0
 80087f8:	71fb      	strb	r3, [r7, #7]
 80087fa:	79fb      	ldrb	r3, [r7, #7]
 80087fc:	73fb      	strb	r3, [r7, #15]
 80087fe:	2301      	movs	r3, #1
 8008800:	73bb      	strb	r3, [r7, #14]
 8008802:	2300      	movs	r3, #0
 8008804:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 8008806:	7bfb      	ldrb	r3, [r7, #15]
 8008808:	4a0c      	ldr	r2, [pc, #48]	@ (800883c <dcd_int_disable+0x4c>)
 800880a:	011b      	lsls	r3, r3, #4
 800880c:	4413      	add	r3, r2
 800880e:	3304      	adds	r3, #4
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 8008814:	7b7b      	ldrb	r3, [r7, #13]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d005      	beq.n	8008826 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800881a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800881e:	4618      	mov	r0, r3
 8008820:	f7ff fb02 	bl	8007e28 <__NVIC_EnableIRQ>
}
 8008824:	e004      	b.n	8008830 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 8008826:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800882a:	4618      	mov	r0, r3
 800882c:	f7ff fb1a 	bl	8007e64 <__NVIC_DisableIRQ>
}
 8008830:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 8008832:	bf00      	nop
 8008834:	3710      	adds	r7, #16
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}
 800883a:	bf00      	nop
 800883c:	0800a378 	.word	0x0800a378

08008840 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 8008840:	b580      	push	{r7, lr}
 8008842:	b086      	sub	sp, #24
 8008844:	af02      	add	r7, sp, #8
 8008846:	4603      	mov	r3, r0
 8008848:	460a      	mov	r2, r1
 800884a:	71fb      	strb	r3, [r7, #7]
 800884c:	4613      	mov	r3, r2
 800884e:	71bb      	strb	r3, [r7, #6]
 8008850:	79fb      	ldrb	r3, [r7, #7]
 8008852:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008854:	7a7b      	ldrb	r3, [r7, #9]
 8008856:	2b01      	cmp	r3, #1
 8008858:	d901      	bls.n	800885e <dcd_set_address+0x1e>
    rhport = 0;
 800885a:	2300      	movs	r3, #0
 800885c:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800885e:	7a7b      	ldrb	r3, [r7, #9]
 8008860:	4a13      	ldr	r2, [pc, #76]	@ (80088b0 <dcd_set_address+0x70>)
 8008862:	011b      	lsls	r3, r3, #4
 8008864:	4413      	add	r3, r2
 8008866:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008868:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8008870:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 8008874:	79bb      	ldrb	r3, [r7, #6]
 8008876:	011b      	lsls	r3, r3, #4
 8008878:	431a      	orrs	r2, r3
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 8008880:	2300      	movs	r3, #0
 8008882:	72fb      	strb	r3, [r7, #11]
 8008884:	2301      	movs	r3, #1
 8008886:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == (uint8_t)TUSB_DIR_IN ? (uint8_t)TUSB_DIR_IN_MASK : 0u));
 8008888:	7abb      	ldrb	r3, [r7, #10]
 800888a:	2b01      	cmp	r3, #1
 800888c:	d101      	bne.n	8008892 <dcd_set_address+0x52>
 800888e:	2280      	movs	r2, #128	@ 0x80
 8008890:	e000      	b.n	8008894 <dcd_set_address+0x54>
 8008892:	2200      	movs	r2, #0
 8008894:	7afb      	ldrb	r3, [r7, #11]
 8008896:	4313      	orrs	r3, r2
 8008898:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800889a:	79f8      	ldrb	r0, [r7, #7]
 800889c:	2300      	movs	r3, #0
 800889e:	9300      	str	r3, [sp, #0]
 80088a0:	2300      	movs	r3, #0
 80088a2:	2200      	movs	r2, #0
 80088a4:	f000 f992 	bl	8008bcc <dcd_edpt_xfer>
}
 80088a8:	bf00      	nop
 80088aa:	3710      	adds	r7, #16
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}
 80088b0:	0800a378 	.word	0x0800a378

080088b4 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 80088b4:	b480      	push	{r7}
 80088b6:	b085      	sub	sp, #20
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	4603      	mov	r3, r0
 80088bc:	71fb      	strb	r3, [r7, #7]
 80088be:	79fb      	ldrb	r3, [r7, #7]
 80088c0:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80088c2:	7afb      	ldrb	r3, [r7, #11]
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d901      	bls.n	80088cc <dcd_connect+0x18>
    rhport = 0;
 80088c8:	2300      	movs	r3, #0
 80088ca:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80088cc:	7afb      	ldrb	r3, [r7, #11]
 80088ce:	4a09      	ldr	r2, [pc, #36]	@ (80088f4 <dcd_connect+0x40>)
 80088d0:	011b      	lsls	r3, r3, #4
 80088d2:	4413      	add	r3, r2
 80088d4:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80088d6:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 80088de:	f023 0202 	bic.w	r2, r3, #2
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 80088e8:	bf00      	nop
 80088ea:	3714      	adds	r7, #20
 80088ec:	46bd      	mov	sp, r7
 80088ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f2:	4770      	bx	lr
 80088f4:	0800a378 	.word	0x0800a378

080088f8 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	4603      	mov	r3, r0
 8008900:	71fb      	strb	r3, [r7, #7]
 8008902:	79fb      	ldrb	r3, [r7, #7]
 8008904:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008906:	7afb      	ldrb	r3, [r7, #11]
 8008908:	2b01      	cmp	r3, #1
 800890a:	d901      	bls.n	8008910 <dcd_disconnect+0x18>
    rhport = 0;
 800890c:	2300      	movs	r3, #0
 800890e:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008910:	7afb      	ldrb	r3, [r7, #11]
 8008912:	4a09      	ldr	r2, [pc, #36]	@ (8008938 <dcd_disconnect+0x40>)
 8008914:	011b      	lsls	r3, r3, #4
 8008916:	4413      	add	r3, r2
 8008918:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800891a:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 8008922:	f043 0202 	orr.w	r2, r3, #2
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800892c:	bf00      	nop
 800892e:	3714      	adds	r7, #20
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr
 8008938:	0800a378 	.word	0x0800a378

0800893c <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	4603      	mov	r3, r0
 8008944:	460a      	mov	r2, r1
 8008946:	71fb      	strb	r3, [r7, #7]
 8008948:	4613      	mov	r3, r2
 800894a:	71bb      	strb	r3, [r7, #6]
 800894c:	79fb      	ldrb	r3, [r7, #7]
 800894e:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008950:	7afb      	ldrb	r3, [r7, #11]
 8008952:	2b01      	cmp	r3, #1
 8008954:	d901      	bls.n	800895a <dcd_sof_enable+0x1e>
    rhport = 0;
 8008956:	2300      	movs	r3, #0
 8008958:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800895a:	7afb      	ldrb	r3, [r7, #11]
 800895c:	4a10      	ldr	r2, [pc, #64]	@ (80089a0 <dcd_sof_enable+0x64>)
 800895e:	011b      	lsls	r3, r3, #4
 8008960:	4413      	add	r3, r2
 8008962:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008964:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 8008966:	4a0f      	ldr	r2, [pc, #60]	@ (80089a4 <dcd_sof_enable+0x68>)
 8008968:	79bb      	ldrb	r3, [r7, #6]
 800896a:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800896c:	79bb      	ldrb	r3, [r7, #6]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d009      	beq.n	8008986 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2208      	movs	r2, #8
 8008976:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	699b      	ldr	r3, [r3, #24]
 800897c:	f043 0208 	orr.w	r2, r3, #8
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 8008984:	e005      	b.n	8008992 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	699b      	ldr	r3, [r3, #24]
 800898a:	f023 0208 	bic.w	r2, r3, #8
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	619a      	str	r2, [r3, #24]
}
 8008992:	bf00      	nop
 8008994:	3714      	adds	r7, #20
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	0800a378 	.word	0x0800a378
 80089a4:	2000134c 	.word	0x2000134c

080089a8 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b084      	sub	sp, #16
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	4603      	mov	r3, r0
 80089b0:	6039      	str	r1, [r7, #0]
 80089b2:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt),
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	7899      	ldrb	r1, [r3, #2]
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	889b      	ldrh	r3, [r3, #4]
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80089c6:	b29a      	uxth	r2, r3
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	78db      	ldrb	r3, [r3, #3]
 80089cc:	f003 0303 	and.w	r3, r3, #3
 80089d0:	b2db      	uxtb	r3, r3
 80089d2:	2b02      	cmp	r3, #2
 80089d4:	bf0c      	ite	eq
 80089d6:	2301      	moveq	r3, #1
 80089d8:	2300      	movne	r3, #0
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	79f8      	ldrb	r0, [r7, #7]
 80089de:	f7ff faa5 	bl	8007f2c <dfifo_alloc>
 80089e2:	4603      	mov	r3, r0
 80089e4:	f083 0301 	eor.w	r3, r3, #1
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d00a      	beq.n	8008a04 <dcd_edpt_open+0x5c>
 80089ee:	4b0a      	ldr	r3, [pc, #40]	@ (8008a18 <dcd_edpt_open+0x70>)
 80089f0:	60fb      	str	r3, [r7, #12]
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 0301 	and.w	r3, r3, #1
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d000      	beq.n	8008a00 <dcd_edpt_open+0x58>
 80089fe:	be00      	bkpt	0x0000
 8008a00:	2300      	movs	r3, #0
 8008a02:	e005      	b.n	8008a10 <dcd_edpt_open+0x68>
                       desc_edpt->bmAttributes.xfer == TUSB_XFER_BULK));
  edpt_activate(rhport, desc_edpt);
 8008a04:	79fb      	ldrb	r3, [r7, #7]
 8008a06:	6839      	ldr	r1, [r7, #0]
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f7ff fbdd 	bl	80081c8 <edpt_activate>
  return true;
 8008a0e:	2301      	movs	r3, #1
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	3710      	adds	r7, #16
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	e000edf0 	.word	0xe000edf0

08008a1c <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b08c      	sub	sp, #48	@ 0x30
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	4603      	mov	r3, r0
 8008a24:	71fb      	strb	r3, [r7, #7]
 8008a26:	79fb      	ldrb	r3, [r7, #7]
 8008a28:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008a2a:	7ffb      	ldrb	r3, [r7, #31]
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d901      	bls.n	8008a34 <dcd_edpt_close_all+0x18>
    rhport = 0;
 8008a30:	2300      	movs	r3, #0
 8008a32:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008a34:	7ffb      	ldrb	r3, [r7, #31]
 8008a36:	4a42      	ldr	r2, [pc, #264]	@ (8008b40 <dcd_edpt_close_all+0x124>)
 8008a38:	011b      	lsls	r3, r3, #4
 8008a3a:	4413      	add	r3, r2
 8008a3c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 8008a40:	79fb      	ldrb	r3, [r7, #7]
 8008a42:	4a3f      	ldr	r2, [pc, #252]	@ (8008b40 <dcd_edpt_close_all+0x124>)
 8008a44:	011b      	lsls	r3, r3, #4
 8008a46:	4413      	add	r3, r2
 8008a48:	3308      	adds	r3, #8
 8008a4a:	781b      	ldrb	r3, [r3, #0]
 8008a4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 8008a50:	2000      	movs	r0, #0
 8008a52:	f7fe fd13 	bl	800747c <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 8008a56:	4b3b      	ldr	r3, [pc, #236]	@ (8008b44 <dcd_edpt_close_all+0x128>)
 8008a58:	2200      	movs	r2, #0
 8008a5a:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 8008a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a5e:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8008a62:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 8008a66:	2301      	movs	r3, #1
 8008a68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008a6c:	e038      	b.n	8008ae0 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 8008a6e:	2300      	movs	r3, #0
 8008a70:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008a74:	e02b      	b.n	8008ace <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 8008a76:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8008a7a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008a7e:	0112      	lsls	r2, r2, #4
 8008a80:	4413      	add	r3, r2
 8008a82:	3348      	adds	r3, #72	@ 0x48
 8008a84:	015b      	lsls	r3, r3, #5
 8008a86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a88:	4413      	add	r3, r2
 8008a8a:	623b      	str	r3, [r7, #32]
 8008a8c:	6a3b      	ldr	r3, [r7, #32]
 8008a8e:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	0fdb      	lsrs	r3, r3, #31
 8008a96:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d005      	beq.n	8008aa8 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 8008a9c:	6a3b      	ldr	r3, [r7, #32]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008aa4:	6a3b      	ldr	r3, [r7, #32]
 8008aa6:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 8008aa8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008aac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008ab0:	f1c3 0301 	rsb	r3, r3, #1
 8008ab4:	4924      	ldr	r1, [pc, #144]	@ (8008b48 <dcd_edpt_close_all+0x12c>)
 8008ab6:	0052      	lsls	r2, r2, #1
 8008ab8:	4413      	add	r3, r2
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	440b      	add	r3, r1
 8008abe:	330a      	adds	r3, #10
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 8008ac4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008ac8:	3301      	adds	r3, #1
 8008aca:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008ace:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d9cf      	bls.n	8008a76 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 8008ad6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008ada:	3301      	adds	r3, #1
 8008adc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008ae0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d3c0      	bcc.n	8008a6e <dcd_edpt_close_all+0x52>
 8008aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aee:	613b      	str	r3, [r7, #16]
 8008af0:	2310      	movs	r3, #16
 8008af2:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008af4:	7bfb      	ldrb	r3, [r7, #15]
 8008af6:	019b      	lsls	r3, r3, #6
 8008af8:	f043 0220 	orr.w	r2, r3, #32
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008b00:	bf00      	nop
 8008b02:	693b      	ldr	r3, [r7, #16]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	f003 0320 	and.w	r3, r3, #32
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d1f9      	bne.n	8008b02 <dcd_edpt_close_all+0xe6>
}
 8008b0e:	bf00      	nop
 8008b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b12:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008b14:	697b      	ldr	r3, [r7, #20]
 8008b16:	2210      	movs	r2, #16
 8008b18:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008b1a:	bf00      	nop
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	f003 0310 	and.w	r3, r3, #16
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d1f9      	bne.n	8008b1c <dcd_edpt_close_all+0x100>
}
 8008b28:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 8008b2a:	79fb      	ldrb	r3, [r7, #7]
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f7ff faf1 	bl	8008114 <dfifo_device_init>

  usbd_spin_unlock(false);
 8008b32:	2000      	movs	r0, #0
 8008b34:	f7fe fcc6 	bl	80074c4 <usbd_spin_unlock>
}
 8008b38:	bf00      	nop
 8008b3a:	3730      	adds	r7, #48	@ 0x30
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}
 8008b40:	0800a378 	.word	0x0800a378
 8008b44:	2000134c 	.word	0x2000134c
 8008b48:	2000128c 	.word	0x2000128c

08008b4c <dcd_edpt_iso_alloc>:

bool dcd_edpt_iso_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t largest_packet_size) {
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b084      	sub	sp, #16
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	4603      	mov	r3, r0
 8008b54:	71fb      	strb	r3, [r7, #7]
 8008b56:	460b      	mov	r3, r1
 8008b58:	71bb      	strb	r3, [r7, #6]
 8008b5a:	4613      	mov	r3, r2
 8008b5c:	80bb      	strh	r3, [r7, #4]
  TU_ASSERT(dfifo_alloc(rhport, ep_addr, largest_packet_size, false));
 8008b5e:	88ba      	ldrh	r2, [r7, #4]
 8008b60:	79b9      	ldrb	r1, [r7, #6]
 8008b62:	79f8      	ldrb	r0, [r7, #7]
 8008b64:	2300      	movs	r3, #0
 8008b66:	f7ff f9e1 	bl	8007f2c <dfifo_alloc>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	f083 0301 	eor.w	r3, r3, #1
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d00a      	beq.n	8008b8c <dcd_edpt_iso_alloc+0x40>
 8008b76:	4b08      	ldr	r3, [pc, #32]	@ (8008b98 <dcd_edpt_iso_alloc+0x4c>)
 8008b78:	60fb      	str	r3, [r7, #12]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f003 0301 	and.w	r3, r3, #1
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d000      	beq.n	8008b88 <dcd_edpt_iso_alloc+0x3c>
 8008b86:	be00      	bkpt	0x0000
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e000      	b.n	8008b8e <dcd_edpt_iso_alloc+0x42>
  return true;
 8008b8c:	2301      	movs	r3, #1
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	e000edf0 	.word	0xe000edf0

08008b9c <dcd_edpt_iso_activate>:

bool dcd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc) {
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b082      	sub	sp, #8
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	6039      	str	r1, [r7, #0]
 8008ba6:	71fb      	strb	r3, [r7, #7]
  // Disable EP to clear potential incomplete transfers
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	7899      	ldrb	r1, [r3, #2]
 8008bac:	79fb      	ldrb	r3, [r7, #7]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f7ff fbbb 	bl	800832c <edpt_disable>
  edpt_activate(rhport, p_endpoint_desc);
 8008bb6:	79fb      	ldrb	r3, [r7, #7]
 8008bb8:	6839      	ldr	r1, [r7, #0]
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7ff fb04 	bl	80081c8 <edpt_activate>
  return true;
 8008bc0:	2301      	movs	r3, #1
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3708      	adds	r7, #8
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}
	...

08008bcc <dcd_edpt_xfer>:

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b086      	sub	sp, #24
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	603a      	str	r2, [r7, #0]
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	71fb      	strb	r3, [r7, #7]
 8008bda:	460b      	mov	r3, r1
 8008bdc:	71bb      	strb	r3, [r7, #6]
 8008bde:	4613      	mov	r3, r2
 8008be0:	80bb      	strh	r3, [r7, #4]
 8008be2:	79bb      	ldrb	r3, [r7, #6]
 8008be4:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008be6:	7bbb      	ldrb	r3, [r7, #14]
 8008be8:	f003 030f 	and.w	r3, r3, #15
 8008bec:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008bee:	75bb      	strb	r3, [r7, #22]
 8008bf0:	79bb      	ldrb	r3, [r7, #6]
 8008bf2:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008bf4:	7bfb      	ldrb	r3, [r7, #15]
 8008bf6:	09db      	lsrs	r3, r3, #7
 8008bf8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008bfa:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008bfc:	7dba      	ldrb	r2, [r7, #22]
 8008bfe:	7d7b      	ldrb	r3, [r7, #21]
 8008c00:	0052      	lsls	r2, r2, #1
 8008c02:	4413      	add	r3, r2
 8008c04:	011b      	lsls	r3, r3, #4
 8008c06:	4a1b      	ldr	r2, [pc, #108]	@ (8008c74 <dcd_edpt_xfer+0xa8>)
 8008c08:	4413      	add	r3, r2
 8008c0a:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8008c0c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c10:	4618      	mov	r0, r3
 8008c12:	f7fe fc33 	bl	800747c <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	895b      	ldrh	r3, [r3, #10]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d102      	bne.n	8008c24 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 8008c1e:	2300      	movs	r3, #0
 8008c20:	75fb      	strb	r3, [r7, #23]
 8008c22:	e01c      	b.n	8008c5e <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	683a      	ldr	r2, [r7, #0]
 8008c28:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	88ba      	ldrh	r2, [r7, #4]
 8008c34:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	7b1a      	ldrb	r2, [r3, #12]
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 8008c3e:	7dbb      	ldrb	r3, [r7, #22]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d104      	bne.n	8008c4e <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 8008c44:	7d7b      	ldrb	r3, [r7, #21]
 8008c46:	490c      	ldr	r1, [pc, #48]	@ (8008c78 <dcd_edpt_xfer+0xac>)
 8008c48:	88ba      	ldrh	r2, [r7, #4]
 8008c4a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 8008c4e:	7d7a      	ldrb	r2, [r7, #21]
 8008c50:	7db9      	ldrb	r1, [r7, #22]
 8008c52:	79fb      	ldrb	r3, [r7, #7]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f7ff fc39 	bl	80084cc <edpt_schedule_packets>
    ret = true;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8008c5e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c62:	4618      	mov	r0, r3
 8008c64:	f7fe fc2e 	bl	80074c4 <usbd_spin_unlock>

  return ret;
 8008c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3718      	adds	r7, #24
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	2000128c 	.word	0x2000128c
 8008c78:	2000134c 	.word	0x2000134c

08008c7c <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b086      	sub	sp, #24
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	603a      	str	r2, [r7, #0]
 8008c84:	461a      	mov	r2, r3
 8008c86:	4603      	mov	r3, r0
 8008c88:	71fb      	strb	r3, [r7, #7]
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	71bb      	strb	r3, [r7, #6]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	80bb      	strh	r3, [r7, #4]
 8008c92:	79bb      	ldrb	r3, [r7, #6]
 8008c94:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008c96:	7bbb      	ldrb	r3, [r7, #14]
 8008c98:	f003 030f 	and.w	r3, r3, #15
 8008c9c:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008c9e:	75bb      	strb	r3, [r7, #22]
 8008ca0:	79bb      	ldrb	r3, [r7, #6]
 8008ca2:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008ca4:	7bfb      	ldrb	r3, [r7, #15]
 8008ca6:	09db      	lsrs	r3, r3, #7
 8008ca8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008caa:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 8008cac:	7dba      	ldrb	r2, [r7, #22]
 8008cae:	7d7b      	ldrb	r3, [r7, #21]
 8008cb0:	0052      	lsls	r2, r2, #1
 8008cb2:	4413      	add	r3, r2
 8008cb4:	011b      	lsls	r3, r3, #4
 8008cb6:	4a17      	ldr	r2, [pc, #92]	@ (8008d14 <dcd_edpt_xfer_fifo+0x98>)
 8008cb8:	4413      	add	r3, r2
 8008cba:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 8008cbc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7fe fbdb 	bl	800747c <usbd_spin_lock>

  if (xfer->max_size == 0) {
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	895b      	ldrh	r3, [r3, #10]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d102      	bne.n	8008cd4 <dcd_edpt_xfer_fifo+0x58>
    ret = false;  // Endpoint is closed
 8008cce:	2300      	movs	r3, #0
 8008cd0:	75fb      	strb	r3, [r7, #23]
 8008cd2:	e014      	b.n	8008cfe <dcd_edpt_xfer_fifo+0x82>
  } else {
    xfer->buffer = NULL;
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	683a      	ldr	r2, [r7, #0]
 8008cde:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	88ba      	ldrh	r2, [r7, #4]
 8008ce4:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	7b1a      	ldrb	r2, [r3, #12]
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 8008cee:	7d7a      	ldrb	r2, [r7, #21]
 8008cf0:	7db9      	ldrb	r1, [r7, #22]
 8008cf2:	79fb      	ldrb	r3, [r7, #7]
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	f7ff fbe9 	bl	80084cc <edpt_schedule_packets>
    ret = true;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 8008cfe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008d02:	4618      	mov	r0, r3
 8008d04:	f7fe fbde 	bl	80074c4 <usbd_spin_unlock>

  return ret;
 8008d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3718      	adds	r7, #24
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}
 8008d12:	bf00      	nop
 8008d14:	2000128c 	.word	0x2000128c

08008d18 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b086      	sub	sp, #24
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	4603      	mov	r3, r0
 8008d20:	460a      	mov	r2, r1
 8008d22:	71fb      	strb	r3, [r7, #7]
 8008d24:	4613      	mov	r3, r2
 8008d26:	71bb      	strb	r3, [r7, #6]
 8008d28:	79fb      	ldrb	r3, [r7, #7]
 8008d2a:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008d2c:	7cbb      	ldrb	r3, [r7, #18]
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d901      	bls.n	8008d36 <dcd_edpt_stall+0x1e>
    rhport = 0;
 8008d32:	2300      	movs	r3, #0
 8008d34:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008d36:	7cbb      	ldrb	r3, [r7, #18]
 8008d38:	4a11      	ldr	r2, [pc, #68]	@ (8008d80 <dcd_edpt_stall+0x68>)
 8008d3a:	011b      	lsls	r3, r3, #4
 8008d3c:	4413      	add	r3, r2
 8008d3e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008d40:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 8008d42:	79b9      	ldrb	r1, [r7, #6]
 8008d44:	79fb      	ldrb	r3, [r7, #7]
 8008d46:	2201      	movs	r2, #1
 8008d48:	4618      	mov	r0, r3
 8008d4a:	f7ff faef 	bl	800832c <edpt_disable>
 8008d4e:	79bb      	ldrb	r3, [r7, #6]
 8008d50:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8008d52:	7cfb      	ldrb	r3, [r7, #19]
 8008d54:	f003 030f 	and.w	r3, r3, #15
 8008d58:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d10b      	bne.n	8008d76 <dcd_edpt_stall+0x5e>
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d66:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008d68:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d003      	beq.n	8008d76 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 8008d6e:	79fb      	ldrb	r3, [r7, #7]
 8008d70:	4618      	mov	r0, r3
 8008d72:	f7ff f89b 	bl	8007eac <dma_setup_prepare>
    }
  }
}
 8008d76:	bf00      	nop
 8008d78:	3718      	adds	r7, #24
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}
 8008d7e:	bf00      	nop
 8008d80:	0800a378 	.word	0x0800a378

08008d84 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 8008d84:	b480      	push	{r7}
 8008d86:	b087      	sub	sp, #28
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	460a      	mov	r2, r1
 8008d8e:	71fb      	strb	r3, [r7, #7]
 8008d90:	4613      	mov	r3, r2
 8008d92:	71bb      	strb	r3, [r7, #6]
 8008d94:	79fb      	ldrb	r3, [r7, #7]
 8008d96:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008d98:	7a7b      	ldrb	r3, [r7, #9]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d901      	bls.n	8008da2 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008da2:	7a7b      	ldrb	r3, [r7, #9]
 8008da4:	4a19      	ldr	r2, [pc, #100]	@ (8008e0c <dcd_edpt_clear_stall+0x88>)
 8008da6:	011b      	lsls	r3, r3, #4
 8008da8:	4413      	add	r3, r2
 8008daa:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8008dac:	617b      	str	r3, [r7, #20]
 8008dae:	79bb      	ldrb	r3, [r7, #6]
 8008db0:	72bb      	strb	r3, [r7, #10]
 8008db2:	7abb      	ldrb	r3, [r7, #10]
 8008db4:	f003 030f 	and.w	r3, r3, #15
 8008db8:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 8008dba:	74fb      	strb	r3, [r7, #19]
 8008dbc:	79bb      	ldrb	r3, [r7, #6]
 8008dbe:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008dc0:	7afb      	ldrb	r3, [r7, #11]
 8008dc2:	09db      	lsrs	r3, r3, #7
 8008dc4:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8008dc6:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 8008dc8:	7cbb      	ldrb	r3, [r7, #18]
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	bf14      	ite	ne
 8008dce:	2301      	movne	r3, #1
 8008dd0:	2300      	moveq	r3, #0
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	7cfb      	ldrb	r3, [r7, #19]
 8008dd8:	0112      	lsls	r2, r2, #4
 8008dda:	4413      	add	r3, r2
 8008ddc:	3348      	adds	r3, #72	@ 0x48
 8008dde:	015b      	lsls	r3, r3, #5
 8008de0:	697a      	ldr	r2, [r7, #20]
 8008de2:	4413      	add	r3, r2
 8008de4:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	601a      	str	r2, [r3, #0]
}
 8008dfe:	bf00      	nop
 8008e00:	371c      	adds	r7, #28
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr
 8008e0a:	bf00      	nop
 8008e0c:	0800a378 	.word	0x0800a378

08008e10 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b090      	sub	sp, #64	@ 0x40
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	4603      	mov	r3, r0
 8008e18:	71fb      	strb	r3, [r7, #7]
 8008e1a:	79fb      	ldrb	r3, [r7, #7]
 8008e1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8008e20:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d902      	bls.n	8008e2e <handle_bus_reset+0x1e>
    rhport = 0;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8008e2e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e32:	4a75      	ldr	r2, [pc, #468]	@ (8009008 <handle_bus_reset+0x1f8>)
 8008e34:	011b      	lsls	r3, r3, #4
 8008e36:	4413      	add	r3, r2
 8008e38:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8008e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008e3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e44:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 8008e46:	7a7b      	ldrb	r3, [r7, #9]
 8008e48:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	3301      	adds	r3, #1
 8008e50:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 8008e52:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 8008e56:	22c0      	movs	r2, #192	@ 0xc0
 8008e58:	2100      	movs	r1, #0
 8008e5a:	486c      	ldr	r0, [pc, #432]	@ (800900c <handle_bus_reset+0x1fc>)
 8008e5c:	f001 f992 	bl	800a184 <memset>

  _dcd_data.sof_en = false;
 8008e60:	4b6b      	ldr	r3, [pc, #428]	@ (8009010 <handle_bus_reset+0x200>)
 8008e62:	2200      	movs	r2, #0
 8008e64:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 8008e66:	4b6a      	ldr	r3, [pc, #424]	@ (8009010 <handle_bus_reset+0x200>)
 8008e68:	2200      	movs	r2, #0
 8008e6a:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008e72:	e014      	b.n	8008e9e <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 8008e74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008e78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e7a:	3358      	adds	r3, #88	@ 0x58
 8008e7c:	015b      	lsls	r3, r3, #5
 8008e7e:	4413      	add	r3, r2
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008e86:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8008e8a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008e8c:	3358      	adds	r3, #88	@ 0x58
 8008e8e:	015b      	lsls	r3, r3, #5
 8008e90:	440b      	add	r3, r1
 8008e92:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008e94:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008e98:	3301      	adds	r3, #1
 8008e9a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008e9e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008ea2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d3e4      	bcc.n	8008e74 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 8008eaa:	2300      	movs	r3, #0
 8008eac:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008eb0:	e019      	b.n	8008ee6 <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 8008eb2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008eb6:	3348      	adds	r3, #72	@ 0x48
 8008eb8:	015b      	lsls	r3, r3, #5
 8008eba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ebc:	4413      	add	r3, r2
 8008ebe:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	0fdb      	lsrs	r3, r3, #31
 8008eca:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d005      	beq.n	8008edc <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 8008ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eda:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 8008edc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8008ee6:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008eea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008eee:	429a      	cmp	r2, r3
 8008ef0:	d3df      	bcc.n	8008eb2 <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 8008ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef4:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8008ef8:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 8008efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008efe:	2209      	movs	r2, #9
 8008f00:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 8008f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f06:	2209      	movs	r2, #9
 8008f08:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 8008f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f0e:	61fb      	str	r3, [r7, #28]
 8008f10:	2310      	movs	r3, #16
 8008f12:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8008f14:	7efb      	ldrb	r3, [r7, #27]
 8008f16:	019b      	lsls	r3, r3, #6
 8008f18:	f043 0220 	orr.w	r2, r3, #32
 8008f1c:	69fb      	ldr	r3, [r7, #28]
 8008f1e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8008f20:	bf00      	nop
 8008f22:	69fb      	ldr	r3, [r7, #28]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	f003 0320 	and.w	r3, r3, #32
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d1f9      	bne.n	8008f22 <handle_bus_reset+0x112>
}
 8008f2e:	bf00      	nop
 8008f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f32:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8008f34:	6a3b      	ldr	r3, [r7, #32]
 8008f36:	2210      	movs	r2, #16
 8008f38:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8008f3a:	bf00      	nop
 8008f3c:	6a3b      	ldr	r3, [r7, #32]
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	f003 0310 	and.w	r3, r3, #16
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d1f9      	bne.n	8008f3c <handle_bus_reset+0x12c>
}
 8008f48:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 8008f4a:	79fb      	ldrb	r3, [r7, #7]
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f7ff f8e1 	bl	8008114 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 8008f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f54:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 8008f58:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 8008f5a:	8a3b      	ldrh	r3, [r7, #16]
 8008f5c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008f60:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 8008f62:	693a      	ldr	r2, [r7, #16]
 8008f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f66:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 8008f70:	2300      	movs	r3, #0
 8008f72:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8008f76:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 8008f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f7a:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8008f7e:	f023 0203 	bic.w	r2, r3, #3
 8008f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f84:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 8008f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8a:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8008f8e:	f023 0203 	bic.w	r2, r3, #3
 8008f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f94:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 8008f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f9a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8008f9e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008fa2:	431a      	orrs	r2, r3
 8008fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa6:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 8008faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fac:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8008fb0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8008fb4:	431a      	orrs	r2, r3
 8008fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fb8:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8008fbc:	4b13      	ldr	r3, [pc, #76]	@ (800900c <handle_bus_reset+0x1fc>)
 8008fbe:	2240      	movs	r2, #64	@ 0x40
 8008fc0:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 8008fc2:	4b12      	ldr	r3, [pc, #72]	@ (800900c <handle_bus_reset+0x1fc>)
 8008fc4:	2240      	movs	r2, #64	@ 0x40
 8008fc6:	835a      	strh	r2, [r3, #26]
 8008fc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fca:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008fd0:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8008fd2:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d004      	beq.n	8008fe2 <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 8008fd8:	79fb      	ldrb	r3, [r7, #7]
 8008fda:	4618      	mov	r0, r3
 8008fdc:	f7fe ff66 	bl	8007eac <dma_setup_prepare>
 8008fe0:	e007      	b.n	8008ff2 <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8008fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe4:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 8008fe8:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 8008fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fee:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 8008ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff4:	699b      	ldr	r3, [r3, #24]
 8008ff6:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 8008ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ffc:	619a      	str	r2, [r3, #24]
}
 8008ffe:	bf00      	nop
 8009000:	3740      	adds	r7, #64	@ 0x40
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	0800a378 	.word	0x0800a378
 800900c:	2000128c 	.word	0x2000128c
 8009010:	2000134c 	.word	0x2000134c

08009014 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 8009014:	b580      	push	{r7, lr}
 8009016:	b08a      	sub	sp, #40	@ 0x28
 8009018:	af00      	add	r7, sp, #0
 800901a:	4603      	mov	r3, r0
 800901c:	71fb      	strb	r3, [r7, #7]
 800901e:	79fb      	ldrb	r3, [r7, #7]
 8009020:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009022:	7ffb      	ldrb	r3, [r7, #31]
 8009024:	2b01      	cmp	r3, #1
 8009026:	d901      	bls.n	800902c <handle_enum_done+0x18>
    rhport = 0;
 8009028:	2300      	movs	r3, #0
 800902a:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800902c:	7ffb      	ldrb	r3, [r7, #31]
 800902e:	4a1b      	ldr	r2, [pc, #108]	@ (800909c <handle_enum_done+0x88>)
 8009030:	011b      	lsls	r3, r3, #4
 8009032:	4413      	add	r3, r2
 8009034:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 8009036:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 8009038:	6a3b      	ldr	r3, [r7, #32]
 800903a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800903e:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 8009040:	7e3b      	ldrb	r3, [r7, #24]
 8009042:	f3c3 0341 	ubfx	r3, r3, #1, #2
 8009046:	b2db      	uxtb	r3, r3
 8009048:	2b00      	cmp	r3, #0
 800904a:	d002      	beq.n	8009052 <handle_enum_done+0x3e>
 800904c:	2b02      	cmp	r3, #2
 800904e:	d004      	beq.n	800905a <handle_enum_done+0x46>
 8009050:	e007      	b.n	8009062 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 8009052:	2302      	movs	r3, #2
 8009054:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8009058:	e007      	b.n	800906a <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800905a:	2301      	movs	r3, #1
 800905c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8009060:	e003      	b.n	800906a <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 8009062:	2300      	movs	r3, #0
 8009064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 8009068:	bf00      	nop
 800906a:	79fb      	ldrb	r3, [r7, #7]
 800906c:	77bb      	strb	r3, [r7, #30]
 800906e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009072:	777b      	strb	r3, [r7, #29]
 8009074:	2301      	movs	r3, #1
 8009076:	773b      	strb	r3, [r7, #28]
}

// helper to send bus reset event
TU_ATTR_ALWAYS_INLINE static inline  void dcd_event_bus_reset (uint8_t rhport, tusb_speed_t speed, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8009078:	7fbb      	ldrb	r3, [r7, #30]
 800907a:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800907c:	2301      	movs	r3, #1
 800907e:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 8009080:	7f7b      	ldrb	r3, [r7, #29]
 8009082:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 8009084:	7f3a      	ldrb	r2, [r7, #28]
 8009086:	f107 030c 	add.w	r3, r7, #12
 800908a:	4611      	mov	r1, r2
 800908c:	4618      	mov	r0, r3
 800908e:	f7fd fef3 	bl	8006e78 <dcd_event_handler>
}
 8009092:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 8009094:	bf00      	nop
 8009096:	3728      	adds	r7, #40	@ 0x28
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}
 800909c:	0800a378 	.word	0x0800a378

080090a0 <epin_write_tx_fifo>:
  TU_LOG1("\r\n");
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
static uint16_t epin_write_tx_fifo(dwc2_regs_t *dwc2, uint8_t epnum) {
 80090a0:	b580      	push	{r7, lr}
 80090a2:	b090      	sub	sp, #64	@ 0x40
 80090a4:	af00      	add	r7, sp, #0
 80090a6:	6078      	str	r0, [r7, #4]
 80090a8:	460b      	mov	r3, r1
 80090aa:	70fb      	strb	r3, [r7, #3]
  dwc2_dep_t *const epin = &dwc2->ep[0][epnum];
 80090ac:	78fb      	ldrb	r3, [r7, #3]
 80090ae:	3348      	adds	r3, #72	@ 0x48
 80090b0:	015b      	lsls	r3, r3, #5
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	4413      	add	r3, r2
 80090b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  xfer_ctl_t *const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 80090b8:	78fb      	ldrb	r3, [r7, #3]
 80090ba:	015b      	lsls	r3, r3, #5
 80090bc:	3310      	adds	r3, #16
 80090be:	4a39      	ldr	r2, [pc, #228]	@ (80091a4 <epin_write_tx_fifo+0x104>)
 80090c0:	4413      	add	r3, r2
 80090c2:	637b      	str	r3, [r7, #52]	@ 0x34

  dwc2_ep_tsize_t tsiz           = {.value = epin->tsiz};
 80090c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	613b      	str	r3, [r7, #16]
  const uint16_t  remain_packets = tsiz.packet_count;
 80090ca:	8a7b      	ldrh	r3, [r7, #18]
 80090cc:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	867b      	strh	r3, [r7, #50]	@ 0x32

  uint16_t total_bytes_written = 0;
 80090d4:	2300      	movs	r3, #0
 80090d6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 80090d8:	2300      	movs	r3, #0
 80090da:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80090dc:	e057      	b.n	800918e <epin_write_tx_fifo+0xee>
    tsiz.value                  = epin->tsiz;
 80090de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	613b      	str	r3, [r7, #16]
    const uint16_t remain_bytes = (uint16_t)tsiz.xfer_size;
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090ea:	863b      	strh	r3, [r7, #48]	@ 0x30
    const uint16_t xact_bytes   = tu_min16(remain_bytes, xfer->max_size);
 80090ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090ee:	895a      	ldrh	r2, [r3, #10]
 80090f0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80090f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80090f4:	4613      	mov	r3, r2
 80090f6:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80090f8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80090fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80090fc:	4293      	cmp	r3, r2
 80090fe:	bf28      	it	cs
 8009100:	4613      	movcs	r3, r2
 8009102:	b29b      	uxth	r3, r3
 8009104:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 8009106:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800910a:	699b      	ldr	r3, [r3, #24]
 800910c:	0099      	lsls	r1, r3, #2
 800910e:	4b26      	ldr	r3, [pc, #152]	@ (80091a8 <epin_write_tx_fifo+0x108>)
 8009110:	400b      	ands	r3, r1
 8009112:	429a      	cmp	r2, r3
 8009114:	d840      	bhi.n	8009198 <epin_write_tx_fifo+0xf8>
      break;
    }

    // Push packet to Tx-FIFO
    volatile uint32_t *tx_fifo = dwc2->fifo[epnum];
 8009116:	78fb      	ldrb	r3, [r7, #3]
 8009118:	3301      	adds	r3, #1
 800911a:	031b      	lsls	r3, r3, #12
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	4413      	add	r3, r2
 8009120:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (xfer->ff) {
 8009122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009124:	685b      	ldr	r3, [r3, #4]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d01d      	beq.n	8009166 <epin_write_tx_fifo+0xc6>
      tu_hwfifo_write_from_fifo(tx_fifo, xfer->ff, xact_bytes, NULL);
 800912a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009130:	623a      	str	r2, [r7, #32]
 8009132:	61fb      	str	r3, [r7, #28]
 8009134:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009136:	837b      	strh	r3, [r7, #26]
 8009138:	2300      	movs	r3, #0
 800913a:	617b      	str	r3, [r7, #20]
  const tu_hwfifo_access_t default_access = {.data_stride = CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE, .param = 0};
 800913c:	2304      	movs	r3, #4
 800913e:	723b      	strb	r3, [r7, #8]
 8009140:	2300      	movs	r3, #0
 8009142:	60fb      	str	r3, [r7, #12]
  return tu_fifo_read_n_access_mode(f, (void *)(uintptr_t)hwfifo, n,
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d102      	bne.n	8009150 <epin_write_tx_fifo+0xb0>
 800914a:	f107 0308 	add.w	r3, r7, #8
 800914e:	e000      	b.n	8009152 <epin_write_tx_fifo+0xb2>
 8009150:	697b      	ldr	r3, [r7, #20]
 8009152:	8b7a      	ldrh	r2, [r7, #26]
 8009154:	6a39      	ldr	r1, [r7, #32]
 8009156:	69f8      	ldr	r0, [r7, #28]
 8009158:	f7fc fcf3 	bl	8005b42 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800915c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800915e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009160:	4413      	add	r3, r2
 8009162:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009164:	e010      	b.n	8009188 <epin_write_tx_fifo+0xe8>
    } else {
      tu_hwfifo_write(tx_fifo, xfer->buffer, xact_bytes, NULL);
 8009166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009168:	6819      	ldr	r1, [r3, #0]
 800916a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800916c:	2300      	movs	r3, #0
 800916e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009170:	f7fc f9bb 	bl	80054ea <tu_hwfifo_write>
      xfer->buffer += xact_bytes;
 8009174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009176:	681a      	ldr	r2, [r3, #0]
 8009178:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800917a:	441a      	add	r2, r3
 800917c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800917e:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 8009180:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8009182:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009184:	4413      	add	r3, r2
 8009186:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  for (uint16_t i = 0; i < remain_packets; i++) {
 8009188:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800918a:	3301      	adds	r3, #1
 800918c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800918e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8009190:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009192:	429a      	cmp	r2, r3
 8009194:	d3a3      	bcc.n	80090de <epin_write_tx_fifo+0x3e>
 8009196:	e000      	b.n	800919a <epin_write_tx_fifo+0xfa>
      break;
 8009198:	bf00      	nop
    }
  }
  return total_bytes_written;
 800919a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
}
 800919c:	4618      	mov	r0, r3
 800919e:	3740      	adds	r7, #64	@ 0x40
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}
 80091a4:	2000128c 	.word	0x2000128c
 80091a8:	0003fffc 	.word	0x0003fffc

080091ac <handle_rxflvl_irq>:

// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b092      	sub	sp, #72	@ 0x48
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	4603      	mov	r3, r0
 80091b4:	71fb      	strb	r3, [r7, #7]
 80091b6:	79fb      	ldrb	r3, [r7, #7]
 80091b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80091bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d902      	bls.n	80091ca <handle_rxflvl_irq+0x1e>
    rhport = 0;
 80091c4:	2300      	movs	r3, #0
 80091c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80091ca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091ce:	4a4e      	ldr	r2, [pc, #312]	@ (8009308 <handle_rxflvl_irq+0x15c>)
 80091d0:	011b      	lsls	r3, r3, #4
 80091d2:	4413      	add	r3, r2
 80091d4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80091d6:	647b      	str	r3, [r7, #68]	@ 0x44
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 80091d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091de:	643b      	str	r3, [r7, #64]	@ 0x40

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 80091e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091e2:	6a1b      	ldr	r3, [r3, #32]
 80091e4:	617b      	str	r3, [r7, #20]
  const uint8_t epnum = grxstsp.ep_ch_num;
 80091e6:	7d3b      	ldrb	r3, [r7, #20]
 80091e8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80091ec:	b2db      	uxtb	r3, r3
 80091ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 80091f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80091f6:	3358      	adds	r3, #88	@ 0x58
 80091f8:	015b      	lsls	r3, r3, #5
 80091fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091fc:	4413      	add	r3, r2
 80091fe:	63bb      	str	r3, [r7, #56]	@ 0x38

  switch (grxstsp.packet_status) {
 8009200:	7dbb      	ldrb	r3, [r7, #22]
 8009202:	f3c3 0343 	ubfx	r3, r3, #1, #4
 8009206:	b2db      	uxtb	r3, r3
 8009208:	3b01      	subs	r3, #1
 800920a:	2b05      	cmp	r3, #5
 800920c:	d874      	bhi.n	80092f8 <handle_rxflvl_irq+0x14c>
 800920e:	a201      	add	r2, pc, #4	@ (adr r2, 8009214 <handle_rxflvl_irq+0x68>)
 8009210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009214:	080092f9 	.word	0x080092f9
 8009218:	08009253 	.word	0x08009253
 800921c:	080092f9 	.word	0x080092f9
 8009220:	08009245 	.word	0x08009245
 8009224:	080092f9 	.word	0x080092f9
 8009228:	0800922d 	.word	0x0800922d
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800922c:	4b37      	ldr	r3, [pc, #220]	@ (800930c <handle_rxflvl_irq+0x160>)
 800922e:	637b      	str	r3, [r7, #52]	@ 0x34
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 8009230:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009236:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 8009238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800923a:	3304      	adds	r3, #4
 800923c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800923e:	6812      	ldr	r2, [r2, #0]
 8009240:	601a      	str	r2, [r3, #0]
      break;
 8009242:	e05c      	b.n	80092fe <handle_rxflvl_irq+0x152>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 8009244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800924c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800924e:	611a      	str	r2, [r3, #16]
      break;
 8009250:	e055      	b.n	80092fe <handle_rxflvl_irq+0x152>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 8009252:	8abb      	ldrh	r3, [r7, #20]
 8009254:	f3c3 130a 	ubfx	r3, r3, #4, #11
 8009258:	b29b      	uxth	r3, r3
 800925a:	867b      	strh	r3, [r7, #50]	@ 0x32
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800925c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009260:	015b      	lsls	r3, r3, #5
 8009262:	4a2b      	ldr	r2, [pc, #172]	@ (8009310 <handle_rxflvl_irq+0x164>)
 8009264:	4413      	add	r3, r2
 8009266:	62fb      	str	r3, [r7, #44]	@ 0x2c

      if (byte_count != 0) {
 8009268:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800926a:	2b00      	cmp	r3, #0
 800926c:	d02a      	beq.n	80092c4 <handle_rxflvl_irq+0x118>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800926e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d019      	beq.n	80092aa <handle_rxflvl_irq+0xfe>
          tu_hwfifo_read_to_fifo(rx_fifo, xfer->ff, byte_count, NULL);
 8009276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800927c:	627a      	str	r2, [r7, #36]	@ 0x24
 800927e:	623b      	str	r3, [r7, #32]
 8009280:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009282:	83fb      	strh	r3, [r7, #30]
 8009284:	2300      	movs	r3, #0
 8009286:	61bb      	str	r3, [r7, #24]
  const tu_hwfifo_access_t default_access = {.data_stride = CFG_TUSB_FIFO_HWFIFO_DATA_STRIDE, .param = 0};
 8009288:	2304      	movs	r3, #4
 800928a:	733b      	strb	r3, [r7, #12]
 800928c:	2300      	movs	r3, #0
 800928e:	613b      	str	r3, [r7, #16]
  return tu_fifo_write_n_access_mode(f, (const void *)(uintptr_t)hwfifo, n,
 8009290:	69bb      	ldr	r3, [r7, #24]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d102      	bne.n	800929c <handle_rxflvl_irq+0xf0>
 8009296:	f107 030c 	add.w	r3, r7, #12
 800929a:	e000      	b.n	800929e <handle_rxflvl_irq+0xf2>
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	8bfa      	ldrh	r2, [r7, #30]
 80092a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80092a2:	6a38      	ldr	r0, [r7, #32]
 80092a4:	f7fc fc79 	bl	8005b9a <tu_fifo_write_n_access_mode>
 80092a8:	e00c      	b.n	80092c4 <handle_rxflvl_irq+0x118>
        } else {
          tu_hwfifo_read(rx_fifo, xfer->buffer, byte_count, NULL);
 80092aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ac:	6819      	ldr	r1, [r3, #0]
 80092ae:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80092b0:	2300      	movs	r3, #0
 80092b2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80092b4:	f7fc f96a 	bl	800558c <tu_hwfifo_read>
          xfer->buffer += byte_count;
 80092b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80092be:	441a      	add	r2, r3
 80092c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092c2:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 80092c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092c6:	895b      	ldrh	r3, [r3, #10]
 80092c8:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80092ca:	429a      	cmp	r2, r3
 80092cc:	d216      	bcs.n	80092fc <handle_rxflvl_irq+0x150>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 80092ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d0:	691b      	ldr	r3, [r3, #16]
 80092d2:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 80092d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092d6:	891a      	ldrh	r2, [r3, #8]
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092de:	b29b      	uxth	r3, r3
 80092e0:	1ad3      	subs	r3, r2, r3
 80092e2:	b29a      	uxth	r2, r3
 80092e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e6:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 80092e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d105      	bne.n	80092fc <handle_rxflvl_irq+0x150>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 80092f0:	4b08      	ldr	r3, [pc, #32]	@ (8009314 <handle_rxflvl_irq+0x168>)
 80092f2:	2200      	movs	r2, #0
 80092f4:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 80092f6:	e001      	b.n	80092fc <handle_rxflvl_irq+0x150>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 80092f8:	bf00      	nop
 80092fa:	e000      	b.n	80092fe <handle_rxflvl_irq+0x152>
      break;
 80092fc:	bf00      	nop
  }
}
 80092fe:	bf00      	nop
 8009300:	3748      	adds	r7, #72	@ 0x48
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	0800a378 	.word	0x0800a378
 800930c:	20001354 	.word	0x20001354
 8009310:	2000128c 	.word	0x2000128c
 8009314:	2000134c 	.word	0x2000134c

08009318 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 8009318:	b580      	push	{r7, lr}
 800931a:	b090      	sub	sp, #64	@ 0x40
 800931c:	af00      	add	r7, sp, #0
 800931e:	4603      	mov	r3, r0
 8009320:	603a      	str	r2, [r7, #0]
 8009322:	71fb      	strb	r3, [r7, #7]
 8009324:	460b      	mov	r3, r1
 8009326:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 8009328:	783b      	ldrb	r3, [r7, #0]
 800932a:	f003 0308 	and.w	r3, r3, #8
 800932e:	b2db      	uxtb	r3, r3
 8009330:	2b00      	cmp	r3, #0
 8009332:	d03d      	beq.n	80093b0 <handle_epout_slave+0x98>
 8009334:	79fb      	ldrb	r3, [r7, #7]
 8009336:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800933a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800933e:	2b01      	cmp	r3, #1
 8009340:	d902      	bls.n	8009348 <handle_epout_slave+0x30>
    rhport = 0;
 8009342:	2300      	movs	r3, #0
 8009344:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009348:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800934c:	4a3f      	ldr	r2, [pc, #252]	@ (800944c <handle_epout_slave+0x134>)
 800934e:	011b      	lsls	r3, r3, #4
 8009350:	4413      	add	r3, r2
 8009352:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 8009354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009358:	63bb      	str	r3, [r7, #56]	@ 0x38
 800935a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800935c:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800935e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	0fdb      	lsrs	r3, r3, #31
 8009364:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 8009366:	2b00      	cmp	r3, #0
 8009368:	d005      	beq.n	8009376 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800936a:	79fb      	ldrb	r3, [r7, #7]
 800936c:	2200      	movs	r2, #0
 800936e:	2180      	movs	r1, #128	@ 0x80
 8009370:	4618      	mov	r0, r3
 8009372:	f7fe ffdb 	bl	800832c <edpt_disable>
 8009376:	79fb      	ldrb	r3, [r7, #7]
 8009378:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800937c:	4b34      	ldr	r3, [pc, #208]	@ (8009450 <handle_epout_slave+0x138>)
 800937e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009380:	2301      	movs	r3, #1
 8009382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

// helper to send setup received
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_setup_received(uint8_t rhport, uint8_t const * setup, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8009386:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800938a:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800938c:	2306      	movs	r3, #6
 800938e:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8009390:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009392:	f107 0318 	add.w	r3, r7, #24
 8009396:	6810      	ldr	r0, [r2, #0]
 8009398:	6851      	ldr	r1, [r2, #4]
 800939a:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800939c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80093a0:	f107 0314 	add.w	r3, r7, #20
 80093a4:	4611      	mov	r1, r2
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7fd fd66 	bl	8006e78 <dcd_event_handler>
}
 80093ac:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 80093ae:	e04a      	b.n	8009446 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 80093b0:	783b      	ldrb	r3, [r7, #0]
 80093b2:	f003 0301 	and.w	r3, r3, #1
 80093b6:	b2db      	uxtb	r3, r3
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d044      	beq.n	8009446 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 80093bc:	783b      	ldrb	r3, [r7, #0]
 80093be:	f003 0320 	and.w	r3, r3, #32
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d13e      	bne.n	8009446 <handle_epout_slave+0x12e>
 80093c8:	787b      	ldrb	r3, [r7, #1]
 80093ca:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80093ce:	b2db      	uxtb	r3, r3
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d138      	bne.n	8009446 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 80093d4:	79bb      	ldrb	r3, [r7, #6]
 80093d6:	015b      	lsls	r3, r3, #5
 80093d8:	4a1e      	ldr	r2, [pc, #120]	@ (8009454 <handle_epout_slave+0x13c>)
 80093da:	4413      	add	r3, r2
 80093dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 80093de:	79bb      	ldrb	r3, [r7, #6]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d10a      	bne.n	80093fa <handle_epout_slave+0xe2>
 80093e4:	4b1c      	ldr	r3, [pc, #112]	@ (8009458 <handle_epout_slave+0x140>)
 80093e6:	881b      	ldrh	r3, [r3, #0]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d006      	beq.n	80093fa <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 80093ec:	79b9      	ldrb	r1, [r7, #6]
 80093ee:	79fb      	ldrb	r3, [r7, #7]
 80093f0:	2200      	movs	r2, #0
 80093f2:	4618      	mov	r0, r3
 80093f4:	f7ff f86a 	bl	80084cc <edpt_schedule_packets>
 80093f8:	e025      	b.n	8009446 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 80093fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093fc:	891b      	ldrh	r3, [r3, #8]
 80093fe:	461a      	mov	r2, r3
 8009400:	79fb      	ldrb	r3, [r7, #7]
 8009402:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009406:	79bb      	ldrb	r3, [r7, #6]
 8009408:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800940c:	627a      	str	r2, [r7, #36]	@ 0x24
 800940e:	2300      	movs	r3, #0
 8009410:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009414:	2301      	movs	r3, #1
 8009416:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800941a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800941e:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8009420:	2307      	movs	r3, #7
 8009422:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8009424:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009428:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800942a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800942c:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800942e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009432:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8009434:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009438:	f107 0308 	add.w	r3, r7, #8
 800943c:	4611      	mov	r1, r2
 800943e:	4618      	mov	r0, r3
 8009440:	f7fd fd1a 	bl	8006e78 <dcd_event_handler>
}
 8009444:	bf00      	nop
      }
    }
  }
}
 8009446:	3740      	adds	r7, #64	@ 0x40
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}
 800944c:	0800a378 	.word	0x0800a378
 8009450:	20001354 	.word	0x20001354
 8009454:	2000128c 	.word	0x2000128c
 8009458:	2000134c 	.word	0x2000134c

0800945c <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800945c:	b580      	push	{r7, lr}
 800945e:	b08e      	sub	sp, #56	@ 0x38
 8009460:	af00      	add	r7, sp, #0
 8009462:	4603      	mov	r3, r0
 8009464:	603a      	str	r2, [r7, #0]
 8009466:	71fb      	strb	r3, [r7, #7]
 8009468:	460b      	mov	r3, r1
 800946a:	71bb      	strb	r3, [r7, #6]
 800946c:	79fb      	ldrb	r3, [r7, #7]
 800946e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009472:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009476:	2b01      	cmp	r3, #1
 8009478:	d902      	bls.n	8009480 <handle_epin_slave+0x24>
    rhport = 0;
 800947a:	2300      	movs	r3, #0
 800947c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009480:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009484:	4a42      	ldr	r2, [pc, #264]	@ (8009590 <handle_epin_slave+0x134>)
 8009486:	011b      	lsls	r3, r3, #4
 8009488:	4413      	add	r3, r2
 800948a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800948c:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800948e:	79bb      	ldrb	r3, [r7, #6]
 8009490:	3348      	adds	r3, #72	@ 0x48
 8009492:	015b      	lsls	r3, r3, #5
 8009494:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009496:	4413      	add	r3, r2
 8009498:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800949a:	79bb      	ldrb	r3, [r7, #6]
 800949c:	015b      	lsls	r3, r3, #5
 800949e:	3310      	adds	r3, #16
 80094a0:	4a3c      	ldr	r2, [pc, #240]	@ (8009594 <handle_epin_slave+0x138>)
 80094a2:	4413      	add	r3, r2
 80094a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 80094a6:	783b      	ldrb	r3, [r7, #0]
 80094a8:	f003 0301 	and.w	r3, r3, #1
 80094ac:	b2db      	uxtb	r3, r3
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d037      	beq.n	8009522 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 80094b2:	79bb      	ldrb	r3, [r7, #6]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10a      	bne.n	80094ce <handle_epin_slave+0x72>
 80094b8:	4b37      	ldr	r3, [pc, #220]	@ (8009598 <handle_epin_slave+0x13c>)
 80094ba:	885b      	ldrh	r3, [r3, #2]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d006      	beq.n	80094ce <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 80094c0:	79b9      	ldrb	r1, [r7, #6]
 80094c2:	79fb      	ldrb	r3, [r7, #7]
 80094c4:	2201      	movs	r2, #1
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7ff f800 	bl	80084cc <edpt_schedule_packets>
 80094cc:	e029      	b.n	8009522 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 80094ce:	79bb      	ldrb	r3, [r7, #6]
 80094d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80094d4:	b2d9      	uxtb	r1, r3
 80094d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d8:	891b      	ldrh	r3, [r3, #8]
 80094da:	461a      	mov	r2, r3
 80094dc:	79fb      	ldrb	r3, [r7, #7]
 80094de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80094e2:	460b      	mov	r3, r1
 80094e4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80094e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80094ea:	2300      	movs	r3, #0
 80094ec:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80094f0:	2301      	movs	r3, #1
 80094f2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 80094f6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80094fa:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 80094fc:	2307      	movs	r3, #7
 80094fe:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8009500:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009504:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8009506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009508:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800950a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800950e:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8009510:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009514:	f107 030c 	add.w	r3, r7, #12
 8009518:	4611      	mov	r1, r2
 800951a:	4618      	mov	r0, r3
 800951c:	f7fd fcac 	bl	8006e78 <dcd_event_handler>
}
 8009520:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 8009522:	783b      	ldrb	r3, [r7, #0]
 8009524:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009528:	b2db      	uxtb	r3, r3
 800952a:	2b00      	cmp	r3, #0
 800952c:	d02b      	beq.n	8009586 <handle_epin_slave+0x12a>
 800952e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009530:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 8009534:	61fb      	str	r3, [r7, #28]
 8009536:	79bb      	ldrb	r3, [r7, #6]
 8009538:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800953a:	7efb      	ldrb	r3, [r7, #27]
 800953c:	69fa      	ldr	r2, [r7, #28]
 800953e:	fa22 f303 	lsr.w	r3, r2, r3
 8009542:	f003 0301 	and.w	r3, r3, #1
 8009546:	2b00      	cmp	r3, #0
 8009548:	bf14      	ite	ne
 800954a:	2301      	movne	r3, #1
 800954c:	2300      	moveq	r3, #0
 800954e:	b2db      	uxtb	r3, r3
 8009550:	2b00      	cmp	r3, #0
 8009552:	d018      	beq.n	8009586 <handle_epin_slave+0x12a>
    epin_write_tx_fifo(dwc2, epnum);
 8009554:	79bb      	ldrb	r3, [r7, #6]
 8009556:	4619      	mov	r1, r3
 8009558:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800955a:	f7ff fda1 	bl	80090a0 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800955e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009560:	691b      	ldr	r3, [r3, #16]
 8009562:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800956a:	2b00      	cmp	r3, #0
 800956c:	d10b      	bne.n	8009586 <handle_epin_slave+0x12a>
      dwc2->diepempmsk &= ~(1u << epnum);
 800956e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009570:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 8009574:	79bb      	ldrb	r3, [r7, #6]
 8009576:	2101      	movs	r1, #1
 8009578:	fa01 f303 	lsl.w	r3, r1, r3
 800957c:	43db      	mvns	r3, r3
 800957e:	401a      	ands	r2, r3
 8009580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009582:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 8009586:	bf00      	nop
 8009588:	3738      	adds	r7, #56	@ 0x38
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
 800958e:	bf00      	nop
 8009590:	0800a378 	.word	0x0800a378
 8009594:	2000128c 	.word	0x2000128c
 8009598:	2000134c 	.word	0x2000134c

0800959c <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800959c:	b580      	push	{r7, lr}
 800959e:	b090      	sub	sp, #64	@ 0x40
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	4603      	mov	r3, r0
 80095a4:	460a      	mov	r2, r1
 80095a6:	71fb      	strb	r3, [r7, #7]
 80095a8:	4613      	mov	r3, r2
 80095aa:	71bb      	strb	r3, [r7, #6]
 80095ac:	79fb      	ldrb	r3, [r7, #7]
 80095ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80095b2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80095b6:	2b01      	cmp	r3, #1
 80095b8:	d902      	bls.n	80095c0 <handle_ep_irq+0x24>
    rhport = 0;
 80095ba:	2300      	movs	r3, #0
 80095bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80095c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80095c4:	4a3e      	ldr	r2, [pc, #248]	@ (80096c0 <handle_ep_irq+0x124>)
 80095c6:	011b      	lsls	r3, r3, #4
 80095c8:	4413      	add	r3, r2
 80095ca:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80095cc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80095ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d0:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80095d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095d6:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 80095d8:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 80095da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80095de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80095e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095e6:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 80095e8:	7c7b      	ldrb	r3, [r7, #17]
 80095ea:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80095ee:	b2db      	uxtb	r3, r3
 80095f0:	3301      	adds	r3, #1
 80095f2:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 80095f4:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 80095f8:	79bb      	ldrb	r3, [r7, #6]
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	d101      	bne.n	8009602 <handle_ep_irq+0x66>
 80095fe:	2300      	movs	r3, #0
 8009600:	e000      	b.n	8009604 <handle_ep_irq+0x68>
 8009602:	2310      	movs	r3, #16
 8009604:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 8009608:	79bb      	ldrb	r3, [r7, #6]
 800960a:	2b01      	cmp	r3, #1
 800960c:	bf14      	ite	ne
 800960e:	2301      	movne	r3, #1
 8009610:	2300      	moveq	r3, #0
 8009612:	b2db      	uxtb	r3, r3
 8009614:	025b      	lsls	r3, r3, #9
 8009616:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800961a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800961c:	4413      	add	r3, r2
 800961e:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009620:	2300      	movs	r3, #0
 8009622:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009626:	e03f      	b.n	80096a8 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 8009628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800962a:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800962e:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8009632:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009636:	440a      	add	r2, r1
 8009638:	b2d2      	uxtb	r2, r2
 800963a:	61fb      	str	r3, [r7, #28]
 800963c:	4613      	mov	r3, r2
 800963e:	76fb      	strb	r3, [r7, #27]
 8009640:	7efb      	ldrb	r3, [r7, #27]
 8009642:	69fa      	ldr	r2, [r7, #28]
 8009644:	fa22 f303 	lsr.w	r3, r2, r3
 8009648:	f003 0301 	and.w	r3, r3, #1
 800964c:	2b00      	cmp	r3, #0
 800964e:	bf14      	ite	ne
 8009650:	2301      	movne	r3, #1
 8009652:	2300      	moveq	r3, #0
 8009654:	b2db      	uxtb	r3, r3
 8009656:	2b00      	cmp	r3, #0
 8009658:	d021      	beq.n	800969e <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800965a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800965e:	015b      	lsls	r3, r3, #5
 8009660:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009662:	4413      	add	r3, r2
 8009664:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 8009666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800966c:	68fa      	ldr	r2, [r7, #12]
 800966e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009670:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 8009672:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009676:	2b00      	cmp	r3, #0
 8009678:	d111      	bne.n	800969e <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800967a:	79bb      	ldrb	r3, [r7, #6]
 800967c:	2b01      	cmp	r3, #1
 800967e:	d107      	bne.n	8009690 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 8009680:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8009684:	79fb      	ldrb	r3, [r7, #7]
 8009686:	68fa      	ldr	r2, [r7, #12]
 8009688:	4618      	mov	r0, r3
 800968a:	f7ff fee7 	bl	800945c <handle_epin_slave>
 800968e:	e006      	b.n	800969e <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 8009690:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8009694:	79fb      	ldrb	r3, [r7, #7]
 8009696:	68fa      	ldr	r2, [r7, #12]
 8009698:	4618      	mov	r0, r3
 800969a:	f7ff fe3d 	bl	8009318 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800969e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80096a2:	3301      	adds	r3, #1
 80096a4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80096a8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80096ac:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d3b9      	bcc.n	8009628 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 80096b4:	bf00      	nop
 80096b6:	bf00      	nop
 80096b8:	3740      	adds	r7, #64	@ 0x40
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
 80096be:	bf00      	nop
 80096c0:	0800a378 	.word	0x0800a378

080096c4 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 80096c4:	b580      	push	{r7, lr}
 80096c6:	b096      	sub	sp, #88	@ 0x58
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	4603      	mov	r3, r0
 80096cc:	71fb      	strb	r3, [r7, #7]
 80096ce:	79fb      	ldrb	r3, [r7, #7]
 80096d0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 80096d4:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d902      	bls.n	80096e2 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 80096dc:	2300      	movs	r3, #0
 80096de:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 80096e2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80096e6:	4a64      	ldr	r2, [pc, #400]	@ (8009878 <handle_incomplete_iso_in+0x1b4>)
 80096e8:	011b      	lsls	r3, r3, #4
 80096ea:	4413      	add	r3, r2
 80096ec:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 80096ee:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 80096f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096f2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80096f6:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 80096f8:	6a3b      	ldr	r3, [r7, #32]
 80096fa:	f3c3 230d 	ubfx	r3, r3, #8, #14
 80096fe:	b29b      	uxth	r3, r3
 8009700:	f003 0301 	and.w	r3, r3, #1
 8009704:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009706:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009708:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800970a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800970c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800970e:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 8009710:	7f7b      	ldrb	r3, [r7, #29]
 8009712:	f3c3 0383 	ubfx	r3, r3, #2, #4
 8009716:	b2db      	uxtb	r3, r3
 8009718:	3301      	adds	r3, #1
 800971a:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800971c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009720:	2300      	movs	r3, #0
 8009722:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 8009726:	e09a      	b.n	800985e <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 8009728:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800972c:	3348      	adds	r3, #72	@ 0x48
 800972e:	015b      	lsls	r3, r3, #5
 8009730:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009732:	4413      	add	r3, r2
 8009734:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 8009736:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800973c:	7efb      	ldrb	r3, [r7, #27]
 800973e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009742:	b2db      	uxtb	r3, r3
 8009744:	2b00      	cmp	r3, #0
 8009746:	f000 8085 	beq.w	8009854 <handle_incomplete_iso_in+0x190>
 800974a:	7ebb      	ldrb	r3, [r7, #26]
 800974c:	f003 030c 	and.w	r3, r3, #12
 8009750:	b2db      	uxtb	r3, r3
 8009752:	2b04      	cmp	r3, #4
 8009754:	d17e      	bne.n	8009854 <handle_incomplete_iso_in+0x190>
 8009756:	7ebb      	ldrb	r3, [r7, #26]
 8009758:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800975c:	b2db      	uxtb	r3, r3
 800975e:	461a      	mov	r2, r3
 8009760:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009762:	4293      	cmp	r3, r2
 8009764:	d176      	bne.n	8009854 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8009766:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800976a:	015b      	lsls	r3, r3, #5
 800976c:	3310      	adds	r3, #16
 800976e:	4a43      	ldr	r2, [pc, #268]	@ (800987c <handle_incomplete_iso_in+0x1b8>)
 8009770:	4413      	add	r3, r2
 8009772:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 8009774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009776:	7b5b      	ldrb	r3, [r3, #13]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d038      	beq.n	80097ee <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800977c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800977e:	7b5b      	ldrb	r3, [r3, #13]
 8009780:	3b01      	subs	r3, #1
 8009782:	b2da      	uxtb	r2, r3
 8009784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009786:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 8009788:	2300      	movs	r3, #0
 800978a:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800978c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800978e:	891b      	ldrh	r3, [r3, #8]
 8009790:	461a      	mov	r2, r3
 8009792:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	f362 0312 	bfi	r3, r2, #0, #19
 800979c:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800979e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097a0:	891b      	ldrh	r3, [r3, #8]
 80097a2:	461a      	mov	r2, r3
 80097a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80097a6:	895b      	ldrh	r3, [r3, #10]
 80097a8:	637a      	str	r2, [r7, #52]	@ 0x34
 80097aa:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 80097ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80097ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b0:	4413      	add	r3, r2
 80097b2:	1e5a      	subs	r2, r3, #1
 80097b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097be:	b29a      	uxth	r2, r3
 80097c0:	897b      	ldrh	r3, [r7, #10]
 80097c2:	f362 03cc 	bfi	r3, r2, #3, #10
 80097c6:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 80097c8:	68ba      	ldr	r2, [r7, #8]
 80097ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097cc:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 80097ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d004      	beq.n	80097de <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 80097d4:	7efb      	ldrb	r3, [r7, #27]
 80097d6:	f043 0310 	orr.w	r3, r3, #16
 80097da:	76fb      	strb	r3, [r7, #27]
 80097dc:	e003      	b.n	80097e6 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 80097de:	7efb      	ldrb	r3, [r7, #27]
 80097e0:	f043 0320 	orr.w	r3, r3, #32
 80097e4:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 80097e6:	69ba      	ldr	r2, [r7, #24]
 80097e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097ea:	601a      	str	r2, [r3, #0]
 80097ec:	e032      	b.n	8009854 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 80097ee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80097f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80097f6:	b2d9      	uxtb	r1, r3
 80097f8:	79fb      	ldrb	r3, [r7, #7]
 80097fa:	2200      	movs	r2, #0
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7fe fd95 	bl	800832c <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 8009802:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009806:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800980a:	b2da      	uxtb	r2, r3
 800980c:	79fb      	ldrb	r3, [r7, #7]
 800980e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8009812:	4613      	mov	r3, r2
 8009814:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8009818:	2300      	movs	r3, #0
 800981a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800981c:	2301      	movs	r3, #1
 800981e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009822:	2301      	movs	r3, #1
 8009824:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 8009828:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800982c:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800982e:	2307      	movs	r3, #7
 8009830:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 8009832:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009836:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 8009838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983a:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800983c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009840:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 8009842:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009846:	f107 030c 	add.w	r3, r7, #12
 800984a:	4611      	mov	r1, r2
 800984c:	4618      	mov	r0, r3
 800984e:	f7fd fb13 	bl	8006e78 <dcd_event_handler>
}
 8009852:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 8009854:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009858:	3301      	adds	r3, #1
 800985a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800985e:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8009862:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8009866:	429a      	cmp	r2, r3
 8009868:	f4ff af5e 	bcc.w	8009728 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800986c:	bf00      	nop
 800986e:	bf00      	nop
 8009870:	3758      	adds	r7, #88	@ 0x58
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	0800a378 	.word	0x0800a378
 800987c:	2000128c 	.word	0x2000128c

08009880 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 8009880:	b580      	push	{r7, lr}
 8009882:	b098      	sub	sp, #96	@ 0x60
 8009884:	af00      	add	r7, sp, #0
 8009886:	4603      	mov	r3, r0
 8009888:	71fb      	strb	r3, [r7, #7]
 800988a:	79fb      	ldrb	r3, [r7, #7]
 800988c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009890:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8009894:	2b01      	cmp	r3, #1
 8009896:	d902      	bls.n	800989e <dcd_int_handler+0x1e>
    rhport = 0;
 8009898:	2300      	movs	r3, #0
 800989a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800989e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80098a2:	4a94      	ldr	r2, [pc, #592]	@ (8009af4 <dcd_int_handler+0x274>)
 80098a4:	011b      	lsls	r3, r3, #4
 80098a6:	4413      	add	r3, r2
 80098a8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 80098aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 80098ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098ae:	699b      	ldr	r3, [r3, #24]
 80098b0:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 80098b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098b4:	695b      	ldr	r3, [r3, #20]
 80098b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80098b8:	4013      	ands	r3, r2
 80098ba:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 80098bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d00d      	beq.n	80098e2 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 80098c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80098cc:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 80098ce:	2001      	movs	r0, #1
 80098d0:	f7fd fdd4 	bl	800747c <usbd_spin_lock>
    handle_bus_reset(rhport);
 80098d4:	79fb      	ldrb	r3, [r7, #7]
 80098d6:	4618      	mov	r0, r3
 80098d8:	f7ff fa9a 	bl	8008e10 <handle_bus_reset>
    usbd_spin_unlock(true);
 80098dc:	2001      	movs	r0, #1
 80098de:	f7fd fdf1 	bl	80074c4 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 80098e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d011      	beq.n	8009910 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 80098ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098ee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80098f2:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 80098f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80098fa:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 80098fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098fe:	699b      	ldr	r3, [r3, #24]
 8009900:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009904:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009906:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 8009908:	79fb      	ldrb	r3, [r7, #7]
 800990a:	4618      	mov	r0, r3
 800990c:	f7ff fb82 	bl	8009014 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 8009910:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009912:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009916:	2b00      	cmp	r3, #0
 8009918:	d023      	beq.n	8009962 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800991a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800991c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009920:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 8009922:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009924:	699b      	ldr	r3, [r3, #24]
 8009926:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800992a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800992c:	619a      	str	r2, [r3, #24]
 800992e:	79fb      	ldrb	r3, [r7, #7]
 8009930:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 8009934:	2304      	movs	r3, #4
 8009936:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800993a:	2301      	movs	r3, #1
 800993c:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 8009940:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8009944:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 8009948:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800994c:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 8009950:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8009954:	f107 0320 	add.w	r3, r7, #32
 8009958:	4611      	mov	r1, r2
 800995a:	4618      	mov	r0, r3
 800995c:	f7fd fa8c 	bl	8006e78 <dcd_event_handler>
}
 8009960:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 8009962:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009964:	2b00      	cmp	r3, #0
 8009966:	da23      	bge.n	80099b0 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 8009968:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800996a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800996e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8009970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009972:	699b      	ldr	r3, [r3, #24]
 8009974:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009978:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800997a:	619a      	str	r2, [r3, #24]
 800997c:	79fb      	ldrb	r3, [r7, #7]
 800997e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009982:	2305      	movs	r3, #5
 8009984:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8009988:	2301      	movs	r3, #1
 800998a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800998e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009992:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 8009996:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800999a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800999e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80099a2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80099a6:	4611      	mov	r1, r2
 80099a8:	4618      	mov	r0, r3
 80099aa:	f7fd fa65 	bl	8006e78 <dcd_event_handler>
}
 80099ae:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 80099b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099b2:	f003 0304 	and.w	r3, r3, #4
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d022      	beq.n	8009a00 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 80099ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 80099c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80099c2:	f003 0304 	and.w	r3, r3, #4
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d017      	beq.n	80099fa <dcd_int_handler+0x17a>
 80099ca:	79fb      	ldrb	r3, [r7, #7]
 80099cc:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 80099d0:	2302      	movs	r3, #2
 80099d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099d6:	2301      	movs	r3, #1
 80099d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 80099dc:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80099e0:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 80099e2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80099e6:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 80099e8:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80099ec:	f107 0314 	add.w	r3, r7, #20
 80099f0:	4611      	mov	r1, r2
 80099f2:	4618      	mov	r0, r3
 80099f4:	f7fd fa40 	bl	8006e78 <dcd_event_handler>
}
 80099f8:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 80099fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099fc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80099fe:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 8009a00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a02:	f003 0308 	and.w	r3, r3, #8
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d034      	beq.n	8009a74 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 8009a0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a0c:	2208      	movs	r2, #8
 8009a0e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8009a10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a12:	699b      	ldr	r3, [r3, #24]
 8009a14:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8009a18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a1a:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 8009a1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a1e:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8009a22:	0a1b      	lsrs	r3, r3, #8
 8009a24:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009a28:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 8009a2a:	4b33      	ldr	r3, [pc, #204]	@ (8009af8 <dcd_int_handler+0x278>)
 8009a2c:	79db      	ldrb	r3, [r3, #7]
 8009a2e:	f083 0301 	eor.w	r3, r3, #1
 8009a32:	b2db      	uxtb	r3, r3
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d005      	beq.n	8009a44 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 8009a38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a3a:	699b      	ldr	r3, [r3, #24]
 8009a3c:	f023 0208 	bic.w	r2, r3, #8
 8009a40:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a42:	619a      	str	r2, [r3, #24]
 8009a44:	79fb      	ldrb	r3, [r7, #7]
 8009a46:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 8009a4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009a4e:	2301      	movs	r3, #1
 8009a50:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8009a54:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8009a58:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 8009a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a60:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 8009a62:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8009a66:	f107 0308 	add.w	r3, r7, #8
 8009a6a:	4611      	mov	r1, r2
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	f7fd fa03 	bl	8006e78 <dcd_event_handler>
}
 8009a72:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 8009a74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a76:	f003 0310 	and.w	r3, r3, #16
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d015      	beq.n	8009aaa <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 8009a7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a80:	699b      	ldr	r3, [r3, #24]
 8009a82:	f023 0210 	bic.w	r2, r3, #16
 8009a86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a88:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 8009a8a:	79fb      	ldrb	r3, [r7, #7]
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f7ff fb8d 	bl	80091ac <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 8009a92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a94:	695b      	ldr	r3, [r3, #20]
 8009a96:	f003 0310 	and.w	r3, r3, #16
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d1f5      	bne.n	8009a8a <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 8009a9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009aa0:	699b      	ldr	r3, [r3, #24]
 8009aa2:	f043 0210 	orr.w	r2, r3, #16
 8009aa6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009aa8:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 8009aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009aac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d004      	beq.n	8009abe <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 8009ab4:	79fb      	ldrb	r3, [r7, #7]
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f7ff fd6f 	bl	800959c <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 8009abe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ac0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d004      	beq.n	8009ad2 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 8009ac8:	79fb      	ldrb	r3, [r7, #7]
 8009aca:	2101      	movs	r1, #1
 8009acc:	4618      	mov	r0, r3
 8009ace:	f7ff fd65 	bl	800959c <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 8009ad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ad4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d007      	beq.n	8009aec <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 8009adc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ade:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009ae2:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 8009ae4:	79fb      	ldrb	r3, [r7, #7]
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f7ff fdec 	bl	80096c4 <handle_incomplete_iso_in>
  }
}
 8009aec:	bf00      	nop
 8009aee:	3760      	adds	r7, #96	@ 0x60
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bd80      	pop	{r7, pc}
 8009af4:	0800a378 	.word	0x0800a378
 8009af8:	2000134c 	.word	0x2000134c

08009afc <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
 8009b04:	460b      	mov	r3, r1
 8009b06:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8009b08:	78fb      	ldrb	r3, [r7, #3]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d110      	bne.n	8009b30 <dwc2_phy_init+0x34>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b12:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	639a      	str	r2, [r3, #56]	@ 0x38
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_USB1OTGHSULPILPEN;
    }
    #endif

    #if defined(USB_OTG_HS_PERIPH_BASE) && defined(RCC_AHB1LPENR_OTGHSULPILPEN)
    if ( USB_OTG_HS_PERIPH_BASE == (uint32_t) dwc2 ) {
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8009b48 <dwc2_phy_init+0x4c>)
 8009b1e:	4293      	cmp	r3, r2
 8009b20:	d10c      	bne.n	8009b3c <dwc2_phy_init+0x40>
      RCC->AHB1LPENR &= ~RCC_AHB1LPENR_OTGHSULPILPEN;
 8009b22:	4b0a      	ldr	r3, [pc, #40]	@ (8009b4c <dwc2_phy_init+0x50>)
 8009b24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b26:	4a09      	ldr	r2, [pc, #36]	@ (8009b4c <dwc2_phy_init+0x50>)
 8009b28:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009b2c:	6513      	str	r3, [r2, #80]	@ 0x50
      #else

      #endif
    }
  }
}
 8009b2e:	e005      	b.n	8009b3c <dwc2_phy_init+0x40>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b34:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8009b3c:	bf00      	nop
 8009b3e:	370c      	adds	r7, #12
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr
 8009b48:	40040000 	.word	0x40040000
 8009b4c:	40023800 	.word	0x40023800

08009b50 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 8009b50:	b480      	push	{r7}
 8009b52:	b085      	sub	sp, #20
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
 8009b58:	460b      	mov	r3, r1
 8009b5a:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 8009b5c:	78fb      	ldrb	r3, [r7, #3]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d152      	bne.n	8009c08 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 8009b62:	4b2c      	ldr	r3, [pc, #176]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4a2c      	ldr	r2, [pc, #176]	@ (8009c18 <dwc2_phy_update+0xc8>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d302      	bcc.n	8009b72 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 8009b6c:	2306      	movs	r3, #6
 8009b6e:	60fb      	str	r3, [r7, #12]
 8009b70:	e041      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 8009b72:	4b28      	ldr	r3, [pc, #160]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a29      	ldr	r2, [pc, #164]	@ (8009c1c <dwc2_phy_update+0xcc>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d902      	bls.n	8009b82 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8009b7c:	2307      	movs	r3, #7
 8009b7e:	60fb      	str	r3, [r7, #12]
 8009b80:	e039      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 8009b82:	4b24      	ldr	r3, [pc, #144]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4a26      	ldr	r2, [pc, #152]	@ (8009c20 <dwc2_phy_update+0xd0>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d302      	bcc.n	8009b92 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 8009b8c:	2308      	movs	r3, #8
 8009b8e:	60fb      	str	r3, [r7, #12]
 8009b90:	e031      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 8009b92:	4b20      	ldr	r3, [pc, #128]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4a23      	ldr	r2, [pc, #140]	@ (8009c24 <dwc2_phy_update+0xd4>)
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	d902      	bls.n	8009ba2 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 8009b9c:	2309      	movs	r3, #9
 8009b9e:	60fb      	str	r3, [r7, #12]
 8009ba0:	e029      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 8009ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a20      	ldr	r2, [pc, #128]	@ (8009c28 <dwc2_phy_update+0xd8>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d902      	bls.n	8009bb2 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 8009bac:	230a      	movs	r3, #10
 8009bae:	60fb      	str	r3, [r7, #12]
 8009bb0:	e021      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 8009bb2:	4b18      	ldr	r3, [pc, #96]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	4a1d      	ldr	r2, [pc, #116]	@ (8009c2c <dwc2_phy_update+0xdc>)
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d902      	bls.n	8009bc2 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 8009bbc:	230b      	movs	r3, #11
 8009bbe:	60fb      	str	r3, [r7, #12]
 8009bc0:	e019      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 8009bc2:	4b14      	ldr	r3, [pc, #80]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a1a      	ldr	r2, [pc, #104]	@ (8009c30 <dwc2_phy_update+0xe0>)
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d302      	bcc.n	8009bd2 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 8009bcc:	230c      	movs	r3, #12
 8009bce:	60fb      	str	r3, [r7, #12]
 8009bd0:	e011      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 8009bd2:	4b10      	ldr	r3, [pc, #64]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a17      	ldr	r2, [pc, #92]	@ (8009c34 <dwc2_phy_update+0xe4>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d302      	bcc.n	8009be2 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 8009bdc:	230d      	movs	r3, #13
 8009bde:	60fb      	str	r3, [r7, #12]
 8009be0:	e009      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 8009be2:	4b0c      	ldr	r3, [pc, #48]	@ (8009c14 <dwc2_phy_update+0xc4>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a14      	ldr	r2, [pc, #80]	@ (8009c38 <dwc2_phy_update+0xe8>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d302      	bcc.n	8009bf2 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 8009bec:	230e      	movs	r3, #14
 8009bee:	60fb      	str	r3, [r7, #12]
 8009bf0:	e001      	b.n	8009bf6 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 8009bf2:	230f      	movs	r3, #15
 8009bf4:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	68db      	ldr	r3, [r3, #12]
 8009bfa:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	029b      	lsls	r3, r3, #10
 8009c02:	431a      	orrs	r2, r3
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	60da      	str	r2, [r3, #12]
  }
}
 8009c08:	bf00      	nop
 8009c0a:	3714      	adds	r7, #20
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c12:	4770      	bx	lr
 8009c14:	20000000 	.word	0x20000000
 8009c18:	01e84800 	.word	0x01e84800
 8009c1c:	01a39ddf 	.word	0x01a39ddf
 8009c20:	016e3600 	.word	0x016e3600
 8009c24:	014ca43f 	.word	0x014ca43f
 8009c28:	01312cff 	.word	0x01312cff
 8009c2c:	011a499f 	.word	0x011a499f
 8009c30:	01067380 	.word	0x01067380
 8009c34:	00f42400 	.word	0x00f42400
 8009c38:	00e4e1c0 	.word	0x00e4e1c0

08009c3c <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 8009c3c:	b480      	push	{r7}
 8009c3e:	b085      	sub	sp, #20
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 8009c44:	bf00      	nop
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	691b      	ldr	r3, [r3, #16]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	dafb      	bge.n	8009c46 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c52:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	691b      	ldr	r3, [r3, #16]
 8009c58:	f043 0201 	orr.w	r2, r3, #1
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	b29b      	uxth	r3, r3
 8009c64:	f244 2209 	movw	r2, #16905	@ 0x4209
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d807      	bhi.n	8009c7c <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 8009c6c:	bf00      	nop
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	691b      	ldr	r3, [r3, #16]
 8009c72:	f003 0301 	and.w	r3, r3, #1
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d1f9      	bne.n	8009c6e <reset_core+0x32>
 8009c7a:	e010      	b.n	8009c9e <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 8009c7c:	bf00      	nop
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	691b      	ldr	r3, [r3, #16]
 8009c82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d0f9      	beq.n	8009c7e <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	691b      	ldr	r3, [r3, #16]
 8009c8e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009c92:	f023 0301 	bic.w	r3, r3, #1
 8009c96:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 8009c9e:	bf00      	nop
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	691b      	ldr	r3, [r3, #16]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	dafb      	bge.n	8009ca0 <reset_core+0x64>
}
 8009ca8:	bf00      	nop
 8009caa:	bf00      	nop
 8009cac:	3714      	adds	r7, #20
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr

08009cb6 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 8009cb6:	b580      	push	{r7, lr}
 8009cb8:	b084      	sub	sp, #16
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	68db      	ldr	r3, [r3, #12]
 8009cc2:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cca:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	68fa      	ldr	r2, [r7, #12]
 8009cd0:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8009cd2:	2100      	movs	r1, #0
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f7ff ff11 	bl	8009afc <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f7ff ffae 	bl	8009c3c <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8009ce6:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8009cee:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7ff ff29 	bl	8009b50 <dwc2_phy_update>
}
 8009cfe:	bf00      	nop
 8009d00:	3710      	adds	r7, #16
 8009d02:	46bd      	mov	sp, r7
 8009d04:	bd80      	pop	{r7, pc}

08009d06 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 8009d06:	b580      	push	{r7, lr}
 8009d08:	b086      	sub	sp, #24
 8009d0a:	af00      	add	r7, sp, #0
 8009d0c:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	68db      	ldr	r3, [r3, #12]
 8009d12:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d18:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d1e:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 8009d20:	7a7b      	ldrb	r3, [r7, #9]
 8009d22:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009d26:	b2db      	uxtb	r3, r3
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d002      	beq.n	8009d32 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 8009d2c:	2310      	movs	r3, #16
 8009d2e:	74fb      	strb	r3, [r7, #19]
 8009d30:	e001      	b.n	8009d36 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 8009d32:	2308      	movs	r3, #8
 8009d34:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d3c:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 8009d3e:	7b3b      	ldrb	r3, [r7, #12]
 8009d40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	2b80      	cmp	r3, #128	@ 0x80
 8009d48:	d114      	bne.n	8009d74 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	f043 0310 	orr.w	r3, r3, #16
 8009d50:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 8009d52:	697b      	ldr	r3, [r7, #20]
 8009d54:	f023 0308 	bic.w	r3, r3, #8
 8009d58:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009d60:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009d68:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 8009d70:	617b      	str	r3, [r7, #20]
 8009d72:	e00f      	b.n	8009d94 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	f023 0310 	bic.w	r3, r3, #16
 8009d7a:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 8009d7c:	7cfb      	ldrb	r3, [r7, #19]
 8009d7e:	2b10      	cmp	r3, #16
 8009d80:	d104      	bne.n	8009d8c <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	f043 0308 	orr.w	r3, r3, #8
 8009d88:	617b      	str	r3, [r7, #20]
 8009d8a:	e003      	b.n	8009d94 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	f023 0308 	bic.w	r3, r3, #8
 8009d92:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	697a      	ldr	r2, [r7, #20]
 8009d98:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 8009d9a:	7b3b      	ldrb	r3, [r7, #12]
 8009d9c:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009da0:	b2db      	uxtb	r3, r3
 8009da2:	4619      	mov	r1, r3
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f7ff fea9 	bl	8009afc <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f7ff ff46 	bl	8009c3c <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8009db0:	697b      	ldr	r3, [r7, #20]
 8009db2:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8009db6:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 8009db8:	7cfb      	ldrb	r3, [r7, #19]
 8009dba:	2b10      	cmp	r3, #16
 8009dbc:	d102      	bne.n	8009dc4 <phy_hs_init+0xbe>
 8009dbe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8009dc2:	e001      	b.n	8009dc8 <phy_hs_init+0xc2>
 8009dc4:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8009dc8:	697a      	ldr	r2, [r7, #20]
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	697a      	ldr	r2, [r7, #20]
 8009dd2:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 8009dd4:	7b3b      	ldrb	r3, [r7, #12]
 8009dd6:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8009dda:	b2db      	uxtb	r3, r3
 8009ddc:	4619      	mov	r1, r3
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f7ff feb6 	bl	8009b50 <dwc2_phy_update>
}
 8009de4:	bf00      	nop
 8009de6:	3718      	adds	r7, #24
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 8009dec:	b480      	push	{r7}
 8009dee:	b085      	sub	sp, #20
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009df8:	0c1b      	lsrs	r3, r3, #16
 8009dfa:	041b      	lsls	r3, r3, #16
 8009dfc:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	4a0e      	ldr	r2, [pc, #56]	@ (8009e3c <check_dwc2+0x50>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d012      	beq.n	8009e2c <check_dwc2+0x40>
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	4a0d      	ldr	r2, [pc, #52]	@ (8009e40 <check_dwc2+0x54>)
 8009e0a:	4293      	cmp	r3, r2
 8009e0c:	d00e      	beq.n	8009e2c <check_dwc2+0x40>
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	4a0c      	ldr	r2, [pc, #48]	@ (8009e44 <check_dwc2+0x58>)
 8009e12:	4293      	cmp	r3, r2
 8009e14:	d00a      	beq.n	8009e2c <check_dwc2+0x40>
 8009e16:	4b0c      	ldr	r3, [pc, #48]	@ (8009e48 <check_dwc2+0x5c>)
 8009e18:	60bb      	str	r3, [r7, #8]
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f003 0301 	and.w	r3, r3, #1
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d000      	beq.n	8009e28 <check_dwc2+0x3c>
 8009e26:	be00      	bkpt	0x0000
 8009e28:	2300      	movs	r3, #0
 8009e2a:	e000      	b.n	8009e2e <check_dwc2+0x42>
#endif

  return true;
 8009e2c:	2301      	movs	r3, #1
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3714      	adds	r7, #20
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr
 8009e3a:	bf00      	nop
 8009e3c:	4f540000 	.word	0x4f540000
 8009e40:	55310000 	.word	0x55310000
 8009e44:	55320000 	.word	0x55320000
 8009e48:	e000edf0 	.word	0xe000edf0

08009e4c <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 8009e4c:	b480      	push	{r7}
 8009e4e:	b085      	sub	sp, #20
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
 8009e54:	460b      	mov	r3, r1
 8009e56:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 8009e58:	78fb      	ldrb	r3, [r7, #3]
 8009e5a:	2b01      	cmp	r3, #1
 8009e5c:	d101      	bne.n	8009e62 <dwc2_core_is_highspeed+0x16>
    return false;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	e00b      	b.n	8009e7a <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e66:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 8009e68:	7b3b      	ldrb	r3, [r7, #12]
 8009e6a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8009e6e:	b2db      	uxtb	r3, r3
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	bf14      	ite	ne
 8009e74:	2301      	movne	r3, #1
 8009e76:	2300      	moveq	r3, #0
 8009e78:	b2db      	uxtb	r3, r3
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	3714      	adds	r7, #20
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e84:	4770      	bx	lr
	...

08009e88 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b088      	sub	sp, #32
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	4603      	mov	r3, r0
 8009e90:	71fb      	strb	r3, [r7, #7]
 8009e92:	460b      	mov	r3, r1
 8009e94:	71bb      	strb	r3, [r7, #6]
 8009e96:	4613      	mov	r3, r2
 8009e98:	717b      	strb	r3, [r7, #5]
 8009e9a:	79fb      	ldrb	r3, [r7, #7]
 8009e9c:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009e9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d901      	bls.n	8009ea8 <dwc2_core_init+0x20>
    rhport = 0;
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009ea8:	7dfb      	ldrb	r3, [r7, #23]
 8009eaa:	4a3b      	ldr	r2, [pc, #236]	@ (8009f98 <dwc2_core_init+0x110>)
 8009eac:	011b      	lsls	r3, r3, #4
 8009eae:	4413      	add	r3, r2
 8009eb0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009eb2:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 8009eb4:	69f8      	ldr	r0, [r7, #28]
 8009eb6:	f7ff ff99 	bl	8009dec <check_dwc2>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	f083 0301 	eor.w	r3, r3, #1
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d00a      	beq.n	8009edc <dwc2_core_init+0x54>
 8009ec6:	4b35      	ldr	r3, [pc, #212]	@ (8009f9c <dwc2_core_init+0x114>)
 8009ec8:	61bb      	str	r3, [r7, #24]
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	f003 0301 	and.w	r3, r3, #1
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d000      	beq.n	8009ed8 <dwc2_core_init+0x50>
 8009ed6:	be00      	bkpt	0x0000
 8009ed8:	2300      	movs	r3, #0
 8009eda:	e058      	b.n	8009f8e <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 8009edc:	69fb      	ldr	r3, [r7, #28]
 8009ede:	689b      	ldr	r3, [r3, #8]
 8009ee0:	f023 0201 	bic.w	r2, r3, #1
 8009ee4:	69fb      	ldr	r3, [r7, #28]
 8009ee6:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 8009ee8:	79bb      	ldrb	r3, [r7, #6]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d003      	beq.n	8009ef6 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 8009eee:	69f8      	ldr	r0, [r7, #28]
 8009ef0:	f7ff ff09 	bl	8009d06 <phy_hs_init>
 8009ef4:	e002      	b.n	8009efc <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 8009ef6:	69f8      	ldr	r0, [r7, #28]
 8009ef8:	f7ff fedd 	bl	8009cb6 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 8009efc:	69fb      	ldr	r3, [r7, #28]
 8009efe:	68db      	ldr	r3, [r3, #12]
 8009f00:	f043 0207 	orr.w	r2, r3, #7
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 8009f08:	69fb      	ldr	r3, [r7, #28]
 8009f0a:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8009f0e:	f023 020f 	bic.w	r2, r3, #15
 8009f12:	69fb      	ldr	r3, [r7, #28]
 8009f14:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 8009f18:	69fb      	ldr	r3, [r7, #28]
 8009f1a:	60fb      	str	r3, [r7, #12]
 8009f1c:	2310      	movs	r3, #16
 8009f1e:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 8009f20:	7afb      	ldrb	r3, [r7, #11]
 8009f22:	019b      	lsls	r3, r3, #6
 8009f24:	f043 0220 	orr.w	r2, r3, #32
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 8009f2c:	bf00      	nop
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	691b      	ldr	r3, [r3, #16]
 8009f32:	f003 0320 	and.w	r3, r3, #32
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1f9      	bne.n	8009f2e <dwc2_core_init+0xa6>
}
 8009f3a:	bf00      	nop
 8009f3c:	69fb      	ldr	r3, [r7, #28]
 8009f3e:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 8009f40:	693b      	ldr	r3, [r7, #16]
 8009f42:	2210      	movs	r2, #16
 8009f44:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 8009f46:	bf00      	nop
 8009f48:	693b      	ldr	r3, [r7, #16]
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	f003 0310 	and.w	r3, r3, #16
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d1f9      	bne.n	8009f48 <dwc2_core_init+0xc0>
}
 8009f54:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 8009f56:	69fb      	ldr	r3, [r7, #28]
 8009f58:	f04f 32ff 	mov.w	r2, #4294967295
 8009f5c:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 8009f5e:	69fb      	ldr	r3, [r7, #28]
 8009f60:	f04f 32ff 	mov.w	r2, #4294967295
 8009f64:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 8009f66:	69fb      	ldr	r3, [r7, #28]
 8009f68:	2200      	movs	r2, #0
 8009f6a:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 8009f6c:	797b      	ldrb	r3, [r7, #5]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d006      	beq.n	8009f80 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 8009f72:	69fb      	ldr	r3, [r7, #28]
 8009f74:	689b      	ldr	r3, [r3, #8]
 8009f76:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 8009f7a:	69fb      	ldr	r3, [r7, #28]
 8009f7c:	609a      	str	r2, [r3, #8]
 8009f7e:	e005      	b.n	8009f8c <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8009f80:	69fb      	ldr	r3, [r7, #28]
 8009f82:	699b      	ldr	r3, [r3, #24]
 8009f84:	f043 0210 	orr.w	r2, r3, #16
 8009f88:	69fb      	ldr	r3, [r7, #28]
 8009f8a:	619a      	str	r2, [r3, #24]
  }

  return true;
 8009f8c:	2301      	movs	r3, #1
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3720      	adds	r7, #32
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
 8009f96:	bf00      	nop
 8009f98:	0800a398 	.word	0x0800a398
 8009f9c:	e000edf0 	.word	0xe000edf0

08009fa0 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b086      	sub	sp, #24
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	6039      	str	r1, [r7, #0]
 8009faa:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d11f      	bne.n	8009ff2 <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	723b      	strb	r3, [r7, #8]
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 8009fba:	f107 0308 	add.w	r3, r7, #8
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	f7fb ff4b 	bl	8005e5c <tud_rhport_init>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	f083 0301 	eor.w	r3, r3, #1
 8009fcc:	b2db      	uxtb	r3, r3
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d00a      	beq.n	8009fe8 <tusb_rhport_init+0x48>
 8009fd2:	4b23      	ldr	r3, [pc, #140]	@ (800a060 <tusb_rhport_init+0xc0>)
 8009fd4:	60fb      	str	r3, [r7, #12]
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f003 0301 	and.w	r3, r3, #1
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d000      	beq.n	8009fe4 <tusb_rhport_init+0x44>
 8009fe2:	be00      	bkpt	0x0000
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	e036      	b.n	800a056 <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8009fe8:	4b1e      	ldr	r3, [pc, #120]	@ (800a064 <tusb_rhport_init+0xc4>)
 8009fea:	2201      	movs	r2, #1
 8009fec:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 8009fee:	2301      	movs	r3, #1
 8009ff0:	e031      	b.n	800a056 <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 8009ff2:	79fb      	ldrb	r3, [r7, #7]
 8009ff4:	2b01      	cmp	r3, #1
 8009ff6:	d803      	bhi.n	800a000 <tusb_rhport_init+0x60>
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	781b      	ldrb	r3, [r3, #0]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d10a      	bne.n	800a016 <tusb_rhport_init+0x76>
 800a000:	4b17      	ldr	r3, [pc, #92]	@ (800a060 <tusb_rhport_init+0xc0>)
 800a002:	613b      	str	r3, [r7, #16]
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f003 0301 	and.w	r3, r3, #1
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d000      	beq.n	800a012 <tusb_rhport_init+0x72>
 800a010:	be00      	bkpt	0x0000
 800a012:	2300      	movs	r3, #0
 800a014:	e01f      	b.n	800a056 <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 800a016:	79fb      	ldrb	r3, [r7, #7]
 800a018:	683a      	ldr	r2, [r7, #0]
 800a01a:	7811      	ldrb	r1, [r2, #0]
 800a01c:	4a11      	ldr	r2, [pc, #68]	@ (800a064 <tusb_rhport_init+0xc4>)
 800a01e:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	2b01      	cmp	r3, #1
 800a026:	d115      	bne.n	800a054 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 800a028:	79fb      	ldrb	r3, [r7, #7]
 800a02a:	6839      	ldr	r1, [r7, #0]
 800a02c:	4618      	mov	r0, r3
 800a02e:	f7fb ff15 	bl	8005e5c <tud_rhport_init>
 800a032:	4603      	mov	r3, r0
 800a034:	f083 0301 	eor.w	r3, r3, #1
 800a038:	b2db      	uxtb	r3, r3
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d00a      	beq.n	800a054 <tusb_rhport_init+0xb4>
 800a03e:	4b08      	ldr	r3, [pc, #32]	@ (800a060 <tusb_rhport_init+0xc0>)
 800a040:	617b      	str	r3, [r7, #20]
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f003 0301 	and.w	r3, r3, #1
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d000      	beq.n	800a050 <tusb_rhport_init+0xb0>
 800a04e:	be00      	bkpt	0x0000
 800a050:	2300      	movs	r3, #0
 800a052:	e000      	b.n	800a056 <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 800a054:	2301      	movs	r3, #1
}
 800a056:	4618      	mov	r0, r3
 800a058:	3718      	adds	r7, #24
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	e000edf0 	.word	0xe000edf0
 800a064:	20001360 	.word	0x20001360

0800a068 <tu_bind_driver_to_ep_itf>:
  return true;
}
#endif

bool tu_bind_driver_to_ep_itf(uint8_t driver_id, uint8_t ep2drv[][2], uint8_t itf2drv[], uint8_t itf_max,
                              const uint8_t *p_desc, uint16_t desc_len) {
 800a068:	b480      	push	{r7}
 800a06a:	b093      	sub	sp, #76	@ 0x4c
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	60b9      	str	r1, [r7, #8]
 800a070:	607a      	str	r2, [r7, #4]
 800a072:	461a      	mov	r2, r3
 800a074:	4603      	mov	r3, r0
 800a076:	73fb      	strb	r3, [r7, #15]
 800a078:	4613      	mov	r3, r2
 800a07a:	73bb      	strb	r3, [r7, #14]
  const uint8_t *desc_end = p_desc + desc_len;
 800a07c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800a080:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a082:	4413      	add	r3, r2
 800a084:	647b      	str	r3, [r7, #68]	@ 0x44
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800a086:	e058      	b.n	800a13a <tu_bind_driver_to_ep_itf+0xd2>
 800a088:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a08a:	633b      	str	r3, [r7, #48]	@ 0x30
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a08e:	3301      	adds	r3, #1
 800a090:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800a092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    if (desc_type == TUSB_DESC_ENDPOINT) {
 800a096:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a09a:	2b05      	cmp	r3, #5
 800a09c:	d122      	bne.n	800a0e4 <tu_bind_driver_to_ep_itf+0x7c>
      const uint8_t ep_addr  = ((const tusb_desc_endpoint_t *)p_desc)->bEndpointAddress;
 800a09e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0a0:	789b      	ldrb	r3, [r3, #2]
 800a0a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800a0a6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a0aa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
}

// Get Endpoint number from address
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_number(uint8_t addr) {
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a0ae:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a0b2:	f003 030f 	and.w	r3, r3, #15
 800a0b6:	b2db      	uxtb	r3, r3
      const uint8_t ep_num   = tu_edpt_number(ep_addr);
 800a0b8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800a0bc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a0c0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a0c4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a0c8:	09db      	lsrs	r3, r3, #7
 800a0ca:	b2db      	uxtb	r3, r3
      const uint8_t ep_dir   = tu_edpt_dir(ep_addr);
 800a0cc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      ep2drv[ep_num][ep_dir] = driver_id;
 800a0d0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800a0d4:	005b      	lsls	r3, r3, #1
 800a0d6:	68ba      	ldr	r2, [r7, #8]
 800a0d8:	441a      	add	r2, r3
 800a0da:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a0de:	7bf9      	ldrb	r1, [r7, #15]
 800a0e0:	54d1      	strb	r1, [r2, r3]
 800a0e2:	e020      	b.n	800a126 <tu_bind_driver_to_ep_itf+0xbe>
    } else if (desc_type == TUSB_DESC_INTERFACE) {
 800a0e4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a0e8:	2b04      	cmp	r3, #4
 800a0ea:	d11c      	bne.n	800a126 <tu_bind_driver_to_ep_itf+0xbe>
      const tusb_desc_interface_t *desc_itf = (const tusb_desc_interface_t *)p_desc;
 800a0ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (desc_itf->bAlternateSetting == 0) {
 800a0f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0f2:	78db      	ldrb	r3, [r3, #3]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d116      	bne.n	800a126 <tu_bind_driver_to_ep_itf+0xbe>
        TU_ASSERT(desc_itf->bInterfaceNumber < itf_max);
 800a0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0fa:	789b      	ldrb	r3, [r3, #2]
 800a0fc:	7bba      	ldrb	r2, [r7, #14]
 800a0fe:	429a      	cmp	r2, r3
 800a100:	d80a      	bhi.n	800a118 <tu_bind_driver_to_ep_itf+0xb0>
 800a102:	4b1f      	ldr	r3, [pc, #124]	@ (800a180 <tu_bind_driver_to_ep_itf+0x118>)
 800a104:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	f003 0301 	and.w	r3, r3, #1
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d000      	beq.n	800a114 <tu_bind_driver_to_ep_itf+0xac>
 800a112:	be00      	bkpt	0x0000
 800a114:	2300      	movs	r3, #0
 800a116:	e02d      	b.n	800a174 <tu_bind_driver_to_ep_itf+0x10c>
        itf2drv[desc_itf->bInterfaceNumber] = driver_id;
 800a118:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a11a:	789b      	ldrb	r3, [r3, #2]
 800a11c:	461a      	mov	r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	4413      	add	r3, r2
 800a122:	7bfa      	ldrb	r2, [r7, #15]
 800a124:	701a      	strb	r2, [r3, #0]
 800a126:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a128:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a12a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12c:	627b      	str	r3, [r7, #36]	@ 0x24
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	781b      	ldrb	r3, [r3, #0]
 800a132:	461a      	mov	r2, r3
 800a134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a136:	4413      	add	r3, r2
      }
    }

    p_desc = tu_desc_next(p_desc);
 800a138:	653b      	str	r3, [r7, #80]	@ 0x50
 800a13a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a13c:	623b      	str	r3, [r7, #32]
 800a13e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a140:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800a142:	6a3a      	ldr	r2, [r7, #32]
 800a144:	69fb      	ldr	r3, [r7, #28]
 800a146:	429a      	cmp	r2, r3
 800a148:	d20d      	bcs.n	800a166 <tu_bind_driver_to_ep_itf+0xfe>
 800a14a:	6a3b      	ldr	r3, [r7, #32]
 800a14c:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a14e:	69bb      	ldr	r3, [r7, #24]
 800a150:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	461a      	mov	r2, r3
 800a158:	697b      	ldr	r3, [r7, #20]
 800a15a:	4413      	add	r3, r2
  return p_desc < desc_end && tu_desc_next(p_desc) <= desc_end;
 800a15c:	69fa      	ldr	r2, [r7, #28]
 800a15e:	429a      	cmp	r2, r3
 800a160:	d301      	bcc.n	800a166 <tu_bind_driver_to_ep_itf+0xfe>
 800a162:	2301      	movs	r3, #1
 800a164:	e000      	b.n	800a168 <tu_bind_driver_to_ep_itf+0x100>
 800a166:	2300      	movs	r3, #0
 800a168:	f003 0301 	and.w	r3, r3, #1
 800a16c:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d18a      	bne.n	800a088 <tu_bind_driver_to_ep_itf+0x20>
  }
  return true;
 800a172:	2301      	movs	r3, #1
}
 800a174:	4618      	mov	r0, r3
 800a176:	374c      	adds	r7, #76	@ 0x4c
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr
 800a180:	e000edf0 	.word	0xe000edf0

0800a184 <memset>:
 800a184:	4402      	add	r2, r0
 800a186:	4603      	mov	r3, r0
 800a188:	4293      	cmp	r3, r2
 800a18a:	d100      	bne.n	800a18e <memset+0xa>
 800a18c:	4770      	bx	lr
 800a18e:	f803 1b01 	strb.w	r1, [r3], #1
 800a192:	e7f9      	b.n	800a188 <memset+0x4>

0800a194 <__libc_init_array>:
 800a194:	b570      	push	{r4, r5, r6, lr}
 800a196:	4d0d      	ldr	r5, [pc, #52]	@ (800a1cc <__libc_init_array+0x38>)
 800a198:	4c0d      	ldr	r4, [pc, #52]	@ (800a1d0 <__libc_init_array+0x3c>)
 800a19a:	1b64      	subs	r4, r4, r5
 800a19c:	10a4      	asrs	r4, r4, #2
 800a19e:	2600      	movs	r6, #0
 800a1a0:	42a6      	cmp	r6, r4
 800a1a2:	d109      	bne.n	800a1b8 <__libc_init_array+0x24>
 800a1a4:	4d0b      	ldr	r5, [pc, #44]	@ (800a1d4 <__libc_init_array+0x40>)
 800a1a6:	4c0c      	ldr	r4, [pc, #48]	@ (800a1d8 <__libc_init_array+0x44>)
 800a1a8:	f000 f826 	bl	800a1f8 <_init>
 800a1ac:	1b64      	subs	r4, r4, r5
 800a1ae:	10a4      	asrs	r4, r4, #2
 800a1b0:	2600      	movs	r6, #0
 800a1b2:	42a6      	cmp	r6, r4
 800a1b4:	d105      	bne.n	800a1c2 <__libc_init_array+0x2e>
 800a1b6:	bd70      	pop	{r4, r5, r6, pc}
 800a1b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1bc:	4798      	blx	r3
 800a1be:	3601      	adds	r6, #1
 800a1c0:	e7ee      	b.n	800a1a0 <__libc_init_array+0xc>
 800a1c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1c6:	4798      	blx	r3
 800a1c8:	3601      	adds	r6, #1
 800a1ca:	e7f2      	b.n	800a1b2 <__libc_init_array+0x1e>
 800a1cc:	0800a3c0 	.word	0x0800a3c0
 800a1d0:	0800a3c0 	.word	0x0800a3c0
 800a1d4:	0800a3c0 	.word	0x0800a3c0
 800a1d8:	0800a3c4 	.word	0x0800a3c4

0800a1dc <memcpy>:
 800a1dc:	440a      	add	r2, r1
 800a1de:	4291      	cmp	r1, r2
 800a1e0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1e4:	d100      	bne.n	800a1e8 <memcpy+0xc>
 800a1e6:	4770      	bx	lr
 800a1e8:	b510      	push	{r4, lr}
 800a1ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1f2:	4291      	cmp	r1, r2
 800a1f4:	d1f9      	bne.n	800a1ea <memcpy+0xe>
 800a1f6:	bd10      	pop	{r4, pc}

0800a1f8 <_init>:
 800a1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1fa:	bf00      	nop
 800a1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1fe:	bc08      	pop	{r3}
 800a200:	469e      	mov	lr, r3
 800a202:	4770      	bx	lr

0800a204 <_fini>:
 800a204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a206:	bf00      	nop
 800a208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a20a:	bc08      	pop	{r3}
 800a20c:	469e      	mov	lr, r3
 800a20e:	4770      	bx	lr
