// Seed: 3879096301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output tri0 id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  assign id_6 = 1'b0 & -1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri1 id_2
    , id_11,
    input tri0 id_3,
    input wire id_4,
    output tri0 id_5,
    input wire id_6,
    output wor id_7,
    input wire id_8,
    output uwire id_9
);
  logic id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12
  );
  assign id_0 = -1;
endmodule
