$comment
	File created using the following command:
		vcd file q62.msim.vcd -direction
$end
$date
	Wed Jun 10 04:12:56 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module q62_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # B0 $end
$var reg 1 $ B1 $end
$var wire 1 % C0 $end
$var wire 1 & M1 $end
$var wire 1 ' M2 $end
$var wire 1 ( M3 $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 C0~output_o $end
$var wire 1 1 M1~output_o $end
$var wire 1 2 M2~output_o $end
$var wire 1 3 M3~output_o $end
$var wire 1 4 A0~input_o $end
$var wire 1 5 B0~input_o $end
$var wire 1 6 inst~0_combout $end
$var wire 1 7 B1~input_o $end
$var wire 1 8 A1~input_o $end
$var wire 1 9 inst4~combout $end
$var wire 1 : inst6~0_combout $end
$var wire 1 ; inst8~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
06
07
08
09
0:
0;
$end
#5000
1#
15
0)
#10000
1$
0#
17
05
1)
#15000
1#
15
0)
#20000
1!
0$
0#
14
07
05
1)
#25000
1#
15
0)
16
10
1%
#30000
1$
0#
17
05
1)
19
06
11
00
1&
0%
#35000
1#
15
0)
16
10
1%
#40000
1"
0!
0$
0#
18
04
07
05
1)
09
06
01
00
0&
0%
#45000
1#
15
0)
19
11
1&
#50000
1$
0#
17
05
1)
1:
09
12
01
1'
0&
#55000
1#
15
0)
19
11
1&
#60000
1!
0$
0#
14
07
05
1)
0:
09
02
01
0'
0&
#65000
1#
15
0)
19
16
11
10
1&
1%
#70000
1$
0#
17
05
1)
1:
06
12
00
1'
0%
#75000
1#
15
0)
1;
0:
09
16
13
02
01
10
1(
0'
0&
1%
#80000
