;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 271, 960
	SPL 12, <-10
	SUB #72, @200
	JMN @3, 0
	MOV -7, <-20
	ADD 280, 300
	SPL 900, 299
	SUB @121, 106
	SUB -0, <2
	SUB -0, <2
	SUB -0, <2
	ADD 271, 60
	SUB @1, @2
	ADD 210, 30
	SUB <0, @2
	MOV <207, <-20
	SUB @70, @2
	SPL 900, 299
	SUB @1, @2
	ADD 280, 300
	JMZ -1, @-20
	SUB @127, @106
	JMP 12
	SUB @121, 106
	SPL 642, #200
	ADD 280, 300
	SUB <0, @2
	SUB @70, @2
	ADD 271, 60
	SPL 12, <-10
	SUB 12, @0
	ADD 271, 60
	SUB 642, @200
	SUB 421, 0
	MOV -7, <-20
	SUB @121, 106
	SPL -0, 2
	SUB 642, @200
	SPL -710, -600
	SUB @121, 106
	SUB 642, @200
	MOV -7, <-20
	SPL 0, <-52
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN -1, @-20
