--
library ieee;
use iee.std_logic_1164.all;

--Schematic block symbol
entity reg is
	port(
		d: in std_logic_vector(7 downto 0);
		rst, clk, ld: in std_logic;
		Q: out std_logic_vector(7 downto 0)
	);
end entity reg;

--Circuit Description
architecture behavioral of reg is
begin
	memory: process(clk, rst, ld)
	begin
		if rising_edge(clk) then
			if rst='1' then q<=x"00";
			elsif ld='1' then q<=d;
			end if;
		end if;
	end process memory;

end architecture behavioral;