--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.103(R)|      SLOW  |   -3.369(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.463(R)|      SLOW  |   -2.156(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.150(R)|      SLOW  |   -1.957(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        11.610(R)|      SLOW  |         7.469(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.497(R)|      SLOW  |         7.378(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.330(R)|      SLOW  |         6.564(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        11.665(F)|      SLOW  |         7.593(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        11.902(F)|      SLOW  |         7.735(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        11.272(F)|      SLOW  |         7.307(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |         8.771(F)|      SLOW  |         5.709(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |         9.141(F)|      SLOW  |         5.962(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |         9.133(F)|      SLOW  |         5.959(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        11.632(F)|      SLOW  |         7.545(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        11.632(F)|      SLOW  |         7.545(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        11.276(F)|      SLOW  |         7.365(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        11.914(F)|      SLOW  |         7.696(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        10.012(F)|      SLOW  |         6.533(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        11.470(F)|      SLOW  |         7.431(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        12.361(F)|      SLOW  |         7.925(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        10.832(F)|      SLOW  |         7.065(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        11.469(F)|      SLOW  |         7.422(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        10.000(F)|      SLOW  |         6.464(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |         9.818(F)|      SLOW  |         6.293(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|         9.665(F)|      SLOW  |         6.222(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        10.350(F)|      SLOW  |         6.659(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        10.205(F)|      SLOW  |         6.565(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |        11.644(F)|      SLOW  |         7.578(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        11.032(F)|      SLOW  |         7.195(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        11.406(F)|      SLOW  |         7.409(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |         9.621(F)|      SLOW  |         6.294(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |         9.055(F)|      SLOW  |         5.855(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.806(R)|      SLOW  |         6.373(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.845(R)|      SLOW  |         5.695(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        13.764(R)|      SLOW  |         6.939(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        11.881(R)|      SLOW  |         6.654(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        11.881(R)|      SLOW  |         6.774(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        12.771(R)|      SLOW  |         7.822(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        12.769(R)|      SLOW  |         7.564(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        14.642(R)|      SLOW  |         8.161(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        14.642(R)|      SLOW  |         8.193(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        12.889(R)|      SLOW  |         7.546(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        14.983(R)|      SLOW  |         8.418(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        14.930(R)|      SLOW  |         8.393(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        12.092(R)|      SLOW  |         6.193(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        11.550(R)|      SLOW  |         5.767(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        11.548(R)|      SLOW  |         6.029(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |        10.303(R)|      SLOW  |         5.488(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |        10.437(R)|      SLOW  |         5.810(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |        10.290(R)|      SLOW  |         5.810(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |        10.837(R)|      SLOW  |         5.323(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        13.376(R)|      SLOW  |         6.960(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |        10.991(R)|      SLOW  |         5.414(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |        10.992(R)|      SLOW  |         5.431(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        13.009(R)|      SLOW  |         6.024(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        11.724(R)|      SLOW  |         5.588(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        13.009(R)|      SLOW  |         6.017(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        11.802(R)|      SLOW  |         7.384(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        12.255(R)|      SLOW  |         4.923(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |        11.179(R)|      SLOW  |         4.752(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |        10.837(R)|      SLOW  |         5.806(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        12.749(R)|      SLOW  |         5.256(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        12.255(R)|      SLOW  |         5.078(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        12.753(R)|      SLOW  |         5.751(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        13.461(R)|      SLOW  |         6.110(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        13.461(R)|      SLOW  |         5.904(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         8.327(R)|      SLOW  |         5.421(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.243(R)|      SLOW  |         4.745(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        14.180(R)|      SLOW  |         8.948(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.357|    3.652|    2.392|    5.146|
GPIFII_PCLK_IN |    0.157|         |         |         |
RESET          |   16.539|   16.539|   15.655|   15.655|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    6.304|         |         |         |
GPIFII_PCLK_IN |    5.954|         |         |         |
RESET          |    8.177|    8.177|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    1.029|         |
RESET          |         |         |    2.081|    2.081|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 18:50:52 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



