/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [6:0] celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  reg [6:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [42:0] celloutsig_0_51z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = ~(celloutsig_0_11z | celloutsig_0_21z);
  assign celloutsig_0_37z = ~(celloutsig_0_18z[0] | celloutsig_0_10z);
  assign celloutsig_0_45z = ~(celloutsig_0_19z[1] | celloutsig_0_19z[5]);
  assign celloutsig_0_5z = ~(in_data[61] | celloutsig_0_0z[3]);
  assign celloutsig_0_64z = ~(celloutsig_0_23z[1] | celloutsig_0_45z);
  assign celloutsig_0_9z = ~(in_data[33] | celloutsig_0_4z);
  assign celloutsig_0_10z = ~(in_data[54] | celloutsig_0_4z);
  assign celloutsig_1_8z = ~celloutsig_1_6z;
  assign celloutsig_0_11z = ~celloutsig_0_10z;
  assign celloutsig_0_39z = ~((celloutsig_0_29z | celloutsig_0_4z) & (celloutsig_0_25z[4] | celloutsig_0_14z[2]));
  assign celloutsig_1_13z = ~((celloutsig_1_0z | celloutsig_1_8z) & (celloutsig_1_10z | celloutsig_1_10z));
  assign celloutsig_0_41z = celloutsig_0_36z | celloutsig_0_21z;
  assign celloutsig_1_1z = in_data[186] ^ in_data[177];
  assign celloutsig_1_5z = { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } == { in_data[189:182], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z } === { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_42z = { celloutsig_0_41z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z } <= { 5'h00, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_7z[9:6], 5'h00, celloutsig_0_7z[0] };
  assign celloutsig_0_36z = { celloutsig_0_7z[9:6], 5'h00, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_29z } < { 5'h00, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_1_16z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_9z } < { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[66:64] < celloutsig_0_0z[2:0];
  assign celloutsig_0_29z = { in_data[7:0], celloutsig_0_5z } < { celloutsig_0_25z[9:2], celloutsig_0_28z };
  assign celloutsig_0_38z = celloutsig_0_22z[6:1] % { 1'h1, celloutsig_0_3z[10:7], celloutsig_0_9z };
  assign celloutsig_0_51z = celloutsig_0_1z[2] ? { celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_39z, celloutsig_0_42z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_36z } : { celloutsig_0_26z[1:0], celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_19z, celloutsig_0_39z, celloutsig_0_38z, celloutsig_0_10z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_1_17z = celloutsig_1_9z[1] ? { celloutsig_1_10z, celloutsig_1_7z } : { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_19z = celloutsig_0_16z[5] ? { celloutsig_0_16z[6], 1'h1, celloutsig_0_16z[4:2], celloutsig_0_15z, celloutsig_0_2z } : { celloutsig_0_3z[12:7], celloutsig_0_4z };
  assign celloutsig_0_22z = celloutsig_0_20z[2] ? { celloutsig_0_3z[6:2], celloutsig_0_13z, celloutsig_0_5z } : celloutsig_0_3z[12:6];
  assign celloutsig_0_23z = celloutsig_0_0z[1] ? { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_22z } : in_data[77:69];
  assign celloutsig_0_27z = celloutsig_0_10z ? { celloutsig_0_3z[2], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_26z } : { celloutsig_0_14z[4], celloutsig_0_24z };
  assign celloutsig_0_58z = { celloutsig_0_18z[5:3], celloutsig_0_45z } != celloutsig_0_51z[37:34];
  assign celloutsig_1_6z = { in_data[105:103], celloutsig_1_1z } != { celloutsig_1_4z[1:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_30z = { 3'h0, celloutsig_0_6z } != { celloutsig_0_26z[3:2], celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_65z = ~ { celloutsig_0_17z[11:8], celloutsig_0_30z };
  assign celloutsig_0_24z = ~ celloutsig_0_14z;
  assign celloutsig_0_26z = ~ { celloutsig_0_7z[0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_4z = { celloutsig_1_2z[0], celloutsig_1_2z } | { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_1z[4:2], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_11z } | in_data[13:8];
  assign celloutsig_1_0z = | in_data[157:148];
  assign celloutsig_1_18z = | { celloutsig_1_9z[1:0], celloutsig_1_11z };
  assign celloutsig_0_21z = | in_data[63:56];
  assign celloutsig_1_3z = | { celloutsig_1_0z, in_data[160:144] };
  assign celloutsig_0_28z = | { celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_16z, celloutsig_1_18z, celloutsig_1_17z };
  assign celloutsig_0_4z = ^ in_data[37:29];
  assign celloutsig_0_59z = ^ { celloutsig_0_32z[7:3], celloutsig_0_37z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_58z };
  assign celloutsig_0_66z = ^ { celloutsig_0_3z[8:1], celloutsig_0_37z, celloutsig_0_64z, celloutsig_0_63z, celloutsig_0_59z, celloutsig_0_19z };
  assign celloutsig_1_12z = ^ { celloutsig_1_7z[1], celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[53:50] >> in_data[39:36];
  assign celloutsig_0_3z = { in_data[35:34], celloutsig_0_1z } >> { celloutsig_0_1z[10:9], celloutsig_0_1z };
  assign celloutsig_0_17z = { in_data[70:57], celloutsig_0_4z, celloutsig_0_4z } >> { celloutsig_0_16z[3], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z } >>> { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_20z = celloutsig_0_1z[3:0] >>> celloutsig_0_1z[10:7];
  assign celloutsig_0_25z = celloutsig_0_17z[12:2] - { celloutsig_0_20z[1:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_20z };
  assign celloutsig_0_33z = celloutsig_0_17z[13:4] ~^ { celloutsig_0_17z[11:3], celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[117], celloutsig_1_0z, celloutsig_1_1z } ^ in_data[156:154];
  assign celloutsig_0_1z = in_data[65:55] ^ { in_data[48:46], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = ~((celloutsig_0_3z[8] & celloutsig_0_0z[1]) | celloutsig_0_1z[5]);
  assign celloutsig_0_8z = ~((celloutsig_0_6z & in_data[4]) | in_data[12]);
  assign celloutsig_0_12z = ~((celloutsig_0_3z[7] & celloutsig_0_0z[2]) | celloutsig_0_9z);
  assign celloutsig_0_15z = ~((celloutsig_0_8z & celloutsig_0_9z) | celloutsig_0_8z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_7z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_16z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_16z = { celloutsig_0_1z[9:4], celloutsig_0_15z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = celloutsig_0_1z[8:2];
  assign celloutsig_0_63z = ~((celloutsig_0_11z & celloutsig_0_21z) | (celloutsig_0_32z[8] & celloutsig_0_17z[7]));
  assign celloutsig_1_11z = ~((in_data[188] & in_data[126]) | (celloutsig_1_6z & celloutsig_1_3z));
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_6z) | (celloutsig_0_8z & celloutsig_0_4z));
  assign celloutsig_0_32z[1] = ~ celloutsig_0_25z[1];
  assign celloutsig_0_32z[2] = ~ celloutsig_0_25z[2];
  assign celloutsig_0_32z[3] = ~ celloutsig_0_25z[3];
  assign celloutsig_0_32z[4] = ~ celloutsig_0_25z[4];
  assign celloutsig_0_32z[5] = ~ celloutsig_0_25z[5];
  assign { celloutsig_0_7z[0], celloutsig_0_7z[9:6] } = { celloutsig_0_4z, celloutsig_0_1z[3:0] } ^ { celloutsig_0_5z, celloutsig_0_3z[8:5] };
  assign { celloutsig_0_32z[12], celloutsig_0_32z[13], celloutsig_0_32z[10:6], celloutsig_0_32z[0], celloutsig_0_32z[11] } = { celloutsig_0_30z, celloutsig_0_27z[6], celloutsig_0_25z[10:6], celloutsig_0_25z[0], celloutsig_0_11z } ~^ { celloutsig_0_14z[4], celloutsig_0_14z[5], celloutsig_0_13z, celloutsig_0_7z[9:6], celloutsig_0_7z[0], celloutsig_0_21z };
  assign celloutsig_0_7z[5:1] = 5'h00;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
