#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Aug  6 10:24:34 2019
# Process ID: 7948
# Current directory: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_8_0_synth_1
# Command line: vivado.exe -log top_level_rfsoc_data_pipeline_8_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_rfsoc_data_pipeline_8_0.tcl
# Log file: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_8_0_synth_1/top_level_rfsoc_data_pipeline_8_0.vds
# Journal file: C:/james/fpga_projects/rfsoc_controller/rfsoc_controller.runs/top_level_rfsoc_data_pipeline_8_0_synth_1\vivado.jou
#-----------------------------------------------------------
source top_level_rfsoc_data_pipeline_8_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/adc_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/trigger_controller_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/james/fpga_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP top_level_rfsoc_data_pipeline_8_0, cache-ID = 791908efc5ca6023.
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 10:24:42 2019...
