Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,153
design__inferred_latch__count,0
design__instance__count,24970
design__instance__area,582090
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,179
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,26
design__max_cap_violation__count__corner:nom_tt_025C_3v30,60
power__internal__total,0.03339298442006111
power__switching__total,0.0126137500628829
power__leakage__total,0.000002532780627007014
power__total,0.04600926861166954
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.8206184852804962
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.8206184852804962
timing__hold__ws__corner:nom_tt_025C_3v30,0.5724185731879577
timing__setup__ws__corner:nom_tt_025C_3v30,2.383048492655708
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.572419
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,3.884409
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,8575
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,26
design__max_cap_violation__count__corner:nom_ss_125C_3v00,63
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.344206561884555
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.344206561884555
timing__hold__ws__corner:nom_ss_125C_3v00,1.4427792702259603
timing__setup__ws__corner:nom_ss_125C_3v00,-31.88365928186998
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-13130.235318660107
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-31.88365928186998
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.442779
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,708
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-31.883659
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,693
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,5
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,26
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,60
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.594315280477316
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.594315280477316
timing__hold__ws__corner:nom_ff_n40C_3v60,0.20585933540493553
timing__setup__ws__corner:nom_ff_n40C_3v60,4.992813415136048
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.205859
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,11.310863
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,10542
design__max_fanout_violation__count,26
design__max_cap_violation__count,98
clock__skew__worst_hold,-0.5836806758682693
clock__skew__worst_setup,0.5836806758682693
timing__hold__ws,0.20550206562550688
timing__setup__ws,-34.41110604972756
timing__hold__tns,0.0
timing__setup__tns,-14623.234578474396
timing__hold__wns,0
timing__setup__wns,-34.41110604972756
timing__hold_vio__count,0
timing__hold_r2r__ws,0.205502
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2238
timing__setup_r2r__ws,-34.411106
timing__setup_r2r_vio__count,2192
design__die__bbox,0.0 0.0 1075.76 736.96
design__core__bbox,3.36 3.92 1072.96 733.04
design__io,45
design__die__area,792792
design__core__area,779867
design__instance__count__stdcell,24970
design__instance__area__stdcell,582090
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.746397
design__instance__utilization__stdcell,0.746397
design__instance__count__class:tie_cell,8
design__instance__count__class:buffer,149
design__instance__count__class:inverter,972
design__instance__count__class:sequential_cell,2832
design__instance__count__class:multi_input_combinational_cell,13233
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,372
design__instance__count__class:tap_cell,5080
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,937642
design__violations,0
design__instance__count__class:timing_repair_buffer,1376
design__instance__count__class:clock_buffer,661
design__instance__count__class:clock_inverter,279
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,8
design__instance__count__class:antenna_cell,8
route__net,19107
route__net__special,2
route__drc_errors__iter:1,6435
route__wirelength__iter:1,1128659
route__drc_errors__iter:2,2169
route__wirelength__iter:2,1120529
route__drc_errors__iter:3,1998
route__wirelength__iter:3,1117342
route__drc_errors__iter:4,115
route__wirelength__iter:4,1116141
route__drc_errors__iter:5,0
route__wirelength__iter:5,1115942
route__drc_errors,0
route__wirelength,1115942
route__vias,138818
route__vias__singlecut,138818
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1772.75
design__instance__count__class:fill_cell,21119
timing__unannotated_net__count__corner:nom_tt_025C_3v30,427
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,427
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,427
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,109
design__max_fanout_violation__count__corner:min_tt_025C_3v30,26
design__max_cap_violation__count__corner:min_tt_025C_3v30,46
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.8037839510373869
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.8037839510373869
timing__hold__ws__corner:min_tt_025C_3v30,0.5717066981644349
timing__setup__ws__corner:min_tt_025C_3v30,2.6317633262016304
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.571707
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,4.978013
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,427
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,6921
design__max_fanout_violation__count__corner:min_ss_125C_3v00,26
design__max_cap_violation__count__corner:min_ss_125C_3v00,46
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.3137136195170107
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.3137136195170107
timing__hold__ws__corner:min_ss_125C_3v00,1.4414136958670503
timing__setup__ws__corner:min_ss_125C_3v00,-29.77203279288045
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-12021.04283384879
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-29.77203279288045
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.441414
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,657
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-29.772034
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,644
timing__unannotated_net__count__corner:min_ss_125C_3v00,427
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,26
design__max_cap_violation__count__corner:min_ff_n40C_3v60,46
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.5836806758682693
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.5836806758682693
timing__hold__ws__corner:min_ff_n40C_3v60,0.20550206562550688
timing__setup__ws__corner:min_ff_n40C_3v60,5.145361615747581
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.205502
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,11.451654
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,427
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,402
design__max_fanout_violation__count__corner:max_tt_025C_3v30,26
design__max_cap_violation__count__corner:max_tt_025C_3v30,97
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.83993436805382
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.83993436805382
timing__hold__ws__corner:max_tt_025C_3v30,0.5732974257591067
timing__setup__ws__corner:max_tt_025C_3v30,2.0842439475357435
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.573297
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,2.568047
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,427
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,10542
design__max_fanout_violation__count__corner:max_ss_125C_3v00,26
design__max_cap_violation__count__corner:max_ss_125C_3v00,98
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.3797008370748776
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.3797008370748776
timing__hold__ws__corner:max_ss_125C_3v00,1.444465032914228
timing__setup__ws__corner:max_ss_125C_3v00,-34.41110604972756
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-14623.234578474396
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-34.41110604972756
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.444465
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,873
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-34.411106
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,855
timing__unannotated_net__count__corner:max_ss_125C_3v00,427
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,26
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,26
design__max_cap_violation__count__corner:max_ff_n40C_3v60,97
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.6067950758054752
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.6067950758054752
timing__hold__ws__corner:max_ff_n40C_3v60,0.20630231440428928
timing__setup__ws__corner:max_ff_n40C_3v60,4.810314061008311
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.206302
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,11.141585
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,427
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,427
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29921
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000789818
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.00028459
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000889663
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.00028459
design_powergrid__voltage__worst,0.00028459
design_powergrid__voltage__worst__net:VPWR,3.29921
design_powergrid__drop__worst,0.000789818
design_powergrid__drop__worst__net:VPWR,0.000789818
design_powergrid__voltage__worst__net:VGND,0.00028459
design_powergrid__drop__worst__net:VGND,0.00028459
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000091799999999999995210601955175633293038117699325084686279296875
ir__drop__worst,0.000790000000000000012108369862318113518995232880115509033203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
