vendor_name = ModelSim
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/3_mux4_to_1/mux2_to_1.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/3_mux4_to_1/mux4_to_1.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/3_mux4_to_1/Waveform.vwf
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/3_mux4_to_1/db/mux4_to_1.cbx.xml
design_name = mux4_to_1
instance = comp, \in[0]~I , in[0], mux4_to_1, 1
instance = comp, \in[2]~I , in[2], mux4_to_1, 1
instance = comp, \s[1]~I , s[1], mux4_to_1, 1
instance = comp, \in[3]~I , in[3], mux4_to_1, 1
instance = comp, \s[0]~I , s[0], mux4_to_1, 1
instance = comp, \in[1]~I , in[1], mux4_to_1, 1
instance = comp, \mux2|out~0 , mux2|out~0, mux4_to_1, 1
instance = comp, \mux2|out~1 , mux2|out~1, mux4_to_1, 1
instance = comp, \out~I , out, mux4_to_1, 1
