Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Fri Sep  6 18:19:34 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab02_impl_1.twr lab02_impl_1.udb -gui -msgset C:/Users/zoeworrall/Desktop/projects_LRS/lab02/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 28.2609%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
lab_runner/state/Q                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 7 End Points          |           Type           
-------------------------------------------------------------------
lab_runner/counter_7_39__i10/SR         |           No arrival time
{lab_runner/counter_7_39__i8/SR   lab_runner/counter_7_39__i9/SR}                           
                                        |           No arrival time
{lab_runner/counter_7_39__i6/SR   lab_runner/counter_7_39__i7/SR}                           
                                        |           No arrival time
{lab_runner/counter_7_39__i4/SR   lab_runner/counter_7_39__i5/SR}                           
                                        |           No arrival time
{lab_runner/counter_7_39__i2/SR   lab_runner/counter_7_39__i3/SR}                           
                                        |           No arrival time
lab_runner/counter_7_39__i1/SR          |           No arrival time
lab_runner/state/SR                     |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         7
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s2[0]                                   |                     input
s2[1]                                   |                     input
s2[2]                                   |                     input
s2[3]                                   |                     input
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
reset                                   |                     input
anode2                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        23
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
lab_runner/counter_7_39__i10/D           |   12.974 ns 
lab_runner/counter_7_39__i9/D            |   13.251 ns 
lab_runner/counter_7_39__i8/D            |   13.528 ns 
lab_runner/counter_7_39__i7/D            |   14.360 ns 
lab_runner/counter_7_39__i6/D            |   14.637 ns 
lab_runner/counter_7_39__i5/D            |   14.914 ns 
lab_runner/counter_7_39__i4/D            |   15.191 ns 
lab_runner/counter_7_39__i3/D            |   15.468 ns 
lab_runner/counter_7_39__i2/D            |   15.745 ns 
lab_runner/state/D                       |   16.418 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i10/D  (SLICE_R8C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 12.974 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY               5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
lab_runner/n10                                               NET DELAY               2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
lab_runner/n191                                              NET DELAY               0.000                  9.252  2       
lab_runner/counter_7_39_add_4_3/CI0->lab_runner/counter_7_39_add_4_3/CO0
                                          SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
lab_runner/n458                                              NET DELAY               0.000                  9.529  2       
lab_runner/counter_7_39_add_4_3/CI1->lab_runner/counter_7_39_add_4_3/CO1
                                          SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
lab_runner/n193                                              NET DELAY               0.000                  9.806  2       
lab_runner/counter_7_39_add_4_5/CI0->lab_runner/counter_7_39_add_4_5/CO0
                                          SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
lab_runner/n461                                              NET DELAY               0.000                 10.083  2       
lab_runner/counter_7_39_add_4_5/CI1->lab_runner/counter_7_39_add_4_5/CO1
                                          SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
lab_runner/n195                                              NET DELAY               0.000                 10.360  2       
lab_runner/counter_7_39_add_4_7/CI0->lab_runner/counter_7_39_add_4_7/CO0
                                          SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
lab_runner/n464                                              NET DELAY               0.000                 10.637  2       
lab_runner/counter_7_39_add_4_7/CI1->lab_runner/counter_7_39_add_4_7/CO1
                                          SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
lab_runner/n197                                              NET DELAY               0.555                 11.469  2       
lab_runner/counter_7_39_add_4_9/CI0->lab_runner/counter_7_39_add_4_9/CO0
                                          SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
lab_runner/n467                                              NET DELAY               0.000                 11.746  2       
lab_runner/counter_7_39_add_4_9/CI1->lab_runner/counter_7_39_add_4_9/CO1
                                          SLICE_R8C4A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
lab_runner/n199                                              NET DELAY               0.661                 12.684  2       
lab_runner/counter_7_39_add_4_11/D0->lab_runner/counter_7_39_add_4_11/S0
                                          SLICE_R8C4B        D0_TO_F0_DELAY          0.476                 13.160  1       
lab_runner/n45[9]                                            NET DELAY               0.000                 13.160  1       
lab_runner/counter_7_39__i10/D                               ENDPOINT                0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY               5.499                 26.332  8       
lab_runner/counter_7_39__i10/CK                              CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       12.974  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i9/D  (SLICE_R8C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.251 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY               5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
lab_runner/n10                                               NET DELAY               2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
lab_runner/n191                                              NET DELAY               0.000                  9.252  2       
lab_runner/counter_7_39_add_4_3/CI0->lab_runner/counter_7_39_add_4_3/CO0
                                          SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
lab_runner/n458                                              NET DELAY               0.000                  9.529  2       
lab_runner/counter_7_39_add_4_3/CI1->lab_runner/counter_7_39_add_4_3/CO1
                                          SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
lab_runner/n193                                              NET DELAY               0.000                  9.806  2       
lab_runner/counter_7_39_add_4_5/CI0->lab_runner/counter_7_39_add_4_5/CO0
                                          SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
lab_runner/n461                                              NET DELAY               0.000                 10.083  2       
lab_runner/counter_7_39_add_4_5/CI1->lab_runner/counter_7_39_add_4_5/CO1
                                          SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
lab_runner/n195                                              NET DELAY               0.000                 10.360  2       
lab_runner/counter_7_39_add_4_7/CI0->lab_runner/counter_7_39_add_4_7/CO0
                                          SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
lab_runner/n464                                              NET DELAY               0.000                 10.637  2       
lab_runner/counter_7_39_add_4_7/CI1->lab_runner/counter_7_39_add_4_7/CO1
                                          SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
lab_runner/n197                                              NET DELAY               0.555                 11.469  2       
lab_runner/counter_7_39_add_4_9/CI0->lab_runner/counter_7_39_add_4_9/CO0
                                          SLICE_R8C4A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
lab_runner/n467                                              NET DELAY               0.661                 12.407  2       
lab_runner/counter_7_39_add_4_9/D1->lab_runner/counter_7_39_add_4_9/S1
                                          SLICE_R8C4A        D1_TO_F1_DELAY          0.476                 12.883  1       
lab_runner/n45[8]                                            NET DELAY               0.000                 12.883  1       
lab_runner/counter_7_39__i9/D                                ENDPOINT                0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY               5.499                 26.332  8       
{lab_runner/counter_7_39__i8/CK   lab_runner/counter_7_39__i9/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.251  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i8/D  (SLICE_R8C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.528 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY               5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
lab_runner/n10                                               NET DELAY               2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
lab_runner/n191                                              NET DELAY               0.000                  9.252  2       
lab_runner/counter_7_39_add_4_3/CI0->lab_runner/counter_7_39_add_4_3/CO0
                                          SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
lab_runner/n458                                              NET DELAY               0.000                  9.529  2       
lab_runner/counter_7_39_add_4_3/CI1->lab_runner/counter_7_39_add_4_3/CO1
                                          SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
lab_runner/n193                                              NET DELAY               0.000                  9.806  2       
lab_runner/counter_7_39_add_4_5/CI0->lab_runner/counter_7_39_add_4_5/CO0
                                          SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
lab_runner/n461                                              NET DELAY               0.000                 10.083  2       
lab_runner/counter_7_39_add_4_5/CI1->lab_runner/counter_7_39_add_4_5/CO1
                                          SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
lab_runner/n195                                              NET DELAY               0.000                 10.360  2       
lab_runner/counter_7_39_add_4_7/CI0->lab_runner/counter_7_39_add_4_7/CO0
                                          SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
lab_runner/n464                                              NET DELAY               0.000                 10.637  2       
lab_runner/counter_7_39_add_4_7/CI1->lab_runner/counter_7_39_add_4_7/CO1
                                          SLICE_R8C3D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
lab_runner/n197                                              NET DELAY               1.216                 12.130  2       
lab_runner/counter_7_39_add_4_9/D0->lab_runner/counter_7_39_add_4_9/S0
                                          SLICE_R8C4A        D0_TO_F0_DELAY          0.476                 12.606  1       
lab_runner/n45[7]                                            NET DELAY               0.000                 12.606  1       
lab_runner/counter_7_39__i8/D                                ENDPOINT                0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY               5.499                 26.332  8       
{lab_runner/counter_7_39__i8/CK   lab_runner/counter_7_39__i9/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       13.528  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i7/D  (SLICE_R8C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.360 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY               5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
lab_runner/n10                                               NET DELAY               2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
lab_runner/n191                                              NET DELAY               0.000                  9.252  2       
lab_runner/counter_7_39_add_4_3/CI0->lab_runner/counter_7_39_add_4_3/CO0
                                          SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
lab_runner/n458                                              NET DELAY               0.000                  9.529  2       
lab_runner/counter_7_39_add_4_3/CI1->lab_runner/counter_7_39_add_4_3/CO1
                                          SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
lab_runner/n193                                              NET DELAY               0.000                  9.806  2       
lab_runner/counter_7_39_add_4_5/CI0->lab_runner/counter_7_39_add_4_5/CO0
                                          SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
lab_runner/n461                                              NET DELAY               0.000                 10.083  2       
lab_runner/counter_7_39_add_4_5/CI1->lab_runner/counter_7_39_add_4_5/CO1
                                          SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
lab_runner/n195                                              NET DELAY               0.000                 10.360  2       
lab_runner/counter_7_39_add_4_7/CI0->lab_runner/counter_7_39_add_4_7/CO0
                                          SLICE_R8C3D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
lab_runner/n464                                              NET DELAY               0.661                 11.298  2       
lab_runner/counter_7_39_add_4_7/D1->lab_runner/counter_7_39_add_4_7/S1
                                          SLICE_R8C3D        D1_TO_F1_DELAY          0.476                 11.774  1       
lab_runner/n45[6]                                            NET DELAY               0.000                 11.774  1       
lab_runner/counter_7_39__i7/D                                ENDPOINT                0.000                 11.774  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY               5.499                 26.332  8       
{lab_runner/counter_7_39__i6/CK   lab_runner/counter_7_39__i7/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.773)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.360  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i6/D  (SLICE_R8C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.637 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY               5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
lab_runner/n10                                               NET DELAY               2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
lab_runner/n191                                              NET DELAY               0.000                  9.252  2       
lab_runner/counter_7_39_add_4_3/CI0->lab_runner/counter_7_39_add_4_3/CO0
                                          SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
lab_runner/n458                                              NET DELAY               0.000                  9.529  2       
lab_runner/counter_7_39_add_4_3/CI1->lab_runner/counter_7_39_add_4_3/CO1
                                          SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
lab_runner/n193                                              NET DELAY               0.000                  9.806  2       
lab_runner/counter_7_39_add_4_5/CI0->lab_runner/counter_7_39_add_4_5/CO0
                                          SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
lab_runner/n461                                              NET DELAY               0.000                 10.083  2       
lab_runner/counter_7_39_add_4_5/CI1->lab_runner/counter_7_39_add_4_5/CO1
                                          SLICE_R8C3C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
lab_runner/n195                                              NET DELAY               0.661                 11.021  2       
lab_runner/counter_7_39_add_4_7/D0->lab_runner/counter_7_39_add_4_7/S0
                                          SLICE_R8C3D        D0_TO_F0_DELAY          0.476                 11.497  1       
lab_runner/n45[5]                                            NET DELAY               0.000                 11.497  1       
lab_runner/counter_7_39__i6/D                                ENDPOINT                0.000                 11.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY               5.499                 26.332  8       
{lab_runner/counter_7_39__i6/CK   lab_runner/counter_7_39__i7/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.496)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.637  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i5/D  (SLICE_R8C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 14.914 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY               5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
lab_runner/n10                                               NET DELAY               2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
lab_runner/n191                                              NET DELAY               0.000                  9.252  2       
lab_runner/counter_7_39_add_4_3/CI0->lab_runner/counter_7_39_add_4_3/CO0
                                          SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
lab_runner/n458                                              NET DELAY               0.000                  9.529  2       
lab_runner/counter_7_39_add_4_3/CI1->lab_runner/counter_7_39_add_4_3/CO1
                                          SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
lab_runner/n193                                              NET DELAY               0.000                  9.806  2       
lab_runner/counter_7_39_add_4_5/CI0->lab_runner/counter_7_39_add_4_5/CO0
                                          SLICE_R8C3C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
lab_runner/n461                                              NET DELAY               0.661                 10.744  2       
lab_runner/counter_7_39_add_4_5/D1->lab_runner/counter_7_39_add_4_5/S1
                                          SLICE_R8C3C        D1_TO_F1_DELAY          0.476                 11.220  1       
lab_runner/n45[4]                                            NET DELAY               0.000                 11.220  1       
lab_runner/counter_7_39__i5/D                                ENDPOINT                0.000                 11.220  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY               5.499                 26.332  8       
{lab_runner/counter_7_39__i4/CK   lab_runner/counter_7_39__i5/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(11.219)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       14.914  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i4/D  (SLICE_R8C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 5
Delay Ratio      : 49.3% (route), 50.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 15.191 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY               5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
lab_runner/n10                                               NET DELAY               2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
lab_runner/n191                                              NET DELAY               0.000                  9.252  2       
lab_runner/counter_7_39_add_4_3/CI0->lab_runner/counter_7_39_add_4_3/CO0
                                          SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
lab_runner/n458                                              NET DELAY               0.000                  9.529  2       
lab_runner/counter_7_39_add_4_3/CI1->lab_runner/counter_7_39_add_4_3/CO1
                                          SLICE_R8C3B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
lab_runner/n193                                              NET DELAY               0.661                 10.467  2       
lab_runner/counter_7_39_add_4_5/D0->lab_runner/counter_7_39_add_4_5/S0
                                          SLICE_R8C3C        D0_TO_F0_DELAY          0.476                 10.943  1       
lab_runner/n45[3]                                            NET DELAY               0.000                 10.943  1       
lab_runner/counter_7_39__i4/D                                ENDPOINT                0.000                 10.943  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY               5.499                 26.332  8       
{lab_runner/counter_7_39__i4/CK   lab_runner/counter_7_39__i5/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(10.942)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       15.191  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i3/D  (SLICE_R8C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 4
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 15.468 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY               5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
lab_runner/n10                                               NET DELAY               2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
lab_runner/n191                                              NET DELAY               0.000                  9.252  2       
lab_runner/counter_7_39_add_4_3/CI0->lab_runner/counter_7_39_add_4_3/CO0
                                          SLICE_R8C3B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
lab_runner/n458                                              NET DELAY               0.661                 10.190  2       
lab_runner/counter_7_39_add_4_3/D1->lab_runner/counter_7_39_add_4_3/S1
                                          SLICE_R8C3B        D1_TO_F1_DELAY          0.476                 10.666  1       
lab_runner/n45[2]                                            NET DELAY               0.000                 10.666  1       
lab_runner/counter_7_39__i3/D                                ENDPOINT                0.000                 10.666  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY               5.499                 26.332  8       
{lab_runner/counter_7_39__i2/CK   lab_runner/counter_7_39__i3/CK}
                                                             CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(10.665)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       15.468  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i2/D  (SLICE_R8C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 3
Delay Ratio      : 54.9% (route), 45.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 15.745 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY         0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY             5.499                  5.499  8       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN             0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY       1.388                  6.887  1       
lab_runner/n10                                               NET DELAY             2.022                  8.909  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/CO1
                                          SLICE_R8C3A        C1_TO_COUT1_DELAY     0.343                  9.252  2       
lab_runner/n191                                              NET DELAY             0.661                  9.913  2       
lab_runner/counter_7_39_add_4_3/D0->lab_runner/counter_7_39_add_4_3/S0
                                          SLICE_R8C3B        D0_TO_F0_DELAY        0.476                 10.389  1       
lab_runner/n45[1]                                            NET DELAY             0.000                 10.389  1       
lab_runner/counter_7_39__i2/D                                ENDPOINT              0.000                 10.389  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name         Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
                                                             CONSTRAINT            0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY         0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY             5.499                 26.332  8       
{lab_runner/counter_7_39__i2/CK   lab_runner/counter_7_39__i3/CK}
                                                             CLOCK PIN             0.000                 26.332  1       
                                                             Uncertainty        -(0.000)                 26.332  
                                                             Setup time         -(0.198)                 26.134  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
Required Time                                                                                            26.134  
Arrival Time                                                                                          -(10.388)  
----------------------------------------  -----------------  -----------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                     15.745  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i10/Q  (SLICE_R8C4B)
Path End         : lab_runner/state/D  (SLICE_R8C2C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 55.8% (route), 44.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 16.418 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  8       
lab_runner/int_osc                                           NET DELAY           5.499                  5.499  8       
lab_runner/counter_7_39__i10/CK                              CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
lab_runner/counter_7_39__i10/CK->lab_runner/counter_7_39__i10/Q
                                          SLICE_R8C4B        CLK_TO_Q0_DELAY     1.388                  6.887  2       
lab_runner/counter[9]                                        NET DELAY           2.353                  9.240  2       
lab_runner/counter_9__I_0_1_lut/A->lab_runner/counter_9__I_0_1_lut/Z
                                          SLICE_R8C2C        D1_TO_F1_DELAY      0.476                  9.716  1       
lab_runner/counter_9__N_26                                   NET DELAY           0.000                  9.716  1       
lab_runner/state/D                                           ENDPOINT            0.000                  9.716  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  8       
lab_runner/int_osc                                           NET DELAY           5.499                 26.332  8       
lab_runner/state/CK                                          CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                         -(9.715)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   16.418  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
lab_runner/counter_7_39__i1/D            |    1.913 ns 
lab_runner/counter_7_39__i2/D            |    1.913 ns 
lab_runner/counter_7_39__i3/D            |    1.913 ns 
lab_runner/counter_7_39__i4/D            |    1.913 ns 
lab_runner/counter_7_39__i5/D            |    1.913 ns 
lab_runner/counter_7_39__i6/D            |    1.913 ns 
lab_runner/counter_7_39__i7/D            |    1.913 ns 
lab_runner/counter_7_39__i8/D            |    1.913 ns 
lab_runner/counter_7_39__i9/D            |    1.913 ns 
lab_runner/counter_7_39__i10/D           |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : lab_runner/counter_7_39__i1/Q  (SLICE_R8C3A)
Path End         : lab_runner/counter_7_39__i1/D  (SLICE_R8C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i1/CK->lab_runner/counter_7_39__i1/Q
                                          SLICE_R8C3A        CLK_TO_Q1_DELAY  0.779                  3.863  1       
lab_runner/n10                                               NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_1/C1->lab_runner/counter_7_39_add_4_1/S1
                                          SLICE_R8C3A        C1_TO_F1_DELAY   0.252                  4.997  1       
lab_runner/n45[0]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i1/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
lab_runner/counter_7_39__i1/CK                               CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i2/Q  (SLICE_R8C3B)
Path End         : lab_runner/counter_7_39__i2/D  (SLICE_R8C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i2/CK   lab_runner/counter_7_39__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i2/CK->lab_runner/counter_7_39__i2/Q
                                          SLICE_R8C3B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
lab_runner/n9                                                NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_3/C0->lab_runner/counter_7_39_add_4_3/S0
                                          SLICE_R8C3B        C0_TO_F0_DELAY   0.252                  4.997  1       
lab_runner/n45[1]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i2/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i2/CK   lab_runner/counter_7_39__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i3/Q  (SLICE_R8C3B)
Path End         : lab_runner/counter_7_39__i3/D  (SLICE_R8C3B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i2/CK   lab_runner/counter_7_39__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i3/CK->lab_runner/counter_7_39__i3/Q
                                          SLICE_R8C3B        CLK_TO_Q1_DELAY  0.779                  3.863  1       
lab_runner/n8                                                NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_3/C1->lab_runner/counter_7_39_add_4_3/S1
                                          SLICE_R8C3B        C1_TO_F1_DELAY   0.252                  4.997  1       
lab_runner/n45[2]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i3/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i2/CK   lab_runner/counter_7_39__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i4/Q  (SLICE_R8C3C)
Path End         : lab_runner/counter_7_39__i4/D  (SLICE_R8C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i4/CK   lab_runner/counter_7_39__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i4/CK->lab_runner/counter_7_39__i4/Q
                                          SLICE_R8C3C        CLK_TO_Q0_DELAY  0.779                  3.863  1       
lab_runner/n7                                                NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_5/C0->lab_runner/counter_7_39_add_4_5/S0
                                          SLICE_R8C3C        C0_TO_F0_DELAY   0.252                  4.997  1       
lab_runner/n45[3]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i4/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i4/CK   lab_runner/counter_7_39__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i5/Q  (SLICE_R8C3C)
Path End         : lab_runner/counter_7_39__i5/D  (SLICE_R8C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i4/CK   lab_runner/counter_7_39__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i5/CK->lab_runner/counter_7_39__i5/Q
                                          SLICE_R8C3C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
lab_runner/n6                                                NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_5/C1->lab_runner/counter_7_39_add_4_5/S1
                                          SLICE_R8C3C        C1_TO_F1_DELAY   0.252                  4.997  1       
lab_runner/n45[4]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i5/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i4/CK   lab_runner/counter_7_39__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i6/Q  (SLICE_R8C3D)
Path End         : lab_runner/counter_7_39__i6/D  (SLICE_R8C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i6/CK   lab_runner/counter_7_39__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i6/CK->lab_runner/counter_7_39__i6/Q
                                          SLICE_R8C3D        CLK_TO_Q0_DELAY  0.779                  3.863  1       
lab_runner/n5                                                NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_7/C0->lab_runner/counter_7_39_add_4_7/S0
                                          SLICE_R8C3D        C0_TO_F0_DELAY   0.252                  4.997  1       
lab_runner/n45[5]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i6/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i6/CK   lab_runner/counter_7_39__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i7/Q  (SLICE_R8C3D)
Path End         : lab_runner/counter_7_39__i7/D  (SLICE_R8C3D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i6/CK   lab_runner/counter_7_39__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i7/CK->lab_runner/counter_7_39__i7/Q
                                          SLICE_R8C3D        CLK_TO_Q1_DELAY  0.779                  3.863  1       
lab_runner/n4                                                NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_7/C1->lab_runner/counter_7_39_add_4_7/S1
                                          SLICE_R8C3D        C1_TO_F1_DELAY   0.252                  4.997  1       
lab_runner/n45[6]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i7/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i6/CK   lab_runner/counter_7_39__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i8/Q  (SLICE_R8C4A)
Path End         : lab_runner/counter_7_39__i8/D  (SLICE_R8C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i8/CK   lab_runner/counter_7_39__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i8/CK->lab_runner/counter_7_39__i8/Q
                                          SLICE_R8C4A        CLK_TO_Q0_DELAY  0.779                  3.863  1       
lab_runner/n3                                                NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_9/C0->lab_runner/counter_7_39_add_4_9/S0
                                          SLICE_R8C4A        C0_TO_F0_DELAY   0.252                  4.997  1       
lab_runner/n45[7]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i8/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i8/CK   lab_runner/counter_7_39__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i9/Q  (SLICE_R8C4A)
Path End         : lab_runner/counter_7_39__i9/D  (SLICE_R8C4A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i8/CK   lab_runner/counter_7_39__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i9/CK->lab_runner/counter_7_39__i9/Q
                                          SLICE_R8C4A        CLK_TO_Q1_DELAY  0.779                  3.863  1       
lab_runner/n2                                                NET DELAY        0.882                  4.745  1       
lab_runner/counter_7_39_add_4_9/C1->lab_runner/counter_7_39_add_4_9/S1
                                          SLICE_R8C4A        C1_TO_F1_DELAY   0.252                  4.997  1       
lab_runner/n45[8]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i9/D                                ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
{lab_runner/counter_7_39__i8/CK   lab_runner/counter_7_39__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : lab_runner/counter_7_39__i10/Q  (SLICE_R8C4B)
Path End         : lab_runner/counter_7_39__i10/D  (SLICE_R8C4B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
lab_runner/counter_7_39__i10/CK                              CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
lab_runner/counter_7_39__i10/CK->lab_runner/counter_7_39__i10/Q
                                          SLICE_R8C4B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
lab_runner/counter[9]                                        NET DELAY        0.882                  4.745  2       
lab_runner/counter_7_39_add_4_11/C0->lab_runner/counter_7_39_add_4_11/S0
                                          SLICE_R8C4B        C0_TO_F0_DELAY   0.252                  4.997  1       
lab_runner/n45[9]                                            NET DELAY        0.000                  4.997  1       
lab_runner/counter_7_39__i10/D                               ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  9       
lab_runner/int_osc                                           NET DELAY        3.084                  3.084  9       
lab_runner/counter_7_39__i10/CK                              CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



