Analysis & Elaboration report for Receiver
Wed Jun 05 00:03:25 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component|altsyncram_3871:auto_generated
  6. Source assignments for DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component|altsyncram_1491:auto_generated
  7. Source assignments for DDC:DDC_1|sin_256:Q_LO|altsyncram:altsyncram_component|altsyncram_1491:auto_generated
  8. Parameter Settings for User Entity Instance: Top-level Entity: |Receiver
  9. Parameter Settings for User Entity Instance: Clock_management:Clock_management_1|altpll:altpll_component
 10. Parameter Settings for User Entity Instance: SEND_IF_LFM:DA
 11. Parameter Settings for User Entity Instance: SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component
 12. Parameter Settings for User Entity Instance: DDC:DDC_1
 13. Parameter Settings for User Entity Instance: DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: DDC:DDC_1|sin_256:Q_LO|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: PC:PC_1
 16. altpll Parameter Settings by Entity Instance
 17. altsyncram Parameter Settings by Entity Instance
 18. Analysis & Elaboration Settings
 19. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+-------------------------------+--------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Jun 05 00:03:25 2019            ;
; Quartus II 64-Bit Version     ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                 ; Receiver                                         ;
; Top-level Entity Name         ; Receiver                                         ;
; Family                        ; Stratix II                                       ;
; Logic utilization             ; N/A until Partition Merge                        ;
;     Combinational ALUTs       ; N/A until Partition Merge                        ;
;     Dedicated logic registers ; N/A until Partition Merge                        ;
; Total registers               ; N/A until Partition Merge                        ;
; Total pins                    ; N/A until Partition Merge                        ;
; Total virtual pins            ; N/A until Partition Merge                        ;
; Total block memory bits       ; N/A until Partition Merge                        ;
; DSP block 9-bit elements      ; N/A until Partition Merge                        ;
; Total PLLs                    ; N/A until Partition Merge                        ;
; Total DLLs                    ; N/A until Partition Merge                        ;
+-------------------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Receiver|Clock_management:Clock_management_1 ; G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment2/FPGA/Clock_management.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Receiver|SEND_IF_LFM:DA|IF_LFM:LFM           ; G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment2/FPGA/IF_LFM.v           ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Receiver|DDC:DDC_1|sin_256:I_LO              ; G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment2/FPGA/sin_256.v          ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Receiver|DDC:DDC_1|sin_256:Q_LO              ; G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment2/FPGA/sin_256.v          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component|altsyncram_3871:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component|altsyncram_1491:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for DDC:DDC_1|sin_256:Q_LO|altsyncram:altsyncram_component|altsyncram_1491:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Receiver ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 12    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_management:Clock_management_1|altpll:altpll_component ;
+-------------------------------+------------------------------------+-------------------------------------+
; Parameter Name                ; Value                              ; Type                                ;
+-------------------------------+------------------------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL                             ; Untyped                             ;
; PLL_TYPE                      ; AUTO                               ; Untyped                             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_management ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF                                ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0                               ; Untyped                             ;
; SCAN_CHAIN                    ; LONG                               ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0                             ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 100000                             ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                  ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                                 ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                                  ; Untyped                             ;
; LOCK_HIGH                     ; 1                                  ; Untyped                             ;
; LOCK_LOW                      ; 1                                  ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                                  ; Untyped                             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                  ; Untyped                             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                ; Untyped                             ;
; SKIP_VCO                      ; OFF                                ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                                  ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO                               ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0                            ; Untyped                             ;
; BANDWIDTH                     ; 0                                  ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO                               ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                                  ; Signed Integer                      ;
; DOWN_SPREAD                   ; 0                                  ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                                  ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                                  ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                                  ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                                  ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK1_MULTIPLY_BY              ; 1                                  ; Untyped                             ;
; CLK0_MULTIPLY_BY              ; 10                                 ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                                  ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                                  ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                                  ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                                  ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK1_DIVIDE_BY                ; 1                                  ; Untyped                             ;
; CLK0_DIVIDE_BY                ; 1                                  ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                                  ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                                  ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK1_DUTY_CYCLE               ; 50                                 ; Untyped                             ;
; CLK0_DUTY_CYCLE               ; 50                                 ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05                              ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                             ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                             ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                             ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                                  ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                                  ; Untyped                             ;
; DPA_DIVIDER                   ; 0                                  ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                  ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                  ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                  ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                  ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                                  ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                                  ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                                  ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                                  ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                  ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                  ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                  ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                  ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                                  ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                                  ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                                  ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                                  ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                                 ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                                 ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                                 ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                                 ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                                  ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                                  ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                  ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                  ; Untyped                             ;
; VCO_MIN                       ; 0                                  ; Untyped                             ;
; VCO_MAX                       ; 0                                  ; Untyped                             ;
; VCO_CENTER                    ; 0                                  ; Untyped                             ;
; PFD_MIN                       ; 0                                  ; Untyped                             ;
; PFD_MAX                       ; 0                                  ; Untyped                             ;
; M_INITIAL                     ; 0                                  ; Untyped                             ;
; M                             ; 0                                  ; Untyped                             ;
; N                             ; 1                                  ; Untyped                             ;
; M2                            ; 1                                  ; Untyped                             ;
; N2                            ; 1                                  ; Untyped                             ;
; SS                            ; 1                                  ; Untyped                             ;
; C0_HIGH                       ; 0                                  ; Untyped                             ;
; C1_HIGH                       ; 0                                  ; Untyped                             ;
; C2_HIGH                       ; 0                                  ; Untyped                             ;
; C3_HIGH                       ; 0                                  ; Untyped                             ;
; C4_HIGH                       ; 0                                  ; Untyped                             ;
; C5_HIGH                       ; 0                                  ; Untyped                             ;
; C6_HIGH                       ; 0                                  ; Untyped                             ;
; C7_HIGH                       ; 0                                  ; Untyped                             ;
; C8_HIGH                       ; 0                                  ; Untyped                             ;
; C9_HIGH                       ; 0                                  ; Untyped                             ;
; C0_LOW                        ; 0                                  ; Untyped                             ;
; C1_LOW                        ; 0                                  ; Untyped                             ;
; C2_LOW                        ; 0                                  ; Untyped                             ;
; C3_LOW                        ; 0                                  ; Untyped                             ;
; C4_LOW                        ; 0                                  ; Untyped                             ;
; C5_LOW                        ; 0                                  ; Untyped                             ;
; C6_LOW                        ; 0                                  ; Untyped                             ;
; C7_LOW                        ; 0                                  ; Untyped                             ;
; C8_LOW                        ; 0                                  ; Untyped                             ;
; C9_LOW                        ; 0                                  ; Untyped                             ;
; C0_INITIAL                    ; 0                                  ; Untyped                             ;
; C1_INITIAL                    ; 0                                  ; Untyped                             ;
; C2_INITIAL                    ; 0                                  ; Untyped                             ;
; C3_INITIAL                    ; 0                                  ; Untyped                             ;
; C4_INITIAL                    ; 0                                  ; Untyped                             ;
; C5_INITIAL                    ; 0                                  ; Untyped                             ;
; C6_INITIAL                    ; 0                                  ; Untyped                             ;
; C7_INITIAL                    ; 0                                  ; Untyped                             ;
; C8_INITIAL                    ; 0                                  ; Untyped                             ;
; C9_INITIAL                    ; 0                                  ; Untyped                             ;
; C0_MODE                       ; BYPASS                             ; Untyped                             ;
; C1_MODE                       ; BYPASS                             ; Untyped                             ;
; C2_MODE                       ; BYPASS                             ; Untyped                             ;
; C3_MODE                       ; BYPASS                             ; Untyped                             ;
; C4_MODE                       ; BYPASS                             ; Untyped                             ;
; C5_MODE                       ; BYPASS                             ; Untyped                             ;
; C6_MODE                       ; BYPASS                             ; Untyped                             ;
; C7_MODE                       ; BYPASS                             ; Untyped                             ;
; C8_MODE                       ; BYPASS                             ; Untyped                             ;
; C9_MODE                       ; BYPASS                             ; Untyped                             ;
; C0_PH                         ; 0                                  ; Untyped                             ;
; C1_PH                         ; 0                                  ; Untyped                             ;
; C2_PH                         ; 0                                  ; Untyped                             ;
; C3_PH                         ; 0                                  ; Untyped                             ;
; C4_PH                         ; 0                                  ; Untyped                             ;
; C5_PH                         ; 0                                  ; Untyped                             ;
; C6_PH                         ; 0                                  ; Untyped                             ;
; C7_PH                         ; 0                                  ; Untyped                             ;
; C8_PH                         ; 0                                  ; Untyped                             ;
; C9_PH                         ; 0                                  ; Untyped                             ;
; L0_HIGH                       ; 1                                  ; Untyped                             ;
; L1_HIGH                       ; 1                                  ; Untyped                             ;
; G0_HIGH                       ; 1                                  ; Untyped                             ;
; G1_HIGH                       ; 1                                  ; Untyped                             ;
; G2_HIGH                       ; 1                                  ; Untyped                             ;
; G3_HIGH                       ; 1                                  ; Untyped                             ;
; E0_HIGH                       ; 1                                  ; Untyped                             ;
; E1_HIGH                       ; 1                                  ; Untyped                             ;
; E2_HIGH                       ; 1                                  ; Untyped                             ;
; E3_HIGH                       ; 1                                  ; Untyped                             ;
; L0_LOW                        ; 1                                  ; Untyped                             ;
; L1_LOW                        ; 1                                  ; Untyped                             ;
; G0_LOW                        ; 1                                  ; Untyped                             ;
; G1_LOW                        ; 1                                  ; Untyped                             ;
; G2_LOW                        ; 1                                  ; Untyped                             ;
; G3_LOW                        ; 1                                  ; Untyped                             ;
; E0_LOW                        ; 1                                  ; Untyped                             ;
; E1_LOW                        ; 1                                  ; Untyped                             ;
; E2_LOW                        ; 1                                  ; Untyped                             ;
; E3_LOW                        ; 1                                  ; Untyped                             ;
; L0_INITIAL                    ; 1                                  ; Untyped                             ;
; L1_INITIAL                    ; 1                                  ; Untyped                             ;
; G0_INITIAL                    ; 1                                  ; Untyped                             ;
; G1_INITIAL                    ; 1                                  ; Untyped                             ;
; G2_INITIAL                    ; 1                                  ; Untyped                             ;
; G3_INITIAL                    ; 1                                  ; Untyped                             ;
; E0_INITIAL                    ; 1                                  ; Untyped                             ;
; E1_INITIAL                    ; 1                                  ; Untyped                             ;
; E2_INITIAL                    ; 1                                  ; Untyped                             ;
; E3_INITIAL                    ; 1                                  ; Untyped                             ;
; L0_MODE                       ; BYPASS                             ; Untyped                             ;
; L1_MODE                       ; BYPASS                             ; Untyped                             ;
; G0_MODE                       ; BYPASS                             ; Untyped                             ;
; G1_MODE                       ; BYPASS                             ; Untyped                             ;
; G2_MODE                       ; BYPASS                             ; Untyped                             ;
; G3_MODE                       ; BYPASS                             ; Untyped                             ;
; E0_MODE                       ; BYPASS                             ; Untyped                             ;
; E1_MODE                       ; BYPASS                             ; Untyped                             ;
; E2_MODE                       ; BYPASS                             ; Untyped                             ;
; E3_MODE                       ; BYPASS                             ; Untyped                             ;
; L0_PH                         ; 0                                  ; Untyped                             ;
; L1_PH                         ; 0                                  ; Untyped                             ;
; G0_PH                         ; 0                                  ; Untyped                             ;
; G1_PH                         ; 0                                  ; Untyped                             ;
; G2_PH                         ; 0                                  ; Untyped                             ;
; G3_PH                         ; 0                                  ; Untyped                             ;
; E0_PH                         ; 0                                  ; Untyped                             ;
; E1_PH                         ; 0                                  ; Untyped                             ;
; E2_PH                         ; 0                                  ; Untyped                             ;
; E3_PH                         ; 0                                  ; Untyped                             ;
; M_PH                          ; 0                                  ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF                                ; Untyped                             ;
; CLK0_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK1_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK2_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK3_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK4_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK5_COUNTER                  ; G0                                 ; Untyped                             ;
; CLK6_COUNTER                  ; E0                                 ; Untyped                             ;
; CLK7_COUNTER                  ; E1                                 ; Untyped                             ;
; CLK8_COUNTER                  ; E2                                 ; Untyped                             ;
; CLK9_COUNTER                  ; E3                                 ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                                  ; Untyped                             ;
; M_TIME_DELAY                  ; 0                                  ; Untyped                             ;
; N_TIME_DELAY                  ; 0                                  ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                                 ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                                 ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                                 ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                                 ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                                 ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                                 ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                                  ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000                          ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                                  ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                               ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999                               ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999                               ; Untyped                             ;
; VCO_POST_SCALE                ; 0                                  ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                  ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Stratix II                         ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED                          ; Untyped                             ;
; PORT_CLK1                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK2                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED                          ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                        ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED                        ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_UNUSED                        ; Untyped                             ;
; PORT_LOCKED                   ; PORT_UNUSED                        ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                        ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                        ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                        ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                        ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                  ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                  ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                                  ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                                  ; Untyped                             ;
; CBXI_PARAMETER                ; NOTHING                            ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                               ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                  ; Untyped                             ;
; WIDTH_CLOCK                   ; 6                                  ; Untyped                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                  ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                ; Untyped                             ;
; DEVICE_FAMILY                 ; Stratix II                         ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                             ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                                 ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF                                ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                                 ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                ; IGNORE_CASCADE                      ;
+-------------------------------+------------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SEND_IF_LFM:DA ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 12    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 12                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; IF_LFM.mif           ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_3871      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDC:DDC_1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; width          ; 12    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; sin_256.mif          ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1491      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDC:DDC_1|sin_256:Q_LO|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 12                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; sin_256.mif          ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_1491      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:PC_1 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; width          ; 12    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                ;
+-------------------------------+-------------------------------------------------------------+
; Name                          ; Value                                                       ;
+-------------------------------+-------------------------------------------------------------+
; Number of entity instances    ; 1                                                           ;
; Entity Instance               ; Clock_management:Clock_management_1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                      ;
;     -- PLL_TYPE               ; AUTO                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                           ;
+-------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 3                                                         ;
; Entity Instance                           ; SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 12                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 12                                                        ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; DDC:DDC_1|sin_256:Q_LO|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 12                                                        ;
;     -- NUMWORDS_A                         ; 256                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2S90F1020I4      ;                    ;
; Top-level entity name                                                      ; Receiver           ; Receiver           ;
; Family name                                                                ; Stratix II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jun 05 00:03:20 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Receiver -c Receiver --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file receiver.v
    Info (12023): Found entity 1: Receiver
Info (12021): Found 1 design units, including 1 entities, in source file clock_management.v
    Info (12023): Found entity 1: Clock_management
Info (12021): Found 1 design units, including 1 entities, in source file if_lfm.v
    Info (12023): Found entity 1: IF_LFM
Warning (12019): Can't analyze file -- file dac.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file ddc.v
    Info (12023): Found entity 1: DDC
Info (12021): Found 1 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fir_130
Info (12021): Found 2 design units, including 0 entities, in source file fir_data/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fir_130
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fir_130-body
Info (12021): Found 1 design units, including 1 entities, in source file fir_data/fir64_st.v
    Info (12023): Found entity 1: fir64_st
Info (12021): Found 2 design units, including 1 entities, in source file fir_data/fir64_ast.vhd
    Info (12022): Found design unit 1: fir64_ast-struct
    Info (12023): Found entity 1: fir64_ast
Info (12021): Found 1 design units, including 1 entities, in source file fir_data/fir64.v
    Info (12023): Found entity 1: fir64
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file mti.v
    Info (12023): Found entity 1: MTI
Info (12021): Found 1 design units, including 1 entities, in source file send_if_lfm.v
    Info (12023): Found entity 1: SEND_IF_LFM
Info (12021): Found 1 design units, including 1 entities, in source file sin_256.v
    Info (12023): Found entity 1: sin_256
Warning (10222): Verilog HDL Parameter Declaration warning at Receiver.v(18): Parameter Declaration in module "Receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at SEND_IF_LFM.v(9): Parameter Declaration in module "SEND_IF_LFM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at DDC.v(73): Parameter Declaration in module "DDC" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at PC.v(111): Parameter Declaration in module "PC" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at PC.v(215): Parameter Declaration in module "PC" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at MTI.v(15): Parameter Declaration in module "MTI" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "Receiver" for the top level hierarchy
Info (12128): Elaborating entity "Clock_management" for hierarchy "Clock_management:Clock_management_1"
Info (12128): Elaborating entity "altpll" for hierarchy "Clock_management:Clock_management_1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Clock_management:Clock_management_1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Clock_management:Clock_management_1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_management"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "spread_frequency" = "0"
Info (12128): Elaborating entity "SEND_IF_LFM" for hierarchy "SEND_IF_LFM:DA"
Warning (10230): Verilog HDL assignment warning at SEND_IF_LFM.v(40): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "IF_LFM" for hierarchy "SEND_IF_LFM:DA|IF_LFM:LFM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "IF_LFM.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3871.tdf
    Info (12023): Found entity 1: altsyncram_3871
Info (12128): Elaborating entity "altsyncram_3871" for hierarchy "SEND_IF_LFM:DA|IF_LFM:LFM|altsyncram:altsyncram_component|altsyncram_3871:auto_generated"
Info (12128): Elaborating entity "DDC" for hierarchy "DDC:DDC_1"
Info (12128): Elaborating entity "sin_256" for hierarchy "DDC:DDC_1|sin_256:I_LO"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sin_256.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1491.tdf
    Info (12023): Found entity 1: altsyncram_1491
Info (12128): Elaborating entity "altsyncram_1491" for hierarchy "DDC:DDC_1|sin_256:I_LO|altsyncram:altsyncram_component|altsyncram_1491:auto_generated"
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_1"
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Wed Jun 05 00:03:25 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


