#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001af4f1d5610 .scope module, "mux2x1" "mux2x1" 2 2;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
o000001af4f22b3c8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001af4f217160_0 .net "input0", 9 0, o000001af4f22b3c8;  0 drivers
o000001af4f22b3f8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001af4f217020_0 .net "input1", 9 0, o000001af4f22b3f8;  0 drivers
v000001af4f217de0_0 .var "output_y", 9 0;
o000001af4f22b458 .functor BUFZ 1, C4<z>; HiZ drive
v000001af4f217d40_0 .net "selectLine", 0 0, o000001af4f22b458;  0 drivers
E_000001af4f20d6f0 .event anyedge, v000001af4f217d40_0, v000001af4f217020_0, v000001af4f217160_0;
S_000001af4f204090 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v000001af4f28e9c0_0 .net "ALU_Result", 31 0, v000001af4f217980_0;  1 drivers
v000001af4f28e6a0_0 .net "EX_branchTarget", 31 0, v000001af4f28a360_0;  1 drivers
v000001af4f28e380_0 .net "EX_op2", 31 0, v000001af4f277f30_0;  1 drivers
v000001af4f28e2e0_0 .net "IR", 31 0, v000001af4f28a7c0_0;  1 drivers
v000001af4f28e560_0 .net "Input_EX_controlBus", 21 0, v000001af4f28afe0_0;  1 drivers
v000001af4f28e880_0 .net "Input_OF_IR", 31 0, v000001af4f28ac20_0;  1 drivers
v000001af4f28e7e0_0 .net "Input_OF_controlBus", 21 0, v000001af4f27b090_0;  1 drivers
v000001af4f28d840_0 .net "MA_Ld_Result", 31 0, v000001af4f2790b0_0;  1 drivers
v000001af4f28d520_0 .net "MA_writeEnable", 0 0, v000001af4f279150_0;  1 drivers
v000001af4f28e920_0 .net "MDR", 31 0, v000001af4f278570_0;  1 drivers
v000001af4f28f1e0_0 .net "Operand_2", 31 0, v000001af4f27b8b0_0;  1 drivers
v000001af4f28de80_0 .net "Operand_A", 31 0, v000001af4f27c2b0_0;  1 drivers
v000001af4f28df20_0 .net "Operand_B", 31 0, v000001af4f27a910_0;  1 drivers
v000001af4f28e600_0 .net "Operand_EX_2", 31 0, v000001af4f28a9a0_0;  1 drivers
v000001af4f28f000_0 .net "Operand_EX_A", 31 0, v000001af4f28a400_0;  1 drivers
v000001af4f28e740_0 .net "Operand_EX_B", 31 0, v000001af4f28ab80_0;  1 drivers
v000001af4f28ea60_0 .net "Output_OF_controlBus", 21 0, v000001af4f27af50_0;  1 drivers
v000001af4f28eb00_0 .net "PC", 31 0, v000001af4f28b6f0_0;  1 drivers
v000001af4f28d7a0_0 .net "branchPC", 31 0, v000001af4f279010_0;  1 drivers
v000001af4f28eba0_0 .net "branchTarget", 31 0, v000001af4f27b630_0;  1 drivers
v000001af4f28ec40_0 .var "clk", 0 0;
v000001af4f28dd40_0 .net "input_EX_IR", 31 0, v000001af4f28ae00_0;  1 drivers
v000001af4f28ece0_0 .net "input_EX_PC", 31 0, v000001af4f28b300_0;  1 drivers
v000001af4f28d980_0 .net "input_MA_ALU_Result", 31 0, v000001af4f27d6e0_0;  1 drivers
v000001af4f28f0a0_0 .net "input_MA_IR", 31 0, v000001af4f27e180_0;  1 drivers
v000001af4f28f140_0 .net "input_MA_PC", 31 0, v000001af4f27e2c0_0;  1 drivers
v000001af4f28f280_0 .net "input_MA_controlBus", 21 0, v000001af4f27dfa0_0;  1 drivers
v000001af4f28dde0_0 .net "input_MA_op2", 31 0, v000001af4f27d140_0;  1 drivers
v000001af4f28f320_0 .net "input_OF_PC", 31 0, v000001af4f28a4a0_0;  1 drivers
v000001af4f28d660_0 .net "input_RW_ALU_Result", 31 0, v000001af4f28b1c0_0;  1 drivers
v000001af4f290cf0_0 .net "input_RW_IR", 31 0, v000001af4f28a040_0;  1 drivers
v000001af4f290d90_0 .net "input_RW_Ld_Result", 31 0, v000001af4f28af40_0;  1 drivers
v000001af4f290bb0_0 .net "input_RW_PC", 31 0, v000001af4f28aae0_0;  1 drivers
v000001af4f290e30_0 .net "input_RW_controlBus", 21 0, v000001af4f28b260_0;  1 drivers
v000001af4f28f990_0 .net "isReturn_result", 3 0, v000001af4f27b770_0;  1 drivers
v000001af4f290390_0 .net "isStore_result", 3 0, v000001af4f27b310_0;  1 drivers
v000001af4f28ffd0_0 .net "is_Branch_Taken", 0 0, v000001af4f277b70_0;  1 drivers
v000001af4f28fa30_0 .net "outputPC", 31 0, v000001af4f28a180_0;  1 drivers
v000001af4f28f5d0_0 .net "output_EX_IR", 31 0, v000001af4f278110_0;  1 drivers
v000001af4f28fd50_0 .net "output_EX_PC", 31 0, v000001af4f278390_0;  1 drivers
v000001af4f290570_0 .net "output_EX_controlBus", 21 0, v000001af4f2784d0_0;  1 drivers
v000001af4f28f670_0 .net "output_MA_ALU_Result", 31 0, v000001af4f27a4b0_0;  1 drivers
v000001af4f290750_0 .net "output_MA_IR", 31 0, v000001af4f27bef0_0;  1 drivers
v000001af4f28fad0_0 .net "output_MA_PC", 31 0, v000001af4f27b450_0;  1 drivers
v000001af4f291150_0 .net "output_MA_controlBus", 21 0, v000001af4f27b1d0_0;  1 drivers
v000001af4f28f710_0 .net "output_OF_IR", 31 0, v000001af4f27a7d0_0;  1 drivers
v000001af4f290610_0 .net "output_OF_PC", 31 0, v000001af4f27a870_0;  1 drivers
v000001af4f28f7b0_0 .net "reset", 0 0, v000001af4f28ee20_0;  1 drivers
S_000001af4f156da0 .scope module, "processor" "pipeline_top_module" 3 62, 4 35 0, S_000001af4f204090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 32 "branchPC";
    .port_info 6 /OUTPUT 32 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 32 "input_OF_PC";
    .port_info 9 /OUTPUT 32 "output_OF_PC";
    .port_info 10 /OUTPUT 32 "branchTarget";
    .port_info 11 /OUTPUT 32 "op1";
    .port_info 12 /OUTPUT 32 "op2";
    .port_info 13 /OUTPUT 32 "Operand_A";
    .port_info 14 /OUTPUT 32 "Operand_B";
    .port_info 15 /OUTPUT 32 "Operand_2";
    .port_info 16 /OUTPUT 32 "output_OF_IR";
    .port_info 17 /OUTPUT 4 "isStore_result";
    .port_info 18 /OUTPUT 4 "isReturn_result";
    .port_info 19 /OUTPUT 32 "input_EX_PC";
    .port_info 20 /OUTPUT 32 "EX_branchTarget";
    .port_info 21 /OUTPUT 32 "Operand_EX_A";
    .port_info 22 /OUTPUT 32 "Operand_EX_B";
    .port_info 23 /OUTPUT 32 "Operand_EX_2";
    .port_info 24 /OUTPUT 32 "input_EX_IR";
    .port_info 25 /OUTPUT 22 "Input_OF_controlBus";
    .port_info 26 /OUTPUT 22 "Output_OF_controlBus";
    .port_info 27 /OUTPUT 22 "Input_EX_controlBus";
    .port_info 28 /OUTPUT 32 "output_EX_PC";
    .port_info 29 /OUTPUT 32 "ALU_Result";
    .port_info 30 /OUTPUT 32 "EX_op2";
    .port_info 31 /OUTPUT 32 "output_EX_IR";
    .port_info 32 /OUTPUT 22 "output_EX_controlBus";
    .port_info 33 /OUTPUT 32 "EX_branchPC";
    .port_info 34 /OUTPUT 1 "EX_is_Branch_Taken";
    .port_info 35 /OUTPUT 32 "input_MA_PC";
    .port_info 36 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 37 /OUTPUT 32 "input_MA_op2";
    .port_info 38 /OUTPUT 32 "input_MA_IR";
    .port_info 39 /OUTPUT 22 "input_MA_controlBus";
    .port_info 40 /OUTPUT 32 "output_MA_PC";
    .port_info 41 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 42 /OUTPUT 32 "output_MA_IR";
    .port_info 43 /OUTPUT 22 "output_MA_controlBus";
    .port_info 44 /OUTPUT 32 "MA_Ld_Result";
    .port_info 45 /OUTPUT 32 "MDR";
    .port_info 46 /OUTPUT 32 "readData";
    .port_info 47 /OUTPUT 32 "address";
    .port_info 48 /OUTPUT 1 "writeEnable";
    .port_info 49 /OUTPUT 32 "writeData";
    .port_info 50 /OUTPUT 1 "MA_writeEnable";
    .port_info 51 /OUTPUT 32 "input_RW_PC";
    .port_info 52 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 53 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 54 /OUTPUT 32 "input_RW_IR";
    .port_info 55 /OUTPUT 22 "input_RW_controlBus";
v000001af4f28b830_0 .net "ALU_Result", 31 0, v000001af4f217980_0;  alias, 1 drivers
o000001af4f22eb78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001af4f28d090_0 .net "EX_branchPC", 31 0, o000001af4f22eb78;  0 drivers
v000001af4f28d270_0 .net "EX_branchTarget", 31 0, v000001af4f28a360_0;  alias, 1 drivers
o000001af4f22eba8 .functor BUFZ 1, C4<z>; HiZ drive
v000001af4f28c050_0 .net "EX_is_Branch_Taken", 0 0, o000001af4f22eba8;  0 drivers
v000001af4f28c370_0 .net "EX_op2", 31 0, v000001af4f277f30_0;  alias, 1 drivers
v000001af4f28bc90_0 .net "IR", 31 0, v000001af4f28a7c0_0;  alias, 1 drivers
v000001af4f28ccd0_0 .net "Input_EX_controlBus", 21 0, v000001af4f28afe0_0;  alias, 1 drivers
v000001af4f28c730_0 .net "Input_OF_IR", 31 0, v000001af4f28ac20_0;  alias, 1 drivers
v000001af4f28b510_0 .net "Input_OF_controlBus", 21 0, v000001af4f27b090_0;  alias, 1 drivers
v000001af4f28d1d0_0 .net "MA_Ld_Result", 31 0, v000001af4f2790b0_0;  alias, 1 drivers
v000001af4f28d3b0_0 .net "MA_writeEnable", 0 0, v000001af4f279150_0;  alias, 1 drivers
v000001af4f28c230_0 .net "MDR", 31 0, v000001af4f278570_0;  alias, 1 drivers
v000001af4f28cd70_0 .net "Operand_2", 31 0, v000001af4f27b8b0_0;  alias, 1 drivers
v000001af4f28c0f0_0 .net "Operand_A", 31 0, v000001af4f27c2b0_0;  alias, 1 drivers
v000001af4f28c190_0 .net "Operand_B", 31 0, v000001af4f27a910_0;  alias, 1 drivers
v000001af4f28c2d0_0 .net "Operand_EX_2", 31 0, v000001af4f28a9a0_0;  alias, 1 drivers
v000001af4f28bf10_0 .net "Operand_EX_A", 31 0, v000001af4f28a400_0;  alias, 1 drivers
v000001af4f28c7d0_0 .net "Operand_EX_B", 31 0, v000001af4f28ab80_0;  alias, 1 drivers
v000001af4f28c870_0 .net "Output_OF_controlBus", 21 0, v000001af4f27af50_0;  alias, 1 drivers
v000001af4f28b6f0_0 .var "PC", 31 0;
o000001af4f22ebd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001af4f28b790_0 .net "address", 31 0, o000001af4f22ebd8;  0 drivers
v000001af4f28ceb0_0 .net "branchPC", 31 0, v000001af4f279010_0;  alias, 1 drivers
v000001af4f28b650_0 .net "branchTarget", 31 0, v000001af4f27b630_0;  alias, 1 drivers
v000001af4f28bdd0_0 .net "clk", 0 0, v000001af4f28ec40_0;  1 drivers
v000001af4f28d130_0 .net "input_EX_IR", 31 0, v000001af4f28ae00_0;  alias, 1 drivers
v000001af4f28b8d0_0 .net "input_EX_PC", 31 0, v000001af4f28b300_0;  alias, 1 drivers
v000001af4f28bfb0_0 .net "input_MA_ALU_Result", 31 0, v000001af4f27d6e0_0;  alias, 1 drivers
v000001af4f28b970_0 .net "input_MA_IR", 31 0, v000001af4f27e180_0;  alias, 1 drivers
v000001af4f28d310_0 .net "input_MA_PC", 31 0, v000001af4f27e2c0_0;  alias, 1 drivers
v000001af4f28c410_0 .net "input_MA_controlBus", 21 0, v000001af4f27dfa0_0;  alias, 1 drivers
v000001af4f28c910_0 .net "input_MA_op2", 31 0, v000001af4f27d140_0;  alias, 1 drivers
v000001af4f28cff0_0 .net "input_OF_PC", 31 0, v000001af4f28a4a0_0;  alias, 1 drivers
v000001af4f28ca50_0 .net "input_RW_ALU_Result", 31 0, v000001af4f28b1c0_0;  alias, 1 drivers
v000001af4f28c9b0_0 .net "input_RW_IR", 31 0, v000001af4f28a040_0;  alias, 1 drivers
v000001af4f28cf50_0 .net "input_RW_Ld_Result", 31 0, v000001af4f28af40_0;  alias, 1 drivers
v000001af4f28bbf0_0 .net "input_RW_PC", 31 0, v000001af4f28aae0_0;  alias, 1 drivers
v000001af4f28e100_0 .net "input_RW_controlBus", 21 0, v000001af4f28b260_0;  alias, 1 drivers
v000001af4f28d8e0_0 .net "isReturn_result", 3 0, v000001af4f27b770_0;  alias, 1 drivers
v000001af4f28e1a0_0 .net "isStore_result", 3 0, v000001af4f27b310_0;  alias, 1 drivers
v000001af4f28dfc0_0 .net "is_Branch_Taken", 0 0, v000001af4f277b70_0;  alias, 1 drivers
v000001af4f28e240_0 .net "op1", 31 0, v000001af4f28c4b0_0;  1 drivers
v000001af4f28d700_0 .net "op2", 31 0, v000001af4f28b5b0_0;  1 drivers
v000001af4f28da20_0 .net "output_EX_IR", 31 0, v000001af4f278110_0;  alias, 1 drivers
v000001af4f28dca0_0 .net "output_EX_PC", 31 0, v000001af4f278390_0;  alias, 1 drivers
v000001af4f28f3c0_0 .net "output_EX_controlBus", 21 0, v000001af4f2784d0_0;  alias, 1 drivers
v000001af4f28d5c0_0 .net "output_IF_PC", 31 0, v000001af4f28a180_0;  alias, 1 drivers
v000001af4f28ed80_0 .net "output_MA_ALU_Result", 31 0, v000001af4f27a4b0_0;  alias, 1 drivers
v000001af4f28dac0_0 .net "output_MA_IR", 31 0, v000001af4f27bef0_0;  alias, 1 drivers
v000001af4f28eec0_0 .net "output_MA_PC", 31 0, v000001af4f27b450_0;  alias, 1 drivers
v000001af4f28e420_0 .net "output_MA_controlBus", 21 0, v000001af4f27b1d0_0;  alias, 1 drivers
v000001af4f28db60_0 .net "output_OF_IR", 31 0, v000001af4f27a7d0_0;  alias, 1 drivers
v000001af4f28e060_0 .net "output_OF_PC", 31 0, v000001af4f27a870_0;  alias, 1 drivers
v000001af4f28dc00_0 .net "readData", 31 0, v000001af4f27e0e0_0;  1 drivers
v000001af4f28ee20_0 .var "reset", 0 0;
o000001af4f22ec08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001af4f28ef60_0 .net "writeData", 31 0, o000001af4f22ec08;  0 drivers
o000001af4f22ec38 .functor BUFZ 1, C4<z>; HiZ drive
v000001af4f28e4c0_0 .net "writeEnable", 0 0, o000001af4f22ec38;  0 drivers
S_000001af4f16ffa0 .scope module, "ALU_cycle" "ALU_Stage" 4 186, 5 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_EX_PC";
    .port_info 1 /INPUT 32 "EX_branchTarget";
    .port_info 2 /INPUT 32 "Operand_EX_A";
    .port_info 3 /INPUT 32 "Operand_EX_B";
    .port_info 4 /INPUT 32 "Operand_EX_2";
    .port_info 5 /INPUT 32 "input_EX_IR";
    .port_info 6 /INPUT 22 "Input_EX_controlBus";
    .port_info 7 /OUTPUT 32 "output_EX_PC";
    .port_info 8 /OUTPUT 32 "ALU_Result";
    .port_info 9 /OUTPUT 32 "EX_op2";
    .port_info 10 /OUTPUT 32 "output_EX_IR";
    .port_info 11 /OUTPUT 22 "output_EX_controlBus";
    .port_info 12 /OUTPUT 32 "EX_branchPC";
    .port_info 13 /OUTPUT 1 "EX_is_Branch_Taken";
v000001af4f278890_0 .net "ALU_Result", 31 0, v000001af4f217980_0;  alias, 1 drivers
v000001af4f277e90_0 .net "EX_branchPC", 31 0, v000001af4f279010_0;  alias, 1 drivers
v000001af4f278c50_0 .net "EX_branchTarget", 31 0, v000001af4f28a360_0;  alias, 1 drivers
v000001af4f278750_0 .net "EX_is_Branch_Taken", 0 0, v000001af4f277b70_0;  alias, 1 drivers
v000001af4f277f30_0 .var "EX_op2", 31 0;
v000001af4f2782f0_0 .net "Input_EX_controlBus", 21 0, v000001af4f28afe0_0;  alias, 1 drivers
v000001af4f277fd0_0 .net "Operand_EX_2", 31 0, v000001af4f28a9a0_0;  alias, 1 drivers
v000001af4f278a70_0 .net "Operand_EX_A", 31 0, v000001af4f28a400_0;  alias, 1 drivers
v000001af4f2787f0_0 .net "Operand_EX_B", 31 0, v000001af4f28ab80_0;  alias, 1 drivers
v000001af4f2777b0_0 .net "flags", 1 0, v000001af4f217520_0;  1 drivers
v000001af4f278b10_0 .net "input_EX_IR", 31 0, v000001af4f28ae00_0;  alias, 1 drivers
v000001af4f278070_0 .net "input_EX_PC", 31 0, v000001af4f28b300_0;  alias, 1 drivers
v000001af4f278110_0 .var "output_EX_IR", 31 0;
v000001af4f278390_0 .var "output_EX_PC", 31 0;
v000001af4f2784d0_0 .var "output_EX_controlBus", 21 0;
E_000001af4f20ccb0 .event anyedge, v000001af4f278070_0, v000001af4f278b10_0, v000001af4f278430_0, v000001af4f277fd0_0;
L_000001af4f28fb70 .part v000001af4f28afe0_0, 9, 13;
S_000001af4f170130 .scope module, "ALU_module" "ALU_Module" 5 31, 6 1 0, S_000001af4f16ffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Operand_EX_A";
    .port_info 1 /INPUT 32 "Operand_EX_B";
    .port_info 2 /INPUT 13 "ALU_Signals";
    .port_info 3 /OUTPUT 2 "flags";
    .port_info 4 /OUTPUT 32 "EX_ALU_Result";
v000001af4f217840_0 .net "ALU_Signals", 21 9, L_000001af4f28fb70;  1 drivers
v000001af4f217980_0 .var "EX_ALU_Result", 31 0;
v000001af4f217f20_0 .net "Operand_EX_A", 31 0, v000001af4f28a400_0;  alias, 1 drivers
v000001af4f217200_0 .net "Operand_EX_B", 31 0, v000001af4f28ab80_0;  alias, 1 drivers
v000001af4f217520_0 .var "flags", 1 0;
v000001af4f2175c0_0 .var "isAdd", 0 0;
v000001af4f217a20_0 .var "isAnd", 0 0;
v000001af4f217ac0_0 .var "isAsr", 0 0;
v000001af4f277c10_0 .var "isCmp", 0 0;
v000001af4f278ed0_0 .var "isDiv", 0 0;
v000001af4f277530_0 .var "isLsl", 0 0;
v000001af4f278f70_0 .var "isLsr", 0 0;
v000001af4f278cf0_0 .var "isMod", 0 0;
v000001af4f277d50_0 .var "isMov", 0 0;
v000001af4f2775d0_0 .var "isMul", 0 0;
v000001af4f277850_0 .var "isNot", 0 0;
v000001af4f278d90_0 .var "isOr", 0 0;
v000001af4f277a30_0 .var "isSub", 0 0;
E_000001af4f20d330/0 .event anyedge, v000001af4f217840_0, v000001af4f2175c0_0, v000001af4f217f20_0, v000001af4f217200_0;
E_000001af4f20d330/1 .event anyedge, v000001af4f277a30_0, v000001af4f277c10_0, v000001af4f217980_0, v000001af4f2775d0_0;
E_000001af4f20d330/2 .event anyedge, v000001af4f278ed0_0, v000001af4f278cf0_0, v000001af4f277530_0, v000001af4f278f70_0;
E_000001af4f20d330/3 .event anyedge, v000001af4f217ac0_0, v000001af4f278d90_0, v000001af4f217a20_0, v000001af4f277850_0;
E_000001af4f20d330/4 .event anyedge, v000001af4f277d50_0;
E_000001af4f20d330 .event/or E_000001af4f20d330/0, E_000001af4f20d330/1, E_000001af4f20d330/2, E_000001af4f20d330/3, E_000001af4f20d330/4;
S_000001af4f193c60 .scope module, "branchUnit" "Branch_unit" 5 21, 7 1 0, S_000001af4f16ffa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_branchTarget";
    .port_info 1 /INPUT 32 "Operand_EX_A";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /INPUT 22 "Input_EX_controlBus";
    .port_info 4 /OUTPUT 32 "EX_branchPC";
    .port_info 5 /OUTPUT 1 "EX_is_Branch_Taken";
v000001af4f277df0_0 .net "EX_branchPC", 31 0, v000001af4f279010_0;  alias, 1 drivers
v000001af4f278bb0_0 .net "EX_branchTarget", 31 0, v000001af4f28a360_0;  alias, 1 drivers
v000001af4f277b70_0 .var "EX_is_Branch_Taken", 0 0;
v000001af4f278430_0 .net "Input_EX_controlBus", 21 0, v000001af4f28afe0_0;  alias, 1 drivers
v000001af4f277670_0 .net "Operand_EX_A", 31 0, v000001af4f28a400_0;  alias, 1 drivers
v000001af4f277cb0_0 .net "flags", 1 0, v000001af4f217520_0;  alias, 1 drivers
v000001af4f277710_0 .var "isBeq", 0 0;
v000001af4f2789d0_0 .var "isBgt", 0 0;
v000001af4f278250_0 .var "isRet", 0 0;
v000001af4f278930_0 .var "isUbranch", 0 0;
E_000001af4f20ddb0/0 .event anyedge, v000001af4f278430_0, v000001af4f277710_0, v000001af4f217520_0, v000001af4f2789d0_0;
E_000001af4f20ddb0/1 .event anyedge, v000001af4f278930_0;
E_000001af4f20ddb0 .event/or E_000001af4f20ddb0/0, E_000001af4f20ddb0/1;
S_000001af4f193df0 .scope module, "isReturn_mux" "mux_2x1" 7 14, 8 1 0, S_000001af4f193c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001af4f20e3b0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001af4f277ad0_0 .net "input0", 31 0, v000001af4f28a360_0;  alias, 1 drivers
v000001af4f2781b0_0 .net "input1", 31 0, v000001af4f28a400_0;  alias, 1 drivers
v000001af4f279010_0 .var "output_y", 31 0;
v000001af4f278e30_0 .net "selectLine", 0 0, v000001af4f278250_0;  1 drivers
E_000001af4f20e570 .event anyedge, v000001af4f278e30_0, v000001af4f217f20_0, v000001af4f277ad0_0;
S_000001af4f1b99a0 .scope module, "MA_cycle" "MA_stage" 4 218, 9 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_MA_PC";
    .port_info 1 /INPUT 32 "input_MA_ALU_Result";
    .port_info 2 /INPUT 32 "input_MA_op2";
    .port_info 3 /INPUT 32 "input_MA_IR";
    .port_info 4 /INPUT 22 "input_MA_controlBus";
    .port_info 5 /INPUT 32 "readData";
    .port_info 6 /OUTPUT 32 "output_MA_PC";
    .port_info 7 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "output_MA_IR";
    .port_info 9 /OUTPUT 22 "output_MA_controlBus";
    .port_info 10 /OUTPUT 32 "MA_Ld_Result";
    .port_info 11 /OUTPUT 32 "MDR";
    .port_info 12 /OUTPUT 1 "MA_writeEnable";
v000001af4f2778f0_0 .var "MAR", 31 0;
v000001af4f2790b0_0 .var "MA_Ld_Result", 31 0;
v000001af4f279150_0 .var "MA_writeEnable", 0 0;
v000001af4f278570_0 .var "MDR", 31 0;
v000001af4f2791f0_0 .net "input_MA_ALU_Result", 31 0, v000001af4f27d6e0_0;  alias, 1 drivers
v000001af4f277990_0 .net "input_MA_IR", 31 0, v000001af4f27e180_0;  alias, 1 drivers
v000001af4f278610_0 .net "input_MA_PC", 31 0, v000001af4f27e2c0_0;  alias, 1 drivers
v000001af4f2786b0_0 .net "input_MA_controlBus", 21 0, v000001af4f27dfa0_0;  alias, 1 drivers
v000001af4f279290_0 .net "input_MA_op2", 31 0, v000001af4f27d140_0;  alias, 1 drivers
v000001af4f279330_0 .var "isLd", 0 0;
v000001af4f277490_0 .var "isSt", 0 0;
v000001af4f27a4b0_0 .var "output_MA_ALU_Result", 31 0;
v000001af4f27bef0_0 .var "output_MA_IR", 31 0;
v000001af4f27b450_0 .var "output_MA_PC", 31 0;
v000001af4f27b1d0_0 .var "output_MA_controlBus", 21 0;
v000001af4f27b6d0_0 .net "readData", 31 0, v000001af4f27e0e0_0;  alias, 1 drivers
E_000001af4f20dd30/0 .event anyedge, v000001af4f2786b0_0, v000001af4f277490_0, v000001af4f2791f0_0, v000001af4f279290_0;
E_000001af4f20dd30/1 .event anyedge, v000001af4f278610_0, v000001af4f277990_0, v000001af4f27b6d0_0, v000001af4f2790b0_0;
E_000001af4f20dd30/2 .event anyedge, v000001af4f2778f0_0;
E_000001af4f20dd30 .event/or E_000001af4f20dd30/0, E_000001af4f20dd30/1, E_000001af4f20dd30/2;
S_000001af4f1b9b30 .scope module, "OperandFetch" "OF_stage" 4 148, 10 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Input_OF_PC";
    .port_info 2 /INPUT 32 "Input_OF_IR";
    .port_info 3 /INPUT 22 "Input_OF_controlBus";
    .port_info 4 /INPUT 32 "op1";
    .port_info 5 /INPUT 32 "op2";
    .port_info 6 /OUTPUT 32 "output_OF_PC";
    .port_info 7 /OUTPUT 32 "branchTarget";
    .port_info 8 /OUTPUT 32 "Operand_A";
    .port_info 9 /OUTPUT 32 "Operand_B";
    .port_info 10 /OUTPUT 32 "Operand_2";
    .port_info 11 /OUTPUT 32 "output_OF_IR";
    .port_info 12 /OUTPUT 4 "isStore_result";
    .port_info 13 /OUTPUT 4 "isReturn_result";
    .port_info 14 /OUTPUT 22 "Output_OF_controlBus";
v000001af4f27bdb0_0 .net "Input_OF_IR", 31 0, v000001af4f28ac20_0;  alias, 1 drivers
v000001af4f27c210_0 .net "Input_OF_PC", 31 0, v000001af4f28a4a0_0;  alias, 1 drivers
v000001af4f27b810_0 .net "Input_OF_controlBus", 21 0, v000001af4f27b090_0;  alias, 1 drivers
v000001af4f27b8b0_0 .var "Operand_2", 31 0;
v000001af4f27c2b0_0 .var "Operand_A", 31 0;
v000001af4f27ae10_0 .net "Operand_B", 31 0, v000001af4f27a910_0;  alias, 1 drivers
v000001af4f27af50_0 .var "Output_OF_controlBus", 21 0;
v000001af4f27bb30_0 .net "branchTarget", 31 0, v000001af4f27b630_0;  alias, 1 drivers
v000001af4f27b950_0 .net "clk", 0 0, v000001af4f28ec40_0;  alias, 1 drivers
v000001af4f27b130_0 .net "immediateVlaue", 31 0, v000001af4f27b9f0_0;  1 drivers
v000001af4f27a690_0 .var "isImmediate", 0 0;
v000001af4f27bbd0_0 .var "isReturn", 0 0;
v000001af4f27bc70_0 .net "isReturn_result", 3 0, v000001af4f27b770_0;  alias, 1 drivers
v000001af4f27a730_0 .var "isStore", 0 0;
v000001af4f27be50_0 .net "isStore_result", 3 0, v000001af4f27b310_0;  alias, 1 drivers
v000001af4f27c350_0 .net "op1", 31 0, v000001af4f28c4b0_0;  alias, 1 drivers
v000001af4f27a550_0 .net "op2", 31 0, v000001af4f28b5b0_0;  alias, 1 drivers
v000001af4f27a7d0_0 .var "output_OF_IR", 31 0;
v000001af4f27a870_0 .var "output_OF_PC", 31 0;
v000001af4f27aff0_0 .var "ra", 3 0;
v000001af4f27a9b0_0 .var "rd", 3 0;
v000001af4f27ab90_0 .var "rs1", 3 0;
v000001af4f27ac30_0 .var "rs2", 3 0;
E_000001af4f20f330/0 .event anyedge, v000001af4f27b3b0_0, v000001af4f27b810_0, v000001af4f27bf90_0, v000001af4f27bd10_0;
E_000001af4f20f330/1 .event anyedge, v000001af4f27c350_0;
E_000001af4f20f330 .event/or E_000001af4f20f330/0, E_000001af4f20f330/1;
S_000001af4f1691a0 .scope module, "calc_Immx_branchTarget" "Calculate_Immx_BranchTarget" 10 44, 11 1 0, S_000001af4f1b9b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_OF_PC";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Immx";
    .port_info 3 /OUTPUT 32 "branchTarget";
v000001af4f27b9f0_0 .var "Immx", 31 0;
v000001af4f27b630_0 .var "branchTarget", 31 0;
v000001af4f27b270_0 .net "hModifier", 0 0, L_000001af4f290a70;  1 drivers
v000001af4f27bf90_0 .net "input_OF_PC", 31 0, v000001af4f28a4a0_0;  alias, 1 drivers
v000001af4f27b3b0_0 .net "instruction", 31 0, v000001af4f28ac20_0;  alias, 1 drivers
v000001af4f27ba90_0 .var "tempBranchTarget", 31 0;
v000001af4f27c030_0 .net "uModifier", 0 0, L_000001af4f2901b0;  1 drivers
E_000001af4f20f070 .event anyedge, v000001af4f27c030_0, v000001af4f27b270_0, v000001af4f27b3b0_0;
E_000001af4f20f0b0 .event anyedge, v000001af4f27b3b0_0, v000001af4f27ba90_0, v000001af4f27bf90_0;
L_000001af4f2901b0 .part v000001af4f28ac20_0, 16, 1;
L_000001af4f290a70 .part v000001af4f28ac20_0, 17, 1;
S_000001af4f169330 .scope module, "isImmediate_mux" "mux_2x1" 10 52, 8 1 0, S_000001af4f1b9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001af4f20f3b0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001af4f27bd10_0 .net "input0", 31 0, v000001af4f28b5b0_0;  alias, 1 drivers
v000001af4f27aaf0_0 .net "input1", 31 0, v000001af4f27b9f0_0;  alias, 1 drivers
v000001af4f27a910_0 .var "output_y", 31 0;
v000001af4f27b4f0_0 .net "selectLine", 0 0, v000001af4f27a690_0;  1 drivers
E_000001af4f20ecf0 .event anyedge, v000001af4f27b4f0_0, v000001af4f27b9f0_0, v000001af4f27bd10_0;
S_000001af4f1619d0 .scope module, "isRet_Mux" "mux_2x1" 10 37, 8 1 0, S_000001af4f1b9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001af4f20ebf0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001af4f27c170_0 .net "input0", 3 0, v000001af4f27ab90_0;  1 drivers
v000001af4f27b590_0 .net "input1", 3 0, v000001af4f27aff0_0;  1 drivers
v000001af4f27b770_0 .var "output_y", 3 0;
v000001af4f27a5f0_0 .net "selectLine", 0 0, v000001af4f27bbd0_0;  1 drivers
E_000001af4f20f470 .event anyedge, v000001af4f27a5f0_0, v000001af4f27b590_0, v000001af4f27c170_0;
S_000001af4f161b60 .scope module, "isStore_mux" "mux_2x1" 10 30, 8 1 0, S_000001af4f1b9b30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001af4f20f970 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001af4f27aa50_0 .net "input0", 3 0, v000001af4f27ac30_0;  1 drivers
v000001af4f27c0d0_0 .net "input1", 3 0, v000001af4f27a9b0_0;  1 drivers
v000001af4f27b310_0 .var "output_y", 3 0;
v000001af4f27aeb0_0 .net "selectLine", 0 0, v000001af4f27a730_0;  1 drivers
E_000001af4f20f0f0 .event anyedge, v000001af4f27aeb0_0, v000001af4f27c0d0_0, v000001af4f27aa50_0;
S_000001af4f1791d0 .scope module, "controlUnit" "Control_Unit" 4 142, 12 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_IR";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 22 "controlBus";
v000001af4f27acd0_0 .var "I", 0 0;
v000001af4f27ad70_0 .net "Input_OF_IR", 31 0, v000001af4f28ac20_0;  alias, 1 drivers
v000001af4f27b090_0 .var "controlBus", 21 0;
v000001af4f27c6a0_0 .var "isAdd", 0 0;
v000001af4f27ca60_0 .var "isAnd", 0 0;
v000001af4f27daa0_0 .var "isAsr", 0 0;
v000001af4f27dd20_0 .var "isBeq", 0 0;
v000001af4f27c9c0_0 .var "isBgt", 0 0;
v000001af4f27d960_0 .var "isCall", 0 0;
v000001af4f27d3c0_0 .var "isCmp", 0 0;
v000001af4f27d820_0 .var "isDiv", 0 0;
v000001af4f27c560_0 .var "isImmediate", 0 0;
v000001af4f27df00_0 .var "isLd", 0 0;
v000001af4f27ddc0_0 .var "isLsl", 0 0;
v000001af4f27cd80_0 .var "isLsr", 0 0;
v000001af4f27c600_0 .var "isMod", 0 0;
v000001af4f27c880_0 .var "isMov", 0 0;
v000001af4f27d780_0 .var "isMul", 0 0;
v000001af4f27cb00_0 .var "isNot", 0 0;
v000001af4f27e220_0 .var "isOr", 0 0;
v000001af4f27d1e0_0 .var "isRet", 0 0;
v000001af4f27c740_0 .var "isSt", 0 0;
v000001af4f27d000_0 .var "isSub", 0 0;
v000001af4f27da00_0 .var "isUbranch", 0 0;
v000001af4f27d8c0_0 .var "isWb", 0 0;
v000001af4f27d640_0 .var "op1", 0 0;
v000001af4f27c7e0_0 .var "op2", 0 0;
v000001af4f27c920_0 .var "op3", 0 0;
v000001af4f27db40_0 .var "op4", 0 0;
v000001af4f27dbe0_0 .var "op5", 0 0;
v000001af4f27d0a0_0 .net "reset", 0 0, v000001af4f28ee20_0;  alias, 1 drivers
E_000001af4f20ed70/0 .event anyedge, v000001af4f27b3b0_0, v000001af4f27dbe0_0, v000001af4f27db40_0, v000001af4f27c920_0;
E_000001af4f20ed70/1 .event anyedge, v000001af4f27c7e0_0, v000001af4f27d640_0, v000001af4f27acd0_0, v000001af4f27c880_0;
E_000001af4f20ed70/2 .event anyedge, v000001af4f27cb00_0, v000001af4f27ca60_0, v000001af4f27e220_0, v000001af4f27daa0_0;
E_000001af4f20ed70/3 .event anyedge, v000001af4f27cd80_0, v000001af4f27ddc0_0, v000001af4f27c600_0, v000001af4f27d820_0;
E_000001af4f20ed70/4 .event anyedge, v000001af4f27d780_0, v000001af4f27d3c0_0, v000001af4f27d000_0, v000001af4f27c6a0_0;
E_000001af4f20ed70/5 .event anyedge, v000001af4f27d960_0, v000001af4f27da00_0, v000001af4f27d8c0_0, v000001af4f27c560_0;
E_000001af4f20ed70/6 .event anyedge, v000001af4f27d1e0_0, v000001af4f27c9c0_0, v000001af4f27dd20_0, v000001af4f27df00_0;
E_000001af4f20ed70/7 .event anyedge, v000001af4f27c740_0;
E_000001af4f20ed70 .event/or E_000001af4f20ed70/0, E_000001af4f20ed70/1, E_000001af4f20ed70/2, E_000001af4f20ed70/3, E_000001af4f20ed70/4, E_000001af4f20ed70/5, E_000001af4f20ed70/6, E_000001af4f20ed70/7;
E_000001af4f20f4b0 .event posedge, v000001af4f27d0a0_0;
S_000001af4f179360 .scope module, "data_memory" "memory" 4 113, 13 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "readData";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "writeData";
v000001af4f27cba0_0 .net "address", 31 0, v000001af4f27a4b0_0;  alias, 1 drivers
v000001af4f27cce0_0 .net "clk", 0 0, v000001af4f28ec40_0;  alias, 1 drivers
v000001af4f27cc40_0 .var/i "i", 31 0;
v000001af4f27dc80 .array "memory", 536870912 0, 7 0;
v000001af4f27e0e0_0 .var "readData", 31 0;
v000001af4f27c4c0_0 .net "reset", 0 0, v000001af4f28ee20_0;  alias, 1 drivers
v000001af4f27de60_0 .net "writeData", 31 0, v000001af4f278570_0;  alias, 1 drivers
v000001af4f27cec0_0 .net "writeEnable", 0 0, v000001af4f279150_0;  alias, 1 drivers
E_000001af4f20fa30 .event negedge, v000001af4f27b950_0;
S_000001af4f1b3500 .scope module, "ex_ma_latch" "EX_MA_Latch" 4 204, 14 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_EX_PC";
    .port_info 2 /INPUT 32 "ALU_Result";
    .port_info 3 /INPUT 32 "EX_op2";
    .port_info 4 /INPUT 32 "output_EX_IR";
    .port_info 5 /INPUT 22 "output_EX_controlBus";
    .port_info 6 /OUTPUT 32 "input_MA_PC";
    .port_info 7 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "input_MA_op2";
    .port_info 9 /OUTPUT 32 "input_MA_IR";
    .port_info 10 /OUTPUT 22 "input_MA_controlBus";
v000001af4f27cf60_0 .net "ALU_Result", 31 0, v000001af4f217980_0;  alias, 1 drivers
v000001af4f27d460_0 .net "EX_op2", 31 0, v000001af4f277f30_0;  alias, 1 drivers
v000001af4f27ce20_0 .net "clk", 0 0, v000001af4f28ec40_0;  alias, 1 drivers
v000001af4f27d6e0_0 .var "input_MA_ALU_Result", 31 0;
v000001af4f27e180_0 .var "input_MA_IR", 31 0;
v000001af4f27e2c0_0 .var "input_MA_PC", 31 0;
v000001af4f27dfa0_0 .var "input_MA_controlBus", 21 0;
v000001af4f27d140_0 .var "input_MA_op2", 31 0;
v000001af4f27e360_0 .net "output_EX_IR", 31 0, v000001af4f278110_0;  alias, 1 drivers
v000001af4f27e040_0 .net "output_EX_PC", 31 0, v000001af4f278390_0;  alias, 1 drivers
v000001af4f27d280_0 .net "output_EX_controlBus", 21 0, v000001af4f2784d0_0;  alias, 1 drivers
S_000001af4f1b3690 .scope module, "iFetch" "IF_cycle" 4 124, 15 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 32 "branchPC";
    .port_info 5 /OUTPUT 32 "IR";
    .port_info 6 /OUTPUT 32 "outputPC";
v000001af4f2898c0_0 .net "IR", 31 0, v000001af4f28a7c0_0;  alias, 1 drivers
v000001af4f28b080_0 .var "PC", 31 0;
L_000001af4f2914f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001af4f289aa0_0 .net/2u *"_ivl_0", 31 0, L_000001af4f2914f8;  1 drivers
v000001af4f28a0e0_0 .var "address", 31 0;
v000001af4f289500_0 .net "branchPC", 31 0, v000001af4f279010_0;  alias, 1 drivers
v000001af4f28aea0_0 .net "clk", 0 0, v000001af4f28ec40_0;  alias, 1 drivers
v000001af4f289b40_0 .net "inputPC", 31 0, v000001af4f28b6f0_0;  alias, 1 drivers
v000001af4f28aa40_0 .net "is_Branch_Taken", 0 0, v000001af4f277b70_0;  alias, 1 drivers
v000001af4f28acc0_0 .net "mux_nextPC", 31 0, v000001af4f289a00_0;  1 drivers
v000001af4f28a180_0 .var "outputPC", 31 0;
v000001af4f2896e0_0 .net "reset", 0 0, v000001af4f28ee20_0;  alias, 1 drivers
E_000001af4f20fab0/0 .event negedge, v000001af4f27b950_0;
E_000001af4f20fab0/1 .event posedge, v000001af4f27d0a0_0;
E_000001af4f20fab0 .event/or E_000001af4f20fab0/0, E_000001af4f20fab0/1;
L_000001af4f2911f0 .arith/sum 32, v000001af4f28b080_0, L_000001af4f2914f8;
S_000001af4f288e50 .scope module, "iMemory" "InstructionMemory" 15 27, 16 2 0, S_000001af4f1b3690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001af4f27d320_0 .net "address", 31 0, v000001af4f28a0e0_0;  1 drivers
v000001af4f27d500_0 .var/i "file", 31 0;
v000001af4f27d5a0_0 .var/i "i", 31 0;
v000001af4f28a7c0_0 .var "instruction", 31 0;
v000001af4f289be0 .array "instructionMemory", 4095 0, 7 0;
v000001af4f28a680_0 .var/i "readResult", 31 0;
v000001af4f28a720_0 .var "temp", 31 0;
E_000001af4f20ed30 .event anyedge, v000001af4f27d320_0;
S_000001af4f288810 .scope module, "pc_mux" "mux_2x1" 15 15, 8 1 0, S_000001af4f1b3690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001af4f20f030 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001af4f289dc0_0 .net "input0", 31 0, L_000001af4f2911f0;  1 drivers
v000001af4f289fa0_0 .net "input1", 31 0, v000001af4f279010_0;  alias, 1 drivers
v000001af4f289a00_0 .var "output_y", 31 0;
v000001af4f2895a0_0 .net "selectLine", 0 0, v000001af4f277b70_0;  alias, 1 drivers
E_000001af4f20f230 .event anyedge, v000001af4f277b70_0, v000001af4f279010_0, v000001af4f289dc0_0;
S_000001af4f288680 .scope module, "latch_if_of" "IF_OF_Latch" 4 134, 17 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /OUTPUT 32 "Input_OF_PC";
    .port_info 4 /OUTPUT 32 "OF_instruction";
v000001af4f28a220_0 .net "IF_instruction", 31 0, v000001af4f28a7c0_0;  alias, 1 drivers
v000001af4f28a4a0_0 .var "Input_OF_PC", 31 0;
v000001af4f28ac20_0 .var "OF_instruction", 31 0;
v000001af4f289e60_0 .net "clk", 0 0, v000001af4f28ec40_0;  alias, 1 drivers
v000001af4f289640_0 .net "output_IF_PC", 31 0, v000001af4f28a180_0;  alias, 1 drivers
S_000001af4f2889a0 .scope module, "ma_ra_latch" "MA_RW_Latch" 4 235, 18 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_MA_PC";
    .port_info 2 /INPUT 32 "output_MA_ALU_Result";
    .port_info 3 /INPUT 32 "output_MA_IR";
    .port_info 4 /INPUT 22 "output_MA_controlBus";
    .port_info 5 /INPUT 32 "MA_Ld_Result";
    .port_info 6 /OUTPUT 32 "input_RW_PC";
    .port_info 7 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 8 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 9 /OUTPUT 32 "input_RW_IR";
    .port_info 10 /OUTPUT 22 "input_RW_controlBus";
v000001af4f28a860_0 .net "MA_Ld_Result", 31 0, v000001af4f2790b0_0;  alias, 1 drivers
v000001af4f289820_0 .net "clk", 0 0, v000001af4f28ec40_0;  alias, 1 drivers
v000001af4f28b1c0_0 .var "input_RW_ALU_Result", 31 0;
v000001af4f28a040_0 .var "input_RW_IR", 31 0;
v000001af4f28af40_0 .var "input_RW_Ld_Result", 31 0;
v000001af4f28aae0_0 .var "input_RW_PC", 31 0;
v000001af4f28b260_0 .var "input_RW_controlBus", 21 0;
v000001af4f28a540_0 .net "output_MA_ALU_Result", 31 0, v000001af4f27a4b0_0;  alias, 1 drivers
v000001af4f28a2c0_0 .net "output_MA_IR", 31 0, v000001af4f27bef0_0;  alias, 1 drivers
v000001af4f28a5e0_0 .net "output_MA_PC", 31 0, v000001af4f27b450_0;  alias, 1 drivers
v000001af4f28a900_0 .net "output_MA_controlBus", 21 0, v000001af4f27b1d0_0;  alias, 1 drivers
S_000001af4f288b30 .scope module, "of_ex_latch" "OF_EX_Latch" 4 167, 19 1 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_OF_PC";
    .port_info 2 /INPUT 32 "OF_branchTarget";
    .port_info 3 /INPUT 32 "Operand_OF_A";
    .port_info 4 /INPUT 32 "Operand_OF_B";
    .port_info 5 /INPUT 32 "Operand_OF_2";
    .port_info 6 /INPUT 32 "output_OF_IR";
    .port_info 7 /INPUT 22 "Output_OF_controlBus";
    .port_info 8 /OUTPUT 32 "input_EX_PC";
    .port_info 9 /OUTPUT 32 "EX_branchTarget";
    .port_info 10 /OUTPUT 32 "Operand_EX_A";
    .port_info 11 /OUTPUT 32 "Operand_EX_B";
    .port_info 12 /OUTPUT 32 "Operand_EX_2";
    .port_info 13 /OUTPUT 32 "input_EX_IR";
    .port_info 14 /OUTPUT 22 "Input_EX_controlBus";
v000001af4f28a360_0 .var "EX_branchTarget", 31 0;
v000001af4f28afe0_0 .var "Input_EX_controlBus", 21 0;
v000001af4f289c80_0 .net "OF_branchTarget", 31 0, v000001af4f27b630_0;  alias, 1 drivers
v000001af4f28a9a0_0 .var "Operand_EX_2", 31 0;
v000001af4f28a400_0 .var "Operand_EX_A", 31 0;
v000001af4f28ab80_0 .var "Operand_EX_B", 31 0;
v000001af4f28b120_0 .net "Operand_OF_2", 31 0, v000001af4f27b8b0_0;  alias, 1 drivers
v000001af4f289d20_0 .net "Operand_OF_A", 31 0, v000001af4f27c2b0_0;  alias, 1 drivers
v000001af4f289f00_0 .net "Operand_OF_B", 31 0, v000001af4f27a910_0;  alias, 1 drivers
v000001af4f28ad60_0 .net "Output_OF_controlBus", 21 0, v000001af4f27af50_0;  alias, 1 drivers
v000001af4f289780_0 .net "clk", 0 0, v000001af4f28ec40_0;  alias, 1 drivers
v000001af4f28ae00_0 .var "input_EX_IR", 31 0;
v000001af4f28b300_0 .var "input_EX_PC", 31 0;
v000001af4f289960_0 .net "output_OF_IR", 31 0, v000001af4f27a7d0_0;  alias, 1 drivers
v000001af4f28b3a0_0 .net "output_OF_PC", 31 0, v000001af4f27a870_0;  alias, 1 drivers
S_000001af4f2884f0 .scope module, "r_File_processor" "registerFile" 4 103, 20 3 0, S_000001af4f156da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "op1";
    .port_info 4 /INPUT 4 "op2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
v000001af4f28caf0_0 .net "clk", 0 0, v000001af4f28ec40_0;  alias, 1 drivers
o000001af4f22e5d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001af4f28bd30_0 .net "dReg", 3 0, o000001af4f22e5d8;  0 drivers
v000001af4f28be70_0 .var/i "k", 31 0;
v000001af4f28cc30_0 .net "op1", 3 0, v000001af4f27b770_0;  alias, 1 drivers
v000001af4f28c550_0 .net "op2", 3 0, v000001af4f27b310_0;  alias, 1 drivers
v000001af4f28c4b0_0 .var "rdData1", 31 0;
v000001af4f28b5b0_0 .var "rdData2", 31 0;
v000001af4f28bab0 .array "registerfile", 15 0, 31 0;
v000001af4f28cb90_0 .net "reset", 0 0, v000001af4f28ee20_0;  alias, 1 drivers
v000001af4f28c5f0_0 .var "temp", 0 0;
o000001af4f22e968 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001af4f28bb50_0 .net "wrData", 31 0, o000001af4f22e968;  0 drivers
o000001af4f22e998 .functor BUFZ 1, C4<z>; HiZ drive
v000001af4f28c690_0 .net "writeEnable", 0 0, o000001af4f22e998;  0 drivers
v000001af4f28bab0_0 .array/port v000001af4f28bab0, 0;
v000001af4f28bab0_1 .array/port v000001af4f28bab0, 1;
v000001af4f28bab0_2 .array/port v000001af4f28bab0, 2;
E_000001af4f20f430/0 .event anyedge, v000001af4f27b770_0, v000001af4f28bab0_0, v000001af4f28bab0_1, v000001af4f28bab0_2;
v000001af4f28bab0_3 .array/port v000001af4f28bab0, 3;
v000001af4f28bab0_4 .array/port v000001af4f28bab0, 4;
v000001af4f28bab0_5 .array/port v000001af4f28bab0, 5;
v000001af4f28bab0_6 .array/port v000001af4f28bab0, 6;
E_000001af4f20f430/1 .event anyedge, v000001af4f28bab0_3, v000001af4f28bab0_4, v000001af4f28bab0_5, v000001af4f28bab0_6;
v000001af4f28bab0_7 .array/port v000001af4f28bab0, 7;
v000001af4f28bab0_8 .array/port v000001af4f28bab0, 8;
v000001af4f28bab0_9 .array/port v000001af4f28bab0, 9;
v000001af4f28bab0_10 .array/port v000001af4f28bab0, 10;
E_000001af4f20f430/2 .event anyedge, v000001af4f28bab0_7, v000001af4f28bab0_8, v000001af4f28bab0_9, v000001af4f28bab0_10;
v000001af4f28bab0_11 .array/port v000001af4f28bab0, 11;
v000001af4f28bab0_12 .array/port v000001af4f28bab0, 12;
v000001af4f28bab0_13 .array/port v000001af4f28bab0, 13;
v000001af4f28bab0_14 .array/port v000001af4f28bab0, 14;
E_000001af4f20f430/3 .event anyedge, v000001af4f28bab0_11, v000001af4f28bab0_12, v000001af4f28bab0_13, v000001af4f28bab0_14;
v000001af4f28bab0_15 .array/port v000001af4f28bab0, 15;
E_000001af4f20f430/4 .event anyedge, v000001af4f28bab0_15, v000001af4f27b310_0;
E_000001af4f20f430 .event/or E_000001af4f20f430/0, E_000001af4f20f430/1, E_000001af4f20f430/2, E_000001af4f20f430/3, E_000001af4f20f430/4;
    .scope S_000001af4f1d5610;
T_0 ;
    %wait E_000001af4f20d6f0;
    %load/vec4 v000001af4f217d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001af4f217020_0;
    %store/vec4 v000001af4f217de0_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001af4f217160_0;
    %store/vec4 v000001af4f217de0_0, 0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001af4f2884f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af4f28c5f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001af4f2884f0;
T_2 ;
    %wait E_000001af4f20f430;
    %load/vec4 v000001af4f28cc30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001af4f28bab0, 4;
    %store/vec4 v000001af4f28c4b0_0, 0, 32;
    %load/vec4 v000001af4f28c550_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001af4f28bab0, 4;
    %store/vec4 v000001af4f28b5b0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001af4f2884f0;
T_3 ;
    %wait E_000001af4f20fab0;
    %load/vec4 v000001af4f28cb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af4f28be70_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001af4f28be70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v000001af4f28be70_0;
    %ix/getv/s 3, v000001af4f28be70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af4f28bab0, 0, 4;
    %load/vec4 v000001af4f28be70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af4f28be70_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001af4f28c690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %pushi/vec4 0, 0, 1;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001af4f28bb50_0;
    %load/vec4 v000001af4f28bd30_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af4f28bab0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001af4f179360;
T_4 ;
    %wait E_000001af4f20fa30;
    %load/vec4 v000001af4f27cba0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001af4f27dc80, 4;
    %load/vec4 v000001af4f27cba0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001af4f27dc80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27cba0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001af4f27dc80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001af4f27cba0_0;
    %load/vec4a v000001af4f27dc80, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001af4f27e0e0_0, 0;
    %vpi_call 13 19 "$display", "address %d : ReadData:%d", v000001af4f27cba0_0, v000001af4f27e0e0_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_000001af4f179360;
T_5 ;
    %wait E_000001af4f20fa30;
    %load/vec4 v000001af4f27cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001af4f27de60_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001af4f27cba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af4f27dc80, 0, 4;
    %load/vec4 v000001af4f27de60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001af4f27cba0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af4f27dc80, 0, 4;
    %load/vec4 v000001af4f27de60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001af4f27cba0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af4f27dc80, 0, 4;
    %load/vec4 v000001af4f27de60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001af4f27cba0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af4f27dc80, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001af4f179360;
T_6 ;
    %wait E_000001af4f20f4b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af4f27cc40_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001af4f27cc40_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001af4f27cc40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001af4f27dc80, 0, 4;
    %load/vec4 v000001af4f27cc40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af4f27cc40_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001af4f288810;
T_7 ;
    %wait E_000001af4f20f230;
    %load/vec4 v000001af4f2895a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001af4f289fa0_0;
    %store/vec4 v000001af4f289a00_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001af4f289dc0_0;
    %store/vec4 v000001af4f289a00_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001af4f288e50;
T_8 ;
    %vpi_func 16 16 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v000001af4f27d500_0, 0, 32;
    %load/vec4 v000001af4f27d500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 16 18 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 16 19 "$finish" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af4f27d5a0_0, 0, 32;
T_8.2 ;
    %vpi_func 16 24 "$feof" 32, v000001af4f27d500_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 16 25 "$fscanf" 32, v000001af4f27d500_0, "%h\012", v000001af4f28a720_0 {0 0 0};
    %store/vec4 v000001af4f28a680_0, 0, 32;
    %load/vec4 v000001af4f28a680_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001af4f28a720_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_8.6;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 16 30 "$display", "Reached a blank line or end of file at index %0d", v000001af4f27d5a0_0 {0 0 0};
    %vpi_call 16 31 "$finish" {0 0 0};
T_8.4 ;
    %load/vec4 v000001af4f28a720_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001af4f27d5a0_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001af4f289be0, 4, 0;
    %load/vec4 v000001af4f28a720_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001af4f27d5a0_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001af4f289be0, 4, 0;
    %load/vec4 v000001af4f28a720_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001af4f27d5a0_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001af4f289be0, 4, 0;
    %load/vec4 v000001af4f28a720_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001af4f27d5a0_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001af4f289be0, 4, 0;
    %load/vec4 v000001af4f27d5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001af4f27d5a0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 16 45 "$fclose", v000001af4f27d500_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001af4f289be0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001af4f289be0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001af4f289be0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001af4f289be0, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 16 48 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_8;
    .scope S_000001af4f288e50;
T_9 ;
    %wait E_000001af4f20ed30;
    %load/vec4 v000001af4f27d320_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001af4f289be0, 4;
    %load/vec4 v000001af4f27d320_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001af4f289be0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27d320_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001af4f289be0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001af4f27d320_0;
    %load/vec4a v000001af4f289be0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001af4f28a7c0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001af4f1b3690;
T_10 ;
    %wait E_000001af4f20fab0;
    %load/vec4 v000001af4f2896e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001af4f28b080_0, 0;
    %vpi_call 15 38 "$display", "Resetting everything" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001af4f28b080_0;
    %assign/vec4 v000001af4f28a0e0_0, 0;
    %load/vec4 v000001af4f28b080_0;
    %assign/vec4 v000001af4f28a180_0, 0;
    %load/vec4 v000001af4f28acc0_0;
    %assign/vec4 v000001af4f28b080_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001af4f288680;
T_11 ;
    %wait E_000001af4f20fa30;
    %load/vec4 v000001af4f289640_0;
    %assign/vec4 v000001af4f28a4a0_0, 0;
    %load/vec4 v000001af4f28a220_0;
    %assign/vec4 v000001af4f28ac20_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001af4f1791d0;
T_12 ;
    %wait E_000001af4f20f4b0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001af4f27b090_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001af4f1791d0;
T_13 ;
    %wait E_000001af4f20ed70;
    %load/vec4 v000001af4f27ad70_0;
    %parti/s 1, 26, 6;
    %assign/vec4 v000001af4f27acd0_0, 0;
    %load/vec4 v000001af4f27ad70_0;
    %parti/s 1, 27, 6;
    %assign/vec4 v000001af4f27d640_0, 0;
    %load/vec4 v000001af4f27ad70_0;
    %parti/s 1, 28, 6;
    %assign/vec4 v000001af4f27c7e0_0, 0;
    %load/vec4 v000001af4f27ad70_0;
    %parti/s 1, 29, 6;
    %assign/vec4 v000001af4f27c920_0, 0;
    %load/vec4 v000001af4f27ad70_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v000001af4f27db40_0, 0;
    %load/vec4 v000001af4f27ad70_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001af4f27dbe0_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27c740_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27df00_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27dd20_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27c9c0_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27d1e0_0, 0;
    %load/vec4 v000001af4f27acd0_0;
    %assign/vec4 v000001af4f27c560_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.1, 9;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %load/vec4 v000001af4f27db40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.2, 9;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %or;
T_13.2;
    %and;
    %or;
T_13.1;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v000001af4f27dbe0_0;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %or;
T_13.0;
    %assign/vec4 v000001af4f27d8c0_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v000001af4f27c920_0;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %or;
T_13.3;
    %and;
    %assign/vec4 v000001af4f27da00_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27d960_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.4, 8;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %or;
T_13.4;
    %assign/vec4 v000001af4f27c6a0_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27d000_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27d3c0_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27d780_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27d820_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27c600_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27ddc0_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27cd80_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27daa0_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27e220_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27ca60_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %inv;
    %and;
    %assign/vec4 v000001af4f27cb00_0, 0;
    %load/vec4 v000001af4f27dbe0_0;
    %inv;
    %load/vec4 v000001af4f27db40_0;
    %and;
    %load/vec4 v000001af4f27c920_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27c7e0_0;
    %inv;
    %and;
    %load/vec4 v000001af4f27d640_0;
    %and;
    %assign/vec4 v000001af4f27c880_0, 0;
    %load/vec4 v000001af4f27c880_0;
    %load/vec4 v000001af4f27cb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27ca60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27e220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27daa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27cd80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27ddc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27c600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27d820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27d780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27d3c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27d000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27c6a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27d960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27da00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27d8c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27c560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27d1e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27c9c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27dd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27df00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001af4f27c740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001af4f27b090_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001af4f161b60;
T_14 ;
    %wait E_000001af4f20f0f0;
    %load/vec4 v000001af4f27aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001af4f27c0d0_0;
    %store/vec4 v000001af4f27b310_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001af4f27aa50_0;
    %store/vec4 v000001af4f27b310_0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001af4f1619d0;
T_15 ;
    %wait E_000001af4f20f470;
    %load/vec4 v000001af4f27a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001af4f27b590_0;
    %store/vec4 v000001af4f27b770_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001af4f27c170_0;
    %store/vec4 v000001af4f27b770_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001af4f1691a0;
T_16 ;
    %wait E_000001af4f20f0b0;
    %load/vec4 v000001af4f27b3b0_0;
    %parti/s 27, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001af4f27ba90_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001af4f27ba90_0;
    %parti/s 1, 28, 6;
    %replicate 3;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001af4f27ba90_0, 4, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001af4f27ba90_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001af4f27ba90_0;
    %load/vec4 v000001af4f27bf90_0;
    %add;
    %assign/vec4 v000001af4f27b630_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001af4f1691a0;
T_17 ;
    %wait E_000001af4f20f070;
    %load/vec4 v000001af4f27c030_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v000001af4f27b270_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001af4f27b3b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001af4f27b3b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001af4f27b9f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001af4f27c030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001af4f27b3b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001af4f27b9f0_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000001af4f27b270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v000001af4f27b3b0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v000001af4f27b9f0_0, 0;
T_17.5 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001af4f169330;
T_18 ;
    %wait E_000001af4f20ecf0;
    %load/vec4 v000001af4f27b4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001af4f27aaf0_0;
    %store/vec4 v000001af4f27a910_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001af4f27bd10_0;
    %store/vec4 v000001af4f27a910_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001af4f1b9b30;
T_19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001af4f27aff0_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_000001af4f1b9b30;
T_20 ;
    %wait E_000001af4f20f330;
    %load/vec4 v000001af4f27bdb0_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001af4f27a9b0_0, 0;
    %load/vec4 v000001af4f27bdb0_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v000001af4f27ab90_0, 0;
    %load/vec4 v000001af4f27bdb0_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v000001af4f27ac30_0, 0;
    %load/vec4 v000001af4f27b810_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001af4f27a730_0, 0;
    %load/vec4 v000001af4f27b810_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001af4f27bbd0_0, 0;
    %load/vec4 v000001af4f27b810_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000001af4f27a690_0, 0;
    %load/vec4 v000001af4f27c210_0;
    %assign/vec4 v000001af4f27a870_0, 0;
    %load/vec4 v000001af4f27bdb0_0;
    %assign/vec4 v000001af4f27a7d0_0, 0;
    %load/vec4 v000001af4f27a550_0;
    %assign/vec4 v000001af4f27b8b0_0, 0;
    %load/vec4 v000001af4f27c350_0;
    %assign/vec4 v000001af4f27c2b0_0, 0;
    %load/vec4 v000001af4f27b810_0;
    %assign/vec4 v000001af4f27af50_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001af4f288b30;
T_21 ;
    %wait E_000001af4f20fa30;
    %load/vec4 v000001af4f28b3a0_0;
    %assign/vec4 v000001af4f28b300_0, 0;
    %load/vec4 v000001af4f289c80_0;
    %assign/vec4 v000001af4f28a360_0, 0;
    %load/vec4 v000001af4f289d20_0;
    %assign/vec4 v000001af4f28a400_0, 0;
    %load/vec4 v000001af4f289f00_0;
    %assign/vec4 v000001af4f28ab80_0, 0;
    %load/vec4 v000001af4f28b120_0;
    %assign/vec4 v000001af4f28a9a0_0, 0;
    %load/vec4 v000001af4f289960_0;
    %assign/vec4 v000001af4f28ae00_0, 0;
    %load/vec4 v000001af4f28ad60_0;
    %assign/vec4 v000001af4f28afe0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001af4f193df0;
T_22 ;
    %wait E_000001af4f20e570;
    %load/vec4 v000001af4f278e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001af4f2781b0_0;
    %store/vec4 v000001af4f279010_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001af4f277ad0_0;
    %store/vec4 v000001af4f279010_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001af4f193c60;
T_23 ;
    %wait E_000001af4f20ddb0;
    %load/vec4 v000001af4f278430_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001af4f278250_0, 0;
    %load/vec4 v000001af4f278430_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001af4f277710_0, 0;
    %load/vec4 v000001af4f278430_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001af4f2789d0_0, 0;
    %load/vec4 v000001af4f278430_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001af4f278930_0, 0;
    %load/vec4 v000001af4f277710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v000001af4f277cb0_0;
    %parti/s 1, 0, 2;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/1 T_23.1, 8;
    %load/vec4 v000001af4f2789d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %load/vec4 v000001af4f277cb0_0;
    %parti/s 1, 1, 2;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.1;
    %flag_get/vec4 8;
    %jmp/1 T_23.0, 8;
    %load/vec4 v000001af4f278930_0;
    %or;
T_23.0;
    %assign/vec4 v000001af4f277b70_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001af4f170130;
T_24 ;
    %wait E_000001af4f20d330;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001af4f2175c0_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001af4f277a30_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000001af4f277c10_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001af4f2775d0_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001af4f278ed0_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001af4f278cf0_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001af4f277530_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001af4f278f70_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000001af4f217ac0_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001af4f278d90_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 10, 5;
    %store/vec4 v000001af4f217a20_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 11, 5;
    %store/vec4 v000001af4f277850_0, 0, 1;
    %load/vec4 v000001af4f217840_0;
    %parti/s 1, 12, 5;
    %store/vec4 v000001af4f277d50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001af4f217520_0, 0, 2;
    %load/vec4 v000001af4f2175c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001af4f217f20_0;
    %load/vec4 v000001af4f217200_0;
    %add;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001af4f277a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001af4f217f20_0;
    %load/vec4 v000001af4f217200_0;
    %sub;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001af4f277c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v000001af4f217f20_0;
    %load/vec4 v000001af4f217200_0;
    %sub;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %load/vec4 v000001af4f217980_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.7, 8;
T_24.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.7, 8;
 ; End of false expr.
    %blend;
T_24.7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001af4f217520_0, 4, 1;
    %load/vec4 v000001af4f217980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001af4f217520_0, 4, 1;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000001af4f2775d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v000001af4f217f20_0;
    %load/vec4 v000001af4f217200_0;
    %mul;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v000001af4f278ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v000001af4f217f20_0;
    %load/vec4 v000001af4f217200_0;
    %div;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v000001af4f278cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v000001af4f217f20_0;
    %load/vec4 v000001af4f217200_0;
    %mod;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v000001af4f277530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v000001af4f217f20_0;
    %ix/getv 4, v000001af4f217200_0;
    %shiftl 4;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v000001af4f278f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v000001af4f217f20_0;
    %ix/getv 4, v000001af4f217200_0;
    %shiftr 4;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v000001af4f217ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v000001af4f217f20_0;
    %ix/getv 4, v000001af4f217200_0;
    %shiftr 4;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v000001af4f278d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v000001af4f217f20_0;
    %load/vec4 v000001af4f217200_0;
    %or;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001af4f217a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v000001af4f217f20_0;
    %load/vec4 v000001af4f217200_0;
    %and;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v000001af4f277850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %load/vec4 v000001af4f217f20_0;
    %inv;
    %store/vec4 v000001af4f217980_0, 0, 32;
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v000001af4f277d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %load/vec4 v000001af4f217200_0;
    %store/vec4 v000001af4f217980_0, 0, 32;
T_24.28 ;
T_24.27 ;
T_24.25 ;
T_24.23 ;
T_24.21 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001af4f16ffa0;
T_25 ;
    %wait E_000001af4f20ccb0;
    %load/vec4 v000001af4f278070_0;
    %assign/vec4 v000001af4f278390_0, 0;
    %load/vec4 v000001af4f278b10_0;
    %assign/vec4 v000001af4f278110_0, 0;
    %load/vec4 v000001af4f2782f0_0;
    %assign/vec4 v000001af4f2784d0_0, 0;
    %load/vec4 v000001af4f277fd0_0;
    %assign/vec4 v000001af4f277f30_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001af4f1b3500;
T_26 ;
    %wait E_000001af4f20fa30;
    %load/vec4 v000001af4f27e040_0;
    %assign/vec4 v000001af4f27e2c0_0, 0;
    %load/vec4 v000001af4f27cf60_0;
    %assign/vec4 v000001af4f27d6e0_0, 0;
    %load/vec4 v000001af4f27d460_0;
    %assign/vec4 v000001af4f27d140_0, 0;
    %load/vec4 v000001af4f27e360_0;
    %assign/vec4 v000001af4f27e180_0, 0;
    %load/vec4 v000001af4f27d280_0;
    %assign/vec4 v000001af4f27dfa0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000001af4f1b99a0;
T_27 ;
    %wait E_000001af4f20dd30;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001af4f279150_0, 0;
    %load/vec4 v000001af4f2786b0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001af4f277490_0, 0;
    %load/vec4 v000001af4f2786b0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001af4f279330_0, 0;
    %load/vec4 v000001af4f277490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001af4f279150_0, 0;
T_27.0 ;
    %load/vec4 v000001af4f2791f0_0;
    %assign/vec4 v000001af4f2778f0_0, 0;
    %load/vec4 v000001af4f279290_0;
    %assign/vec4 v000001af4f278570_0, 0;
    %load/vec4 v000001af4f278610_0;
    %assign/vec4 v000001af4f27b450_0, 0;
    %load/vec4 v000001af4f2791f0_0;
    %assign/vec4 v000001af4f27a4b0_0, 0;
    %load/vec4 v000001af4f277990_0;
    %assign/vec4 v000001af4f27bef0_0, 0;
    %load/vec4 v000001af4f2786b0_0;
    %assign/vec4 v000001af4f27b1d0_0, 0;
    %load/vec4 v000001af4f27b6d0_0;
    %assign/vec4 v000001af4f2790b0_0, 0;
    %vpi_call 9 36 "$display", "Read Data %d  |  MA LD_result %d | MAR %d", v000001af4f27b6d0_0, v000001af4f2790b0_0, v000001af4f2778f0_0 {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001af4f2889a0;
T_28 ;
    %wait E_000001af4f20fa30;
    %load/vec4 v000001af4f28a5e0_0;
    %assign/vec4 v000001af4f28aae0_0, 0;
    %load/vec4 v000001af4f28a860_0;
    %assign/vec4 v000001af4f28af40_0, 0;
    %load/vec4 v000001af4f28a540_0;
    %assign/vec4 v000001af4f28b1c0_0, 0;
    %load/vec4 v000001af4f28a2c0_0;
    %assign/vec4 v000001af4f28a040_0, 0;
    %load/vec4 v000001af4f28a900_0;
    %assign/vec4 v000001af4f28b260_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_000001af4f156da0;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af4f28ee20_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001af4f28ee20_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_000001af4f204090;
T_30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001af4f28ec40_0, 0, 1;
T_30.0 ;
    %delay 5000, 0;
    %load/vec4 v000001af4f28ec40_0;
    %inv;
    %store/vec4 v000001af4f28ec40_0, 0, 1;
    %jmp T_30.0;
    %end;
    .thread T_30;
    .scope S_000001af4f204090;
T_31 ;
    %vpi_call 3 121 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 3 122 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001af4f204090 {0 0 0};
    %end;
    .thread T_31;
    .scope S_000001af4f204090;
T_32 ;
    %delay 150000, 0;
    %vpi_call 3 129 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "./mux_2x1.v";
    ".\processor_tb.v";
    ".\processor.v";
    "./ALU_cycle.v";
    "./ALU_Module.v";
    "./branchUnit.v";
    "./4_bit_mux2x1.v";
    "./MA_Cycle.v";
    "./OF_Cycle.v";
    "./Calculate_Immx_Branchtarget.v";
    "./ControlUnit.v";
    "./memory.v";
    "./EX_MA_Latch.v";
    "./IF_cycle.v";
    "./instructionMemory.v";
    "./IF_OF_latch.v";
    "./MA_RW_latch.v";
    "./OF_EX_latch.v";
    "./registerFile.v";
