{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594622118236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition " "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594622118241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 13 02:35:18 2020 " "Processing started: Mon Jul 13 02:35:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594622118241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622118241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_lab -c qsys_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_lab -c qsys_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622118241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594622120790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594622120790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab-rtl " "Found design unit 1: qsys_lab-rtl" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128602 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab " "Found entity 1: qsys_lab" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_rst_controller-rtl " "Found design unit 1: qsys_lab_rst_controller-rtl" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128604 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_rst_controller " "Found entity 1: qsys_lab_rst_controller" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qsys_lab_rst_controller_001-rtl " "Found design unit 1: qsys_lab_rst_controller_001-rtl" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128605 ""} { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_rst_controller_001 " "Found entity 1: qsys_lab_rst_controller_001" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_irq_mapper_001 " "Found entity 1: qsys_lab_irq_mapper_001" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_irq_mapper " "Found entity 1: qsys_lab_irq_mapper" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1 " "Found entity 1: qsys_lab_mm_interconnect_1" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_lab_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_rsp_mux " "Found entity 1: qsys_lab_mm_interconnect_1_rsp_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128623 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_rsp_demux " "Found entity 1: qsys_lab_mm_interconnect_1_rsp_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_cmd_mux " "Found entity 1: qsys_lab_mm_interconnect_1_cmd_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_cmd_demux " "Found entity 1: qsys_lab_mm_interconnect_1_cmd_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128634 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128634 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128634 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128634 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128652 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_router_002_default_decode " "Found entity 1: qsys_lab_mm_interconnect_1_router_002_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128656 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_1_router_002 " "Found entity 2: qsys_lab_mm_interconnect_1_router_002" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128657 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_1_router_default_decode " "Found entity 1: qsys_lab_mm_interconnect_1_router_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128658 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_1_router " "Found entity 2: qsys_lab_mm_interconnect_1_router" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0 " "Found entity 1: qsys_lab_mm_interconnect_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_lab_mm_interconnect_0_rsp_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_lab_mm_interconnect_0_rsp_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_lab_mm_interconnect_0_cmd_mux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_lab_mm_interconnect_0_cmd_demux" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_lab_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128680 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_0_router_002 " "Found entity 2: qsys_lab_mm_interconnect_0_router_002" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_lab_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_lab_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_lab_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594622128681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_lab_mm_interconnect_0_router_default_decode" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128682 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_lab_mm_interconnect_0_router " "Found entity 2: qsys_lab_mm_interconnect_0_router" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0 " "Found entity 1: qsys_lab_hps_0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_hps_io " "Found entity 1: qsys_lab_hps_0_hps_io" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_hps_io_border " "Found entity 1: qsys_lab_hps_0_hps_io_border" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_hps_0_fpga_interfaces " "Found entity 1: qsys_lab_hps_0_fpga_interfaces" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_SWITCHES " "Found entity 1: qsys_lab_SWITCHES" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SWITCHES.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SWITCHES.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_SRAM " "Found entity 1: qsys_lab_SRAM" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_PUSHBUTTONS " "Found entity 1: qsys_lab_PUSHBUTTONS" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_PUSHBUTTONS.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_PUSHBUTTONS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_LEDS " "Found entity 1: qsys_lab_LEDS" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_LEDS.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_HEX5_HEX4 " "Found entity 1: qsys_lab_HEX5_HEX4" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_HEX5_HEX4.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_lab/synthesis/submodules/qsys_lab_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_lab/synthesis/submodules/qsys_lab_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_lab_HEX3_HEX0 " "Found entity 1: qsys_lab_HEX3_HEX0" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_HEX3_HEX0.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128767 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1594622128769 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_lab " "Elaborating entity \"qsys_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594622128889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_HEX3_HEX0 qsys_lab_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"qsys_lab_HEX3_HEX0\" for hierarchy \"qsys_lab_HEX3_HEX0:hex3_hex0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hex3_hex0" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_HEX5_HEX4 qsys_lab_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"qsys_lab_HEX5_HEX4\" for hierarchy \"qsys_lab_HEX5_HEX4:hex5_hex4\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hex5_hex4" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_LEDS qsys_lab_LEDS:leds " "Elaborating entity \"qsys_lab_LEDS\" for hierarchy \"qsys_lab_LEDS:leds\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "leds" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_PUSHBUTTONS qsys_lab_PUSHBUTTONS:pushbuttons " "Elaborating entity \"qsys_lab_PUSHBUTTONS\" for hierarchy \"qsys_lab_PUSHBUTTONS:pushbuttons\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "pushbuttons" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_SRAM qsys_lab_SRAM:sram " "Elaborating entity \"qsys_lab_SRAM\" for hierarchy \"qsys_lab_SRAM:sram\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "sram" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "the_altsyncram" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_lab_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622128942 ""}  } { { "qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_SRAM.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594622128942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghj1 " "Found entity 1: altsyncram_ghj1" {  } { { "db/altsyncram_ghj1.tdf" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/db/altsyncram_ghj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622128981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622128981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghj1 qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ghj1:auto_generated " "Elaborating entity \"altsyncram_ghj1\" for hierarchy \"qsys_lab_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_ghj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_SWITCHES qsys_lab_SWITCHES:switches " "Elaborating entity \"qsys_lab_SWITCHES\" for hierarchy \"qsys_lab_SWITCHES:switches\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "switches" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0 qsys_lab_hps_0:hps_0 " "Elaborating entity \"qsys_lab_hps_0\" for hierarchy \"qsys_lab_hps_0:hps_0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "hps_0" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_fpga_interfaces qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"qsys_lab_hps_0_fpga_interfaces\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "fpga_interfaces" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622128999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_hps_io qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io " "Elaborating entity \"qsys_lab_hps_0_hps_io\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" "hps_io" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_hps_0_hps_io_border qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border " "Elaborating entity \"qsys_lab_hps_0_hps_io_border\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" "border" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_hps_0_hps_io_border.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129021 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594622129021 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594622129021 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129024 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622129028 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129030 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1594622129036 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594622129036 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594622129036 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594622129036 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594622129040 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594622129040 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129042 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..176\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..176\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594622129045 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[143..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[143..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594622129045 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594622129045 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594622129045 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594622129045 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622129157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622129157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622129157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622129157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622129157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622129157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622129157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594622129157 ""}  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594622129157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594622129191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622129191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594622129302 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594622129302 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594622129302 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594622129302 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594622129302 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594622129302 "|qsys_lab|qsys_lab_hps_0:hps_0|qsys_lab_hps_0_hps_io:hps_io|qsys_lab_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"qsys_lab_hps_0:hps_0\|qsys_lab_hps_0_hps_io:hps_io\|qsys_lab_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "qsys_lab/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0 qsys_lab_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_lab_mm_interconnect_0\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "mm_interconnect_0" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_translator" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rsp_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent_rsp_fifo" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_s1_agent_rdata_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_agent_rdata_fifo" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router " "Elaborating entity \"qsys_lab_mm_interconnect_0_router\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "router" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_default_decode qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\|qsys_lab_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router:router\|qsys_lab_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_002 qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_002\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "router_002" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_router_002_default_decode qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\|qsys_lab_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_router_002:router_002\|qsys_lab_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_burst_adapter" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_cmd_demux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_lab_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_cmd_mux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_lab_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_rsp_demux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_lab_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_rsp_mux qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_lab_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_rsp_width_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_rsp_width_adapter" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129424 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594622129427 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594622129427 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594622129427 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "sram_s1_cmd_width_adapter" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129431 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594622129433 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594622129433 "|qsys_lab|qsys_lab_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_avalon_st_adapter qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_lab_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_lab_mm_interconnect_0:mm_interconnect_0\|qsys_lab_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_lab_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1 qsys_lab_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"qsys_lab_mm_interconnect_1\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "mm_interconnect_1" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "leds_s1_translator" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:leds_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:leds_s1_agent\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "leds_s1_agent" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:leds_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:leds_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "leds_s1_agent_rsp_fifo" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router " "Elaborating entity \"qsys_lab_mm_interconnect_1_router\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "router" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_default_decode qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\|qsys_lab_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router:router\|qsys_lab_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_002 qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_002\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "router_002" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_router_002_default_decode qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\|qsys_lab_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_lab_mm_interconnect_1_router_002_default_decode\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_router_002:router_002\|qsys_lab_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "leds_s1_burst_adapter" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:leds_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_cmd_demux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"qsys_lab_mm_interconnect_1_cmd_demux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_cmd_mux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"qsys_lab_mm_interconnect_1_cmd_mux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_rsp_demux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"qsys_lab_mm_interconnect_1_rsp_demux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_mm_interconnect_1_rsp_mux qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"qsys_lab_mm_interconnect_1_rsp_mux\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1.v" 2613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/qsys_lab_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_lab_mm_interconnect_1:mm_interconnect_1\|qsys_lab_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_irq_mapper qsys_lab_irq_mapper:irq_mapper " "Elaborating entity \"qsys_lab_irq_mapper\" for hierarchy \"qsys_lab_irq_mapper:irq_mapper\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "irq_mapper" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_irq_mapper_001 qsys_lab_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"qsys_lab_irq_mapper_001\" for hierarchy \"qsys_lab_irq_mapper_001:irq_mapper_001\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "irq_mapper_001" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_rst_controller qsys_lab_rst_controller:rst_controller " "Elaborating entity \"qsys_lab_rst_controller\" for hierarchy \"qsys_lab_rst_controller:rst_controller\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "rst_controller" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller.vhd" "rst_controller" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_lab_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_lab/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_lab_rst_controller_001 qsys_lab_rst_controller_001:rst_controller_001 " "Elaborating entity \"qsys_lab_rst_controller_001\" for hierarchy \"qsys_lab_rst_controller_001:rst_controller_001\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "rst_controller_001" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129831 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req qsys_lab_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at qsys_lab_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594622129831 "|qsys_lab|qsys_lab_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_lab_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622129834 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594622134633 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO0~synth " "Node \"hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO1~synth " "Node \"hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO2~synth " "Node \"hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_qspi_inst_IO3~synth " "Node \"hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_CMD~synth " "Node \"hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D0~synth " "Node \"hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D1~synth " "Node \"hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D2~synth " "Node \"hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_sdio_inst_D3~synth " "Node \"hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D0~synth " "Node \"hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D1~synth " "Node \"hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D2~synth " "Node \"hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D3~synth " "Node \"hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D4~synth " "Node \"hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D5~synth " "Node \"hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D6~synth " "Node \"hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_usb1_inst_D7~synth " "Node \"hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[32\]~synth " "Node \"memory_mem_dq\[32\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[33\]~synth " "Node \"memory_mem_dq\[33\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[34\]~synth " "Node \"memory_mem_dq\[34\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[35\]~synth " "Node \"memory_mem_dq\[35\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[36\]~synth " "Node \"memory_mem_dq\[36\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[37\]~synth " "Node \"memory_mem_dq\[37\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[38\]~synth " "Node \"memory_mem_dq\[38\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[39\]~synth " "Node \"memory_mem_dq\[39\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[4\]~synth " "Node \"memory_mem_dqs\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 82 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[4\]~synth " "Node \"memory_mem_dqs_n\[4\]~synth\"" {  } { { "qsys_lab/synthesis/qsys_lab.vhd" "" { Text "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/qsys_lab/synthesis/qsys_lab.vhd" 83 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594622136121 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1594622136121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622136316 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "436 " "436 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594622137620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "qsys_lab_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"qsys_lab_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622137849 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ECSE325_QSYS 24 " "Ignored 24 assignments for entity \"ECSE325_QSYS\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ECSE325_QSYS -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ECSE325_QSYS -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138483 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1594622138483 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "qsys_tutorial 24 " "Ignored 24 assignments for entity \"qsys_tutorial\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity qsys_tutorial -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity qsys_tutorial -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity qsys_tutorial -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1594622138484 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1594622138484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Raymond Yang/Desktop/FPGA/Lab5/output_files/qsys_lab.map.smsg " "Generated suppressed messages file C:/Users/Raymond Yang/Desktop/FPGA/Lab5/output_files/qsys_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622138950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "14 0 0 0 0 " "Adding 14 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594622296491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594622296491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3777 " "Implemented 3777 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594622297012 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594622297012 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1594622297012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2755 " "Implemented 2755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594622297012 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1594622297012 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1594622297012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594622297012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5154 " "Peak virtual memory: 5154 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594622297106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 13 02:38:17 2020 " "Processing ended: Mon Jul 13 02:38:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594622297106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594622297106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:09 " "Total CPU time (on all processors): 00:03:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594622297106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594622297106 ""}
