# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Intellight_Accelerator_1.0/hdl/SD.v" \

sv xil_defaultlib  \
"../../../../edit_Intellight_Accelerator_v1_0.srcs/sim_1/new/SD_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
