// Seed: 2479415728
module module_0 (
    input wor id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4
);
  supply0 id_5;
  assign id_5 = id_0;
  assign id_5[1-1'b0] = id_2;
  logic id_6;
  assign id_4 = 1;
endmodule
`timescale 1ps / 1ps
