<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>About · Sankalpa Hota</title>
  <meta name="description" content="Who I am, why I build, and what I care about." />
  <link rel="preconnect" href="https://fonts.googleapis.com" />
  <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin />
  <link href="https://fonts.googleapis.com/css2?family=Cormorant+Garamond:ital,wght@0,400;0,600;1,400&family=DM+Sans:wght@400;500&display=swap" rel="stylesheet" />
  <link rel="stylesheet" href="css/main.css" />
</head>
<body>
  <div class="page">
    <div id="site-header-placeholder"></div>
    <main id="main">
      <!-- Update: about text and CTA in the section below -->
      <h1 class="page-title">About</h1>
      <p class="page-lead">Who I am, why I build, and what I care about.</p>

      <section class="section">
        <h2>Why I build</h2>
        <p class="pullquote">I'm wired for the gap between silicon and systems. That's where RTL meets reality.</p>
        <div class="narrative">
          <p>MS ECE from UC San Diego, B.Tech from NIT Rourkela. My stack spans C++, CUDA, Python, PyTorch, and the full IC flow: RTL (Verilog/SystemVerilog), UVM verification, STA, physical design, layout. I've taped out low-power CNN ASICs, data encryption cores for Flash, and MIPS-based designs. At Micron I lived in the firmware-hardware boundary: IP design, reliability, validation for next-gen SSDs and microSD. PCIe Gen5, NVMe 2.0, 3D NAND, DDR4, LPDDR5, FTL. Three US patents in the pipeline on high-performance memory architecture.</p>
          <p>What keeps me going is <strong>smarter silicon</strong>. IC design that scales. AI infrastructure that fits in memory and at the edge. I'm drawn to startups for the same reason: first principles, fast iteration, building what doesn't exist yet.</p>
          <p>I care about clear interfaces between blocks, readable RTL, and verification that actually catches bugs. Off the keyboard I follow F1, run, and good coffee.</p>
        </div>
      </section>

      <section class="section">
        <h2>Ideas I care about</h2>
        <ul class="skills-pills">
          <li>Hardware that scales</li>
          <li>AI silicon &amp; memory</li>
          <li>RTL → GDS that actually closes</li>
          <li>Protocols done right (PCIe, NVMe)</li>
          <li>Startups and first principles</li>
          <li>Verification that ships</li>
          <li>Open tools and reproducible flows</li>
        </ul>
      </section>

      <section class="section about-cta">
        <p>Want to talk silicon, systems, or what you're building?</p>
        <a href="mailto:sankalpahota503@gmail.com" class="btn btn-outline">Get in touch</a>
        <p class="sync-note" style="margin-top: 1rem;">For the latest, <a href="https://linkedin.com/in/sankalpa-hota-86937517a/" target="_blank" rel="noopener">LinkedIn</a>.</p>
      </section>
    </main>
    <div id="site-footer-placeholder"></div>
  </div>
  <script src="js/layout.js"></script>
  <script src="js/scroll-header.js"></script>
  <script src="js/data/knowledge.js"></script>
  <script src="js/chatbot.js"></script>
</body>
</html>
