# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do seq_ckt_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/IntelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/task\ 1b/seq_ckt {E:/task 1b/seq_ckt/seq_block_verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:05 on Nov 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/task 1b/seq_ckt" E:/task 1b/seq_ckt/seq_block_verilog.v 
# -- Compiling module seq_block_verilog
# 
# Top level modules:
# 	seq_block_verilog
# End time: 13:58:05 on Nov 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/task\ 1b/seq_ckt {E:/task 1b/seq_ckt/T_ff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:05 on Nov 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/task 1b/seq_ckt" E:/task 1b/seq_ckt/T_ff.v 
# -- Compiling module T_ff
# 
# Top level modules:
# 	T_ff
# End time: 13:58:05 on Nov 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/task\ 1b/seq_ckt/simulation/modelsim {E:/task 1b/seq_ckt/simulation/modelsim/seq_ckt_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:05 on Nov 02,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/task 1b/seq_ckt/simulation/modelsim" E:/task 1b/seq_ckt/simulation/modelsim/seq_ckt_tb.v 
# -- Compiling module seq_ckt_tb
# 
# Top level modules:
# 	seq_ckt_tb
# End time: 13:58:05 on Nov 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  seq_ckt_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" seq_ckt_tb 
# Start time: 13:58:05 on Nov 02,2021
# Loading work.seq_ckt_tb
# Loading work.seq_block_verilog
# Loading work.T_ff
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 4000 ps
# No errors encountered, congratulations!
# End time: 14:11:49 on Nov 02,2021, Elapsed time: 0:13:44
# Errors: 0, Warnings: 0
