Rแบฅt chuแบฉn! Phแบงn **1.9 โ Circuit Design** trong sรกch *CMOS VLSI Design* lร phแบงn **chuyแปn tแปซ logic gate sang mแบกch transistor thแปฑc tแบฟ**, hay cรฒn gแปi lร **mแปฉc transistor-level**.

---

## ๐ง **Mแปฅc tiรชu cแปงa Circuit Design (1.9)**:

> *Biแบฟn cรกc logic gate (AND, OR, ALU...) thรnh mแบกch transistor cแปฅ thแป* โ NMOS, PMOS.
> *Tแปi ฦฐu vแป tแปc ฤแป, cรดng suแบฅt, diแปn tรญch khi cแบงn*.

---

## ๐ Nแปi dung chรญnh trong phแบงn 1.9:

---

### โ 1. **Tแปซ Logic โ Transistor**

| Logic gate | Mแบกch CMOS tฦฐฦกng แปฉng                |
| ---------- | ---------------------------------- |
| Inverter   | 1 PMOS + 1 NMOS                    |
| NAND       | 2 PMOS song song + 2 NMOS nแปi tiแบฟp |
| NOR        | 2 PMOS nแปi tiแบฟp + 2 NMOS song song |

๐ง **Nguyรชn tแบฏc CMOS logic**:

* **PMOS kรฉo lรชn Vdd** (active khi ฤแบงu vรo lร 0)
* **NMOS kรฉo xuแปng GND** (active khi ฤแบงu vรo lร 1)
* PMOS vร NMOS ฤฦฐแปฃc thiแบฟt kแบฟ **bรน nhau** ฤแป ฤแบงu ra luรดn xรกc ฤแปnh (logic 1 hoแบทc 0)

---

### โ 2. **Static CMOS vs Dynamic Logic**

| Kiแปu mแบกch     | ฦฏu ฤiแปm              | Nhฦฐแปฃc ฤiแปm                      |
| ------------- | -------------------- | ------------------------------- |
| Static CMOS   | แปn ฤแปnh, dแป thiแบฟt kแบฟ | Tแปn diแปn tรญch, nhiแปu transistor |
| Dynamic logic | Nhanh, nhแป gแปn       | Nhแบกy nhiแปu, khรณ thiแบฟt kแบฟ        |

๐ **Static CMOS** lร phแป biแบฟn nhแบฅt โ dรนng inverter, NAND, NOR bแบฑng CMOS truyแปn thแปng.

---

### โ 3. **Sizing Transistor (tแปi ฦฐu kรญch thฦฐแปc)**

* **PMOS chแบญm hฦกn NMOS** โ phแบฃi **to hฦกn** ฤแป cรขn bแบฑng
* ฤฦกn vแป chuแบฉn lร **W/L** (width/length)
* Vรญ dแปฅ: NMOS W/L = 1 thรฌ PMOS W/L = 2 hoแบทc 2.5 ฤแป cรขn bแบฑng tแปc ฤแป

---

### โ 4. **Circuit-Level Simulation**

* Dรนng **SPICE** hoแบทc **HSPICE** ฤแป mรด phแปng tรญn hiแปu analog thแปฑc tแบฟ:

  * Delay (tฤng/giแบฃm)
  * Noise, overshoot
  * Cรดng suแบฅt tiรชu thแปฅ

๐ **Logic ฤรบng โ Mแบกch chแบกy tแปt** nแบฟu khรดng kiแปm tra mแปฉc transistor.

---

### โ 5. **Cรดng cแปฅ dรนng trong circuit design:**

* **Ngรดn ngแปฏ mรด tแบฃ mแบกch analog**: SPICE
* **Layout cรดng nghแป CMOS**: Virtuoso (Cadence), Magic
* **Kiแปm tra DRV/Timing**: Calibre, Spectre

---

## ๐ง Vรญ dแปฅ: CMOS Inverter

```
   Vdd
    |
   PMOS
    |
    +-----> OUT
    |
   NMOS
    |
   GND
```

* Nแบฟu IN = 0 โ PMOS dแบซn, NMOS tแบฏt โ OUT = 1
* Nแบฟu IN = 1 โ PMOS tแบฏt, NMOS dแบซn โ OUT = 0

๐ ฤรขy lร **mแบกch nแปn tแบฃng** cho mแปi logic gate khรกc.

---

## ๐ง Tรณm gแปn:

| Mแปฉc            | Bแบกn lรm gรฌ?                          | Cรดng cแปฅ         |
| -------------- | ------------------------------------ | --------------- |
| Logic Design   | AND, OR, FSM                         | Verilog         |
| Circuit Design | Sแปญ dแปฅng NMOS, PMOS ฤแป tแบกo logic gate | SPICE, Virtuoso |

---

Bแบกn muแปn mรฌnh:

* Vแบฝ sฦก ฤแป transistor cแปงa NAND, NOR?
* Viแบฟt mแบกch SPICE mแบซu?
* Hฦฐแปng dแบซn design 1 gate trong layout?

Bแบกn chแปn hฦฐแปng nรo ฤแป ฤรo sรขu?
