-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_append_payload_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tx_rethShift2payFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    tx_rethShift2payFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_rethShift2payFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_rethShift2payFifo_empty_n : IN STD_LOGIC;
    tx_rethShift2payFifo_read : OUT STD_LOGIC;
    tx_aethShift2payFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    tx_aethShift2payFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_aethShift2payFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_aethShift2payFifo_empty_n : IN STD_LOGIC;
    tx_aethShift2payFifo_read : OUT STD_LOGIC;
    tx_exh2payFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    tx_exh2payFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_exh2payFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_exh2payFifo_empty_n : IN STD_LOGIC;
    tx_exh2payFifo_read : OUT STD_LOGIC;
    tx_rawPayFifo_dout : IN STD_LOGIC_VECTOR (127 downto 0);
    tx_rawPayFifo_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_rawPayFifo_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_rawPayFifo_empty_n : IN STD_LOGIC;
    tx_rawPayFifo_read : OUT STD_LOGIC;
    tx_packetInfoFifo_dout : IN STD_LOGIC_VECTOR (2 downto 0);
    tx_packetInfoFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_packetInfoFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_packetInfoFifo_empty_n : IN STD_LOGIC;
    tx_packetInfoFifo_read : OUT STD_LOGIC;
    tx_exh2shiftFifo_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    tx_exh2shiftFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_exh2shiftFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_exh2shiftFifo_full_n : IN STD_LOGIC;
    tx_exh2shiftFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_append_payload_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_0_1 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_0_2 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_0_3 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_0_4 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_267_i_nbreadreq_fu_86_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op35_read_state1 : BOOLEAN;
    signal tmp_266_i_nbreadreq_fu_100_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op44_read_state1 : BOOLEAN;
    signal tmp_i_268_nbreadreq_fu_114_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op60_read_state1 : BOOLEAN;
    signal tmp_265_i_nbreadreq_fu_128_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op78_read_state1 : BOOLEAN;
    signal tmp_i_nbreadreq_fu_142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op88_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal state_6_load_reg_385 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_267_i_reg_400 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op98_write_state2 : BOOLEAN;
    signal tmp_266_i_reg_412 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op102_write_state2 : BOOLEAN;
    signal tmp_i_268_reg_434 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_reg_444 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op103_write_state2 : BOOLEAN;
    signal info_hasPayload_load_reg_396 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op105_write_state2 : BOOLEAN;
    signal info_isAETH_load_reg_392 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op108_write_state2 : BOOLEAN;
    signal tmp_265_i_reg_448 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op109_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal state_6 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal firstPayload : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal info_isAETH : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal info_hasPayload : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal prevWord_data_V_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tx_packetInfoFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_exh2payFifo_blk_n : STD_LOGIC;
    signal tx_exh2shiftFifo_blk_n : STD_LOGIC;
    signal tx_aethShift2payFifo_blk_n : STD_LOGIC;
    signal tx_rethShift2payFifo_blk_n : STD_LOGIC;
    signal tx_rawPayFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal info_isAETH_load_load_fu_191_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal info_hasPayload_load_load_fu_195_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_rethShift2payFifo_read_reg_404 : STD_LOGIC_VECTOR (127 downto 0);
    signal currWord_data_V_fu_213_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_229_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal firstPayload_load_load_fu_187_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_429 : STD_LOGIC_VECTOR (8 downto 0);
    signal tx_exh2payFifo_read_reg_438 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_89_fu_273_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tx_rawPayFifo_read_reg_452 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_phi_mux_storemerge_i_phi_fu_166_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_i_reg_163 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_sendWord_data_V_16_reg_174 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1444_fu_287_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1410_fu_349_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal currWord_last_V_26_fu_199_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_25_fu_217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal currWord_last_V_fu_297_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1408_fu_317_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1423_fu_263_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1476_fu_370_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_92_fu_375_p4 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_86_fu_321_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_363_p3 : STD_LOGIC_VECTOR (72 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_278 : BOOLEAN;
    signal ap_condition_257 : BOOLEAN;
    signal ap_condition_292 : BOOLEAN;
    signal ap_condition_274 : BOOLEAN;
    signal ap_condition_111 : BOOLEAN;
    signal ap_condition_299 : BOOLEAN;
    signal ap_condition_304 : BOOLEAN;
    signal ap_condition_308 : BOOLEAN;
    signal ap_condition_314 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_const_boolean_1 = ap_condition_292)) then 
                    ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174 <= currWord_data_V_fu_213_p1;
                elsif ((ap_const_boolean_1 = ap_condition_257)) then 
                    ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174 <= p_Result_s_fu_229_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174 <= ap_phi_reg_pp0_iter0_sendWord_data_V_16_reg_174;
                end if;
            end if; 
        end if;
    end process;

    firstPayload_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_const_boolean_1 = ap_condition_111)) then 
                    firstPayload <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_257)) then 
                    firstPayload <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    state_6_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_const_boolean_1 = ap_condition_111)) then 
                    state_6 <= select_ln1410_fu_349_p3;
                elsif ((ap_const_boolean_1 = ap_condition_314)) then 
                    state_6 <= ap_const_lv3_0_4;
                elsif ((ap_const_boolean_1 = ap_condition_278)) then 
                    state_6 <= zext_ln1444_fu_287_p1;
                elsif ((ap_const_boolean_1 = ap_condition_308)) then 
                    state_6 <= ap_const_lv3_0_3;
                elsif ((ap_const_boolean_1 = ap_condition_304)) then 
                    state_6 <= ap_const_lv3_0_2;
                elsif ((ap_const_boolean_1 = ap_condition_299)) then 
                    state_6 <= ap_const_lv3_0_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((state_6 = ap_const_lv3_4)) and not((state_6 = ap_const_lv3_1)) and not((state_6 = ap_const_lv3_2)) and not((state_6 = ap_const_lv3_3)) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_142_p3 = ap_const_lv1_1))) then
                info_hasPayload <= tx_packetInfoFifo_dout(2 downto 2);
                info_isAETH <= trunc_ln1408_fu_317_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                info_hasPayload_load_reg_396 <= info_hasPayload;
                info_isAETH_load_reg_392 <= info_isAETH;
                state_6_load_reg_385 <= state_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_268_nbreadreq_fu_114_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                prevWord_data_V_3 <= trunc_ln1423_fu_263_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_6 = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_265_i_reg_448 <= tmp_265_i_nbreadreq_fu_128_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_6 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_266_i_reg_412 <= tmp_266_i_nbreadreq_fu_100_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_6 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_267_i_reg_400 <= tmp_267_i_nbreadreq_fu_86_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_268_nbreadreq_fu_114_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_89_reg_444 <= tx_exh2payFifo_dout(72 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_6 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_268_reg_434 <= tmp_i_268_nbreadreq_fu_114_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_266_i_nbreadreq_fu_100_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_429 <= tx_aethShift2payFifo_dout(72 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op60_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tx_exh2payFifo_read_reg_438 <= tx_exh2payFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op78_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tx_rawPayFifo_read_reg_452 <= tx_rawPayFifo_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tx_rethShift2payFifo_read_reg_404 <= tx_rethShift2payFifo_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_rethShift2payFifo_empty_n, ap_predicate_op35_read_state1, tx_aethShift2payFifo_empty_n, ap_predicate_op44_read_state1, tx_exh2payFifo_empty_n, ap_predicate_op60_read_state1, tx_rawPayFifo_empty_n, ap_predicate_op78_read_state1, tx_packetInfoFifo_empty_n, ap_predicate_op88_read_state1, ap_done_reg, tx_exh2shiftFifo_full_n, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op103_write_state2, ap_predicate_op105_write_state2, ap_predicate_op108_write_state2, ap_predicate_op109_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op109_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op108_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op105_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op103_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op102_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op98_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op78_read_state1 = ap_const_boolean_1) and (tx_rawPayFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op60_read_state1 = ap_const_boolean_1) and (tx_exh2payFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (tx_aethShift2payFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (tx_rethShift2payFifo_empty_n = ap_const_logic_0)) or ((tx_packetInfoFifo_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_rethShift2payFifo_empty_n, ap_predicate_op35_read_state1, tx_aethShift2payFifo_empty_n, ap_predicate_op44_read_state1, tx_exh2payFifo_empty_n, ap_predicate_op60_read_state1, tx_rawPayFifo_empty_n, ap_predicate_op78_read_state1, tx_packetInfoFifo_empty_n, ap_predicate_op88_read_state1, ap_done_reg, tx_exh2shiftFifo_full_n, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op103_write_state2, ap_predicate_op105_write_state2, ap_predicate_op108_write_state2, ap_predicate_op109_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op109_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op108_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op105_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op103_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op102_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op98_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op78_read_state1 = ap_const_boolean_1) and (tx_rawPayFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op60_read_state1 = ap_const_boolean_1) and (tx_exh2payFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (tx_aethShift2payFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (tx_rethShift2payFifo_empty_n = ap_const_logic_0)) or ((tx_packetInfoFifo_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tx_rethShift2payFifo_empty_n, ap_predicate_op35_read_state1, tx_aethShift2payFifo_empty_n, ap_predicate_op44_read_state1, tx_exh2payFifo_empty_n, ap_predicate_op60_read_state1, tx_rawPayFifo_empty_n, ap_predicate_op78_read_state1, tx_packetInfoFifo_empty_n, ap_predicate_op88_read_state1, ap_done_reg, tx_exh2shiftFifo_full_n, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op103_write_state2, ap_predicate_op105_write_state2, ap_predicate_op108_write_state2, ap_predicate_op109_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op109_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op108_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op105_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op103_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op102_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op98_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)))) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op78_read_state1 = ap_const_boolean_1) and (tx_rawPayFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op60_read_state1 = ap_const_boolean_1) and (tx_exh2payFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (tx_aethShift2payFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (tx_rethShift2payFifo_empty_n = ap_const_logic_0)) or ((tx_packetInfoFifo_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state1 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(tx_rethShift2payFifo_empty_n, ap_predicate_op35_read_state1, tx_aethShift2payFifo_empty_n, ap_predicate_op44_read_state1, tx_exh2payFifo_empty_n, ap_predicate_op60_read_state1, tx_rawPayFifo_empty_n, ap_predicate_op78_read_state1, tx_packetInfoFifo_empty_n, ap_predicate_op88_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op78_read_state1 = ap_const_boolean_1) and (tx_rawPayFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op60_read_state1 = ap_const_boolean_1) and (tx_exh2payFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (tx_aethShift2payFifo_empty_n = ap_const_logic_0)) or ((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (tx_rethShift2payFifo_empty_n = ap_const_logic_0)) or ((tx_packetInfoFifo_empty_n = ap_const_logic_0) and (ap_predicate_op88_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(tx_exh2shiftFifo_full_n, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op103_write_state2, ap_predicate_op105_write_state2, ap_predicate_op108_write_state2, ap_predicate_op109_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op109_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op108_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op105_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op103_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op102_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op98_write_state2 = ap_const_boolean_1) and (tx_exh2shiftFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_111_assign_proc : process(tmp_i_nbreadreq_fu_142_p3, state_6)
    begin
                ap_condition_111 <= (not((state_6 = ap_const_lv3_4)) and not((state_6 = ap_const_lv3_1)) and not((state_6 = ap_const_lv3_2)) and not((state_6 = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_142_p3 = ap_const_lv1_1));
    end process;


    ap_condition_257_assign_proc : process(tmp_266_i_nbreadreq_fu_100_p3, state_6, firstPayload_load_load_fu_187_p1)
    begin
                ap_condition_257 <= ((tmp_266_i_nbreadreq_fu_100_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_2) and (firstPayload_load_load_fu_187_p1 = ap_const_lv1_1));
    end process;


    ap_condition_274_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_274 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_278_assign_proc : process(tmp_i_268_nbreadreq_fu_114_p3, state_6, info_hasPayload_load_load_fu_195_p1, tmp_89_fu_273_p3)
    begin
                ap_condition_278 <= ((tmp_i_268_nbreadreq_fu_114_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_1) and (tmp_89_fu_273_p3 = ap_const_lv1_1) and (info_hasPayload_load_load_fu_195_p1 = ap_const_lv1_1));
    end process;


    ap_condition_292_assign_proc : process(tmp_266_i_nbreadreq_fu_100_p3, state_6, firstPayload_load_load_fu_187_p1)
    begin
                ap_condition_292 <= ((tmp_266_i_nbreadreq_fu_100_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_2) and (firstPayload_load_load_fu_187_p1 = ap_const_lv1_0));
    end process;


    ap_condition_299_assign_proc : process(tmp_267_i_nbreadreq_fu_86_p3, state_6, currWord_last_V_26_fu_199_p3)
    begin
                ap_condition_299 <= ((tmp_267_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_3) and (currWord_last_V_26_fu_199_p3 = ap_const_lv1_1));
    end process;


    ap_condition_304_assign_proc : process(tmp_266_i_nbreadreq_fu_100_p3, state_6, currWord_last_V_25_fu_217_p3)
    begin
                ap_condition_304 <= ((tmp_266_i_nbreadreq_fu_100_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_2) and (currWord_last_V_25_fu_217_p3 = ap_const_lv1_1));
    end process;


    ap_condition_308_assign_proc : process(tmp_i_268_nbreadreq_fu_114_p3, state_6, info_hasPayload_load_load_fu_195_p1, tmp_89_fu_273_p3)
    begin
                ap_condition_308 <= ((tmp_i_268_nbreadreq_fu_114_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_1) and (tmp_89_fu_273_p3 = ap_const_lv1_1) and (info_hasPayload_load_load_fu_195_p1 = ap_const_lv1_0));
    end process;


    ap_condition_314_assign_proc : process(tmp_265_i_nbreadreq_fu_128_p3, state_6, currWord_last_V_fu_297_p3)
    begin
                ap_condition_314 <= ((tmp_265_i_nbreadreq_fu_128_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_4) and (currWord_last_V_fu_297_p3 = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_i_phi_fu_166_p4_assign_proc : process(info_isAETH_load_load_fu_191_p1, ap_phi_reg_pp0_iter0_storemerge_i_reg_163, ap_condition_278)
    begin
        if ((ap_const_boolean_1 = ap_condition_278)) then
            if ((info_isAETH_load_load_fu_191_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_i_phi_fu_166_p4 <= ap_const_lv2_2;
            elsif ((info_isAETH_load_load_fu_191_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_i_phi_fu_166_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_storemerge_i_phi_fu_166_p4 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_163;
            end if;
        else 
            ap_phi_mux_storemerge_i_phi_fu_166_p4 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_163;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_sendWord_data_V_16_reg_174 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_storemerge_i_reg_163 <= "XX";

    ap_predicate_op102_write_state2_assign_proc : process(state_6_load_reg_385, tmp_266_i_reg_412)
    begin
                ap_predicate_op102_write_state2 <= ((tmp_266_i_reg_412 = ap_const_lv1_1) and (state_6_load_reg_385 = ap_const_lv3_2));
    end process;


    ap_predicate_op103_write_state2_assign_proc : process(state_6_load_reg_385, tmp_i_268_reg_434, tmp_89_reg_444)
    begin
                ap_predicate_op103_write_state2 <= ((tmp_89_reg_444 = ap_const_lv1_0) and (tmp_i_268_reg_434 = ap_const_lv1_1) and (state_6_load_reg_385 = ap_const_lv3_1));
    end process;


    ap_predicate_op105_write_state2_assign_proc : process(state_6_load_reg_385, tmp_i_268_reg_434, tmp_89_reg_444, info_hasPayload_load_reg_396)
    begin
                ap_predicate_op105_write_state2 <= ((info_hasPayload_load_reg_396 = ap_const_lv1_0) and (tmp_89_reg_444 = ap_const_lv1_1) and (tmp_i_268_reg_434 = ap_const_lv1_1) and (state_6_load_reg_385 = ap_const_lv3_1));
    end process;


    ap_predicate_op108_write_state2_assign_proc : process(state_6_load_reg_385, tmp_i_268_reg_434, tmp_89_reg_444, info_hasPayload_load_reg_396, info_isAETH_load_reg_392)
    begin
                ap_predicate_op108_write_state2 <= ((info_isAETH_load_reg_392 = ap_const_lv1_0) and (info_hasPayload_load_reg_396 = ap_const_lv1_1) and (tmp_89_reg_444 = ap_const_lv1_1) and (tmp_i_268_reg_434 = ap_const_lv1_1) and (state_6_load_reg_385 = ap_const_lv3_1));
    end process;


    ap_predicate_op109_write_state2_assign_proc : process(state_6_load_reg_385, tmp_265_i_reg_448)
    begin
                ap_predicate_op109_write_state2 <= ((tmp_265_i_reg_448 = ap_const_lv1_1) and (state_6_load_reg_385 = ap_const_lv3_4));
    end process;


    ap_predicate_op35_read_state1_assign_proc : process(tmp_267_i_nbreadreq_fu_86_p3, state_6)
    begin
                ap_predicate_op35_read_state1 <= ((tmp_267_i_nbreadreq_fu_86_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_3));
    end process;


    ap_predicate_op44_read_state1_assign_proc : process(tmp_266_i_nbreadreq_fu_100_p3, state_6)
    begin
                ap_predicate_op44_read_state1 <= ((tmp_266_i_nbreadreq_fu_100_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_2));
    end process;


    ap_predicate_op60_read_state1_assign_proc : process(tmp_i_268_nbreadreq_fu_114_p3, state_6)
    begin
                ap_predicate_op60_read_state1 <= ((tmp_i_268_nbreadreq_fu_114_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_1));
    end process;


    ap_predicate_op78_read_state1_assign_proc : process(tmp_265_i_nbreadreq_fu_128_p3, state_6)
    begin
                ap_predicate_op78_read_state1 <= ((tmp_265_i_nbreadreq_fu_128_p3 = ap_const_lv1_1) and (state_6 = ap_const_lv3_4));
    end process;


    ap_predicate_op88_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_142_p3, state_6)
    begin
                ap_predicate_op88_read_state1 <= (not((state_6 = ap_const_lv3_4)) and not((state_6 = ap_const_lv3_1)) and not((state_6 = ap_const_lv3_2)) and not((state_6 = ap_const_lv3_3)) and (tmp_i_nbreadreq_fu_142_p3 = ap_const_lv1_1));
    end process;


    ap_predicate_op98_write_state2_assign_proc : process(state_6_load_reg_385, tmp_267_i_reg_400)
    begin
                ap_predicate_op98_write_state2 <= ((tmp_267_i_reg_400 = ap_const_lv1_1) and (state_6_load_reg_385 = ap_const_lv3_3));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    currWord_data_V_fu_213_p1 <= tx_aethShift2payFifo_dout(64 - 1 downto 0);
    currWord_last_V_25_fu_217_p3 <= tx_aethShift2payFifo_dout(72 downto 72);
    currWord_last_V_26_fu_199_p3 <= tx_rethShift2payFifo_dout(72 downto 72);
    currWord_last_V_fu_297_p3 <= tx_rawPayFifo_dout(72 downto 72);
    firstPayload_load_load_fu_187_p1 <= firstPayload;
    info_hasPayload_load_load_fu_195_p1 <= info_hasPayload;
    info_isAETH_load_load_fu_191_p1 <= info_isAETH;
    p_Result_s_fu_229_p5 <= (currWord_data_V_fu_213_p1(63 downto 32) & prevWord_data_V_3);
    select_ln1410_fu_349_p3 <= 
        ap_const_lv3_1 when (tmp_86_fu_321_p3(0) = '1') else 
        ap_const_lv3_4;
    tmp_265_i_nbreadreq_fu_128_p3 <= (0=>(tx_rawPayFifo_empty_n), others=>'-');
    tmp_266_i_nbreadreq_fu_100_p3 <= (0=>(tx_aethShift2payFifo_empty_n), others=>'-');
    tmp_267_i_nbreadreq_fu_86_p3 <= (0=>(tx_rethShift2payFifo_empty_n), others=>'-');
    tmp_86_fu_321_p3 <= tx_packetInfoFifo_dout(1 downto 1);
    tmp_89_fu_273_p3 <= tx_exh2payFifo_dout(72 downto 72);
    
    tmp_92_fu_375_p4_proc : process(tx_exh2payFifo_read_reg_438)
    begin
        tmp_92_fu_375_p4 <= tx_exh2payFifo_read_reg_438;
        tmp_92_fu_375_p4(72) <= ap_const_lv1_0(0);
    end process;

    tmp_i_268_nbreadreq_fu_114_p3 <= (0=>(tx_exh2payFifo_empty_n), others=>'-');
    tmp_i_nbreadreq_fu_142_p3 <= (0=>(tx_packetInfoFifo_empty_n), others=>'-');
    tmp_s_fu_363_p3 <= (tmp_reg_429 & ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174);
    trunc_ln1408_fu_317_p1 <= tx_packetInfoFifo_dout(1 - 1 downto 0);
    trunc_ln1423_fu_263_p1 <= tx_exh2payFifo_dout(32 - 1 downto 0);

    tx_aethShift2payFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_aethShift2payFifo_empty_n, ap_predicate_op44_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            tx_aethShift2payFifo_blk_n <= tx_aethShift2payFifo_empty_n;
        else 
            tx_aethShift2payFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_aethShift2payFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op44_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op44_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_aethShift2payFifo_read <= ap_const_logic_1;
        else 
            tx_aethShift2payFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_exh2payFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_exh2payFifo_empty_n, ap_predicate_op60_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op60_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            tx_exh2payFifo_blk_n <= tx_exh2payFifo_empty_n;
        else 
            tx_exh2payFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_exh2payFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op60_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op60_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_exh2payFifo_read <= ap_const_logic_1;
        else 
            tx_exh2payFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_exh2shiftFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_exh2shiftFifo_full_n, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op103_write_state2, ap_predicate_op105_write_state2, ap_predicate_op108_write_state2, ap_predicate_op109_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op109_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op108_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op105_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op103_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)))) then 
            tx_exh2shiftFifo_blk_n <= tx_exh2shiftFifo_full_n;
        else 
            tx_exh2shiftFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_exh2shiftFifo_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op103_write_state2, ap_predicate_op105_write_state2, ap_predicate_op108_write_state2, ap_predicate_op109_write_state2, tx_rethShift2payFifo_read_reg_404, tx_exh2payFifo_read_reg_438, tx_rawPayFifo_read_reg_452, ap_block_pp0_stage0_01001, zext_ln1476_fu_370_p1, tmp_92_fu_375_p4)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op109_write_state2 = ap_const_boolean_1))) then 
            tx_exh2shiftFifo_din <= tx_rawPayFifo_read_reg_452;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op108_write_state2 = ap_const_boolean_1))) then 
            tx_exh2shiftFifo_din <= tmp_92_fu_375_p4;
        elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op105_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op103_write_state2 = ap_const_boolean_1)))) then 
            tx_exh2shiftFifo_din <= tx_exh2payFifo_read_reg_438;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op102_write_state2 = ap_const_boolean_1))) then 
            tx_exh2shiftFifo_din <= zext_ln1476_fu_370_p1;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_predicate_op98_write_state2 = ap_const_boolean_1))) then 
            tx_exh2shiftFifo_din <= tx_rethShift2payFifo_read_reg_404;
        else 
            tx_exh2shiftFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_exh2shiftFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op98_write_state2, ap_predicate_op102_write_state2, ap_predicate_op103_write_state2, ap_predicate_op105_write_state2, ap_predicate_op108_write_state2, ap_predicate_op109_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op109_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op108_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op105_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op103_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op102_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op98_write_state2 = ap_const_boolean_1)))) then 
            tx_exh2shiftFifo_write <= ap_const_logic_1;
        else 
            tx_exh2shiftFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_packetInfoFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_packetInfoFifo_empty_n, ap_predicate_op88_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (ap_predicate_op88_read_state1 = ap_const_boolean_1))) then 
            tx_packetInfoFifo_blk_n <= tx_packetInfoFifo_empty_n;
        else 
            tx_packetInfoFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_packetInfoFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op88_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op88_read_state1 = ap_const_boolean_1))) then 
            tx_packetInfoFifo_read <= ap_const_logic_1;
        else 
            tx_packetInfoFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_rawPayFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_rawPayFifo_empty_n, ap_predicate_op78_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op78_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            tx_rawPayFifo_blk_n <= tx_rawPayFifo_empty_n;
        else 
            tx_rawPayFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_rawPayFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op78_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op78_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_rawPayFifo_read <= ap_const_logic_1;
        else 
            tx_rawPayFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    tx_rethShift2payFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tx_rethShift2payFifo_empty_n, ap_predicate_op35_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            tx_rethShift2payFifo_blk_n <= tx_rethShift2payFifo_empty_n;
        else 
            tx_rethShift2payFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_rethShift2payFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op35_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op35_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_rethShift2payFifo_read <= ap_const_logic_1;
        else 
            tx_rethShift2payFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1444_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_storemerge_i_phi_fu_166_p4),3));
    zext_ln1476_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_363_p3),128));
end behav;
