Timing Analyzer report for rooth
Sun Feb 26 15:04:34 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'refer_clk'
 15. Slow 1200mV 85C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'refer_clk'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'refer_clk'
 26. Slow 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'refer_clk'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'refer_clk'
 36. Fast 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'refer_clk'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; rooth                                                   ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE10F17C8                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.85        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  32.6%      ;
;     Processor 3            ;  17.8%      ;
;     Processor 4            ;  17.5%      ;
;     Processors 5-6         ;   8.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; rooth.sdc     ; OK     ; Sun Feb 26 15:04:30 2023 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 2.000  ; 500.0 MHz ; 0.000 ; 1.000  ; 50.00      ; 1         ; 10          ;       ;        ;           ;            ; false    ; refer_clk ; clk_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; refer_clk                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                            ; { refer_clk }                                                ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 35.52 MHz ; 35.52 MHz       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 125.9 MHz ; 125.9 MHz       ; refer_clk                                                ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -26.157 ; -34752.041    ;
; refer_clk                                                ; -12.140 ; -720.473      ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
; refer_clk                                                ; 1.111 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.201 ; -1591.637     ;
; refer_clk                                                ; 9.656  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+---------+---------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.157 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.053     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.139 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.086     ; 28.054     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.130 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.105     ; 28.026     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.116 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 28.014     ;
; -26.093 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.350      ; 28.444     ;
; -26.075 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.369      ; 28.445     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.067 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.103     ; 27.965     ;
; -26.066 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.350      ; 28.417     ;
; -26.052 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.352      ; 28.405     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.035 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.107     ; 27.929     ;
; -26.003 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.352      ; 28.356     ;
; -25.971 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.348      ; 28.320     ;
; -25.956 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 27.875     ;
; -25.952 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 27.871     ;
; -25.951 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.082     ; 27.870     ;
; -25.948 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[30]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.101     ; 27.848     ;
+---------+---------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -12.140 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 14.448     ;
; -12.087 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 14.396     ;
; -12.079 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 14.388     ;
; -12.071 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 14.326     ;
; -11.954 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.219      ; 14.241     ;
; -11.886 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 14.188     ;
; -11.878 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.220      ; 14.166     ;
; -11.877 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.220      ; 14.165     ;
; -11.787 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 14.043     ;
; -11.782 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.223      ; 14.073     ;
; -11.728 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.243      ; 14.039     ;
; -11.717 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 14.025     ;
; -11.713 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.228      ; 14.009     ;
; -11.691 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[20]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 13.958     ;
; -11.678 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 13.948     ;
; -11.662 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.221      ; 13.951     ;
; -11.661 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.244      ; 13.973     ;
; -11.658 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 13.967     ;
; -11.653 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.244      ; 13.965     ;
; -11.650 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 13.959     ;
; -11.647 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 13.914     ;
; -11.645 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 13.947     ;
; -11.617 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 13.919     ;
; -11.602 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.220      ; 13.890     ;
; -11.602 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.905     ;
; -11.592 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.895     ;
; -11.584 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.887     ;
; -11.578 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.227      ; 13.873     ;
; -11.564 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.867     ;
; -11.558 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 13.826     ;
; -11.556 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.859     ;
; -11.520 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.239      ; 13.827     ;
; -11.517 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.229      ; 13.814     ;
; -11.486 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 13.788     ;
; -11.454 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.167      ; 13.689     ;
; -11.452 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.223      ; 13.743     ;
; -11.449 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.220      ; 13.737     ;
; -11.445 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.170      ; 13.683     ;
; -11.439 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 13.720     ;
; -11.425 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.728     ;
; -11.421 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 13.723     ;
; -11.417 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.720     ;
; -11.383 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.665     ;
; -11.376 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.234      ; 13.678     ;
; -11.364 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.216      ; 13.648     ;
; -11.360 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.663     ;
; -11.356 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.226      ; 13.650     ;
; -11.355 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.637     ;
; -11.353 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.223      ; 13.644     ;
; -11.352 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.655     ;
; -11.349 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 13.657     ;
; -11.337 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 13.604     ;
; -11.328 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.174      ; 13.570     ;
; -11.323 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.626     ;
; -11.321 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 13.589     ;
; -11.315 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.235      ; 13.618     ;
; -11.296 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 13.605     ;
; -11.294 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.243      ; 13.605     ;
; -11.292 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[3]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.221     ; 13.139     ;
; -11.288 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 13.597     ;
; -11.287 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.217      ; 13.572     ;
; -11.287 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.231      ; 13.586     ;
; -11.286 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 13.594     ;
; -11.284 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.228      ; 13.580     ;
; -11.280 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.167      ; 13.515     ;
; -11.269 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.551     ;
; -11.260 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.217      ; 13.545     ;
; -11.259 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.217      ; 13.544     ;
; -11.255 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 13.525     ;
; -11.246 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.525     ;
; -11.236 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.224      ; 13.528     ;
; -11.233 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.230      ; 13.531     ;
; -11.233 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.221      ; 13.522     ;
; -11.218 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.222      ; 13.508     ;
; -11.216 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.498     ;
; -11.215 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.223      ; 13.506     ;
; -11.214 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.240      ; 13.522     ;
; -11.206 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.485     ;
; -11.199 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[0]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.186      ; 13.453     ;
; -11.190 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.222      ; 13.480     ;
; -11.183 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.244      ; 13.495     ;
; -11.176 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.223      ; 13.467     ;
; -11.175 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 13.484     ;
; -11.175 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.244      ; 13.487     ;
; -11.174 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.453     ;
; -11.173 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.220      ; 13.461     ;
; -11.167 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.241      ; 13.476     ;
; -11.167 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.215      ; 13.450     ;
; -11.166 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.208      ; 13.442     ;
; -11.160 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.230      ; 13.458     ;
; -11.157 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.218      ; 13.443     ;
; -11.152 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.230      ; 13.450     ;
; -11.151 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.433     ;
; -11.149 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.227      ; 13.444     ;
; -11.139 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 13.417     ;
; -11.139 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.215      ; 13.422     ;
; -11.137 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.220      ; 13.425     ;
; -11.127 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 13.405     ;
; -11.120 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.217      ; 13.405     ;
; -11.114 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.396     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.433 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                        ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; timer:timer_0|timer_ctrl[2]                                                     ; timer:timer_0|timer_ctrl[2]                                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o             ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                    ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.485 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.500 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; uart:uart_0|rx_q1                                                               ; uart:uart_0|rx_start                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.504 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[1]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[1]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; spi:u_spi_O|rdata[4]                                                            ; spi:u_spi_O|rdata[5]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.801      ;
; 0.507 ; spi:u_spi_O|rdata[1]                                                            ; spi:u_spi_O|rdata[2]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.802      ;
; 0.524 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.819      ;
; 0.525 ; spi:u_spi_O|rdata[2]                                                            ; spi:u_spi_O|rdata[3]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.820      ;
; 0.527 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[30]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[30]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                       ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[2]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.534 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MEPC                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; uart:uart_0|state.S_SEND_BYTE                                                   ; uart:uart_0|state.S_STOP                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.542 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                       ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.546 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.839      ;
; 0.551 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                        ; rooth:u_rooth_0|clinet:u_clinet_0|int_addr_o[22]                              ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.578 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.871      ;
; 0.635 ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[20]                                      ; rooth:u_rooth_0|clinet:u_clinet_0|cause[3]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.930      ;
; 0.640 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[5]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[5]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.644 ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]                                      ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[29]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.938      ;
; 0.645 ; rooth:u_rooth_0|div:u_div_0|count[29]                                           ; rooth:u_rooth_0|div:u_div_0|count[28]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.940      ;
; 0.646 ; rooth:u_rooth_0|div:u_div_0|count[27]                                           ; rooth:u_rooth_0|div:u_div_0|count[26]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.941      ;
; 0.647 ; rooth:u_rooth_0|div:u_div_0|count[10]                                           ; rooth:u_rooth_0|div:u_div_0|count[9]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.942      ;
; 0.647 ; rooth:u_rooth_0|div:u_div_0|count[16]                                           ; rooth:u_rooth_0|div:u_div_0|count[15]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.942      ;
; 0.647 ; rooth:u_rooth_0|div:u_div_0|count[23]                                           ; rooth:u_rooth_0|div:u_div_0|count[22]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.942      ;
; 0.647 ; rooth:u_rooth_0|div:u_div_0|count[24]                                           ; rooth:u_rooth_0|div:u_div_0|count[23]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.942      ;
; 0.648 ; rooth:u_rooth_0|div:u_div_0|count[18]                                           ; rooth:u_rooth_0|div:u_div_0|count[17]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.943      ;
; 0.648 ; rooth:u_rooth_0|div:u_div_0|count[21]                                           ; rooth:u_rooth_0|div:u_div_0|count[20]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.943      ;
; 0.649 ; rooth:u_rooth_0|div:u_div_0|count[7]                                            ; rooth:u_rooth_0|div:u_div_0|count[6]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.943      ;
; 0.649 ; rooth:u_rooth_0|div:u_div_0|count[12]                                           ; rooth:u_rooth_0|div:u_div_0|count[11]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.944      ;
; 0.649 ; rooth:u_rooth_0|div:u_div_0|count[13]                                           ; rooth:u_rooth_0|div:u_div_0|count[12]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.944      ;
; 0.649 ; rooth:u_rooth_0|div:u_div_0|count[17]                                           ; rooth:u_rooth_0|div:u_div_0|count[16]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.944      ;
; 0.649 ; rooth:u_rooth_0|div:u_div_0|count[30]                                           ; rooth:u_rooth_0|div:u_div_0|count[29]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.944      ;
; 0.650 ; rooth:u_rooth_0|div:u_div_0|count[6]                                            ; rooth:u_rooth_0|div:u_div_0|count[5]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.944      ;
; 0.651 ; rooth:u_rooth_0|div:u_div_0|count[5]                                            ; rooth:u_rooth_0|div:u_div_0|count[4]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.945      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.111 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[24] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.085      ; 1.450      ;
; 1.170 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[27] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.084      ; 1.508      ;
; 1.185 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[31] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.084      ; 1.523      ;
; 1.193 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[9]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.576      ; 2.023      ;
; 1.471 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[28] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.144      ; 1.869      ;
; 1.489 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[3]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.072      ; 1.815      ;
; 1.538 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 2.345      ;
; 1.546 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.095      ; 1.895      ;
; 1.572 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[18] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.155      ; 1.981      ;
; 1.576 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.094      ; 1.924      ;
; 1.648 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 2.455      ;
; 1.648 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.552      ; 2.454      ;
; 1.660 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[13] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.074      ; 1.988      ;
; 1.737 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[10] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.594      ; 2.585      ;
; 1.777 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[11] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.594      ; 2.625      ;
; 1.844 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 2.651      ;
; 1.844 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.552      ; 2.650      ;
; 1.868 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 2.675      ;
; 1.878 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.563      ; 2.695      ;
; 1.878 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.562      ; 2.694      ;
; 1.890 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[26] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.568      ; 2.712      ;
; 1.890 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.552      ; 2.696      ;
; 1.918 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 2.733      ;
; 1.923 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.094      ; 2.271      ;
; 1.934 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.563      ; 2.751      ;
; 1.934 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.562      ; 2.750      ;
; 1.945 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.092      ; 2.291      ;
; 1.951 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.079      ; 2.284      ;
; 1.951 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.565      ; 2.770      ;
; 1.952 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[14]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.076      ; 2.282      ;
; 1.953 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.093      ; 2.300      ;
; 1.957 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 2.772      ;
; 1.960 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.091      ; 2.305      ;
; 1.964 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.083      ; 2.301      ;
; 1.975 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.091      ; 2.320      ;
; 1.977 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.560      ; 2.791      ;
; 1.978 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.560      ; 2.792      ;
; 1.979 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 2.794      ;
; 1.981 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.078      ; 2.313      ;
; 1.981 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 2.799      ;
; 1.981 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.563      ; 2.798      ;
; 1.990 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.091      ; 2.335      ;
; 1.990 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.090      ; 2.334      ;
; 1.994 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.082      ; 2.330      ;
; 1.995 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.565      ; 2.814      ;
; 1.995 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 2.813      ;
; 1.997 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[31]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 2.804      ;
; 2.003 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.549      ; 2.806      ;
; 2.003 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.548      ; 2.805      ;
; 2.009 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 2.827      ;
; 2.015 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.560      ; 2.829      ;
; 2.017 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 2.832      ;
; 2.017 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.560      ; 2.831      ;
; 2.019 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.562      ; 2.835      ;
; 2.019 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 2.834      ;
; 2.019 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[31]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.552      ; 2.825      ;
; 2.020 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.090      ; 2.364      ;
; 2.026 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 2.841      ;
; 2.026 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.560      ; 2.840      ;
; 2.031 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[23]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.579      ; 2.864      ;
; 2.052 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.581      ; 2.887      ;
; 2.052 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.580      ; 2.886      ;
; 2.056 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 2.871      ;
; 2.056 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.560      ; 2.870      ;
; 2.075 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.548      ; 2.877      ;
; 2.124 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[15] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.563      ; 2.941      ;
; 2.156 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.581      ; 2.991      ;
; 2.156 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.580      ; 2.990      ;
; 2.162 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.562      ; 2.978      ;
; 2.162 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 2.977      ;
; 2.177 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[8]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.571      ; 3.002      ;
; 2.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.561      ; 3.002      ;
; 2.209 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.565      ; 3.028      ;
; 2.209 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 3.027      ;
; 2.212 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.562      ; 3.028      ;
; 2.213 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[6]          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.076      ; 2.543      ;
; 2.222 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[16]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.580      ; 3.056      ;
; 2.226 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 3.044      ;
; 2.233 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[23] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.083      ; 2.570      ;
; 2.234 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[16] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.566      ; 3.054      ;
; 2.235 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.565      ; 3.054      ;
; 2.247 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.549      ; 3.050      ;
; 2.247 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.549      ; 3.050      ;
; 2.247 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.548      ; 3.049      ;
; 2.249 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.547      ; 3.050      ;
; 2.249 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.546      ; 3.049      ;
; 2.249 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 3.067      ;
; 2.250 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.551      ; 3.055      ;
; 2.250 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.550      ; 3.054      ;
; 2.255 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 3.073      ;
; 2.256 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.563      ; 3.073      ;
; 2.261 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.564      ; 3.079      ;
; 2.261 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.563      ; 3.078      ;
; 2.264 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.583      ; 3.101      ;
; 2.264 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.582      ; 3.100      ;
; 2.267 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.552      ; 3.073      ;
; 2.276 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[28]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 3.083      ;
; 2.284 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.548      ; 3.086      ;
; 2.284 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.553      ; 3.091      ;
; 2.284 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.552      ; 3.090      ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 37.57 MHz ; 37.57 MHz       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 130.6 MHz ; 130.6 MHz       ; refer_clk                                                ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -24.620 ; -32645.663    ;
; refer_clk                                                ; -11.536 ; -677.772      ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.383 ; 0.000         ;
; refer_clk                                                ; 1.034 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.201 ; -1591.637     ;
; refer_clk                                                ; 9.664  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+---------+---------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -24.620 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.055     ; 26.567     ;
; -24.594 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.348      ; 26.944     ;
; -24.563 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.427      ; 26.992     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.562 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.078     ; 26.486     ;
; -24.461 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 26.390     ;
; -24.440 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.329      ; 26.771     ;
; -24.439 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.054     ; 26.387     ;
; -24.435 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.054     ; 26.383     ;
; -24.435 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.330      ; 26.767     ;
; -24.434 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.054     ; 26.382     ;
; -24.424 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.330      ; 26.756     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.408 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.313     ;
; -24.404 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.409      ; 26.815     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.403 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]     ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.309     ;
; -24.400 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.029     ; 26.373     ;
; -24.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.329      ; 26.730     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.392 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.298     ;
; -24.376 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[30]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 26.305     ;
; -24.376 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[31]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 26.305     ;
; -24.376 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]         ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.073     ; 26.305     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.367 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.097     ; 26.272     ;
; -24.363 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.330      ; 26.695     ;
; -24.331 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.237     ;
; -24.331 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.237     ;
; -24.331 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.237     ;
; -24.331 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.237     ;
; -24.331 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.237     ;
; -24.331 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.237     ;
; -24.331 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.237     ;
; -24.331 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.096     ; 26.237     ;
+---------+---------------------------------------------------+---------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                   ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -11.536 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.212      ; 13.807     ;
; -11.528 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.798     ;
; -11.445 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 13.717     ;
; -11.353 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.193      ; 13.605     ;
; -11.320 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.166      ; 13.545     ;
; -11.304 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.193      ; 13.556     ;
; -11.286 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[20]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.176      ; 13.521     ;
; -11.280 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.209      ; 13.548     ;
; -11.279 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.194      ; 13.532     ;
; -11.189 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.201      ; 13.449     ;
; -11.170 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.425     ;
; -11.114 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.212      ; 13.385     ;
; -11.112 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.215      ; 13.386     ;
; -11.106 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.376     ;
; -11.104 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 13.377     ;
; -11.092 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 13.353     ;
; -11.088 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 13.344     ;
; -11.054 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.167      ; 13.280     ;
; -11.023 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 13.295     ;
; -11.021 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.216      ; 13.296     ;
; -11.014 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.210      ; 13.283     ;
; -11.011 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 13.248     ;
; -10.952 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 13.217     ;
; -10.944 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 13.208     ;
; -10.929 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 13.167     ;
; -10.926 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.193      ; 13.178     ;
; -10.926 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 13.191     ;
; -10.918 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 13.182     ;
; -10.897 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 13.131     ;
; -10.882 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.193      ; 13.134     ;
; -10.880 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.135     ;
; -10.877 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.147     ;
; -10.873 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 13.138     ;
; -10.872 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.157      ; 13.088     ;
; -10.865 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 13.129     ;
; -10.861 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 13.127     ;
; -10.835 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 13.101     ;
; -10.821 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 13.083     ;
; -10.814 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.186      ; 13.059     ;
; -10.812 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 13.077     ;
; -10.804 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 13.068     ;
; -10.788 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.206      ; 13.053     ;
; -10.782 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 13.048     ;
; -10.780 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 13.044     ;
; -10.768 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.212      ; 13.039     ;
; -10.767 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.201      ; 13.027     ;
; -10.765 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 13.028     ;
; -10.760 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 13.030     ;
; -10.751 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.175      ; 12.985     ;
; -10.748 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 13.003     ;
; -10.746 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.199      ; 13.004     ;
; -10.742 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.192      ; 12.993     ;
; -10.721 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 12.987     ;
; -10.720 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 12.966     ;
; -10.718 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.148      ; 12.925     ;
; -10.712 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.151      ; 12.922     ;
; -10.697 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.207      ; 12.963     ;
; -10.694 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 12.940     ;
; -10.678 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.191      ; 12.928     ;
; -10.677 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 12.949     ;
; -10.672 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.194      ; 12.925     ;
; -10.670 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.202      ; 12.931     ;
; -10.668 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.205      ; 12.932     ;
; -10.666 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 12.922     ;
; -10.664 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.200      ; 12.923     ;
; -10.656 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.178      ; 12.893     ;
; -10.642 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.212      ; 12.913     ;
; -10.641 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 12.887     ;
; -10.634 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 12.904     ;
; -10.624 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.184      ; 12.867     ;
; -10.612 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 12.859     ;
; -10.605 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.195      ; 12.859     ;
; -10.589 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.214      ; 12.862     ;
; -10.587 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.148      ; 12.794     ;
; -10.586 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.190      ; 12.835     ;
; -10.580 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 12.826     ;
; -10.579 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.195      ; 12.833     ;
; -10.577 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 12.824     ;
; -10.570 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.215      ; 12.844     ;
; -10.561 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.197      ; 12.817     ;
; -10.560 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.190      ; 12.809     ;
; -10.556 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.187      ; 12.802     ;
; -10.555 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.204      ; 12.818     ;
; -10.552 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[0]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.165      ; 12.776     ;
; -10.551 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.213      ; 12.823     ;
; -10.547 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.191      ; 12.797     ;
; -10.536 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.193      ; 12.788     ;
; -10.526 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.195      ; 12.780     ;
; -10.513 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[3]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; -0.217     ; 12.355     ;
; -10.511 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.211      ; 12.781     ;
; -10.508 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 12.763     ;
; -10.507 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.190      ; 12.756     ;
; -10.504 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.191      ; 12.754     ;
; -10.504 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.193      ; 12.756     ;
; -10.503 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.203      ; 12.765     ;
; -10.502 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 12.757     ;
; -10.494 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.179      ; 12.732     ;
; -10.493 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.212      ; 12.764     ;
; -10.486 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[30]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.188      ; 12.733     ;
; -10.482 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.196      ; 12.737     ;
+---------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.383 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; timer:timer_0|timer_ctrl[2]                                                     ; timer:timer_0|timer_ctrl[2]                                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                        ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                    ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o             ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.448 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.469 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; uart:uart_0|rx_q1                                                               ; uart:uart_0|rx_start                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[1]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[1]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.476 ; spi:u_spi_O|rdata[4]                                                            ; spi:u_spi_O|rdata[5]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.745      ;
; 0.478 ; spi:u_spi_O|rdata[1]                                                            ; spi:u_spi_O|rdata[2]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.747      ;
; 0.490 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; spi:u_spi_O|rdata[2]                                                            ; spi:u_spi_O|rdata[3]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.760      ;
; 0.492 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[30]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[30]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.494 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                       ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[2]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.498 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MEPC                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.767      ;
; 0.501 ; uart:uart_0|state.S_SEND_BYTE                                                   ; uart:uart_0|state.S_STOP                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.768      ;
; 0.509 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                       ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.778      ;
; 0.513 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.781      ;
; 0.515 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                        ; rooth:u_rooth_0|clinet:u_clinet_0|int_addr_o[22]                              ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.784      ;
; 0.536 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.804      ;
; 0.588 ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[20]                                      ; rooth:u_rooth_0|clinet:u_clinet_0|cause[3]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.858      ;
; 0.599 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[5]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[5]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]                                      ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[29]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.603 ; rooth:u_rooth_0|div:u_div_0|count[29]                                           ; rooth:u_rooth_0|div:u_div_0|count[28]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.872      ;
; 0.604 ; rooth:u_rooth_0|div:u_div_0|count[10]                                           ; rooth:u_rooth_0|div:u_div_0|count[9]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.873      ;
; 0.604 ; rooth:u_rooth_0|div:u_div_0|count[16]                                           ; rooth:u_rooth_0|div:u_div_0|count[15]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.873      ;
; 0.604 ; rooth:u_rooth_0|div:u_div_0|count[27]                                           ; rooth:u_rooth_0|div:u_div_0|count[26]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.873      ;
; 0.605 ; rooth:u_rooth_0|div:u_div_0|count[7]                                            ; rooth:u_rooth_0|div:u_div_0|count[6]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.874      ;
; 0.605 ; rooth:u_rooth_0|div:u_div_0|count[23]                                           ; rooth:u_rooth_0|div:u_div_0|count[22]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.874      ;
; 0.605 ; rooth:u_rooth_0|div:u_div_0|count[24]                                           ; rooth:u_rooth_0|div:u_div_0|count[23]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.874      ;
; 0.606 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[28]                                      ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[28]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.886      ;
; 0.606 ; rooth:u_rooth_0|div:u_div_0|count[21]                                           ; rooth:u_rooth_0|div:u_div_0|count[20]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.875      ;
; 0.606 ; rooth:u_rooth_0|div:u_div_0|count[30]                                           ; rooth:u_rooth_0|div:u_div_0|count[29]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.875      ;
; 0.607 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|read_data[22]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|req_data[24]       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.607 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[11]                                      ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[11]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.876      ;
; 0.607 ; rooth:u_rooth_0|div:u_div_0|count[6]                                            ; rooth:u_rooth_0|div:u_div_0|count[5]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.876      ;
; 0.607 ; rooth:u_rooth_0|div:u_div_0|count[12]                                           ; rooth:u_rooth_0|div:u_div_0|count[11]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.876      ;
; 0.607 ; rooth:u_rooth_0|div:u_div_0|count[13]                                           ; rooth:u_rooth_0|div:u_div_0|count[12]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.876      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 1.034 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[24] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.053      ; 1.317      ;
; 1.085 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[27] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.049      ; 1.364      ;
; 1.089 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[9]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.506      ; 1.825      ;
; 1.100 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[31] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.049      ; 1.379      ;
; 1.356 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[28] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.105      ; 1.691      ;
; 1.374 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[3]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.039      ; 1.643      ;
; 1.397 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.111      ;
; 1.436 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.050      ; 1.716      ;
; 1.438 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[18] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.116      ; 1.784      ;
; 1.461 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.050      ; 1.741      ;
; 1.494 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.208      ;
; 1.494 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.208      ;
; 1.533 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[13] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.032      ; 1.795      ;
; 1.568 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[10] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.523      ; 2.321      ;
; 1.608 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[11] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.523      ; 2.361      ;
; 1.665 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.379      ;
; 1.665 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.379      ;
; 1.701 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.426      ;
; 1.701 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.426      ;
; 1.713 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.427      ;
; 1.717 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[26] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.502      ; 2.449      ;
; 1.729 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.443      ;
; 1.730 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.496      ; 2.456      ;
; 1.750 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.475      ;
; 1.750 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.475      ;
; 1.766 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.491      ;
; 1.771 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.050      ; 2.051      ;
; 1.777 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.499      ;
; 1.789 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.514      ;
; 1.789 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.514      ;
; 1.790 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.512      ;
; 1.792 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.051      ; 2.073      ;
; 1.796 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[14]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.044      ; 2.070      ;
; 1.796 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.037      ; 2.063      ;
; 1.796 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.050      ; 2.076      ;
; 1.796 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.518      ;
; 1.797 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.519      ;
; 1.800 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.525      ;
; 1.800 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.525      ;
; 1.809 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.521      ;
; 1.809 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.521      ;
; 1.810 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.039      ; 2.079      ;
; 1.810 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.047      ; 2.087      ;
; 1.816 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.541      ;
; 1.817 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.051      ; 2.098      ;
; 1.820 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.496      ; 2.546      ;
; 1.820 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.496      ; 2.546      ;
; 1.821 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.037      ; 2.088      ;
; 1.826 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.548      ;
; 1.826 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.548      ;
; 1.827 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.549      ;
; 1.835 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.039      ; 2.104      ;
; 1.835 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.047      ; 2.112      ;
; 1.835 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.557      ;
; 1.835 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.557      ;
; 1.835 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[31]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.549      ;
; 1.836 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.047      ; 2.113      ;
; 1.841 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[23]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.511      ; 2.582      ;
; 1.849 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 2.591      ;
; 1.849 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 2.591      ;
; 1.851 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[31]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.565      ;
; 1.861 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.047      ; 2.138      ;
; 1.864 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.586      ;
; 1.864 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.492      ; 2.586      ;
; 1.872 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.584      ;
; 1.921 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[15] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.497      ; 2.648      ;
; 1.941 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 2.683      ;
; 1.941 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 2.683      ;
; 1.949 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.674      ;
; 1.949 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.674      ;
; 1.983 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[8]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.501      ; 2.714      ;
; 1.989 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.496      ; 2.715      ;
; 1.993 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.718      ;
; 1.993 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.718      ;
; 1.995 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.496      ; 2.721      ;
; 1.996 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[16]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.515      ; 2.741      ;
; 2.016 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[16] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.503      ; 2.749      ;
; 2.026 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[6]          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.044      ; 2.300      ;
; 2.027 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.752      ;
; 2.028 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.740      ;
; 2.028 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.740      ;
; 2.029 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.741      ;
; 2.029 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.741      ;
; 2.030 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.755      ;
; 2.030 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.744      ;
; 2.030 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.744      ;
; 2.039 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.764      ;
; 2.042 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.767      ;
; 2.042 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.767      ;
; 2.046 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 2.788      ;
; 2.046 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.512      ; 2.788      ;
; 2.049 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.761      ;
; 2.050 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.764      ;
; 2.051 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[23] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.041      ; 2.322      ;
; 2.057 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.782      ;
; 2.057 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.495      ; 2.782      ;
; 2.066 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.780      ;
; 2.066 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.780      ;
; 2.066 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[28]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.484      ; 2.780      ;
; 2.080 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.482      ; 2.792      ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -10.556 ; -12287.297    ;
; refer_clk                                                ; -4.353  ; -235.152      ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.179 ; 0.000         ;
; refer_clk                                                ; 0.426 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000         ;
; refer_clk                                                ; 9.327 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+---------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -10.556 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.140      ; 12.683     ;
; -10.538 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.140      ; 12.665     ;
; -10.505 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.141      ; 12.633     ;
; -10.482 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.141      ; 12.610     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.473 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.407     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.455 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.053     ; 12.389     ;
; -10.432 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.140      ; 12.559     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.422 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.357     ;
; -10.419 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 12.369     ;
; -10.419 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 12.369     ;
; -10.419 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 12.369     ;
; -10.401 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 12.351     ;
; -10.401 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 12.351     ;
; -10.401 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 12.351     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[5]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[1]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[7]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[17]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[9]      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[10]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[14]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[20]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[19]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[15]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[24]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[21]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[16]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[23]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.399 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5] ; rooth:u_rooth_0|if_de:u_if_de_0|pc_adder_o[29]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.052     ; 12.334     ;
; -10.397 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[3] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[26]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.141      ; 12.525     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[3]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_en_o        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[9]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[11] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[4]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[8]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[10] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[20]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.379 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[15]         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.328     ;
; -10.374 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[14]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.152      ; 12.513     ;
; -10.372 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[10]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.155      ; 12.514     ;
; -10.371 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|pc_adder_o[27]     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.152      ; 12.510     ;
; -10.368 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[0]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.036     ; 12.319     ;
; -10.368 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.036     ; 12.319     ;
; -10.368 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.036     ; 12.319     ;
; -10.366 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[1]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.037     ; 12.316     ;
; -10.365 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[1] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 12.496     ;
; -10.365 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[3] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 12.496     ;
; -10.365 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 12.496     ;
; -10.365 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[2] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 12.496     ;
; -10.365 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[6] ; rooth:u_rooth_0|if_ex:u_if_ex_0|reg1_rd_adder_o[4] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; 0.144      ; 12.496     ;
; -10.361 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[3]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.310     ;
; -10.361 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_wr_en_o        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.310     ;
; -10.361 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[9]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.310     ;
; -10.361 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[7]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.310     ;
; -10.361 ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[2] ; rooth:u_rooth_0|if_ex:u_if_ex_0|csr_rd_adder_o[5]  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.000        ; -0.038     ; 12.310     ;
+---------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'refer_clk'                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                                            ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -4.353 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.484      ;
; -4.301 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.432      ;
; -4.252 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.104      ; 6.385      ;
; -4.250 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.073      ; 6.352      ;
; -4.237 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.369      ;
; -4.202 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 6.326      ;
; -4.195 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 6.319      ;
; -4.180 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 6.314      ;
; -4.180 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.107      ; 6.316      ;
; -4.178 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.309      ;
; -4.140 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.265      ;
; -4.131 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.258      ;
; -4.128 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 6.262      ;
; -4.126 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.257      ;
; -4.122 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.249      ;
; -4.091 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[20]                           ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.085      ; 6.205      ;
; -4.079 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.107      ; 6.215      ;
; -4.077 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.104      ; 6.210      ;
; -4.074 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.088      ; 6.191      ;
; -4.073 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.093      ; 6.195      ;
; -4.064 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.106      ; 6.199      ;
; -4.062 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.194      ;
; -4.028 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.074      ; 6.131      ;
; -4.022 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.149      ;
; -4.020 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 6.144      ;
; -4.019 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.146      ;
; -4.018 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.145      ;
; -4.014 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.145      ;
; -4.010 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.137      ;
; -4.008 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.066      ; 6.103      ;
; -3.997 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 6.112      ;
; -3.995 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.122      ;
; -3.993 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.124      ;
; -3.976 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.103      ;
; -3.975 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 6.101      ;
; -3.969 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.098      ;
; -3.963 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.088      ;
; -3.962 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.089      ;
; -3.962 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.093      ;
; -3.962 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 6.088      ;
; -3.958 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.108      ; 6.095      ;
; -3.955 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.082      ;
; -3.954 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.082      ;
; -3.953 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.080      ;
; -3.950 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.078      ;
; -3.946 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.075      ;
; -3.941 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 6.072      ;
; -3.941 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.069      ;
; -3.938 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.067      ;
; -3.938 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.067      ;
; -3.934 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.061      ;
; -3.933 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[28]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.101      ; 6.063      ;
; -3.931 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.059      ;
; -3.927 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.056      ;
; -3.918 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 6.045      ;
; -3.916 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[37] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.091      ; 6.036      ;
; -3.916 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.090      ; 6.035      ;
; -3.915 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.093      ; 6.037      ;
; -3.913 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.104      ; 6.046      ;
; -3.912 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.091      ; 6.032      ;
; -3.907 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[36] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.091      ; 6.027      ;
; -3.905 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 6.039      ;
; -3.904 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 6.033      ;
; -3.900 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.096      ; 6.025      ;
; -3.898 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.030      ;
; -3.898 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.093      ; 6.020      ;
; -3.894 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[1]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.084      ; 6.007      ;
; -3.892 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.104      ; 6.025      ;
; -3.889 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.090      ; 6.008      ;
; -3.889 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 6.017      ;
; -3.889 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[0]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.091      ; 6.009      ;
; -3.883 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.064      ; 5.976      ;
; -3.877 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.103      ; 6.009      ;
; -3.871 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.069      ; 5.969      ;
; -3.870 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 5.996      ;
; -3.866 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 5.997      ;
; -3.856 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[6]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 5.980      ;
; -3.853 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.105      ; 5.987      ;
; -3.850 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy      ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 5.976      ;
; -3.847 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[38] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.091      ; 5.967      ;
; -3.845 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.064      ; 5.938      ;
; -3.837 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[29]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 5.953      ;
; -3.835 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 5.959      ;
; -3.825 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[0]                             ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.072      ; 5.926      ;
; -3.825 ; rooth:u_rooth_0|pc_reg:u_pc_reg_0|curr_pc_o[31]                          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.087      ; 5.941      ;
; -3.814 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[0]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.102      ; 5.945      ;
; -3.813 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[29]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 5.940      ;
; -3.808 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.067      ; 5.904      ;
; -3.806 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a17~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.095      ; 5.930      ;
; -3.806 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[35] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a21~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.098      ; 5.933      ;
; -3.805 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.092      ; 5.926      ;
; -3.804 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.107      ; 5.940      ;
; -3.802 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.100      ; 5.931      ;
; -3.800 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[5]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.097      ; 5.926      ;
; -3.797 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[31]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.086      ; 5.912      ;
; -3.793 ; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_o[30]                            ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.075      ; 5.897      ;
; -3.792 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[4]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.088      ; 5.909      ;
; -3.790 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_data[34] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.089      ; 5.908      ;
; -3.790 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[3]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a4~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.099      ; 5.918      ;
; -3.789 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[1]                                ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 2.000        ; 0.106      ; 5.924      ;
+--------+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.179 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[13]                                                       ; gpio:gpio_0|gpio_data[13]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[6]                                                        ; gpio:gpio_0|gpio_data[6]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; gpio:gpio_0|gpio_data[0]                                                        ; gpio:gpio_0|gpio_data[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                        ; rooth:u_rooth_0|div:u_div_0|divisor_r[0]                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; spi:u_spi_O|bit_index[3]                                                        ; spi:u_spi_O|bit_index[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi:u_spi_O|bit_index[2]                                                        ; spi:u_spi_O|bit_index[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi:u_spi_O|bit_index[1]                                                        ; spi:u_spi_O|bit_index[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi:u_spi_O|bit_index[0]                                                        ; spi:u_spi_O|bit_index[0]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|tx_reg                                                              ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|state.S_IDLE                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|tx_data_ready                                                       ; uart:uart_0|tx_data_ready                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|tx_data_valid                                                       ; uart:uart_0|tx_data_valid                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[9]                                                        ; gpio:gpio_0|gpio_data[9]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[8]                                                        ; gpio:gpio_0|gpio_data[8]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[10]                                                       ; gpio:gpio_0|gpio_data[10]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[5]                                                        ; gpio:gpio_0|gpio_data[5]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[4]                                                        ; gpio:gpio_0|gpio_data[4]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[1]                                                        ; gpio:gpio_0|gpio_data[1]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[2]                                                        ; gpio:gpio_0|gpio_data[2]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer_0|timer_ctrl[2]                                                     ; timer:timer_0|timer_ctrl[2]                                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[3]                                                        ; gpio:gpio_0|gpio_data[3]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_IDLE                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[3]                                                          ; uart:uart_0|rx_data[3]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_over                                                             ; uart:uart_0|rx_over                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[2]                                                          ; uart:uart_0|rx_data[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[1]                                                          ; uart:uart_0|rx_data[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[5]                                                          ; uart:uart_0|rx_data[5]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[6]                                                          ; uart:uart_0|rx_data[6]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[4]                                                          ; uart:uart_0|rx_data[4]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[0]                                                          ; uart:uart_0|rx_data[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_data[7]                                                          ; uart:uart_0|rx_data[7]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[1]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:uart_0|rx_clk_edge_cnt[2]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[7]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[14]                                                       ; gpio:gpio_0|gpio_data[14]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[11]                                                       ; gpio:gpio_0|gpio_data[11]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[15]                                                       ; gpio:gpio_0|gpio_data[15]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[7]                                                        ; gpio:gpio_0|gpio_data[7]                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; gpio:gpio_0|gpio_data[12]                                                       ; gpio:gpio_0|gpio_data[12]                                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|ack                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                      ; rooth:u_rooth_0|div:u_div_0|div_remain[31]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|invert_result                                       ; rooth:u_rooth_0|div:u_div_0|invert_result                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                          ; rooth:u_rooth_0|div:u_div_0|minuend[0]                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_ASSERT ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE     ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi:u_spi_O|spi_clk                                                             ; spi:u_spi_O|spi_clk                                                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|bit_cnt[1]                                                          ; uart:uart_0|bit_cnt[1]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:uart_0|bit_cnt[2]                                                          ; uart:uart_0|bit_cnt[2]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi:u_spi_O|spi_ctrl[0]                                                         ; spi:u_spi_O|spi_ctrl[0]                                                       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi:u_spi_O|en                                                                  ; spi:u_spi_O|en                                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|is_read_reg                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                               ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_halt_req                             ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                              ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dmstatus[10]                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|abstractcs[9]                           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                                 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_reg_we                               ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[7]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                  ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|data0[6]                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbcs[7]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                   ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dcsr[6]                                 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy             ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|recv_rdy           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                    ; rooth:u_rooth_0|csr_reg:u_csr_reg_0|cycle[0]                                  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; uart:uart_0|rx_clk_edge_cnt[0]                                                  ; uart:uart_0|rx_clk_edge_cnt[0]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req_d                ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_rx:rx|req                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart:uart_0|bit_cnt[0]                                                          ; uart:uart_0|bit_cnt[0]                                                        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o             ; rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|inv_access_mem_hold_o           ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; uart:uart_0|rx_q1                                                               ; uart:uart_0|rx_start                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[1]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[1]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; spi:u_spi_O|rdata[4]                                                            ; spi:u_spi_O|rdata[5]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; spi:u_spi_O|rdata[1]                                                            ; spi:u_spi_O|rdata[2]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_DEASSERT ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|full_handshake_tx:tx|state.STATE_IDLE   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.204 ; spi:u_spi_O|rdata[5]                                                            ; spi:u_spi_O|rdata[6]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; spi:u_spi_O|rdata[2]                                                            ; spi:u_spi_O|rdata[3]                                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|sbaddress0[30]                            ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[30]                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[2]                                       ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[2]                                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MEPC                          ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                     ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; uart:uart_0|state.S_SEND_BYTE                                                   ; uart:uart_0|state.S_STOP                                                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.217 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MSTATUS                       ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                      ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; rooth:u_rooth_0|clinet:u_clinet_0|csr_state.S_CSR_MCAUSE                        ; rooth:u_rooth_0|clinet:u_clinet_0|int_addr_o[22]                              ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.226 ; uart:uart_0|rx_clk_edge_cnt[1]                                                  ; uart:uart_0|rx_clk_edge_cnt[2]                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.231 ; uart:uart_0|state.S_IDLE                                                        ; uart:uart_0|tx_reg                                                            ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.251 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[28]                                      ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[28]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.384      ;
; 0.252 ; rooth:u_rooth_0|if_ex:u_if_ex_0|inst_o[29]                                      ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[29]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; rooth:u_rooth_0|clinet:u_clinet_0|inst_addr[5]                                  ; rooth:u_rooth_0|clinet:u_clinet_0|data_o[5]                                   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; rooth:u_rooth_0|div:u_div_0|count[29]                                           ; rooth:u_rooth_0|div:u_div_0|count[28]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; rooth:u_rooth_0|div:u_div_0|count[10]                                           ; rooth:u_rooth_0|div:u_div_0|count[9]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; rooth:u_rooth_0|div:u_div_0|count[27]                                           ; rooth:u_rooth_0|div:u_div_0|count[26]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[20]                                      ; rooth:u_rooth_0|clinet:u_clinet_0|cause[3]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.379      ;
; 0.257 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[16]                                      ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[16]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.379      ;
; 0.257 ; rooth:u_rooth_0|div:u_div_0|count[7]                                            ; rooth:u_rooth_0|div:u_div_0|count[6]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; rooth:u_rooth_0|div:u_div_0|count[16]                                           ; rooth:u_rooth_0|div:u_div_0|count[15]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; rooth:u_rooth_0|div:u_div_0|count[24]                                           ; rooth:u_rooth_0|div:u_div_0|count[23]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; rooth:u_rooth_0|div:u_div_0|count[21]                                           ; rooth:u_rooth_0|div:u_div_0|count[20]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; rooth:u_rooth_0|div:u_div_0|count[23]                                           ; rooth:u_rooth_0|div:u_div_0|count[22]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; rooth:u_rooth_0|div:u_div_0|count[30]                                           ; rooth:u_rooth_0|div:u_div_0|count[29]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[17]                                      ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[17]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.381      ;
; 0.259 ; rooth:u_rooth_0|if_as:u_if_as_0|inst_o[11]                                      ; rooth:u_rooth_0|if_wb:u_if_wb_0|inst_o[11]                                    ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; rooth:u_rooth_0|div:u_div_0|count[6]                                            ; rooth:u_rooth_0|div:u_div_0|count[5]                                          ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; rooth:u_rooth_0|div:u_div_0|count[12]                                           ; rooth:u_rooth_0|div:u_div_0|count[11]                                         ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
+-------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'refer_clk'                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                             ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.426 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[9]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.270      ; 0.800      ;
; 0.442 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[24] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.070      ; 0.616      ;
; 0.467 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[27] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.066      ; 0.637      ;
; 0.476 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[31] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.066      ; 0.646      ;
; 0.561 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[28] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.093      ; 0.758      ;
; 0.592 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[18] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.099      ; 0.795      ;
; 0.600 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.078      ; 0.782      ;
; 0.614 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 0.977      ;
; 0.615 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[3]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.061      ; 0.780      ;
; 0.625 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.076      ; 0.805      ;
; 0.633 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[13] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.059      ; 0.796      ;
; 0.648 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.011      ;
; 0.649 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.010      ;
; 0.702 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[10] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.277      ; 1.083      ;
; 0.724 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[11] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.277      ; 1.105      ;
; 0.735 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.098      ;
; 0.736 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.097      ;
; 0.739 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[14]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.068      ; 0.911      ;
; 0.745 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.115      ;
; 0.746 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.114      ;
; 0.769 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.137      ;
; 0.770 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.077      ; 0.951      ;
; 0.771 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.141      ;
; 0.772 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.140      ;
; 0.778 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[26] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.265      ; 1.147      ;
; 0.784 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.078      ; 0.966      ;
; 0.786 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.071      ; 0.961      ;
; 0.787 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.157      ;
; 0.788 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.156      ;
; 0.789 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_re_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.069      ; 0.962      ;
; 0.790 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.265      ; 1.159      ;
; 0.791 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.263      ; 1.158      ;
; 0.793 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.163      ;
; 0.794 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.164      ;
; 0.794 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.162      ;
; 0.795 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.075      ; 0.974      ;
; 0.801 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.074      ; 0.979      ;
; 0.805 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[23]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.273      ; 1.182      ;
; 0.805 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.171      ;
; 0.805 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.166      ;
; 0.806 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.255      ; 1.165      ;
; 0.806 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.169      ;
; 0.807 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.171      ;
; 0.808 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.174      ;
; 0.809 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.076      ; 0.989      ;
; 0.809 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.173      ;
; 0.811 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~portb_re_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.074      ; 0.989      ;
; 0.811 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.069      ; 0.984      ;
; 0.814 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_we_reg        ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.067      ; 0.985      ;
; 0.815 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.183      ;
; 0.816 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.182      ;
; 0.816 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.182      ;
; 0.817 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.181      ;
; 0.817 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.181      ;
; 0.817 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.178      ;
; 0.826 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a12~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.072      ; 1.002      ;
; 0.826 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.273      ; 1.203      ;
; 0.827 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.191      ;
; 0.827 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.271      ; 1.202      ;
; 0.828 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.194      ;
; 0.829 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[4]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.260      ; 1.193      ;
; 0.836 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_we        ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a19~porta_we_reg       ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.072      ; 1.012      ;
; 0.847 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[31]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.210      ;
; 0.854 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.255      ; 1.213      ;
; 0.858 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[6]          ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.068      ; 1.030      ;
; 0.858 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[31]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.219      ;
; 0.869 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[16]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.277      ; 1.250      ;
; 0.870 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.273      ; 1.247      ;
; 0.871 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.271      ; 1.246      ;
; 0.872 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.265      ; 1.241      ;
; 0.873 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.263      ; 1.240      ;
; 0.885 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[15] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.262      ; 1.251      ;
; 0.890 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[8]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.260      ;
; 0.896 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.266      ;
; 0.897 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a8~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.265      ;
; 0.900 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[28]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.263      ;
; 0.905 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.275      ;
; 0.909 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.272      ;
; 0.909 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[23] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a23~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.066      ; 1.079      ;
; 0.910 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.271      ;
; 0.911 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[28]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.272      ;
; 0.913 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.274      ;
; 0.914 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[6]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.255      ; 1.273      ;
; 0.915 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_wdata[16] ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.266      ; 1.285      ;
; 0.920 ; rooth:u_rooth_0|if_as:u_if_as_0|rs2_data_o[26]         ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_datain_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.273      ; 1.297      ;
; 0.922 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.265      ; 1.291      ;
; 0.922 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.265      ; 1.291      ;
; 0.923 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.263      ; 1.290      ;
; 0.924 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.285      ;
; 0.925 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[8]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.255      ; 1.284      ;
; 0.934 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[29]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a16~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.264      ; 1.302      ;
; 0.937 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.273      ; 1.314      ;
; 0.938 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a10~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.271      ; 1.313      ;
; 0.940 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a18~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.263      ; 1.307      ;
; 0.940 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.301      ;
; 0.943 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.304      ;
; 0.944 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[7]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~porta_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.255      ; 1.303      ;
; 0.946 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[3]   ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a3~portb_address_reg0  ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.307      ;
; 0.947 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~portb_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.259      ; 1.310      ;
; 0.948 ; jtag_top:u_jtag_top|jtag_dm:u_jtag_dm|dm_mem_addr[13]  ; data_mem:data_mem_0|altsyncram:altsyncram_component|altsyncram_vhq1:auto_generated|ram_block1a20~porta_address_reg0 ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk   ; 0.000        ; 0.257      ; 1.309      ;
+-------+--------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -26.157    ; 0.179 ; N/A      ; N/A     ; -2.201              ;
;  clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -26.157    ; 0.179 ; N/A      ; N/A     ; -2.201              ;
;  refer_clk                                                ; -12.140    ; 0.426 ; N/A      ; N/A     ; 9.327               ;
; Design-wide TNS                                           ; -35472.514 ; 0.0   ; 0.0      ; 0.0     ; -1591.637           ;
;  clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -34752.041 ; 0.000 ; N/A      ; N/A     ; -1591.637           ;
;  refer_clk                                                ; -720.473   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx_pin   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_mosi      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_ss        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jtag_TDO      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; halted_ind    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; over          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; succ          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_debug_pin          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[8]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[9]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[10]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[11]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[12]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[13]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[14]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; gpio[15]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refer_rst_n             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TCK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; refer_clk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TDI                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; jtag_TMS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; spi_miso                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx_pin             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; over          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; succ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; over          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; succ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx_pin   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_mosi      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_ss        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; spi_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; jtag_TDO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; halted_ind    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; over          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; succ          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; gpio[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; gpio[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; gpio[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; refer_clk                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3345100      ; 0        ; 0        ; 0        ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk                                                ; 66758        ; 0        ; 0        ; 0        ;
; refer_clk                                                ; refer_clk                                                ; 64           ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; refer_clk                                                ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3345100      ; 0        ; 0        ; 0        ;
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; refer_clk                                                ; 66758        ; 0        ; 0        ; 0        ;
; refer_clk                                                ; refer_clk                                                ; 64           ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 3341  ; 3341 ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+
; Target                                                   ; Clock                                                    ; Type      ; Status        ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+
; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; jtag_TCK                                                 ;                                                          ; Base      ; Unconstrained ;
; refer_clk                                                ; refer_clk                                                ; Base      ; Constrained   ;
; refer_rst_n                                              ;                                                          ; Base      ; Unconstrained ;
; rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]          ;                                                          ; Base      ; Unconstrained ;
; rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]              ;                                                          ; Base      ; Unconstrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; gpio[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TMS    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; refer_rst_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx_pin ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; gpio[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; halted_ind  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; over        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; succ        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_pin ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; gpio[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TMS    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; refer_rst_n ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_miso    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx_pin ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; gpio[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; halted_ind  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; jtag_TDO    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; over        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_mosi    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spi_ss      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; succ        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx_pin ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Feb 26 15:04:29 2023
Info: Command: quartus_sta rooth -c rooth
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 129 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'rooth.sdc'
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[11] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -26.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -26.157          -34752.041 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -12.140            -720.473 refer_clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.111               0.000 refer_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.201           -1591.637 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.656               0.000 refer_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[11] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -24.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -24.620          -32645.663 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -11.536            -677.772 refer_clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.034               0.000 refer_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.201           -1591.637 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.664               0.000 refer_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: jtag_TCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register jtag_top:u_jtag_top|jtag_driver:u_jtag_driver|full_handshake_tx:tx|req is being clocked by jtag_TCK
Warning (332060): Node: refer_rst_n was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|flow_ctrl:u_flow_ctrl_0|next_pc_o[28] is being clocked by refer_rst_n
Warning (332060): Node: rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_res_ctrl:u_alu_res_ctrl_0|csr_wr_data_o[11] is being clocked by rooth:u_rooth_0|if_as:u_if_as_0|alu_res_op_o[0]
Warning (332060): Node: rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch rooth:u_rooth_0|alu_core:u_alu_core_0|extends_reg[50] is being clocked by rooth:u_rooth_0|if_ex:u_if_ex_0|alu_op_o[0]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] was found on node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 10), -divide_by (expected: 1, found: 1)
    Warning (332056): Node: clk_pll_inst|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From refer_clk (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) to refer_clk (Rise) (setup and hold)
    Critical Warning (332169): From refer_clk (Rise) to clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.556          -12287.297 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.353            -235.152 refer_clk 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.426               0.000 refer_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.000               0.000 clk_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.327               0.000 refer_clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Sun Feb 26 15:04:34 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:08


