Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 25 17:03:13 2022
| Host         : sim-ro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              13 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------+------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out |                  |                1 |              1 |         1.00 |
|  segment1/XLXI_47/CLK |                 |                  |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out | LED[15]_i_1_n_0  |                1 |              7 |         7.00 |
|  CLK100MHZ_IBUF_BUFG  | XLXI_7/drdy_out | LED[7]_i_1_n_0   |                3 |              7 |         2.33 |
|  CLK100MHZ_IBUF_BUFG  | decimal_reg_in  |                  |                2 |             12 |         6.00 |
|  CLK100MHZ_IBUF_BUFG  | decimal_reg_in  | dig0             |               12 |             26 |         2.17 |
|  CLK100MHZ_IBUF_BUFG  |                 | decimal_reg_in   |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG  |                 |                  |               13 |             36 |         2.77 |
+-----------------------+-----------------+------------------+------------------+----------------+--------------+


