INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Documents/GitHub/Cronometro-VHDL-Trabajo-SED-2021-/project_1/project_1.srcs/sources_1/new/CLK1hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk1Hz'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carlos/Documents/GitHub/Cronometro-VHDL-Trabajo-SED-2021-/project_1/project_1.srcs/sources_1/new/Cuenta_atras.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cuenta_atras'
ERROR: [VRFC 10-3167] cannot convert type 'std_logic_vector' to type 'integer' [C:/Users/Carlos/Documents/GitHub/Cronometro-VHDL-Trabajo-SED-2021-/project_1/project_1.srcs/sources_1/new/Cuenta_atras.vhd:73]
ERROR: [VRFC 10-3167] cannot convert type 'std_logic_vector' to type 'integer' [C:/Users/Carlos/Documents/GitHub/Cronometro-VHDL-Trabajo-SED-2021-/project_1/project_1.srcs/sources_1/new/Cuenta_atras.vhd:74]
ERROR: [VRFC 10-3167] cannot convert type 'std_logic_vector' to type 'integer' [C:/Users/Carlos/Documents/GitHub/Cronometro-VHDL-Trabajo-SED-2021-/project_1/project_1.srcs/sources_1/new/Cuenta_atras.vhd:75]
ERROR: [VRFC 10-3167] cannot convert type 'std_logic_vector' to type 'integer' [C:/Users/Carlos/Documents/GitHub/Cronometro-VHDL-Trabajo-SED-2021-/project_1/project_1.srcs/sources_1/new/Cuenta_atras.vhd:76]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Carlos/Documents/GitHub/Cronometro-VHDL-Trabajo-SED-2021-/project_1/project_1.srcs/sources_1/new/Cuenta_atras.vhd:22]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Carlos/Documents/GitHub/Cronometro-VHDL-Trabajo-SED-2021-/project_1/project_1.srcs/sources_1/new/Cuenta_atras.vhd' ignored due to errors
