{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741631166339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741631166346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 10 23:56:06 2025 " "Processing started: Mon Mar 10 23:56:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741631166346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631166346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Very_Half_SAM -c Very_Half_SAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Very_Half_SAM -c Very_Half_SAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631166346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741631166786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741631166786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_conductor.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_conductor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Conductor " "Found entity 1: Bus_Conductor" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_8 " "Found entity 1: AND_8" {  } { { "AND_8.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/AND_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175747 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Testbench.v(115) " "Verilog HDL information at Testbench.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "Testbench.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Testbench.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741631175751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8.v 2 2 " "Found 2 design units, including 2 entities, in source file adder_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Adder_8.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Adder_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175757 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder_8 " "Found entity 2: Adder_8" {  } { { "Adder_8.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Adder_8.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_8_bit " "Found entity 1: Mux_2x1_8_bit" {  } { { "Mux_2x1_8_bit.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Mux_2x1_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_1_bit " "Found entity 1: Mux_2x1_1_bit" {  } { { "Mux_2x1_1_bit.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Mux_2x1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1_8_bit " "Found entity 1: Mux_4x1_8_bit" {  } { { "Mux_4x1_8_bit.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Mux_4x1_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_Flip_Flop.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pipo_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipo_Register " "Found entity 1: Pipo_Register" {  } { { "Pipo_Register.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Pipo_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741631175797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631175797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741631175839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:very_half_sam " "Elaborating entity \"cpu\" for hierarchy \"cpu:very_half_sam\"" {  } { { "Toplevel.v" "very_half_sam" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Toplevel.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:path_of_data " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:path_of_data\"" {  } { { "Toplevel.v" "path_of_data" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Toplevel.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipo_Register Datapath:path_of_data\|Pipo_Register:IReg " "Elaborating entity \"Pipo_Register\" for hierarchy \"Datapath:path_of_data\|Pipo_Register:IReg\"" {  } { { "Datapath.v" "IReg" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF Datapath:path_of_data\|Pipo_Register:IReg\|D_FF:loop\[0\].df " "Elaborating entity \"D_FF\" for hierarchy \"Datapath:path_of_data\|Pipo_Register:IReg\|D_FF:loop\[0\].df\"" {  } { { "Pipo_Register.v" "loop\[0\].df" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Pipo_Register.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_1_bit Datapath:path_of_data\|Pipo_Register:IReg\|Mux_2x1_1_bit:loop\[0\].mux " "Elaborating entity \"Mux_2x1_1_bit\" for hierarchy \"Datapath:path_of_data\|Pipo_Register:IReg\|Mux_2x1_1_bit:loop\[0\].mux\"" {  } { { "Pipo_Register.v" "loop\[0\].mux" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Pipo_Register.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_8_bit Datapath:path_of_data\|Mux_2x1_8_bit:IReg_Tristate_Buffer " "Elaborating entity \"Mux_2x1_8_bit\" for hierarchy \"Datapath:path_of_data\|Mux_2x1_8_bit:IReg_Tristate_Buffer\"" {  } { { "Datapath.v" "IReg_Tristate_Buffer" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_8 Datapath:path_of_data\|Adder_8:Adder " "Elaborating entity \"Adder_8\" for hierarchy \"Datapath:path_of_data\|Adder_8:Adder\"" {  } { { "Datapath.v" "Adder" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Datapath:path_of_data\|Adder_8:Adder\|Full_Adder:F1 " "Elaborating entity \"Full_Adder\" for hierarchy \"Datapath:path_of_data\|Adder_8:Adder\|Full_Adder:F1\"" {  } { { "Adder_8.v" "F1" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Adder_8.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_8_bit Datapath:path_of_data\|Mux_4x1_8_bit:Mux_ACC " "Elaborating entity \"Mux_4x1_8_bit\" for hierarchy \"Datapath:path_of_data\|Mux_4x1_8_bit:Mux_ACC\"" {  } { { "Datapath.v" "Mux_ACC" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:path_of_data\|ALU:AL_Unit " "Elaborating entity \"ALU\" for hierarchy \"Datapath:path_of_data\|ALU:AL_Unit\"" {  } { { "Datapath.v" "AL_Unit" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8 Datapath:path_of_data\|ALU:AL_Unit\|AND_8:u1 " "Elaborating entity \"AND_8\" for hierarchy \"Datapath:path_of_data\|ALU:AL_Unit\|AND_8:u1\"" {  } { { "ALU.v" "u1" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/ALU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Conductor Bus_Conductor:bus " "Elaborating entity \"Bus_Conductor\" for hierarchy \"Bus_Conductor:bus\"" {  } { { "Toplevel.v" "bus" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Toplevel.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631175940 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Bus_Conductor:bus\|Data_Bus_In\[0\] " "Converted tri-state buffer \"Bus_Conductor:bus\|Data_Bus_In\[0\]\" feeding internal logic into a wire" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Bus_Conductor:bus\|Data_Bus_In\[1\] " "Converted tri-state buffer \"Bus_Conductor:bus\|Data_Bus_In\[1\]\" feeding internal logic into a wire" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Bus_Conductor:bus\|Data_Bus_In\[2\] " "Converted tri-state buffer \"Bus_Conductor:bus\|Data_Bus_In\[2\]\" feeding internal logic into a wire" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Bus_Conductor:bus\|Data_Bus_In\[3\] " "Converted tri-state buffer \"Bus_Conductor:bus\|Data_Bus_In\[3\]\" feeding internal logic into a wire" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Bus_Conductor:bus\|Data_Bus_In\[4\] " "Converted tri-state buffer \"Bus_Conductor:bus\|Data_Bus_In\[4\]\" feeding internal logic into a wire" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Bus_Conductor:bus\|Data_Bus_In\[5\] " "Converted tri-state buffer \"Bus_Conductor:bus\|Data_Bus_In\[5\]\" feeding internal logic into a wire" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Bus_Conductor:bus\|Data_Bus_In\[6\] " "Converted tri-state buffer \"Bus_Conductor:bus\|Data_Bus_In\[6\]\" feeding internal logic into a wire" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Bus_Conductor:bus\|Data_Bus_In\[7\] " "Converted tri-state buffer \"Bus_Conductor:bus\|Data_Bus_In\[7\]\" feeding internal logic into a wire" {  } { { "Bus_Conductor.v" "" { Text "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/Bus_Conductor.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:path_of_data\|comb~synth " "Converted tri-state buffer \"Datapath:path_of_data\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1741631176118 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1741631176118 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1741631176403 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741631176606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/output_files/Very_Half_SAM.map.smsg " "Generated suppressed messages file C:/Users/manan/Documents/SAM_family_working/Very_Half_SAM/output_files/Very_Half_SAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631177518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741631177634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741631177634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741631177677 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741631177677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741631177677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741631177677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741631177706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 10 23:56:17 2025 " "Processing ended: Mon Mar 10 23:56:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741631177706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741631177706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741631177706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741631177706 ""}
