{
  "module_name": "thm_9_0_offset.h",
  "hash_id": "69070a13eef651f5ec7636c1a9b44506e645140a940fcf8d8efc4e22a569a877",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/thm/thm_9_0_offset.h",
  "human_readable_source": " \n#ifndef _thm_9_0_OFFSET_HEADER\n#define _thm_9_0_OFFSET_HEADER\n\n\n\n\n\n#define mmTHM_TCON_CUR_TMP                                                                             0x0000\n#define mmTHM_TCON_CUR_TMP_BASE_IDX                                                                    0\n#define mmTHM_TCON_HTC                                                                                 0x0001\n#define mmTHM_TCON_HTC_BASE_IDX                                                                        0\n#define mmTHM_TCON_THERM_TRIP                                                                          0x0002\n#define mmTHM_TCON_THERM_TRIP_BASE_IDX                                                                 0\n#define mmTHM_GPIO_PROCHOT_CTRL                                                                        0x0004\n#define mmTHM_GPIO_PROCHOT_CTRL_BASE_IDX                                                               0\n#define mmTHM_GPIO_THERMTRIP_CTRL                                                                      0x0005\n#define mmTHM_GPIO_THERMTRIP_CTRL_BASE_IDX                                                             0\n#define mmTHM_GPIO_PWM_CTRL                                                                            0x0006\n#define mmTHM_GPIO_PWM_CTRL_BASE_IDX                                                                   0\n#define mmTHM_GPIO_TACHIN_CTRL                                                                         0x0007\n#define mmTHM_GPIO_TACHIN_CTRL_BASE_IDX                                                                0\n#define mmTHM_GPIO_PUMPOUT_CTRL                                                                        0x0008\n#define mmTHM_GPIO_PUMPOUT_CTRL_BASE_IDX                                                               0\n#define mmTHM_GPIO_PUMPIN_CTRL                                                                         0x0009\n#define mmTHM_GPIO_PUMPIN_CTRL_BASE_IDX                                                                0\n#define mmTHM_THERMAL_INT_ENA                                                                          0x000a\n#define mmTHM_THERMAL_INT_ENA_BASE_IDX                                                                 0\n#define mmTHM_THERMAL_INT_CTRL                                                                         0x000b\n#define mmTHM_THERMAL_INT_CTRL_BASE_IDX                                                                0\n#define mmTHM_THERMAL_INT_STATUS                                                                       0x000c\n#define mmTHM_THERMAL_INT_STATUS_BASE_IDX                                                              0\n#define mmTHM_TMON0_RDIL0_DATA                                                                         0x000d\n#define mmTHM_TMON0_RDIL0_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL1_DATA                                                                         0x000e\n#define mmTHM_TMON0_RDIL1_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL2_DATA                                                                         0x000f\n#define mmTHM_TMON0_RDIL2_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL3_DATA                                                                         0x0010\n#define mmTHM_TMON0_RDIL3_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL4_DATA                                                                         0x0011\n#define mmTHM_TMON0_RDIL4_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL5_DATA                                                                         0x0012\n#define mmTHM_TMON0_RDIL5_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL6_DATA                                                                         0x0013\n#define mmTHM_TMON0_RDIL6_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL7_DATA                                                                         0x0014\n#define mmTHM_TMON0_RDIL7_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL8_DATA                                                                         0x0015\n#define mmTHM_TMON0_RDIL8_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL9_DATA                                                                         0x0016\n#define mmTHM_TMON0_RDIL9_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIL10_DATA                                                                        0x0017\n#define mmTHM_TMON0_RDIL10_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIL11_DATA                                                                        0x0018\n#define mmTHM_TMON0_RDIL11_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIL12_DATA                                                                        0x0019\n#define mmTHM_TMON0_RDIL12_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIL13_DATA                                                                        0x001a\n#define mmTHM_TMON0_RDIL13_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIL14_DATA                                                                        0x001b\n#define mmTHM_TMON0_RDIL14_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIL15_DATA                                                                        0x001c\n#define mmTHM_TMON0_RDIL15_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIR0_DATA                                                                         0x001d\n#define mmTHM_TMON0_RDIR0_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR1_DATA                                                                         0x001e\n#define mmTHM_TMON0_RDIR1_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR2_DATA                                                                         0x001f\n#define mmTHM_TMON0_RDIR2_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR3_DATA                                                                         0x0020\n#define mmTHM_TMON0_RDIR3_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR4_DATA                                                                         0x0021\n#define mmTHM_TMON0_RDIR4_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR5_DATA                                                                         0x0022\n#define mmTHM_TMON0_RDIR5_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR6_DATA                                                                         0x0023\n#define mmTHM_TMON0_RDIR6_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR7_DATA                                                                         0x0024\n#define mmTHM_TMON0_RDIR7_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR8_DATA                                                                         0x0025\n#define mmTHM_TMON0_RDIR8_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR9_DATA                                                                         0x0026\n#define mmTHM_TMON0_RDIR9_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON0_RDIR10_DATA                                                                        0x0027\n#define mmTHM_TMON0_RDIR10_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIR11_DATA                                                                        0x0028\n#define mmTHM_TMON0_RDIR11_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIR12_DATA                                                                        0x0029\n#define mmTHM_TMON0_RDIR12_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIR13_DATA                                                                        0x002a\n#define mmTHM_TMON0_RDIR13_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIR14_DATA                                                                        0x002b\n#define mmTHM_TMON0_RDIR14_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_RDIR15_DATA                                                                        0x002c\n#define mmTHM_TMON0_RDIR15_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON0_INT_DATA                                                                           0x002d\n#define mmTHM_TMON0_INT_DATA_BASE_IDX                                                                  0\n#define mmTHM_TMON0_DEBUG                                                                              0x0030\n#define mmTHM_TMON0_DEBUG_BASE_IDX                                                                     0\n#define mmTHM_TMON1_RDIL0_DATA                                                                         0x0031\n#define mmTHM_TMON1_RDIL0_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL1_DATA                                                                         0x0032\n#define mmTHM_TMON1_RDIL1_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL2_DATA                                                                         0x0033\n#define mmTHM_TMON1_RDIL2_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL3_DATA                                                                         0x0034\n#define mmTHM_TMON1_RDIL3_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL4_DATA                                                                         0x0035\n#define mmTHM_TMON1_RDIL4_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL5_DATA                                                                         0x0036\n#define mmTHM_TMON1_RDIL5_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL6_DATA                                                                         0x0037\n#define mmTHM_TMON1_RDIL6_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL7_DATA                                                                         0x0038\n#define mmTHM_TMON1_RDIL7_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL8_DATA                                                                         0x0039\n#define mmTHM_TMON1_RDIL8_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL9_DATA                                                                         0x003a\n#define mmTHM_TMON1_RDIL9_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIL10_DATA                                                                        0x003b\n#define mmTHM_TMON1_RDIL10_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIL11_DATA                                                                        0x003c\n#define mmTHM_TMON1_RDIL11_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIL12_DATA                                                                        0x003d\n#define mmTHM_TMON1_RDIL12_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIL13_DATA                                                                        0x003e\n#define mmTHM_TMON1_RDIL13_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIL14_DATA                                                                        0x003f\n#define mmTHM_TMON1_RDIL14_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIL15_DATA                                                                        0x0040\n#define mmTHM_TMON1_RDIL15_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIR0_DATA                                                                         0x0041\n#define mmTHM_TMON1_RDIR0_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR1_DATA                                                                         0x0042\n#define mmTHM_TMON1_RDIR1_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR2_DATA                                                                         0x0043\n#define mmTHM_TMON1_RDIR2_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR3_DATA                                                                         0x0044\n#define mmTHM_TMON1_RDIR3_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR4_DATA                                                                         0x0045\n#define mmTHM_TMON1_RDIR4_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR5_DATA                                                                         0x0046\n#define mmTHM_TMON1_RDIR5_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR6_DATA                                                                         0x0047\n#define mmTHM_TMON1_RDIR6_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR7_DATA                                                                         0x0048\n#define mmTHM_TMON1_RDIR7_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR8_DATA                                                                         0x0049\n#define mmTHM_TMON1_RDIR8_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR9_DATA                                                                         0x004a\n#define mmTHM_TMON1_RDIR9_DATA_BASE_IDX                                                                0\n#define mmTHM_TMON1_RDIR10_DATA                                                                        0x004b\n#define mmTHM_TMON1_RDIR10_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIR11_DATA                                                                        0x004c\n#define mmTHM_TMON1_RDIR11_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIR12_DATA                                                                        0x004d\n#define mmTHM_TMON1_RDIR12_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIR13_DATA                                                                        0x004e\n#define mmTHM_TMON1_RDIR13_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIR14_DATA                                                                        0x004f\n#define mmTHM_TMON1_RDIR14_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_RDIR15_DATA                                                                        0x0050\n#define mmTHM_TMON1_RDIR15_DATA_BASE_IDX                                                               0\n#define mmTHM_TMON1_INT_DATA                                                                           0x0051\n#define mmTHM_TMON1_INT_DATA_BASE_IDX                                                                  0\n#define mmTHM_TMON1_DEBUG                                                                              0x0054\n#define mmTHM_TMON1_DEBUG_BASE_IDX                                                                     0\n#define mmTHM_DIE1_TEMP                                                                                0x0055\n#define mmTHM_DIE1_TEMP_BASE_IDX                                                                       0\n#define mmTHM_DIE2_TEMP                                                                                0x0056\n#define mmTHM_DIE2_TEMP_BASE_IDX                                                                       0\n#define mmTHM_DIE3_TEMP                                                                                0x0057\n#define mmTHM_DIE3_TEMP_BASE_IDX                                                                       0\n#define mmCG_MULT_THERMAL_CTRL                                                                         0x0059\n#define mmCG_MULT_THERMAL_CTRL_BASE_IDX                                                                0\n#define mmCG_MULT_THERMAL_STATUS                                                                       0x005a\n#define mmCG_MULT_THERMAL_STATUS_BASE_IDX                                                              0\n#define mmTHM_TMON0_COEFF                                                                              0x005e\n#define mmTHM_TMON0_COEFF_BASE_IDX                                                                     0\n#define mmTHM_TMON1_COEFF                                                                              0x005f\n#define mmTHM_TMON1_COEFF_BASE_IDX                                                                     0\n#define mmCG_FDO_CTRL0                                                                                 0x0062\n#define mmCG_FDO_CTRL0_BASE_IDX                                                                        0\n#define mmCG_FDO_CTRL1                                                                                 0x0063\n#define mmCG_FDO_CTRL1_BASE_IDX                                                                        0\n#define mmCG_FDO_CTRL2                                                                                 0x0064\n#define mmCG_FDO_CTRL2_BASE_IDX                                                                        0\n#define mmCG_TACH_CTRL                                                                                 0x0065\n#define mmCG_TACH_CTRL_BASE_IDX                                                                        0\n#define mmCG_TACH_STATUS                                                                               0x0066\n#define mmCG_TACH_STATUS_BASE_IDX                                                                      0\n#define mmCG_THERMAL_STATUS                                                                            0x0067\n#define mmCG_THERMAL_STATUS_BASE_IDX                                                                   0\n#define mmCG_PUMP_CTRL0                                                                                0x0068\n#define mmCG_PUMP_CTRL0_BASE_IDX                                                                       0\n#define mmCG_PUMP_CTRL1                                                                                0x0069\n#define mmCG_PUMP_CTRL1_BASE_IDX                                                                       0\n#define mmCG_PUMP_CTRL2                                                                                0x006a\n#define mmCG_PUMP_CTRL2_BASE_IDX                                                                       0\n#define mmCG_PUMP_TACH_CTRL                                                                            0x006b\n#define mmCG_PUMP_TACH_CTRL_BASE_IDX                                                                   0\n#define mmCG_PUMP_TACH_STATUS                                                                          0x006c\n#define mmCG_PUMP_TACH_STATUS_BASE_IDX                                                                 0\n#define mmCG_PUMP_STATUS                                                                               0x006d\n#define mmCG_PUMP_STATUS_BASE_IDX                                                                      0\n#define mmTHM_TCON_LOCAL0                                                                              0x006e\n#define mmTHM_TCON_LOCAL0_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL1                                                                              0x006f\n#define mmTHM_TCON_LOCAL1_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL2                                                                              0x0070\n#define mmTHM_TCON_LOCAL2_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL3                                                                              0x0071\n#define mmTHM_TCON_LOCAL3_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL4                                                                              0x0072\n#define mmTHM_TCON_LOCAL4_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL5                                                                              0x0073\n#define mmTHM_TCON_LOCAL5_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL6                                                                              0x0074\n#define mmTHM_TCON_LOCAL6_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL7                                                                              0x0075\n#define mmTHM_TCON_LOCAL7_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL8                                                                              0x0076\n#define mmTHM_TCON_LOCAL8_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL9                                                                              0x0077\n#define mmTHM_TCON_LOCAL9_BASE_IDX                                                                     0\n#define mmTHM_TCON_LOCAL10                                                                             0x0078\n#define mmTHM_TCON_LOCAL10_BASE_IDX                                                                    0\n#define mmTHM_TCON_LOCAL11                                                                             0x0079\n#define mmTHM_TCON_LOCAL11_BASE_IDX                                                                    0\n#define mmTHM_TCON_LOCAL12                                                                             0x007a\n#define mmTHM_TCON_LOCAL12_BASE_IDX                                                                    0\n#define mmTHM_TCON_LOCAL13                                                                             0x007b\n#define mmTHM_TCON_LOCAL13_BASE_IDX                                                                    0\n#define mmTHM_BACO_CNTL                                                                                0x007c\n#define mmTHM_BACO_CNTL_BASE_IDX                                                                       0\n#define mmTHM_BACO_TIMING0                                                                             0x007d\n#define mmTHM_BACO_TIMING0_BASE_IDX                                                                    0\n#define mmTHM_BACO_TIMING1                                                                             0x007e\n#define mmTHM_BACO_TIMING1_BASE_IDX                                                                    0\n#define mmXTAL_CNTL                                                                                    0x007f\n#define mmXTAL_CNTL_BASE_IDX                                                                           0\n#define mmSBTSI_REMOTE_TEMP                                                                            0x008a\n#define mmSBTSI_REMOTE_TEMP_BASE_IDX                                                                   0\n#define mmSBRMI_CONTROL                                                                                0x008b\n#define mmSBRMI_CONTROL_BASE_IDX                                                                       0\n#define mmSBRMI_COMMAND                                                                                0x008c\n#define mmSBRMI_COMMAND_BASE_IDX                                                                       0\n#define mmSBRMI_WRITE_DATA0                                                                            0x008d\n#define mmSBRMI_WRITE_DATA0_BASE_IDX                                                                   0\n#define mmSBRMI_WRITE_DATA1                                                                            0x008e\n#define mmSBRMI_WRITE_DATA1_BASE_IDX                                                                   0\n#define mmSBRMI_WRITE_DATA2                                                                            0x008f\n#define mmSBRMI_WRITE_DATA2_BASE_IDX                                                                   0\n#define mmSBRMI_READ_DATA0                                                                             0x0090\n#define mmSBRMI_READ_DATA0_BASE_IDX                                                                    0\n#define mmSBRMI_READ_DATA1                                                                             0x0091\n#define mmSBRMI_READ_DATA1_BASE_IDX                                                                    0\n#define mmSBRMI_CORE_EN_NUMBER                                                                         0x0092\n#define mmSBRMI_CORE_EN_NUMBER_BASE_IDX                                                                0\n#define mmSBRMI_CORE_EN_STATUS0                                                                        0x0093\n#define mmSBRMI_CORE_EN_STATUS0_BASE_IDX                                                               0\n#define mmSBRMI_CORE_EN_STATUS1                                                                        0x0094\n#define mmSBRMI_CORE_EN_STATUS1_BASE_IDX                                                               0\n#define mmSBRMI_APIC_STATUS0                                                                           0x0095\n#define mmSBRMI_APIC_STATUS0_BASE_IDX                                                                  0\n#define mmSBRMI_APIC_STATUS1                                                                           0x0096\n#define mmSBRMI_APIC_STATUS1_BASE_IDX                                                                  0\n#define mmSBRMI_MCE_STATUS0                                                                            0x0097\n#define mmSBRMI_MCE_STATUS0_BASE_IDX                                                                   0\n#define mmSBRMI_MCE_STATUS1                                                                            0x0098\n#define mmSBRMI_MCE_STATUS1_BASE_IDX                                                                   0\n#define mmSMBUS_CNTL0                                                                                  0x0099\n#define mmSMBUS_CNTL0_BASE_IDX                                                                         0\n#define mmSMBUS_CNTL1                                                                                  0x009a\n#define mmSMBUS_CNTL1_BASE_IDX                                                                         0\n#define mmSMBUS_BLKWR_CMD_CTRL0                                                                        0x009b\n#define mmSMBUS_BLKWR_CMD_CTRL0_BASE_IDX                                                               0\n#define mmSMBUS_BLKWR_CMD_CTRL1                                                                        0x009c\n#define mmSMBUS_BLKWR_CMD_CTRL1_BASE_IDX                                                               0\n#define mmSMBUS_BLKRD_CMD_CTRL0                                                                        0x009d\n#define mmSMBUS_BLKRD_CMD_CTRL0_BASE_IDX                                                               0\n#define mmSMBUS_BLKRD_CMD_CTRL1                                                                        0x009e\n#define mmSMBUS_BLKRD_CMD_CTRL1_BASE_IDX                                                               0\n#define mmSMBUS_TIMING_CNTL0                                                                           0x009f\n#define mmSMBUS_TIMING_CNTL0_BASE_IDX                                                                  0\n#define mmSMBUS_TIMING_CNTL1                                                                           0x00a0\n#define mmSMBUS_TIMING_CNTL1_BASE_IDX                                                                  0\n#define mmSMBUS_TIMING_CNTL2                                                                           0x00a1\n#define mmSMBUS_TIMING_CNTL2_BASE_IDX                                                                  0\n#define mmSMBUS_TRIGGER_CNTL                                                                           0x00a2\n#define mmSMBUS_TRIGGER_CNTL_BASE_IDX                                                                  0\n#define mmSMBUS_UDID_CNTL0                                                                             0x00a3\n#define mmSMBUS_UDID_CNTL0_BASE_IDX                                                                    0\n#define mmSMBUS_UDID_CNTL1                                                                             0x00a4\n#define mmSMBUS_UDID_CNTL1_BASE_IDX                                                                    0\n#define mmSMBUS_UDID_CNTL2                                                                             0x00a5\n#define mmSMBUS_UDID_CNTL2_BASE_IDX                                                                    0\n#define mmSMBUS_BACO_DUMMY                                                                             0x00a8\n#define mmSMBUS_BACO_DUMMY_BASE_IDX                                                                    0\n#define mmSMBUS_BACO_ADDR_RANGE0_LOW                                                                   0x00a9\n#define mmSMBUS_BACO_ADDR_RANGE0_LOW_BASE_IDX                                                          0\n#define mmSMBUS_BACO_ADDR_RANGE0_HIGH                                                                  0x00aa\n#define mmSMBUS_BACO_ADDR_RANGE0_HIGH_BASE_IDX                                                         0\n#define mmSMBUS_BACO_ADDR_RANGE1_LOW                                                                   0x00ab\n#define mmSMBUS_BACO_ADDR_RANGE1_LOW_BASE_IDX                                                          0\n#define mmSMBUS_BACO_ADDR_RANGE1_HIGH                                                                  0x00ac\n#define mmSMBUS_BACO_ADDR_RANGE1_HIGH_BASE_IDX                                                         0\n#define mmSMBUS_BACO_ADDR_RANGE2_LOW                                                                   0x00ad\n#define mmSMBUS_BACO_ADDR_RANGE2_LOW_BASE_IDX                                                          0\n#define mmSMBUS_BACO_ADDR_RANGE2_HIGH                                                                  0x00ae\n#define mmSMBUS_BACO_ADDR_RANGE2_HIGH_BASE_IDX                                                         0\n#define mmSMBUS_BACO_ADDR_RANGE3_LOW                                                                   0x00af\n#define mmSMBUS_BACO_ADDR_RANGE3_LOW_BASE_IDX                                                          0\n#define mmSMBUS_BACO_ADDR_RANGE3_HIGH                                                                  0x00b0\n#define mmSMBUS_BACO_ADDR_RANGE3_HIGH_BASE_IDX                                                         0\n#define mmSMBUS_BACO_ADDR_RANGE4_LOW                                                                   0x00b1\n#define mmSMBUS_BACO_ADDR_RANGE4_LOW_BASE_IDX                                                          0\n#define mmSMBUS_BACO_ADDR_RANGE4_HIGH                                                                  0x00b2\n#define mmSMBUS_BACO_ADDR_RANGE4_HIGH_BASE_IDX                                                         0\n#define mmTHM_GPIO_MACO_EN_CTRL                                                                        0x00bd\n#define mmTHM_GPIO_MACO_EN_CTRL_BASE_IDX                                                               0\n#define mmTHM_BACO_TIMING2                                                                             0x00bf\n#define mmTHM_BACO_TIMING2_BASE_IDX                                                                    0\n#define mmTHM_BACO_TIMING                                                                              0x00c0\n#define mmTHM_BACO_TIMING_BASE_IDX                                                                     0\n#define mmTHM_TMON0_REMOTE_START                                                                       0x0100\n#define mmTHM_TMON0_REMOTE_START_BASE_IDX                                                              0\n#define mmTHM_TMON0_REMOTE_END                                                                         0x013f\n#define mmTHM_TMON0_REMOTE_END_BASE_IDX                                                                0\n#define mmTHM_TMON1_REMOTE_START                                                                       0x0140\n#define mmTHM_TMON1_REMOTE_START_BASE_IDX                                                              0\n#define mmTHM_TMON1_REMOTE_END                                                                         0x017f\n#define mmTHM_TMON1_REMOTE_END_BASE_IDX                                                                0\n#define mmTHM_TMON2_REMOTE_START                                                                       0x0180\n#define mmTHM_TMON2_REMOTE_START_BASE_IDX                                                              0\n#define mmTHM_TMON2_REMOTE_END                                                                         0x01bf\n#define mmTHM_TMON2_REMOTE_END_BASE_IDX                                                                0\n#define mmTHM_TMON3_REMOTE_START                                                                       0x01c0\n#define mmTHM_TMON3_REMOTE_START_BASE_IDX                                                              0\n#define mmTHM_TMON3_REMOTE_END                                                                         0x01ff\n#define mmTHM_TMON3_REMOTE_END_BASE_IDX                                                                0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}