# DMA_AXI4_Verification

## ğŸ“ Project Directory
```text
DMA_AXI4_Verification/
â”‚â”€â”€ docs/ â†’ Project document (detailed)
â”‚â”€â”€ rtl/ â†’ DUT + AXI memory + interfaces
â”‚   â”œâ”€â”€ axi_if.sv â†’ AXI4 interface signals
â”‚   â”œâ”€â”€ cfg_if.sv â†’ DMA config interface
â”‚   â”œâ”€â”€ dma.sv â†’ DMA module (DUT)
â”‚   â”œâ”€â”€ axi_mem.sv â†’ Memory model
â”‚â”€â”€ tb/
â”‚   â”œâ”€â”€ dma_pkg.sv â†’ Package for sequences, transaction items
â”‚   â”œâ”€â”€ dma_txn.sv â†’ Transaction item
â”‚   â”œâ”€â”€ dma_sequences.sv â†’ Smoke, burst, random sequences
â”‚   â”œâ”€â”€ dma_driver.sv â†’ Driver
â”‚   â”œâ”€â”€ axi_monitor.sv â†’ Monitor
â”‚   â”œâ”€â”€ dma_scoreboard.sv â†’ Scoreboard
â”‚   â”œâ”€â”€ dma_coverage.sv â†’ Coverage
â”‚   â”œâ”€â”€ dma_agent.sv â†’ Agent
â”‚   â”œâ”€â”€ dma_env.sv â†’ Environment
â”‚â”€â”€ tests/
â”‚   â”œâ”€â”€ base_test.sv
â”‚   â”œâ”€â”€ smoke_test.sv
â”‚   â”œâ”€â”€ burst_test.sv
â”‚   â”œâ”€â”€ random_test.sv
â”‚â”€â”€ tb_top.sv
ğŸ“Œ Project Summary
This project verifies a Simple Memory-Copy DMA Subsystem using SystemVerilog and UVM methodology. It includes complete stimulus, checking, coverage, scoreboard, and assertions.

Highlights:

Memory-to-memory DMA transfers over AXI4

Assertions inside interfaces (protocol timing checks)

Scoreboard compares expected vs actual memory content

Monitor publishes read/write transactions via analysis ports

Functional + code coverage goals

Random, directed, and stress tests for full verification

ğŸ¯ Features Verified
Correct DMA programming via cfg_if interface (SRC, DST, LEN, START/DONE)

AXI4 handshake correctness (AW, W, AR, R channels)

Read/write data correctness in memory

Back-to-back and burst transfers

Partial and full beats handling

Large transfers and stress/random scenarios

ğŸ§© UVM Components Included
Transaction â€“ dma_txn: src_addr, dst_addr, length

Sequence Items â€“ dma_base_seq and specialized sequences (directed, random, back-to-back, large, stress)

Driver â€“ Drives cfg_if and initiates DMA transfers

Monitor â€“ Observes AXI4 read/write channels

Scoreboard â€“ Compares memory model vs DUT transfer results

Coverage â€“ Length, src/dst addresses, back-to-back, burst coverage

Agent â€“ Driver + Monitor

Environment â€“ Agent + Scoreboard + Coverage

Tests â€“ dma_base_test runs all sequences

ğŸ“ Testcases Implemented
âœ” smoke_test â€” simple DMA transfer verification

âœ” directed_test â€” specific src/dst/length DMA transfer

âœ” back_to_back_test â€” multiple consecutive DMA transfers

âœ” large_test â€” single large transfer

âœ” random_test â€” randomized DMA transfers

âœ” stress_test â€” heavy load/randomized sequences

ğŸ“Š Verification / Sign-off Flow
The verification flow used here follows industry standards:

Smoke test to verify basic connectivity

Directed and deterministic tests

Back-to-back and burst transfers

Randomized transactions for corner cases

Large transfer scenarios

Scoreboard and functional coverage checking

Regression and full verification sign-off

ğŸ Conclusion
This project demonstrates a clean, modular, and fully reusable DMA UVM testbench. It verifies the memory-copy DMA subsystem thoroughly using a combination of:

âœ” Assertions + âœ” Scoreboard + âœ” Coverage + âœ” Random & Directed Tests
