# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mips.srcs/sources_1/new/MEM_WB.v" \
"../../../../mips.srcs/sources_1/new/dataMemory.v" \
"../../../../mips.srcs/sources_1/new/mux.v" \
"../../../../mips.srcs/sources_1/new/adder.v" \
"../../../../mips.srcs/sources_1/new/programCounter.v" \
"../../../../mips.srcs/sources_1/new/IF_ID.v" \
"../../../../mips.srcs/sources_1/new/instructionMemory.v" \
"../../../../mips.srcs/sources_1/new/alu.v" \
"../../../../mips.srcs/sources_1/new/mux3_1.v" \
"../../../../mips.srcs/sources_1/new/EX_MEM.v" \
"../../../../mips.srcs/sources_1/new/DataHazard.v" \
"../../../../mips.srcs/sources_1/new/ID_EX.v" \
"../../../../mips.srcs/sources_1/new/controlLogic.v" \
"../../../../mips.srcs/sources_1/new/shiftLeft.v" \
"../../../../mips.srcs/sources_1/new/equalityChecker.v" \
"../../../../mips.srcs/sources_1/new/reg.v" \
"../../../../mips.srcs/sources_1/new/regFile.v" \
"../../../../mips.srcs/sources_1/new/signExtern.v" \
"../../../../mips.srcs/sources_1/new/HazardDetectionUnit.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_MEM_WB_0_0/sim/mips_MEM_WB_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_4/sim/mips_xlslice_0_4.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_dataMemory_0_0/sim/mips_dataMemory_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_5/sim/mips_xlslice_0_5.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_6/sim/mips_xlslice_0_6.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_mux_2_0/sim/mips_mux_2_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_7/sim/mips_xlslice_0_7.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_mux_0_1/sim/mips_mux_0_1.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_3/sim/mips_xlslice_0_3.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_0/sim/mips_xlconstant_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_adder_0_0/sim/mips_adder_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_mux_3_0/sim/mips_mux_3_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_programCounter_0_0/sim/mips_programCounter_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_IF_ID_0_0/sim/mips_IF_ID_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_instructionMemory_0_0/sim/mips_instructionMemory_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_alu_0_0/sim/mips_alu_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_mux_0_0/sim/mips_mux_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_1/sim/mips_xlslice_0_1.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_mux_1_0/sim/mips_mux_1_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_mux3_1_0_0/sim/mips_mux3_1_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_EX_MEM_0_0/sim/mips_EX_MEM_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_2/sim/mips_xlslice_0_2.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_0/sim/mips_xlslice_4_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_mux3_1_1_0/sim/mips_mux3_1_1_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_8/sim/mips_xlslice_0_8.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_1/sim/mips_xlslice_1_1.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_DataHazard_0_0/sim/mips_DataHazard_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_ID_EX_0_0/sim/mips_ID_EX_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_controlLogic_0_0/sim/mips_controlLogic_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlconcat_0_0/sim/mips_xlconcat_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_0/sim/mips_xlslice_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_shiftLeft_0_0/sim/mips_shiftLeft_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_0/sim/mips_xlslice_1_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_2_0/sim/mips_xlslice_2_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_3_0/sim/mips_xlslice_3_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_equalityChecker_0_0/sim/mips_equalityChecker_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_RegFile_0_0/sim/mips_RegFile_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_signExtern_0_0/sim/mips_signExtern_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_adder_1_0/sim/mips_adder_1_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_2/sim/mips_xlconstant_0_2.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_mux_0_2/sim/mips_mux_0_2.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_HazardDetectionUnit_0_0/sim/mips_HazardDetectionUnit_0_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_0_9/sim/mips_xlslice_0_9.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_1_2/sim/mips_xlslice_1_2.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlconcat_0_1/sim/mips_xlconcat_0_1.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlconcat_1_0/sim/mips_xlconcat_1_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_4_1/sim/mips_xlslice_4_1.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlslice_5_0/sim/mips_xlslice_5_0.v" \
"../../../../mips.gen/sources_1/bd/mips/ip/mips_xlconstant_0_1/sim/mips_xlconstant_0_1.v" \
"../../../../mips.gen/sources_1/bd/mips/sim/mips.v" \
"../../../../mips.gen/sources_1/bd/mips/hdl/mips_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
