

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'
================================================================
* Date:           Mon May 22 17:32:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.800 us|  0.800 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |ref_tmp1_ap_fixed_base_fu_136  |ap_fixed_base  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-------------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_160_1  |       14|       14|        10|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2287|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|     923|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     923|   2492|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln160_fu_161_p2               |         +|   0|  0|    11|           3|           1|
    |add_ln161_1_fu_209_p2             |         +|   0|  0|    14|           6|           6|
    |add_ln161_fu_193_p2               |         +|   0|  0|    71|          64|          64|
    |ap_block_state2_io                |       and|   0|  0|     2|           1|           1|
    |ap_block_state9_pp0_stage0_iter8  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op38_readreq_state2  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op45_read_state9     |       and|   0|  0|     2|           1|           1|
    |icmp_ln160_fu_155_p2              |      icmp|   0|  0|     8|           3|           3|
    |lshr_ln161_fu_253_p2              |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|     2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  2287|         594|         593|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |X_BUS_blk_n_AR                  |   9|          2|    1|          2|
    |X_BUS_blk_n_R                   |   9|          2|    1|          2|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_130_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_i_8            |   9|          2|    3|          6|
    |i_fu_86                         |   9|          2|    3|          6|
    |shiftreg3067_fu_82              |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  77|         17|  202|        532|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |X_BUS_addr_read_reg_330           |  512|   0|  512|          0|
    |add_ln161_1_reg_319               |    6|   0|    6|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |    1|   0|    1|          0|
    |empty_64_reg_310                  |    1|   0|    1|          0|
    |i_8_reg_301                       |    3|   0|    3|          0|
    |i_fu_86                           |    3|   0|    3|          0|
    |icmp_ln160_reg_306                |    1|   0|    1|          0|
    |shiftreg3067_fu_82                |   64|   0|   64|          0|
    |trunc_ln161_3_reg_314             |   58|   0|   58|          0|
    |add_ln161_1_reg_319               |   64|  32|    6|          0|
    |empty_64_reg_310                  |   64|  32|    1|          0|
    |i_8_reg_301                       |   64|  32|    3|          0|
    |icmp_ln160_reg_306                |   64|  32|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  923| 128|  678|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|atol_loc_V_ap_fixed_base_fu_994_p_din1   |  out|   64|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|atol_loc_V_ap_fixed_base_fu_994_p_dout0  |   in|   80|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|atol_loc_V_ap_fixed_base_fu_994_p_ready  |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_160_1|  return value|
|m_axi_X_BUS_AWVALID                      |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWREADY                      |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWADDR                       |  out|   64|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWID                         |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWLEN                        |  out|   32|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWSIZE                       |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWBURST                      |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWLOCK                       |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWCACHE                      |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWPROT                       |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWQOS                        |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWREGION                     |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_AWUSER                       |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WVALID                       |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WREADY                       |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WDATA                        |  out|  512|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WSTRB                        |  out|   64|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WLAST                        |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WID                          |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_WUSER                        |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARVALID                      |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARREADY                      |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARADDR                       |  out|   64|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARID                         |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARLEN                        |  out|   32|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARSIZE                       |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARBURST                      |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARLOCK                       |  out|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARCACHE                      |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARPROT                       |  out|    3|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARQOS                        |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARREGION                     |  out|    4|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_ARUSER                       |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RVALID                       |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RREADY                       |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RDATA                        |   in|  512|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RLAST                        |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RID                          |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RFIFONUM                     |   in|    9|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RUSER                        |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_RRESP                        |   in|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BVALID                       |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BREADY                       |  out|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BRESP                        |   in|    2|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BID                          |   in|    1|       m_axi|                                     X_BUS|       pointer|
|m_axi_X_BUS_BUSER                        |   in|    1|       m_axi|                                     X_BUS|       pointer|
|yy_loc_V_address0                        |  out|   14|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_ce0                             |  out|    1|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_we0                             |  out|    1|   ap_memory|                                  yy_loc_V|         array|
|yy_loc_V_d0                              |  out|   80|   ap_memory|                                  yy_loc_V|         array|
|yy                                       |   in|   64|     ap_none|                                        yy|        scalar|
|trunc_ln1                                |   in|    6|     ap_none|                                 trunc_ln1|        scalar|
+-----------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shiftreg3067 = alloca i32 1"   --->   Operation 13 'alloca' 'shiftreg3067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %X_BUS, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 12288, void @empty_12, void @empty, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln1"   --->   Operation 16 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%yy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %yy"   --->   Operation 17 'read' 'yy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %shiftreg3067"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_8 = load i3 %i"   --->   Operation 21 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %X_BUS"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln160 = icmp_eq  i3 %i_8, i3 6" [src/runge_kutta_45.cpp:160]   --->   Operation 24 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%add_ln160 = add i3 %i_8, i3 1" [src/runge_kutta_45.cpp:160]   --->   Operation 26 'add' 'add_ln160' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc.split, void %for.end.exitStub" [src/runge_kutta_45.cpp:160]   --->   Operation 27 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_64 = trunc i3 %i_8"   --->   Operation 28 'trunc' 'empty_64' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i_8, i32 1, i32 2" [src/runge_kutta_45.cpp:161]   --->   Operation 29 'partselect' 'tmp_s' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_s, i4 0" [src/runge_kutta_45.cpp:161]   --->   Operation 30 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i6 %and_ln" [src/runge_kutta_45.cpp:161]   --->   Operation 31 'zext' 'zext_ln161' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln161 = add i64 %zext_ln161, i64 %yy_read" [src/runge_kutta_45.cpp:161]   --->   Operation 32 'add' 'add_ln161' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln161_3 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln161, i32 6, i32 63" [src/runge_kutta_45.cpp:161]   --->   Operation 33 'partselect' 'trunc_ln161_3' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln161_1 = add i6 %and_ln, i6 %trunc_ln1_read" [src/runge_kutta_45.cpp:161]   --->   Operation 34 'add' 'add_ln161_1' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln160 = store i3 %add_ln160, i3 %i" [src/runge_kutta_45.cpp:160]   --->   Operation 35 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 36.5>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln161 = sext i58 %trunc_ln161_3" [src/runge_kutta_45.cpp:161]   --->   Operation 36 'sext' 'sext_ln161' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%X_BUS_addr = getelementptr i512 %X_BUS, i64 %sext_ln161" [src/runge_kutta_45.cpp:161]   --->   Operation 37 'getelementptr' 'X_BUS_addr' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_2 : Operation 38 [7/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:161]   --->   Operation 38 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 39 [6/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:161]   --->   Operation 39 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 36.5>
ST_4 : Operation 40 [5/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:161]   --->   Operation 40 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 36.5>
ST_5 : Operation 41 [4/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:161]   --->   Operation 41 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 42 [3/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:161]   --->   Operation 42 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 43 [2/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:161]   --->   Operation 43 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 44 [1/7] (36.5ns)   --->   "%X_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i64 %X_BUS_addr, i32 1" [src/runge_kutta_45.cpp:161]   --->   Operation 44 'readreq' 'X_BUS_load_req' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 45 [1/1] (36.5ns)   --->   "%X_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i64 %X_BUS_addr" [src/runge_kutta_45.cpp:161]   --->   Operation 45 'read' 'X_BUS_addr_read' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 28.2>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%shiftreg3067_load = load i64 %shiftreg3067"   --->   Operation 46 'load' 'shiftreg3067_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%shiftreg3067_cast = zext i64 %shiftreg3067_load"   --->   Operation 47 'zext' 'shiftreg3067_cast' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%i_cast82 = zext i3 %i_8"   --->   Operation 48 'zext' 'i_cast82' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i80 %yy_loc_V, i64 0, i64 %i_cast82" [src/runge_kutta_45.cpp:161]   --->   Operation 49 'getelementptr' 'yy_loc_V_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/runge_kutta_45.cpp:160]   --->   Operation 50 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln161 = br i1 %empty_64, void, void %for.inc.split._crit_edge" [src/runge_kutta_45.cpp:161]   --->   Operation 51 'br' 'br_ln161' <Predicate = (!icmp_ln160)> <Delay = 1.58>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln161_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln161_1, i3 0" [src/runge_kutta_45.cpp:161]   --->   Operation 52 'bitconcatenate' 'shl_ln161_1' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i9 %shl_ln161_1" [src/runge_kutta_45.cpp:161]   --->   Operation 53 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (5.94ns)   --->   "%lshr_ln161 = lshr i512 %X_BUS_addr_read, i512 %zext_ln161_1" [src/runge_kutta_45.cpp:161]   --->   Operation 54 'lshr' 'lshr_ln161' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i512 %lshr_ln161" [src/runge_kutta_45.cpp:161]   --->   Operation 55 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln161 = br void %for.inc.split._crit_edge" [src/runge_kutta_45.cpp:161]   --->   Operation 56 'br' 'br_ln161' <Predicate = (!icmp_ln160 & !empty_64)> <Delay = 1.58>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%empty = phi i128 %trunc_ln161, void, i128 %shiftreg3067_cast, void %for.inc.split" [src/runge_kutta_45.cpp:161]   --->   Operation 57 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln161_1 = trunc i128 %empty" [src/runge_kutta_45.cpp:161]   --->   Operation 58 'trunc' 'trunc_ln161_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln161 = bitcast i64 %trunc_ln161_1" [src/runge_kutta_45.cpp:161]   --->   Operation 59 'bitcast' 'bitcast_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty, i32 64, i32 127"   --->   Operation 60 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (17.4ns)   --->   "%ref_tmp1 = call i80 @ap_fixed_base, i64 %bitcast_ln161"   --->   Operation 61 'call' 'ref_tmp1' <Predicate = true> <Delay = 17.4> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 62 [1/1] (3.25ns)   --->   "%store_ln161 = store i80 %ref_tmp1, i14 %yy_loc_V_addr" [src/runge_kutta_45.cpp:161]   --->   Operation 62 'store' 'store_ln161' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 12288> <RAM>
ST_10 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln160 = store i64 %trunc_ln3, i64 %shiftreg3067" [src/runge_kutta_45.cpp:160]   --->   Operation 63 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.inc" [src/runge_kutta_45.cpp:160]   --->   Operation 64 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ yy_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ yy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg3067          (alloca           ) [ 01111111111]
i                     (alloca           ) [ 01000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
trunc_ln1_read        (read             ) [ 00000000000]
yy_read               (read             ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
store_ln0             (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
i_8                   (load             ) [ 01111111111]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000]
icmp_ln160            (icmp             ) [ 01111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
add_ln160             (add              ) [ 00000000000]
br_ln160              (br               ) [ 00000000000]
empty_64              (trunc            ) [ 01111111111]
tmp_s                 (partselect       ) [ 00000000000]
and_ln                (bitconcatenate   ) [ 00000000000]
zext_ln161            (zext             ) [ 00000000000]
add_ln161             (add              ) [ 00000000000]
trunc_ln161_3         (partselect       ) [ 01100000000]
add_ln161_1           (add              ) [ 01111111111]
store_ln160           (store            ) [ 00000000000]
sext_ln161            (sext             ) [ 00000000000]
X_BUS_addr            (getelementptr    ) [ 01011111110]
X_BUS_load_req        (readreq          ) [ 00000000000]
X_BUS_addr_read       (read             ) [ 01000000001]
shiftreg3067_load     (load             ) [ 00000000000]
shiftreg3067_cast     (zext             ) [ 00000000000]
i_cast82              (zext             ) [ 00000000000]
yy_loc_V_addr         (getelementptr    ) [ 00000000000]
specloopname_ln160    (specloopname     ) [ 00000000000]
br_ln161              (br               ) [ 00000000000]
shl_ln161_1           (bitconcatenate   ) [ 00000000000]
zext_ln161_1          (zext             ) [ 00000000000]
lshr_ln161            (lshr             ) [ 00000000000]
trunc_ln161           (trunc            ) [ 00000000000]
br_ln161              (br               ) [ 00000000000]
empty                 (phi              ) [ 00000000000]
trunc_ln161_1         (trunc            ) [ 00000000000]
bitcast_ln161         (bitcast          ) [ 00000000000]
trunc_ln3             (partselect       ) [ 00000000000]
ref_tmp1              (call             ) [ 00000000000]
store_ln161           (store            ) [ 00000000000]
store_ln160           (store            ) [ 00000000000]
br_ln160              (br               ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="yy_loc_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy_loc_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="yy">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fixed_base"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="shiftreg3067_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg3067/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln1_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="yy_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yy_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="512" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="X_BUS_load_req/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="X_BUS_addr_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="512" slack="0"/>
<pin id="111" dir="0" index="1" bw="512" slack="7"/>
<pin id="112" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_BUS_addr_read/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="yy_loc_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="80" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_loc_V_addr/10 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln161_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="0"/>
<pin id="123" dir="0" index="1" bw="80" slack="0"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/10 "/>
</bind>
</comp>

<comp id="127" class="1005" name="empty_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="129" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="64" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ref_tmp1_ap_fixed_base_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="80" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ref_tmp1/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="i_8_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln160_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln160_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="empty_64_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_64/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_s_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="0" index="3" bw="3" slack="0"/>
<pin id="176" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="and_ln_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="2" slack="0"/>
<pin id="184" dir="0" index="2" bw="1" slack="0"/>
<pin id="185" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln161_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln161_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln161_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="58" slack="0"/>
<pin id="201" dir="0" index="1" bw="64" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="0" index="3" bw="7" slack="0"/>
<pin id="204" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln161_3/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln161_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="1" index="2" bw="6" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln160_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln161_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="58" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln161/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="X_BUS_addr_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_BUS_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shiftreg3067_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="9"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg3067_load/10 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shiftreg3067_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="shiftreg3067_cast/10 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_cast82_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="9"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast82/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="shl_ln161_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="9" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="9"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln161_1/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln161_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_1/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="lshr_ln161_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="512" slack="1"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln161/10 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln161_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="512" slack="0"/>
<pin id="260" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln161/10 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln161_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="128" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln161_1/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="bitcast_ln161_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln161/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="128" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="0" index="3" bw="8" slack="0"/>
<pin id="277" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/10 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln160_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="9"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/10 "/>
</bind>
</comp>

<comp id="287" class="1005" name="shiftreg3067_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg3067 "/>
</bind>
</comp>

<comp id="294" class="1005" name="i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="301" class="1005" name="i_8_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="3" slack="9"/>
<pin id="303" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln160_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln160 "/>
</bind>
</comp>

<comp id="310" class="1005" name="empty_64_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_64 "/>
</bind>
</comp>

<comp id="314" class="1005" name="trunc_ln161_3_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="58" slack="1"/>
<pin id="316" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln161_3 "/>
</bind>
</comp>

<comp id="319" class="1005" name="add_ln161_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="9"/>
<pin id="321" dir="1" index="1" bw="6" slack="9"/>
</pin_list>
<bind>
<opset="add_ln161_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="X_BUS_addr_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="512" slack="1"/>
<pin id="326" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="X_BUS_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="X_BUS_addr_read_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="512" slack="1"/>
<pin id="332" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="X_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="66" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="140"><net_src comp="80" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="136" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="152" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="152" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="52" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="171" pin="4"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="96" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="181" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="90" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="161" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="247"><net_src comp="72" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="266"><net_src comp="130" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="278"><net_src comp="74" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="130" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="76" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="78" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="286"><net_src comp="272" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="82" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="297"><net_src comp="86" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="304"><net_src comp="152" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="309"><net_src comp="155" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="167" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="199" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="322"><net_src comp="209" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="327"><net_src comp="223" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="333"><net_src comp="109" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="253" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_BUS | {}
	Port: yy_loc_V | {10 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_160_1 : X_BUS | {2 3 4 5 6 7 8 9 }
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_160_1 : yy | {1 }
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_160_1 : trunc_ln1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln160 : 2
		add_ln160 : 2
		br_ln160 : 3
		empty_64 : 2
		tmp_s : 2
		and_ln : 3
		zext_ln161 : 4
		add_ln161 : 5
		trunc_ln161_3 : 6
		add_ln161_1 : 4
		store_ln160 : 3
	State 2
		X_BUS_addr : 1
		X_BUS_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		shiftreg3067_cast : 1
		yy_loc_V_addr : 1
		zext_ln161_1 : 1
		lshr_ln161 : 2
		trunc_ln161 : 3
		empty : 4
		trunc_ln161_1 : 5
		bitcast_ln161 : 6
		trunc_ln3 : 5
		ref_tmp1 : 7
		store_ln161 : 8
		store_ln160 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   lshr   |       lshr_ln161_fu_253       |    0    |   2171  |
|----------|-------------------------------|---------|---------|
|   call   | ref_tmp1_ap_fixed_base_fu_136 |    0    |   976   |
|----------|-------------------------------|---------|---------|
|          |        add_ln160_fu_161       |    0    |    11   |
|    add   |        add_ln161_fu_193       |    0    |    71   |
|          |       add_ln161_1_fu_209      |    0    |    14   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln160_fu_155       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |   trunc_ln1_read_read_fu_90   |    0    |    0    |
|   read   |       yy_read_read_fu_96      |    0    |    0    |
|          |  X_BUS_addr_read_read_fu_109  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_102      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        empty_64_fu_167        |    0    |    0    |
|   trunc  |       trunc_ln161_fu_258      |    0    |    0    |
|          |      trunc_ln161_1_fu_263     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_s_fu_171         |    0    |    0    |
|partselect|      trunc_ln161_3_fu_199     |    0    |    0    |
|          |        trunc_ln3_fu_272       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         and_ln_fu_181         |    0    |    0    |
|          |       shl_ln161_1_fu_242      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln161_fu_189       |    0    |    0    |
|   zext   |    shiftreg3067_cast_fu_233   |    0    |    0    |
|          |        i_cast82_fu_238        |    0    |    0    |
|          |      zext_ln161_1_fu_249      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln161_fu_220       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   3251  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|X_BUS_addr_read_reg_330|   512  |
|   X_BUS_addr_reg_324  |   512  |
|  add_ln161_1_reg_319  |    6   |
|    empty_64_reg_310   |    1   |
|     empty_reg_127     |   128  |
|      i_8_reg_301      |    3   |
|       i_reg_294       |    3   |
|   icmp_ln160_reg_306  |    1   |
|  shiftreg3067_reg_287 |   64   |
| trunc_ln161_3_reg_314 |   58   |
+-----------------------+--------+
|         Total         |  1288  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_102 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  1.588  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3251  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1288  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1288  |  3260  |
+-----------+--------+--------+--------+
