Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Thu May  8 19:31:53 2025
| Host             : DESKTOP-Q62E4QT running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file zybo_design_wrapper_power_routed.rpt -pb zybo_design_wrapper_power_summary_routed.pb -rpx zybo_design_wrapper_power_routed.rpx
| Design           : zybo_design_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.018        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.882        |
| Device Static (W)        | 0.136        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 61.7         |
| Junction Temperature (C) | 48.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.037 |        6 |       --- |             --- |
| Slice Logic              |     0.031 |    28711 |       --- |             --- |
|   LUT as Logic           |     0.027 |    11008 |     17600 |           62.55 |
|   CARRY4                 |     0.002 |     1001 |      4400 |           22.75 |
|   Register               |     0.001 |    12737 |     35200 |           36.18 |
|   LUT as Distributed RAM |    <0.001 |       38 |      6000 |            0.63 |
|   F7/F8 Muxes            |    <0.001 |      177 |     17600 |            1.01 |
|   LUT as Shift Register  |    <0.001 |      253 |      6000 |            4.22 |
|   Others                 |     0.000 |      635 |       --- |             --- |
| Signals                  |     0.057 |    21936 |       --- |             --- |
| Block RAM                |     0.104 |       55 |        60 |           91.67 |
| MMCM                     |     0.107 |        1 |         2 |           50.00 |
| DSPs                     |     0.005 |        5 |        80 |            6.25 |
| I/O                      |     0.133 |        8 |       100 |            8.00 |
| PS7                      |     1.408 |        1 |       --- |             --- |
| Static Power             |     0.136 |          |           |                 |
| Total                    |     2.018 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.241 |       0.230 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.068 |       0.059 |      0.009 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.007 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.761 |       0.727 |      0.034 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                            | Constraint (ns) |
+------------------------+-------------------------------------------------------------------+-----------------+
| I                      | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/I              |             2.0 |
| axi_dynclk_0_PXL_CLK_O | zybo_design_i/hdmi/axi_dynclk_0/U0/PXL_CLK_O                      |            10.0 |
| clk_fpga_0             | zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]    |            10.0 |
| mmcm_fbclk_out         | zybo_design_i/hdmi/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out |            10.0 |
+------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| zybo_design_wrapper      |     1.882 |
|   zybo_design_i          |     1.882 |
|     axi_mem_intercon     |     0.009 |
|       m00_couplers       |     0.002 |
|       m01_couplers       |     0.002 |
|       s00_couplers       |     0.002 |
|       xbar               |     0.003 |
|     hdmi                 |     0.271 |
|       axi_dynclk_0       |     0.109 |
|       axi_vdma_0         |     0.005 |
|       rgb2dvi_0          |     0.134 |
|       v_axi4s_vid_out_0  |     0.009 |
|       v_tc_0             |     0.014 |
|     processing_system7_0 |     1.410 |
|       inst               |     1.410 |
|     ps7_0_axi_periph     |     0.004 |
|       s00_couplers       |     0.003 |
|     toplevel_0           |     0.189 |
|       inst               |     0.189 |
+--------------------------+-----------+


