// This file was generated by rust_hls. Please do not edit it manually.
// rust_hls hash: "3fc70eef59cae6956eae65c4c245c66"

extern crate verilated;
use ::rust_hdl::prelude::*;
#[allow(dead_code, unused)]
mod md5_verilated {
    use std::path::Path;
    mod ffi {
        #[allow(non_camel_case_types)]
        pub enum md5 {}
        extern {
            pub fn md5_new() -> *mut md5;
            pub fn md5_delete(md5: *mut md5);
            pub fn md5_eval(md5: *mut md5);
            pub fn md5_final(md5: *mut md5);
            pub fn md5_set_clk(md5: *mut md5, v: ::std::os::raw::c_uchar);
            pub fn md5_set_reset(md5: *mut md5, v: ::std::os::raw::c_uchar);
            pub fn md5_set_start_port(md5: *mut md5, v: ::std::os::raw::c_uchar);
            pub fn md5_set_Pd500(md5: *mut md5, v: ::std::os::raw::c_uint);
            pub fn md5_set_Pd501(md5: *mut md5, v: ::std::os::raw::c_uint);
            pub fn md5_set_M_Rdata_ram(md5: *mut md5, v: ::std::os::raw::c_uint);
            pub fn md5_set_M_DataRdy(md5: *mut md5, v: ::std::os::raw::c_uchar);
            pub fn md5_get_done_port(md5: *mut md5) -> ::std::os::raw::c_uchar;
            pub fn md5_get_Mout_oe_ram(md5: *mut md5) -> ::std::os::raw::c_uchar;
            pub fn md5_get_Mout_we_ram(md5: *mut md5) -> ::std::os::raw::c_uchar;
            pub fn md5_get_Mout_addr_ram(md5: *mut md5) -> ::std::os::raw::c_uint;
            pub fn md5_get_Mout_Wdata_ram(md5: *mut md5) -> ::std::os::raw::c_uint;
            pub fn md5_get_Mout_data_ram_size(md5: *mut md5) -> ::std::os::raw::c_uchar;
        }
    }
    pub struct Md5Verilated(*mut ffi::md5, Option<u32>);
    impl Default for Md5Verilated {
        fn default() -> Self {
            let ptr = unsafe { ffi::md5_new() };
            assert!(! ptr.is_null());
            Md5Verilated(ptr, None)
        }
    }
    impl Drop for Md5Verilated {
        fn drop(&mut self) {
            unsafe {
                ffi::md5_delete(self.0);
            }
        }
    }
    #[allow(dead_code, non_snake_case)]
    impl Md5Verilated {
        pub fn set_clk(&mut self, v: u8) {
            unsafe {
                ffi::md5_set_clk(self.0, v);
            }
        }
        pub fn set_reset(&mut self, v: u8) {
            unsafe {
                ffi::md5_set_reset(self.0, v);
            }
        }
        pub fn set_start_port(&mut self, v: u8) {
            unsafe {
                ffi::md5_set_start_port(self.0, v);
            }
        }
        pub fn set_Pd500(&mut self, v: u32) {
            unsafe {
                ffi::md5_set_Pd500(self.0, v);
            }
        }
        pub fn set_Pd501(&mut self, v: u32) {
            unsafe {
                ffi::md5_set_Pd501(self.0, v);
            }
        }
        pub fn set_M_Rdata_ram(&mut self, v: u32) {
            unsafe {
                ffi::md5_set_M_Rdata_ram(self.0, v);
            }
        }
        pub fn set_M_DataRdy(&mut self, v: u8) {
            unsafe {
                ffi::md5_set_M_DataRdy(self.0, v);
            }
        }
        pub fn done_port(&self) -> u8 {
            unsafe { ffi::md5_get_done_port(self.0) }
        }
        pub fn Mout_oe_ram(&self) -> u8 {
            unsafe { ffi::md5_get_Mout_oe_ram(self.0) }
        }
        pub fn Mout_we_ram(&self) -> u8 {
            unsafe { ffi::md5_get_Mout_we_ram(self.0) }
        }
        pub fn Mout_addr_ram(&self) -> u32 {
            unsafe { ffi::md5_get_Mout_addr_ram(self.0) }
        }
        pub fn Mout_Wdata_ram(&self) -> u32 {
            unsafe { ffi::md5_get_Mout_Wdata_ram(self.0) }
        }
        pub fn Mout_data_ram_size(&self) -> u8 {
            unsafe { ffi::md5_get_Mout_data_ram_size(self.0) }
        }
        pub fn eval(&mut self) {
            unsafe {
                ffi::md5_eval(self.0);
            }
        }
        pub fn finish(&mut self) {
            unsafe {
                ffi::md5_final(self.0);
            }
        }
        pub fn clock_toggle(&mut self) {
            unimplemented!();
        }
        fn reset_up(&mut self) {
            unimplemented!();
        }
        fn reset_down(&mut self) {
            unimplemented!();
        }
    }
}
#[derive(::std::default::Default)]
pub struct Md5 {
    pub clk: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::In,
        ::rust_hdl::prelude::Clock,
    >,
    pub reset: rust_hdl::prelude::Signal<::rust_hdl::prelude::In, bool>,
    pub start_port: rust_hdl::prelude::Signal<::rust_hdl::prelude::In, bool>,
    pub message_pointer: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::In,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub result_pointer: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::In,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub m_rdata_ram: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::In,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub m_data_rdy: rust_hdl::prelude::Signal<::rust_hdl::prelude::In, bool>,
    pub done_port: rust_hdl::prelude::Signal<::rust_hdl::prelude::Out, bool>,
    pub mout_oe_ram: rust_hdl::prelude::Signal<::rust_hdl::prelude::Out, bool>,
    pub mout_we_ram: rust_hdl::prelude::Signal<::rust_hdl::prelude::Out, bool>,
    pub mout_addr_ram: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::Out,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub mout_wdata_ram: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::Out,
        ::rust_hdl::prelude::Bits<32usize>,
    >,
    pub mout_data_ram_size: rust_hdl::prelude::Signal<
        ::rust_hdl::prelude::Out,
        ::rust_hdl::prelude::Bits<6usize>,
    >,
    verilated_module: ::std::sync::Arc<
        ::std::sync::Mutex<self::md5_verilated::Md5Verilated>,
    >,
}
unsafe impl Send for Md5 {}
#[automatically_derived]
impl ::rust_hdl::prelude::block::Block for Md5 {
    fn connect_all(&mut self) {
        self.connect();
        self.clk.connect_all();
        self.reset.connect_all();
        self.start_port.connect_all();
        self.message_pointer.connect_all();
        self.result_pointer.connect_all();
        self.m_rdata_ram.connect_all();
        self.m_data_rdy.connect_all();
        self.done_port.connect_all();
        self.mout_oe_ram.connect_all();
        self.mout_we_ram.connect_all();
        self.mout_addr_ram.connect_all();
        self.mout_wdata_ram.connect_all();
        self.mout_data_ram_size.connect_all();
    }
    fn update_all(&mut self) {
        self.update();
        self.clk.update_all();
        self.reset.update_all();
        self.start_port.update_all();
        self.message_pointer.update_all();
        self.result_pointer.update_all();
        self.m_rdata_ram.update_all();
        self.m_data_rdy.update_all();
        self.done_port.update_all();
        self.mout_oe_ram.update_all();
        self.mout_we_ram.update_all();
        self.mout_addr_ram.update_all();
        self.mout_wdata_ram.update_all();
        self.mout_data_ram_size.update_all();
    }
    fn has_changed(&self) -> bool {
        self.clk.has_changed() || self.reset.has_changed()
            || self.start_port.has_changed() || self.message_pointer.has_changed()
            || self.result_pointer.has_changed() || self.m_rdata_ram.has_changed()
            || self.m_data_rdy.has_changed() || self.done_port.has_changed()
            || self.mout_oe_ram.has_changed() || self.mout_we_ram.has_changed()
            || self.mout_addr_ram.has_changed() || self.mout_wdata_ram.has_changed()
            || self.mout_data_ram_size.has_changed() || false || false
    }
    fn accept(&self, name: &str, probe: &mut dyn probe::Probe) {
        probe.visit_start_scope(name, self);
        self.clk.accept("clk", probe);
        self.reset.accept("reset", probe);
        self.start_port.accept("start_port", probe);
        self.message_pointer.accept("message_pointer", probe);
        self.result_pointer.accept("result_pointer", probe);
        self.m_rdata_ram.accept("m_rdata_ram", probe);
        self.m_data_rdy.accept("m_data_rdy", probe);
        self.done_port.accept("done_port", probe);
        self.mout_oe_ram.accept("mout_oe_ram", probe);
        self.mout_we_ram.accept("mout_we_ram", probe);
        self.mout_addr_ram.accept("mout_addr_ram", probe);
        self.mout_wdata_ram.accept("mout_wdata_ram", probe);
        self.mout_data_ram_size.accept("mout_data_ram_size", probe);
        probe.visit_end_scope(name, self);
    }
}
#[automatically_derived]
impl Md5 {
    #[allow(unused)]
    pub fn new() -> Self {
        Self::default()
    }
}
#[automatically_derived]
impl ::rust_hdl::prelude::Logic for Md5 {
    fn update(&mut self) {
        let mut verilated_module = match self.verilated_module.lock() {
            Ok(verilated_module) => verilated_module,
            Err(e) => panic!("Failed to aquire verilated_module lock: {}", e),
        };
        verilated_module.set_clk(if self.clk.val().clk { 1u8 } else { 0u8 });
        verilated_module.set_reset(if self.reset.val() { 1u8 } else { 0u8 });
        verilated_module.set_start_port(if self.start_port.val() { 1u8 } else { 0u8 });
        verilated_module.set_Pd500(self.message_pointer.val().to_u32());
        verilated_module.set_Pd501(self.result_pointer.val().to_u32());
        verilated_module.set_M_Rdata_ram(self.m_rdata_ram.val().to_u32());
        verilated_module.set_M_DataRdy(if self.m_data_rdy.val() { 1u8 } else { 0u8 });
        verilated_module.eval();
        self.done_port.next = verilated_module.done_port() != 0;
        self.mout_oe_ram.next = verilated_module.Mout_oe_ram() != 0;
        self.mout_we_ram.next = verilated_module.Mout_we_ram() != 0;
        self
            .mout_addr_ram
            .next = rust_hdl::prelude::ToBits::to_bits::<
            32usize,
        >(verilated_module.Mout_addr_ram() & 4294967295u32);
        self
            .mout_wdata_ram
            .next = rust_hdl::prelude::ToBits::to_bits::<
            32usize,
        >(verilated_module.Mout_Wdata_ram() & 4294967295u32);
        self
            .mout_data_ram_size
            .next = rust_hdl::prelude::ToBits::to_bits::<
            6usize,
        >(verilated_module.Mout_data_ram_size() & 63u8);
    }
    fn connect(&mut self) {
        self.done_port.connect();
        self.mout_oe_ram.connect();
        self.mout_we_ram.connect();
        self.mout_addr_ram.connect();
        self.mout_wdata_ram.connect();
        self.mout_data_ram_size.connect();
    }
    fn hdl(&self) -> ::rust_hdl::prelude::Verilog {
        ::rust_hdl::prelude::Verilog::Wrapper(::rust_hdl::prelude::Wrapper {
            code: "md5 md5_inst(.clk(clk), .reset(reset), .start_port(start_port), .Pd500(message_pointer), .Pd501(result_pointer), .M_Rdata_ram(m_rdata_ram), .M_DataRdy(m_data_rdy), .done_port(done_port), .Mout_oe_ram(mout_oe_ram), .Mout_we_ram(mout_we_ram), .Mout_addr_ram(mout_addr_ram), .Mout_Wdata_ram(mout_wdata_ram), .Mout_data_ram_size(mout_data_ram_size));"
                .into(),
            cores: "// \n// Politecnico di Milano\n// Code created using PandA - Version: PandA 2023.2 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5 - Date 2023-06-30T13:48:20\n// /nix/store/9c5lz0md936sjhs9hw1ya6kghvkfc4zg-bambu-wrapped/bin/bambu executed with: /nix/store/9c5lz0md936sjhs9hw1ya6kghvkfc4zg-bambu-wrapped/bin/bambu --simulator=VERILATOR --top-fname=md5 --clock-name=clk --compiler=I386_CLANG16 --channels-type=MEM_ACC_11 --channels-number=1 -Os --target=/home/lennart/Documents/bachelor-thesis/thesis/experiments/device.xml result.ll \n// \n// Send any bug to: panda-info@polimi.it\n// ************************************************************************\n// The following text holds for all the components tagged with PANDA_LGPLv3.\n// They are all part of the BAMBU/PANDA IP LIBRARY.\n// This library is free software; you can redistribute it and/or\n// modify it under the terms of the GNU Lesser General Public\n// License as published by the Free Software Foundation; either\n// version 3 of the License, or (at your option) any later version.\n// \n// This library is distributed in the hope that it will be useful,\n// but WITHOUT ANY WARRANTY; without even the implied warranty of\n// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU\n// Lesser General Public License for more details.\n// \n// You should have received a copy of the GNU Lesser General Public\n// License along with the PandA framework; see the files COPYING.LIB\n// If not, see <http://www.gnu.org/licenses/>.\n// ************************************************************************\n\n`ifdef __ICARUS__\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef VERILATOR\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef MODEL_TECH\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef VCS\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef NCVERILOG\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef XILINX_SIMULATOR\n  `define _SIM_HAVE_CLOG2\n`endif\n`ifdef XILINX_ISIM\n  `define _SIM_HAVE_CLOG2\n`endif\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>, Christian Pilato <christian.pilato@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule constant_value(out1);\n  parameter BITSIZE_out1=1,\n    value=1'b0;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = value;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule register_SE(clock,\n  reset,\n  in1,\n  wenable,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input clock;\n  input reset;\n  input [BITSIZE_in1-1:0] in1;\n  input wenable;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  \n  reg [BITSIZE_out1-1:0] reg_out1 =0;\n  assign out1 = reg_out1;\n  always @(posedge clock)\n    if (wenable)\n      reg_out1 <= in1;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule register_STD(clock,\n  reset,\n  in1,\n  wenable,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input clock;\n  input reset;\n  input [BITSIZE_in1-1:0] in1;\n  input wenable;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  reg [BITSIZE_out1-1:0] reg_out1 =0;\n  assign out1 = reg_out1;\n  always @(posedge clock)\n    reg_out1 <= in1;\n\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ADDRESS_DECODING_LOGIC(clock,\n  reset,\n  in1,\n  in2,\n  in3,\n  sel_LOAD,\n  sel_STORE,\n  S_oe_ram,\n  S_we_ram,\n  S_addr_ram,\n  S_Wdata_ram,\n  Sin_Rdata_ram,\n  S_data_ram_size,\n  Sin_DataRdy,\n  out1,\n  Sout_Rdata_ram,\n  Sout_DataRdy,\n  proxy_in1,\n  proxy_in2,\n  proxy_in3,\n  proxy_sel_LOAD,\n  proxy_sel_STORE,\n  proxy_out1,\n  dout_a,\n  dout_b,\n  memory_addr_a,\n  memory_addr_b,\n  din_value_aggregated,\n  be,\n  bram_write);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1,\n    BITSIZE_S_addr_ram=1,\n    BITSIZE_S_Wdata_ram=8,\n    BITSIZE_Sin_Rdata_ram=8,\n    BITSIZE_Sout_Rdata_ram=8,\n    BITSIZE_S_data_ram_size=1,\n    address_space_begin=0,\n    address_space_rangesize=4,\n    BUS_PIPELINED=1,\n    BRAM_BITSIZE=32,\n    PRIVATE_MEMORY=0,\n    USE_SPARSE_MEMORY=1,\n    HIGH_LATENCY=0,\n    BITSIZE_proxy_in1=1,\n    BITSIZE_proxy_in2=1,\n    BITSIZE_proxy_in3=1,\n    BITSIZE_proxy_out1=1,\n    BITSIZE_dout_a=1,\n    BITSIZE_dout_b=1,\n    BITSIZE_memory_addr_a=1,\n    BITSIZE_memory_addr_b=1,\n    BITSIZE_din_value_aggregated=1,\n    BITSIZE_be=1,\n    nbit_read_addr=32,\n    n_byte_on_databus=4,\n    n_mem_elements=4,\n    n_bytes=4;\n  // IN\n  input clock;\n  input reset;\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  input sel_LOAD;\n  input sel_STORE;\n  input S_oe_ram;\n  input S_we_ram;\n  input [BITSIZE_S_addr_ram-1:0] S_addr_ram;\n  input [BITSIZE_S_Wdata_ram-1:0] S_Wdata_ram;\n  input [BITSIZE_Sin_Rdata_ram-1:0] Sin_Rdata_ram;\n  input [BITSIZE_S_data_ram_size-1:0] S_data_ram_size;\n  input Sin_DataRdy;\n  input [BITSIZE_proxy_in1-1:0] proxy_in1;\n  input [BITSIZE_proxy_in2-1:0] proxy_in2;\n  input [BITSIZE_proxy_in3-1:0] proxy_in3;\n  input proxy_sel_LOAD;\n  input proxy_sel_STORE;\n  input [BITSIZE_dout_a-1:0] dout_a;\n  input [BITSIZE_dout_b-1:0] dout_b;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  output [BITSIZE_Sout_Rdata_ram-1:0] Sout_Rdata_ram;\n  output Sout_DataRdy;\n  output [BITSIZE_proxy_out1-1:0] proxy_out1;\n  output [BITSIZE_memory_addr_a-1:0] memory_addr_a;\n  output [BITSIZE_memory_addr_b-1:0] memory_addr_b;\n  output [BITSIZE_din_value_aggregated-1:0] din_value_aggregated;\n  output [BITSIZE_be-1:0] be;\n  output bram_write;\n  `ifndef _SIM_HAVE_CLOG2\n    function integer log2;\n       input integer value;\n       integer temp_value;\n      begin\n        temp_value = value-1;\n        for (log2=0; temp_value>0; log2=log2+1)\n          temp_value = temp_value>>1;\n      end\n    endfunction\n  `endif\n  `ifdef _SIM_HAVE_CLOG2\n    parameter nbit_addr = BITSIZE_S_addr_ram/*n_bytes ==  1 ? 1 : $clog2(n_bytes)*/;\n    parameter nbits_address_space_rangesize = $clog2(address_space_rangesize);\n    parameter nbits_byte_offset = n_byte_on_databus==1 ? 1 : $clog2(n_byte_on_databus);\n  `else\n    parameter nbit_addr = BITSIZE_S_addr_ram/*n_bytes ==  1 ? 1 : log2(n_bytes)*/;\n    parameter nbits_address_space_rangesize = log2(address_space_rangesize);\n    parameter nbits_byte_offset = n_byte_on_databus==1 ? 1 : log2(n_byte_on_databus);\n  `endif\n  \n  \n  function [n_byte_on_databus*2-1:0] CONV;\n    input [n_byte_on_databus*2-1:0] po2;\n  begin\n    case (po2)\n      1:CONV=(1<<1)-1;\n      2:CONV=(1<<2)-1;\n      4:CONV=(1<<4)-1;\n      8:CONV=(1<<8)-1;\n      16:CONV=(1<<16)-1;\n      32:CONV=(1<<32)-1;\n      default:CONV=-1;\n    endcase\n  end\n  endfunction\n  wire [2*BRAM_BITSIZE-1:0] dout;\n  wire [2*BRAM_BITSIZE-1:0] out1_shifted;\n  wire [2*BRAM_BITSIZE-1:0] S_Wdata_ram_int;\n  wire cs, oe_ram_cs, we_ram_cs;\n  wire [n_byte_on_databus*2-1:0] conv_in;\n  wire [n_byte_on_databus*2-1:0] conv_out;\n  wire [nbits_byte_offset-1:0] byte_offset;\n  wire [BITSIZE_in2-1:0] tmp_addr;\n  wire [nbit_addr-1:0] relative_addr;\n  \n  reg we_ram_cs_delayed =0;\n  reg oe_ram_cs_delayed =0;\n  reg oe_ram_cs_delayed_registered =0;\n  reg oe_ram_cs_delayed_registered1 =0;\n  reg [nbits_byte_offset-1:0] delayed_byte_offset =0;\n  reg [nbits_byte_offset-1:0] delayed_byte_offset_registered =0;\n  reg [nbits_byte_offset-1:0] delayed_byte_offset_registered1 =0;\n  \n  assign tmp_addr = (proxy_sel_LOAD||proxy_sel_STORE) ? proxy_in2 : in2;\n  \n  generate\n  genvar j0_a;\n    for (j0_a=0; j0_a<n_byte_on_databus; j0_a=j0_a+1)\n    begin  : dout_a_computation\n      assign dout[(j0_a+1)*8-1:j0_a*8] = dout_a[(j0_a+1)*8-1:j0_a*8];\n    end\n  endgenerate\n  \n  generate\n  genvar j0_b;\n    for (j0_b=0; j0_b<n_byte_on_databus; j0_b=j0_b+1)\n    begin  : dout_b_computation\n      assign dout[(j0_b+n_byte_on_databus+1)*8-1:(j0_b+n_byte_on_databus)*8] = dout_b[(j0_b+1)*8-1:j0_b*8];\n    end\n  endgenerate\n  \n  generate\n    if(PRIVATE_MEMORY==0 && USE_SPARSE_MEMORY==0)\n      assign cs = (S_addr_ram >= (address_space_begin)) && (S_addr_ram < (address_space_begin+address_space_rangesize));\n    else if(PRIVATE_MEMORY==0 && nbits_address_space_rangesize < 32)\n      assign cs = S_addr_ram[nbit_addr-1:nbits_address_space_rangesize] == address_space_begin[((nbit_addr-1) < 32 ? (nbit_addr-1) : 31):nbits_address_space_rangesize];\n    else\n      assign cs = 1'b0;\n  endgenerate\n  assign oe_ram_cs = S_oe_ram && cs;\n  assign we_ram_cs = S_we_ram && cs;\n  generate\n    if(PRIVATE_MEMORY==0 && USE_SPARSE_MEMORY==0)\n      assign relative_addr = (sel_STORE===1'b1 || sel_LOAD===1'b1 || proxy_sel_STORE===1'b1 || proxy_sel_LOAD===1'b1) ? tmp_addr-address_space_begin[((nbit_addr-1) < 32 ? (nbit_addr-1) : 31):0] : S_addr_ram-address_space_begin[((nbit_addr-1) < 32 ? (nbit_addr-1) : 31):0];\n    else if(PRIVATE_MEMORY==0)\n      assign relative_addr = (sel_STORE===1'b1 || sel_LOAD===1'b1 || proxy_sel_STORE===1'b1 || proxy_sel_LOAD===1'b1) ? tmp_addr[nbits_address_space_rangesize-1:0] : S_addr_ram[nbits_address_space_rangesize-1:0];\n    else if(USE_SPARSE_MEMORY==1)\n      assign relative_addr = tmp_addr[nbits_address_space_rangesize-1:0];\n    else\n      assign relative_addr = tmp_addr-address_space_begin[((nbit_addr-1) < 32 ? (nbit_addr-1) : 31):0];\n  endgenerate\n  \n  generate\n    if (n_mem_elements==1)\n      assign memory_addr_a = {nbit_read_addr{1'b0}};\n    else if(n_byte_on_databus==1)\n      assign memory_addr_a = relative_addr[nbit_read_addr-1:0];\n    else\n      assign memory_addr_a = relative_addr[nbit_read_addr+nbits_byte_offset-1:nbits_byte_offset];\n  endgenerate\n  \n  generate\n    if (n_bytes <= BRAM_BITSIZE/8)\n      assign memory_addr_b = {nbit_read_addr{1'b0}};\n    else if(n_byte_on_databus==1)\n      assign memory_addr_b = relative_addr[nbit_read_addr-1:0] + 1'b1;\n    else\n      assign memory_addr_b = relative_addr[nbit_read_addr+nbits_byte_offset-1:nbits_byte_offset] + 1'b1;\n  endgenerate\n  \n  generate\n    if (n_byte_on_databus==1)\n      assign byte_offset = {nbits_byte_offset{1'b0}};\n    else\n      assign byte_offset = relative_addr[nbits_byte_offset-1:0];\n  endgenerate\n  \n  generate\n    if(PRIVATE_MEMORY==0)\n    begin\n      assign conv_in = proxy_sel_STORE ? proxy_in3[BITSIZE_proxy_in3-1:3] : (sel_STORE ? in3[BITSIZE_in3-1:3] : S_data_ram_size[BITSIZE_S_data_ram_size-1:3]);\n      assign conv_out = CONV(conv_in);\n      assign be = conv_out << byte_offset;\n    end\n    else\n    begin\n      assign conv_in = proxy_sel_STORE ? proxy_in3[BITSIZE_proxy_in3-1:3] : in3[BITSIZE_in3-1:3];\n      assign conv_out = CONV(conv_in);\n      assign be = conv_out << byte_offset;\n    end\n  endgenerate\n  \n  generate\n    if (BITSIZE_S_Wdata_ram < 2*BRAM_BITSIZE)\n      assign S_Wdata_ram_int = {{2*BRAM_BITSIZE-BITSIZE_S_Wdata_ram{1'b0}}, S_Wdata_ram};\n    else\n      assign S_Wdata_ram_int = S_Wdata_ram[2*BRAM_BITSIZE-1:0];\n  endgenerate\n  \n  generate\n    if(PRIVATE_MEMORY==0)\n      assign din_value_aggregated = proxy_sel_STORE ? proxy_in1 << byte_offset*8 : (sel_STORE ? in1 << byte_offset*8 : S_Wdata_ram_int << byte_offset*8);\n    else\n      assign din_value_aggregated = proxy_sel_STORE ? proxy_in1 << byte_offset*8 : in1 << byte_offset*8;\n  endgenerate\n  \n  assign out1_shifted = dout >> delayed_byte_offset*8;\n  assign out1 = out1_shifted;\n  assign proxy_out1 = out1_shifted;\n  \n  always @(posedge clock )\n  begin\n    if(reset == 1'b0)\n    begin\n      oe_ram_cs_delayed <= 1'b0;\n      if(HIGH_LATENCY != 0) oe_ram_cs_delayed_registered <= 1'b0;\n      if(HIGH_LATENCY == 2) oe_ram_cs_delayed_registered1 <= 1'b0;\n    end\n    else\n    begin\n      if(HIGH_LATENCY == 0)\n      begin\n        oe_ram_cs_delayed <= oe_ram_cs & (!oe_ram_cs_delayed | BUS_PIPELINED);\n      end\n      else if(HIGH_LATENCY == 1)\n      begin\n        oe_ram_cs_delayed_registered <= oe_ram_cs & ((!oe_ram_cs_delayed_registered & !oe_ram_cs_delayed) | BUS_PIPELINED);\n        oe_ram_cs_delayed <= oe_ram_cs_delayed_registered;\n      end\n      else\n      begin\n        oe_ram_cs_delayed_registered1 <= oe_ram_cs & ((!oe_ram_cs_delayed_registered1 & !oe_ram_cs_delayed_registered & !oe_ram_cs_delayed) | BUS_PIPELINED);\n        oe_ram_cs_delayed_registered <= oe_ram_cs_delayed_registered1;\n        oe_ram_cs_delayed <= oe_ram_cs_delayed_registered;\n      end\n    end\n  end\n  \n  always @(posedge clock)\n  begin\n    if(HIGH_LATENCY == 0)\n      delayed_byte_offset <= byte_offset;\n    else if(HIGH_LATENCY == 1)\n    begin\n      delayed_byte_offset_registered <= byte_offset;\n      delayed_byte_offset <= delayed_byte_offset_registered;\n    end\n    else\n    begin\n      delayed_byte_offset_registered1 <= byte_offset;\n      delayed_byte_offset_registered <= delayed_byte_offset_registered1;\n      delayed_byte_offset <= delayed_byte_offset_registered;\n    end\n  end\n  \n  always @(posedge clock )\n  begin\n    if(reset == 1'b0)\n      we_ram_cs_delayed <= 1'b0;\n    else\n      we_ram_cs_delayed <= we_ram_cs & !we_ram_cs_delayed;\n  end\n  \n  generate\n    if(PRIVATE_MEMORY==1)\n      assign Sout_Rdata_ram =Sin_Rdata_ram;\n    else if (BITSIZE_Sout_Rdata_ram <= 2*BRAM_BITSIZE)\n      assign Sout_Rdata_ram = oe_ram_cs_delayed ? out1_shifted[BITSIZE_Sout_Rdata_ram-1:0] : Sin_Rdata_ram;\n    else\n      assign Sout_Rdata_ram = oe_ram_cs_delayed ? {{BITSIZE_Sout_Rdata_ram-2*BRAM_BITSIZE{1'b0}}, out1_shifted} : Sin_Rdata_ram;\n  endgenerate\n  \n  generate\n    if(PRIVATE_MEMORY==1)\n      assign Sout_DataRdy = Sin_DataRdy;\n    else\n      assign Sout_DataRdy = oe_ram_cs_delayed | Sin_DataRdy | we_ram_cs_delayed;\n  endgenerate\n  \n  assign bram_write = sel_STORE || proxy_sel_STORE || we_ram_cs;\n  \n  // Add assertion here\n  // psl default clock = (posedge clock);\n  // psl ERROR_S_data_ram_size: assert never {S_data_ram_size>2*BRAM_BITSIZE && (we_ram_cs || oe_ram_cs)};\n  // psl ERROR_memory_addr: assert never {memory_addr_a>=n_mem_elements && (we_ram_cs || oe_ram_cs || sel_STORE || sel_LOAD || proxy_sel_STORE || proxy_sel_LOAD)};\n  // psl ERROR_relative_addr: assert never {relative_addr+(S_data_ram_size/8) >n_bytes && (we_ram_cs || oe_ram_cs)};\n  // psl ERROR_unaligned_access: assert never {byte_offset+S_data_ram_size[BITSIZE_S_data_ram_size-1:3] > BRAM_BITSIZE/4 && (we_ram_cs || oe_ram_cs)};\n  // psl ERROR_oe_ram_cs_we_ram_cs: assert never {(we_ram_cs & oe_ram_cs) != 0};\n  // psl ERROR_LOAD_S_oe_ram: assert never {sel_LOAD && oe_ram_cs};\n  // psl ERROR_proxy_LOAD_S_oe_ram: assert never {proxy_sel_LOAD && oe_ram_cs};\n  // psl ERROR_STORE_S_we_ram: assert never {sel_STORE && we_ram_cs};\n  // psl ERROR_proxy_STORE_S_we_ram: assert never {proxy_sel_STORE && we_ram_cs};\n  // psl ERROR_LOAD_we_ram_cs: assert never {sel_LOAD && we_ram_cs};\n  // psl ERROR_proxy_LOAD_we_ram_cs: assert never {proxy_sel_LOAD && we_ram_cs};\n  // psl ERROR_STORE_oe_ram_cs: assert never {sel_STORE && oe_ram_cs};\n  // psl ERROR_proxy_STORE_oe_ram_cs: assert never {proxy_sel_STORE && oe_ram_cs};\n  // psl ERROR_Sin_DataRdy_oe_ram_cs_delayed: assert never {Sin_DataRdy && oe_ram_cs_delayed};\n  // psl ERROR_in3_size: assert never {in3>2*BRAM_BITSIZE && (sel_STORE || sel_LOAD)};\n  // psl ERROR_proxy_in3_size: assert never {proxy_in3>2*BRAM_BITSIZE && (proxy_sel_STORE || proxy_sel_LOAD)};\n  // psl ERROR_requested_size: assert never {BITSIZE_out1<in3 && (sel_LOAD)};\n  // psl ERROR_proxy_requested_size: assert never {BITSIZE_proxy_out1<proxy_in3 && (proxy_sel_LOAD)};\n  // psl ERROR_STORE_LOAD: assert never {sel_STORE && sel_LOAD};\n  // psl ERROR_proxy_STORE_proxy_LOAD: assert never {proxy_sel_STORE && proxy_sel_LOAD};\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule BRAM_MEMORY_TP(clock,\n  bram_write,\n  memory_addr_a,\n  memory_addr_b,\n  din_value_aggregated,\n  be,\n  dout_a,\n  dout_b);\n  parameter BITSIZE_dout_a=1,\n    BITSIZE_dout_b=1,\n    BITSIZE_memory_addr_a=1,\n    BITSIZE_memory_addr_b=1,\n    BITSIZE_din_value_aggregated=1,\n    BITSIZE_be=1,\n    MEMORY_INIT_file=\"array.mem\",\n    BRAM_BITSIZE=32,\n    nbit_read_addr=32,\n    n_byte_on_databus=4,\n    n_mem_elements=4,\n    n_bytes=4,\n    HIGH_LATENCY=0;\n  // IN\n  input clock;\n  input bram_write;\n  input [BITSIZE_memory_addr_a-1:0] memory_addr_a;\n  input [BITSIZE_memory_addr_b-1:0] memory_addr_b;\n  input [BITSIZE_din_value_aggregated-1:0] din_value_aggregated;\n  input [BITSIZE_be-1:0] be;\n  // OUT\n  output [BITSIZE_dout_a-1:0] dout_a;\n  output [BITSIZE_dout_b-1:0] dout_b;\n  \n  wire [n_byte_on_databus-1:0] we_a;\n  wire [n_byte_on_databus-1:0] we_b;\n  \n  wire [n_byte_on_databus-1:0] we_a_temp;\n  wire [n_byte_on_databus-1:0] we_b_temp;\n  wire bram_write_temp;\n  wire [BITSIZE_din_value_aggregated-1:0] din_value_aggregated_temp;\n  wire [BITSIZE_memory_addr_a-1:0] memory_addr_a_temp;\n  wire [BITSIZE_memory_addr_b-1:0] memory_addr_b_temp;\n  \n  \n  wire [BRAM_BITSIZE-1:0] din_a_temp;\n  wire [BRAM_BITSIZE-1:0] din_b_temp;\n  reg [BITSIZE_dout_a-1:0] dout_a =0;\n  reg [BITSIZE_dout_a-1:0] dout_a_registered =0;\n  reg [BITSIZE_dout_b-1:0] dout_b =0;\n  reg [BITSIZE_dout_b-1:0] dout_b_registered =0;\n  reg [BRAM_BITSIZE-1:0] memory [0:n_mem_elements-1] /* synthesis syn_ramstyle = \"no_rw_check\" */;\n  \n  initial\n  begin\n    $readmemb(MEMORY_INIT_file, memory, 0, n_mem_elements-1);\n  end\n  \n  generate\n    if(HIGH_LATENCY==2)\n    begin\n      reg [n_byte_on_databus-1:0] we_a_reg =0;\n      reg [n_byte_on_databus-1:0] we_b_reg =0;\n      reg bram_write_reg =0;\n      reg [BITSIZE_din_value_aggregated-1:0] din_value_aggregated_reg =0;\n      reg [BITSIZE_memory_addr_a-1:0] memory_addr_a_reg =0;\n      reg [BITSIZE_memory_addr_b-1:0] memory_addr_b_reg =0;\n      always @ (posedge clock)\n      begin\n         memory_addr_a_reg <= memory_addr_a;\n         memory_addr_b_reg <= memory_addr_b;\n         we_a_reg <= we_a;\n         we_b_reg <= we_b;\n         bram_write_reg <= bram_write;\n         din_value_aggregated_reg <= din_value_aggregated;\n      end\n      assign we_a_temp = we_a_reg;\n      assign we_b_temp = we_b_reg;\n      assign memory_addr_a_temp = memory_addr_a_reg;\n      assign memory_addr_b_temp = memory_addr_b_reg;\n      assign bram_write_temp = bram_write_reg;\n      assign din_value_aggregated_temp = din_value_aggregated_reg;\n    end\n    else\n    begin\n      assign we_a_temp = we_a;\n      assign we_b_temp = we_b;\n      assign memory_addr_a_temp = memory_addr_a;\n      assign memory_addr_b_temp = memory_addr_b;\n      assign bram_write_temp = bram_write;\n      assign din_value_aggregated_temp = din_value_aggregated;\n    end\n  endgenerate\n  \n  \n  generate\n  genvar i0_a;\n    for (i0_a=0; i0_a<n_byte_on_databus; i0_a=i0_a+1)\n    begin  : din_a_computation1\n      assign din_a_temp[(i0_a+1)*8-1:i0_a*8] = we_a_temp[i0_a] ? din_value_aggregated_temp[(i0_a+1)*8-1:i0_a*8] : memory[memory_addr_a_temp][(i0_a+1)*8-1:i0_a*8];\n    end\n  endgenerate\n  \n  generate\n  genvar i0_b;\n    for (i0_b=0; i0_b<n_byte_on_databus && n_bytes > BRAM_BITSIZE/8; i0_b=i0_b+1)\n    begin  : din_b_computation1\n      assign din_b_temp[(i0_b+1)*8-1:i0_b*8] = we_b_temp[i0_b] ? din_value_aggregated_temp[(i0_b+n_byte_on_databus+1)*8-1:(i0_b+n_byte_on_databus)*8] : memory[memory_addr_b_temp][(i0_b+1)*8-1:i0_b*8];\n    end\n  endgenerate\n  \n  always @(posedge clock)\n  begin\n    if (bram_write_temp)\n    begin\n      memory[memory_addr_a_temp] <= din_a_temp;\n    end\n    if(HIGH_LATENCY==0)\n    begin\n      dout_a <= memory[memory_addr_a_temp];\n    end\n    else\n    begin\n      dout_a_registered <= memory[memory_addr_a_temp];\n      dout_a <= dout_a_registered;\n    end\n  end\n  \n  generate\n    if (n_bytes > BRAM_BITSIZE/8)\n    begin\n      always @(posedge clock)\n      begin\n        if (bram_write_temp)\n        begin\n          memory[memory_addr_b_temp] <= din_b_temp;\n        end\n        if(HIGH_LATENCY==0)\n        begin\n          dout_b <= memory[memory_addr_b_temp];\n        end\n        else\n        begin\n          dout_b_registered <= memory[memory_addr_b_temp];\n          dout_b <= dout_b_registered;\n        end\n      end\n    end\n  endgenerate\n  \n  generate\n  genvar i2_a;\n    for (i2_a=0; i2_a<n_byte_on_databus; i2_a=i2_a+1)\n    begin  : write_enable_a\n      assign we_a[i2_a] = (bram_write) && be[i2_a];\n    end\n  endgenerate\n  \n  generate\n  genvar i2_b;\n    for (i2_b=0; i2_b<n_byte_on_databus; i2_b=i2_b+1)\n    begin  : write_enable_b\n      assign we_b[i2_b] = (bram_write) && be[i2_b+n_byte_on_databus];\n    end\n    endgenerate\n\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ARRAY_1D_STD_BRAM_TP(clock,\n  reset,\n  in1,\n  in2,\n  in3,\n  sel_LOAD,\n  sel_STORE,\n  S_oe_ram,\n  S_we_ram,\n  S_addr_ram,\n  S_Wdata_ram,\n  Sin_Rdata_ram,\n  S_data_ram_size,\n  Sin_DataRdy,\n  out1,\n  Sout_Rdata_ram,\n  Sout_DataRdy,\n  proxy_in1,\n  proxy_in2,\n  proxy_in3,\n  proxy_sel_LOAD,\n  proxy_sel_STORE,\n  proxy_out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1,\n    BITSIZE_S_addr_ram=1,\n    BITSIZE_S_Wdata_ram=8,\n    BITSIZE_Sin_Rdata_ram=8,\n    BITSIZE_Sout_Rdata_ram=8,\n    BITSIZE_S_data_ram_size=1,\n    MEMORY_INIT_file=\"array.mem\",\n    n_elements=1,\n    data_size=32,\n    address_space_begin=0,\n    address_space_rangesize=4,\n    BUS_PIPELINED=1,\n    BRAM_BITSIZE=32,\n    PRIVATE_MEMORY=0,\n    USE_SPARSE_MEMORY=1,\n    HIGH_LATENCY=0,\n    BITSIZE_proxy_in1=1,\n    BITSIZE_proxy_in2=1,\n    BITSIZE_proxy_in3=1,\n    BITSIZE_proxy_out1=1;\n  // IN\n  input clock;\n  input reset;\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  input sel_LOAD;\n  input sel_STORE;\n  input S_oe_ram;\n  input S_we_ram;\n  input [BITSIZE_S_addr_ram-1:0] S_addr_ram;\n  input [BITSIZE_S_Wdata_ram-1:0] S_Wdata_ram;\n  input [BITSIZE_Sin_Rdata_ram-1:0] Sin_Rdata_ram;\n  input [BITSIZE_S_data_ram_size-1:0] S_data_ram_size;\n  input Sin_DataRdy;\n  input [BITSIZE_proxy_in1-1:0] proxy_in1;\n  input [BITSIZE_proxy_in2-1:0] proxy_in2;\n  input [BITSIZE_proxy_in3-1:0] proxy_in3;\n  input proxy_sel_LOAD;\n  input proxy_sel_STORE;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  output [BITSIZE_Sout_Rdata_ram-1:0] Sout_Rdata_ram;\n  output Sout_DataRdy;\n  output [BITSIZE_proxy_out1-1:0] proxy_out1;\n  `ifndef _SIM_HAVE_CLOG2\n    function integer log2;\n       input integer value;\n       integer temp_value;\n      begin\n        temp_value = value-1;\n        for (log2=0; temp_value>0; log2=log2+1)\n          temp_value = temp_value>>1;\n      end\n    endfunction\n  `endif\n  parameter n_bytes = (n_elements*data_size)/8 == 0 ? 1 : (n_elements*data_size)/8;\n  parameter n_byte_on_databus = BRAM_BITSIZE/8;\n  parameter n_mem_elements = n_bytes/(n_byte_on_databus) + (n_bytes%(n_byte_on_databus) == 0 ? 0 : 1);\n  `ifdef _SIM_HAVE_CLOG2\n    parameter nbit_read_addr = n_mem_elements == 1 ? 1 : $clog2(n_mem_elements);\n  `else\n    parameter nbit_read_addr = n_mem_elements == 1 ? 1 : log2(n_mem_elements);\n  `endif\n    \n  wire [nbit_read_addr-1:0] memory_addr_a;\n  wire [nbit_read_addr-1:0] memory_addr_b;\n  wire [n_byte_on_databus*2-1:0] be;\n  \n  wire [2*BRAM_BITSIZE-1:0] din_value_aggregated;\n  wire bram_write;\n  wire [BRAM_BITSIZE-1:0] dout_a;\n  wire [BRAM_BITSIZE-1:0] dout_b;\n  \n  BRAM_MEMORY_TP #(.BITSIZE_memory_addr_a(nbit_read_addr), .BITSIZE_memory_addr_b(nbit_read_addr), .BITSIZE_din_value_aggregated(2*BRAM_BITSIZE), .BITSIZE_be(n_byte_on_databus*2), .BITSIZE_dout_a(BRAM_BITSIZE), .BITSIZE_dout_b(BRAM_BITSIZE), .MEMORY_INIT_file(MEMORY_INIT_file), .BRAM_BITSIZE(BRAM_BITSIZE), .nbit_read_addr(nbit_read_addr), .n_byte_on_databus(n_byte_on_databus), .n_mem_elements(n_mem_elements), .n_bytes(n_bytes), .HIGH_LATENCY(HIGH_LATENCY)) BRAM_MEMORY_instance (.clock(clock), .bram_write(bram_write), .memory_addr_a(memory_addr_a), .memory_addr_b(memory_addr_b), .din_value_aggregated(din_value_aggregated), .be(be), .dout_a(dout_a), .dout_b(dout_b));\n  \n  ADDRESS_DECODING_LOGIC #(.BITSIZE_memory_addr_a(nbit_read_addr), .BITSIZE_memory_addr_b(nbit_read_addr), .BITSIZE_din_value_aggregated(2*BRAM_BITSIZE), .BITSIZE_be(n_byte_on_databus*2), .BITSIZE_dout_a(BRAM_BITSIZE), .BITSIZE_dout_b(BRAM_BITSIZE), .BITSIZE_in1(BITSIZE_in1), .BITSIZE_in2(BITSIZE_in2), .BITSIZE_in3(BITSIZE_in3), .BITSIZE_out1(BITSIZE_out1), .BITSIZE_S_addr_ram(BITSIZE_S_addr_ram), .BITSIZE_S_Wdata_ram(BITSIZE_S_Wdata_ram), .BITSIZE_Sin_Rdata_ram(BITSIZE_Sin_Rdata_ram), .BITSIZE_Sout_Rdata_ram(BITSIZE_Sout_Rdata_ram), .BITSIZE_S_data_ram_size(BITSIZE_S_data_ram_size), .address_space_begin(address_space_begin), .address_space_rangesize(address_space_rangesize), .BUS_PIPELINED(BUS_PIPELINED), .BRAM_BITSIZE(BRAM_BITSIZE), .PRIVATE_MEMORY(PRIVATE_MEMORY), .USE_SPARSE_MEMORY(USE_SPARSE_MEMORY), .BITSIZE_proxy_in1(BITSIZE_proxy_in1), .BITSIZE_proxy_in2(BITSIZE_proxy_in2), .BITSIZE_proxy_in3(BITSIZE_proxy_in3), .BITSIZE_proxy_out1(BITSIZE_proxy_out1), .nbit_read_addr(nbit_read_addr), .n_byte_on_databus(n_byte_on_databus), .n_mem_elements(n_mem_elements), .n_bytes(n_bytes), .HIGH_LATENCY(HIGH_LATENCY)) ADDRESS_DECODING_LOGIC_instance (.out1(out1), .Sout_Rdata_ram(Sout_Rdata_ram), .Sout_DataRdy(Sout_DataRdy), .proxy_out1(proxy_out1), .clock(clock), .reset(reset), .in1(in1), .in2(in2), .in3(in3), .sel_LOAD(sel_LOAD), .sel_STORE(sel_STORE), .S_oe_ram(S_oe_ram), .S_we_ram(S_we_ram), .S_addr_ram(S_addr_ram), .S_Wdata_ram(S_Wdata_ram), .Sin_Rdata_ram(Sin_Rdata_ram), .S_data_ram_size(S_data_ram_size), .Sin_DataRdy(Sin_DataRdy), .proxy_in1(proxy_in1), .proxy_in2(proxy_in2), .proxy_in3(proxy_in3), .proxy_sel_LOAD(proxy_sel_LOAD), .proxy_sel_STORE(proxy_sel_STORE), .bram_write(bram_write), .memory_addr_a(memory_addr_a), .memory_addr_b(memory_addr_b), .din_value_aggregated(din_value_aggregated), .be(be), .dout_a(dout_a), .dout_b(dout_b));\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ARRAY_1D_STD_BRAM(clock,\n  reset,\n  in1,\n  in2,\n  in3,\n  in4,\n  sel_LOAD,\n  sel_STORE,\n  S_oe_ram,\n  S_we_ram,\n  S_addr_ram,\n  S_Wdata_ram,\n  Sin_Rdata_ram,\n  S_data_ram_size,\n  Sin_DataRdy,\n  proxy_in1,\n  proxy_in2,\n  proxy_in3,\n  proxy_sel_LOAD,\n  proxy_sel_STORE,\n  out1,\n  Sout_Rdata_ram,\n  Sout_DataRdy,\n  proxy_out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1,\n    BITSIZE_S_addr_ram=1,\n    BITSIZE_S_Wdata_ram=8,\n    BITSIZE_Sin_Rdata_ram=8,\n    BITSIZE_Sout_Rdata_ram=8,\n    BITSIZE_S_data_ram_size=1,\n    MEMORY_INIT_file=\"array.mem\",\n    n_elements=1,\n    data_size=32,\n    address_space_begin=0,\n    address_space_rangesize=4,\n    BUS_PIPELINED=1,\n    BRAM_BITSIZE=32,\n    PRIVATE_MEMORY=0,\n    USE_SPARSE_MEMORY=1,\n    BITSIZE_proxy_in1=1,\n    BITSIZE_proxy_in2=1,\n    BITSIZE_proxy_in3=1,\n    BITSIZE_proxy_out1=1;\n  // IN\n  input clock;\n  input reset;\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  input in4;\n  input sel_LOAD;\n  input sel_STORE;\n  input S_oe_ram;\n  input S_we_ram;\n  input [BITSIZE_S_addr_ram-1:0] S_addr_ram;\n  input [BITSIZE_S_Wdata_ram-1:0] S_Wdata_ram;\n  input [BITSIZE_Sin_Rdata_ram-1:0] Sin_Rdata_ram;\n  input [BITSIZE_S_data_ram_size-1:0] S_data_ram_size;\n  input Sin_DataRdy;\n  input [BITSIZE_proxy_in1-1:0] proxy_in1;\n  input [BITSIZE_proxy_in2-1:0] proxy_in2;\n  input [BITSIZE_proxy_in3-1:0] proxy_in3;\n  input proxy_sel_LOAD;\n  input proxy_sel_STORE;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  output [BITSIZE_Sout_Rdata_ram-1:0] Sout_Rdata_ram;\n  output Sout_DataRdy;\n  output [BITSIZE_proxy_out1-1:0] proxy_out1;\n  ARRAY_1D_STD_BRAM_TP #(.BITSIZE_in1(BITSIZE_in1), .BITSIZE_in2(BITSIZE_in2), .BITSIZE_in3(BITSIZE_in3), .BITSIZE_out1(BITSIZE_out1), .BITSIZE_S_addr_ram(BITSIZE_S_addr_ram), .BITSIZE_S_Wdata_ram(BITSIZE_S_Wdata_ram), .BITSIZE_Sin_Rdata_ram(BITSIZE_Sin_Rdata_ram), .BITSIZE_Sout_Rdata_ram(BITSIZE_Sout_Rdata_ram), .BITSIZE_S_data_ram_size(BITSIZE_S_data_ram_size), .MEMORY_INIT_file(MEMORY_INIT_file), .n_elements(n_elements), .data_size(data_size), .address_space_begin(address_space_begin), .address_space_rangesize(address_space_rangesize), .BUS_PIPELINED(BUS_PIPELINED), .BRAM_BITSIZE(BRAM_BITSIZE), .PRIVATE_MEMORY(PRIVATE_MEMORY), .USE_SPARSE_MEMORY(USE_SPARSE_MEMORY), .BITSIZE_proxy_in1(BITSIZE_proxy_in1), .BITSIZE_proxy_in2(BITSIZE_proxy_in2), .BITSIZE_proxy_in3(BITSIZE_proxy_in3), .BITSIZE_proxy_out1(BITSIZE_proxy_out1), .HIGH_LATENCY(0)) ARRAY_1D_STD_BRAM_instance (.out1(out1), .Sout_Rdata_ram(Sout_Rdata_ram), .Sout_DataRdy(Sout_DataRdy), .proxy_out1(proxy_out1), .clock(clock), .reset(reset), .in1(in1), .in2(in2), .in3(in3), .sel_LOAD(sel_LOAD & in4), .sel_STORE(sel_STORE), .S_oe_ram(S_oe_ram), .S_we_ram(S_we_ram), .S_addr_ram(S_addr_ram), .S_Wdata_ram(S_Wdata_ram), .Sin_Rdata_ram(Sin_Rdata_ram), .S_data_ram_size(S_data_ram_size), .Sin_DataRdy(Sin_DataRdy), .proxy_in1(proxy_in1), .proxy_in2(proxy_in2), .proxy_in3(proxy_in3), .proxy_sel_LOAD(proxy_sel_LOAD), .proxy_sel_STORE(proxy_sel_STORE));\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule addr_expr_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_view_convert_expr_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule UUdata_converter_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  generate\n  if (BITSIZE_out1 <= BITSIZE_in1)\n  begin\n    assign out1 = in1[BITSIZE_out1-1:0];\n  end\n  else\n  begin\n    assign out1 = {{(BITSIZE_out1-BITSIZE_in1){1'b0}},in1};\n  end\n  endgenerate\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ASSIGN_UNSIGNED_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2016-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule lut_expr_FU(in1,\n  in2,\n  in3,\n  in4,\n  in5,\n  in6,\n  in7,\n  in8,\n  in9,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input in2;\n  input in3;\n  input in4;\n  input in5;\n  input in6;\n  input in7;\n  input in8;\n  input in9;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  reg[7:0] cleaned_in0;\n  wire [7:0] in0;\n  wire[BITSIZE_in1-1:0] shifted_s;\n  assign in0 = {in9, in8, in7, in6, in5, in4, in3, in2};\n  generate\n    genvar i0;\n    for (i0=0; i0<8; i0=i0+1)\n    begin : L0\n          always @(*)\n          begin\n             if (in0[i0] == 1'b1)\n                cleaned_in0[i0] = 1'b1;\n             else\n                cleaned_in0[i0] = 1'b0;\n          end\n    end\n  endgenerate\n  assign shifted_s = in1 >> cleaned_in0;\n  assign out1[0] = shifted_s[0];\n  generate\n     if(BITSIZE_out1 > 1)\n       assign out1[BITSIZE_out1-1:1] = 0;\n  endgenerate\n\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule read_cond_FU(in1,\n  out1);\n  parameter BITSIZE_in1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  // OUT\n  output out1;\n  assign out1 = in1 != {BITSIZE_in1{1'b0}};\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule BMEMORY_CTRL(clock,\n  in1,\n  in2,\n  in3,\n  in4,\n  sel_LOAD,\n  sel_STORE,\n  out1,\n  Min_oe_ram,\n  Mout_oe_ram,\n  Min_we_ram,\n  Mout_we_ram,\n  Min_addr_ram,\n  Mout_addr_ram,\n  M_Rdata_ram,\n  Min_Wdata_ram,\n  Mout_Wdata_ram,\n  Min_data_ram_size,\n  Mout_data_ram_size,\n  M_DataRdy);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1,\n    BITSIZE_Min_addr_ram=1,\n    BITSIZE_Mout_addr_ram=1,\n    BITSIZE_M_Rdata_ram=8,\n    BITSIZE_Min_Wdata_ram=8,\n    BITSIZE_Mout_Wdata_ram=8,\n    BITSIZE_Min_data_ram_size=1,\n    BITSIZE_Mout_data_ram_size=1;\n  // IN\n  input clock;\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  input in4;\n  input sel_LOAD;\n  input sel_STORE;\n  input Min_oe_ram;\n  input Min_we_ram;\n  input [BITSIZE_Min_addr_ram-1:0] Min_addr_ram;\n  input [BITSIZE_M_Rdata_ram-1:0] M_Rdata_ram;\n  input [BITSIZE_Min_Wdata_ram-1:0] Min_Wdata_ram;\n  input [BITSIZE_Min_data_ram_size-1:0] Min_data_ram_size;\n  input M_DataRdy;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  output Mout_oe_ram;\n  output Mout_we_ram;\n  output [BITSIZE_Mout_addr_ram-1:0] Mout_addr_ram;\n  output [BITSIZE_Mout_Wdata_ram-1:0] Mout_Wdata_ram;\n  output [BITSIZE_Mout_data_ram_size-1:0] Mout_data_ram_size;\n  \n  wire  [BITSIZE_in2-1:0] tmp_addr;\n  wire int_sel_LOAD;\n  wire int_sel_STORE;\n  assign tmp_addr = in2;\n  assign Mout_addr_ram = (int_sel_LOAD || int_sel_STORE) ? tmp_addr : Min_addr_ram;\n  assign Mout_oe_ram = int_sel_LOAD ? 1'b1 : Min_oe_ram;\n  assign Mout_we_ram = int_sel_STORE ? 1'b1 : Min_we_ram;\n  assign out1 = M_Rdata_ram[BITSIZE_out1-1:0];\n  assign Mout_Wdata_ram = int_sel_STORE ? in1 : Min_Wdata_ram;\n  assign Mout_data_ram_size = int_sel_STORE || int_sel_LOAD ? in3[BITSIZE_in3-1:0] : Min_data_ram_size;\n  assign int_sel_LOAD = sel_LOAD & in4;\n  assign int_sel_STORE = sel_STORE & in4;\n  // Add assertion here\n  // psl default clock = (posedge clock);\n  // psl ERROR_LOAD_Min_oe_ram: assert never {sel_LOAD && Min_oe_ram};\n  // psl ERROR_STORE_Min_we_ram: assert never {sel_STORE && Min_we_ram};\n  // psl ERROR_STORE_LOAD: assert never {sel_STORE && sel_LOAD};\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_bit_and_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 & in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2016-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_bit_ior_concat_expr_FU(in1,\n  in2,\n  in3,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1,\n    OFFSET_PARAMETER=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  parameter nbit_out = BITSIZE_out1 > OFFSET_PARAMETER ? BITSIZE_out1 : 1+OFFSET_PARAMETER;\n  wire [nbit_out-1:0] tmp_in1;\n  wire [OFFSET_PARAMETER-1:0] tmp_in2;\n  generate\n    if(BITSIZE_in1 >= nbit_out)\n      assign tmp_in1=in1[nbit_out-1:0];\n    else\n      assign tmp_in1={{(nbit_out-BITSIZE_in1){1'b0}},in1};\n  endgenerate\n  generate\n    if(BITSIZE_in2 >= OFFSET_PARAMETER)\n      assign tmp_in2=in2[OFFSET_PARAMETER-1:0];\n    else\n      assign tmp_in2={{(OFFSET_PARAMETER-BITSIZE_in2){1'b0}},in2};\n  endgenerate\n  assign out1 = {tmp_in1[nbit_out-1:OFFSET_PARAMETER] , tmp_in2};\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_bit_ior_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 | in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_bit_xor_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 ^ in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_cond_expr_FU(in1,\n  in2,\n  in3,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 != 0 ? in2 : in3;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_eq_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 == in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2021-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_fshl_expr_FU(in1,\n  in2,\n  in3,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1,\n    PRECISION=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  `ifndef _SIM_HAVE_CLOG2\n    function integer log2;\n       input integer value;\n       integer temp_value;\n      begin\n        temp_value = value-1;\n        for (log2=0; temp_value>0; log2=log2+1)\n          temp_value = temp_value>>1;\n      end\n    endfunction\n  `endif\n  `ifdef _SIM_HAVE_CLOG2\n    parameter arg_bitsize = $clog2(PRECISION);\n  `else\n    parameter arg_bitsize = log2(PRECISION);\n  `endif\n  parameter marg_bitsize = arg_bitsize < BITSIZE_in3 ? arg_bitsize : BITSIZE_in3;\n  assign out1 = (in1 << (in3[marg_bitsize-1:0]))|(in2 >> (PRECISION-(in3[marg_bitsize-1:0])));\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_lshift_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1,\n    PRECISION=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  `ifndef _SIM_HAVE_CLOG2\n    function integer log2;\n       input integer value;\n       integer temp_value;\n      begin\n        temp_value = value-1;\n        for (log2=0; temp_value>0; log2=log2+1)\n          temp_value = temp_value>>1;\n      end\n    endfunction\n  `endif\n  `ifdef _SIM_HAVE_CLOG2\n    parameter arg2_bitsize = $clog2(PRECISION);\n  `else\n    parameter arg2_bitsize = log2(PRECISION);\n  `endif\n  generate\n    if(BITSIZE_in2 > arg2_bitsize)\n      assign out1 = in1 << in2[arg2_bitsize-1:0];\n    else\n      assign out1 = in1 << in2;\n  endgenerate\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_lt_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 < in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_minus_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 - in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_plus_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 + in2;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_pointer_plus_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1,\n    LSB_PARAMETER=-1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  wire [BITSIZE_out1-1:0] in1_tmp;\n  wire [BITSIZE_out1-1:0] in2_tmp;\n  assign in1_tmp = in1;\n  assign in2_tmp = in2;generate if (BITSIZE_out1 > LSB_PARAMETER) assign out1[BITSIZE_out1-1:LSB_PARAMETER] = (in1_tmp[BITSIZE_out1-1:LSB_PARAMETER] + in2_tmp[BITSIZE_out1-1:LSB_PARAMETER]); else assign out1 = 0; endgenerate\n  generate if (LSB_PARAMETER != 0 && BITSIZE_out1 > LSB_PARAMETER) assign out1[LSB_PARAMETER-1:0] = 0; endgenerate\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_rshift_expr_FU(in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1,\n    PRECISION=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  `ifndef _SIM_HAVE_CLOG2\n    function integer log2;\n       input integer value;\n       integer temp_value;\n      begin\n        temp_value = value-1;\n        for (log2=0; temp_value>0; log2=log2+1)\n          temp_value = temp_value>>1;\n      end\n    endfunction\n  `endif\n  `ifdef _SIM_HAVE_CLOG2\n    parameter arg2_bitsize = $clog2(PRECISION);\n  `else\n    parameter arg2_bitsize = log2(PRECISION);\n  `endif\n  generate\n    if(BITSIZE_in2 > arg2_bitsize)\n      assign out1 = in1 >> (in2[arg2_bitsize-1:0]);\n    else\n      assign out1 = in1 >> in2;\n  endgenerate\n\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule ui_ternary_plus_expr_FU(in1,\n  in2,\n  in3,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_in3=1,\n    BITSIZE_out1=1;\n  // IN\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  input [BITSIZE_in3-1:0] in3;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = in1 + in2 + in3;\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>, Christian Pilato <christian.pilato@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule MUX_GATE(sel,\n  in1,\n  in2,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_in2=1,\n    BITSIZE_out1=1;\n  // IN\n  input sel;\n  input [BITSIZE_in1-1:0] in1;\n  input [BITSIZE_in2-1:0] in2;\n  // OUT\n  output [BITSIZE_out1-1:0] out1;\n  assign out1 = sel ? in1 : in2;\nendmodule\n\n// Datapath RTL description for md5\n// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.\n// Author(s): Component automatically generated by bambu\n// License: THIS COMPONENT IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n`timescale 1ns / 1ps\nmodule datapath_md5(clock,\n  reset,\n  in_port_Pd500,\n  in_port_Pd501,\n  M_Rdata_ram,\n  M_DataRdy,\n  Min_oe_ram,\n  Min_we_ram,\n  Min_addr_ram,\n  Min_Wdata_ram,\n  Min_data_ram_size,\n  Mout_oe_ram,\n  Mout_we_ram,\n  Mout_addr_ram,\n  Mout_Wdata_ram,\n  Mout_data_ram_size,\n  fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD,\n  fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE,\n  fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD,\n  fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE,\n  fuselector_BMEMORY_CTRL_24_i0_LOAD,\n  fuselector_BMEMORY_CTRL_24_i0_STORE,\n  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0,\n  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1,\n  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2,\n  selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0,\n  selector_MUX_29_reg_0_0_0_0,\n  selector_MUX_30_reg_1_0_0_0,\n  selector_MUX_41_reg_2_0_0_0,\n  selector_MUX_45_reg_3_0_0_0,\n  selector_MUX_46_reg_4_0_0_0,\n  selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0,\n  selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1,\n  selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0,\n  wrenable_reg_0,\n  wrenable_reg_1,\n  wrenable_reg_10,\n  wrenable_reg_11,\n  wrenable_reg_12,\n  wrenable_reg_13,\n  wrenable_reg_14,\n  wrenable_reg_15,\n  wrenable_reg_16,\n  wrenable_reg_17,\n  wrenable_reg_18,\n  wrenable_reg_19,\n  wrenable_reg_2,\n  wrenable_reg_20,\n  wrenable_reg_21,\n  wrenable_reg_22,\n  wrenable_reg_3,\n  wrenable_reg_4,\n  wrenable_reg_5,\n  wrenable_reg_6,\n  wrenable_reg_7,\n  wrenable_reg_8,\n  wrenable_reg_9,\n  OUT_CONDITION_md5_423521_424184);\n  parameter MEM_var_423728_423521=256,\n    MEM_var_424163_423521=256;\n  // IN\n  input clock;\n  input reset;\n  input [31:0] in_port_Pd500;\n  input [31:0] in_port_Pd501;\n  input [31:0] M_Rdata_ram;\n  input M_DataRdy;\n  input Min_oe_ram;\n  input Min_we_ram;\n  input [31:0] Min_addr_ram;\n  input [31:0] Min_Wdata_ram;\n  input [5:0] Min_data_ram_size;\n  input fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD;\n  input fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE;\n  input fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD;\n  input fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE;\n  input fuselector_BMEMORY_CTRL_24_i0_LOAD;\n  input fuselector_BMEMORY_CTRL_24_i0_STORE;\n  input selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;\n  input selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;\n  input selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;\n  input selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;\n  input selector_MUX_29_reg_0_0_0_0;\n  input selector_MUX_30_reg_1_0_0_0;\n  input selector_MUX_41_reg_2_0_0_0;\n  input selector_MUX_45_reg_3_0_0_0;\n  input selector_MUX_46_reg_4_0_0_0;\n  input selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;\n  input selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;\n  input selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;\n  input wrenable_reg_0;\n  input wrenable_reg_1;\n  input wrenable_reg_10;\n  input wrenable_reg_11;\n  input wrenable_reg_12;\n  input wrenable_reg_13;\n  input wrenable_reg_14;\n  input wrenable_reg_15;\n  input wrenable_reg_16;\n  input wrenable_reg_17;\n  input wrenable_reg_18;\n  input wrenable_reg_19;\n  input wrenable_reg_2;\n  input wrenable_reg_20;\n  input wrenable_reg_21;\n  input wrenable_reg_22;\n  input wrenable_reg_3;\n  input wrenable_reg_4;\n  input wrenable_reg_5;\n  input wrenable_reg_6;\n  input wrenable_reg_7;\n  input wrenable_reg_8;\n  input wrenable_reg_9;\n  // OUT\n  output Mout_oe_ram;\n  output Mout_we_ram;\n  output [31:0] Mout_addr_ram;\n  output [31:0] Mout_Wdata_ram;\n  output [5:0] Mout_data_ram_size;\n  output OUT_CONDITION_md5_423521_424184;\n  // Component and signal declarations\n  wire [31:0] out_ARRAY_1D_STD_BRAM_0_i0_array_423728_0;\n  wire [31:0] out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0;\n  wire [3:0] out_ASSIGN_UNSIGNED_FU_14_i0_fu_md5_423521_423669;\n  wire [3:0] out_ASSIGN_UNSIGNED_FU_16_i0_fu_md5_423521_423685;\n  wire [3:0] out_ASSIGN_UNSIGNED_FU_18_i0_fu_md5_423521_423704;\n  wire [31:0] out_BMEMORY_CTRL_24_i0_BMEMORY_CTRL_24_i0;\n  wire [31:0] out_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;\n  wire [31:0] out_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;\n  wire [31:0] out_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;\n  wire [31:0] out_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;\n  wire [31:0] out_MUX_29_reg_0_0_0_0;\n  wire [31:0] out_MUX_30_reg_1_0_0_0;\n  wire [31:0] out_MUX_41_reg_2_0_0_0;\n  wire [31:0] out_MUX_45_reg_3_0_0_0;\n  wire [63:0] out_MUX_46_reg_4_0_0_0;\n  wire [31:0] out_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;\n  wire [31:0] out_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;\n  wire [31:0] out_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;\n  wire [31:0] out_UUdata_converter_FU_13_i0_fu_md5_423521_423673;\n  wire [31:0] out_UUdata_converter_FU_15_i0_fu_md5_423521_423691;\n  wire [31:0] out_UUdata_converter_FU_17_i0_fu_md5_423521_423709;\n  wire [29:0] out_UUdata_converter_FU_19_i0_fu_md5_423521_423713;\n  wire [31:0] out_addr_expr_FU_4_i0_fu_md5_423521_424286;\n  wire [31:0] out_addr_expr_FU_6_i0_fu_md5_423521_424290;\n  wire out_const_0;\n  wire [6:0] out_const_1;\n  wire [28:0] out_const_10;\n  wire [30:0] out_const_11;\n  wire [31:0] out_const_12;\n  wire [2:0] out_const_13;\n  wire [1:0] out_const_14;\n  wire [3:0] out_const_15;\n  wire [5:0] out_const_16;\n  wire [30:0] out_const_17;\n  wire [31:0] out_const_18;\n  wire [3:0] out_const_19;\n  wire out_const_2;\n  wire [7:0] out_const_20;\n  wire [31:0] out_const_21;\n  wire [8:0] out_const_22;\n  wire [8:0] out_const_23;\n  wire [1:0] out_const_3;\n  wire [2:0] out_const_4;\n  wire [3:0] out_const_5;\n  wire [4:0] out_const_6;\n  wire [5:0] out_const_7;\n  wire [6:0] out_const_8;\n  wire [27:0] out_const_9;\n  wire [4:0] out_conv_out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0_32_5;\n  wire [63:0] out_conv_out_const_0_1_64;\n  wire [31:0] out_conv_out_const_10_29_32;\n  wire [31:0] out_conv_out_const_17_31_32;\n  wire [5:0] out_conv_out_const_1_7_6;\n  wire [31:0] out_conv_out_const_22_9_32;\n  wire [31:0] out_conv_out_const_23_9_32;\n  wire out_lut_expr_FU_20_i0_fu_md5_423521_424431;\n  wire out_lut_expr_FU_21_i0_fu_md5_423521_424446;\n  wire out_read_cond_FU_22_i0_fu_md5_423521_424184;\n  wire [31:0] out_reg_0_reg_0;\n  wire [31:0] out_reg_10_reg_10;\n  wire [31:0] out_reg_11_reg_11;\n  wire [31:0] out_reg_12_reg_12;\n  wire [31:0] out_reg_13_reg_13;\n  wire out_reg_14_reg_14;\n  wire [4:0] out_reg_15_reg_15;\n  wire [31:0] out_reg_16_reg_16;\n  wire [31:0] out_reg_17_reg_17;\n  wire [31:0] out_reg_18_reg_18;\n  wire [31:0] out_reg_19_reg_19;\n  wire [31:0] out_reg_1_reg_1;\n  wire [31:0] out_reg_20_reg_20;\n  wire [31:0] out_reg_21_reg_21;\n  wire [31:0] out_reg_22_reg_22;\n  wire [31:0] out_reg_2_reg_2;\n  wire [31:0] out_reg_3_reg_3;\n  wire [63:0] out_reg_4_reg_4;\n  wire [31:0] out_reg_5_reg_5;\n  wire [31:0] out_reg_6_reg_6;\n  wire [31:0] out_reg_7_reg_7;\n  wire [31:0] out_reg_8_reg_8;\n  wire [31:0] out_reg_9_reg_9;\n  wire [0:0] out_ui_bit_and_expr_FU_1_0_1_25_i0_fu_md5_423521_424382;\n  wire [0:0] out_ui_bit_and_expr_FU_1_0_1_25_i1_fu_md5_423521_424395;\n  wire [0:0] out_ui_bit_and_expr_FU_1_0_1_25_i2_fu_md5_423521_424408;\n  wire [31:0] out_ui_bit_and_expr_FU_32_32_32_26_i0_fu_md5_423521_423630;\n  wire [31:0] out_ui_bit_and_expr_FU_32_32_32_26_i1_fu_md5_423521_423632;\n  wire [31:0] out_ui_bit_and_expr_FU_32_32_32_26_i2_fu_md5_423521_423641;\n  wire [31:0] out_ui_bit_and_expr_FU_32_32_32_26_i3_fu_md5_423521_423646;\n  wire [3:0] out_ui_bit_and_expr_FU_8_0_8_27_i0_fu_md5_423521_423666;\n  wire [3:0] out_ui_bit_and_expr_FU_8_0_8_27_i1_fu_md5_423521_423676;\n  wire [3:0] out_ui_bit_and_expr_FU_8_0_8_27_i2_fu_md5_423521_423695;\n  wire [1:0] out_ui_bit_and_expr_FU_8_0_8_28_i0_fu_md5_423521_424361;\n  wire [31:0] out_ui_bit_ior_concat_expr_FU_29_i0_fu_md5_423521_424201;\n  wire [31:0] out_ui_bit_ior_concat_expr_FU_29_i1_fu_md5_423521_424202;\n  wire [31:0] out_ui_bit_ior_concat_expr_FU_29_i2_fu_md5_423521_424317;\n  wire [31:0] out_ui_bit_ior_concat_expr_FU_30_i0_fu_md5_423521_424304;\n  wire [31:0] out_ui_bit_ior_expr_FU_32_32_32_31_i0_fu_md5_423521_423616;\n  wire [31:0] out_ui_bit_ior_expr_FU_32_32_32_31_i1_fu_md5_423521_423626;\n  wire [31:0] out_ui_bit_ior_expr_FU_32_32_32_31_i2_fu_md5_423521_423637;\n  wire [31:0] out_ui_bit_xor_expr_FU_32_0_32_32_i0_fu_md5_423521_423619;\n  wire [31:0] out_ui_bit_xor_expr_FU_32_0_32_32_i1_fu_md5_423521_423635;\n  wire [31:0] out_ui_bit_xor_expr_FU_32_0_32_32_i2_fu_md5_423521_423644;\n  wire [31:0] out_ui_bit_xor_expr_FU_32_32_32_33_i0_fu_md5_423521_423612;\n  wire [31:0] out_ui_bit_xor_expr_FU_32_32_32_33_i1_fu_md5_423521_423621;\n  wire [31:0] out_ui_bit_xor_expr_FU_32_32_32_33_i2_fu_md5_423521_423624;\n  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i0_fu_md5_423521_424437;\n  wire [31:0] out_ui_cond_expr_FU_32_32_32_32_34_i1_fu_md5_423521_424440;\n  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i2_fu_md5_423521_424443;\n  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i3_fu_md5_423521_424449;\n  wire [31:0] out_ui_cond_expr_FU_32_32_32_32_34_i4_fu_md5_423521_424452;\n  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i5_fu_md5_423521_424455;\n  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i6_fu_md5_423521_424457;\n  wire [31:0] out_ui_cond_expr_FU_32_32_32_32_34_i7_fu_md5_423521_424459;\n  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i8_fu_md5_423521_424461;\n  wire out_ui_eq_expr_FU_64_0_64_35_i0_fu_md5_423521_424277;\n  wire [31:0] out_ui_fshl_expr_FU_32_32_32_32_36_i0_fu_md5_423521_423592;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i0_fu_md5_423521_424267;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i1_fu_md5_423521_424271;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i2_fu_md5_423521_424275;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i3_fu_md5_423521_424301;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i4_fu_md5_423521_424358;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_38_i0_fu_md5_423521_424314;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_38_i1_fu_md5_423521_424379;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_38_i2_fu_md5_423521_424392;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_38_i3_fu_md5_423521_424405;\n  wire [31:0] out_ui_lshift_expr_FU_32_0_32_39_i0_fu_md5_423521_424321;\n  wire out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259;\n  wire out_ui_lt_expr_FU_64_0_64_41_i0_fu_md5_423521_424293;\n  wire out_ui_lt_expr_FU_64_0_64_42_i0_fu_md5_423521_424306;\n  wire [31:0] out_ui_minus_expr_FU_32_32_32_43_i0_fu_md5_423521_424324;\n  wire [31:0] out_ui_plus_expr_FU_32_0_32_44_i0_fu_md5_423521_424199;\n  wire [31:0] out_ui_plus_expr_FU_32_0_32_45_i0_fu_md5_423521_424200;\n  wire [30:0] out_ui_plus_expr_FU_32_0_32_46_i0_fu_md5_423521_424389;\n  wire [30:0] out_ui_plus_expr_FU_32_0_32_47_i0_fu_md5_423521_424402;\n  wire [31:0] out_ui_plus_expr_FU_32_32_32_48_i0_fu_md5_423521_423589;\n  wire [31:0] out_ui_plus_expr_FU_32_32_32_48_i1_fu_md5_423521_423596;\n  wire [29:0] out_ui_plus_expr_FU_32_32_32_48_i2_fu_md5_423521_424355;\n  wire [30:0] out_ui_plus_expr_FU_32_32_32_48_i3_fu_md5_423521_424376;\n  wire [63:0] out_ui_plus_expr_FU_64_0_64_49_i0_fu_md5_423521_423580;\n  wire [3:0] out_ui_plus_expr_FU_8_0_8_50_i0_fu_md5_423521_423679;\n  wire [3:0] out_ui_plus_expr_FU_8_0_8_51_i0_fu_md5_423521_423698;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_52_i0_fu_md5_423521_424204;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_53_i0_fu_md5_423521_424206;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_54_i0_fu_md5_423521_424208;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_32_32_55_i0_fu_md5_423521_423653;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_32_32_55_i1_fu_md5_423521_423718;\n  wire [31:0] out_ui_pointer_plus_expr_FU_32_32_32_55_i2_fu_md5_423521_424158;\n  wire [29:0] out_ui_rshift_expr_FU_32_0_32_56_i0_fu_md5_423521_424349;\n  wire [29:0] out_ui_rshift_expr_FU_32_0_32_56_i1_fu_md5_423521_424353;\n  wire [30:0] out_ui_rshift_expr_FU_32_0_32_57_i0_fu_md5_423521_424370;\n  wire [30:0] out_ui_rshift_expr_FU_32_0_32_57_i1_fu_md5_423521_424374;\n  wire [30:0] out_ui_rshift_expr_FU_32_0_32_57_i2_fu_md5_423521_424386;\n  wire [30:0] out_ui_rshift_expr_FU_32_0_32_57_i3_fu_md5_423521_424399;\n  wire [31:0] out_ui_ternary_plus_expr_FU_32_32_32_32_58_i0_fu_md5_423521_423600;\n  wire [31:0] out_ui_view_convert_expr_FU_5_i0_fu_md5_423521_424269;\n  wire [31:0] out_ui_view_convert_expr_FU_7_i0_fu_md5_423521_424273;\n  wire [31:0] out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0;\n  wire [31:0] out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1;\n  wire [63:0] out_uu_conv_conn_obj_2_UUdata_converter_FU_uu_conv_2;\n  wire [31:0] out_uu_conv_conn_obj_3_UUdata_converter_FU_uu_conv_3;\n  wire [31:0] out_uu_conv_conn_obj_4_UUdata_converter_FU_uu_conv_4;\n  wire [31:0] out_uu_conv_conn_obj_5_UUdata_converter_FU_uu_conv_5;\n  wire [31:0] out_uu_conv_conn_obj_6_UUdata_converter_FU_uu_conv_6;\n  wire [31:0] sig_out_bus_mergerMout_Wdata_ram0_;\n  wire [31:0] sig_out_bus_mergerMout_addr_ram1_;\n  wire [5:0] sig_out_bus_mergerMout_data_ram_size2_;\n  wire sig_out_bus_mergerMout_oe_ram3_;\n  wire sig_out_bus_mergerMout_we_ram4_;\n  \n  BMEMORY_CTRL #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(6),\n    .BITSIZE_out1(32),\n    .BITSIZE_Min_addr_ram(32),\n    .BITSIZE_Mout_addr_ram(32),\n    .BITSIZE_M_Rdata_ram(32),\n    .BITSIZE_Min_Wdata_ram(32),\n    .BITSIZE_Mout_Wdata_ram(32),\n    .BITSIZE_Min_data_ram_size(6),\n    .BITSIZE_Mout_data_ram_size(6)) BMEMORY_CTRL_24_i0 (.out1(out_BMEMORY_CTRL_24_i0_BMEMORY_CTRL_24_i0),\n    .Mout_oe_ram(sig_out_bus_mergerMout_oe_ram3_),\n    .Mout_we_ram(sig_out_bus_mergerMout_we_ram4_),\n    .Mout_addr_ram(sig_out_bus_mergerMout_addr_ram1_),\n    .Mout_Wdata_ram(sig_out_bus_mergerMout_Wdata_ram0_),\n    .Mout_data_ram_size(sig_out_bus_mergerMout_data_ram_size2_),\n    .clock(clock),\n    .in1(out_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),\n    .in2(out_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),\n    .in3(out_conv_out_const_1_7_6),\n    .in4(out_const_2),\n    .sel_LOAD(fuselector_BMEMORY_CTRL_24_i0_LOAD),\n    .sel_STORE(fuselector_BMEMORY_CTRL_24_i0_STORE),\n    .Min_oe_ram(Min_oe_ram),\n    .Min_we_ram(Min_we_ram),\n    .Min_addr_ram(Min_addr_ram),\n    .M_Rdata_ram(M_Rdata_ram),\n    .Min_Wdata_ram(Min_Wdata_ram),\n    .Min_data_ram_size(Min_data_ram_size),\n    .M_DataRdy(M_DataRdy));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_10_BMEMORY_CTRL_24_i0_1_0_0 (.out1(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_0),\n    .sel(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0),\n    .in1(out_reg_7_reg_7),\n    .in2(out_reg_6_reg_6));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_10_BMEMORY_CTRL_24_i0_1_0_1 (.out1(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),\n    .sel(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),\n    .in1(out_reg_5_reg_5),\n    .in2(out_reg_11_reg_11));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_10_BMEMORY_CTRL_24_i0_1_0_2 (.out1(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_2),\n    .sel(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2),\n    .in1(in_port_Pd501),\n    .in2(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_10_BMEMORY_CTRL_24_i0_1_1_0 (.out1(out_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),\n    .sel(selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),\n    .in1(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),\n    .in2(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_2));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_29_reg_0_0_0_0 (.out1(out_MUX_29_reg_0_0_0_0),\n    .sel(selector_MUX_29_reg_0_0_0_0),\n    .in1(out_reg_1_reg_1),\n    .in2(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_30_reg_1_0_0_0 (.out1(out_MUX_30_reg_1_0_0_0),\n    .sel(selector_MUX_30_reg_1_0_0_0),\n    .in1(out_reg_3_reg_3),\n    .in2(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_41_reg_2_0_0_0 (.out1(out_MUX_41_reg_2_0_0_0),\n    .sel(selector_MUX_41_reg_2_0_0_0),\n    .in1(out_const_18),\n    .in2(out_ui_plus_expr_FU_32_32_32_48_i0_fu_md5_423521_423589));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_45_reg_3_0_0_0 (.out1(out_MUX_45_reg_3_0_0_0),\n    .sel(selector_MUX_45_reg_3_0_0_0),\n    .in1(out_reg_2_reg_2),\n    .in2(out_const_12));\n  MUX_GATE #(.BITSIZE_in1(64),\n    .BITSIZE_in2(64),\n    .BITSIZE_out1(64)) MUX_46_reg_4_0_0_0 (.out1(out_MUX_46_reg_4_0_0_0),\n    .sel(selector_MUX_46_reg_4_0_0_0),\n    .in1(out_ui_plus_expr_FU_64_0_64_49_i0_fu_md5_423521_423580),\n    .in2(out_uu_conv_conn_obj_2_UUdata_converter_FU_uu_conv_2));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_9_BMEMORY_CTRL_24_i0_0_0_0 (.out1(out_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),\n    .sel(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),\n    .in1(out_uu_conv_conn_obj_3_UUdata_converter_FU_uu_conv_3),\n    .in2(out_uu_conv_conn_obj_4_UUdata_converter_FU_uu_conv_4));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_9_BMEMORY_CTRL_24_i0_0_0_1 (.out1(out_MUX_9_BMEMORY_CTRL_24_i0_0_0_1),\n    .sel(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1),\n    .in1(out_uu_conv_conn_obj_5_UUdata_converter_FU_uu_conv_5),\n    .in2(out_uu_conv_conn_obj_6_UUdata_converter_FU_uu_conv_6));\n  MUX_GATE #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) MUX_9_BMEMORY_CTRL_24_i0_0_1_0 (.out1(out_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),\n    .sel(selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),\n    .in1(out_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),\n    .in2(out_MUX_9_BMEMORY_CTRL_24_i0_0_0_1));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_0 (.out1(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0),\n    .in1(out_conv_out_const_17_31_32));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_1 (.out1(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1),\n    .in1(out_conv_out_const_10_29_32));\n  UUdata_converter_FU #(.BITSIZE_in1(64),\n    .BITSIZE_out1(64)) UUdata_converter_FU_uu_conv_2 (.out1(out_uu_conv_conn_obj_2_UUdata_converter_FU_uu_conv_2),\n    .in1(out_conv_out_const_0_1_64));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_3 (.out1(out_uu_conv_conn_obj_3_UUdata_converter_FU_uu_conv_3),\n    .in1(out_ui_plus_expr_FU_32_0_32_44_i0_fu_md5_423521_424199));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_4 (.out1(out_uu_conv_conn_obj_4_UUdata_converter_FU_uu_conv_4),\n    .in1(out_reg_20_reg_20));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_5 (.out1(out_uu_conv_conn_obj_5_UUdata_converter_FU_uu_conv_5),\n    .in1(out_reg_21_reg_21));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_6 (.out1(out_uu_conv_conn_obj_6_UUdata_converter_FU_uu_conv_6),\n    .in1(out_reg_22_reg_22));\n  ARRAY_1D_STD_BRAM #(.BITSIZE_in1(8),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(6),\n    .BITSIZE_out1(32),\n    .BITSIZE_S_addr_ram(32),\n    .BITSIZE_S_Wdata_ram(32),\n    .BITSIZE_Sin_Rdata_ram(32),\n    .BITSIZE_Sout_Rdata_ram(32),\n    .BITSIZE_S_data_ram_size(6),\n    .MEMORY_INIT_file(\"/home/lennart/.cache/rust-hls/3fc70eef59cae6956eae65c4c245c66-tfETOMBYu9/array_ref_423728.mem\"),\n    .n_elements(256),\n    .data_size(8),\n    .address_space_begin(MEM_var_423728_423521),\n    .address_space_rangesize(256),\n    .BUS_PIPELINED(1),\n    .BRAM_BITSIZE(32),\n    .PRIVATE_MEMORY(1),\n    .USE_SPARSE_MEMORY(1),\n    .BITSIZE_proxy_in1(32),\n    .BITSIZE_proxy_in2(32),\n    .BITSIZE_proxy_in3(6),\n    .BITSIZE_proxy_out1(32)) array_423728_0 (.out1(out_ARRAY_1D_STD_BRAM_0_i0_array_423728_0),\n    .clock(clock),\n    .reset(reset),\n    .in1(8'b00000000),\n    .in2(out_reg_12_reg_12),\n    .in3(out_conv_out_const_1_7_6),\n    .in4(out_const_2),\n    .sel_LOAD(fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD),\n    .sel_STORE(fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE),\n    .S_oe_ram(1'b0),\n    .S_we_ram(1'b0),\n    .S_addr_ram(32'b00000000000000000000000000000000),\n    .S_Wdata_ram(32'b00000000000000000000000000000000),\n    .Sin_Rdata_ram(32'b00000000000000000000000000000000),\n    .S_data_ram_size(6'b000000),\n    .Sin_DataRdy(1'b0),\n    .proxy_in1(32'b00000000000000000000000000000000),\n    .proxy_in2(32'b00000000000000000000000000000000),\n    .proxy_in3(6'b000000),\n    .proxy_sel_LOAD(1'b0),\n    .proxy_sel_STORE(1'b0));\n  ARRAY_1D_STD_BRAM #(.BITSIZE_in1(8),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(6),\n    .BITSIZE_out1(32),\n    .BITSIZE_S_addr_ram(32),\n    .BITSIZE_S_Wdata_ram(32),\n    .BITSIZE_Sin_Rdata_ram(32),\n    .BITSIZE_Sout_Rdata_ram(32),\n    .BITSIZE_S_data_ram_size(6),\n    .MEMORY_INIT_file(\"/home/lennart/.cache/rust-hls/3fc70eef59cae6956eae65c4c245c66-tfETOMBYu9/array_ref_424163.mem\"),\n    .n_elements(256),\n    .data_size(8),\n    .address_space_begin(MEM_var_424163_423521),\n    .address_space_rangesize(256),\n    .BUS_PIPELINED(1),\n    .BRAM_BITSIZE(32),\n    .PRIVATE_MEMORY(1),\n    .USE_SPARSE_MEMORY(1),\n    .BITSIZE_proxy_in1(32),\n    .BITSIZE_proxy_in2(32),\n    .BITSIZE_proxy_in3(6),\n    .BITSIZE_proxy_out1(32)) array_424163_0 (.out1(out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0),\n    .clock(clock),\n    .reset(reset),\n    .in1(8'b00000000),\n    .in2(out_reg_13_reg_13),\n    .in3(out_conv_out_const_1_7_6),\n    .in4(out_const_2),\n    .sel_LOAD(fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD),\n    .sel_STORE(fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE),\n    .S_oe_ram(1'b0),\n    .S_we_ram(1'b0),\n    .S_addr_ram(32'b00000000000000000000000000000000),\n    .S_Wdata_ram(32'b00000000000000000000000000000000),\n    .Sin_Rdata_ram(32'b00000000000000000000000000000000),\n    .S_data_ram_size(6'b000000),\n    .Sin_DataRdy(1'b0),\n    .proxy_in1(32'b00000000000000000000000000000000),\n    .proxy_in2(32'b00000000000000000000000000000000),\n    .proxy_in3(6'b000000),\n    .proxy_sel_LOAD(1'b0),\n    .proxy_sel_STORE(1'b0));\n  constant_value #(.BITSIZE_out1(1),\n    .value(1'b0)) const_0 (.out1(out_const_0));\n  constant_value #(.BITSIZE_out1(7),\n    .value(7'b0100000)) const_1 (.out1(out_const_1));\n  constant_value #(.BITSIZE_out1(29),\n    .value(29'b10000001100100101010001110110)) const_10 (.out1(out_const_10));\n  constant_value #(.BITSIZE_out1(31),\n    .value(31'b1001100010111010110111001111111)) const_11 (.out1(out_const_11));\n  constant_value #(.BITSIZE_out1(32),\n    .value(32'b10011000101110101101110011111110)) const_12 (.out1(out_const_12));\n  constant_value #(.BITSIZE_out1(3),\n    .value(3'b101)) const_13 (.out1(out_const_13));\n  constant_value #(.BITSIZE_out1(2),\n    .value(2'b11)) const_14 (.out1(out_const_14));\n  constant_value #(.BITSIZE_out1(4),\n    .value(4'b1100)) const_15 (.out1(out_const_15));\n  constant_value #(.BITSIZE_out1(6),\n    .value(6'b110000)) const_16 (.out1(out_const_16));\n  constant_value #(.BITSIZE_out1(31),\n    .value(31'b1100111010001010010001100000001)) const_17 (.out1(out_const_17));\n  constant_value #(.BITSIZE_out1(32),\n    .value(32'b11101111110011011010101110001001)) const_18 (.out1(out_const_18));\n  constant_value #(.BITSIZE_out1(4),\n    .value(4'b1111)) const_19 (.out1(out_const_19));\n  constant_value #(.BITSIZE_out1(1),\n    .value(1'b1)) const_2 (.out1(out_const_2));\n  constant_value #(.BITSIZE_out1(8),\n    .value(8'b11111110)) const_20 (.out1(out_const_20));\n  constant_value #(.BITSIZE_out1(32),\n    .value(32'b11111111111111111111111111111111)) const_21 (.out1(out_const_21));\n  constant_value #(.BITSIZE_out1(9),\n    .value(MEM_var_423728_423521)) const_22 (.out1(out_const_22));\n  constant_value #(.BITSIZE_out1(9),\n    .value(MEM_var_424163_423521)) const_23 (.out1(out_const_23));\n  constant_value #(.BITSIZE_out1(2),\n    .value(2'b10)) const_3 (.out1(out_const_3));\n  constant_value #(.BITSIZE_out1(3),\n    .value(3'b100)) const_4 (.out1(out_const_4));\n  constant_value #(.BITSIZE_out1(4),\n    .value(4'b1000)) const_5 (.out1(out_const_5));\n  constant_value #(.BITSIZE_out1(5),\n    .value(5'b10000)) const_6 (.out1(out_const_6));\n  constant_value #(.BITSIZE_out1(6),\n    .value(6'b100000)) const_7 (.out1(out_const_7));\n  constant_value #(.BITSIZE_out1(7),\n    .value(7'b1000000)) const_8 (.out1(out_const_8));\n  constant_value #(.BITSIZE_out1(28),\n    .value(28'b1000000110010010101000111011)) const_9 (.out1(out_const_9));\n  UUdata_converter_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(5)) conv_out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0_32_5 (.out1(out_conv_out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0_32_5),\n    .in1(out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0));\n  UUdata_converter_FU #(.BITSIZE_in1(1),\n    .BITSIZE_out1(64)) conv_out_const_0_1_64 (.out1(out_conv_out_const_0_1_64),\n    .in1(out_const_0));\n  UUdata_converter_FU #(.BITSIZE_in1(29),\n    .BITSIZE_out1(32)) conv_out_const_10_29_32 (.out1(out_conv_out_const_10_29_32),\n    .in1(out_const_10));\n  UUdata_converter_FU #(.BITSIZE_in1(31),\n    .BITSIZE_out1(32)) conv_out_const_17_31_32 (.out1(out_conv_out_const_17_31_32),\n    .in1(out_const_17));\n  UUdata_converter_FU #(.BITSIZE_in1(7),\n    .BITSIZE_out1(6)) conv_out_const_1_7_6 (.out1(out_conv_out_const_1_7_6),\n    .in1(out_const_1));\n  UUdata_converter_FU #(.BITSIZE_in1(9),\n    .BITSIZE_out1(32)) conv_out_const_22_9_32 (.out1(out_conv_out_const_22_9_32),\n    .in1(out_const_22));\n  UUdata_converter_FU #(.BITSIZE_in1(9),\n    .BITSIZE_out1(32)) conv_out_const_23_9_32 (.out1(out_conv_out_const_23_9_32),\n    .in1(out_const_23));\n  ui_plus_expr_FU #(.BITSIZE_in1(64),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(64)) fu_md5_423521_423580 (.out1(out_ui_plus_expr_FU_64_0_64_49_i0_fu_md5_423521_423580),\n    .in1(out_reg_4_reg_4),\n    .in2(out_const_2));\n  ui_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423589 (.out1(out_ui_plus_expr_FU_32_32_32_48_i0_fu_md5_423521_423589),\n    .in1(out_reg_18_reg_18),\n    .in2(out_reg_2_reg_2));\n  ui_fshl_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(5),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_423592 (.out1(out_ui_fshl_expr_FU_32_32_32_32_36_i0_fu_md5_423521_423592),\n    .in1(out_ui_plus_expr_FU_32_32_32_48_i1_fu_md5_423521_423596),\n    .in2(out_ui_plus_expr_FU_32_32_32_48_i1_fu_md5_423521_423596),\n    .in3(out_reg_15_reg_15));\n  ui_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423596 (.out1(out_ui_plus_expr_FU_32_32_32_48_i1_fu_md5_423521_423596),\n    .in1(out_reg_16_reg_16),\n    .in2(out_reg_17_reg_17));\n  ui_ternary_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423600 (.out1(out_ui_ternary_plus_expr_FU_32_32_32_32_58_i0_fu_md5_423521_423600),\n    .in1(out_reg_10_reg_10),\n    .in2(out_reg_0_reg_0),\n    .in3(out_BMEMORY_CTRL_24_i0_BMEMORY_CTRL_24_i0));\n  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423612 (.out1(out_ui_bit_xor_expr_FU_32_32_32_33_i0_fu_md5_423521_423612),\n    .in1(out_ui_bit_ior_expr_FU_32_32_32_31_i0_fu_md5_423521_423616),\n    .in2(out_reg_3_reg_3));\n  ui_bit_ior_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423616 (.out1(out_ui_bit_ior_expr_FU_32_32_32_31_i0_fu_md5_423521_423616),\n    .in1(out_reg_2_reg_2),\n    .in2(out_ui_bit_xor_expr_FU_32_0_32_32_i0_fu_md5_423521_423619));\n  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423619 (.out1(out_ui_bit_xor_expr_FU_32_0_32_32_i0_fu_md5_423521_423619),\n    .in1(out_reg_1_reg_1),\n    .in2(out_const_21));\n  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423621 (.out1(out_ui_bit_xor_expr_FU_32_32_32_33_i1_fu_md5_423521_423621),\n    .in1(out_ui_bit_xor_expr_FU_32_32_32_33_i2_fu_md5_423521_423624),\n    .in2(out_reg_1_reg_1));\n  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423624 (.out1(out_ui_bit_xor_expr_FU_32_32_32_33_i2_fu_md5_423521_423624),\n    .in1(out_reg_3_reg_3),\n    .in2(out_reg_2_reg_2));\n  ui_bit_ior_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423626 (.out1(out_ui_bit_ior_expr_FU_32_32_32_31_i1_fu_md5_423521_423626),\n    .in1(out_ui_bit_and_expr_FU_32_32_32_26_i0_fu_md5_423521_423630),\n    .in2(out_ui_bit_and_expr_FU_32_32_32_26_i1_fu_md5_423521_423632));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423630 (.out1(out_ui_bit_and_expr_FU_32_32_32_26_i0_fu_md5_423521_423630),\n    .in1(out_reg_1_reg_1),\n    .in2(out_reg_2_reg_2));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423632 (.out1(out_ui_bit_and_expr_FU_32_32_32_26_i1_fu_md5_423521_423632),\n    .in1(out_reg_3_reg_3),\n    .in2(out_ui_bit_xor_expr_FU_32_0_32_32_i1_fu_md5_423521_423635));\n  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423635 (.out1(out_ui_bit_xor_expr_FU_32_0_32_32_i1_fu_md5_423521_423635),\n    .in1(out_reg_1_reg_1),\n    .in2(out_const_21));\n  ui_bit_ior_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423637 (.out1(out_ui_bit_ior_expr_FU_32_32_32_31_i2_fu_md5_423521_423637),\n    .in1(out_ui_bit_and_expr_FU_32_32_32_26_i2_fu_md5_423521_423641),\n    .in2(out_ui_bit_and_expr_FU_32_32_32_26_i3_fu_md5_423521_423646));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423641 (.out1(out_ui_bit_and_expr_FU_32_32_32_26_i2_fu_md5_423521_423641),\n    .in1(out_reg_1_reg_1),\n    .in2(out_ui_bit_xor_expr_FU_32_0_32_32_i2_fu_md5_423521_423644));\n  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423644 (.out1(out_ui_bit_xor_expr_FU_32_0_32_32_i2_fu_md5_423521_423644),\n    .in1(out_reg_2_reg_2),\n    .in2(out_const_21));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_423646 (.out1(out_ui_bit_and_expr_FU_32_32_32_26_i3_fu_md5_423521_423646),\n    .in1(out_reg_3_reg_3),\n    .in2(out_reg_2_reg_2));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_md5_423521_423653 (.out1(out_ui_pointer_plus_expr_FU_32_32_32_55_i0_fu_md5_423521_423653),\n    .in1(in_port_Pd500),\n    .in2(out_ui_lshift_expr_FU_32_0_32_37_i0_fu_md5_423521_424267));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(4),\n    .BITSIZE_in2(4),\n    .BITSIZE_out1(4)) fu_md5_423521_423666 (.out1(out_ui_bit_and_expr_FU_8_0_8_27_i0_fu_md5_423521_423666),\n    .in1(out_ASSIGN_UNSIGNED_FU_14_i0_fu_md5_423521_423669),\n    .in2(out_const_19));\n  ASSIGN_UNSIGNED_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(4)) fu_md5_423521_423669 (.out1(out_ASSIGN_UNSIGNED_FU_14_i0_fu_md5_423521_423669),\n    .in1(out_ui_minus_expr_FU_32_32_32_43_i0_fu_md5_423521_424324));\n  UUdata_converter_FU #(.BITSIZE_in1(64),\n    .BITSIZE_out1(32)) fu_md5_423521_423673 (.out1(out_UUdata_converter_FU_13_i0_fu_md5_423521_423673),\n    .in1(out_reg_4_reg_4));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(4),\n    .BITSIZE_in2(4),\n    .BITSIZE_out1(4)) fu_md5_423521_423676 (.out1(out_ui_bit_and_expr_FU_8_0_8_27_i1_fu_md5_423521_423676),\n    .in1(out_ui_plus_expr_FU_8_0_8_50_i0_fu_md5_423521_423679),\n    .in2(out_const_19));\n  ui_plus_expr_FU #(.BITSIZE_in1(4),\n    .BITSIZE_in2(3),\n    .BITSIZE_out1(4)) fu_md5_423521_423679 (.out1(out_ui_plus_expr_FU_8_0_8_50_i0_fu_md5_423521_423679),\n    .in1(out_ASSIGN_UNSIGNED_FU_16_i0_fu_md5_423521_423685),\n    .in2(out_const_13));\n  ASSIGN_UNSIGNED_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(4)) fu_md5_423521_423685 (.out1(out_ASSIGN_UNSIGNED_FU_16_i0_fu_md5_423521_423685),\n    .in1(out_ui_bit_ior_concat_expr_FU_29_i2_fu_md5_423521_424317));\n  UUdata_converter_FU #(.BITSIZE_in1(64),\n    .BITSIZE_out1(32)) fu_md5_423521_423691 (.out1(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),\n    .in1(out_reg_4_reg_4));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(4),\n    .BITSIZE_in2(4),\n    .BITSIZE_out1(4)) fu_md5_423521_423695 (.out1(out_ui_bit_and_expr_FU_8_0_8_27_i2_fu_md5_423521_423695),\n    .in1(out_ui_plus_expr_FU_8_0_8_51_i0_fu_md5_423521_423698),\n    .in2(out_const_19));\n  ui_plus_expr_FU #(.BITSIZE_in1(4),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(4)) fu_md5_423521_423698 (.out1(out_ui_plus_expr_FU_8_0_8_51_i0_fu_md5_423521_423698),\n    .in1(out_ASSIGN_UNSIGNED_FU_18_i0_fu_md5_423521_423704),\n    .in2(out_const_2));\n  ASSIGN_UNSIGNED_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(4)) fu_md5_423521_423704 (.out1(out_ASSIGN_UNSIGNED_FU_18_i0_fu_md5_423521_423704),\n    .in1(out_ui_bit_ior_concat_expr_FU_30_i0_fu_md5_423521_424304));\n  UUdata_converter_FU #(.BITSIZE_in1(64),\n    .BITSIZE_out1(32)) fu_md5_423521_423709 (.out1(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709),\n    .in1(out_reg_4_reg_4));\n  UUdata_converter_FU #(.BITSIZE_in1(64),\n    .BITSIZE_out1(30)) fu_md5_423521_423713 (.out1(out_UUdata_converter_FU_19_i0_fu_md5_423521_423713),\n    .in1(out_reg_4_reg_4));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_md5_423521_423718 (.out1(out_ui_pointer_plus_expr_FU_32_32_32_55_i1_fu_md5_423521_423718),\n    .in1(out_reg_8_reg_8),\n    .in2(out_ui_lshift_expr_FU_32_0_32_37_i1_fu_md5_423521_424271));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_md5_423521_424158 (.out1(out_ui_pointer_plus_expr_FU_32_32_32_55_i2_fu_md5_423521_424158),\n    .in1(out_reg_9_reg_9),\n    .in2(out_ui_lshift_expr_FU_32_0_32_37_i2_fu_md5_423521_424275));\n  read_cond_FU #(.BITSIZE_in1(1)) fu_md5_423521_424184 (.out1(out_read_cond_FU_22_i0_fu_md5_423521_424184),\n    .in1(out_reg_14_reg_14));\n  ui_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(31),\n    .BITSIZE_out1(32)) fu_md5_423521_424199 (.out1(out_ui_plus_expr_FU_32_0_32_44_i0_fu_md5_423521_424199),\n    .in1(out_reg_1_reg_1),\n    .in2(out_const_17));\n  ui_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424200 (.out1(out_ui_plus_expr_FU_32_0_32_45_i0_fu_md5_423521_424200),\n    .in1(out_reg_19_reg_19),\n    .in2(out_const_18));\n  ui_bit_ior_concat_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_in3(1),\n    .BITSIZE_out1(32),\n    .OFFSET_PARAMETER(1)) fu_md5_423521_424201 (.out1(out_ui_bit_ior_concat_expr_FU_29_i0_fu_md5_423521_424201),\n    .in1(out_ui_lshift_expr_FU_32_0_32_38_i2_fu_md5_423521_424392),\n    .in2(out_ui_bit_and_expr_FU_1_0_1_25_i1_fu_md5_423521_424395),\n    .in3(out_const_2));\n  ui_bit_ior_concat_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_in3(1),\n    .BITSIZE_out1(32),\n    .OFFSET_PARAMETER(1)) fu_md5_423521_424202 (.out1(out_ui_bit_ior_concat_expr_FU_29_i1_fu_md5_423521_424202),\n    .in1(out_ui_lshift_expr_FU_32_0_32_38_i3_fu_md5_423521_424405),\n    .in2(out_ui_bit_and_expr_FU_1_0_1_25_i2_fu_md5_423521_424408),\n    .in3(out_const_2));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(3),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_md5_423521_424204 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_52_i0_fu_md5_423521_424204),\n    .in1(in_port_Pd501),\n    .in2(out_const_4));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(4),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_md5_423521_424206 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_53_i0_fu_md5_423521_424206),\n    .in1(in_port_Pd501),\n    .in2(out_const_5));\n  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(4),\n    .BITSIZE_out1(32),\n    .LSB_PARAMETER(0)) fu_md5_423521_424208 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_54_i0_fu_md5_423521_424208),\n    .in1(in_port_Pd501),\n    .in2(out_const_15));\n  ui_lt_expr_FU #(.BITSIZE_in1(64),\n    .BITSIZE_in2(5),\n    .BITSIZE_out1(1)) fu_md5_423521_424259 (.out1(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),\n    .in1(out_reg_4_reg_4),\n    .in2(out_const_6));\n  ui_lshift_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424267 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i0_fu_md5_423521_424267),\n    .in1(out_ui_cond_expr_FU_32_32_32_32_34_i8_fu_md5_423521_424461),\n    .in2(out_const_3));\n  ui_view_convert_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424269 (.out1(out_ui_view_convert_expr_FU_5_i0_fu_md5_423521_424269),\n    .in1(out_addr_expr_FU_4_i0_fu_md5_423521_424286));\n  ui_lshift_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424271 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i1_fu_md5_423521_424271),\n    .in1(out_ui_cond_expr_FU_32_32_32_32_34_i6_fu_md5_423521_424457),\n    .in2(out_const_3));\n  ui_view_convert_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424273 (.out1(out_ui_view_convert_expr_FU_7_i0_fu_md5_423521_424273),\n    .in1(out_addr_expr_FU_6_i0_fu_md5_423521_424290));\n  ui_lshift_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424275 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i2_fu_md5_423521_424275),\n    .in1(out_ui_cond_expr_FU_32_32_32_32_34_i6_fu_md5_423521_424457),\n    .in2(out_const_3));\n  ui_eq_expr_FU #(.BITSIZE_in1(64),\n    .BITSIZE_in2(7),\n    .BITSIZE_out1(1)) fu_md5_423521_424277 (.out1(out_ui_eq_expr_FU_64_0_64_35_i0_fu_md5_423521_424277),\n    .in1(out_ui_plus_expr_FU_64_0_64_49_i0_fu_md5_423521_423580),\n    .in2(out_const_8));\n  addr_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424286 (.out1(out_addr_expr_FU_4_i0_fu_md5_423521_424286),\n    .in1(out_conv_out_const_22_9_32));\n  addr_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424290 (.out1(out_addr_expr_FU_6_i0_fu_md5_423521_424290),\n    .in1(out_conv_out_const_23_9_32));\n  ui_lt_expr_FU #(.BITSIZE_in1(64),\n    .BITSIZE_in2(6),\n    .BITSIZE_out1(1)) fu_md5_423521_424293 (.out1(out_ui_lt_expr_FU_64_0_64_41_i0_fu_md5_423521_424293),\n    .in1(out_reg_4_reg_4),\n    .in2(out_const_7));\n  ui_lshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424301 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i3_fu_md5_423521_424301),\n    .in1(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709),\n    .in2(out_const_3));\n  ui_bit_ior_concat_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_in3(2),\n    .BITSIZE_out1(32),\n    .OFFSET_PARAMETER(2)) fu_md5_423521_424304 (.out1(out_ui_bit_ior_concat_expr_FU_30_i0_fu_md5_423521_424304),\n    .in1(out_ui_lshift_expr_FU_32_0_32_37_i4_fu_md5_423521_424358),\n    .in2(out_ui_bit_and_expr_FU_8_0_8_28_i0_fu_md5_423521_424361),\n    .in3(out_const_3));\n  ui_lt_expr_FU #(.BITSIZE_in1(64),\n    .BITSIZE_in2(6),\n    .BITSIZE_out1(1)) fu_md5_423521_424306 (.out1(out_ui_lt_expr_FU_64_0_64_42_i0_fu_md5_423521_424306),\n    .in1(out_reg_4_reg_4),\n    .in2(out_const_16));\n  ui_lshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424314 (.out1(out_ui_lshift_expr_FU_32_0_32_38_i0_fu_md5_423521_424314),\n    .in1(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),\n    .in2(out_const_2));\n  ui_bit_ior_concat_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_in3(1),\n    .BITSIZE_out1(32),\n    .OFFSET_PARAMETER(1)) fu_md5_423521_424317 (.out1(out_ui_bit_ior_concat_expr_FU_29_i2_fu_md5_423521_424317),\n    .in1(out_ui_lshift_expr_FU_32_0_32_38_i1_fu_md5_423521_424379),\n    .in2(out_ui_bit_and_expr_FU_1_0_1_25_i0_fu_md5_423521_424382),\n    .in3(out_const_2));\n  ui_lshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424321 (.out1(out_ui_lshift_expr_FU_32_0_32_39_i0_fu_md5_423521_424321),\n    .in1(out_UUdata_converter_FU_13_i0_fu_md5_423521_423673),\n    .in2(out_const_14));\n  ui_minus_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424324 (.out1(out_ui_minus_expr_FU_32_32_32_43_i0_fu_md5_423521_424324),\n    .in1(out_ui_lshift_expr_FU_32_0_32_39_i0_fu_md5_423521_424321),\n    .in2(out_UUdata_converter_FU_13_i0_fu_md5_423521_423673));\n  ui_rshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(30),\n    .PRECISION(32)) fu_md5_423521_424349 (.out1(out_ui_rshift_expr_FU_32_0_32_56_i0_fu_md5_423521_424349),\n    .in1(out_ui_lshift_expr_FU_32_0_32_37_i3_fu_md5_423521_424301),\n    .in2(out_const_3));\n  ui_rshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(30),\n    .PRECISION(32)) fu_md5_423521_424353 (.out1(out_ui_rshift_expr_FU_32_0_32_56_i1_fu_md5_423521_424353),\n    .in1(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709),\n    .in2(out_const_3));\n  ui_plus_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(30),\n    .BITSIZE_out1(30)) fu_md5_423521_424355 (.out1(out_ui_plus_expr_FU_32_32_32_48_i2_fu_md5_423521_424355),\n    .in1(out_ui_rshift_expr_FU_32_0_32_56_i0_fu_md5_423521_424349),\n    .in2(out_ui_rshift_expr_FU_32_0_32_56_i1_fu_md5_423521_424353));\n  ui_lshift_expr_FU #(.BITSIZE_in1(30),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424358 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i4_fu_md5_423521_424358),\n    .in1(out_ui_plus_expr_FU_32_32_32_48_i2_fu_md5_423521_424355),\n    .in2(out_const_3));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(2),\n    .BITSIZE_out1(2)) fu_md5_423521_424361 (.out1(out_ui_bit_and_expr_FU_8_0_8_28_i0_fu_md5_423521_424361),\n    .in1(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709),\n    .in2(out_const_14));\n  ui_rshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(31),\n    .PRECISION(32)) fu_md5_423521_424370 (.out1(out_ui_rshift_expr_FU_32_0_32_57_i0_fu_md5_423521_424370),\n    .in1(out_ui_lshift_expr_FU_32_0_32_38_i0_fu_md5_423521_424314),\n    .in2(out_const_2));\n  ui_rshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(31),\n    .PRECISION(32)) fu_md5_423521_424374 (.out1(out_ui_rshift_expr_FU_32_0_32_57_i1_fu_md5_423521_424374),\n    .in1(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),\n    .in2(out_const_2));\n  ui_plus_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(31),\n    .BITSIZE_out1(31)) fu_md5_423521_424376 (.out1(out_ui_plus_expr_FU_32_32_32_48_i3_fu_md5_423521_424376),\n    .in1(out_ui_rshift_expr_FU_32_0_32_57_i0_fu_md5_423521_424370),\n    .in2(out_ui_rshift_expr_FU_32_0_32_57_i1_fu_md5_423521_424374));\n  ui_lshift_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424379 (.out1(out_ui_lshift_expr_FU_32_0_32_38_i1_fu_md5_423521_424379),\n    .in1(out_ui_plus_expr_FU_32_32_32_48_i3_fu_md5_423521_424376),\n    .in2(out_const_2));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(1)) fu_md5_423521_424382 (.out1(out_ui_bit_and_expr_FU_1_0_1_25_i0_fu_md5_423521_424382),\n    .in1(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),\n    .in2(out_const_2));\n  ui_rshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(31),\n    .PRECISION(32)) fu_md5_423521_424386 (.out1(out_ui_rshift_expr_FU_32_0_32_57_i2_fu_md5_423521_424386),\n    .in1(out_reg_2_reg_2),\n    .in2(out_const_2));\n  ui_plus_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(31),\n    .BITSIZE_out1(31)) fu_md5_423521_424389 (.out1(out_ui_plus_expr_FU_32_0_32_46_i0_fu_md5_423521_424389),\n    .in1(out_ui_rshift_expr_FU_32_0_32_57_i2_fu_md5_423521_424386),\n    .in2(out_const_11));\n  ui_lshift_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424392 (.out1(out_ui_lshift_expr_FU_32_0_32_38_i2_fu_md5_423521_424392),\n    .in1(out_ui_plus_expr_FU_32_0_32_46_i0_fu_md5_423521_424389),\n    .in2(out_const_2));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(1)) fu_md5_423521_424395 (.out1(out_ui_bit_and_expr_FU_1_0_1_25_i1_fu_md5_423521_424395),\n    .in1(out_reg_2_reg_2),\n    .in2(out_const_2));\n  ui_rshift_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(31),\n    .PRECISION(32)) fu_md5_423521_424399 (.out1(out_ui_rshift_expr_FU_32_0_32_57_i3_fu_md5_423521_424399),\n    .in1(out_reg_3_reg_3),\n    .in2(out_const_2));\n  ui_plus_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(28),\n    .BITSIZE_out1(31)) fu_md5_423521_424402 (.out1(out_ui_plus_expr_FU_32_0_32_47_i0_fu_md5_423521_424402),\n    .in1(out_ui_rshift_expr_FU_32_0_32_57_i3_fu_md5_423521_424399),\n    .in2(out_const_9));\n  ui_lshift_expr_FU #(.BITSIZE_in1(31),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(32),\n    .PRECISION(32)) fu_md5_423521_424405 (.out1(out_ui_lshift_expr_FU_32_0_32_38_i3_fu_md5_423521_424405),\n    .in1(out_ui_plus_expr_FU_32_0_32_47_i0_fu_md5_423521_424402),\n    .in2(out_const_2));\n  ui_bit_and_expr_FU #(.BITSIZE_in1(32),\n    .BITSIZE_in2(1),\n    .BITSIZE_out1(1)) fu_md5_423521_424408 (.out1(out_ui_bit_and_expr_FU_1_0_1_25_i2_fu_md5_423521_424408),\n    .in1(out_reg_3_reg_3),\n    .in2(out_const_2));\n  lut_expr_FU #(.BITSIZE_in1(5),\n    .BITSIZE_out1(1)) fu_md5_423521_424431 (.out1(out_lut_expr_FU_20_i0_fu_md5_423521_424431),\n    .in1(out_const_6),\n    .in2(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),\n    .in3(out_ui_lt_expr_FU_64_0_64_41_i0_fu_md5_423521_424293),\n    .in4(out_ui_lt_expr_FU_64_0_64_42_i0_fu_md5_423521_424306),\n    .in5(1'b0),\n    .in6(1'b0),\n    .in7(1'b0),\n    .in8(1'b0),\n    .in9(1'b0));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(30),\n    .BITSIZE_in3(32),\n    .BITSIZE_out1(30)) fu_md5_423521_424437 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i0_fu_md5_423521_424437),\n    .in1(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),\n    .in2(out_UUdata_converter_FU_19_i0_fu_md5_423521_423713),\n    .in3(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424440 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i1_fu_md5_423521_424440),\n    .in1(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),\n    .in2(out_ui_bit_ior_expr_FU_32_32_32_31_i2_fu_md5_423521_423637),\n    .in3(out_ui_bit_ior_expr_FU_32_32_32_31_i1_fu_md5_423521_423626));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(30),\n    .BITSIZE_in3(4),\n    .BITSIZE_out1(30)) fu_md5_423521_424443 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i2_fu_md5_423521_424443),\n    .in1(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),\n    .in2(out_UUdata_converter_FU_19_i0_fu_md5_423521_423713),\n    .in3(out_ui_bit_and_expr_FU_8_0_8_27_i2_fu_md5_423521_423695));\n  lut_expr_FU #(.BITSIZE_in1(8),\n    .BITSIZE_out1(1)) fu_md5_423521_424446 (.out1(out_lut_expr_FU_21_i0_fu_md5_423521_424446),\n    .in1(out_const_20),\n    .in2(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),\n    .in3(out_ui_lt_expr_FU_64_0_64_41_i0_fu_md5_423521_424293),\n    .in4(out_ui_lt_expr_FU_64_0_64_42_i0_fu_md5_423521_424306),\n    .in5(1'b0),\n    .in6(1'b0),\n    .in7(1'b0),\n    .in8(1'b0),\n    .in9(1'b0));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(30),\n    .BITSIZE_out1(30)) fu_md5_423521_424449 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i3_fu_md5_423521_424449),\n    .in1(out_lut_expr_FU_20_i0_fu_md5_423521_424431),\n    .in2(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),\n    .in3(out_ui_cond_expr_FU_32_32_32_32_34_i0_fu_md5_423521_424437));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424452 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i4_fu_md5_423521_424452),\n    .in1(out_lut_expr_FU_20_i0_fu_md5_423521_424431),\n    .in2(out_ui_bit_xor_expr_FU_32_32_32_33_i1_fu_md5_423521_423621),\n    .in3(out_ui_cond_expr_FU_32_32_32_32_34_i1_fu_md5_423521_424440));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(4),\n    .BITSIZE_in3(30),\n    .BITSIZE_out1(30)) fu_md5_423521_424455 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i5_fu_md5_423521_424455),\n    .in1(out_lut_expr_FU_20_i0_fu_md5_423521_424431),\n    .in2(out_ui_bit_and_expr_FU_8_0_8_27_i1_fu_md5_423521_423676),\n    .in3(out_ui_cond_expr_FU_32_32_32_32_34_i2_fu_md5_423521_424443));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(30),\n    .BITSIZE_in3(32),\n    .BITSIZE_out1(30)) fu_md5_423521_424457 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i6_fu_md5_423521_424457),\n    .in1(out_lut_expr_FU_21_i0_fu_md5_423521_424446),\n    .in2(out_ui_cond_expr_FU_32_32_32_32_34_i3_fu_md5_423521_424449),\n    .in3(out_UUdata_converter_FU_13_i0_fu_md5_423521_423673));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(32),\n    .BITSIZE_in3(32),\n    .BITSIZE_out1(32)) fu_md5_423521_424459 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i7_fu_md5_423521_424459),\n    .in1(out_lut_expr_FU_21_i0_fu_md5_423521_424446),\n    .in2(out_ui_cond_expr_FU_32_32_32_32_34_i4_fu_md5_423521_424452),\n    .in3(out_ui_bit_xor_expr_FU_32_32_32_33_i0_fu_md5_423521_423612));\n  ui_cond_expr_FU #(.BITSIZE_in1(1),\n    .BITSIZE_in2(30),\n    .BITSIZE_in3(4),\n    .BITSIZE_out1(30)) fu_md5_423521_424461 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i8_fu_md5_423521_424461),\n    .in1(out_lut_expr_FU_21_i0_fu_md5_423521_424446),\n    .in2(out_ui_cond_expr_FU_32_32_32_32_34_i5_fu_md5_423521_424455),\n    .in3(out_ui_bit_and_expr_FU_8_0_8_27_i0_fu_md5_423521_423666));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_0 (.out1(out_reg_0_reg_0),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_29_reg_0_0_0_0),\n    .wenable(wrenable_reg_0));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_1 (.out1(out_reg_1_reg_1),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_30_reg_1_0_0_0),\n    .wenable(wrenable_reg_1));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_10 (.out1(out_reg_10_reg_10),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_cond_expr_FU_32_32_32_32_34_i7_fu_md5_423521_424459),\n    .wenable(wrenable_reg_10));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_11 (.out1(out_reg_11_reg_11),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_32_32_55_i0_fu_md5_423521_423653),\n    .wenable(wrenable_reg_11));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_12 (.out1(out_reg_12_reg_12),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_32_32_55_i1_fu_md5_423521_423718),\n    .wenable(wrenable_reg_12));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_13 (.out1(out_reg_13_reg_13),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_32_32_55_i2_fu_md5_423521_424158),\n    .wenable(wrenable_reg_13));\n  register_SE #(.BITSIZE_in1(1),\n    .BITSIZE_out1(1)) reg_14 (.out1(out_reg_14_reg_14),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_eq_expr_FU_64_0_64_35_i0_fu_md5_423521_424277),\n    .wenable(wrenable_reg_14));\n  register_STD #(.BITSIZE_in1(5),\n    .BITSIZE_out1(5)) reg_15 (.out1(out_reg_15_reg_15),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_conv_out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0_32_5),\n    .wenable(wrenable_reg_15));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_16 (.out1(out_reg_16_reg_16),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_ternary_plus_expr_FU_32_32_32_32_58_i0_fu_md5_423521_423600),\n    .wenable(wrenable_reg_16));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_17 (.out1(out_reg_17_reg_17),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ARRAY_1D_STD_BRAM_0_i0_array_423728_0),\n    .wenable(wrenable_reg_17));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_18 (.out1(out_reg_18_reg_18),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_fshl_expr_FU_32_32_32_32_36_i0_fu_md5_423521_423592),\n    .wenable(wrenable_reg_18));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_19 (.out1(out_reg_19_reg_19),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_plus_expr_FU_32_32_32_48_i0_fu_md5_423521_423589),\n    .wenable(wrenable_reg_19));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_2 (.out1(out_reg_2_reg_2),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_41_reg_2_0_0_0),\n    .wenable(wrenable_reg_2));\n  register_STD #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_20 (.out1(out_reg_20_reg_20),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_plus_expr_FU_32_0_32_45_i0_fu_md5_423521_424200),\n    .wenable(wrenable_reg_20));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_21 (.out1(out_reg_21_reg_21),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_bit_ior_concat_expr_FU_29_i0_fu_md5_423521_424201),\n    .wenable(wrenable_reg_21));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_22 (.out1(out_reg_22_reg_22),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_bit_ior_concat_expr_FU_29_i1_fu_md5_423521_424202),\n    .wenable(wrenable_reg_22));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_3 (.out1(out_reg_3_reg_3),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_45_reg_3_0_0_0),\n    .wenable(wrenable_reg_3));\n  register_SE #(.BITSIZE_in1(64),\n    .BITSIZE_out1(64)) reg_4 (.out1(out_reg_4_reg_4),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_MUX_46_reg_4_0_0_0),\n    .wenable(wrenable_reg_4));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_5 (.out1(out_reg_5_reg_5),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_0_32_52_i0_fu_md5_423521_424204),\n    .wenable(wrenable_reg_5));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_6 (.out1(out_reg_6_reg_6),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_0_32_53_i0_fu_md5_423521_424206),\n    .wenable(wrenable_reg_6));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_7 (.out1(out_reg_7_reg_7),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_pointer_plus_expr_FU_32_0_32_54_i0_fu_md5_423521_424208),\n    .wenable(wrenable_reg_7));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_8 (.out1(out_reg_8_reg_8),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_view_convert_expr_FU_5_i0_fu_md5_423521_424269),\n    .wenable(wrenable_reg_8));\n  register_SE #(.BITSIZE_in1(32),\n    .BITSIZE_out1(32)) reg_9 (.out1(out_reg_9_reg_9),\n    .clock(clock),\n    .reset(reset),\n    .in1(out_ui_view_convert_expr_FU_7_i0_fu_md5_423521_424273),\n    .wenable(wrenable_reg_9));\n  // io-signal post fix\n  assign Mout_oe_ram = sig_out_bus_mergerMout_oe_ram3_;\n  assign Mout_we_ram = sig_out_bus_mergerMout_we_ram4_;\n  assign Mout_addr_ram = sig_out_bus_mergerMout_addr_ram1_;\n  assign Mout_Wdata_ram = sig_out_bus_mergerMout_Wdata_ram0_;\n  assign Mout_data_ram_size = sig_out_bus_mergerMout_data_ram_size2_;\n  assign OUT_CONDITION_md5_423521_424184 = out_read_cond_FU_22_i0_fu_md5_423521_424184;\n\nendmodule\n\n// FSM based controller description for md5\n// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.\n// Author(s): Component automatically generated by bambu\n// License: THIS COMPONENT IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n`timescale 1ns / 1ps\nmodule controller_md5(done_port,\n  fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD,\n  fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE,\n  fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD,\n  fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE,\n  fuselector_BMEMORY_CTRL_24_i0_LOAD,\n  fuselector_BMEMORY_CTRL_24_i0_STORE,\n  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0,\n  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1,\n  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2,\n  selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0,\n  selector_MUX_29_reg_0_0_0_0,\n  selector_MUX_30_reg_1_0_0_0,\n  selector_MUX_41_reg_2_0_0_0,\n  selector_MUX_45_reg_3_0_0_0,\n  selector_MUX_46_reg_4_0_0_0,\n  selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0,\n  selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1,\n  selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0,\n  wrenable_reg_0,\n  wrenable_reg_1,\n  wrenable_reg_10,\n  wrenable_reg_11,\n  wrenable_reg_12,\n  wrenable_reg_13,\n  wrenable_reg_14,\n  wrenable_reg_15,\n  wrenable_reg_16,\n  wrenable_reg_17,\n  wrenable_reg_18,\n  wrenable_reg_19,\n  wrenable_reg_2,\n  wrenable_reg_20,\n  wrenable_reg_21,\n  wrenable_reg_22,\n  wrenable_reg_3,\n  wrenable_reg_4,\n  wrenable_reg_5,\n  wrenable_reg_6,\n  wrenable_reg_7,\n  wrenable_reg_8,\n  wrenable_reg_9,\n  OUT_CONDITION_md5_423521_424184,\n  clock,\n  reset,\n  start_port);\n  // IN\n  input OUT_CONDITION_md5_423521_424184;\n  input clock;\n  input reset;\n  input start_port;\n  // OUT\n  output done_port;\n  output fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD;\n  output fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE;\n  output fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD;\n  output fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE;\n  output fuselector_BMEMORY_CTRL_24_i0_LOAD;\n  output fuselector_BMEMORY_CTRL_24_i0_STORE;\n  output selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;\n  output selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;\n  output selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;\n  output selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;\n  output selector_MUX_29_reg_0_0_0_0;\n  output selector_MUX_30_reg_1_0_0_0;\n  output selector_MUX_41_reg_2_0_0_0;\n  output selector_MUX_45_reg_3_0_0_0;\n  output selector_MUX_46_reg_4_0_0_0;\n  output selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;\n  output selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;\n  output selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;\n  output wrenable_reg_0;\n  output wrenable_reg_1;\n  output wrenable_reg_10;\n  output wrenable_reg_11;\n  output wrenable_reg_12;\n  output wrenable_reg_13;\n  output wrenable_reg_14;\n  output wrenable_reg_15;\n  output wrenable_reg_16;\n  output wrenable_reg_17;\n  output wrenable_reg_18;\n  output wrenable_reg_19;\n  output wrenable_reg_2;\n  output wrenable_reg_20;\n  output wrenable_reg_21;\n  output wrenable_reg_22;\n  output wrenable_reg_3;\n  output wrenable_reg_4;\n  output wrenable_reg_5;\n  output wrenable_reg_6;\n  output wrenable_reg_7;\n  output wrenable_reg_8;\n  output wrenable_reg_9;\n  parameter [3:0] S_0 = 4'd0,\n    S_1 = 4'd1,\n    S_2 = 4'd2,\n    S_3 = 4'd3,\n    S_4 = 4'd4,\n    S_5 = 4'd5,\n    S_6 = 4'd6,\n    S_7 = 4'd7,\n    S_8 = 4'd8,\n    S_9 = 4'd9,\n    S_10 = 4'd10;\n  reg [3:0] _present_state=S_0, _next_state;\n  reg done_port;\n  reg fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD;\n  reg fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE;\n  reg fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD;\n  reg fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE;\n  reg fuselector_BMEMORY_CTRL_24_i0_LOAD;\n  reg fuselector_BMEMORY_CTRL_24_i0_STORE;\n  reg selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;\n  reg selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;\n  reg selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;\n  reg selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;\n  reg selector_MUX_29_reg_0_0_0_0;\n  reg selector_MUX_30_reg_1_0_0_0;\n  reg selector_MUX_41_reg_2_0_0_0;\n  reg selector_MUX_45_reg_3_0_0_0;\n  reg selector_MUX_46_reg_4_0_0_0;\n  reg selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;\n  reg selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;\n  reg selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;\n  reg wrenable_reg_0;\n  reg wrenable_reg_1;\n  reg wrenable_reg_10;\n  reg wrenable_reg_11;\n  reg wrenable_reg_12;\n  reg wrenable_reg_13;\n  reg wrenable_reg_14;\n  reg wrenable_reg_15;\n  reg wrenable_reg_16;\n  reg wrenable_reg_17;\n  reg wrenable_reg_18;\n  reg wrenable_reg_19;\n  reg wrenable_reg_2;\n  reg wrenable_reg_20;\n  reg wrenable_reg_21;\n  reg wrenable_reg_22;\n  reg wrenable_reg_3;\n  reg wrenable_reg_4;\n  reg wrenable_reg_5;\n  reg wrenable_reg_6;\n  reg wrenable_reg_7;\n  reg wrenable_reg_8;\n  reg wrenable_reg_9;\n  \n  always @(posedge clock)\n    if (reset == 1'b0) _present_state <= S_0;\n    else _present_state <= _next_state;\n  \n  always @(*)\n  begin\n    done_port = 1'b0;\n    fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD = 1'b0;\n    fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE = 1'b0;\n    fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD = 1'b0;\n    fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE = 1'b0;\n    fuselector_BMEMORY_CTRL_24_i0_LOAD = 1'b0;\n    fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b0;\n    selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0 = 1'b0;\n    selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1 = 1'b0;\n    selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2 = 1'b0;\n    selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0 = 1'b0;\n    selector_MUX_29_reg_0_0_0_0 = 1'b0;\n    selector_MUX_30_reg_1_0_0_0 = 1'b0;\n    selector_MUX_41_reg_2_0_0_0 = 1'b0;\n    selector_MUX_45_reg_3_0_0_0 = 1'b0;\n    selector_MUX_46_reg_4_0_0_0 = 1'b0;\n    selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0 = 1'b0;\n    selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1 = 1'b0;\n    selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0 = 1'b0;\n    wrenable_reg_0 = 1'b0;\n    wrenable_reg_1 = 1'b0;\n    wrenable_reg_10 = 1'b0;\n    wrenable_reg_11 = 1'b0;\n    wrenable_reg_12 = 1'b0;\n    wrenable_reg_13 = 1'b0;\n    wrenable_reg_14 = 1'b0;\n    wrenable_reg_15 = 1'b0;\n    wrenable_reg_16 = 1'b0;\n    wrenable_reg_17 = 1'b0;\n    wrenable_reg_18 = 1'b0;\n    wrenable_reg_19 = 1'b0;\n    wrenable_reg_2 = 1'b0;\n    wrenable_reg_20 = 1'b0;\n    wrenable_reg_21 = 1'b0;\n    wrenable_reg_22 = 1'b0;\n    wrenable_reg_3 = 1'b0;\n    wrenable_reg_4 = 1'b0;\n    wrenable_reg_5 = 1'b0;\n    wrenable_reg_6 = 1'b0;\n    wrenable_reg_7 = 1'b0;\n    wrenable_reg_8 = 1'b0;\n    wrenable_reg_9 = 1'b0;\n    case (_present_state)\n      S_0 :\n        if(start_port == 1'b1)\n        begin\n          selector_MUX_41_reg_2_0_0_0 = 1'b1;\n          wrenable_reg_0 = 1'b1;\n          wrenable_reg_1 = 1'b1;\n          wrenable_reg_2 = 1'b1;\n          wrenable_reg_3 = 1'b1;\n          wrenable_reg_4 = 1'b1;\n          wrenable_reg_5 = 1'b1;\n          wrenable_reg_6 = 1'b1;\n          wrenable_reg_7 = 1'b1;\n          wrenable_reg_8 = 1'b1;\n          wrenable_reg_9 = 1'b1;\n          _next_state = S_1;\n        end\n        else\n        begin\n          _next_state = S_0;\n        end\n      S_1 :\n        begin\n          selector_MUX_46_reg_4_0_0_0 = 1'b1;\n          wrenable_reg_10 = 1'b1;\n          wrenable_reg_11 = 1'b1;\n          wrenable_reg_12 = 1'b1;\n          wrenable_reg_13 = 1'b1;\n          wrenable_reg_14 = 1'b1;\n          wrenable_reg_4 = 1'b1;\n          _next_state = S_2;\n        end\n      S_2 :\n        begin\n          fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD = 1'b1;\n          fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD = 1'b1;\n          fuselector_BMEMORY_CTRL_24_i0_LOAD = 1'b1;\n          selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0 = 1'b1;\n          _next_state = S_3;\n        end\n      S_3 :\n        begin\n          wrenable_reg_15 = 1'b1;\n          wrenable_reg_16 = 1'b1;\n          wrenable_reg_17 = 1'b1;\n          _next_state = S_4;\n        end\n      S_4 :\n        begin\n          wrenable_reg_18 = 1'b1;\n          _next_state = S_5;\n        end\n      S_5 :\n        begin\n          selector_MUX_29_reg_0_0_0_0 = 1'b1;\n          selector_MUX_30_reg_1_0_0_0 = 1'b1;\n          selector_MUX_45_reg_3_0_0_0 = 1'b1;\n          wrenable_reg_0 = 1'b1;\n          wrenable_reg_1 = 1'b1;\n          wrenable_reg_19 = 1'b1;\n          wrenable_reg_2 = 1'b1;\n          wrenable_reg_3 = 1'b1;\n          if (OUT_CONDITION_md5_423521_424184 == 1'b1)\n            begin\n              _next_state = S_6;\n              selector_MUX_29_reg_0_0_0_0 = 1'b0;\n              selector_MUX_30_reg_1_0_0_0 = 1'b0;\n              selector_MUX_45_reg_3_0_0_0 = 1'b0;\n              wrenable_reg_0 = 1'b0;\n              wrenable_reg_1 = 1'b0;\n              wrenable_reg_2 = 1'b0;\n              wrenable_reg_3 = 1'b0;\n            end\n          else\n            begin\n              _next_state = S_1;\n              wrenable_reg_19 = 1'b0;\n            end\n        end\n      S_6 :\n        begin\n          fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b1;\n          selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2 = 1'b1;\n          selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0 = 1'b1;\n          selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0 = 1'b1;\n          wrenable_reg_20 = 1'b1;\n          wrenable_reg_21 = 1'b1;\n          wrenable_reg_22 = 1'b1;\n          _next_state = S_7;\n        end\n      S_7 :\n        begin\n          fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b1;\n          selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1 = 1'b1;\n          selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0 = 1'b1;\n          selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0 = 1'b1;\n          _next_state = S_8;\n        end\n      S_8 :\n        begin\n          fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b1;\n          selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1 = 1'b1;\n          _next_state = S_9;\n        end\n      S_9 :\n        begin\n          fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b1;\n          selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0 = 1'b1;\n          _next_state = S_10;\n          done_port = 1'b1;\n        end\n      S_10 :\n        begin\n          _next_state = S_0;\n        end\n      default :\n        begin\n          _next_state = S_0;\n        end\n    endcase\n  end\nendmodule\n\n// This component is part of the BAMBU/PANDA IP LIBRARY\n// Copyright (C) 2004-2023 Politecnico di Milano\n// Author(s): Marco Lattuada <marco.lattuada@polimi.it>\n// License: PANDA_LGPLv3\n`timescale 1ns / 1ps\nmodule flipflop_AR(clock,\n  reset,\n  in1,\n  out1);\n  parameter BITSIZE_in1=1,\n    BITSIZE_out1=1;\n  // IN\n  input clock;\n  input reset;\n  input in1;\n  // OUT\n  output out1;\n  \n  reg reg_out1 =0;\n  assign out1 = reg_out1;\n  always @(posedge clock )\n    if (reset == 1'b0)\n      reg_out1 <= {BITSIZE_out1{1'b0}};\n    else\n      reg_out1 <= in1;\nendmodule\n\n// Top component for md5\n// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.\n// Author(s): Component automatically generated by bambu\n// License: THIS COMPONENT IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n`timescale 1ns / 1ps\nmodule _md5(clock,\n  reset,\n  start_port,\n  done_port,\n  Pd500,\n  Pd501,\n  M_Rdata_ram,\n  M_DataRdy,\n  Min_oe_ram,\n  Min_we_ram,\n  Min_addr_ram,\n  Min_Wdata_ram,\n  Min_data_ram_size,\n  Mout_oe_ram,\n  Mout_we_ram,\n  Mout_addr_ram,\n  Mout_Wdata_ram,\n  Mout_data_ram_size);\n  // IN\n  input clock;\n  input reset;\n  input start_port;\n  input [31:0] Pd500;\n  input [31:0] Pd501;\n  input [31:0] M_Rdata_ram;\n  input M_DataRdy;\n  input Min_oe_ram;\n  input Min_we_ram;\n  input [31:0] Min_addr_ram;\n  input [31:0] Min_Wdata_ram;\n  input [5:0] Min_data_ram_size;\n  // OUT\n  output done_port;\n  output Mout_oe_ram;\n  output Mout_we_ram;\n  output [31:0] Mout_addr_ram;\n  output [31:0] Mout_Wdata_ram;\n  output [5:0] Mout_data_ram_size;\n  // Component and signal declarations\n  wire OUT_CONDITION_md5_423521_424184;\n  wire done_delayed_REG_signal_in;\n  wire done_delayed_REG_signal_out;\n  wire fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD;\n  wire fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE;\n  wire fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD;\n  wire fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE;\n  wire fuselector_BMEMORY_CTRL_24_i0_LOAD;\n  wire fuselector_BMEMORY_CTRL_24_i0_STORE;\n  wire selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;\n  wire selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;\n  wire selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;\n  wire selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;\n  wire selector_MUX_29_reg_0_0_0_0;\n  wire selector_MUX_30_reg_1_0_0_0;\n  wire selector_MUX_41_reg_2_0_0_0;\n  wire selector_MUX_45_reg_3_0_0_0;\n  wire selector_MUX_46_reg_4_0_0_0;\n  wire selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;\n  wire selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;\n  wire selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;\n  wire wrenable_reg_0;\n  wire wrenable_reg_1;\n  wire wrenable_reg_10;\n  wire wrenable_reg_11;\n  wire wrenable_reg_12;\n  wire wrenable_reg_13;\n  wire wrenable_reg_14;\n  wire wrenable_reg_15;\n  wire wrenable_reg_16;\n  wire wrenable_reg_17;\n  wire wrenable_reg_18;\n  wire wrenable_reg_19;\n  wire wrenable_reg_2;\n  wire wrenable_reg_20;\n  wire wrenable_reg_21;\n  wire wrenable_reg_22;\n  wire wrenable_reg_3;\n  wire wrenable_reg_4;\n  wire wrenable_reg_5;\n  wire wrenable_reg_6;\n  wire wrenable_reg_7;\n  wire wrenable_reg_8;\n  wire wrenable_reg_9;\n  \n  controller_md5 Controller_i (.done_port(done_delayed_REG_signal_in),\n    .fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD(fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD),\n    .fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE(fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE),\n    .fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD(fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD),\n    .fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE(fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE),\n    .fuselector_BMEMORY_CTRL_24_i0_LOAD(fuselector_BMEMORY_CTRL_24_i0_LOAD),\n    .fuselector_BMEMORY_CTRL_24_i0_STORE(fuselector_BMEMORY_CTRL_24_i0_STORE),\n    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0),\n    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),\n    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2),\n    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0(selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),\n    .selector_MUX_29_reg_0_0_0_0(selector_MUX_29_reg_0_0_0_0),\n    .selector_MUX_30_reg_1_0_0_0(selector_MUX_30_reg_1_0_0_0),\n    .selector_MUX_41_reg_2_0_0_0(selector_MUX_41_reg_2_0_0_0),\n    .selector_MUX_45_reg_3_0_0_0(selector_MUX_45_reg_3_0_0_0),\n    .selector_MUX_46_reg_4_0_0_0(selector_MUX_46_reg_4_0_0_0),\n    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),\n    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1),\n    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0(selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),\n    .wrenable_reg_0(wrenable_reg_0),\n    .wrenable_reg_1(wrenable_reg_1),\n    .wrenable_reg_10(wrenable_reg_10),\n    .wrenable_reg_11(wrenable_reg_11),\n    .wrenable_reg_12(wrenable_reg_12),\n    .wrenable_reg_13(wrenable_reg_13),\n    .wrenable_reg_14(wrenable_reg_14),\n    .wrenable_reg_15(wrenable_reg_15),\n    .wrenable_reg_16(wrenable_reg_16),\n    .wrenable_reg_17(wrenable_reg_17),\n    .wrenable_reg_18(wrenable_reg_18),\n    .wrenable_reg_19(wrenable_reg_19),\n    .wrenable_reg_2(wrenable_reg_2),\n    .wrenable_reg_20(wrenable_reg_20),\n    .wrenable_reg_21(wrenable_reg_21),\n    .wrenable_reg_22(wrenable_reg_22),\n    .wrenable_reg_3(wrenable_reg_3),\n    .wrenable_reg_4(wrenable_reg_4),\n    .wrenable_reg_5(wrenable_reg_5),\n    .wrenable_reg_6(wrenable_reg_6),\n    .wrenable_reg_7(wrenable_reg_7),\n    .wrenable_reg_8(wrenable_reg_8),\n    .wrenable_reg_9(wrenable_reg_9),\n    .OUT_CONDITION_md5_423521_424184(OUT_CONDITION_md5_423521_424184),\n    .clock(clock),\n    .reset(reset),\n    .start_port(start_port));\n  datapath_md5 #(.MEM_var_423728_423521(256),\n    .MEM_var_424163_423521(256)) Datapath_i (.Mout_oe_ram(Mout_oe_ram),\n    .Mout_we_ram(Mout_we_ram),\n    .Mout_addr_ram(Mout_addr_ram),\n    .Mout_Wdata_ram(Mout_Wdata_ram),\n    .Mout_data_ram_size(Mout_data_ram_size),\n    .OUT_CONDITION_md5_423521_424184(OUT_CONDITION_md5_423521_424184),\n    .clock(clock),\n    .reset(reset),\n    .in_port_Pd500(Pd500),\n    .in_port_Pd501(Pd501),\n    .M_Rdata_ram(M_Rdata_ram),\n    .M_DataRdy(M_DataRdy),\n    .Min_oe_ram(Min_oe_ram),\n    .Min_we_ram(Min_we_ram),\n    .Min_addr_ram(Min_addr_ram),\n    .Min_Wdata_ram(Min_Wdata_ram),\n    .Min_data_ram_size(Min_data_ram_size),\n    .fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD(fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD),\n    .fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE(fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE),\n    .fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD(fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD),\n    .fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE(fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE),\n    .fuselector_BMEMORY_CTRL_24_i0_LOAD(fuselector_BMEMORY_CTRL_24_i0_LOAD),\n    .fuselector_BMEMORY_CTRL_24_i0_STORE(fuselector_BMEMORY_CTRL_24_i0_STORE),\n    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0),\n    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),\n    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2),\n    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0(selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),\n    .selector_MUX_29_reg_0_0_0_0(selector_MUX_29_reg_0_0_0_0),\n    .selector_MUX_30_reg_1_0_0_0(selector_MUX_30_reg_1_0_0_0),\n    .selector_MUX_41_reg_2_0_0_0(selector_MUX_41_reg_2_0_0_0),\n    .selector_MUX_45_reg_3_0_0_0(selector_MUX_45_reg_3_0_0_0),\n    .selector_MUX_46_reg_4_0_0_0(selector_MUX_46_reg_4_0_0_0),\n    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),\n    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1),\n    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0(selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),\n    .wrenable_reg_0(wrenable_reg_0),\n    .wrenable_reg_1(wrenable_reg_1),\n    .wrenable_reg_10(wrenable_reg_10),\n    .wrenable_reg_11(wrenable_reg_11),\n    .wrenable_reg_12(wrenable_reg_12),\n    .wrenable_reg_13(wrenable_reg_13),\n    .wrenable_reg_14(wrenable_reg_14),\n    .wrenable_reg_15(wrenable_reg_15),\n    .wrenable_reg_16(wrenable_reg_16),\n    .wrenable_reg_17(wrenable_reg_17),\n    .wrenable_reg_18(wrenable_reg_18),\n    .wrenable_reg_19(wrenable_reg_19),\n    .wrenable_reg_2(wrenable_reg_2),\n    .wrenable_reg_20(wrenable_reg_20),\n    .wrenable_reg_21(wrenable_reg_21),\n    .wrenable_reg_22(wrenable_reg_22),\n    .wrenable_reg_3(wrenable_reg_3),\n    .wrenable_reg_4(wrenable_reg_4),\n    .wrenable_reg_5(wrenable_reg_5),\n    .wrenable_reg_6(wrenable_reg_6),\n    .wrenable_reg_7(wrenable_reg_7),\n    .wrenable_reg_8(wrenable_reg_8),\n    .wrenable_reg_9(wrenable_reg_9));\n  flipflop_AR #(.BITSIZE_in1(1),\n    .BITSIZE_out1(1)) done_delayed_REG (.out1(done_delayed_REG_signal_out),\n    .clock(clock),\n    .reset(reset),\n    .in1(done_delayed_REG_signal_in));\n  // io-signal post fix\n  assign done_port = done_delayed_REG_signal_out;\n\nendmodule\n\n// Minimal interface for function: md5\n// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.\n// Author(s): Component automatically generated by bambu\n// License: THIS COMPONENT IS PROVIDED \"AS IS\" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.\n`timescale 1ns / 1ps\nmodule md5(clk,\n  reset,\n  start_port,\n  Pd500,\n  Pd501,\n  M_Rdata_ram,\n  M_DataRdy,\n  done_port,\n  Mout_oe_ram,\n  Mout_we_ram,\n  Mout_addr_ram,\n  Mout_Wdata_ram,\n  Mout_data_ram_size);\n  // IN\n  input clk;\n  input reset;\n  input start_port;\n  input [31:0] Pd500;\n  input [31:0] Pd501;\n  input [31:0] M_Rdata_ram;\n  input M_DataRdy;\n  // OUT\n  output done_port;\n  output Mout_oe_ram;\n  output Mout_we_ram;\n  output [31:0] Mout_addr_ram;\n  output [31:0] Mout_Wdata_ram;\n  output [5:0] Mout_data_ram_size;\n  // Component and signal declarations\n  \n  _md5 _md5_i0 (.done_port(done_port),\n    .Mout_oe_ram(Mout_oe_ram),\n    .Mout_we_ram(Mout_we_ram),\n    .Mout_addr_ram(Mout_addr_ram),\n    .Mout_Wdata_ram(Mout_Wdata_ram),\n    .Mout_data_ram_size(Mout_data_ram_size),\n    .clock(clk),\n    .reset(reset),\n    .start_port(start_port),\n    .Pd500(Pd500),\n    .Pd501(Pd501),\n    .M_Rdata_ram(M_Rdata_ram),\n    .M_DataRdy(M_DataRdy),\n    .Min_oe_ram(1'b0),\n    .Min_we_ram(1'b0),\n    .Min_addr_ram(32'b00000000000000000000000000000000),\n    .Min_Wdata_ram(32'b00000000000000000000000000000000),\n    .Min_data_ram_size(6'b000000));\n\nendmodule\n\n\n"
                .into(),
        })
    }
}


#[allow(dead_code)]
const VERILOG: &str = r#"// 
// Politecnico di Milano
// Code created using PandA - Version: PandA 2023.2 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5 - Date 2023-06-30T13:48:20
// /nix/store/9c5lz0md936sjhs9hw1ya6kghvkfc4zg-bambu-wrapped/bin/bambu executed with: /nix/store/9c5lz0md936sjhs9hw1ya6kghvkfc4zg-bambu-wrapped/bin/bambu --simulator=VERILATOR --top-fname=md5 --clock-name=clk --compiler=I386_CLANG16 --channels-type=MEM_ACC_11 --channels-number=1 -Os --target=/home/lennart/Documents/bachelor-thesis/thesis/experiments/device.xml result.ll 
// 
// Send any bug to: panda-info@polimi.it
// ************************************************************************
// The following text holds for all the components tagged with PANDA_LGPLv3.
// They are all part of the BAMBU/PANDA IP LIBRARY.
// This library is free software; you can redistribute it and/or
// modify it under the terms of the GNU Lesser General Public
// License as published by the Free Software Foundation; either
// version 3 of the License, or (at your option) any later version.
// 
// This library is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
// Lesser General Public License for more details.
// 
// You should have received a copy of the GNU Lesser General Public
// License along with the PandA framework; see the files COPYING.LIB
// If not, see <http://www.gnu.org/licenses/>.
// ************************************************************************

`ifdef __ICARUS__
  `define _SIM_HAVE_CLOG2
`endif
`ifdef VERILATOR
  `define _SIM_HAVE_CLOG2
`endif
`ifdef MODEL_TECH
  `define _SIM_HAVE_CLOG2
`endif
`ifdef VCS
  `define _SIM_HAVE_CLOG2
`endif
`ifdef NCVERILOG
  `define _SIM_HAVE_CLOG2
`endif
`ifdef XILINX_SIMULATOR
  `define _SIM_HAVE_CLOG2
`endif
`ifdef XILINX_ISIM
  `define _SIM_HAVE_CLOG2
`endif

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>, Christian Pilato <christian.pilato@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module constant_value(out1);
  parameter BITSIZE_out1=1,
    value=1'b0;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = value;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module register_SE(clock,
  reset,
  in1,
  wenable,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input clock;
  input reset;
  input [BITSIZE_in1-1:0] in1;
  input wenable;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  
  reg [BITSIZE_out1-1:0] reg_out1 =0;
  assign out1 = reg_out1;
  always @(posedge clock)
    if (wenable)
      reg_out1 <= in1;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module register_STD(clock,
  reset,
  in1,
  wenable,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input clock;
  input reset;
  input [BITSIZE_in1-1:0] in1;
  input wenable;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  reg [BITSIZE_out1-1:0] reg_out1 =0;
  assign out1 = reg_out1;
  always @(posedge clock)
    reg_out1 <= in1;

endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ADDRESS_DECODING_LOGIC(clock,
  reset,
  in1,
  in2,
  in3,
  sel_LOAD,
  sel_STORE,
  S_oe_ram,
  S_we_ram,
  S_addr_ram,
  S_Wdata_ram,
  Sin_Rdata_ram,
  S_data_ram_size,
  Sin_DataRdy,
  out1,
  Sout_Rdata_ram,
  Sout_DataRdy,
  proxy_in1,
  proxy_in2,
  proxy_in3,
  proxy_sel_LOAD,
  proxy_sel_STORE,
  proxy_out1,
  dout_a,
  dout_b,
  memory_addr_a,
  memory_addr_b,
  din_value_aggregated,
  be,
  bram_write);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1,
    BITSIZE_S_addr_ram=1,
    BITSIZE_S_Wdata_ram=8,
    BITSIZE_Sin_Rdata_ram=8,
    BITSIZE_Sout_Rdata_ram=8,
    BITSIZE_S_data_ram_size=1,
    address_space_begin=0,
    address_space_rangesize=4,
    BUS_PIPELINED=1,
    BRAM_BITSIZE=32,
    PRIVATE_MEMORY=0,
    USE_SPARSE_MEMORY=1,
    HIGH_LATENCY=0,
    BITSIZE_proxy_in1=1,
    BITSIZE_proxy_in2=1,
    BITSIZE_proxy_in3=1,
    BITSIZE_proxy_out1=1,
    BITSIZE_dout_a=1,
    BITSIZE_dout_b=1,
    BITSIZE_memory_addr_a=1,
    BITSIZE_memory_addr_b=1,
    BITSIZE_din_value_aggregated=1,
    BITSIZE_be=1,
    nbit_read_addr=32,
    n_byte_on_databus=4,
    n_mem_elements=4,
    n_bytes=4;
  // IN
  input clock;
  input reset;
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  input sel_LOAD;
  input sel_STORE;
  input S_oe_ram;
  input S_we_ram;
  input [BITSIZE_S_addr_ram-1:0] S_addr_ram;
  input [BITSIZE_S_Wdata_ram-1:0] S_Wdata_ram;
  input [BITSIZE_Sin_Rdata_ram-1:0] Sin_Rdata_ram;
  input [BITSIZE_S_data_ram_size-1:0] S_data_ram_size;
  input Sin_DataRdy;
  input [BITSIZE_proxy_in1-1:0] proxy_in1;
  input [BITSIZE_proxy_in2-1:0] proxy_in2;
  input [BITSIZE_proxy_in3-1:0] proxy_in3;
  input proxy_sel_LOAD;
  input proxy_sel_STORE;
  input [BITSIZE_dout_a-1:0] dout_a;
  input [BITSIZE_dout_b-1:0] dout_b;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  output [BITSIZE_Sout_Rdata_ram-1:0] Sout_Rdata_ram;
  output Sout_DataRdy;
  output [BITSIZE_proxy_out1-1:0] proxy_out1;
  output [BITSIZE_memory_addr_a-1:0] memory_addr_a;
  output [BITSIZE_memory_addr_b-1:0] memory_addr_b;
  output [BITSIZE_din_value_aggregated-1:0] din_value_aggregated;
  output [BITSIZE_be-1:0] be;
  output bram_write;
  `ifndef _SIM_HAVE_CLOG2
    function integer log2;
       input integer value;
       integer temp_value;
      begin
        temp_value = value-1;
        for (log2=0; temp_value>0; log2=log2+1)
          temp_value = temp_value>>1;
      end
    endfunction
  `endif
  `ifdef _SIM_HAVE_CLOG2
    parameter nbit_addr = BITSIZE_S_addr_ram/*n_bytes ==  1 ? 1 : $clog2(n_bytes)*/;
    parameter nbits_address_space_rangesize = $clog2(address_space_rangesize);
    parameter nbits_byte_offset = n_byte_on_databus==1 ? 1 : $clog2(n_byte_on_databus);
  `else
    parameter nbit_addr = BITSIZE_S_addr_ram/*n_bytes ==  1 ? 1 : log2(n_bytes)*/;
    parameter nbits_address_space_rangesize = log2(address_space_rangesize);
    parameter nbits_byte_offset = n_byte_on_databus==1 ? 1 : log2(n_byte_on_databus);
  `endif
  
  
  function [n_byte_on_databus*2-1:0] CONV;
    input [n_byte_on_databus*2-1:0] po2;
  begin
    case (po2)
      1:CONV=(1<<1)-1;
      2:CONV=(1<<2)-1;
      4:CONV=(1<<4)-1;
      8:CONV=(1<<8)-1;
      16:CONV=(1<<16)-1;
      32:CONV=(1<<32)-1;
      default:CONV=-1;
    endcase
  end
  endfunction
  wire [2*BRAM_BITSIZE-1:0] dout;
  wire [2*BRAM_BITSIZE-1:0] out1_shifted;
  wire [2*BRAM_BITSIZE-1:0] S_Wdata_ram_int;
  wire cs, oe_ram_cs, we_ram_cs;
  wire [n_byte_on_databus*2-1:0] conv_in;
  wire [n_byte_on_databus*2-1:0] conv_out;
  wire [nbits_byte_offset-1:0] byte_offset;
  wire [BITSIZE_in2-1:0] tmp_addr;
  wire [nbit_addr-1:0] relative_addr;
  
  reg we_ram_cs_delayed =0;
  reg oe_ram_cs_delayed =0;
  reg oe_ram_cs_delayed_registered =0;
  reg oe_ram_cs_delayed_registered1 =0;
  reg [nbits_byte_offset-1:0] delayed_byte_offset =0;
  reg [nbits_byte_offset-1:0] delayed_byte_offset_registered =0;
  reg [nbits_byte_offset-1:0] delayed_byte_offset_registered1 =0;
  
  assign tmp_addr = (proxy_sel_LOAD||proxy_sel_STORE) ? proxy_in2 : in2;
  
  generate
  genvar j0_a;
    for (j0_a=0; j0_a<n_byte_on_databus; j0_a=j0_a+1)
    begin  : dout_a_computation
      assign dout[(j0_a+1)*8-1:j0_a*8] = dout_a[(j0_a+1)*8-1:j0_a*8];
    end
  endgenerate
  
  generate
  genvar j0_b;
    for (j0_b=0; j0_b<n_byte_on_databus; j0_b=j0_b+1)
    begin  : dout_b_computation
      assign dout[(j0_b+n_byte_on_databus+1)*8-1:(j0_b+n_byte_on_databus)*8] = dout_b[(j0_b+1)*8-1:j0_b*8];
    end
  endgenerate
  
  generate
    if(PRIVATE_MEMORY==0 && USE_SPARSE_MEMORY==0)
      assign cs = (S_addr_ram >= (address_space_begin)) && (S_addr_ram < (address_space_begin+address_space_rangesize));
    else if(PRIVATE_MEMORY==0 && nbits_address_space_rangesize < 32)
      assign cs = S_addr_ram[nbit_addr-1:nbits_address_space_rangesize] == address_space_begin[((nbit_addr-1) < 32 ? (nbit_addr-1) : 31):nbits_address_space_rangesize];
    else
      assign cs = 1'b0;
  endgenerate
  assign oe_ram_cs = S_oe_ram && cs;
  assign we_ram_cs = S_we_ram && cs;
  generate
    if(PRIVATE_MEMORY==0 && USE_SPARSE_MEMORY==0)
      assign relative_addr = (sel_STORE===1'b1 || sel_LOAD===1'b1 || proxy_sel_STORE===1'b1 || proxy_sel_LOAD===1'b1) ? tmp_addr-address_space_begin[((nbit_addr-1) < 32 ? (nbit_addr-1) : 31):0] : S_addr_ram-address_space_begin[((nbit_addr-1) < 32 ? (nbit_addr-1) : 31):0];
    else if(PRIVATE_MEMORY==0)
      assign relative_addr = (sel_STORE===1'b1 || sel_LOAD===1'b1 || proxy_sel_STORE===1'b1 || proxy_sel_LOAD===1'b1) ? tmp_addr[nbits_address_space_rangesize-1:0] : S_addr_ram[nbits_address_space_rangesize-1:0];
    else if(USE_SPARSE_MEMORY==1)
      assign relative_addr = tmp_addr[nbits_address_space_rangesize-1:0];
    else
      assign relative_addr = tmp_addr-address_space_begin[((nbit_addr-1) < 32 ? (nbit_addr-1) : 31):0];
  endgenerate
  
  generate
    if (n_mem_elements==1)
      assign memory_addr_a = {nbit_read_addr{1'b0}};
    else if(n_byte_on_databus==1)
      assign memory_addr_a = relative_addr[nbit_read_addr-1:0];
    else
      assign memory_addr_a = relative_addr[nbit_read_addr+nbits_byte_offset-1:nbits_byte_offset];
  endgenerate
  
  generate
    if (n_bytes <= BRAM_BITSIZE/8)
      assign memory_addr_b = {nbit_read_addr{1'b0}};
    else if(n_byte_on_databus==1)
      assign memory_addr_b = relative_addr[nbit_read_addr-1:0] + 1'b1;
    else
      assign memory_addr_b = relative_addr[nbit_read_addr+nbits_byte_offset-1:nbits_byte_offset] + 1'b1;
  endgenerate
  
  generate
    if (n_byte_on_databus==1)
      assign byte_offset = {nbits_byte_offset{1'b0}};
    else
      assign byte_offset = relative_addr[nbits_byte_offset-1:0];
  endgenerate
  
  generate
    if(PRIVATE_MEMORY==0)
    begin
      assign conv_in = proxy_sel_STORE ? proxy_in3[BITSIZE_proxy_in3-1:3] : (sel_STORE ? in3[BITSIZE_in3-1:3] : S_data_ram_size[BITSIZE_S_data_ram_size-1:3]);
      assign conv_out = CONV(conv_in);
      assign be = conv_out << byte_offset;
    end
    else
    begin
      assign conv_in = proxy_sel_STORE ? proxy_in3[BITSIZE_proxy_in3-1:3] : in3[BITSIZE_in3-1:3];
      assign conv_out = CONV(conv_in);
      assign be = conv_out << byte_offset;
    end
  endgenerate
  
  generate
    if (BITSIZE_S_Wdata_ram < 2*BRAM_BITSIZE)
      assign S_Wdata_ram_int = {{2*BRAM_BITSIZE-BITSIZE_S_Wdata_ram{1'b0}}, S_Wdata_ram};
    else
      assign S_Wdata_ram_int = S_Wdata_ram[2*BRAM_BITSIZE-1:0];
  endgenerate
  
  generate
    if(PRIVATE_MEMORY==0)
      assign din_value_aggregated = proxy_sel_STORE ? proxy_in1 << byte_offset*8 : (sel_STORE ? in1 << byte_offset*8 : S_Wdata_ram_int << byte_offset*8);
    else
      assign din_value_aggregated = proxy_sel_STORE ? proxy_in1 << byte_offset*8 : in1 << byte_offset*8;
  endgenerate
  
  assign out1_shifted = dout >> delayed_byte_offset*8;
  assign out1 = out1_shifted;
  assign proxy_out1 = out1_shifted;
  
  always @(posedge clock )
  begin
    if(reset == 1'b0)
    begin
      oe_ram_cs_delayed <= 1'b0;
      if(HIGH_LATENCY != 0) oe_ram_cs_delayed_registered <= 1'b0;
      if(HIGH_LATENCY == 2) oe_ram_cs_delayed_registered1 <= 1'b0;
    end
    else
    begin
      if(HIGH_LATENCY == 0)
      begin
        oe_ram_cs_delayed <= oe_ram_cs & (!oe_ram_cs_delayed | BUS_PIPELINED);
      end
      else if(HIGH_LATENCY == 1)
      begin
        oe_ram_cs_delayed_registered <= oe_ram_cs & ((!oe_ram_cs_delayed_registered & !oe_ram_cs_delayed) | BUS_PIPELINED);
        oe_ram_cs_delayed <= oe_ram_cs_delayed_registered;
      end
      else
      begin
        oe_ram_cs_delayed_registered1 <= oe_ram_cs & ((!oe_ram_cs_delayed_registered1 & !oe_ram_cs_delayed_registered & !oe_ram_cs_delayed) | BUS_PIPELINED);
        oe_ram_cs_delayed_registered <= oe_ram_cs_delayed_registered1;
        oe_ram_cs_delayed <= oe_ram_cs_delayed_registered;
      end
    end
  end
  
  always @(posedge clock)
  begin
    if(HIGH_LATENCY == 0)
      delayed_byte_offset <= byte_offset;
    else if(HIGH_LATENCY == 1)
    begin
      delayed_byte_offset_registered <= byte_offset;
      delayed_byte_offset <= delayed_byte_offset_registered;
    end
    else
    begin
      delayed_byte_offset_registered1 <= byte_offset;
      delayed_byte_offset_registered <= delayed_byte_offset_registered1;
      delayed_byte_offset <= delayed_byte_offset_registered;
    end
  end
  
  always @(posedge clock )
  begin
    if(reset == 1'b0)
      we_ram_cs_delayed <= 1'b0;
    else
      we_ram_cs_delayed <= we_ram_cs & !we_ram_cs_delayed;
  end
  
  generate
    if(PRIVATE_MEMORY==1)
      assign Sout_Rdata_ram =Sin_Rdata_ram;
    else if (BITSIZE_Sout_Rdata_ram <= 2*BRAM_BITSIZE)
      assign Sout_Rdata_ram = oe_ram_cs_delayed ? out1_shifted[BITSIZE_Sout_Rdata_ram-1:0] : Sin_Rdata_ram;
    else
      assign Sout_Rdata_ram = oe_ram_cs_delayed ? {{BITSIZE_Sout_Rdata_ram-2*BRAM_BITSIZE{1'b0}}, out1_shifted} : Sin_Rdata_ram;
  endgenerate
  
  generate
    if(PRIVATE_MEMORY==1)
      assign Sout_DataRdy = Sin_DataRdy;
    else
      assign Sout_DataRdy = oe_ram_cs_delayed | Sin_DataRdy | we_ram_cs_delayed;
  endgenerate
  
  assign bram_write = sel_STORE || proxy_sel_STORE || we_ram_cs;
  
  // Add assertion here
  // psl default clock = (posedge clock);
  // psl ERROR_S_data_ram_size: assert never {S_data_ram_size>2*BRAM_BITSIZE && (we_ram_cs || oe_ram_cs)};
  // psl ERROR_memory_addr: assert never {memory_addr_a>=n_mem_elements && (we_ram_cs || oe_ram_cs || sel_STORE || sel_LOAD || proxy_sel_STORE || proxy_sel_LOAD)};
  // psl ERROR_relative_addr: assert never {relative_addr+(S_data_ram_size/8) >n_bytes && (we_ram_cs || oe_ram_cs)};
  // psl ERROR_unaligned_access: assert never {byte_offset+S_data_ram_size[BITSIZE_S_data_ram_size-1:3] > BRAM_BITSIZE/4 && (we_ram_cs || oe_ram_cs)};
  // psl ERROR_oe_ram_cs_we_ram_cs: assert never {(we_ram_cs & oe_ram_cs) != 0};
  // psl ERROR_LOAD_S_oe_ram: assert never {sel_LOAD && oe_ram_cs};
  // psl ERROR_proxy_LOAD_S_oe_ram: assert never {proxy_sel_LOAD && oe_ram_cs};
  // psl ERROR_STORE_S_we_ram: assert never {sel_STORE && we_ram_cs};
  // psl ERROR_proxy_STORE_S_we_ram: assert never {proxy_sel_STORE && we_ram_cs};
  // psl ERROR_LOAD_we_ram_cs: assert never {sel_LOAD && we_ram_cs};
  // psl ERROR_proxy_LOAD_we_ram_cs: assert never {proxy_sel_LOAD && we_ram_cs};
  // psl ERROR_STORE_oe_ram_cs: assert never {sel_STORE && oe_ram_cs};
  // psl ERROR_proxy_STORE_oe_ram_cs: assert never {proxy_sel_STORE && oe_ram_cs};
  // psl ERROR_Sin_DataRdy_oe_ram_cs_delayed: assert never {Sin_DataRdy && oe_ram_cs_delayed};
  // psl ERROR_in3_size: assert never {in3>2*BRAM_BITSIZE && (sel_STORE || sel_LOAD)};
  // psl ERROR_proxy_in3_size: assert never {proxy_in3>2*BRAM_BITSIZE && (proxy_sel_STORE || proxy_sel_LOAD)};
  // psl ERROR_requested_size: assert never {BITSIZE_out1<in3 && (sel_LOAD)};
  // psl ERROR_proxy_requested_size: assert never {BITSIZE_proxy_out1<proxy_in3 && (proxy_sel_LOAD)};
  // psl ERROR_STORE_LOAD: assert never {sel_STORE && sel_LOAD};
  // psl ERROR_proxy_STORE_proxy_LOAD: assert never {proxy_sel_STORE && proxy_sel_LOAD};
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module BRAM_MEMORY_TP(clock,
  bram_write,
  memory_addr_a,
  memory_addr_b,
  din_value_aggregated,
  be,
  dout_a,
  dout_b);
  parameter BITSIZE_dout_a=1,
    BITSIZE_dout_b=1,
    BITSIZE_memory_addr_a=1,
    BITSIZE_memory_addr_b=1,
    BITSIZE_din_value_aggregated=1,
    BITSIZE_be=1,
    MEMORY_INIT_file="array.mem",
    BRAM_BITSIZE=32,
    nbit_read_addr=32,
    n_byte_on_databus=4,
    n_mem_elements=4,
    n_bytes=4,
    HIGH_LATENCY=0;
  // IN
  input clock;
  input bram_write;
  input [BITSIZE_memory_addr_a-1:0] memory_addr_a;
  input [BITSIZE_memory_addr_b-1:0] memory_addr_b;
  input [BITSIZE_din_value_aggregated-1:0] din_value_aggregated;
  input [BITSIZE_be-1:0] be;
  // OUT
  output [BITSIZE_dout_a-1:0] dout_a;
  output [BITSIZE_dout_b-1:0] dout_b;
  
  wire [n_byte_on_databus-1:0] we_a;
  wire [n_byte_on_databus-1:0] we_b;
  
  wire [n_byte_on_databus-1:0] we_a_temp;
  wire [n_byte_on_databus-1:0] we_b_temp;
  wire bram_write_temp;
  wire [BITSIZE_din_value_aggregated-1:0] din_value_aggregated_temp;
  wire [BITSIZE_memory_addr_a-1:0] memory_addr_a_temp;
  wire [BITSIZE_memory_addr_b-1:0] memory_addr_b_temp;
  
  
  wire [BRAM_BITSIZE-1:0] din_a_temp;
  wire [BRAM_BITSIZE-1:0] din_b_temp;
  reg [BITSIZE_dout_a-1:0] dout_a =0;
  reg [BITSIZE_dout_a-1:0] dout_a_registered =0;
  reg [BITSIZE_dout_b-1:0] dout_b =0;
  reg [BITSIZE_dout_b-1:0] dout_b_registered =0;
  reg [BRAM_BITSIZE-1:0] memory [0:n_mem_elements-1] /* synthesis syn_ramstyle = "no_rw_check" */;
  
  initial
  begin
    $readmemb(MEMORY_INIT_file, memory, 0, n_mem_elements-1);
  end
  
  generate
    if(HIGH_LATENCY==2)
    begin
      reg [n_byte_on_databus-1:0] we_a_reg =0;
      reg [n_byte_on_databus-1:0] we_b_reg =0;
      reg bram_write_reg =0;
      reg [BITSIZE_din_value_aggregated-1:0] din_value_aggregated_reg =0;
      reg [BITSIZE_memory_addr_a-1:0] memory_addr_a_reg =0;
      reg [BITSIZE_memory_addr_b-1:0] memory_addr_b_reg =0;
      always @ (posedge clock)
      begin
         memory_addr_a_reg <= memory_addr_a;
         memory_addr_b_reg <= memory_addr_b;
         we_a_reg <= we_a;
         we_b_reg <= we_b;
         bram_write_reg <= bram_write;
         din_value_aggregated_reg <= din_value_aggregated;
      end
      assign we_a_temp = we_a_reg;
      assign we_b_temp = we_b_reg;
      assign memory_addr_a_temp = memory_addr_a_reg;
      assign memory_addr_b_temp = memory_addr_b_reg;
      assign bram_write_temp = bram_write_reg;
      assign din_value_aggregated_temp = din_value_aggregated_reg;
    end
    else
    begin
      assign we_a_temp = we_a;
      assign we_b_temp = we_b;
      assign memory_addr_a_temp = memory_addr_a;
      assign memory_addr_b_temp = memory_addr_b;
      assign bram_write_temp = bram_write;
      assign din_value_aggregated_temp = din_value_aggregated;
    end
  endgenerate
  
  
  generate
  genvar i0_a;
    for (i0_a=0; i0_a<n_byte_on_databus; i0_a=i0_a+1)
    begin  : din_a_computation1
      assign din_a_temp[(i0_a+1)*8-1:i0_a*8] = we_a_temp[i0_a] ? din_value_aggregated_temp[(i0_a+1)*8-1:i0_a*8] : memory[memory_addr_a_temp][(i0_a+1)*8-1:i0_a*8];
    end
  endgenerate
  
  generate
  genvar i0_b;
    for (i0_b=0; i0_b<n_byte_on_databus && n_bytes > BRAM_BITSIZE/8; i0_b=i0_b+1)
    begin  : din_b_computation1
      assign din_b_temp[(i0_b+1)*8-1:i0_b*8] = we_b_temp[i0_b] ? din_value_aggregated_temp[(i0_b+n_byte_on_databus+1)*8-1:(i0_b+n_byte_on_databus)*8] : memory[memory_addr_b_temp][(i0_b+1)*8-1:i0_b*8];
    end
  endgenerate
  
  always @(posedge clock)
  begin
    if (bram_write_temp)
    begin
      memory[memory_addr_a_temp] <= din_a_temp;
    end
    if(HIGH_LATENCY==0)
    begin
      dout_a <= memory[memory_addr_a_temp];
    end
    else
    begin
      dout_a_registered <= memory[memory_addr_a_temp];
      dout_a <= dout_a_registered;
    end
  end
  
  generate
    if (n_bytes > BRAM_BITSIZE/8)
    begin
      always @(posedge clock)
      begin
        if (bram_write_temp)
        begin
          memory[memory_addr_b_temp] <= din_b_temp;
        end
        if(HIGH_LATENCY==0)
        begin
          dout_b <= memory[memory_addr_b_temp];
        end
        else
        begin
          dout_b_registered <= memory[memory_addr_b_temp];
          dout_b <= dout_b_registered;
        end
      end
    end
  endgenerate
  
  generate
  genvar i2_a;
    for (i2_a=0; i2_a<n_byte_on_databus; i2_a=i2_a+1)
    begin  : write_enable_a
      assign we_a[i2_a] = (bram_write) && be[i2_a];
    end
  endgenerate
  
  generate
  genvar i2_b;
    for (i2_b=0; i2_b<n_byte_on_databus; i2_b=i2_b+1)
    begin  : write_enable_b
      assign we_b[i2_b] = (bram_write) && be[i2_b+n_byte_on_databus];
    end
    endgenerate

endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ARRAY_1D_STD_BRAM_TP(clock,
  reset,
  in1,
  in2,
  in3,
  sel_LOAD,
  sel_STORE,
  S_oe_ram,
  S_we_ram,
  S_addr_ram,
  S_Wdata_ram,
  Sin_Rdata_ram,
  S_data_ram_size,
  Sin_DataRdy,
  out1,
  Sout_Rdata_ram,
  Sout_DataRdy,
  proxy_in1,
  proxy_in2,
  proxy_in3,
  proxy_sel_LOAD,
  proxy_sel_STORE,
  proxy_out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1,
    BITSIZE_S_addr_ram=1,
    BITSIZE_S_Wdata_ram=8,
    BITSIZE_Sin_Rdata_ram=8,
    BITSIZE_Sout_Rdata_ram=8,
    BITSIZE_S_data_ram_size=1,
    MEMORY_INIT_file="array.mem",
    n_elements=1,
    data_size=32,
    address_space_begin=0,
    address_space_rangesize=4,
    BUS_PIPELINED=1,
    BRAM_BITSIZE=32,
    PRIVATE_MEMORY=0,
    USE_SPARSE_MEMORY=1,
    HIGH_LATENCY=0,
    BITSIZE_proxy_in1=1,
    BITSIZE_proxy_in2=1,
    BITSIZE_proxy_in3=1,
    BITSIZE_proxy_out1=1;
  // IN
  input clock;
  input reset;
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  input sel_LOAD;
  input sel_STORE;
  input S_oe_ram;
  input S_we_ram;
  input [BITSIZE_S_addr_ram-1:0] S_addr_ram;
  input [BITSIZE_S_Wdata_ram-1:0] S_Wdata_ram;
  input [BITSIZE_Sin_Rdata_ram-1:0] Sin_Rdata_ram;
  input [BITSIZE_S_data_ram_size-1:0] S_data_ram_size;
  input Sin_DataRdy;
  input [BITSIZE_proxy_in1-1:0] proxy_in1;
  input [BITSIZE_proxy_in2-1:0] proxy_in2;
  input [BITSIZE_proxy_in3-1:0] proxy_in3;
  input proxy_sel_LOAD;
  input proxy_sel_STORE;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  output [BITSIZE_Sout_Rdata_ram-1:0] Sout_Rdata_ram;
  output Sout_DataRdy;
  output [BITSIZE_proxy_out1-1:0] proxy_out1;
  `ifndef _SIM_HAVE_CLOG2
    function integer log2;
       input integer value;
       integer temp_value;
      begin
        temp_value = value-1;
        for (log2=0; temp_value>0; log2=log2+1)
          temp_value = temp_value>>1;
      end
    endfunction
  `endif
  parameter n_bytes = (n_elements*data_size)/8 == 0 ? 1 : (n_elements*data_size)/8;
  parameter n_byte_on_databus = BRAM_BITSIZE/8;
  parameter n_mem_elements = n_bytes/(n_byte_on_databus) + (n_bytes%(n_byte_on_databus) == 0 ? 0 : 1);
  `ifdef _SIM_HAVE_CLOG2
    parameter nbit_read_addr = n_mem_elements == 1 ? 1 : $clog2(n_mem_elements);
  `else
    parameter nbit_read_addr = n_mem_elements == 1 ? 1 : log2(n_mem_elements);
  `endif
    
  wire [nbit_read_addr-1:0] memory_addr_a;
  wire [nbit_read_addr-1:0] memory_addr_b;
  wire [n_byte_on_databus*2-1:0] be;
  
  wire [2*BRAM_BITSIZE-1:0] din_value_aggregated;
  wire bram_write;
  wire [BRAM_BITSIZE-1:0] dout_a;
  wire [BRAM_BITSIZE-1:0] dout_b;
  
  BRAM_MEMORY_TP #(.BITSIZE_memory_addr_a(nbit_read_addr), .BITSIZE_memory_addr_b(nbit_read_addr), .BITSIZE_din_value_aggregated(2*BRAM_BITSIZE), .BITSIZE_be(n_byte_on_databus*2), .BITSIZE_dout_a(BRAM_BITSIZE), .BITSIZE_dout_b(BRAM_BITSIZE), .MEMORY_INIT_file(MEMORY_INIT_file), .BRAM_BITSIZE(BRAM_BITSIZE), .nbit_read_addr(nbit_read_addr), .n_byte_on_databus(n_byte_on_databus), .n_mem_elements(n_mem_elements), .n_bytes(n_bytes), .HIGH_LATENCY(HIGH_LATENCY)) BRAM_MEMORY_instance (.clock(clock), .bram_write(bram_write), .memory_addr_a(memory_addr_a), .memory_addr_b(memory_addr_b), .din_value_aggregated(din_value_aggregated), .be(be), .dout_a(dout_a), .dout_b(dout_b));
  
  ADDRESS_DECODING_LOGIC #(.BITSIZE_memory_addr_a(nbit_read_addr), .BITSIZE_memory_addr_b(nbit_read_addr), .BITSIZE_din_value_aggregated(2*BRAM_BITSIZE), .BITSIZE_be(n_byte_on_databus*2), .BITSIZE_dout_a(BRAM_BITSIZE), .BITSIZE_dout_b(BRAM_BITSIZE), .BITSIZE_in1(BITSIZE_in1), .BITSIZE_in2(BITSIZE_in2), .BITSIZE_in3(BITSIZE_in3), .BITSIZE_out1(BITSIZE_out1), .BITSIZE_S_addr_ram(BITSIZE_S_addr_ram), .BITSIZE_S_Wdata_ram(BITSIZE_S_Wdata_ram), .BITSIZE_Sin_Rdata_ram(BITSIZE_Sin_Rdata_ram), .BITSIZE_Sout_Rdata_ram(BITSIZE_Sout_Rdata_ram), .BITSIZE_S_data_ram_size(BITSIZE_S_data_ram_size), .address_space_begin(address_space_begin), .address_space_rangesize(address_space_rangesize), .BUS_PIPELINED(BUS_PIPELINED), .BRAM_BITSIZE(BRAM_BITSIZE), .PRIVATE_MEMORY(PRIVATE_MEMORY), .USE_SPARSE_MEMORY(USE_SPARSE_MEMORY), .BITSIZE_proxy_in1(BITSIZE_proxy_in1), .BITSIZE_proxy_in2(BITSIZE_proxy_in2), .BITSIZE_proxy_in3(BITSIZE_proxy_in3), .BITSIZE_proxy_out1(BITSIZE_proxy_out1), .nbit_read_addr(nbit_read_addr), .n_byte_on_databus(n_byte_on_databus), .n_mem_elements(n_mem_elements), .n_bytes(n_bytes), .HIGH_LATENCY(HIGH_LATENCY)) ADDRESS_DECODING_LOGIC_instance (.out1(out1), .Sout_Rdata_ram(Sout_Rdata_ram), .Sout_DataRdy(Sout_DataRdy), .proxy_out1(proxy_out1), .clock(clock), .reset(reset), .in1(in1), .in2(in2), .in3(in3), .sel_LOAD(sel_LOAD), .sel_STORE(sel_STORE), .S_oe_ram(S_oe_ram), .S_we_ram(S_we_ram), .S_addr_ram(S_addr_ram), .S_Wdata_ram(S_Wdata_ram), .Sin_Rdata_ram(Sin_Rdata_ram), .S_data_ram_size(S_data_ram_size), .Sin_DataRdy(Sin_DataRdy), .proxy_in1(proxy_in1), .proxy_in2(proxy_in2), .proxy_in3(proxy_in3), .proxy_sel_LOAD(proxy_sel_LOAD), .proxy_sel_STORE(proxy_sel_STORE), .bram_write(bram_write), .memory_addr_a(memory_addr_a), .memory_addr_b(memory_addr_b), .din_value_aggregated(din_value_aggregated), .be(be), .dout_a(dout_a), .dout_b(dout_b));
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ARRAY_1D_STD_BRAM(clock,
  reset,
  in1,
  in2,
  in3,
  in4,
  sel_LOAD,
  sel_STORE,
  S_oe_ram,
  S_we_ram,
  S_addr_ram,
  S_Wdata_ram,
  Sin_Rdata_ram,
  S_data_ram_size,
  Sin_DataRdy,
  proxy_in1,
  proxy_in2,
  proxy_in3,
  proxy_sel_LOAD,
  proxy_sel_STORE,
  out1,
  Sout_Rdata_ram,
  Sout_DataRdy,
  proxy_out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1,
    BITSIZE_S_addr_ram=1,
    BITSIZE_S_Wdata_ram=8,
    BITSIZE_Sin_Rdata_ram=8,
    BITSIZE_Sout_Rdata_ram=8,
    BITSIZE_S_data_ram_size=1,
    MEMORY_INIT_file="array.mem",
    n_elements=1,
    data_size=32,
    address_space_begin=0,
    address_space_rangesize=4,
    BUS_PIPELINED=1,
    BRAM_BITSIZE=32,
    PRIVATE_MEMORY=0,
    USE_SPARSE_MEMORY=1,
    BITSIZE_proxy_in1=1,
    BITSIZE_proxy_in2=1,
    BITSIZE_proxy_in3=1,
    BITSIZE_proxy_out1=1;
  // IN
  input clock;
  input reset;
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  input in4;
  input sel_LOAD;
  input sel_STORE;
  input S_oe_ram;
  input S_we_ram;
  input [BITSIZE_S_addr_ram-1:0] S_addr_ram;
  input [BITSIZE_S_Wdata_ram-1:0] S_Wdata_ram;
  input [BITSIZE_Sin_Rdata_ram-1:0] Sin_Rdata_ram;
  input [BITSIZE_S_data_ram_size-1:0] S_data_ram_size;
  input Sin_DataRdy;
  input [BITSIZE_proxy_in1-1:0] proxy_in1;
  input [BITSIZE_proxy_in2-1:0] proxy_in2;
  input [BITSIZE_proxy_in3-1:0] proxy_in3;
  input proxy_sel_LOAD;
  input proxy_sel_STORE;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  output [BITSIZE_Sout_Rdata_ram-1:0] Sout_Rdata_ram;
  output Sout_DataRdy;
  output [BITSIZE_proxy_out1-1:0] proxy_out1;
  ARRAY_1D_STD_BRAM_TP #(.BITSIZE_in1(BITSIZE_in1), .BITSIZE_in2(BITSIZE_in2), .BITSIZE_in3(BITSIZE_in3), .BITSIZE_out1(BITSIZE_out1), .BITSIZE_S_addr_ram(BITSIZE_S_addr_ram), .BITSIZE_S_Wdata_ram(BITSIZE_S_Wdata_ram), .BITSIZE_Sin_Rdata_ram(BITSIZE_Sin_Rdata_ram), .BITSIZE_Sout_Rdata_ram(BITSIZE_Sout_Rdata_ram), .BITSIZE_S_data_ram_size(BITSIZE_S_data_ram_size), .MEMORY_INIT_file(MEMORY_INIT_file), .n_elements(n_elements), .data_size(data_size), .address_space_begin(address_space_begin), .address_space_rangesize(address_space_rangesize), .BUS_PIPELINED(BUS_PIPELINED), .BRAM_BITSIZE(BRAM_BITSIZE), .PRIVATE_MEMORY(PRIVATE_MEMORY), .USE_SPARSE_MEMORY(USE_SPARSE_MEMORY), .BITSIZE_proxy_in1(BITSIZE_proxy_in1), .BITSIZE_proxy_in2(BITSIZE_proxy_in2), .BITSIZE_proxy_in3(BITSIZE_proxy_in3), .BITSIZE_proxy_out1(BITSIZE_proxy_out1), .HIGH_LATENCY(0)) ARRAY_1D_STD_BRAM_instance (.out1(out1), .Sout_Rdata_ram(Sout_Rdata_ram), .Sout_DataRdy(Sout_DataRdy), .proxy_out1(proxy_out1), .clock(clock), .reset(reset), .in1(in1), .in2(in2), .in3(in3), .sel_LOAD(sel_LOAD & in4), .sel_STORE(sel_STORE), .S_oe_ram(S_oe_ram), .S_we_ram(S_we_ram), .S_addr_ram(S_addr_ram), .S_Wdata_ram(S_Wdata_ram), .Sin_Rdata_ram(Sin_Rdata_ram), .S_data_ram_size(S_data_ram_size), .Sin_DataRdy(Sin_DataRdy), .proxy_in1(proxy_in1), .proxy_in2(proxy_in2), .proxy_in3(proxy_in3), .proxy_sel_LOAD(proxy_sel_LOAD), .proxy_sel_STORE(proxy_sel_STORE));
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module addr_expr_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_view_convert_expr_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module UUdata_converter_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  generate
  if (BITSIZE_out1 <= BITSIZE_in1)
  begin
    assign out1 = in1[BITSIZE_out1-1:0];
  end
  else
  begin
    assign out1 = {{(BITSIZE_out1-BITSIZE_in1){1'b0}},in1};
  end
  endgenerate
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ASSIGN_UNSIGNED_FU(in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2016-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module lut_expr_FU(in1,
  in2,
  in3,
  in4,
  in5,
  in6,
  in7,
  in8,
  in9,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input in2;
  input in3;
  input in4;
  input in5;
  input in6;
  input in7;
  input in8;
  input in9;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  reg[7:0] cleaned_in0;
  wire [7:0] in0;
  wire[BITSIZE_in1-1:0] shifted_s;
  assign in0 = {in9, in8, in7, in6, in5, in4, in3, in2};
  generate
    genvar i0;
    for (i0=0; i0<8; i0=i0+1)
    begin : L0
          always @(*)
          begin
             if (in0[i0] == 1'b1)
                cleaned_in0[i0] = 1'b1;
             else
                cleaned_in0[i0] = 1'b0;
          end
    end
  endgenerate
  assign shifted_s = in1 >> cleaned_in0;
  assign out1[0] = shifted_s[0];
  generate
     if(BITSIZE_out1 > 1)
       assign out1[BITSIZE_out1-1:1] = 0;
  endgenerate

endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module read_cond_FU(in1,
  out1);
  parameter BITSIZE_in1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  // OUT
  output out1;
  assign out1 = in1 != {BITSIZE_in1{1'b0}};
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module BMEMORY_CTRL(clock,
  in1,
  in2,
  in3,
  in4,
  sel_LOAD,
  sel_STORE,
  out1,
  Min_oe_ram,
  Mout_oe_ram,
  Min_we_ram,
  Mout_we_ram,
  Min_addr_ram,
  Mout_addr_ram,
  M_Rdata_ram,
  Min_Wdata_ram,
  Mout_Wdata_ram,
  Min_data_ram_size,
  Mout_data_ram_size,
  M_DataRdy);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1,
    BITSIZE_Min_addr_ram=1,
    BITSIZE_Mout_addr_ram=1,
    BITSIZE_M_Rdata_ram=8,
    BITSIZE_Min_Wdata_ram=8,
    BITSIZE_Mout_Wdata_ram=8,
    BITSIZE_Min_data_ram_size=1,
    BITSIZE_Mout_data_ram_size=1;
  // IN
  input clock;
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  input in4;
  input sel_LOAD;
  input sel_STORE;
  input Min_oe_ram;
  input Min_we_ram;
  input [BITSIZE_Min_addr_ram-1:0] Min_addr_ram;
  input [BITSIZE_M_Rdata_ram-1:0] M_Rdata_ram;
  input [BITSIZE_Min_Wdata_ram-1:0] Min_Wdata_ram;
  input [BITSIZE_Min_data_ram_size-1:0] Min_data_ram_size;
  input M_DataRdy;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  output Mout_oe_ram;
  output Mout_we_ram;
  output [BITSIZE_Mout_addr_ram-1:0] Mout_addr_ram;
  output [BITSIZE_Mout_Wdata_ram-1:0] Mout_Wdata_ram;
  output [BITSIZE_Mout_data_ram_size-1:0] Mout_data_ram_size;
  
  wire  [BITSIZE_in2-1:0] tmp_addr;
  wire int_sel_LOAD;
  wire int_sel_STORE;
  assign tmp_addr = in2;
  assign Mout_addr_ram = (int_sel_LOAD || int_sel_STORE) ? tmp_addr : Min_addr_ram;
  assign Mout_oe_ram = int_sel_LOAD ? 1'b1 : Min_oe_ram;
  assign Mout_we_ram = int_sel_STORE ? 1'b1 : Min_we_ram;
  assign out1 = M_Rdata_ram[BITSIZE_out1-1:0];
  assign Mout_Wdata_ram = int_sel_STORE ? in1 : Min_Wdata_ram;
  assign Mout_data_ram_size = int_sel_STORE || int_sel_LOAD ? in3[BITSIZE_in3-1:0] : Min_data_ram_size;
  assign int_sel_LOAD = sel_LOAD & in4;
  assign int_sel_STORE = sel_STORE & in4;
  // Add assertion here
  // psl default clock = (posedge clock);
  // psl ERROR_LOAD_Min_oe_ram: assert never {sel_LOAD && Min_oe_ram};
  // psl ERROR_STORE_Min_we_ram: assert never {sel_STORE && Min_we_ram};
  // psl ERROR_STORE_LOAD: assert never {sel_STORE && sel_LOAD};
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_bit_and_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 & in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2016-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_bit_ior_concat_expr_FU(in1,
  in2,
  in3,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1,
    OFFSET_PARAMETER=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  parameter nbit_out = BITSIZE_out1 > OFFSET_PARAMETER ? BITSIZE_out1 : 1+OFFSET_PARAMETER;
  wire [nbit_out-1:0] tmp_in1;
  wire [OFFSET_PARAMETER-1:0] tmp_in2;
  generate
    if(BITSIZE_in1 >= nbit_out)
      assign tmp_in1=in1[nbit_out-1:0];
    else
      assign tmp_in1={{(nbit_out-BITSIZE_in1){1'b0}},in1};
  endgenerate
  generate
    if(BITSIZE_in2 >= OFFSET_PARAMETER)
      assign tmp_in2=in2[OFFSET_PARAMETER-1:0];
    else
      assign tmp_in2={{(OFFSET_PARAMETER-BITSIZE_in2){1'b0}},in2};
  endgenerate
  assign out1 = {tmp_in1[nbit_out-1:OFFSET_PARAMETER] , tmp_in2};
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_bit_ior_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 | in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_bit_xor_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 ^ in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_cond_expr_FU(in1,
  in2,
  in3,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 != 0 ? in2 : in3;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_eq_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 == in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2021-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_fshl_expr_FU(in1,
  in2,
  in3,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1,
    PRECISION=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  `ifndef _SIM_HAVE_CLOG2
    function integer log2;
       input integer value;
       integer temp_value;
      begin
        temp_value = value-1;
        for (log2=0; temp_value>0; log2=log2+1)
          temp_value = temp_value>>1;
      end
    endfunction
  `endif
  `ifdef _SIM_HAVE_CLOG2
    parameter arg_bitsize = $clog2(PRECISION);
  `else
    parameter arg_bitsize = log2(PRECISION);
  `endif
  parameter marg_bitsize = arg_bitsize < BITSIZE_in3 ? arg_bitsize : BITSIZE_in3;
  assign out1 = (in1 << (in3[marg_bitsize-1:0]))|(in2 >> (PRECISION-(in3[marg_bitsize-1:0])));
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_lshift_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1,
    PRECISION=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  `ifndef _SIM_HAVE_CLOG2
    function integer log2;
       input integer value;
       integer temp_value;
      begin
        temp_value = value-1;
        for (log2=0; temp_value>0; log2=log2+1)
          temp_value = temp_value>>1;
      end
    endfunction
  `endif
  `ifdef _SIM_HAVE_CLOG2
    parameter arg2_bitsize = $clog2(PRECISION);
  `else
    parameter arg2_bitsize = log2(PRECISION);
  `endif
  generate
    if(BITSIZE_in2 > arg2_bitsize)
      assign out1 = in1 << in2[arg2_bitsize-1:0];
    else
      assign out1 = in1 << in2;
  endgenerate
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_lt_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 < in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_minus_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 - in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_plus_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 + in2;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_pointer_plus_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1,
    LSB_PARAMETER=-1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  wire [BITSIZE_out1-1:0] in1_tmp;
  wire [BITSIZE_out1-1:0] in2_tmp;
  assign in1_tmp = in1;
  assign in2_tmp = in2;generate if (BITSIZE_out1 > LSB_PARAMETER) assign out1[BITSIZE_out1-1:LSB_PARAMETER] = (in1_tmp[BITSIZE_out1-1:LSB_PARAMETER] + in2_tmp[BITSIZE_out1-1:LSB_PARAMETER]); else assign out1 = 0; endgenerate
  generate if (LSB_PARAMETER != 0 && BITSIZE_out1 > LSB_PARAMETER) assign out1[LSB_PARAMETER-1:0] = 0; endgenerate
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_rshift_expr_FU(in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1,
    PRECISION=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  `ifndef _SIM_HAVE_CLOG2
    function integer log2;
       input integer value;
       integer temp_value;
      begin
        temp_value = value-1;
        for (log2=0; temp_value>0; log2=log2+1)
          temp_value = temp_value>>1;
      end
    endfunction
  `endif
  `ifdef _SIM_HAVE_CLOG2
    parameter arg2_bitsize = $clog2(PRECISION);
  `else
    parameter arg2_bitsize = log2(PRECISION);
  `endif
  generate
    if(BITSIZE_in2 > arg2_bitsize)
      assign out1 = in1 >> (in2[arg2_bitsize-1:0]);
    else
      assign out1 = in1 >> in2;
  endgenerate

endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module ui_ternary_plus_expr_FU(in1,
  in2,
  in3,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_in3=1,
    BITSIZE_out1=1;
  // IN
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  input [BITSIZE_in3-1:0] in3;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = in1 + in2 + in3;
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Fabrizio Ferrandi <fabrizio.ferrandi@polimi.it>, Christian Pilato <christian.pilato@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module MUX_GATE(sel,
  in1,
  in2,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_in2=1,
    BITSIZE_out1=1;
  // IN
  input sel;
  input [BITSIZE_in1-1:0] in1;
  input [BITSIZE_in2-1:0] in2;
  // OUT
  output [BITSIZE_out1-1:0] out1;
  assign out1 = sel ? in1 : in2;
endmodule

// Datapath RTL description for md5
// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
// Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
`timescale 1ns / 1ps
module datapath_md5(clock,
  reset,
  in_port_Pd500,
  in_port_Pd501,
  M_Rdata_ram,
  M_DataRdy,
  Min_oe_ram,
  Min_we_ram,
  Min_addr_ram,
  Min_Wdata_ram,
  Min_data_ram_size,
  Mout_oe_ram,
  Mout_we_ram,
  Mout_addr_ram,
  Mout_Wdata_ram,
  Mout_data_ram_size,
  fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD,
  fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE,
  fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD,
  fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE,
  fuselector_BMEMORY_CTRL_24_i0_LOAD,
  fuselector_BMEMORY_CTRL_24_i0_STORE,
  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0,
  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1,
  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2,
  selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0,
  selector_MUX_29_reg_0_0_0_0,
  selector_MUX_30_reg_1_0_0_0,
  selector_MUX_41_reg_2_0_0_0,
  selector_MUX_45_reg_3_0_0_0,
  selector_MUX_46_reg_4_0_0_0,
  selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0,
  selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1,
  selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0,
  wrenable_reg_0,
  wrenable_reg_1,
  wrenable_reg_10,
  wrenable_reg_11,
  wrenable_reg_12,
  wrenable_reg_13,
  wrenable_reg_14,
  wrenable_reg_15,
  wrenable_reg_16,
  wrenable_reg_17,
  wrenable_reg_18,
  wrenable_reg_19,
  wrenable_reg_2,
  wrenable_reg_20,
  wrenable_reg_21,
  wrenable_reg_22,
  wrenable_reg_3,
  wrenable_reg_4,
  wrenable_reg_5,
  wrenable_reg_6,
  wrenable_reg_7,
  wrenable_reg_8,
  wrenable_reg_9,
  OUT_CONDITION_md5_423521_424184);
  parameter MEM_var_423728_423521=256,
    MEM_var_424163_423521=256;
  // IN
  input clock;
  input reset;
  input [31:0] in_port_Pd500;
  input [31:0] in_port_Pd501;
  input [31:0] M_Rdata_ram;
  input M_DataRdy;
  input Min_oe_ram;
  input Min_we_ram;
  input [31:0] Min_addr_ram;
  input [31:0] Min_Wdata_ram;
  input [5:0] Min_data_ram_size;
  input fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD;
  input fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE;
  input fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD;
  input fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE;
  input fuselector_BMEMORY_CTRL_24_i0_LOAD;
  input fuselector_BMEMORY_CTRL_24_i0_STORE;
  input selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;
  input selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;
  input selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;
  input selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;
  input selector_MUX_29_reg_0_0_0_0;
  input selector_MUX_30_reg_1_0_0_0;
  input selector_MUX_41_reg_2_0_0_0;
  input selector_MUX_45_reg_3_0_0_0;
  input selector_MUX_46_reg_4_0_0_0;
  input selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;
  input selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;
  input selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;
  input wrenable_reg_0;
  input wrenable_reg_1;
  input wrenable_reg_10;
  input wrenable_reg_11;
  input wrenable_reg_12;
  input wrenable_reg_13;
  input wrenable_reg_14;
  input wrenable_reg_15;
  input wrenable_reg_16;
  input wrenable_reg_17;
  input wrenable_reg_18;
  input wrenable_reg_19;
  input wrenable_reg_2;
  input wrenable_reg_20;
  input wrenable_reg_21;
  input wrenable_reg_22;
  input wrenable_reg_3;
  input wrenable_reg_4;
  input wrenable_reg_5;
  input wrenable_reg_6;
  input wrenable_reg_7;
  input wrenable_reg_8;
  input wrenable_reg_9;
  // OUT
  output Mout_oe_ram;
  output Mout_we_ram;
  output [31:0] Mout_addr_ram;
  output [31:0] Mout_Wdata_ram;
  output [5:0] Mout_data_ram_size;
  output OUT_CONDITION_md5_423521_424184;
  // Component and signal declarations
  wire [31:0] out_ARRAY_1D_STD_BRAM_0_i0_array_423728_0;
  wire [31:0] out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0;
  wire [3:0] out_ASSIGN_UNSIGNED_FU_14_i0_fu_md5_423521_423669;
  wire [3:0] out_ASSIGN_UNSIGNED_FU_16_i0_fu_md5_423521_423685;
  wire [3:0] out_ASSIGN_UNSIGNED_FU_18_i0_fu_md5_423521_423704;
  wire [31:0] out_BMEMORY_CTRL_24_i0_BMEMORY_CTRL_24_i0;
  wire [31:0] out_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;
  wire [31:0] out_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;
  wire [31:0] out_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;
  wire [31:0] out_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;
  wire [31:0] out_MUX_29_reg_0_0_0_0;
  wire [31:0] out_MUX_30_reg_1_0_0_0;
  wire [31:0] out_MUX_41_reg_2_0_0_0;
  wire [31:0] out_MUX_45_reg_3_0_0_0;
  wire [63:0] out_MUX_46_reg_4_0_0_0;
  wire [31:0] out_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;
  wire [31:0] out_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;
  wire [31:0] out_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;
  wire [31:0] out_UUdata_converter_FU_13_i0_fu_md5_423521_423673;
  wire [31:0] out_UUdata_converter_FU_15_i0_fu_md5_423521_423691;
  wire [31:0] out_UUdata_converter_FU_17_i0_fu_md5_423521_423709;
  wire [29:0] out_UUdata_converter_FU_19_i0_fu_md5_423521_423713;
  wire [31:0] out_addr_expr_FU_4_i0_fu_md5_423521_424286;
  wire [31:0] out_addr_expr_FU_6_i0_fu_md5_423521_424290;
  wire out_const_0;
  wire [6:0] out_const_1;
  wire [28:0] out_const_10;
  wire [30:0] out_const_11;
  wire [31:0] out_const_12;
  wire [2:0] out_const_13;
  wire [1:0] out_const_14;
  wire [3:0] out_const_15;
  wire [5:0] out_const_16;
  wire [30:0] out_const_17;
  wire [31:0] out_const_18;
  wire [3:0] out_const_19;
  wire out_const_2;
  wire [7:0] out_const_20;
  wire [31:0] out_const_21;
  wire [8:0] out_const_22;
  wire [8:0] out_const_23;
  wire [1:0] out_const_3;
  wire [2:0] out_const_4;
  wire [3:0] out_const_5;
  wire [4:0] out_const_6;
  wire [5:0] out_const_7;
  wire [6:0] out_const_8;
  wire [27:0] out_const_9;
  wire [4:0] out_conv_out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0_32_5;
  wire [63:0] out_conv_out_const_0_1_64;
  wire [31:0] out_conv_out_const_10_29_32;
  wire [31:0] out_conv_out_const_17_31_32;
  wire [5:0] out_conv_out_const_1_7_6;
  wire [31:0] out_conv_out_const_22_9_32;
  wire [31:0] out_conv_out_const_23_9_32;
  wire out_lut_expr_FU_20_i0_fu_md5_423521_424431;
  wire out_lut_expr_FU_21_i0_fu_md5_423521_424446;
  wire out_read_cond_FU_22_i0_fu_md5_423521_424184;
  wire [31:0] out_reg_0_reg_0;
  wire [31:0] out_reg_10_reg_10;
  wire [31:0] out_reg_11_reg_11;
  wire [31:0] out_reg_12_reg_12;
  wire [31:0] out_reg_13_reg_13;
  wire out_reg_14_reg_14;
  wire [4:0] out_reg_15_reg_15;
  wire [31:0] out_reg_16_reg_16;
  wire [31:0] out_reg_17_reg_17;
  wire [31:0] out_reg_18_reg_18;
  wire [31:0] out_reg_19_reg_19;
  wire [31:0] out_reg_1_reg_1;
  wire [31:0] out_reg_20_reg_20;
  wire [31:0] out_reg_21_reg_21;
  wire [31:0] out_reg_22_reg_22;
  wire [31:0] out_reg_2_reg_2;
  wire [31:0] out_reg_3_reg_3;
  wire [63:0] out_reg_4_reg_4;
  wire [31:0] out_reg_5_reg_5;
  wire [31:0] out_reg_6_reg_6;
  wire [31:0] out_reg_7_reg_7;
  wire [31:0] out_reg_8_reg_8;
  wire [31:0] out_reg_9_reg_9;
  wire [0:0] out_ui_bit_and_expr_FU_1_0_1_25_i0_fu_md5_423521_424382;
  wire [0:0] out_ui_bit_and_expr_FU_1_0_1_25_i1_fu_md5_423521_424395;
  wire [0:0] out_ui_bit_and_expr_FU_1_0_1_25_i2_fu_md5_423521_424408;
  wire [31:0] out_ui_bit_and_expr_FU_32_32_32_26_i0_fu_md5_423521_423630;
  wire [31:0] out_ui_bit_and_expr_FU_32_32_32_26_i1_fu_md5_423521_423632;
  wire [31:0] out_ui_bit_and_expr_FU_32_32_32_26_i2_fu_md5_423521_423641;
  wire [31:0] out_ui_bit_and_expr_FU_32_32_32_26_i3_fu_md5_423521_423646;
  wire [3:0] out_ui_bit_and_expr_FU_8_0_8_27_i0_fu_md5_423521_423666;
  wire [3:0] out_ui_bit_and_expr_FU_8_0_8_27_i1_fu_md5_423521_423676;
  wire [3:0] out_ui_bit_and_expr_FU_8_0_8_27_i2_fu_md5_423521_423695;
  wire [1:0] out_ui_bit_and_expr_FU_8_0_8_28_i0_fu_md5_423521_424361;
  wire [31:0] out_ui_bit_ior_concat_expr_FU_29_i0_fu_md5_423521_424201;
  wire [31:0] out_ui_bit_ior_concat_expr_FU_29_i1_fu_md5_423521_424202;
  wire [31:0] out_ui_bit_ior_concat_expr_FU_29_i2_fu_md5_423521_424317;
  wire [31:0] out_ui_bit_ior_concat_expr_FU_30_i0_fu_md5_423521_424304;
  wire [31:0] out_ui_bit_ior_expr_FU_32_32_32_31_i0_fu_md5_423521_423616;
  wire [31:0] out_ui_bit_ior_expr_FU_32_32_32_31_i1_fu_md5_423521_423626;
  wire [31:0] out_ui_bit_ior_expr_FU_32_32_32_31_i2_fu_md5_423521_423637;
  wire [31:0] out_ui_bit_xor_expr_FU_32_0_32_32_i0_fu_md5_423521_423619;
  wire [31:0] out_ui_bit_xor_expr_FU_32_0_32_32_i1_fu_md5_423521_423635;
  wire [31:0] out_ui_bit_xor_expr_FU_32_0_32_32_i2_fu_md5_423521_423644;
  wire [31:0] out_ui_bit_xor_expr_FU_32_32_32_33_i0_fu_md5_423521_423612;
  wire [31:0] out_ui_bit_xor_expr_FU_32_32_32_33_i1_fu_md5_423521_423621;
  wire [31:0] out_ui_bit_xor_expr_FU_32_32_32_33_i2_fu_md5_423521_423624;
  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i0_fu_md5_423521_424437;
  wire [31:0] out_ui_cond_expr_FU_32_32_32_32_34_i1_fu_md5_423521_424440;
  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i2_fu_md5_423521_424443;
  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i3_fu_md5_423521_424449;
  wire [31:0] out_ui_cond_expr_FU_32_32_32_32_34_i4_fu_md5_423521_424452;
  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i5_fu_md5_423521_424455;
  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i6_fu_md5_423521_424457;
  wire [31:0] out_ui_cond_expr_FU_32_32_32_32_34_i7_fu_md5_423521_424459;
  wire [29:0] out_ui_cond_expr_FU_32_32_32_32_34_i8_fu_md5_423521_424461;
  wire out_ui_eq_expr_FU_64_0_64_35_i0_fu_md5_423521_424277;
  wire [31:0] out_ui_fshl_expr_FU_32_32_32_32_36_i0_fu_md5_423521_423592;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i0_fu_md5_423521_424267;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i1_fu_md5_423521_424271;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i2_fu_md5_423521_424275;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i3_fu_md5_423521_424301;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_37_i4_fu_md5_423521_424358;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_38_i0_fu_md5_423521_424314;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_38_i1_fu_md5_423521_424379;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_38_i2_fu_md5_423521_424392;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_38_i3_fu_md5_423521_424405;
  wire [31:0] out_ui_lshift_expr_FU_32_0_32_39_i0_fu_md5_423521_424321;
  wire out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259;
  wire out_ui_lt_expr_FU_64_0_64_41_i0_fu_md5_423521_424293;
  wire out_ui_lt_expr_FU_64_0_64_42_i0_fu_md5_423521_424306;
  wire [31:0] out_ui_minus_expr_FU_32_32_32_43_i0_fu_md5_423521_424324;
  wire [31:0] out_ui_plus_expr_FU_32_0_32_44_i0_fu_md5_423521_424199;
  wire [31:0] out_ui_plus_expr_FU_32_0_32_45_i0_fu_md5_423521_424200;
  wire [30:0] out_ui_plus_expr_FU_32_0_32_46_i0_fu_md5_423521_424389;
  wire [30:0] out_ui_plus_expr_FU_32_0_32_47_i0_fu_md5_423521_424402;
  wire [31:0] out_ui_plus_expr_FU_32_32_32_48_i0_fu_md5_423521_423589;
  wire [31:0] out_ui_plus_expr_FU_32_32_32_48_i1_fu_md5_423521_423596;
  wire [29:0] out_ui_plus_expr_FU_32_32_32_48_i2_fu_md5_423521_424355;
  wire [30:0] out_ui_plus_expr_FU_32_32_32_48_i3_fu_md5_423521_424376;
  wire [63:0] out_ui_plus_expr_FU_64_0_64_49_i0_fu_md5_423521_423580;
  wire [3:0] out_ui_plus_expr_FU_8_0_8_50_i0_fu_md5_423521_423679;
  wire [3:0] out_ui_plus_expr_FU_8_0_8_51_i0_fu_md5_423521_423698;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_52_i0_fu_md5_423521_424204;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_53_i0_fu_md5_423521_424206;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_0_32_54_i0_fu_md5_423521_424208;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_32_32_55_i0_fu_md5_423521_423653;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_32_32_55_i1_fu_md5_423521_423718;
  wire [31:0] out_ui_pointer_plus_expr_FU_32_32_32_55_i2_fu_md5_423521_424158;
  wire [29:0] out_ui_rshift_expr_FU_32_0_32_56_i0_fu_md5_423521_424349;
  wire [29:0] out_ui_rshift_expr_FU_32_0_32_56_i1_fu_md5_423521_424353;
  wire [30:0] out_ui_rshift_expr_FU_32_0_32_57_i0_fu_md5_423521_424370;
  wire [30:0] out_ui_rshift_expr_FU_32_0_32_57_i1_fu_md5_423521_424374;
  wire [30:0] out_ui_rshift_expr_FU_32_0_32_57_i2_fu_md5_423521_424386;
  wire [30:0] out_ui_rshift_expr_FU_32_0_32_57_i3_fu_md5_423521_424399;
  wire [31:0] out_ui_ternary_plus_expr_FU_32_32_32_32_58_i0_fu_md5_423521_423600;
  wire [31:0] out_ui_view_convert_expr_FU_5_i0_fu_md5_423521_424269;
  wire [31:0] out_ui_view_convert_expr_FU_7_i0_fu_md5_423521_424273;
  wire [31:0] out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0;
  wire [31:0] out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1;
  wire [63:0] out_uu_conv_conn_obj_2_UUdata_converter_FU_uu_conv_2;
  wire [31:0] out_uu_conv_conn_obj_3_UUdata_converter_FU_uu_conv_3;
  wire [31:0] out_uu_conv_conn_obj_4_UUdata_converter_FU_uu_conv_4;
  wire [31:0] out_uu_conv_conn_obj_5_UUdata_converter_FU_uu_conv_5;
  wire [31:0] out_uu_conv_conn_obj_6_UUdata_converter_FU_uu_conv_6;
  wire [31:0] sig_out_bus_mergerMout_Wdata_ram0_;
  wire [31:0] sig_out_bus_mergerMout_addr_ram1_;
  wire [5:0] sig_out_bus_mergerMout_data_ram_size2_;
  wire sig_out_bus_mergerMout_oe_ram3_;
  wire sig_out_bus_mergerMout_we_ram4_;
  
  BMEMORY_CTRL #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_in3(6),
    .BITSIZE_out1(32),
    .BITSIZE_Min_addr_ram(32),
    .BITSIZE_Mout_addr_ram(32),
    .BITSIZE_M_Rdata_ram(32),
    .BITSIZE_Min_Wdata_ram(32),
    .BITSIZE_Mout_Wdata_ram(32),
    .BITSIZE_Min_data_ram_size(6),
    .BITSIZE_Mout_data_ram_size(6)) BMEMORY_CTRL_24_i0 (.out1(out_BMEMORY_CTRL_24_i0_BMEMORY_CTRL_24_i0),
    .Mout_oe_ram(sig_out_bus_mergerMout_oe_ram3_),
    .Mout_we_ram(sig_out_bus_mergerMout_we_ram4_),
    .Mout_addr_ram(sig_out_bus_mergerMout_addr_ram1_),
    .Mout_Wdata_ram(sig_out_bus_mergerMout_Wdata_ram0_),
    .Mout_data_ram_size(sig_out_bus_mergerMout_data_ram_size2_),
    .clock(clock),
    .in1(out_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),
    .in2(out_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),
    .in3(out_conv_out_const_1_7_6),
    .in4(out_const_2),
    .sel_LOAD(fuselector_BMEMORY_CTRL_24_i0_LOAD),
    .sel_STORE(fuselector_BMEMORY_CTRL_24_i0_STORE),
    .Min_oe_ram(Min_oe_ram),
    .Min_we_ram(Min_we_ram),
    .Min_addr_ram(Min_addr_ram),
    .M_Rdata_ram(M_Rdata_ram),
    .Min_Wdata_ram(Min_Wdata_ram),
    .Min_data_ram_size(Min_data_ram_size),
    .M_DataRdy(M_DataRdy));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_10_BMEMORY_CTRL_24_i0_1_0_0 (.out1(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_0),
    .sel(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0),
    .in1(out_reg_7_reg_7),
    .in2(out_reg_6_reg_6));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_10_BMEMORY_CTRL_24_i0_1_0_1 (.out1(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),
    .sel(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),
    .in1(out_reg_5_reg_5),
    .in2(out_reg_11_reg_11));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_10_BMEMORY_CTRL_24_i0_1_0_2 (.out1(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_2),
    .sel(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2),
    .in1(in_port_Pd501),
    .in2(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_10_BMEMORY_CTRL_24_i0_1_1_0 (.out1(out_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),
    .sel(selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),
    .in1(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),
    .in2(out_MUX_10_BMEMORY_CTRL_24_i0_1_0_2));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_29_reg_0_0_0_0 (.out1(out_MUX_29_reg_0_0_0_0),
    .sel(selector_MUX_29_reg_0_0_0_0),
    .in1(out_reg_1_reg_1),
    .in2(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_30_reg_1_0_0_0 (.out1(out_MUX_30_reg_1_0_0_0),
    .sel(selector_MUX_30_reg_1_0_0_0),
    .in1(out_reg_3_reg_3),
    .in2(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_41_reg_2_0_0_0 (.out1(out_MUX_41_reg_2_0_0_0),
    .sel(selector_MUX_41_reg_2_0_0_0),
    .in1(out_const_18),
    .in2(out_ui_plus_expr_FU_32_32_32_48_i0_fu_md5_423521_423589));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_45_reg_3_0_0_0 (.out1(out_MUX_45_reg_3_0_0_0),
    .sel(selector_MUX_45_reg_3_0_0_0),
    .in1(out_reg_2_reg_2),
    .in2(out_const_12));
  MUX_GATE #(.BITSIZE_in1(64),
    .BITSIZE_in2(64),
    .BITSIZE_out1(64)) MUX_46_reg_4_0_0_0 (.out1(out_MUX_46_reg_4_0_0_0),
    .sel(selector_MUX_46_reg_4_0_0_0),
    .in1(out_ui_plus_expr_FU_64_0_64_49_i0_fu_md5_423521_423580),
    .in2(out_uu_conv_conn_obj_2_UUdata_converter_FU_uu_conv_2));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_9_BMEMORY_CTRL_24_i0_0_0_0 (.out1(out_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),
    .sel(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),
    .in1(out_uu_conv_conn_obj_3_UUdata_converter_FU_uu_conv_3),
    .in2(out_uu_conv_conn_obj_4_UUdata_converter_FU_uu_conv_4));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_9_BMEMORY_CTRL_24_i0_0_0_1 (.out1(out_MUX_9_BMEMORY_CTRL_24_i0_0_0_1),
    .sel(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1),
    .in1(out_uu_conv_conn_obj_5_UUdata_converter_FU_uu_conv_5),
    .in2(out_uu_conv_conn_obj_6_UUdata_converter_FU_uu_conv_6));
  MUX_GATE #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) MUX_9_BMEMORY_CTRL_24_i0_0_1_0 (.out1(out_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),
    .sel(selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),
    .in1(out_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),
    .in2(out_MUX_9_BMEMORY_CTRL_24_i0_0_0_1));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_0 (.out1(out_uu_conv_conn_obj_0_UUdata_converter_FU_uu_conv_0),
    .in1(out_conv_out_const_17_31_32));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_1 (.out1(out_uu_conv_conn_obj_1_UUdata_converter_FU_uu_conv_1),
    .in1(out_conv_out_const_10_29_32));
  UUdata_converter_FU #(.BITSIZE_in1(64),
    .BITSIZE_out1(64)) UUdata_converter_FU_uu_conv_2 (.out1(out_uu_conv_conn_obj_2_UUdata_converter_FU_uu_conv_2),
    .in1(out_conv_out_const_0_1_64));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_3 (.out1(out_uu_conv_conn_obj_3_UUdata_converter_FU_uu_conv_3),
    .in1(out_ui_plus_expr_FU_32_0_32_44_i0_fu_md5_423521_424199));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_4 (.out1(out_uu_conv_conn_obj_4_UUdata_converter_FU_uu_conv_4),
    .in1(out_reg_20_reg_20));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_5 (.out1(out_uu_conv_conn_obj_5_UUdata_converter_FU_uu_conv_5),
    .in1(out_reg_21_reg_21));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) UUdata_converter_FU_uu_conv_6 (.out1(out_uu_conv_conn_obj_6_UUdata_converter_FU_uu_conv_6),
    .in1(out_reg_22_reg_22));
  ARRAY_1D_STD_BRAM #(.BITSIZE_in1(8),
    .BITSIZE_in2(32),
    .BITSIZE_in3(6),
    .BITSIZE_out1(32),
    .BITSIZE_S_addr_ram(32),
    .BITSIZE_S_Wdata_ram(32),
    .BITSIZE_Sin_Rdata_ram(32),
    .BITSIZE_Sout_Rdata_ram(32),
    .BITSIZE_S_data_ram_size(6),
    .MEMORY_INIT_file("/home/lennart/.cache/rust-hls/3fc70eef59cae6956eae65c4c245c66-tfETOMBYu9/array_ref_423728.mem"),
    .n_elements(256),
    .data_size(8),
    .address_space_begin(MEM_var_423728_423521),
    .address_space_rangesize(256),
    .BUS_PIPELINED(1),
    .BRAM_BITSIZE(32),
    .PRIVATE_MEMORY(1),
    .USE_SPARSE_MEMORY(1),
    .BITSIZE_proxy_in1(32),
    .BITSIZE_proxy_in2(32),
    .BITSIZE_proxy_in3(6),
    .BITSIZE_proxy_out1(32)) array_423728_0 (.out1(out_ARRAY_1D_STD_BRAM_0_i0_array_423728_0),
    .clock(clock),
    .reset(reset),
    .in1(8'b00000000),
    .in2(out_reg_12_reg_12),
    .in3(out_conv_out_const_1_7_6),
    .in4(out_const_2),
    .sel_LOAD(fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD),
    .sel_STORE(fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE),
    .S_oe_ram(1'b0),
    .S_we_ram(1'b0),
    .S_addr_ram(32'b00000000000000000000000000000000),
    .S_Wdata_ram(32'b00000000000000000000000000000000),
    .Sin_Rdata_ram(32'b00000000000000000000000000000000),
    .S_data_ram_size(6'b000000),
    .Sin_DataRdy(1'b0),
    .proxy_in1(32'b00000000000000000000000000000000),
    .proxy_in2(32'b00000000000000000000000000000000),
    .proxy_in3(6'b000000),
    .proxy_sel_LOAD(1'b0),
    .proxy_sel_STORE(1'b0));
  ARRAY_1D_STD_BRAM #(.BITSIZE_in1(8),
    .BITSIZE_in2(32),
    .BITSIZE_in3(6),
    .BITSIZE_out1(32),
    .BITSIZE_S_addr_ram(32),
    .BITSIZE_S_Wdata_ram(32),
    .BITSIZE_Sin_Rdata_ram(32),
    .BITSIZE_Sout_Rdata_ram(32),
    .BITSIZE_S_data_ram_size(6),
    .MEMORY_INIT_file("/home/lennart/.cache/rust-hls/3fc70eef59cae6956eae65c4c245c66-tfETOMBYu9/array_ref_424163.mem"),
    .n_elements(256),
    .data_size(8),
    .address_space_begin(MEM_var_424163_423521),
    .address_space_rangesize(256),
    .BUS_PIPELINED(1),
    .BRAM_BITSIZE(32),
    .PRIVATE_MEMORY(1),
    .USE_SPARSE_MEMORY(1),
    .BITSIZE_proxy_in1(32),
    .BITSIZE_proxy_in2(32),
    .BITSIZE_proxy_in3(6),
    .BITSIZE_proxy_out1(32)) array_424163_0 (.out1(out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0),
    .clock(clock),
    .reset(reset),
    .in1(8'b00000000),
    .in2(out_reg_13_reg_13),
    .in3(out_conv_out_const_1_7_6),
    .in4(out_const_2),
    .sel_LOAD(fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD),
    .sel_STORE(fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE),
    .S_oe_ram(1'b0),
    .S_we_ram(1'b0),
    .S_addr_ram(32'b00000000000000000000000000000000),
    .S_Wdata_ram(32'b00000000000000000000000000000000),
    .Sin_Rdata_ram(32'b00000000000000000000000000000000),
    .S_data_ram_size(6'b000000),
    .Sin_DataRdy(1'b0),
    .proxy_in1(32'b00000000000000000000000000000000),
    .proxy_in2(32'b00000000000000000000000000000000),
    .proxy_in3(6'b000000),
    .proxy_sel_LOAD(1'b0),
    .proxy_sel_STORE(1'b0));
  constant_value #(.BITSIZE_out1(1),
    .value(1'b0)) const_0 (.out1(out_const_0));
  constant_value #(.BITSIZE_out1(7),
    .value(7'b0100000)) const_1 (.out1(out_const_1));
  constant_value #(.BITSIZE_out1(29),
    .value(29'b10000001100100101010001110110)) const_10 (.out1(out_const_10));
  constant_value #(.BITSIZE_out1(31),
    .value(31'b1001100010111010110111001111111)) const_11 (.out1(out_const_11));
  constant_value #(.BITSIZE_out1(32),
    .value(32'b10011000101110101101110011111110)) const_12 (.out1(out_const_12));
  constant_value #(.BITSIZE_out1(3),
    .value(3'b101)) const_13 (.out1(out_const_13));
  constant_value #(.BITSIZE_out1(2),
    .value(2'b11)) const_14 (.out1(out_const_14));
  constant_value #(.BITSIZE_out1(4),
    .value(4'b1100)) const_15 (.out1(out_const_15));
  constant_value #(.BITSIZE_out1(6),
    .value(6'b110000)) const_16 (.out1(out_const_16));
  constant_value #(.BITSIZE_out1(31),
    .value(31'b1100111010001010010001100000001)) const_17 (.out1(out_const_17));
  constant_value #(.BITSIZE_out1(32),
    .value(32'b11101111110011011010101110001001)) const_18 (.out1(out_const_18));
  constant_value #(.BITSIZE_out1(4),
    .value(4'b1111)) const_19 (.out1(out_const_19));
  constant_value #(.BITSIZE_out1(1),
    .value(1'b1)) const_2 (.out1(out_const_2));
  constant_value #(.BITSIZE_out1(8),
    .value(8'b11111110)) const_20 (.out1(out_const_20));
  constant_value #(.BITSIZE_out1(32),
    .value(32'b11111111111111111111111111111111)) const_21 (.out1(out_const_21));
  constant_value #(.BITSIZE_out1(9),
    .value(MEM_var_423728_423521)) const_22 (.out1(out_const_22));
  constant_value #(.BITSIZE_out1(9),
    .value(MEM_var_424163_423521)) const_23 (.out1(out_const_23));
  constant_value #(.BITSIZE_out1(2),
    .value(2'b10)) const_3 (.out1(out_const_3));
  constant_value #(.BITSIZE_out1(3),
    .value(3'b100)) const_4 (.out1(out_const_4));
  constant_value #(.BITSIZE_out1(4),
    .value(4'b1000)) const_5 (.out1(out_const_5));
  constant_value #(.BITSIZE_out1(5),
    .value(5'b10000)) const_6 (.out1(out_const_6));
  constant_value #(.BITSIZE_out1(6),
    .value(6'b100000)) const_7 (.out1(out_const_7));
  constant_value #(.BITSIZE_out1(7),
    .value(7'b1000000)) const_8 (.out1(out_const_8));
  constant_value #(.BITSIZE_out1(28),
    .value(28'b1000000110010010101000111011)) const_9 (.out1(out_const_9));
  UUdata_converter_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(5)) conv_out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0_32_5 (.out1(out_conv_out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0_32_5),
    .in1(out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0));
  UUdata_converter_FU #(.BITSIZE_in1(1),
    .BITSIZE_out1(64)) conv_out_const_0_1_64 (.out1(out_conv_out_const_0_1_64),
    .in1(out_const_0));
  UUdata_converter_FU #(.BITSIZE_in1(29),
    .BITSIZE_out1(32)) conv_out_const_10_29_32 (.out1(out_conv_out_const_10_29_32),
    .in1(out_const_10));
  UUdata_converter_FU #(.BITSIZE_in1(31),
    .BITSIZE_out1(32)) conv_out_const_17_31_32 (.out1(out_conv_out_const_17_31_32),
    .in1(out_const_17));
  UUdata_converter_FU #(.BITSIZE_in1(7),
    .BITSIZE_out1(6)) conv_out_const_1_7_6 (.out1(out_conv_out_const_1_7_6),
    .in1(out_const_1));
  UUdata_converter_FU #(.BITSIZE_in1(9),
    .BITSIZE_out1(32)) conv_out_const_22_9_32 (.out1(out_conv_out_const_22_9_32),
    .in1(out_const_22));
  UUdata_converter_FU #(.BITSIZE_in1(9),
    .BITSIZE_out1(32)) conv_out_const_23_9_32 (.out1(out_conv_out_const_23_9_32),
    .in1(out_const_23));
  ui_plus_expr_FU #(.BITSIZE_in1(64),
    .BITSIZE_in2(1),
    .BITSIZE_out1(64)) fu_md5_423521_423580 (.out1(out_ui_plus_expr_FU_64_0_64_49_i0_fu_md5_423521_423580),
    .in1(out_reg_4_reg_4),
    .in2(out_const_2));
  ui_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423589 (.out1(out_ui_plus_expr_FU_32_32_32_48_i0_fu_md5_423521_423589),
    .in1(out_reg_18_reg_18),
    .in2(out_reg_2_reg_2));
  ui_fshl_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_in3(5),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_423592 (.out1(out_ui_fshl_expr_FU_32_32_32_32_36_i0_fu_md5_423521_423592),
    .in1(out_ui_plus_expr_FU_32_32_32_48_i1_fu_md5_423521_423596),
    .in2(out_ui_plus_expr_FU_32_32_32_48_i1_fu_md5_423521_423596),
    .in3(out_reg_15_reg_15));
  ui_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423596 (.out1(out_ui_plus_expr_FU_32_32_32_48_i1_fu_md5_423521_423596),
    .in1(out_reg_16_reg_16),
    .in2(out_reg_17_reg_17));
  ui_ternary_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_in3(32),
    .BITSIZE_out1(32)) fu_md5_423521_423600 (.out1(out_ui_ternary_plus_expr_FU_32_32_32_32_58_i0_fu_md5_423521_423600),
    .in1(out_reg_10_reg_10),
    .in2(out_reg_0_reg_0),
    .in3(out_BMEMORY_CTRL_24_i0_BMEMORY_CTRL_24_i0));
  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423612 (.out1(out_ui_bit_xor_expr_FU_32_32_32_33_i0_fu_md5_423521_423612),
    .in1(out_ui_bit_ior_expr_FU_32_32_32_31_i0_fu_md5_423521_423616),
    .in2(out_reg_3_reg_3));
  ui_bit_ior_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423616 (.out1(out_ui_bit_ior_expr_FU_32_32_32_31_i0_fu_md5_423521_423616),
    .in1(out_reg_2_reg_2),
    .in2(out_ui_bit_xor_expr_FU_32_0_32_32_i0_fu_md5_423521_423619));
  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423619 (.out1(out_ui_bit_xor_expr_FU_32_0_32_32_i0_fu_md5_423521_423619),
    .in1(out_reg_1_reg_1),
    .in2(out_const_21));
  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423621 (.out1(out_ui_bit_xor_expr_FU_32_32_32_33_i1_fu_md5_423521_423621),
    .in1(out_ui_bit_xor_expr_FU_32_32_32_33_i2_fu_md5_423521_423624),
    .in2(out_reg_1_reg_1));
  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423624 (.out1(out_ui_bit_xor_expr_FU_32_32_32_33_i2_fu_md5_423521_423624),
    .in1(out_reg_3_reg_3),
    .in2(out_reg_2_reg_2));
  ui_bit_ior_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423626 (.out1(out_ui_bit_ior_expr_FU_32_32_32_31_i1_fu_md5_423521_423626),
    .in1(out_ui_bit_and_expr_FU_32_32_32_26_i0_fu_md5_423521_423630),
    .in2(out_ui_bit_and_expr_FU_32_32_32_26_i1_fu_md5_423521_423632));
  ui_bit_and_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423630 (.out1(out_ui_bit_and_expr_FU_32_32_32_26_i0_fu_md5_423521_423630),
    .in1(out_reg_1_reg_1),
    .in2(out_reg_2_reg_2));
  ui_bit_and_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423632 (.out1(out_ui_bit_and_expr_FU_32_32_32_26_i1_fu_md5_423521_423632),
    .in1(out_reg_3_reg_3),
    .in2(out_ui_bit_xor_expr_FU_32_0_32_32_i1_fu_md5_423521_423635));
  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423635 (.out1(out_ui_bit_xor_expr_FU_32_0_32_32_i1_fu_md5_423521_423635),
    .in1(out_reg_1_reg_1),
    .in2(out_const_21));
  ui_bit_ior_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423637 (.out1(out_ui_bit_ior_expr_FU_32_32_32_31_i2_fu_md5_423521_423637),
    .in1(out_ui_bit_and_expr_FU_32_32_32_26_i2_fu_md5_423521_423641),
    .in2(out_ui_bit_and_expr_FU_32_32_32_26_i3_fu_md5_423521_423646));
  ui_bit_and_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423641 (.out1(out_ui_bit_and_expr_FU_32_32_32_26_i2_fu_md5_423521_423641),
    .in1(out_reg_1_reg_1),
    .in2(out_ui_bit_xor_expr_FU_32_0_32_32_i2_fu_md5_423521_423644));
  ui_bit_xor_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423644 (.out1(out_ui_bit_xor_expr_FU_32_0_32_32_i2_fu_md5_423521_423644),
    .in1(out_reg_2_reg_2),
    .in2(out_const_21));
  ui_bit_and_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_423646 (.out1(out_ui_bit_and_expr_FU_32_32_32_26_i3_fu_md5_423521_423646),
    .in1(out_reg_3_reg_3),
    .in2(out_reg_2_reg_2));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_md5_423521_423653 (.out1(out_ui_pointer_plus_expr_FU_32_32_32_55_i0_fu_md5_423521_423653),
    .in1(in_port_Pd500),
    .in2(out_ui_lshift_expr_FU_32_0_32_37_i0_fu_md5_423521_424267));
  ui_bit_and_expr_FU #(.BITSIZE_in1(4),
    .BITSIZE_in2(4),
    .BITSIZE_out1(4)) fu_md5_423521_423666 (.out1(out_ui_bit_and_expr_FU_8_0_8_27_i0_fu_md5_423521_423666),
    .in1(out_ASSIGN_UNSIGNED_FU_14_i0_fu_md5_423521_423669),
    .in2(out_const_19));
  ASSIGN_UNSIGNED_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(4)) fu_md5_423521_423669 (.out1(out_ASSIGN_UNSIGNED_FU_14_i0_fu_md5_423521_423669),
    .in1(out_ui_minus_expr_FU_32_32_32_43_i0_fu_md5_423521_424324));
  UUdata_converter_FU #(.BITSIZE_in1(64),
    .BITSIZE_out1(32)) fu_md5_423521_423673 (.out1(out_UUdata_converter_FU_13_i0_fu_md5_423521_423673),
    .in1(out_reg_4_reg_4));
  ui_bit_and_expr_FU #(.BITSIZE_in1(4),
    .BITSIZE_in2(4),
    .BITSIZE_out1(4)) fu_md5_423521_423676 (.out1(out_ui_bit_and_expr_FU_8_0_8_27_i1_fu_md5_423521_423676),
    .in1(out_ui_plus_expr_FU_8_0_8_50_i0_fu_md5_423521_423679),
    .in2(out_const_19));
  ui_plus_expr_FU #(.BITSIZE_in1(4),
    .BITSIZE_in2(3),
    .BITSIZE_out1(4)) fu_md5_423521_423679 (.out1(out_ui_plus_expr_FU_8_0_8_50_i0_fu_md5_423521_423679),
    .in1(out_ASSIGN_UNSIGNED_FU_16_i0_fu_md5_423521_423685),
    .in2(out_const_13));
  ASSIGN_UNSIGNED_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(4)) fu_md5_423521_423685 (.out1(out_ASSIGN_UNSIGNED_FU_16_i0_fu_md5_423521_423685),
    .in1(out_ui_bit_ior_concat_expr_FU_29_i2_fu_md5_423521_424317));
  UUdata_converter_FU #(.BITSIZE_in1(64),
    .BITSIZE_out1(32)) fu_md5_423521_423691 (.out1(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),
    .in1(out_reg_4_reg_4));
  ui_bit_and_expr_FU #(.BITSIZE_in1(4),
    .BITSIZE_in2(4),
    .BITSIZE_out1(4)) fu_md5_423521_423695 (.out1(out_ui_bit_and_expr_FU_8_0_8_27_i2_fu_md5_423521_423695),
    .in1(out_ui_plus_expr_FU_8_0_8_51_i0_fu_md5_423521_423698),
    .in2(out_const_19));
  ui_plus_expr_FU #(.BITSIZE_in1(4),
    .BITSIZE_in2(1),
    .BITSIZE_out1(4)) fu_md5_423521_423698 (.out1(out_ui_plus_expr_FU_8_0_8_51_i0_fu_md5_423521_423698),
    .in1(out_ASSIGN_UNSIGNED_FU_18_i0_fu_md5_423521_423704),
    .in2(out_const_2));
  ASSIGN_UNSIGNED_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(4)) fu_md5_423521_423704 (.out1(out_ASSIGN_UNSIGNED_FU_18_i0_fu_md5_423521_423704),
    .in1(out_ui_bit_ior_concat_expr_FU_30_i0_fu_md5_423521_424304));
  UUdata_converter_FU #(.BITSIZE_in1(64),
    .BITSIZE_out1(32)) fu_md5_423521_423709 (.out1(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709),
    .in1(out_reg_4_reg_4));
  UUdata_converter_FU #(.BITSIZE_in1(64),
    .BITSIZE_out1(30)) fu_md5_423521_423713 (.out1(out_UUdata_converter_FU_19_i0_fu_md5_423521_423713),
    .in1(out_reg_4_reg_4));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_md5_423521_423718 (.out1(out_ui_pointer_plus_expr_FU_32_32_32_55_i1_fu_md5_423521_423718),
    .in1(out_reg_8_reg_8),
    .in2(out_ui_lshift_expr_FU_32_0_32_37_i1_fu_md5_423521_424271));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_md5_423521_424158 (.out1(out_ui_pointer_plus_expr_FU_32_32_32_55_i2_fu_md5_423521_424158),
    .in1(out_reg_9_reg_9),
    .in2(out_ui_lshift_expr_FU_32_0_32_37_i2_fu_md5_423521_424275));
  read_cond_FU #(.BITSIZE_in1(1)) fu_md5_423521_424184 (.out1(out_read_cond_FU_22_i0_fu_md5_423521_424184),
    .in1(out_reg_14_reg_14));
  ui_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(31),
    .BITSIZE_out1(32)) fu_md5_423521_424199 (.out1(out_ui_plus_expr_FU_32_0_32_44_i0_fu_md5_423521_424199),
    .in1(out_reg_1_reg_1),
    .in2(out_const_17));
  ui_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_424200 (.out1(out_ui_plus_expr_FU_32_0_32_45_i0_fu_md5_423521_424200),
    .in1(out_reg_19_reg_19),
    .in2(out_const_18));
  ui_bit_ior_concat_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_in3(1),
    .BITSIZE_out1(32),
    .OFFSET_PARAMETER(1)) fu_md5_423521_424201 (.out1(out_ui_bit_ior_concat_expr_FU_29_i0_fu_md5_423521_424201),
    .in1(out_ui_lshift_expr_FU_32_0_32_38_i2_fu_md5_423521_424392),
    .in2(out_ui_bit_and_expr_FU_1_0_1_25_i1_fu_md5_423521_424395),
    .in3(out_const_2));
  ui_bit_ior_concat_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_in3(1),
    .BITSIZE_out1(32),
    .OFFSET_PARAMETER(1)) fu_md5_423521_424202 (.out1(out_ui_bit_ior_concat_expr_FU_29_i1_fu_md5_423521_424202),
    .in1(out_ui_lshift_expr_FU_32_0_32_38_i3_fu_md5_423521_424405),
    .in2(out_ui_bit_and_expr_FU_1_0_1_25_i2_fu_md5_423521_424408),
    .in3(out_const_2));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(3),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_md5_423521_424204 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_52_i0_fu_md5_423521_424204),
    .in1(in_port_Pd501),
    .in2(out_const_4));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(4),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_md5_423521_424206 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_53_i0_fu_md5_423521_424206),
    .in1(in_port_Pd501),
    .in2(out_const_5));
  ui_pointer_plus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(4),
    .BITSIZE_out1(32),
    .LSB_PARAMETER(0)) fu_md5_423521_424208 (.out1(out_ui_pointer_plus_expr_FU_32_0_32_54_i0_fu_md5_423521_424208),
    .in1(in_port_Pd501),
    .in2(out_const_15));
  ui_lt_expr_FU #(.BITSIZE_in1(64),
    .BITSIZE_in2(5),
    .BITSIZE_out1(1)) fu_md5_423521_424259 (.out1(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),
    .in1(out_reg_4_reg_4),
    .in2(out_const_6));
  ui_lshift_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(2),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424267 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i0_fu_md5_423521_424267),
    .in1(out_ui_cond_expr_FU_32_32_32_32_34_i8_fu_md5_423521_424461),
    .in2(out_const_3));
  ui_view_convert_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_md5_423521_424269 (.out1(out_ui_view_convert_expr_FU_5_i0_fu_md5_423521_424269),
    .in1(out_addr_expr_FU_4_i0_fu_md5_423521_424286));
  ui_lshift_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(2),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424271 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i1_fu_md5_423521_424271),
    .in1(out_ui_cond_expr_FU_32_32_32_32_34_i6_fu_md5_423521_424457),
    .in2(out_const_3));
  ui_view_convert_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_md5_423521_424273 (.out1(out_ui_view_convert_expr_FU_7_i0_fu_md5_423521_424273),
    .in1(out_addr_expr_FU_6_i0_fu_md5_423521_424290));
  ui_lshift_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(2),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424275 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i2_fu_md5_423521_424275),
    .in1(out_ui_cond_expr_FU_32_32_32_32_34_i6_fu_md5_423521_424457),
    .in2(out_const_3));
  ui_eq_expr_FU #(.BITSIZE_in1(64),
    .BITSIZE_in2(7),
    .BITSIZE_out1(1)) fu_md5_423521_424277 (.out1(out_ui_eq_expr_FU_64_0_64_35_i0_fu_md5_423521_424277),
    .in1(out_ui_plus_expr_FU_64_0_64_49_i0_fu_md5_423521_423580),
    .in2(out_const_8));
  addr_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_md5_423521_424286 (.out1(out_addr_expr_FU_4_i0_fu_md5_423521_424286),
    .in1(out_conv_out_const_22_9_32));
  addr_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) fu_md5_423521_424290 (.out1(out_addr_expr_FU_6_i0_fu_md5_423521_424290),
    .in1(out_conv_out_const_23_9_32));
  ui_lt_expr_FU #(.BITSIZE_in1(64),
    .BITSIZE_in2(6),
    .BITSIZE_out1(1)) fu_md5_423521_424293 (.out1(out_ui_lt_expr_FU_64_0_64_41_i0_fu_md5_423521_424293),
    .in1(out_reg_4_reg_4),
    .in2(out_const_7));
  ui_lshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424301 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i3_fu_md5_423521_424301),
    .in1(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709),
    .in2(out_const_3));
  ui_bit_ior_concat_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_in3(2),
    .BITSIZE_out1(32),
    .OFFSET_PARAMETER(2)) fu_md5_423521_424304 (.out1(out_ui_bit_ior_concat_expr_FU_30_i0_fu_md5_423521_424304),
    .in1(out_ui_lshift_expr_FU_32_0_32_37_i4_fu_md5_423521_424358),
    .in2(out_ui_bit_and_expr_FU_8_0_8_28_i0_fu_md5_423521_424361),
    .in3(out_const_3));
  ui_lt_expr_FU #(.BITSIZE_in1(64),
    .BITSIZE_in2(6),
    .BITSIZE_out1(1)) fu_md5_423521_424306 (.out1(out_ui_lt_expr_FU_64_0_64_42_i0_fu_md5_423521_424306),
    .in1(out_reg_4_reg_4),
    .in2(out_const_16));
  ui_lshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424314 (.out1(out_ui_lshift_expr_FU_32_0_32_38_i0_fu_md5_423521_424314),
    .in1(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),
    .in2(out_const_2));
  ui_bit_ior_concat_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_in3(1),
    .BITSIZE_out1(32),
    .OFFSET_PARAMETER(1)) fu_md5_423521_424317 (.out1(out_ui_bit_ior_concat_expr_FU_29_i2_fu_md5_423521_424317),
    .in1(out_ui_lshift_expr_FU_32_0_32_38_i1_fu_md5_423521_424379),
    .in2(out_ui_bit_and_expr_FU_1_0_1_25_i0_fu_md5_423521_424382),
    .in3(out_const_2));
  ui_lshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424321 (.out1(out_ui_lshift_expr_FU_32_0_32_39_i0_fu_md5_423521_424321),
    .in1(out_UUdata_converter_FU_13_i0_fu_md5_423521_423673),
    .in2(out_const_14));
  ui_minus_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(32),
    .BITSIZE_out1(32)) fu_md5_423521_424324 (.out1(out_ui_minus_expr_FU_32_32_32_43_i0_fu_md5_423521_424324),
    .in1(out_ui_lshift_expr_FU_32_0_32_39_i0_fu_md5_423521_424321),
    .in2(out_UUdata_converter_FU_13_i0_fu_md5_423521_423673));
  ui_rshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_out1(30),
    .PRECISION(32)) fu_md5_423521_424349 (.out1(out_ui_rshift_expr_FU_32_0_32_56_i0_fu_md5_423521_424349),
    .in1(out_ui_lshift_expr_FU_32_0_32_37_i3_fu_md5_423521_424301),
    .in2(out_const_3));
  ui_rshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_out1(30),
    .PRECISION(32)) fu_md5_423521_424353 (.out1(out_ui_rshift_expr_FU_32_0_32_56_i1_fu_md5_423521_424353),
    .in1(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709),
    .in2(out_const_3));
  ui_plus_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(30),
    .BITSIZE_out1(30)) fu_md5_423521_424355 (.out1(out_ui_plus_expr_FU_32_32_32_48_i2_fu_md5_423521_424355),
    .in1(out_ui_rshift_expr_FU_32_0_32_56_i0_fu_md5_423521_424349),
    .in2(out_ui_rshift_expr_FU_32_0_32_56_i1_fu_md5_423521_424353));
  ui_lshift_expr_FU #(.BITSIZE_in1(30),
    .BITSIZE_in2(2),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424358 (.out1(out_ui_lshift_expr_FU_32_0_32_37_i4_fu_md5_423521_424358),
    .in1(out_ui_plus_expr_FU_32_32_32_48_i2_fu_md5_423521_424355),
    .in2(out_const_3));
  ui_bit_and_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(2),
    .BITSIZE_out1(2)) fu_md5_423521_424361 (.out1(out_ui_bit_and_expr_FU_8_0_8_28_i0_fu_md5_423521_424361),
    .in1(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709),
    .in2(out_const_14));
  ui_rshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(31),
    .PRECISION(32)) fu_md5_423521_424370 (.out1(out_ui_rshift_expr_FU_32_0_32_57_i0_fu_md5_423521_424370),
    .in1(out_ui_lshift_expr_FU_32_0_32_38_i0_fu_md5_423521_424314),
    .in2(out_const_2));
  ui_rshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(31),
    .PRECISION(32)) fu_md5_423521_424374 (.out1(out_ui_rshift_expr_FU_32_0_32_57_i1_fu_md5_423521_424374),
    .in1(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),
    .in2(out_const_2));
  ui_plus_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(31),
    .BITSIZE_out1(31)) fu_md5_423521_424376 (.out1(out_ui_plus_expr_FU_32_32_32_48_i3_fu_md5_423521_424376),
    .in1(out_ui_rshift_expr_FU_32_0_32_57_i0_fu_md5_423521_424370),
    .in2(out_ui_rshift_expr_FU_32_0_32_57_i1_fu_md5_423521_424374));
  ui_lshift_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(1),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424379 (.out1(out_ui_lshift_expr_FU_32_0_32_38_i1_fu_md5_423521_424379),
    .in1(out_ui_plus_expr_FU_32_32_32_48_i3_fu_md5_423521_424376),
    .in2(out_const_2));
  ui_bit_and_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(1)) fu_md5_423521_424382 (.out1(out_ui_bit_and_expr_FU_1_0_1_25_i0_fu_md5_423521_424382),
    .in1(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),
    .in2(out_const_2));
  ui_rshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(31),
    .PRECISION(32)) fu_md5_423521_424386 (.out1(out_ui_rshift_expr_FU_32_0_32_57_i2_fu_md5_423521_424386),
    .in1(out_reg_2_reg_2),
    .in2(out_const_2));
  ui_plus_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(31),
    .BITSIZE_out1(31)) fu_md5_423521_424389 (.out1(out_ui_plus_expr_FU_32_0_32_46_i0_fu_md5_423521_424389),
    .in1(out_ui_rshift_expr_FU_32_0_32_57_i2_fu_md5_423521_424386),
    .in2(out_const_11));
  ui_lshift_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(1),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424392 (.out1(out_ui_lshift_expr_FU_32_0_32_38_i2_fu_md5_423521_424392),
    .in1(out_ui_plus_expr_FU_32_0_32_46_i0_fu_md5_423521_424389),
    .in2(out_const_2));
  ui_bit_and_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(1)) fu_md5_423521_424395 (.out1(out_ui_bit_and_expr_FU_1_0_1_25_i1_fu_md5_423521_424395),
    .in1(out_reg_2_reg_2),
    .in2(out_const_2));
  ui_rshift_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(31),
    .PRECISION(32)) fu_md5_423521_424399 (.out1(out_ui_rshift_expr_FU_32_0_32_57_i3_fu_md5_423521_424399),
    .in1(out_reg_3_reg_3),
    .in2(out_const_2));
  ui_plus_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(28),
    .BITSIZE_out1(31)) fu_md5_423521_424402 (.out1(out_ui_plus_expr_FU_32_0_32_47_i0_fu_md5_423521_424402),
    .in1(out_ui_rshift_expr_FU_32_0_32_57_i3_fu_md5_423521_424399),
    .in2(out_const_9));
  ui_lshift_expr_FU #(.BITSIZE_in1(31),
    .BITSIZE_in2(1),
    .BITSIZE_out1(32),
    .PRECISION(32)) fu_md5_423521_424405 (.out1(out_ui_lshift_expr_FU_32_0_32_38_i3_fu_md5_423521_424405),
    .in1(out_ui_plus_expr_FU_32_0_32_47_i0_fu_md5_423521_424402),
    .in2(out_const_2));
  ui_bit_and_expr_FU #(.BITSIZE_in1(32),
    .BITSIZE_in2(1),
    .BITSIZE_out1(1)) fu_md5_423521_424408 (.out1(out_ui_bit_and_expr_FU_1_0_1_25_i2_fu_md5_423521_424408),
    .in1(out_reg_3_reg_3),
    .in2(out_const_2));
  lut_expr_FU #(.BITSIZE_in1(5),
    .BITSIZE_out1(1)) fu_md5_423521_424431 (.out1(out_lut_expr_FU_20_i0_fu_md5_423521_424431),
    .in1(out_const_6),
    .in2(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),
    .in3(out_ui_lt_expr_FU_64_0_64_41_i0_fu_md5_423521_424293),
    .in4(out_ui_lt_expr_FU_64_0_64_42_i0_fu_md5_423521_424306),
    .in5(1'b0),
    .in6(1'b0),
    .in7(1'b0),
    .in8(1'b0),
    .in9(1'b0));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(30),
    .BITSIZE_in3(32),
    .BITSIZE_out1(30)) fu_md5_423521_424437 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i0_fu_md5_423521_424437),
    .in1(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),
    .in2(out_UUdata_converter_FU_19_i0_fu_md5_423521_423713),
    .in3(out_UUdata_converter_FU_17_i0_fu_md5_423521_423709));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(32),
    .BITSIZE_in3(32),
    .BITSIZE_out1(32)) fu_md5_423521_424440 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i1_fu_md5_423521_424440),
    .in1(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),
    .in2(out_ui_bit_ior_expr_FU_32_32_32_31_i2_fu_md5_423521_423637),
    .in3(out_ui_bit_ior_expr_FU_32_32_32_31_i1_fu_md5_423521_423626));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(30),
    .BITSIZE_in3(4),
    .BITSIZE_out1(30)) fu_md5_423521_424443 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i2_fu_md5_423521_424443),
    .in1(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),
    .in2(out_UUdata_converter_FU_19_i0_fu_md5_423521_423713),
    .in3(out_ui_bit_and_expr_FU_8_0_8_27_i2_fu_md5_423521_423695));
  lut_expr_FU #(.BITSIZE_in1(8),
    .BITSIZE_out1(1)) fu_md5_423521_424446 (.out1(out_lut_expr_FU_21_i0_fu_md5_423521_424446),
    .in1(out_const_20),
    .in2(out_ui_lt_expr_FU_64_0_64_40_i0_fu_md5_423521_424259),
    .in3(out_ui_lt_expr_FU_64_0_64_41_i0_fu_md5_423521_424293),
    .in4(out_ui_lt_expr_FU_64_0_64_42_i0_fu_md5_423521_424306),
    .in5(1'b0),
    .in6(1'b0),
    .in7(1'b0),
    .in8(1'b0),
    .in9(1'b0));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(32),
    .BITSIZE_in3(30),
    .BITSIZE_out1(30)) fu_md5_423521_424449 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i3_fu_md5_423521_424449),
    .in1(out_lut_expr_FU_20_i0_fu_md5_423521_424431),
    .in2(out_UUdata_converter_FU_15_i0_fu_md5_423521_423691),
    .in3(out_ui_cond_expr_FU_32_32_32_32_34_i0_fu_md5_423521_424437));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(32),
    .BITSIZE_in3(32),
    .BITSIZE_out1(32)) fu_md5_423521_424452 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i4_fu_md5_423521_424452),
    .in1(out_lut_expr_FU_20_i0_fu_md5_423521_424431),
    .in2(out_ui_bit_xor_expr_FU_32_32_32_33_i1_fu_md5_423521_423621),
    .in3(out_ui_cond_expr_FU_32_32_32_32_34_i1_fu_md5_423521_424440));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(4),
    .BITSIZE_in3(30),
    .BITSIZE_out1(30)) fu_md5_423521_424455 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i5_fu_md5_423521_424455),
    .in1(out_lut_expr_FU_20_i0_fu_md5_423521_424431),
    .in2(out_ui_bit_and_expr_FU_8_0_8_27_i1_fu_md5_423521_423676),
    .in3(out_ui_cond_expr_FU_32_32_32_32_34_i2_fu_md5_423521_424443));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(30),
    .BITSIZE_in3(32),
    .BITSIZE_out1(30)) fu_md5_423521_424457 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i6_fu_md5_423521_424457),
    .in1(out_lut_expr_FU_21_i0_fu_md5_423521_424446),
    .in2(out_ui_cond_expr_FU_32_32_32_32_34_i3_fu_md5_423521_424449),
    .in3(out_UUdata_converter_FU_13_i0_fu_md5_423521_423673));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(32),
    .BITSIZE_in3(32),
    .BITSIZE_out1(32)) fu_md5_423521_424459 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i7_fu_md5_423521_424459),
    .in1(out_lut_expr_FU_21_i0_fu_md5_423521_424446),
    .in2(out_ui_cond_expr_FU_32_32_32_32_34_i4_fu_md5_423521_424452),
    .in3(out_ui_bit_xor_expr_FU_32_32_32_33_i0_fu_md5_423521_423612));
  ui_cond_expr_FU #(.BITSIZE_in1(1),
    .BITSIZE_in2(30),
    .BITSIZE_in3(4),
    .BITSIZE_out1(30)) fu_md5_423521_424461 (.out1(out_ui_cond_expr_FU_32_32_32_32_34_i8_fu_md5_423521_424461),
    .in1(out_lut_expr_FU_21_i0_fu_md5_423521_424446),
    .in2(out_ui_cond_expr_FU_32_32_32_32_34_i5_fu_md5_423521_424455),
    .in3(out_ui_bit_and_expr_FU_8_0_8_27_i0_fu_md5_423521_423666));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_0 (.out1(out_reg_0_reg_0),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_29_reg_0_0_0_0),
    .wenable(wrenable_reg_0));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_1 (.out1(out_reg_1_reg_1),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_30_reg_1_0_0_0),
    .wenable(wrenable_reg_1));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_10 (.out1(out_reg_10_reg_10),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_cond_expr_FU_32_32_32_32_34_i7_fu_md5_423521_424459),
    .wenable(wrenable_reg_10));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_11 (.out1(out_reg_11_reg_11),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_32_32_55_i0_fu_md5_423521_423653),
    .wenable(wrenable_reg_11));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_12 (.out1(out_reg_12_reg_12),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_32_32_55_i1_fu_md5_423521_423718),
    .wenable(wrenable_reg_12));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_13 (.out1(out_reg_13_reg_13),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_32_32_55_i2_fu_md5_423521_424158),
    .wenable(wrenable_reg_13));
  register_SE #(.BITSIZE_in1(1),
    .BITSIZE_out1(1)) reg_14 (.out1(out_reg_14_reg_14),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_eq_expr_FU_64_0_64_35_i0_fu_md5_423521_424277),
    .wenable(wrenable_reg_14));
  register_STD #(.BITSIZE_in1(5),
    .BITSIZE_out1(5)) reg_15 (.out1(out_reg_15_reg_15),
    .clock(clock),
    .reset(reset),
    .in1(out_conv_out_ARRAY_1D_STD_BRAM_1_i0_array_424163_0_32_5),
    .wenable(wrenable_reg_15));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_16 (.out1(out_reg_16_reg_16),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_ternary_plus_expr_FU_32_32_32_32_58_i0_fu_md5_423521_423600),
    .wenable(wrenable_reg_16));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_17 (.out1(out_reg_17_reg_17),
    .clock(clock),
    .reset(reset),
    .in1(out_ARRAY_1D_STD_BRAM_0_i0_array_423728_0),
    .wenable(wrenable_reg_17));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_18 (.out1(out_reg_18_reg_18),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_fshl_expr_FU_32_32_32_32_36_i0_fu_md5_423521_423592),
    .wenable(wrenable_reg_18));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_19 (.out1(out_reg_19_reg_19),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_plus_expr_FU_32_32_32_48_i0_fu_md5_423521_423589),
    .wenable(wrenable_reg_19));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_2 (.out1(out_reg_2_reg_2),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_41_reg_2_0_0_0),
    .wenable(wrenable_reg_2));
  register_STD #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_20 (.out1(out_reg_20_reg_20),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_plus_expr_FU_32_0_32_45_i0_fu_md5_423521_424200),
    .wenable(wrenable_reg_20));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_21 (.out1(out_reg_21_reg_21),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_bit_ior_concat_expr_FU_29_i0_fu_md5_423521_424201),
    .wenable(wrenable_reg_21));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_22 (.out1(out_reg_22_reg_22),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_bit_ior_concat_expr_FU_29_i1_fu_md5_423521_424202),
    .wenable(wrenable_reg_22));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_3 (.out1(out_reg_3_reg_3),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_45_reg_3_0_0_0),
    .wenable(wrenable_reg_3));
  register_SE #(.BITSIZE_in1(64),
    .BITSIZE_out1(64)) reg_4 (.out1(out_reg_4_reg_4),
    .clock(clock),
    .reset(reset),
    .in1(out_MUX_46_reg_4_0_0_0),
    .wenable(wrenable_reg_4));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_5 (.out1(out_reg_5_reg_5),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_0_32_52_i0_fu_md5_423521_424204),
    .wenable(wrenable_reg_5));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_6 (.out1(out_reg_6_reg_6),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_0_32_53_i0_fu_md5_423521_424206),
    .wenable(wrenable_reg_6));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_7 (.out1(out_reg_7_reg_7),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_pointer_plus_expr_FU_32_0_32_54_i0_fu_md5_423521_424208),
    .wenable(wrenable_reg_7));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_8 (.out1(out_reg_8_reg_8),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_view_convert_expr_FU_5_i0_fu_md5_423521_424269),
    .wenable(wrenable_reg_8));
  register_SE #(.BITSIZE_in1(32),
    .BITSIZE_out1(32)) reg_9 (.out1(out_reg_9_reg_9),
    .clock(clock),
    .reset(reset),
    .in1(out_ui_view_convert_expr_FU_7_i0_fu_md5_423521_424273),
    .wenable(wrenable_reg_9));
  // io-signal post fix
  assign Mout_oe_ram = sig_out_bus_mergerMout_oe_ram3_;
  assign Mout_we_ram = sig_out_bus_mergerMout_we_ram4_;
  assign Mout_addr_ram = sig_out_bus_mergerMout_addr_ram1_;
  assign Mout_Wdata_ram = sig_out_bus_mergerMout_Wdata_ram0_;
  assign Mout_data_ram_size = sig_out_bus_mergerMout_data_ram_size2_;
  assign OUT_CONDITION_md5_423521_424184 = out_read_cond_FU_22_i0_fu_md5_423521_424184;

endmodule

// FSM based controller description for md5
// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
// Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
`timescale 1ns / 1ps
module controller_md5(done_port,
  fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD,
  fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE,
  fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD,
  fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE,
  fuselector_BMEMORY_CTRL_24_i0_LOAD,
  fuselector_BMEMORY_CTRL_24_i0_STORE,
  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0,
  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1,
  selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2,
  selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0,
  selector_MUX_29_reg_0_0_0_0,
  selector_MUX_30_reg_1_0_0_0,
  selector_MUX_41_reg_2_0_0_0,
  selector_MUX_45_reg_3_0_0_0,
  selector_MUX_46_reg_4_0_0_0,
  selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0,
  selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1,
  selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0,
  wrenable_reg_0,
  wrenable_reg_1,
  wrenable_reg_10,
  wrenable_reg_11,
  wrenable_reg_12,
  wrenable_reg_13,
  wrenable_reg_14,
  wrenable_reg_15,
  wrenable_reg_16,
  wrenable_reg_17,
  wrenable_reg_18,
  wrenable_reg_19,
  wrenable_reg_2,
  wrenable_reg_20,
  wrenable_reg_21,
  wrenable_reg_22,
  wrenable_reg_3,
  wrenable_reg_4,
  wrenable_reg_5,
  wrenable_reg_6,
  wrenable_reg_7,
  wrenable_reg_8,
  wrenable_reg_9,
  OUT_CONDITION_md5_423521_424184,
  clock,
  reset,
  start_port);
  // IN
  input OUT_CONDITION_md5_423521_424184;
  input clock;
  input reset;
  input start_port;
  // OUT
  output done_port;
  output fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD;
  output fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE;
  output fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD;
  output fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE;
  output fuselector_BMEMORY_CTRL_24_i0_LOAD;
  output fuselector_BMEMORY_CTRL_24_i0_STORE;
  output selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;
  output selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;
  output selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;
  output selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;
  output selector_MUX_29_reg_0_0_0_0;
  output selector_MUX_30_reg_1_0_0_0;
  output selector_MUX_41_reg_2_0_0_0;
  output selector_MUX_45_reg_3_0_0_0;
  output selector_MUX_46_reg_4_0_0_0;
  output selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;
  output selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;
  output selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;
  output wrenable_reg_0;
  output wrenable_reg_1;
  output wrenable_reg_10;
  output wrenable_reg_11;
  output wrenable_reg_12;
  output wrenable_reg_13;
  output wrenable_reg_14;
  output wrenable_reg_15;
  output wrenable_reg_16;
  output wrenable_reg_17;
  output wrenable_reg_18;
  output wrenable_reg_19;
  output wrenable_reg_2;
  output wrenable_reg_20;
  output wrenable_reg_21;
  output wrenable_reg_22;
  output wrenable_reg_3;
  output wrenable_reg_4;
  output wrenable_reg_5;
  output wrenable_reg_6;
  output wrenable_reg_7;
  output wrenable_reg_8;
  output wrenable_reg_9;
  parameter [3:0] S_0 = 4'd0,
    S_1 = 4'd1,
    S_2 = 4'd2,
    S_3 = 4'd3,
    S_4 = 4'd4,
    S_5 = 4'd5,
    S_6 = 4'd6,
    S_7 = 4'd7,
    S_8 = 4'd8,
    S_9 = 4'd9,
    S_10 = 4'd10;
  reg [3:0] _present_state=S_0, _next_state;
  reg done_port;
  reg fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD;
  reg fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE;
  reg fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD;
  reg fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE;
  reg fuselector_BMEMORY_CTRL_24_i0_LOAD;
  reg fuselector_BMEMORY_CTRL_24_i0_STORE;
  reg selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;
  reg selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;
  reg selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;
  reg selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;
  reg selector_MUX_29_reg_0_0_0_0;
  reg selector_MUX_30_reg_1_0_0_0;
  reg selector_MUX_41_reg_2_0_0_0;
  reg selector_MUX_45_reg_3_0_0_0;
  reg selector_MUX_46_reg_4_0_0_0;
  reg selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;
  reg selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;
  reg selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;
  reg wrenable_reg_0;
  reg wrenable_reg_1;
  reg wrenable_reg_10;
  reg wrenable_reg_11;
  reg wrenable_reg_12;
  reg wrenable_reg_13;
  reg wrenable_reg_14;
  reg wrenable_reg_15;
  reg wrenable_reg_16;
  reg wrenable_reg_17;
  reg wrenable_reg_18;
  reg wrenable_reg_19;
  reg wrenable_reg_2;
  reg wrenable_reg_20;
  reg wrenable_reg_21;
  reg wrenable_reg_22;
  reg wrenable_reg_3;
  reg wrenable_reg_4;
  reg wrenable_reg_5;
  reg wrenable_reg_6;
  reg wrenable_reg_7;
  reg wrenable_reg_8;
  reg wrenable_reg_9;
  
  always @(posedge clock)
    if (reset == 1'b0) _present_state <= S_0;
    else _present_state <= _next_state;
  
  always @(*)
  begin
    done_port = 1'b0;
    fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD = 1'b0;
    fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE = 1'b0;
    fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD = 1'b0;
    fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE = 1'b0;
    fuselector_BMEMORY_CTRL_24_i0_LOAD = 1'b0;
    fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b0;
    selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0 = 1'b0;
    selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1 = 1'b0;
    selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2 = 1'b0;
    selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0 = 1'b0;
    selector_MUX_29_reg_0_0_0_0 = 1'b0;
    selector_MUX_30_reg_1_0_0_0 = 1'b0;
    selector_MUX_41_reg_2_0_0_0 = 1'b0;
    selector_MUX_45_reg_3_0_0_0 = 1'b0;
    selector_MUX_46_reg_4_0_0_0 = 1'b0;
    selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0 = 1'b0;
    selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1 = 1'b0;
    selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0 = 1'b0;
    wrenable_reg_0 = 1'b0;
    wrenable_reg_1 = 1'b0;
    wrenable_reg_10 = 1'b0;
    wrenable_reg_11 = 1'b0;
    wrenable_reg_12 = 1'b0;
    wrenable_reg_13 = 1'b0;
    wrenable_reg_14 = 1'b0;
    wrenable_reg_15 = 1'b0;
    wrenable_reg_16 = 1'b0;
    wrenable_reg_17 = 1'b0;
    wrenable_reg_18 = 1'b0;
    wrenable_reg_19 = 1'b0;
    wrenable_reg_2 = 1'b0;
    wrenable_reg_20 = 1'b0;
    wrenable_reg_21 = 1'b0;
    wrenable_reg_22 = 1'b0;
    wrenable_reg_3 = 1'b0;
    wrenable_reg_4 = 1'b0;
    wrenable_reg_5 = 1'b0;
    wrenable_reg_6 = 1'b0;
    wrenable_reg_7 = 1'b0;
    wrenable_reg_8 = 1'b0;
    wrenable_reg_9 = 1'b0;
    case (_present_state)
      S_0 :
        if(start_port == 1'b1)
        begin
          selector_MUX_41_reg_2_0_0_0 = 1'b1;
          wrenable_reg_0 = 1'b1;
          wrenable_reg_1 = 1'b1;
          wrenable_reg_2 = 1'b1;
          wrenable_reg_3 = 1'b1;
          wrenable_reg_4 = 1'b1;
          wrenable_reg_5 = 1'b1;
          wrenable_reg_6 = 1'b1;
          wrenable_reg_7 = 1'b1;
          wrenable_reg_8 = 1'b1;
          wrenable_reg_9 = 1'b1;
          _next_state = S_1;
        end
        else
        begin
          _next_state = S_0;
        end
      S_1 :
        begin
          selector_MUX_46_reg_4_0_0_0 = 1'b1;
          wrenable_reg_10 = 1'b1;
          wrenable_reg_11 = 1'b1;
          wrenable_reg_12 = 1'b1;
          wrenable_reg_13 = 1'b1;
          wrenable_reg_14 = 1'b1;
          wrenable_reg_4 = 1'b1;
          _next_state = S_2;
        end
      S_2 :
        begin
          fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD = 1'b1;
          fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD = 1'b1;
          fuselector_BMEMORY_CTRL_24_i0_LOAD = 1'b1;
          selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0 = 1'b1;
          _next_state = S_3;
        end
      S_3 :
        begin
          wrenable_reg_15 = 1'b1;
          wrenable_reg_16 = 1'b1;
          wrenable_reg_17 = 1'b1;
          _next_state = S_4;
        end
      S_4 :
        begin
          wrenable_reg_18 = 1'b1;
          _next_state = S_5;
        end
      S_5 :
        begin
          selector_MUX_29_reg_0_0_0_0 = 1'b1;
          selector_MUX_30_reg_1_0_0_0 = 1'b1;
          selector_MUX_45_reg_3_0_0_0 = 1'b1;
          wrenable_reg_0 = 1'b1;
          wrenable_reg_1 = 1'b1;
          wrenable_reg_19 = 1'b1;
          wrenable_reg_2 = 1'b1;
          wrenable_reg_3 = 1'b1;
          if (OUT_CONDITION_md5_423521_424184 == 1'b1)
            begin
              _next_state = S_6;
              selector_MUX_29_reg_0_0_0_0 = 1'b0;
              selector_MUX_30_reg_1_0_0_0 = 1'b0;
              selector_MUX_45_reg_3_0_0_0 = 1'b0;
              wrenable_reg_0 = 1'b0;
              wrenable_reg_1 = 1'b0;
              wrenable_reg_2 = 1'b0;
              wrenable_reg_3 = 1'b0;
            end
          else
            begin
              _next_state = S_1;
              wrenable_reg_19 = 1'b0;
            end
        end
      S_6 :
        begin
          fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b1;
          selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2 = 1'b1;
          selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0 = 1'b1;
          selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0 = 1'b1;
          wrenable_reg_20 = 1'b1;
          wrenable_reg_21 = 1'b1;
          wrenable_reg_22 = 1'b1;
          _next_state = S_7;
        end
      S_7 :
        begin
          fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b1;
          selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1 = 1'b1;
          selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0 = 1'b1;
          selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0 = 1'b1;
          _next_state = S_8;
        end
      S_8 :
        begin
          fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b1;
          selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1 = 1'b1;
          _next_state = S_9;
        end
      S_9 :
        begin
          fuselector_BMEMORY_CTRL_24_i0_STORE = 1'b1;
          selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0 = 1'b1;
          _next_state = S_10;
          done_port = 1'b1;
        end
      S_10 :
        begin
          _next_state = S_0;
        end
      default :
        begin
          _next_state = S_0;
        end
    endcase
  end
endmodule

// This component is part of the BAMBU/PANDA IP LIBRARY
// Copyright (C) 2004-2023 Politecnico di Milano
// Author(s): Marco Lattuada <marco.lattuada@polimi.it>
// License: PANDA_LGPLv3
`timescale 1ns / 1ps
module flipflop_AR(clock,
  reset,
  in1,
  out1);
  parameter BITSIZE_in1=1,
    BITSIZE_out1=1;
  // IN
  input clock;
  input reset;
  input in1;
  // OUT
  output out1;
  
  reg reg_out1 =0;
  assign out1 = reg_out1;
  always @(posedge clock )
    if (reset == 1'b0)
      reg_out1 <= {BITSIZE_out1{1'b0}};
    else
      reg_out1 <= in1;
endmodule

// Top component for md5
// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
// Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
`timescale 1ns / 1ps
module _md5(clock,
  reset,
  start_port,
  done_port,
  Pd500,
  Pd501,
  M_Rdata_ram,
  M_DataRdy,
  Min_oe_ram,
  Min_we_ram,
  Min_addr_ram,
  Min_Wdata_ram,
  Min_data_ram_size,
  Mout_oe_ram,
  Mout_we_ram,
  Mout_addr_ram,
  Mout_Wdata_ram,
  Mout_data_ram_size);
  // IN
  input clock;
  input reset;
  input start_port;
  input [31:0] Pd500;
  input [31:0] Pd501;
  input [31:0] M_Rdata_ram;
  input M_DataRdy;
  input Min_oe_ram;
  input Min_we_ram;
  input [31:0] Min_addr_ram;
  input [31:0] Min_Wdata_ram;
  input [5:0] Min_data_ram_size;
  // OUT
  output done_port;
  output Mout_oe_ram;
  output Mout_we_ram;
  output [31:0] Mout_addr_ram;
  output [31:0] Mout_Wdata_ram;
  output [5:0] Mout_data_ram_size;
  // Component and signal declarations
  wire OUT_CONDITION_md5_423521_424184;
  wire done_delayed_REG_signal_in;
  wire done_delayed_REG_signal_out;
  wire fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD;
  wire fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE;
  wire fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD;
  wire fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE;
  wire fuselector_BMEMORY_CTRL_24_i0_LOAD;
  wire fuselector_BMEMORY_CTRL_24_i0_STORE;
  wire selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0;
  wire selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1;
  wire selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2;
  wire selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0;
  wire selector_MUX_29_reg_0_0_0_0;
  wire selector_MUX_30_reg_1_0_0_0;
  wire selector_MUX_41_reg_2_0_0_0;
  wire selector_MUX_45_reg_3_0_0_0;
  wire selector_MUX_46_reg_4_0_0_0;
  wire selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0;
  wire selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1;
  wire selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0;
  wire wrenable_reg_0;
  wire wrenable_reg_1;
  wire wrenable_reg_10;
  wire wrenable_reg_11;
  wire wrenable_reg_12;
  wire wrenable_reg_13;
  wire wrenable_reg_14;
  wire wrenable_reg_15;
  wire wrenable_reg_16;
  wire wrenable_reg_17;
  wire wrenable_reg_18;
  wire wrenable_reg_19;
  wire wrenable_reg_2;
  wire wrenable_reg_20;
  wire wrenable_reg_21;
  wire wrenable_reg_22;
  wire wrenable_reg_3;
  wire wrenable_reg_4;
  wire wrenable_reg_5;
  wire wrenable_reg_6;
  wire wrenable_reg_7;
  wire wrenable_reg_8;
  wire wrenable_reg_9;
  
  controller_md5 Controller_i (.done_port(done_delayed_REG_signal_in),
    .fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD(fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD),
    .fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE(fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE),
    .fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD(fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD),
    .fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE(fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE),
    .fuselector_BMEMORY_CTRL_24_i0_LOAD(fuselector_BMEMORY_CTRL_24_i0_LOAD),
    .fuselector_BMEMORY_CTRL_24_i0_STORE(fuselector_BMEMORY_CTRL_24_i0_STORE),
    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0),
    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),
    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2),
    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0(selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),
    .selector_MUX_29_reg_0_0_0_0(selector_MUX_29_reg_0_0_0_0),
    .selector_MUX_30_reg_1_0_0_0(selector_MUX_30_reg_1_0_0_0),
    .selector_MUX_41_reg_2_0_0_0(selector_MUX_41_reg_2_0_0_0),
    .selector_MUX_45_reg_3_0_0_0(selector_MUX_45_reg_3_0_0_0),
    .selector_MUX_46_reg_4_0_0_0(selector_MUX_46_reg_4_0_0_0),
    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),
    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1),
    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0(selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),
    .wrenable_reg_0(wrenable_reg_0),
    .wrenable_reg_1(wrenable_reg_1),
    .wrenable_reg_10(wrenable_reg_10),
    .wrenable_reg_11(wrenable_reg_11),
    .wrenable_reg_12(wrenable_reg_12),
    .wrenable_reg_13(wrenable_reg_13),
    .wrenable_reg_14(wrenable_reg_14),
    .wrenable_reg_15(wrenable_reg_15),
    .wrenable_reg_16(wrenable_reg_16),
    .wrenable_reg_17(wrenable_reg_17),
    .wrenable_reg_18(wrenable_reg_18),
    .wrenable_reg_19(wrenable_reg_19),
    .wrenable_reg_2(wrenable_reg_2),
    .wrenable_reg_20(wrenable_reg_20),
    .wrenable_reg_21(wrenable_reg_21),
    .wrenable_reg_22(wrenable_reg_22),
    .wrenable_reg_3(wrenable_reg_3),
    .wrenable_reg_4(wrenable_reg_4),
    .wrenable_reg_5(wrenable_reg_5),
    .wrenable_reg_6(wrenable_reg_6),
    .wrenable_reg_7(wrenable_reg_7),
    .wrenable_reg_8(wrenable_reg_8),
    .wrenable_reg_9(wrenable_reg_9),
    .OUT_CONDITION_md5_423521_424184(OUT_CONDITION_md5_423521_424184),
    .clock(clock),
    .reset(reset),
    .start_port(start_port));
  datapath_md5 #(.MEM_var_423728_423521(256),
    .MEM_var_424163_423521(256)) Datapath_i (.Mout_oe_ram(Mout_oe_ram),
    .Mout_we_ram(Mout_we_ram),
    .Mout_addr_ram(Mout_addr_ram),
    .Mout_Wdata_ram(Mout_Wdata_ram),
    .Mout_data_ram_size(Mout_data_ram_size),
    .OUT_CONDITION_md5_423521_424184(OUT_CONDITION_md5_423521_424184),
    .clock(clock),
    .reset(reset),
    .in_port_Pd500(Pd500),
    .in_port_Pd501(Pd501),
    .M_Rdata_ram(M_Rdata_ram),
    .M_DataRdy(M_DataRdy),
    .Min_oe_ram(Min_oe_ram),
    .Min_we_ram(Min_we_ram),
    .Min_addr_ram(Min_addr_ram),
    .Min_Wdata_ram(Min_Wdata_ram),
    .Min_data_ram_size(Min_data_ram_size),
    .fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD(fuselector_ARRAY_1D_STD_BRAM_0_i0_LOAD),
    .fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE(fuselector_ARRAY_1D_STD_BRAM_0_i0_STORE),
    .fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD(fuselector_ARRAY_1D_STD_BRAM_1_i0_LOAD),
    .fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE(fuselector_ARRAY_1D_STD_BRAM_1_i0_STORE),
    .fuselector_BMEMORY_CTRL_24_i0_LOAD(fuselector_BMEMORY_CTRL_24_i0_LOAD),
    .fuselector_BMEMORY_CTRL_24_i0_STORE(fuselector_BMEMORY_CTRL_24_i0_STORE),
    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_0),
    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_1),
    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2(selector_MUX_10_BMEMORY_CTRL_24_i0_1_0_2),
    .selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0(selector_MUX_10_BMEMORY_CTRL_24_i0_1_1_0),
    .selector_MUX_29_reg_0_0_0_0(selector_MUX_29_reg_0_0_0_0),
    .selector_MUX_30_reg_1_0_0_0(selector_MUX_30_reg_1_0_0_0),
    .selector_MUX_41_reg_2_0_0_0(selector_MUX_41_reg_2_0_0_0),
    .selector_MUX_45_reg_3_0_0_0(selector_MUX_45_reg_3_0_0_0),
    .selector_MUX_46_reg_4_0_0_0(selector_MUX_46_reg_4_0_0_0),
    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_0),
    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1(selector_MUX_9_BMEMORY_CTRL_24_i0_0_0_1),
    .selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0(selector_MUX_9_BMEMORY_CTRL_24_i0_0_1_0),
    .wrenable_reg_0(wrenable_reg_0),
    .wrenable_reg_1(wrenable_reg_1),
    .wrenable_reg_10(wrenable_reg_10),
    .wrenable_reg_11(wrenable_reg_11),
    .wrenable_reg_12(wrenable_reg_12),
    .wrenable_reg_13(wrenable_reg_13),
    .wrenable_reg_14(wrenable_reg_14),
    .wrenable_reg_15(wrenable_reg_15),
    .wrenable_reg_16(wrenable_reg_16),
    .wrenable_reg_17(wrenable_reg_17),
    .wrenable_reg_18(wrenable_reg_18),
    .wrenable_reg_19(wrenable_reg_19),
    .wrenable_reg_2(wrenable_reg_2),
    .wrenable_reg_20(wrenable_reg_20),
    .wrenable_reg_21(wrenable_reg_21),
    .wrenable_reg_22(wrenable_reg_22),
    .wrenable_reg_3(wrenable_reg_3),
    .wrenable_reg_4(wrenable_reg_4),
    .wrenable_reg_5(wrenable_reg_5),
    .wrenable_reg_6(wrenable_reg_6),
    .wrenable_reg_7(wrenable_reg_7),
    .wrenable_reg_8(wrenable_reg_8),
    .wrenable_reg_9(wrenable_reg_9));
  flipflop_AR #(.BITSIZE_in1(1),
    .BITSIZE_out1(1)) done_delayed_REG (.out1(done_delayed_REG_signal_out),
    .clock(clock),
    .reset(reset),
    .in1(done_delayed_REG_signal_in));
  // io-signal post fix
  assign done_port = done_delayed_REG_signal_out;

endmodule

// Minimal interface for function: md5
// This component has been derived from the input source code and so it does not fall under the copyright of PandA framework, but it follows the input source code copyright, and may be aggregated with components of the BAMBU/PANDA IP LIBRARY.
// Author(s): Component automatically generated by bambu
// License: THIS COMPONENT IS PROVIDED "AS IS" AND WITHOUT ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.
`timescale 1ns / 1ps
module md5(clk,
  reset,
  start_port,
  Pd500,
  Pd501,
  M_Rdata_ram,
  M_DataRdy,
  done_port,
  Mout_oe_ram,
  Mout_we_ram,
  Mout_addr_ram,
  Mout_Wdata_ram,
  Mout_data_ram_size);
  // IN
  input clk;
  input reset;
  input start_port;
  input [31:0] Pd500;
  input [31:0] Pd501;
  input [31:0] M_Rdata_ram;
  input M_DataRdy;
  // OUT
  output done_port;
  output Mout_oe_ram;
  output Mout_we_ram;
  output [31:0] Mout_addr_ram;
  output [31:0] Mout_Wdata_ram;
  output [5:0] Mout_data_ram_size;
  // Component and signal declarations
  
  _md5 _md5_i0 (.done_port(done_port),
    .Mout_oe_ram(Mout_oe_ram),
    .Mout_we_ram(Mout_we_ram),
    .Mout_addr_ram(Mout_addr_ram),
    .Mout_Wdata_ram(Mout_Wdata_ram),
    .Mout_data_ram_size(Mout_data_ram_size),
    .clock(clk),
    .reset(reset),
    .start_port(start_port),
    .Pd500(Pd500),
    .Pd501(Pd501),
    .M_Rdata_ram(M_Rdata_ram),
    .M_DataRdy(M_DataRdy),
    .Min_oe_ram(1'b0),
    .Min_we_ram(1'b0),
    .Min_addr_ram(32'b00000000000000000000000000000000),
    .Min_Wdata_ram(32'b00000000000000000000000000000000),
    .Min_data_ram_size(6'b000000));

endmodule


"#;