Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep  1 21:07:43 2019
| Host         : DESKTOP-HIS8ABG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.164        0.000                      0                 3005        0.127        0.000                      0                 3005        4.500        0.000                       0                  1565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.164        0.000                      0                 3005        0.127        0.000                      0                 3005        4.500        0.000                       0                  1565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 ID_EX/shamt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 2.764ns (28.459%)  route 6.948ns (71.541%))
  Logic Levels:           16  (CARRY4=1 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.241     4.120    ID_EX/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  ID_EX/shamt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.393     4.513 r  ID_EX/shamt_reg[3]/Q
                         net (fo=2, routed)           0.610     5.123    ID_EX/shamt_reg[4]_0[0]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.097     5.220 r  ID_EX/_carry_i_9/O
                         net (fo=1, routed)           0.293     5.512    EX_MEM/_carry
    SLICE_X45Y46         LUT5 (Prop_lut5_I2_O)        0.097     5.609 r  EX_MEM/_carry_i_2/O
                         net (fo=161, routed)         1.409     7.019    ID_EX/MEM_ALUOut_reg[0]_i_14_1[0]
    SLICE_X48Y55         LUT5 (Prop_lut5_I3_O)        0.097     7.116 f  ID_EX/MEM_ALUOut[26]_i_14/O
                         net (fo=7, routed)           0.714     7.830    ID_EX/MEM_ALUOut[26]_i_14_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.097     7.927 f  ID_EX/MEM_ALUOut[26]_i_5/O
                         net (fo=2, routed)           0.471     8.398    ID_EX/MEM_ALUOut[26]_i_5_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.097     8.495 f  ID_EX/MEM_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.295     8.789    ID_EX/MEM_ALUOut[27]_i_4_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.097     8.886 r  ID_EX/MEM_ALUOut[27]_i_1/O
                         net (fo=3, routed)           0.327     9.214    ID_EX/ALUCtl_reg[0]_0[27]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.097     9.311 r  ID_EX/DataBusB[27]_i_2/O
                         net (fo=1, routed)           0.190     9.500    EX_MEM/DataBusB_reg[27]
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.097     9.597 r  EX_MEM/DataBusB[27]_i_1/O
                         net (fo=2, routed)           0.745    10.342    ID_EX/IDs_DataBusB[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.097    10.439 r  ID_EX/Instruction[31]_i_37/O
                         net (fo=1, routed)           0.000    10.439    ID_EX/Instruction[31]_i_37_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.867 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.364    11.231    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.237    11.468 r  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.468    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X40Y49         MUXF7 (Prop_muxf7_I0_O)      0.163    11.631 r  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.316    11.948    IF_ID/BranchCond
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.229    12.177 r  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.379    12.555    IF_ID/IFIDFlush
    SLICE_X39Y50         LUT5 (Prop_lut5_I2_O)        0.105    12.660 r  IF_ID/PC[31]_i_10/O
                         net (fo=5, routed)           0.353    13.013    pc/PC_reg[31]_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.239    13.252 r  pc/PC[31]_i_5__0/O
                         net (fo=1, routed)           0.484    13.735    pc/PC[31]_i_5__0_n_0
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.097    13.832 r  pc/PC[31]_i_1__0/O
                         net (fo=1, routed)           0.000    13.832    IF_ID/PC_reg[31]_1
    SLICE_X39Y51         FDRE                                         r  IF_ID/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.120    13.847    IF_ID/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  IF_ID/PC_reg[31]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X39Y51         FDRE (Setup_fdre_C_D)        0.032    13.997    IF_ID/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         13.997    
                         arrival time                         -13.832    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 ID_EX/ALUSrc2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 2.846ns (30.346%)  route 6.532ns (69.654%))
  Logic Levels:           19  (CARRY4=4 LUT3=3 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.245     4.124    ID_EX/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  ID_EX/ALUSrc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.341     4.465 r  ID_EX/ALUSrc2_reg/Q
                         net (fo=39, routed)          0.844     5.309    ID_EX/EXs_ALUSrc2
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.101     5.410 r  ID_EX/out1_carry_i_20/O
                         net (fo=20, routed)          0.731     6.141    ID_EX/Imm_reg[1]_0
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.239     6.380 r  ID_EX/_carry_i_7/O
                         net (fo=1, routed)           0.000     6.380    EXs/alu1/MEM_ALUOut[0]_i_8[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.792 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    EXs/alu1/_carry_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.881 r  EXs/alu1/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.882    EXs/alu1/_carry__0_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.971 r  EXs/alu1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    EXs/alu1/_carry__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.152 r  EXs/alu1/_carry__2/O[2]
                         net (fo=1, routed)           0.399     7.551    ID_EX/data2[14]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.230     7.781 r  ID_EX/MEM_ALUOut[14]_i_34/O
                         net (fo=2, routed)           0.210     7.991    ID_EX/MEM_ALUOut[14]_i_34_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.097     8.088 r  ID_EX/MEM_ALUOut[14]_i_33/O
                         net (fo=1, routed)           0.201     8.289    ID_EX/MEM_ALUOut[14]_i_33_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.386 r  ID_EX/MEM_ALUOut[14]_i_26/O
                         net (fo=1, routed)           0.190     8.576    ID_EX/MEM_ALUOut[14]_i_26_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.673 r  ID_EX/MEM_ALUOut[14]_i_6/O
                         net (fo=1, routed)           0.327     9.000    ID_EX/MEM_ALUOut[14]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.097     9.097 r  ID_EX/MEM_ALUOut[14]_i_1/O
                         net (fo=3, routed)           0.499     9.597    ID_EX/ALUCtl_reg[0]_0[14]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.097     9.694 r  ID_EX/DataBusA[14]_i_1/O
                         net (fo=4, routed)           0.533    10.226    ID_EX/branchCmpA[14]
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.097    10.323 r  ID_EX/Instruction[31]_i_32/O
                         net (fo=2, routed)           0.337    10.660    ID_EX/Instruction[31]_i_32_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.097    10.757 r  ID_EX/Instruction[31]_i_24/O
                         net (fo=2, routed)           0.418    11.175    ID_EX/Instruction[31]_i_24_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.097    11.272 r  ID_EX/PC[31]_i_7__0/O
                         net (fo=1, routed)           0.289    11.561    ID_EX/PC[31]_i_7__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.097    11.658 r  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.429    12.087    IF_ID/IFIDFlush3
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.097    12.184 r  IF_ID/PC[31]_i_5/O
                         net (fo=32, routed)          0.508    12.692    IF_ID/PC[31]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.097    12.789 r  IF_ID/PC[5]_i_2/O
                         net (fo=1, routed)           0.196    12.985    pc/PC_reg[30]_0[4]
    SLICE_X32Y47         LUT4 (Prop_lut4_I2_O)        0.097    13.082 r  pc/PC[5]_i_1/O
                         net (fo=1, routed)           0.421    13.503    pc/PC_next[5]
    SLICE_X32Y47         FDCE                                         r  pc/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.137    13.863    pc/clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  pc/PC_reg[5]/C
                         clock pessimism              0.158    14.022    
                         clock uncertainty           -0.035    13.986    
    SLICE_X32Y47         FDCE (Setup_fdce_C_D)       -0.026    13.960    pc/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 ID_EX/ALUSrc2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 2.846ns (30.558%)  route 6.467ns (69.442%))
  Logic Levels:           19  (CARRY4=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.245     4.124    ID_EX/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  ID_EX/ALUSrc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.341     4.465 r  ID_EX/ALUSrc2_reg/Q
                         net (fo=39, routed)          0.844     5.309    ID_EX/EXs_ALUSrc2
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.101     5.410 r  ID_EX/out1_carry_i_20/O
                         net (fo=20, routed)          0.731     6.141    ID_EX/Imm_reg[1]_0
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.239     6.380 r  ID_EX/_carry_i_7/O
                         net (fo=1, routed)           0.000     6.380    EXs/alu1/MEM_ALUOut[0]_i_8[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.792 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    EXs/alu1/_carry_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.881 r  EXs/alu1/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.882    EXs/alu1/_carry__0_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.971 r  EXs/alu1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    EXs/alu1/_carry__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.152 r  EXs/alu1/_carry__2/O[2]
                         net (fo=1, routed)           0.399     7.551    ID_EX/data2[14]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.230     7.781 r  ID_EX/MEM_ALUOut[14]_i_34/O
                         net (fo=2, routed)           0.210     7.991    ID_EX/MEM_ALUOut[14]_i_34_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.097     8.088 r  ID_EX/MEM_ALUOut[14]_i_33/O
                         net (fo=1, routed)           0.201     8.289    ID_EX/MEM_ALUOut[14]_i_33_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.386 r  ID_EX/MEM_ALUOut[14]_i_26/O
                         net (fo=1, routed)           0.190     8.576    ID_EX/MEM_ALUOut[14]_i_26_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.673 r  ID_EX/MEM_ALUOut[14]_i_6/O
                         net (fo=1, routed)           0.327     9.000    ID_EX/MEM_ALUOut[14]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.097     9.097 r  ID_EX/MEM_ALUOut[14]_i_1/O
                         net (fo=3, routed)           0.499     9.597    ID_EX/ALUCtl_reg[0]_0[14]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.097     9.694 r  ID_EX/DataBusA[14]_i_1/O
                         net (fo=4, routed)           0.533    10.226    ID_EX/branchCmpA[14]
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.097    10.323 r  ID_EX/Instruction[31]_i_32/O
                         net (fo=2, routed)           0.337    10.660    ID_EX/Instruction[31]_i_32_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.097    10.757 r  ID_EX/Instruction[31]_i_24/O
                         net (fo=2, routed)           0.418    11.175    ID_EX/Instruction[31]_i_24_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.097    11.272 r  ID_EX/PC[31]_i_7__0/O
                         net (fo=1, routed)           0.289    11.561    ID_EX/PC[31]_i_7__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.097    11.658 r  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.429    12.087    IF_ID/IFIDFlush3
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.097    12.184 r  IF_ID/PC[31]_i_5/O
                         net (fo=32, routed)          0.513    12.697    IF_ID/PC[31]_i_5_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.097    12.794 r  IF_ID/PC[2]_i_2/O
                         net (fo=1, routed)           0.321    13.116    pc/PC_reg[30]_0[2]
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.097    13.213 r  pc/PC[2]_i_1/O
                         net (fo=1, routed)           0.225    13.437    pc/PC_next[2]
    SLICE_X32Y48         FDCE                                         r  pc/PC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.137    13.863    pc/clk_IBUF_BUFG
    SLICE_X32Y48         FDCE                                         r  pc/PC_reg[2]/C
                         clock pessimism              0.158    14.022    
                         clock uncertainty           -0.035    13.986    
    SLICE_X32Y48         FDCE (Setup_fdce_C_D)       -0.039    13.947    pc/PC_reg[2]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 ID_EX/shamt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 2.420ns (26.563%)  route 6.690ns (73.437%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.241     4.120    ID_EX/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  ID_EX/shamt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.393     4.513 r  ID_EX/shamt_reg[3]/Q
                         net (fo=2, routed)           0.610     5.123    ID_EX/shamt_reg[4]_0[0]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.097     5.220 r  ID_EX/_carry_i_9/O
                         net (fo=1, routed)           0.293     5.512    EX_MEM/_carry
    SLICE_X45Y46         LUT5 (Prop_lut5_I2_O)        0.097     5.609 r  EX_MEM/_carry_i_2/O
                         net (fo=161, routed)         1.409     7.019    ID_EX/MEM_ALUOut_reg[0]_i_14_1[0]
    SLICE_X48Y55         LUT5 (Prop_lut5_I3_O)        0.097     7.116 f  ID_EX/MEM_ALUOut[26]_i_14/O
                         net (fo=7, routed)           0.714     7.830    ID_EX/MEM_ALUOut[26]_i_14_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.097     7.927 f  ID_EX/MEM_ALUOut[26]_i_5/O
                         net (fo=2, routed)           0.471     8.398    ID_EX/MEM_ALUOut[26]_i_5_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.097     8.495 f  ID_EX/MEM_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.295     8.789    ID_EX/MEM_ALUOut[27]_i_4_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.097     8.886 r  ID_EX/MEM_ALUOut[27]_i_1/O
                         net (fo=3, routed)           0.327     9.214    ID_EX/ALUCtl_reg[0]_0[27]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.097     9.311 r  ID_EX/DataBusB[27]_i_2/O
                         net (fo=1, routed)           0.190     9.500    EX_MEM/DataBusB_reg[27]
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.097     9.597 r  EX_MEM/DataBusB[27]_i_1/O
                         net (fo=2, routed)           0.745    10.342    ID_EX/IDs_DataBusB[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.097    10.439 r  ID_EX/Instruction[31]_i_37/O
                         net (fo=1, routed)           0.000    10.439    ID_EX/Instruction[31]_i_37_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.867 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.364    11.231    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.237    11.468 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.468    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X40Y49         MUXF7 (Prop_muxf7_I0_O)      0.163    11.631 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.316    11.948    IF_ID/BranchCond
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.229    12.177 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.379    12.555    IF_ID/IFIDFlush
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.097    12.652 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.578    13.230    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X39Y54         FDRE                                         r  IF_ID/PC_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.120    13.847    IF_ID/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  IF_ID/PC_reg[25]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X39Y54         FDRE (Setup_fdre_C_CE)      -0.150    13.815    IF_ID/PC_reg[25]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 ID_EX/shamt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.110ns  (logic 2.420ns (26.563%)  route 6.690ns (73.437%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.241     4.120    ID_EX/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  ID_EX/shamt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.393     4.513 r  ID_EX/shamt_reg[3]/Q
                         net (fo=2, routed)           0.610     5.123    ID_EX/shamt_reg[4]_0[0]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.097     5.220 r  ID_EX/_carry_i_9/O
                         net (fo=1, routed)           0.293     5.512    EX_MEM/_carry
    SLICE_X45Y46         LUT5 (Prop_lut5_I2_O)        0.097     5.609 r  EX_MEM/_carry_i_2/O
                         net (fo=161, routed)         1.409     7.019    ID_EX/MEM_ALUOut_reg[0]_i_14_1[0]
    SLICE_X48Y55         LUT5 (Prop_lut5_I3_O)        0.097     7.116 f  ID_EX/MEM_ALUOut[26]_i_14/O
                         net (fo=7, routed)           0.714     7.830    ID_EX/MEM_ALUOut[26]_i_14_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.097     7.927 f  ID_EX/MEM_ALUOut[26]_i_5/O
                         net (fo=2, routed)           0.471     8.398    ID_EX/MEM_ALUOut[26]_i_5_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.097     8.495 f  ID_EX/MEM_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.295     8.789    ID_EX/MEM_ALUOut[27]_i_4_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.097     8.886 r  ID_EX/MEM_ALUOut[27]_i_1/O
                         net (fo=3, routed)           0.327     9.214    ID_EX/ALUCtl_reg[0]_0[27]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.097     9.311 r  ID_EX/DataBusB[27]_i_2/O
                         net (fo=1, routed)           0.190     9.500    EX_MEM/DataBusB_reg[27]
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.097     9.597 r  EX_MEM/DataBusB[27]_i_1/O
                         net (fo=2, routed)           0.745    10.342    ID_EX/IDs_DataBusB[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.097    10.439 r  ID_EX/Instruction[31]_i_37/O
                         net (fo=1, routed)           0.000    10.439    ID_EX/Instruction[31]_i_37_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.867 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.364    11.231    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.237    11.468 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.468    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X40Y49         MUXF7 (Prop_muxf7_I0_O)      0.163    11.631 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.316    11.948    IF_ID/BranchCond
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.229    12.177 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.379    12.555    IF_ID/IFIDFlush
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.097    12.652 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.578    13.230    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X39Y54         FDRE                                         r  IF_ID/PC_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.120    13.847    IF_ID/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  IF_ID/PC_reg[28]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X39Y54         FDRE (Setup_fdre_C_CE)      -0.150    13.815    IF_ID/PC_reg[28]
  -------------------------------------------------------------------
                         required time                         13.815    
                         arrival time                         -13.230    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 ID_EX/ALUSrc2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 2.846ns (30.772%)  route 6.403ns (69.228%))
  Logic Levels:           19  (CARRY4=4 LUT3=3 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.245     4.124    ID_EX/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  ID_EX/ALUSrc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.341     4.465 r  ID_EX/ALUSrc2_reg/Q
                         net (fo=39, routed)          0.844     5.309    ID_EX/EXs_ALUSrc2
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.101     5.410 r  ID_EX/out1_carry_i_20/O
                         net (fo=20, routed)          0.731     6.141    ID_EX/Imm_reg[1]_0
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.239     6.380 r  ID_EX/_carry_i_7/O
                         net (fo=1, routed)           0.000     6.380    EXs/alu1/MEM_ALUOut[0]_i_8[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.792 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    EXs/alu1/_carry_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.881 r  EXs/alu1/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.882    EXs/alu1/_carry__0_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.971 r  EXs/alu1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    EXs/alu1/_carry__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.152 r  EXs/alu1/_carry__2/O[2]
                         net (fo=1, routed)           0.399     7.551    ID_EX/data2[14]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.230     7.781 r  ID_EX/MEM_ALUOut[14]_i_34/O
                         net (fo=2, routed)           0.210     7.991    ID_EX/MEM_ALUOut[14]_i_34_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.097     8.088 r  ID_EX/MEM_ALUOut[14]_i_33/O
                         net (fo=1, routed)           0.201     8.289    ID_EX/MEM_ALUOut[14]_i_33_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.386 r  ID_EX/MEM_ALUOut[14]_i_26/O
                         net (fo=1, routed)           0.190     8.576    ID_EX/MEM_ALUOut[14]_i_26_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.673 r  ID_EX/MEM_ALUOut[14]_i_6/O
                         net (fo=1, routed)           0.327     9.000    ID_EX/MEM_ALUOut[14]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.097     9.097 r  ID_EX/MEM_ALUOut[14]_i_1/O
                         net (fo=3, routed)           0.499     9.597    ID_EX/ALUCtl_reg[0]_0[14]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.097     9.694 r  ID_EX/DataBusA[14]_i_1/O
                         net (fo=4, routed)           0.533    10.226    ID_EX/branchCmpA[14]
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.097    10.323 r  ID_EX/Instruction[31]_i_32/O
                         net (fo=2, routed)           0.337    10.660    ID_EX/Instruction[31]_i_32_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.097    10.757 r  ID_EX/Instruction[31]_i_24/O
                         net (fo=2, routed)           0.418    11.175    ID_EX/Instruction[31]_i_24_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.097    11.272 r  ID_EX/PC[31]_i_7__0/O
                         net (fo=1, routed)           0.289    11.561    ID_EX/PC[31]_i_7__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.097    11.658 f  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.425    12.083    IF_ID/IFIDFlush3
    SLICE_X35Y49         LUT3 (Prop_lut3_I2_O)        0.097    12.180 r  IF_ID/PC[31]_i_4/O
                         net (fo=32, routed)          0.517    12.698    IF_ID/PC[31]_i_4_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I2_O)        0.097    12.795 r  IF_ID/PC[24]_i_2/O
                         net (fo=1, routed)           0.481    13.276    pc/PC_reg[30]_0[23]
    SLICE_X32Y57         LUT4 (Prop_lut4_I2_O)        0.097    13.373 r  pc/PC[24]_i_1/O
                         net (fo=1, routed)           0.000    13.373    pc/PC_next[24]
    SLICE_X32Y57         FDCE                                         r  pc/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.120    13.847    pc/clk_IBUF_BUFG
    SLICE_X32Y57         FDCE                                         r  pc/PC_reg[24]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X32Y57         FDCE (Setup_fdce_C_D)        0.030    13.995    pc/PC_reg[24]
  -------------------------------------------------------------------
                         required time                         13.995    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 ID_EX/ALUSrc2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 2.846ns (30.939%)  route 6.353ns (69.061%))
  Logic Levels:           19  (CARRY4=4 LUT3=3 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.245     4.124    ID_EX/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  ID_EX/ALUSrc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.341     4.465 r  ID_EX/ALUSrc2_reg/Q
                         net (fo=39, routed)          0.844     5.309    ID_EX/EXs_ALUSrc2
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.101     5.410 r  ID_EX/out1_carry_i_20/O
                         net (fo=20, routed)          0.731     6.141    ID_EX/Imm_reg[1]_0
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.239     6.380 r  ID_EX/_carry_i_7/O
                         net (fo=1, routed)           0.000     6.380    EXs/alu1/MEM_ALUOut[0]_i_8[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.792 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    EXs/alu1/_carry_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.881 r  EXs/alu1/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.882    EXs/alu1/_carry__0_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.971 r  EXs/alu1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    EXs/alu1/_carry__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.152 r  EXs/alu1/_carry__2/O[2]
                         net (fo=1, routed)           0.399     7.551    ID_EX/data2[14]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.230     7.781 r  ID_EX/MEM_ALUOut[14]_i_34/O
                         net (fo=2, routed)           0.210     7.991    ID_EX/MEM_ALUOut[14]_i_34_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.097     8.088 r  ID_EX/MEM_ALUOut[14]_i_33/O
                         net (fo=1, routed)           0.201     8.289    ID_EX/MEM_ALUOut[14]_i_33_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.386 r  ID_EX/MEM_ALUOut[14]_i_26/O
                         net (fo=1, routed)           0.190     8.576    ID_EX/MEM_ALUOut[14]_i_26_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.673 r  ID_EX/MEM_ALUOut[14]_i_6/O
                         net (fo=1, routed)           0.327     9.000    ID_EX/MEM_ALUOut[14]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.097     9.097 r  ID_EX/MEM_ALUOut[14]_i_1/O
                         net (fo=3, routed)           0.499     9.597    ID_EX/ALUCtl_reg[0]_0[14]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.097     9.694 r  ID_EX/DataBusA[14]_i_1/O
                         net (fo=4, routed)           0.533    10.226    ID_EX/branchCmpA[14]
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.097    10.323 r  ID_EX/Instruction[31]_i_32/O
                         net (fo=2, routed)           0.337    10.660    ID_EX/Instruction[31]_i_32_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.097    10.757 r  ID_EX/Instruction[31]_i_24/O
                         net (fo=2, routed)           0.418    11.175    ID_EX/Instruction[31]_i_24_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.097    11.272 r  ID_EX/PC[31]_i_7__0/O
                         net (fo=1, routed)           0.289    11.561    ID_EX/PC[31]_i_7__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.097    11.658 r  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.429    12.087    IF_ID/IFIDFlush3
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.097    12.184 r  IF_ID/PC[31]_i_5/O
                         net (fo=32, routed)          0.418    12.603    IF_ID/PC[31]_i_5_n_0
    SLICE_X32Y49         LUT6 (Prop_lut6_I5_O)        0.097    12.700 r  IF_ID/PC[7]_i_2/O
                         net (fo=1, routed)           0.302    13.001    pc/PC_reg[30]_0[6]
    SLICE_X32Y49         LUT4 (Prop_lut4_I2_O)        0.097    13.098 r  pc/PC[7]_i_1/O
                         net (fo=1, routed)           0.225    13.323    pc/PC_next[7]
    SLICE_X32Y49         FDCE                                         r  pc/PC_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.137    13.863    pc/clk_IBUF_BUFG
    SLICE_X32Y49         FDCE                                         r  pc/PC_reg[7]/C
                         clock pessimism              0.158    14.022    
                         clock uncertainty           -0.035    13.986    
    SLICE_X32Y49         FDCE (Setup_fdce_C_D)       -0.039    13.947    pc/PC_reg[7]
  -------------------------------------------------------------------
                         required time                         13.947    
                         arrival time                         -13.323    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 ID_EX/shamt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 2.420ns (26.590%)  route 6.681ns (73.410%))
  Logic Levels:           14  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 13.847 - 10.000 ) 
    Source Clock Delay      (SCD):    4.120ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.241     4.120    ID_EX/clk_IBUF_BUFG
    SLICE_X46Y44         FDRE                                         r  ID_EX/shamt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.393     4.513 r  ID_EX/shamt_reg[3]/Q
                         net (fo=2, routed)           0.610     5.123    ID_EX/shamt_reg[4]_0[0]
    SLICE_X46Y46         LUT4 (Prop_lut4_I2_O)        0.097     5.220 r  ID_EX/_carry_i_9/O
                         net (fo=1, routed)           0.293     5.512    EX_MEM/_carry
    SLICE_X45Y46         LUT5 (Prop_lut5_I2_O)        0.097     5.609 r  EX_MEM/_carry_i_2/O
                         net (fo=161, routed)         1.409     7.019    ID_EX/MEM_ALUOut_reg[0]_i_14_1[0]
    SLICE_X48Y55         LUT5 (Prop_lut5_I3_O)        0.097     7.116 f  ID_EX/MEM_ALUOut[26]_i_14/O
                         net (fo=7, routed)           0.714     7.830    ID_EX/MEM_ALUOut[26]_i_14_n_0
    SLICE_X44Y54         LUT6 (Prop_lut6_I4_O)        0.097     7.927 f  ID_EX/MEM_ALUOut[26]_i_5/O
                         net (fo=2, routed)           0.471     8.398    ID_EX/MEM_ALUOut[26]_i_5_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.097     8.495 f  ID_EX/MEM_ALUOut[27]_i_4/O
                         net (fo=2, routed)           0.295     8.789    ID_EX/MEM_ALUOut[27]_i_4_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I2_O)        0.097     8.886 r  ID_EX/MEM_ALUOut[27]_i_1/O
                         net (fo=3, routed)           0.327     9.214    ID_EX/ALUCtl_reg[0]_0[27]
    SLICE_X38Y55         LUT6 (Prop_lut6_I1_O)        0.097     9.311 r  ID_EX/DataBusB[27]_i_2/O
                         net (fo=1, routed)           0.190     9.500    EX_MEM/DataBusB_reg[27]
    SLICE_X39Y54         LUT5 (Prop_lut5_I4_O)        0.097     9.597 r  EX_MEM/DataBusB[27]_i_1/O
                         net (fo=2, routed)           0.745    10.342    ID_EX/IDs_DataBusB[27]
    SLICE_X41Y49         LUT6 (Prop_lut6_I1_O)        0.097    10.439 r  ID_EX/Instruction[31]_i_37/O
                         net (fo=1, routed)           0.000    10.439    ID_EX/Instruction[31]_i_37_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.428    10.867 r  ID_EX/Instruction_reg[31]_i_23/CO[2]
                         net (fo=2, routed)           0.364    11.231    ID_EX/Instruction_reg[31]_i_23_n_1
    SLICE_X40Y49         LUT6 (Prop_lut6_I5_O)        0.237    11.468 f  ID_EX/Instruction[31]_i_13/O
                         net (fo=1, routed)           0.000    11.468    ID_EX/Instruction[31]_i_13_n_0
    SLICE_X40Y49         MUXF7 (Prop_muxf7_I0_O)      0.163    11.631 f  ID_EX/Instruction_reg[31]_i_5/O
                         net (fo=2, routed)           0.316    11.948    IF_ID/BranchCond
    SLICE_X40Y49         LUT6 (Prop_lut6_I3_O)        0.229    12.177 f  IF_ID/Instruction[31]_i_11/O
                         net (fo=37, routed)          0.379    12.555    IF_ID/IFIDFlush
    SLICE_X39Y50         LUT3 (Prop_lut3_I1_O)        0.097    12.652 r  IF_ID/PC[30]_i_2__0/O
                         net (fo=32, routed)          0.569    13.221    IF_ID/PC[30]_i_1__0_n_0
    SLICE_X38Y54         FDRE                                         r  IF_ID/PC_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.120    13.847    IF_ID/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  IF_ID/PC_reg[27]/C
                         clock pessimism              0.153    14.000    
                         clock uncertainty           -0.035    13.965    
    SLICE_X38Y54         FDRE (Setup_fdre_C_CE)      -0.119    13.846    IF_ID/PC_reg[27]
  -------------------------------------------------------------------
                         required time                         13.846    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 ID_EX/ALUSrc2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 2.846ns (30.916%)  route 6.359ns (69.084%))
  Logic Levels:           19  (CARRY4=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.245     4.124    ID_EX/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  ID_EX/ALUSrc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.341     4.465 r  ID_EX/ALUSrc2_reg/Q
                         net (fo=39, routed)          0.844     5.309    ID_EX/EXs_ALUSrc2
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.101     5.410 r  ID_EX/out1_carry_i_20/O
                         net (fo=20, routed)          0.731     6.141    ID_EX/Imm_reg[1]_0
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.239     6.380 r  ID_EX/_carry_i_7/O
                         net (fo=1, routed)           0.000     6.380    EXs/alu1/MEM_ALUOut[0]_i_8[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.792 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    EXs/alu1/_carry_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.881 r  EXs/alu1/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.882    EXs/alu1/_carry__0_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.971 r  EXs/alu1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    EXs/alu1/_carry__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.152 r  EXs/alu1/_carry__2/O[2]
                         net (fo=1, routed)           0.399     7.551    ID_EX/data2[14]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.230     7.781 r  ID_EX/MEM_ALUOut[14]_i_34/O
                         net (fo=2, routed)           0.210     7.991    ID_EX/MEM_ALUOut[14]_i_34_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.097     8.088 r  ID_EX/MEM_ALUOut[14]_i_33/O
                         net (fo=1, routed)           0.201     8.289    ID_EX/MEM_ALUOut[14]_i_33_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.386 r  ID_EX/MEM_ALUOut[14]_i_26/O
                         net (fo=1, routed)           0.190     8.576    ID_EX/MEM_ALUOut[14]_i_26_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.673 r  ID_EX/MEM_ALUOut[14]_i_6/O
                         net (fo=1, routed)           0.327     9.000    ID_EX/MEM_ALUOut[14]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.097     9.097 r  ID_EX/MEM_ALUOut[14]_i_1/O
                         net (fo=3, routed)           0.499     9.597    ID_EX/ALUCtl_reg[0]_0[14]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.097     9.694 r  ID_EX/DataBusA[14]_i_1/O
                         net (fo=4, routed)           0.533    10.226    ID_EX/branchCmpA[14]
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.097    10.323 r  ID_EX/Instruction[31]_i_32/O
                         net (fo=2, routed)           0.337    10.660    ID_EX/Instruction[31]_i_32_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.097    10.757 r  ID_EX/Instruction[31]_i_24/O
                         net (fo=2, routed)           0.418    11.175    ID_EX/Instruction[31]_i_24_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.097    11.272 r  ID_EX/PC[31]_i_7__0/O
                         net (fo=1, routed)           0.289    11.561    ID_EX/PC[31]_i_7__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.097    11.658 r  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.429    12.087    IF_ID/IFIDFlush3
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.097    12.184 r  IF_ID/PC[31]_i_5/O
                         net (fo=32, routed)          0.403    12.588    IF_ID/PC[31]_i_5_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.097    12.685 r  IF_ID/PC[3]_i_2/O
                         net (fo=1, routed)           0.188    12.873    IF_ID/hazard_jump/PC_next2[3]
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.097    12.970 r  IF_ID/PC[3]_i_1/O
                         net (fo=1, routed)           0.359    13.330    pc/D[0]
    SLICE_X34Y48         FDCE                                         r  pc/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.134    13.860    pc/clk_IBUF_BUFG
    SLICE_X34Y48         FDCE                                         r  pc/PC_reg[3]/C
                         clock pessimism              0.158    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)       -0.010    13.973    pc/PC_reg[3]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 ID_EX/ALUSrc2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/PC_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 2.846ns (30.917%)  route 6.359ns (69.083%))
  Logic Levels:           19  (CARRY4=4 LUT3=3 LUT4=3 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.245     4.124    ID_EX/clk_IBUF_BUFG
    SLICE_X48Y48         FDRE                                         r  ID_EX/ALUSrc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.341     4.465 r  ID_EX/ALUSrc2_reg/Q
                         net (fo=39, routed)          0.844     5.309    ID_EX/EXs_ALUSrc2
    SLICE_X48Y46         LUT3 (Prop_lut3_I1_O)        0.101     5.410 r  ID_EX/out1_carry_i_20/O
                         net (fo=20, routed)          0.731     6.141    ID_EX/Imm_reg[1]_0
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.239     6.380 r  ID_EX/_carry_i_7/O
                         net (fo=1, routed)           0.000     6.380    EXs/alu1/MEM_ALUOut[0]_i_8[1]
    SLICE_X47Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.792 r  EXs/alu1/_carry/CO[3]
                         net (fo=1, routed)           0.000     6.792    EXs/alu1/_carry_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.881 r  EXs/alu1/_carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.882    EXs/alu1/_carry__0_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.971 r  EXs/alu1/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.971    EXs/alu1/_carry__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.152 r  EXs/alu1/_carry__2/O[2]
                         net (fo=1, routed)           0.399     7.551    ID_EX/data2[14]
    SLICE_X50Y51         LUT4 (Prop_lut4_I3_O)        0.230     7.781 r  ID_EX/MEM_ALUOut[14]_i_34/O
                         net (fo=2, routed)           0.210     7.991    ID_EX/MEM_ALUOut[14]_i_34_n_0
    SLICE_X53Y52         LUT6 (Prop_lut6_I5_O)        0.097     8.088 r  ID_EX/MEM_ALUOut[14]_i_33/O
                         net (fo=1, routed)           0.201     8.289    ID_EX/MEM_ALUOut[14]_i_33_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.386 r  ID_EX/MEM_ALUOut[14]_i_26/O
                         net (fo=1, routed)           0.190     8.576    ID_EX/MEM_ALUOut[14]_i_26_n_0
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.097     8.673 r  ID_EX/MEM_ALUOut[14]_i_6/O
                         net (fo=1, routed)           0.327     9.000    ID_EX/MEM_ALUOut[14]_i_6_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.097     9.097 r  ID_EX/MEM_ALUOut[14]_i_1/O
                         net (fo=3, routed)           0.499     9.597    ID_EX/ALUCtl_reg[0]_0[14]
    SLICE_X41Y51         LUT5 (Prop_lut5_I3_O)        0.097     9.694 r  ID_EX/DataBusA[14]_i_1/O
                         net (fo=4, routed)           0.533    10.226    ID_EX/branchCmpA[14]
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.097    10.323 r  ID_EX/Instruction[31]_i_32/O
                         net (fo=2, routed)           0.337    10.660    ID_EX/Instruction[31]_i_32_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.097    10.757 r  ID_EX/Instruction[31]_i_24/O
                         net (fo=2, routed)           0.418    11.175    ID_EX/Instruction[31]_i_24_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I0_O)        0.097    11.272 r  ID_EX/PC[31]_i_7__0/O
                         net (fo=1, routed)           0.289    11.561    ID_EX/PC[31]_i_7__0_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.097    11.658 r  ID_EX/PC[31]_i_6/O
                         net (fo=2, routed)           0.429    12.087    IF_ID/IFIDFlush3
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.097    12.184 r  IF_ID/PC[31]_i_5/O
                         net (fo=32, routed)          0.524    12.708    IF_ID/PC[31]_i_5_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.097    12.805 r  IF_ID/PC[4]_i_2/O
                         net (fo=1, routed)           0.097    12.902    pc/PC_reg[30]_0[3]
    SLICE_X33Y46         LUT4 (Prop_lut4_I2_O)        0.097    12.999 r  pc/PC[4]_i_1/O
                         net (fo=1, routed)           0.330    13.329    pc/PC_next[4]
    SLICE_X34Y46         FDCE                                         r  pc/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        1.134    13.860    pc/clk_IBUF_BUFG
    SLICE_X34Y46         FDCE                                         r  pc/PC_reg[4]/C
                         clock pessimism              0.158    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)       -0.010    13.973    pc/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         13.973    
                         arrival time                         -13.329    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 IF_ID/PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX/PC_EX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.029%)  route 0.313ns (68.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.562     1.445    IF_ID/clk_IBUF_BUFG
    SLICE_X37Y51         FDRE                                         r  IF_ID/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  IF_ID/PC_reg[5]/Q
                         net (fo=4, routed)           0.313     1.900    ID_EX/IDs_PC[5]
    SLICE_X37Y48         FDRE                                         r  ID_EX/PC_EX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.833     1.960    ID_EX/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  ID_EX/PC_EX_reg[5]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.057     1.773    ID_EX/PC_EX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 pc/PC_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.728%)  route 0.333ns (70.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.562     1.445    pc/clk_IBUF_BUFG
    SLICE_X31Y50         FDCE                                         r  pc/PC_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  pc/PC_reg[16]/Q
                         net (fo=4, routed)           0.333     1.920    IF_ID/Q[16]
    SLICE_X39Y52         FDRE                                         r  IF_ID/PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.830     1.958    IF_ID/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  IF_ID/PC_reg[16]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.070     1.779    IF_ID/PC_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MEM_WB/WB_ALUOut_reg[13]_fret_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_memory_inst/RAM_data_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.191%)  route 0.207ns (55.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.567     1.450    MEM_WB/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  MEM_WB/WB_ALUOut_reg[13]_fret_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  MEM_WB/WB_ALUOut_reg[13]_fret_fret/Q
                         net (fo=3, routed)           0.207     1.821    data_memory_inst/RAM_data_reg_2[13]
    RAMB18_X1Y18         RAMB18E1                                     r  data_memory_inst/RAM_data_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.873     2.000    data_memory_inst/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  data_memory_inst/RAM_data_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.677    data_memory_inst/RAM_data_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 IF_ID/PC_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX/PC_EX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.586%)  route 0.336ns (70.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.562     1.445    IF_ID/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  IF_ID/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  IF_ID/PC_reg[9]/Q
                         net (fo=4, routed)           0.336     1.922    ID_EX/IDs_PC[9]
    SLICE_X37Y49         FDRE                                         r  ID_EX/PC_EX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.833     1.960    ID_EX/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  ID_EX/PC_EX_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.060     1.776    ID_EX/PC_EX_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pc/PC_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/PC_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.900%)  route 0.331ns (70.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.561     1.444    pc/clk_IBUF_BUFG
    SLICE_X32Y54         FDCE                                         r  pc/PC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  pc/PC_reg[21]/Q
                         net (fo=4, routed)           0.331     1.916    IF_ID/Q[21]
    SLICE_X37Y52         FDRE                                         r  IF_ID/PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.830     1.958    IF_ID/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  IF_ID/PC_reg[21]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.059     1.768    IF_ID/PC_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MEM_WB/WB_ALUOut_reg[14]_fret/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IDs/register_file1/RF_data_reg[1][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.723%)  route 0.350ns (71.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.565     1.448    MEM_WB/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  MEM_WB/WB_ALUOut_reg[14]_fret/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  MEM_WB/WB_ALUOut_reg[14]_fret/Q
                         net (fo=34, routed)          0.350     1.939    IDs/register_file1/D[14]
    SLICE_X41Y59         FDCE                                         r  IDs/register_file1/RF_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.830     1.957    IDs/register_file1/clk_IBUF_BUFG
    SLICE_X41Y59         FDCE                                         r  IDs/register_file1/RF_data_reg[1][14]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.070     1.783    IDs/register_file1/RF_data_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 EX_MEM/MEM_WrData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TH_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.650%)  route 0.112ns (44.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.567     1.450    EX_MEM/clk_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  EX_MEM/MEM_WrData_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  EX_MEM/MEM_WrData_reg[20]/Q
                         net (fo=1, routed)           0.112     1.703    MEMs/D[20]
    SLICE_X56Y47         FDRE                                         r  MEMs/TH_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.838     1.965    MEMs/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  MEMs/TH_reg[20]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.059     1.546    MEMs/TH_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 IF_ID/PC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ID_EX/PC_EX_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.424%)  route 0.355ns (71.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.562     1.445    IF_ID/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  IF_ID/PC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  IF_ID/PC_reg[12]/Q
                         net (fo=4, routed)           0.355     1.941    ID_EX/IDs_PC[12]
    SLICE_X36Y49         FDRE                                         r  ID_EX/PC_EX_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.833     1.960    ID_EX/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  ID_EX/PC_EX_reg[12]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.066     1.782    ID_EX/PC_EX_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pc/PC_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IF_ID/Instruction_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.178%)  route 0.358ns (65.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.564     1.447    pc/clk_IBUF_BUFG
    SLICE_X32Y47         FDCE                                         r  pc/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  pc/PC_reg[9]/Q
                         net (fo=39, routed)          0.358     1.946    pc/Q[9]
    SLICE_X38Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  pc/Instruction[6]_i_1/O
                         net (fo=1, routed)           0.000     1.991    IF_ID/Instruction_reg[31]_2[6]
    SLICE_X38Y47         FDRE                                         r  IF_ID/Instruction_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.833     1.960    IF_ID/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  IF_ID/Instruction_reg[6]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.121     1.832    IF_ID/Instruction_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MEMs/TH_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEMs/TL_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.033%)  route 0.062ns (22.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.595     1.478    MEMs/clk_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  MEMs/TH_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  MEMs/TH_reg[31]/Q
                         net (fo=2, routed)           0.062     1.704    MEMs/TH_reg[31]_0[23]
    SLICE_X61Y47         LUT4 (Prop_lut4_I2_O)        0.045     1.749 r  MEMs/TL[31]_i_3/O
                         net (fo=1, routed)           0.000     1.749    MEMs/p_1_in[31]
    SLICE_X61Y47         FDSE                                         r  MEMs/TL_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1564, routed)        0.865     1.992    MEMs/clk_IBUF_BUFG
    SLICE_X61Y47         FDSE                                         r  MEMs/TL_reg[31]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X61Y47         FDSE (Hold_fdse_C_D)         0.092     1.583    MEMs/TL_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB18_X1Y18   data_memory_inst/RAM_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X1Y18   data_memory_inst/RAM_data_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y67   IDs/register_file1/RF_data_reg[12][19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X30Y45   IDs/register_file1/RF_data_reg[12][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y66   IDs/register_file1/RF_data_reg[12][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y61   IDs/register_file1/RF_data_reg[12][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X34Y69   IDs/register_file1/RF_data_reg[12][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X42Y59   IDs/register_file1/RF_data_reg[12][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y60   IDs/register_file1/RF_data_reg[12][24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y67   IDs/register_file1/RF_data_reg[12][19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y68   IDs/register_file1/RF_data_reg[1][19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y38   IDs/register_file1/RF_data_reg[25][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y38   IDs/register_file1/RF_data_reg[25][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y38   IDs/register_file1/RF_data_reg[25][8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y62   IDs/register_file1/RF_data_reg[26][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38   IDs/register_file1/RF_data_reg[9][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y64   IDs/register_file1/RF_data_reg[26][31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X53Y67   IDs/register_file1/RF_data_reg[3][19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y68   IDs/register_file1/RF_data_reg[14][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X44Y61   IDs/register_file1/RF_data_reg[12][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y69   IDs/register_file1/RF_data_reg[12][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y71   IDs/register_file1/RF_data_reg[12][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X34Y69   IDs/register_file1/RF_data_reg[12][30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X37Y71   IDs/register_file1/RF_data_reg[12][31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y43   IDs/register_file1/RF_data_reg[19][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X43Y71   IDs/register_file1/RF_data_reg[19][28]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y43   IDs/register_file1/RF_data_reg[19][3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y68   IDs/register_file1/RF_data_reg[25][19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y67   IDs/register_file1/RF_data_reg[25][22]/C



