

================================================================
== Vitis HLS Report for 'pixel_pack_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sat Apr 29 15:18:48 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pixel_pack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.415 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        ?|        ?|         6|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_32_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_24_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%delayed_last = phi i1 %last_8, void %if.end30, i1 0, void %newFuncRoot"   --->   Operation 20 'phi' 'delayed_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%last_8 = phi i1 %last_2_31065, void %if.end30, i1 0, void %newFuncRoot"   --->   Operation 21 'phi' 'last_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %delayed_last, void %for.body, void %sw.epilog.loopexit8.exitStub" [pixel_pack/pixel_pack.cpp:21]   --->   Operation 22 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_1" [pixel_pack/pixel_pack.cpp:22]   --->   Operation 23 'specpipeline' 'specpipeline_ln22' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [pixel_pack/pixel_pack.cpp:16]   --->   Operation 24 'specloopname' 'specloopname_ln16' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln28 = br i1 %last_8, void %if.then, void %if.end30" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 25 'br' 'br_ln28' <Predicate = (!delayed_last)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 26 'read' 'empty' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i32 %empty"   --->   Operation 27 'extractvalue' 'tmp_data_V' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i32 %empty"   --->   Operation 28 'extractvalue' 'tmp_user_V' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i32 %empty"   --->   Operation 29 'extractvalue' 'tmp_last_V' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_32 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 30 'read' 'empty_32' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_10 = extractvalue i32 %empty_32"   --->   Operation 31 'extractvalue' 'tmp_data_V_10' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_user_V_9 = extractvalue i32 %empty_32"   --->   Operation 32 'extractvalue' 'tmp_user_V_9' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = extractvalue i32 %empty_32"   --->   Operation 33 'extractvalue' 'tmp_last_V_7' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (delayed_last)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i96 @_ssdm_op_PartSet.i96.i96.i24.i32.i32, i96 0, i24 %tmp_data_V, i32 0, i32 23"   --->   Operation 34 'partset' 'p_Result_9' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_10 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 0, i32 0, i1 %tmp_user_V"   --->   Operation 35 'bitset' 'p_Result_10' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln855 = trunc i4 %p_Result_10"   --->   Operation 36 'trunc' 'trunc_ln855' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_11 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 0, i32 0, i1 %tmp_last_V"   --->   Operation 37 'bitset' 'p_Result_11' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%br_ln28 = br i1 %tmp_last_V, void %if.then.1, void %for.inc27" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 38 'br' 'br_ln28' <Predicate = (!delayed_last & !last_8)> <Delay = 1.82>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_12 = partset i96 @_ssdm_op_PartSet.i96.i96.i24.i32.i32, i96 %p_Result_9, i24 %tmp_data_V_10, i32 24, i32 47"   --->   Operation 39 'partset' 'p_Result_12' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_13 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Result_10, i32 1, i1 %tmp_user_V_9"   --->   Operation 40 'bitset' 'p_Result_13' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln855_1 = trunc i4 %p_Result_13"   --->   Operation 41 'trunc' 'trunc_ln855_1' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_14 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Result_11, i32 1, i1 %tmp_last_V_7"   --->   Operation 42 'bitset' 'p_Result_14' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%br_ln28 = br i1 %tmp_last_V_7, void %if.then.2, void %for.inc27" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 43 'br' 'br_ln28' <Predicate = (!delayed_last & !last_8 & !tmp_last_V)> <Delay = 1.82>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_33 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 44 'read' 'empty_33' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_V_11 = extractvalue i32 %empty_33"   --->   Operation 45 'extractvalue' 'tmp_data_V_11' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_user_V_10 = extractvalue i32 %empty_33"   --->   Operation 46 'extractvalue' 'tmp_user_V_10' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_last_V_8 = extractvalue i32 %empty_33"   --->   Operation 47 'extractvalue' 'tmp_last_V_8' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_15 = partset i96 @_ssdm_op_PartSet.i96.i96.i24.i32.i32, i96 %p_Result_12, i24 %tmp_data_V_11, i32 48, i32 71"   --->   Operation 48 'partset' 'p_Result_15' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_16 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Result_13, i32 2, i1 %tmp_user_V_10"   --->   Operation 49 'bitset' 'p_Result_16' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln855_2 = trunc i4 %p_Result_16"   --->   Operation 50 'trunc' 'trunc_ln855_2' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_17 = bitset i4 @_ssdm_op_BitSet.i4.i4.i32.i1, i4 %p_Result_14, i32 2, i1 %tmp_last_V_8"   --->   Operation 51 'bitset' 'p_Result_17' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%br_ln28 = br i1 %tmp_last_V_8, void %if.then.3, void %for.inc27" [pixel_pack/pixel_pack.cpp:28]   --->   Operation 52 'br' 'br_ln28' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7)> <Delay = 1.82>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_34 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 53 'read' 'empty_34' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_data_V_12 = extractvalue i32 %empty_34"   --->   Operation 54 'extractvalue' 'tmp_data_V_12' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_last_V_9 = extractvalue i32 %empty_34"   --->   Operation 55 'extractvalue' 'tmp_last_V_9' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_18 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i24.i24.i24.i24, i24 %tmp_data_V_12, i24 %tmp_data_V_11, i24 %tmp_data_V_10, i24 %tmp_data_V"   --->   Operation 56 'bitconcatenate' 'p_Result_18' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_19 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_user_V_10, i1 %tmp_user_V_9, i1 %tmp_user_V"   --->   Operation 57 'bitconcatenate' 'p_Result_19' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_20 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_last_V_9, i3 0"   --->   Operation 58 'bitconcatenate' 'p_Result_20' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.82ns)   --->   "%br_ln34 = br void %for.inc27" [pixel_pack/pixel_pack.cpp:34]   --->   Operation 59 'br' 'br_ln34' <Predicate = (!delayed_last & !last_8 & !tmp_last_V & !tmp_last_V_7 & !tmp_last_V_8)> <Delay = 1.82>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_1_3_ph = phi i96 %p_Result_18, void %if.then.3, i96 %p_Result_9, void %if.then, i96 %p_Result_12, void %if.then.1, i96 %p_Result_15, void %if.then.2"   --->   Operation 60 'phi' 'buffer_1_3_ph' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%has_last_1_3_ph = phi i4 %p_Result_20, void %if.then.3, i4 %p_Result_11, void %if.then, i4 %p_Result_14, void %if.then.1, i4 %p_Result_17, void %if.then.2"   --->   Operation 61 'phi' 'has_last_1_3_ph' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%has_user_1_3_ph = phi i3 %p_Result_19, void %if.then.3, i3 %trunc_ln855, void %if.then, i3 %trunc_ln855_1, void %if.then.1, i3 %trunc_ln855_2, void %if.then.2"   --->   Operation 62 'phi' 'has_user_1_3_ph' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%last_2_3_ph = phi i1 %tmp_last_V_9, void %if.then.3, i1 1, void %if.then, i1 1, void %if.then.1, i1 1, void %if.then.2"   --->   Operation 63 'phi' 'last_2_3_ph' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i3 %has_user_1_3_ph"   --->   Operation 64 'trunc' 'p_Result_s' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%out_pixel_data_V = trunc i96 %buffer_1_3_ph"   --->   Operation 65 'trunc' 'out_pixel_data_V' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %has_last_1_3_ph, i32 1"   --->   Operation 66 'bitselect' 'p_Result_4' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %out_pixel_data_V, i4 0, i4 0, i1 %p_Result_s, i1 %p_Result_4"   --->   Operation 67 'write' 'write_ln304' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%out_pixel_data_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %buffer_1_3_ph, i32 32, i32 63"   --->   Operation 68 'partselect' 'out_pixel_data_V_1' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %has_user_1_3_ph, i32 1"   --->   Operation 69 'bitselect' 'p_Result_5' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %has_last_1_3_ph, i32 2"   --->   Operation 70 'bitselect' 'p_Result_6' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%out_pixel_data_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %buffer_1_3_ph, i32 64, i32 95"   --->   Operation 71 'partselect' 'out_pixel_data_V_2' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %has_user_1_3_ph, i32 2"   --->   Operation 72 'bitselect' 'p_Result_7' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %has_last_1_3_ph, i32 3"   --->   Operation 73 'bitselect' 'p_Result_8' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln43 = br void %if.end30" [pixel_pack/pixel_pack.cpp:43]   --->   Operation 74 'br' 'br_ln43' <Predicate = (!delayed_last & !last_8)> <Delay = 1.58>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%last_2_31065 = phi i1 %last_2_3_ph, void %for.inc27, i1 1, void %for.body"   --->   Operation 75 'phi' 'last_2_31065' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln21 = br void %while.cond" [pixel_pack/pixel_pack.cpp:21]   --->   Operation 76 'br' 'br_ln21' <Predicate = (!delayed_last)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %out_pixel_data_V_1, i4 0, i4 0, i1 %p_Result_5, i1 %p_Result_6"   --->   Operation 77 'write' 'write_ln304' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %out_pixel_data_V_2, i4 0, i4 0, i1 %p_Result_7, i1 %p_Result_8"   --->   Operation 78 'write' 'write_ln304' <Predicate = (!delayed_last & !last_8)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 1.89ns.

 <State 1>: 3.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('last') with incoming values : ('tmp.last.V') [24]  (1.59 ns)
	'phi' operation ('last') with incoming values : ('tmp.last.V') [24]  (0 ns)
	multiplexor before 'phi' operation ('last_2_31065') with incoming values : ('tmp.last.V') [87]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.83ns
The critical path consists of the following:
	axis read operation ('empty_33') on port 'stream_in_24_V_data_V' [51]  (0 ns)
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('__Result__') [69]  (1.83 ns)

 <State 4>: 3.41ns
The critical path consists of the following:
	axis read operation ('empty_34') on port 'stream_in_24_V_data_V' [61]  (0 ns)
	multiplexor before 'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V') [72]  (1.83 ns)
	'phi' operation ('tmp.last.V') with incoming values : ('tmp.last.V') [72]  (0 ns)
	multiplexor before 'phi' operation ('last_2_31065') with incoming values : ('tmp.last.V') [87]  (1.59 ns)
	'phi' operation ('last_2_31065') with incoming values : ('tmp.last.V') [87]  (0 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
