Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: lab3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab3"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : lab3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/DAS/common/common.vhd" in Library work.
Architecture common of Entity common is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/synchronizer.vhd" in Library work.
Architecture syn of Entity synchronizer is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/frequencysinthesizer.vhd" in Library work.
Architecture syn of Entity frequencysynthesizer is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/debouncer.vhd" in Library work.
Architecture syn of Entity debouncer is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/edgedetector.vhd" in Library work.
Architecture syn of Entity edgedetector is up to date.
Compiling vhdl file "C:/hlocal/DAS/common/bin2segs.vhd" in Library work.
Architecture syn of Entity bin2segs is up to date.
Compiling vhdl file "C:/hlocal/DAS/lab3/lab3.vhd" in Library work.
Entity <lab3> compiled.
Entity <lab3> (Architecture <syn>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab3> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '0'
	STAGES = 2

Analyzing hierarchy for entity <frequencySynthesizer> in library <work> (architecture <syn>) with generics.
	DIVIDE = 5
	FREQ = 50000
	MODE = "LOW"
	MULTIPLY = 3

Analyzing hierarchy for entity <synchronizer> in library <work> (architecture <syn>) with generics.
	INIT = '1'
	STAGES = 2

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <syn>) with generics.
	BOUNCE = 50
	FREQ = 30000

Analyzing hierarchy for entity <edgeDetector> in library <work> (architecture <syn>).

Analyzing hierarchy for entity <bin2segs> in library <work> (architecture <syn>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab3> in library <work> (Architecture <syn>).
WARNING:Xst:753 - "C:/hlocal/DAS/lab3/lab3.vhd" line 69: Unconnected output port 'xRise' of component 'edgeDetector'.
Entity <lab3> analyzed. Unit <lab3> generated.

Analyzing generic Entity <synchronizer.1> in library <work> (Architecture <syn>).
	INIT = '0'
	STAGES = 2
Entity <synchronizer.1> analyzed. Unit <synchronizer.1> generated.

Analyzing generic Entity <frequencySynthesizer> in library <work> (Architecture <syn>).
	DIVIDE = 5
	FREQ = 50000
	MODE = "LOW"
	MULTIPLY = 3
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "CLKFX_DIVIDE =  5" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "DSS_MODE =  NONE" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  FALSE" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "FACTORY_JF =  C080" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <clockManager> in unit <frequencySynthesizer>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <clockManager> in unit <frequencySynthesizer>.
Entity <frequencySynthesizer> analyzed. Unit <frequencySynthesizer> generated.

Analyzing generic Entity <synchronizer.2> in library <work> (Architecture <syn>).
	INIT = '1'
	STAGES = 2
Entity <synchronizer.2> analyzed. Unit <synchronizer.2> generated.

Analyzing generic Entity <debouncer> in library <work> (Architecture <syn>).
	BOUNCE = 50
	FREQ = 30000
Entity <debouncer> analyzed. Unit <debouncer> generated.

Analyzing Entity <edgeDetector> in library <work> (Architecture <syn>).
Entity <edgeDetector> analyzed. Unit <edgeDetector> generated.

Analyzing Entity <bin2segs> in library <work> (Architecture <syn>).
Entity <bin2segs> analyzed. Unit <bin2segs> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <synchronizer_1>.
    Related source file is "C:/hlocal/DAS/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_1> synthesized.


Synthesizing Unit <synchronizer_2>.
    Related source file is "C:/hlocal/DAS/common/synchronizer.vhd".
    Found 2-bit register for signal <aux>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <synchronizer_2> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "C:/hlocal/DAS/common/debouncer.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit down counter for signal <count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <debouncer> synthesized.


Synthesizing Unit <edgeDetector>.
    Related source file is "C:/hlocal/DAS/common/edgedetector.vhd".
    Found 1-bit register for signal <aux1>.
    Found 1-bit register for signal <aux2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edgeDetector> synthesized.


Synthesizing Unit <bin2segs>.
    Related source file is "C:/hlocal/DAS/common/bin2segs.vhd".
WARNING:Xst:647 - Input <dp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x3-bit ROM for signal <bin$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <bin2segs> synthesized.


Synthesizing Unit <frequencySynthesizer>.
    Related source file is "C:/hlocal/DAS/common/frequencysinthesizer.vhd".
Unit <frequencySynthesizer> synthesized.


Synthesizing Unit <lab3>.
    Related source file is "C:/hlocal/DAS/lab3/lab3.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_n                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <code>.
    Found 8-bit comparator equal for signal <eq$cmp_eq0000> created at line 166.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <lab3> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Counters                                             : 1
 21-bit down counter                                   : 1
# Registers                                            : 23
 1-bit register                                        : 22
 8-bit register                                        : 1
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <enterDebouncer/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Counters                                             : 1
 21-bit down counter                                   : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab3, actual ratio is 0.
FlipFlop enterDebouncer/state_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab3.ngr
Top Level Output File Name         : lab3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 100
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 8
#      LUT4                        : 35
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 57
#      FDC                         : 7
#      FDCE                        : 30
#      FDP                         : 20
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 27
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 16
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       35  out of   7680     0%  
 Number of Slice Flip Flops:             57  out of  15360     0%  
 Number of 4 input LUTs:                 51  out of  15360     0%  
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    173    15%  
 Number of GCLKs:                         1  out of      8    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
osc                                | clkGenerator/clockManager:CLKFX| 57    |
-----------------------------------+--------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------+-----------------------------+-------+
Control Signal                                                                       | Buffer(FF name)             | Load  |
-------------------------------------------------------------------------------------+-----------------------------+-------+
enterDebouncer/state_FSM_Acst_FSM_inv(enterDebouncer/state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(code_0)                | 55    |
resetSyncronizer/rst_n_inv(resetSyncronizer/rst_n_inv1:O)                            | NONE(resetSyncronizer/aux_0)| 2     |
-------------------------------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.631ns (Maximum Frequency: 275.407MHz)
   Minimum input arrival time before clock: 1.572ns
   Maximum output required time after clock: 8.035ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc'
  Clock period: 3.631ns (frequency: 275.407MHz)
  Total number of paths / destination ports: 1636 / 77
-------------------------------------------------------------------------
Delay:               6.052ns (Levels of Logic = 7)
  Source:            enterDebouncer/count_8 (FF)
  Destination:       enterDebouncer/count_0 (FF)
  Source Clock:      osc rising 0.6X
  Destination Clock: osc rising 0.6X

  Data Path: enterDebouncer/count_8 to enterDebouncer/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   1.040  enterDebouncer/count_8 (enterDebouncer/count_8)
     LUT4:I0->O            1   0.479   0.000  enterDebouncer/timerEnd_cmp_eq0000_wg_lut<1> (enterDebouncer/timerEnd_cmp_eq0000_wg_lut<1>)
     MUXCY:S->O            1   0.435   0.000  enterDebouncer/timerEnd_cmp_eq0000_wg_cy<1> (enterDebouncer/timerEnd_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  enterDebouncer/timerEnd_cmp_eq0000_wg_cy<2> (enterDebouncer/timerEnd_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  enterDebouncer/timerEnd_cmp_eq0000_wg_cy<3> (enterDebouncer/timerEnd_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  enterDebouncer/timerEnd_cmp_eq0000_wg_cy<4> (enterDebouncer/timerEnd_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           2   0.246   0.768  enterDebouncer/timerEnd_cmp_eq0000_wg_cy<5> (enterDebouncer/timerEnd)
     LUT4:I3->O           21   0.479   1.288  enterDebouncer/count_not00011 (enterDebouncer/count_not0001)
     FDCE:CE                   0.524          enterDebouncer/count_0
    ----------------------------------------
    Total                      6.052ns (2.955ns logic, 3.097ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'osc'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.572ns (Levels of Logic = 1)
  Source:            switches_n<0> (PAD)
  Destination:       switchesSynchronizer[0].switchsynchronizer/aux_0 (FF)
  Destination Clock: osc rising 0.6X

  Data Path: switches_n<0> to switchesSynchronizer[0].switchsynchronizer/aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  switches_n_0_IBUF (switches_n_0_IBUF)
     FDP:D                     0.176          switchesSynchronizer[0].switchsynchronizer/aux_0
    ----------------------------------------
    Total                      1.572ns (0.891ns logic, 0.681ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc'
  Total number of paths / destination ports: 18 / 7
-------------------------------------------------------------------------
Offset:              8.035ns (Levels of Logic = 2)
  Source:            state_FSM_FFd3 (FF)
  Destination:       upSegs<6> (PAD)
  Source Clock:      osc rising 0.6X

  Data Path: state_FSM_FFd3 to upSegs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.626   1.250  state_FSM_FFd3 (state_FSM_FFd3)
     LUT2:I0->O            3   0.479   0.771  upSegs<0>1 (upSegs_0_OBUF)
     OBUF:I->O                 4.909          upSegs_6_OBUF (upSegs<6>)
    ----------------------------------------
    Total                      8.035ns (6.014ns logic, 2.021ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.86 secs
 
--> 

Total memory usage is 376860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

