--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/kuro/HocTap/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml led.twx led.ncd -o led.twr led.pcf

Design file:              led.ncd
Physical constraint file: led.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1769 paths analyzed, 266 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.448ns.
--------------------------------------------------------------------------------

Paths for end point converter/r_BCD_10 (SLICE_X17Y11.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_BCD_1 (FF)
  Destination:          converter/r_BCD_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.422 - 0.494)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_BCD_1 to converter/r_BCD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.YQ      Tcko                  0.676   converter/r_BCD<1>
                                                       converter/r_BCD_1
    SLICE_X14Y4.G4       net (fanout=6)        1.327   converter/r_BCD<1>
    SLICE_X14Y4.X        Tif5x                 0.987   converter/w_BCD_Digit<1>
                                                       converter/Mmux_w_BCD_Digit_41
                                                       converter/Mmux_w_BCD_Digit_2_f5_0
    SLICE_X15Y3.G2       net (fanout=6)        0.532   converter/w_BCD_Digit<1>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X19Y11.F2      net (fanout=16)       1.552   N66
    SLICE_X19Y11.X       Tilo                  0.643   N88
                                                       converter/r_BCD_10_mux0000_SW0
    SLICE_X17Y11.SR      net (fanout=1)        1.144   N88
    SLICE_X17Y11.CLK     Tsrck                 0.867   converter/r_BCD<10>
                                                       converter/r_BCD_10
    -------------------------------------------------  ---------------------------
    Total                                      8.376ns (3.821ns logic, 4.555ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     74.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_BCD_0 (FF)
  Destination:          converter/r_BCD_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.422 - 0.494)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_BCD_0 to converter/r_BCD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.YQ      Tcko                  0.676   converter/r_BCD<0>
                                                       converter/r_BCD_0
    SLICE_X14Y7.G3       net (fanout=6)        1.058   converter/r_BCD<0>
    SLICE_X14Y7.X        Tif5x                 0.987   converter/Madd_add0000_addsub0000_cy<0>
                                                       converter/Mmux_w_BCD_Digit_4
                                                       converter/Mmux_w_BCD_Digit_2_f5
    SLICE_X15Y3.G3       net (fanout=11)       0.753   converter/Madd_add0000_addsub0000_cy<0>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X19Y11.F2      net (fanout=16)       1.552   N66
    SLICE_X19Y11.X       Tilo                  0.643   N88
                                                       converter/r_BCD_10_mux0000_SW0
    SLICE_X17Y11.SR      net (fanout=1)        1.144   N88
    SLICE_X17Y11.CLK     Tsrck                 0.867   converter/r_BCD<10>
                                                       converter/r_BCD_10
    -------------------------------------------------  ---------------------------
    Total                                      8.328ns (3.821ns logic, 4.507ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_Digit_Index_0_1 (FF)
  Destination:          converter/r_BCD_10 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.208ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.422 - 0.490)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_Digit_Index_0_1 to converter/r_BCD_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y6.YQ       Tcko                  0.676   converter/r_Digit_Index_0_1
                                                       converter/r_Digit_Index_0_1
    SLICE_X14Y7.G1       net (fanout=6)        0.938   converter/r_Digit_Index_0_1
    SLICE_X14Y7.X        Tif5x                 0.987   converter/Madd_add0000_addsub0000_cy<0>
                                                       converter/Mmux_w_BCD_Digit_4
                                                       converter/Mmux_w_BCD_Digit_2_f5
    SLICE_X15Y3.G3       net (fanout=11)       0.753   converter/Madd_add0000_addsub0000_cy<0>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X19Y11.F2      net (fanout=16)       1.552   N66
    SLICE_X19Y11.X       Tilo                  0.643   N88
                                                       converter/r_BCD_10_mux0000_SW0
    SLICE_X17Y11.SR      net (fanout=1)        1.144   N88
    SLICE_X17Y11.CLK     Tsrck                 0.867   converter/r_BCD<10>
                                                       converter/r_BCD_10
    -------------------------------------------------  ---------------------------
    Total                                      8.208ns (3.821ns logic, 4.387ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point converter/r_BCD_1 (SLICE_X10Y10.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     74.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_BCD_1 (FF)
  Destination:          converter/r_BCD_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.338ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_BCD_1 to converter/r_BCD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.YQ      Tcko                  0.676   converter/r_BCD<1>
                                                       converter/r_BCD_1
    SLICE_X14Y4.G4       net (fanout=6)        1.327   converter/r_BCD<1>
    SLICE_X14Y4.X        Tif5x                 0.987   converter/w_BCD_Digit<1>
                                                       converter/Mmux_w_BCD_Digit_41
                                                       converter/Mmux_w_BCD_Digit_2_f5_0
    SLICE_X15Y3.G2       net (fanout=6)        0.532   converter/w_BCD_Digit<1>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X10Y12.F2      net (fanout=16)       1.773   N66
    SLICE_X10Y12.X       Tilo                  0.692   N80
                                                       converter/r_BCD_1_mux0000_SW0
    SLICE_X10Y10.SR      net (fanout=1)        0.836   N80
    SLICE_X10Y10.CLK     Tsrck                 0.867   converter/r_BCD<1>
                                                       converter/r_BCD_1
    -------------------------------------------------  ---------------------------
    Total                                      8.338ns (3.870ns logic, 4.468ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_BCD_0 (FF)
  Destination:          converter/r_BCD_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.290ns (Levels of Logic = 3)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_BCD_0 to converter/r_BCD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.YQ      Tcko                  0.676   converter/r_BCD<0>
                                                       converter/r_BCD_0
    SLICE_X14Y7.G3       net (fanout=6)        1.058   converter/r_BCD<0>
    SLICE_X14Y7.X        Tif5x                 0.987   converter/Madd_add0000_addsub0000_cy<0>
                                                       converter/Mmux_w_BCD_Digit_4
                                                       converter/Mmux_w_BCD_Digit_2_f5
    SLICE_X15Y3.G3       net (fanout=11)       0.753   converter/Madd_add0000_addsub0000_cy<0>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X10Y12.F2      net (fanout=16)       1.773   N66
    SLICE_X10Y12.X       Tilo                  0.692   N80
                                                       converter/r_BCD_1_mux0000_SW0
    SLICE_X10Y10.SR      net (fanout=1)        0.836   N80
    SLICE_X10Y10.CLK     Tsrck                 0.867   converter/r_BCD<1>
                                                       converter/r_BCD_1
    -------------------------------------------------  ---------------------------
    Total                                      8.290ns (3.870ns logic, 4.420ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_BCD_8 (FF)
  Destination:          converter/r_BCD_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.420 - 0.500)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_BCD_8 to converter/r_BCD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.YQ       Tcko                  0.676   converter/r_BCD<8>
                                                       converter/r_BCD_8
    SLICE_X14Y7.F1       net (fanout=6)        0.906   converter/r_BCD<8>
    SLICE_X14Y7.X        Tif5x                 0.987   converter/Madd_add0000_addsub0000_cy<0>
                                                       converter/Mmux_w_BCD_Digit_3
                                                       converter/Mmux_w_BCD_Digit_2_f5
    SLICE_X15Y3.G3       net (fanout=11)       0.753   converter/Madd_add0000_addsub0000_cy<0>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X10Y12.F2      net (fanout=16)       1.773   N66
    SLICE_X10Y12.X       Tilo                  0.692   N80
                                                       converter/r_BCD_1_mux0000_SW0
    SLICE_X10Y10.SR      net (fanout=1)        0.836   N80
    SLICE_X10Y10.CLK     Tsrck                 0.867   converter/r_BCD<1>
                                                       converter/r_BCD_1
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (3.870ns logic, 4.268ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point converter/r_BCD_5 (SLICE_X15Y4.SR), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     75.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_BCD_1 (FF)
  Destination:          converter/r_BCD_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.252 - 0.266)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_BCD_1 to converter/r_BCD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y10.YQ      Tcko                  0.676   converter/r_BCD<1>
                                                       converter/r_BCD_1
    SLICE_X14Y4.G4       net (fanout=6)        1.327   converter/r_BCD<1>
    SLICE_X14Y4.X        Tif5x                 0.987   converter/w_BCD_Digit<1>
                                                       converter/Mmux_w_BCD_Digit_41
                                                       converter/Mmux_w_BCD_Digit_2_f5_0
    SLICE_X15Y3.G2       net (fanout=6)        0.532   converter/w_BCD_Digit<1>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X18Y9.F3       net (fanout=16)       1.472   N66
    SLICE_X18Y9.X        Tilo                  0.692   N76
                                                       converter/r_BCD_5_mux0000_SW0
    SLICE_X15Y4.SR       net (fanout=1)        0.970   N76
    SLICE_X15Y4.CLK      Tsrck                 0.867   converter/r_BCD<5>
                                                       converter/r_BCD_5
    -------------------------------------------------  ---------------------------
    Total                                      8.171ns (3.870ns logic, 4.301ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_BCD_0 (FF)
  Destination:          converter/r_BCD_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      8.123ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.252 - 0.266)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_BCD_0 to converter/r_BCD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.YQ      Tcko                  0.676   converter/r_BCD<0>
                                                       converter/r_BCD_0
    SLICE_X14Y7.G3       net (fanout=6)        1.058   converter/r_BCD<0>
    SLICE_X14Y7.X        Tif5x                 0.987   converter/Madd_add0000_addsub0000_cy<0>
                                                       converter/Mmux_w_BCD_Digit_4
                                                       converter/Mmux_w_BCD_Digit_2_f5
    SLICE_X15Y3.G3       net (fanout=11)       0.753   converter/Madd_add0000_addsub0000_cy<0>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X18Y9.F3       net (fanout=16)       1.472   N66
    SLICE_X18Y9.X        Tilo                  0.692   N76
                                                       converter/r_BCD_5_mux0000_SW0
    SLICE_X15Y4.SR       net (fanout=1)        0.970   N76
    SLICE_X15Y4.CLK      Tsrck                 0.867   converter/r_BCD<5>
                                                       converter/r_BCD_5
    -------------------------------------------------  ---------------------------
    Total                                      8.123ns (3.870ns logic, 4.253ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     75.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               converter/r_BCD_8 (FF)
  Destination:          converter/r_BCD_5 (FF)
  Requirement:          83.333ns
  Data Path Delay:      7.971ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.446 - 0.500)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: converter/r_BCD_8 to converter/r_BCD_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.YQ       Tcko                  0.676   converter/r_BCD<8>
                                                       converter/r_BCD_8
    SLICE_X14Y7.F1       net (fanout=6)        0.906   converter/r_BCD<8>
    SLICE_X14Y7.X        Tif5x                 0.987   converter/Madd_add0000_addsub0000_cy<0>
                                                       converter/Mmux_w_BCD_Digit_3
                                                       converter/Mmux_w_BCD_Digit_2_f5
    SLICE_X15Y3.G3       net (fanout=11)       0.753   converter/Madd_add0000_addsub0000_cy<0>
    SLICE_X15Y3.Y        Tilo                  0.648   converter/N4
                                                       converter/r_BCD_13_mux000011_SW1
    SLICE_X18Y9.F3       net (fanout=16)       1.472   N66
    SLICE_X18Y9.X        Tilo                  0.692   N76
                                                       converter/r_BCD_5_mux0000_SW0
    SLICE_X15Y4.SR       net (fanout=1)        0.970   N76
    SLICE_X15Y4.CLK      Tsrck                 0.867   converter/r_BCD<5>
                                                       converter/r_BCD_5
    -------------------------------------------------  ---------------------------
    Total                                      7.971ns (3.870ns logic, 4.101ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point converter/r_Loop_Count_0 (SLICE_X5Y0.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               converter/r_SM_Main_FSM_FFd4 (FF)
  Destination:          converter/r_Loop_Count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.304 - 0.226)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: converter/r_SM_Main_FSM_FFd4 to converter/r_Loop_Count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y0.YQ        Tcko                  0.464   converter/r_SM_Main_FSM_FFd3
                                                       converter/r_SM_Main_FSM_FFd4
    SLICE_X5Y0.CE        net (fanout=6)        0.601   converter/r_SM_Main_FSM_FFd4
    SLICE_X5Y0.CLK       Tckce       (-Th)     0.000   converter/r_Loop_Count<0>
                                                       converter/r_Loop_Count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.464ns logic, 0.601ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point converter/r_Loop_Count_1 (SLICE_X5Y0.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               converter/r_SM_Main_FSM_FFd4 (FF)
  Destination:          converter/r_Loop_Count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.304 - 0.226)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: converter/r_SM_Main_FSM_FFd4 to converter/r_Loop_Count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y0.YQ        Tcko                  0.464   converter/r_SM_Main_FSM_FFd3
                                                       converter/r_SM_Main_FSM_FFd4
    SLICE_X5Y0.CE        net (fanout=6)        0.601   converter/r_SM_Main_FSM_FFd4
    SLICE_X5Y0.CLK       Tckce       (-Th)     0.000   converter/r_Loop_Count<0>
                                                       converter/r_Loop_Count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.464ns logic, 0.601ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point converter/r_Loop_Count_2 (SLICE_X5Y1.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               converter/r_SM_Main_FSM_FFd4 (FF)
  Destination:          converter/r_Loop_Count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.304 - 0.226)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: converter/r_SM_Main_FSM_FFd4 to converter/r_Loop_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y0.YQ        Tcko                  0.464   converter/r_SM_Main_FSM_FFd3
                                                       converter/r_SM_Main_FSM_FFd4
    SLICE_X5Y1.CE        net (fanout=6)        0.601   converter/r_SM_Main_FSM_FFd4
    SLICE_X5Y1.CLK       Tckce       (-Th)     0.000   converter/r_Loop_Count<2>
                                                       converter/r_Loop_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.464ns logic, 0.601ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 81.731ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: converter/r_SM_Main_FSM_FFd5_1/CLK
  Logical resource: converter/r_SM_Main_FSM_FFd5_1/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 81.731ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: converter/r_SM_Main_FSM_FFd5_1/CLK
  Logical resource: converter/r_SM_Main_FSM_FFd5_1/CK
  Location pin: SLICE_X12Y9.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 81.731ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: converter/r_Digit_Index_0_1/CLK
  Logical resource: converter/r_Digit_Index_0_1/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    8.448|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1769 paths, 0 nets, and 568 connections

Design statistics:
   Minimum period:   8.448ns{1}   (Maximum frequency: 118.371MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 12 22:43:34 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 368 MB



