// Seed: 3672226182
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.id_12 = 0;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1'b0;
  always id_7 <= id_12;
  always id_10 = id_9 ^ (-1);
  assign id_13 = id_13;
  assign id_1[-1] = 1;
  assign id_5 = 1'b0;
  wire id_14, id_15;
  wire id_16, id_17;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_17
  );
  wire id_18;
endmodule
