{
  "Top": "cordiccart2pol",
  "RtlTop": "cordiccart2pol",
  "RtlPrefix": "",
  "RtlSubPrefix": "cordiccart2pol_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "x",
          "name": "x",
          "usage": "data",
          "direction": "in"
        }]
    },
    "y": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "y",
          "name": "y",
          "usage": "data",
          "direction": "in"
        }]
    },
    "r": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "r",
          "name": "r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "r_ap_vld",
          "name": "r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "theta": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "theta",
          "name": "theta",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "theta_ap_vld",
          "name": "theta_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -ipname=cordiccart2pol",
      "config_export -rtl=verilog",
      "config_export -version=1.0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cordiccart2pol"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "211",
    "Latency": "210"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cordiccart2pol",
    "Version": "1.0",
    "DisplayName": "Cordiccart2pol",
    "Revision": "2114316762",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cordiccart2pol_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/cordiccart2pol.cpp"],
    "TestBench": ["..\/..\/cordiccart2pol_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1.vhd",
      "impl\/vhdl\/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/cordiccart2pol_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/cordiccart2pol.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1.v",
      "impl\/verilog\/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R.dat",
      "impl\/verilog\/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_angles_ROM_AUTO_1R.v",
      "impl\/verilog\/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R.dat",
      "impl\/verilog\/cordiccart2pol_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_Kvalues_ROM_AUTO_1R.v",
      "impl\/verilog\/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/cordiccart2pol_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/cordiccart2pol.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cordiccart2pol.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "x": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"x": "DATA"},
      "ports": ["x"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "y": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"y": "DATA"},
      "ports": ["y"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "y"
        }]
    },
    "r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"r": "DATA"},
      "ports": ["r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "r"
        }]
    },
    "theta": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"theta": "DATA"},
      "ports": ["theta"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "theta"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x": {
      "dir": "in",
      "width": "32"
    },
    "y": {
      "dir": "in",
      "width": "32"
    },
    "r": {
      "dir": "out",
      "width": "32"
    },
    "r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "theta": {
      "dir": "out",
      "width": "32"
    },
    "theta_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cordiccart2pol",
      "BindInstances": "icmp_ln32_fu_137_p2 icmp_ln32_1_fu_143_p2 or_ln32_fu_149_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U16 and_ln32_fu_155_p2 xor_ln33_fu_168_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U16 current_theta_fu_224_p3 x_new_4_fu_233_p3 fmul_32ns_32ns_32_4_max_dsp_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U15",
      "Instances": [{
          "ModuleName": "cordiccart2pol_Pipeline_VITIS_LOOP_44_1",
          "InstanceName": "grp_cordiccart2pol_Pipeline_VITIS_LOOP_44_1_fu_96",
          "BindInstances": "icmp_ln47_fu_235_p2 icmp_ln47_1_fu_241_p2 or_ln47_fu_247_p2 and_ln47_fu_253_p2 fmul_32ns_32ns_32_4_max_dsp_1_U4 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U1 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 faddfsub_32ns_32ns_32_5_full_dsp_1_U2 current_theta_1_fu_259_p3 x_new_6_out current_y_fu_279_p3 i_fu_188_p2 icmp_ln44_fu_194_p2 Kvalues_U angles_U"
        }]
    },
    "Info": {
      "cordiccart2pol_Pipeline_VITIS_LOOP_44_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cordiccart2pol": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cordiccart2pol_Pipeline_VITIS_LOOP_44_1": {
        "Latency": {
          "LatencyBest": "203",
          "LatencyAvg": "203",
          "LatencyWorst": "203",
          "PipelineII": "200",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "20",
            "Latency": "201",
            "PipelineII": "10",
            "PipelineDepth": "12"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "1023",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1518",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cordiccart2pol": {
        "Latency": {
          "LatencyBest": "210",
          "LatencyAvg": "210",
          "LatencyWorst": "210",
          "PipelineII": "211",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "1305",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2124",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-23 23:42:56 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
