INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/AND_GATE_3to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AND_GATE_3to1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sources_1/new/equal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'equal'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/maxst/Desktop/Universidad/Sexto semestre/Digitales/labo6/labo6.srcs/sim_1/new/eq_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'eq_tb'
