[2025-09-17 12:38:05] START suite=qualcomm_srv trace=srv72_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv72_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2991265 heartbeat IPC: 3.343 cumulative IPC: 3.343 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5671191 heartbeat IPC: 3.731 cumulative IPC: 3.527 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5671191 cumulative IPC: 3.527 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5671191 cumulative IPC: 3.527 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14932507 heartbeat IPC: 1.08 cumulative IPC: 1.08 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 22606417 heartbeat IPC: 1.303 cumulative IPC: 1.181 (Simulation time: 00 hr 03 min 26 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 31025422 heartbeat IPC: 1.188 cumulative IPC: 1.183 (Simulation time: 00 hr 04 min 30 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 38739513 heartbeat IPC: 1.296 cumulative IPC: 1.21 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 46702908 heartbeat IPC: 1.256 cumulative IPC: 1.219 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 54307843 heartbeat IPC: 1.315 cumulative IPC: 1.234 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 90000021 cycles: 62355975 heartbeat IPC: 1.243 cumulative IPC: 1.235 (Simulation time: 00 hr 09 min 04 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 70312761 heartbeat IPC: 1.257 cumulative IPC: 1.238 (Simulation time: 00 hr 10 min 17 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv72_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000028 cycles: 78217871 heartbeat IPC: 1.265 cumulative IPC: 1.241 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 80191099 cumulative IPC: 1.247 (Simulation time: 00 hr 12 min 39 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 80191099 cumulative IPC: 1.247 (Simulation time: 00 hr 12 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv72_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.247 instructions: 100000002 cycles: 80191099
CPU 0 Branch Prediction Accuracy: 95.54% MPKI: 7.474 Average ROB Occupancy at Mispredict: 75.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06421
BRANCH_INDIRECT: 0.1482
BRANCH_CONDITIONAL: 7.013
BRANCH_DIRECT_CALL: 0.09859
BRANCH_INDIRECT_CALL: 0.03063
BRANCH_RETURN: 0.1193


====Backend Stall Breakdown====
ROB_STALL: 8374263
LQ_STALL: 0
SQ_STALL: 2131622


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 393.09546
REPLAY_LOAD: 132.04433
NON_REPLAY_LOAD: 33.911324

== Total ==
ADDR_TRANS: 1433226
REPLAY_LOAD: 572016
NON_REPLAY_LOAD: 6369021

== Counts ==
ADDR_TRANS: 3646
REPLAY_LOAD: 4332
NON_REPLAY_LOAD: 187814

cpu0->cpu0_STLB TOTAL        ACCESS:     797801 HIT:     738209 MISS:      59592 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     797801 HIT:     738209 MISS:      59592 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 268.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2444452 HIT:    1520829 MISS:     923623 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1690249 HIT:    1040169 MISS:     650080 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     206972 HIT:      47523 MISS:     159449 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     427662 HIT:     427028 MISS:        634 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     119569 HIT:       6109 MISS:     113460 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 97.09 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12947737 HIT:   11450748 MISS:    1496989 MSHR_MERGE:     455546
cpu0->cpu0_L1I LOAD         ACCESS:   12947737 HIT:   11450748 MISS:    1496989 MSHR_MERGE:     455546
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 25.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24303500 HIT:   22056216 MISS:    2247284 MSHR_MERGE:    1271934
cpu0->cpu0_L1D LOAD         ACCESS:   13656761 HIT:   12500463 MISS:    1156298 MSHR_MERGE:     507492
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10512652 HIT:    9542064 MISS:     970588 MSHR_MERGE:     763613
cpu0->cpu0_L1D TRANSLATION  ACCESS:     134087 HIT:      13689 MISS:     120398 MSHR_MERGE:        829
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 88.29 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10521547 HIT:   10078490 MISS:     443057 MSHR_MERGE:     241873
cpu0->cpu0_ITLB LOAD         ACCESS:   10521547 HIT:   10078490 MISS:     443057 MSHR_MERGE:     241873
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 19.29 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22940555 HIT:   22100568 MISS:     839987 MSHR_MERGE:     243370
cpu0->cpu0_DTLB LOAD         ACCESS:   22940555 HIT:   22100568 MISS:     839987 MSHR_MERGE:     243370
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 26.76 cycles
cpu0->LLC TOTAL        ACCESS:    1245837 HIT:     698081 MISS:     547756 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     650080 HIT:     323441 MISS:     326639 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     159449 HIT:      13213 MISS:     146236 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     322848 HIT:     322458 MISS:        390 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     113460 HIT:      38969 MISS:      74491 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      33777
  ROW_BUFFER_MISS:     513549
  AVG DBUS CONGESTED CYCLE: 6.551
Channel 0 WQ ROW_BUFFER_HIT:      46365
  ROW_BUFFER_MISS:     246836
  FULL:          0
Channel 0 REFRESHES ISSUED:       6683

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539215        58810        26798        13672
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          124          660         7176        13277
  STLB miss resolved @ L2C                0          183          666         3811         4998
  STLB miss resolved @ LLC                0          236         1349        17770        10925
  STLB miss resolved @ MEM                0          228         2281        16916        45668

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194854        12467       139261        27176         6600
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           42          214         2517         2270
  STLB miss resolved @ L2C                0           18          248          980          558
  STLB miss resolved @ LLC                2           76          512        11382         4188
  STLB miss resolved @ MEM                3          105          620        10921        11146
[2025-09-17 12:50:45] END   suite=qualcomm_srv trace=srv72_ap (rc=0)
