[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847305 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847305 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847305 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11595491 heartbeat IPC: 1.143 cumulative IPC: 1.143 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18835861 heartbeat IPC: 1.381 cumulative IPC: 1.251 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 27029659 heartbeat IPC: 1.22 cumulative IPC: 1.241 (Simulation time: 00 hr 02 min 41 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 34633874 heartbeat IPC: 1.315 cumulative IPC: 1.258 (Simulation time: 00 hr 03 min 23 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 31786569 cumulative IPC: 1.258 (Simulation time: 00 hr 03 min 23 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 31786569 cumulative IPC: 1.258 (Simulation time: 00 hr 03 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.258 instructions: 40000002 cycles: 31786569
CPU 0 Branch Prediction Accuracy: 95.15% MPKI: 10.95 Average ROB Occupancy at Mispredict: 44.16
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 9.082
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197825 HIT:     194216 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197825 HIT:     194216 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 165.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568324 HIT:     460371 MISS:     107953 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430598 HIT:     343588 MISS:      87010 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35291 HIT:      21415 MISS:      13876 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95357 HIT:      95107 MISS:        250 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        261 MISS:       6817 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3227680 HIT:    2957899 MISS:     269781 MSHR_MERGE:      70072
cpu0->cpu0_L1I LOAD         ACCESS:    3227680 HIT:    2957899 MISS:     269781 MSHR_MERGE:      70072
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.647 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13325649 HIT:   12905289 MISS:     420360 MSHR_MERGE:     147097
cpu0->cpu0_L1D LOAD         ACCESS:    7431154 HIT:    7134131 MISS:     297023 MSHR_MERGE:      66134
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5886752 HIT:    5770509 MISS:     116243 MSHR_MERGE:      80947
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7743 HIT:        649 MISS:       7094 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.64 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2853353 HIT:    2808838 MISS:      44515 MSHR_MERGE:      28641
cpu0->cpu0_ITLB LOAD         ACCESS:    2853353 HIT:    2808838 MISS:      44515 MSHR_MERGE:      28641
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.617 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12605164 HIT:   12364393 MISS:     240771 MSHR_MERGE:      58820
cpu0->cpu0_DTLB LOAD         ACCESS:   12605164 HIT:   12364393 MISS:     240771 MSHR_MERGE:      58820
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.169 cycles
cpu0->LLC TOTAL        ACCESS:     136574 HIT:     126098 MISS:      10476 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87010 HIT:      81635 MISS:       5375 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13876 HIT:      10514 MISS:       3362 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28871 HIT:      28854 MISS:         17 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6817 HIT:       5095 MISS:       1722 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 166.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        534
  ROW_BUFFER_MISS:       9925
  AVG DBUS CONGESTED CYCLE: 14.56
Channel 0 WQ ROW_BUFFER_HIT:        239
  ROW_BUFFER_MISS:       1271
  FULL:          0
Channel 0 REFRESHES ISSUED:       2649
