// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _convolution_3_HH_
#define _convolution_3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv1_fadd_32ns_3bkb.h"
#include "conv1_fmul_32ns_3cud.h"

namespace ap_rtl {

struct convolution_3 : public sc_module {
    // Port declarations 37
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<32> > input_r_q0;
    sc_out< sc_lv<11> > input_r_address1;
    sc_out< sc_logic > input_r_ce1;
    sc_in< sc_lv<32> > input_r_q1;
    sc_out< sc_lv<9> > weights_0_address0;
    sc_out< sc_logic > weights_0_ce0;
    sc_in< sc_lv<32> > weights_0_q0;
    sc_out< sc_lv<9> > weights_1_address0;
    sc_out< sc_logic > weights_1_ce0;
    sc_in< sc_lv<32> > weights_1_q0;
    sc_out< sc_lv<9> > weights_2_address0;
    sc_out< sc_logic > weights_2_ce0;
    sc_in< sc_lv<32> > weights_2_q0;
    sc_out< sc_lv<9> > weights_3_address0;
    sc_out< sc_logic > weights_3_ce0;
    sc_in< sc_lv<32> > weights_3_q0;
    sc_out< sc_lv<9> > weights_4_address0;
    sc_out< sc_logic > weights_4_ce0;
    sc_in< sc_lv<32> > weights_4_q0;
    sc_out< sc_lv<9> > weights_5_address0;
    sc_out< sc_logic > weights_5_ce0;
    sc_in< sc_lv<32> > weights_5_q0;
    sc_out< sc_lv<4> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<32> > bias_q0;
    sc_out< sc_lv<11> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<32> > output_r_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    convolution_3(sc_module_name name);
    SC_HAS_PROCESS(convolution_3);

    ~convolution_3();

    sc_trace_file* mVcdFile;

    conv1_fadd_32ns_3bkb<1,5,32,32,32>* conv1_fadd_32ns_3bkb_U40;
    conv1_fadd_32ns_3bkb<1,5,32,32,32>* conv1_fadd_32ns_3bkb_U41;
    conv1_fadd_32ns_3bkb<1,5,32,32,32>* conv1_fadd_32ns_3bkb_U42;
    conv1_fmul_32ns_3cud<1,4,32,32,32>* conv1_fmul_32ns_3cud_U43;
    conv1_fmul_32ns_3cud<1,4,32,32,32>* conv1_fmul_32ns_3cud_U44;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<16> > indvar_flatten3_reg_298;
    sc_signal< sc_lv<5> > co_reg_309;
    sc_signal< sc_lv<12> > indvar_flatten4_reg_320;
    sc_signal< sc_lv<4> > h_reg_331;
    sc_signal< sc_lv<9> > indvar_flatten5_reg_342;
    sc_signal< sc_lv<4> > w_reg_353;
    sc_signal< sc_lv<6> > indvar_flatten_reg_364;
    sc_signal< sc_lv<3> > m_reg_375;
    sc_signal< sc_lv<3> > n_reg_386;
    sc_signal< sc_lv<1> > exitcond_flatten5_fu_427_p2;
    sc_signal< sc_lv<1> > exitcond_flatten5_reg_1180;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten5_reg_1180_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten5_reg_1180_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten5_reg_1180_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_flatten5_reg_1180_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_flatten5_reg_1180_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_flatten5_reg_1180_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_flatten5_reg_1180_pp0_iter7_reg;
    sc_signal< sc_lv<16> > indvar_flatten_next5_fu_433_p2;
    sc_signal< sc_lv<16> > indvar_flatten_next5_reg_1184;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_fu_459_p3;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_reg_1189;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_reg_1189_pp0_iter1_reg;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_reg_1189_pp0_iter2_reg;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_reg_1189_pp0_iter3_reg;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_reg_1189_pp0_iter4_reg;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_reg_1189_pp0_iter5_reg;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_reg_1189_pp0_iter6_reg;
    sc_signal< sc_lv<5> > tmp_93_mid2_v_reg_1189_pp0_iter7_reg;
    sc_signal< sc_lv<1> > not_exitcond_flatten_fu_475_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_reg_1199;
    sc_signal< sc_lv<1> > tmp_169_fu_481_p2;
    sc_signal< sc_lv<1> > tmp_169_reg_1204;
    sc_signal< sc_lv<4> > tmp_100_mid2_fu_543_p3;
    sc_signal< sc_lv<4> > tmp_100_mid2_reg_1209;
    sc_signal< sc_lv<4> > tmp_100_mid2_reg_1209_pp0_iter1_reg;
    sc_signal< sc_lv<4> > tmp_100_mid2_reg_1209_pp0_iter2_reg;
    sc_signal< sc_lv<4> > tmp_100_mid2_reg_1209_pp0_iter3_reg;
    sc_signal< sc_lv<4> > tmp_100_mid2_reg_1209_pp0_iter4_reg;
    sc_signal< sc_lv<4> > tmp_100_mid2_reg_1209_pp0_iter5_reg;
    sc_signal< sc_lv<4> > tmp_100_mid2_reg_1209_pp0_iter6_reg;
    sc_signal< sc_lv<4> > tmp_100_mid2_reg_1209_pp0_iter7_reg;
    sc_signal< sc_lv<1> > not_exitcond_flatten_1_fu_565_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_1_reg_1216;
    sc_signal< sc_lv<3> > m_mid1_fu_601_p3;
    sc_signal< sc_lv<3> > m_mid1_reg_1221;
    sc_signal< sc_lv<4> > tmp_107_mid2_fu_609_p3;
    sc_signal< sc_lv<4> > tmp_107_mid2_reg_1227;
    sc_signal< sc_lv<4> > tmp_107_mid2_reg_1227_pp0_iter1_reg;
    sc_signal< sc_lv<4> > tmp_107_mid2_reg_1227_pp0_iter2_reg;
    sc_signal< sc_lv<4> > tmp_107_mid2_reg_1227_pp0_iter3_reg;
    sc_signal< sc_lv<4> > tmp_107_mid2_reg_1227_pp0_iter4_reg;
    sc_signal< sc_lv<4> > tmp_107_mid2_reg_1227_pp0_iter5_reg;
    sc_signal< sc_lv<4> > tmp_107_mid2_reg_1227_pp0_iter6_reg;
    sc_signal< sc_lv<4> > tmp_107_mid2_reg_1227_pp0_iter7_reg;
    sc_signal< sc_lv<4> > tmp_116_mid5_fu_617_p3;
    sc_signal< sc_lv<4> > tmp_116_mid5_reg_1234;
    sc_signal< sc_lv<1> > not_exitcond_flatten_2_fu_625_p2;
    sc_signal< sc_lv<1> > not_exitcond_flatten_2_reg_1239;
    sc_signal< sc_lv<1> > exitcond_mid2_fu_631_p2;
    sc_signal< sc_lv<1> > exitcond_mid2_reg_1244;
    sc_signal< sc_lv<3> > n_mid2_fu_649_p3;
    sc_signal< sc_lv<3> > n_mid2_reg_1251;
    sc_signal< sc_lv<6> > indvar_flatten_next_fu_663_p3;
    sc_signal< sc_lv<6> > indvar_flatten_next_reg_1260;
    sc_signal< sc_lv<9> > indvar_flatten_next3_fu_677_p3;
    sc_signal< sc_lv<9> > indvar_flatten_next3_reg_1265;
    sc_signal< sc_lv<12> > indvar_flatten_next4_fu_691_p3;
    sc_signal< sc_lv<12> > indvar_flatten_next4_reg_1270;
    sc_signal< sc_lv<3> > tmp_114_mid2_fu_742_p3;
    sc_signal< sc_lv<3> > tmp_114_mid2_reg_1275;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state23_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state28_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state33_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state38_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter8;
    sc_signal< bool > ap_block_state48_pp0_stage1_iter9;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<8> > tmp_176_fu_752_p2;
    sc_signal< sc_lv<8> > tmp_176_reg_1281;
    sc_signal< sc_lv<12> > tmp_178_fu_793_p2;
    sc_signal< sc_lv<12> > tmp_178_reg_1287;
    sc_signal< sc_lv<1> > or_cond5_fu_817_p2;
    sc_signal< sc_lv<1> > or_cond5_reg_1297;
    sc_signal< sc_lv<1> > or_cond5_reg_1297_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond5_reg_1297_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond5_reg_1297_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_cond5_reg_1297_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_cond5_reg_1297_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond5_reg_1297_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond5_reg_1297_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond5_reg_1297_pp0_iter8_reg;
    sc_signal< sc_lv<64> > tmp_230_cast_fu_856_p1;
    sc_signal< sc_lv<64> > tmp_230_cast_reg_1301;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state24_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state29_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state34_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state39_pp0_stage2_iter7;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter8;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<12> > tmp_104_cast_fu_867_p1;
    sc_signal< sc_lv<12> > tmp_104_cast_reg_1319;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state25_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state30_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state35_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state40_pp0_stage3_iter7;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter8;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<32> > weights_0_load_reg_1347;
    sc_signal< sc_lv<32> > input_load_reg_1362;
    sc_signal< sc_lv<32> > weights_1_load_reg_1367;
    sc_signal< sc_lv<32> > input_load_16_reg_1372;
    sc_signal< sc_lv<1> > tmp_101_fu_936_p2;
    sc_signal< sc_lv<1> > tmp_101_reg_1377;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state21_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state26_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state31_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state36_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state41_pp0_stage4_iter7;
    sc_signal< bool > ap_block_state46_pp0_stage4_iter8;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > tmp_101_reg_1377_pp0_iter1_reg;
    sc_signal< sc_lv<32> > weights_2_load_reg_1407;
    sc_signal< sc_lv<32> > input_load_17_reg_1412;
    sc_signal< sc_lv<32> > weights_3_load_reg_1417;
    sc_signal< sc_lv<32> > input_load_18_reg_1422;
    sc_signal< sc_lv<3> > n_2_fu_962_p2;
    sc_signal< sc_lv<3> > n_2_reg_1427;
    sc_signal< sc_lv<32> > weights_4_load_reg_1432;
    sc_signal< sc_lv<32> > input_load_19_reg_1437;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > weights_5_load_reg_1442;
    sc_signal< sc_lv<32> > input_load_20_reg_1447;
    sc_signal< sc_lv<32> > grp_fu_409_p2;
    sc_signal< sc_lv<32> > tmp_105_reg_1452;
    sc_signal< sc_lv<32> > grp_fu_413_p2;
    sc_signal< sc_lv<32> > tmp_107_reg_1457;
    sc_signal< sc_lv<32> > p_13_fu_973_p3;
    sc_signal< sc_lv<32> > p_14_fu_981_p3;
    sc_signal< sc_lv<32> > tmp_109_reg_1472;
    sc_signal< sc_lv<32> > tmp_111_reg_1477;
    sc_signal< sc_lv<32> > p_11_fu_995_p3;
    sc_signal< sc_lv<32> > p_12_fu_1003_p3;
    sc_signal< sc_lv<32> > tmp_113_reg_1492;
    sc_signal< sc_lv<32> > tmp_115_reg_1497;
    sc_signal< sc_lv<32> > p_s_fu_1017_p3;
    sc_signal< sc_lv<32> > p_10_fu_1025_p3;
    sc_signal< sc_lv<32> > grp_fu_397_p2;
    sc_signal< sc_lv<32> > tmp_106_reg_1512;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > grp_fu_401_p2;
    sc_signal< sc_lv<32> > tmp_108_reg_1517;
    sc_signal< sc_lv<32> > tmp_110_reg_1522;
    sc_signal< sc_lv<32> > tmp_110_reg_1522_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_112_reg_1527;
    sc_signal< sc_lv<32> > tmp_112_reg_1527_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_112_reg_1527_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_114_reg_1532;
    sc_signal< sc_lv<32> > tmp_114_reg_1532_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_114_reg_1532_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_114_reg_1532_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_116_reg_1537;
    sc_signal< sc_lv<32> > tmp_116_reg_1537_pp0_iter3_reg;
    sc_signal< sc_lv<32> > tmp_116_reg_1537_pp0_iter4_reg;
    sc_signal< sc_lv<32> > tmp_116_reg_1537_pp0_iter5_reg;
    sc_signal< sc_lv<32> > tmp_116_reg_1537_pp0_iter6_reg;
    sc_signal< sc_lv<32> > grp_fu_405_p2;
    sc_signal< sc_lv<32> > tmp_118_reg_1542;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > tmp_119_reg_1547;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > tmp_120_reg_1552;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<32> > tmp_121_reg_1557;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<11> > output_addr_reg_1562;
    sc_signal< sc_lv<11> > output_addr_reg_1562_pp0_iter8_reg;
    sc_signal< sc_lv<32> > tmp_122_reg_1572;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<32> > bias_load_reg_1577;
    sc_signal< sc_lv<32> > tmp_123_reg_1582;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<16> > ap_phi_mux_indvar_flatten3_phi_fu_302_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_co_phi_fu_313_p4;
    sc_signal< sc_lv<12> > ap_phi_mux_indvar_flatten4_phi_fu_324_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_h_phi_fu_335_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_indvar_flatten5_phi_fu_346_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_w_phi_fu_357_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_indvar_flatten_phi_fu_368_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_m_phi_fu_379_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_n_phi_fu_390_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > tmp_231_cast_fu_876_p1;
    sc_signal< sc_lv<64> > tmp_232_cast_fu_887_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > tmp_233_cast_fu_907_p1;
    sc_signal< sc_lv<64> > tmp_234_cast_fu_917_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > tmp_235_cast_fu_947_p1;
    sc_signal< sc_lv<64> > tmp_236_cast_fu_957_p1;
    sc_signal< sc_lv<64> > tmp_216_cast_fu_1139_p1;
    sc_signal< sc_lv<64> > tmp_93_mid2_fu_1063_p1;
    sc_signal< sc_lv<32> > tmp_93_fu_114;
    sc_signal< sc_lv<32> > tmp_92_fu_118;
    sc_signal< sc_lv<32> > tmp_91_fu_122;
    sc_signal< sc_lv<32> > tmp_90_fu_126;
    sc_signal< sc_lv<32> > tmp_89_fu_130;
    sc_signal< sc_lv<32> > tmp_s_fu_134;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<32> > grp_fu_397_p0;
    sc_signal< sc_lv<32> > grp_fu_397_p1;
    sc_signal< sc_lv<32> > grp_fu_401_p0;
    sc_signal< sc_lv<32> > grp_fu_401_p1;
    sc_signal< sc_lv<32> > grp_fu_405_p0;
    sc_signal< sc_lv<32> > grp_fu_405_p1;
    sc_signal< sc_lv<32> > grp_fu_409_p0;
    sc_signal< sc_lv<32> > grp_fu_409_p1;
    sc_signal< sc_lv<32> > grp_fu_413_p0;
    sc_signal< sc_lv<32> > grp_fu_413_p1;
    sc_signal< sc_lv<4> > m_cast_fu_417_p1;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_445_p2;
    sc_signal< sc_lv<5> > co_3_fu_439_p2;
    sc_signal< sc_lv<4> > tmp_97_fu_421_p2;
    sc_signal< sc_lv<1> > exitcond_fu_487_p2;
    sc_signal< sc_lv<1> > exitcond_flatten1_fu_499_p2;
    sc_signal< sc_lv<1> > exitcond_flatten2_fu_511_p2;
    sc_signal< sc_lv<4> > h_mid_fu_451_p3;
    sc_signal< sc_lv<1> > exitcond_flatten36_m_fu_517_p2;
    sc_signal< sc_lv<1> > tmp_170_fu_529_p2;
    sc_signal< sc_lv<4> > h_3_fu_523_p2;
    sc_signal< sc_lv<4> > tmp_116_mid_fu_467_p3;
    sc_signal< sc_lv<1> > exitcond_flatten36_n_fu_559_p2;
    sc_signal< sc_lv<1> > exitcond_mid_fu_493_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_fu_505_p2;
    sc_signal< sc_lv<4> > w_mid_fu_535_p3;
    sc_signal< sc_lv<1> > exitcond_flatten_mid_2_fu_577_p2;
    sc_signal< sc_lv<1> > tmp_173_fu_589_p2;
    sc_signal< sc_lv<1> > tmp_95_fu_595_p2;
    sc_signal< sc_lv<4> > w_4_fu_583_p2;
    sc_signal< sc_lv<4> > tmp_116_mid3_fu_551_p3;
    sc_signal< sc_lv<1> > exitcond_mid1_fu_571_p2;
    sc_signal< sc_lv<1> > tmp_175_fu_637_p2;
    sc_signal< sc_lv<1> > tmp_96_fu_643_p2;
    sc_signal< sc_lv<6> > indvar_flatten_op_fu_657_p2;
    sc_signal< sc_lv<9> > indvar_flatten34_op_fu_671_p2;
    sc_signal< sc_lv<12> > indvar_flatten84_op_fu_685_p2;
    sc_signal< sc_lv<7> > tmp_fu_702_p3;
    sc_signal< sc_lv<8> > p_shl1_cast_fu_709_p1;
    sc_signal< sc_lv<8> > tmp_93_mid2_cast_fu_699_p1;
    sc_signal< sc_lv<1> > tmp_117_mid_fu_719_p2;
    sc_signal< sc_lv<1> > tmp_117_mid3_fu_723_p2;
    sc_signal< sc_lv<3> > m_1_fu_733_p2;
    sc_signal< sc_lv<8> > tmp_114_mid2_cast_fu_748_p1;
    sc_signal< sc_lv<8> > tmp_165_fu_713_p2;
    sc_signal< sc_lv<4> > m_cast_mid1_fu_738_p1;
    sc_signal< sc_lv<4> > tmp_115_mid1_fu_758_p2;
    sc_signal< sc_lv<4> > tmp_116_mid2_fu_763_p3;
    sc_signal< sc_lv<8> > tmp_98_fu_769_p3;
    sc_signal< sc_lv<5> > tmp_99_fu_781_p3;
    sc_signal< sc_lv<12> > p_shl_cast_fu_777_p1;
    sc_signal< sc_lv<12> > p_shl9_cast_fu_789_p1;
    sc_signal< sc_lv<1> > tmp_117_mid1_fu_799_p2;
    sc_signal< sc_lv<1> > tmp_117_mid4_fu_728_p2;
    sc_signal< sc_lv<1> > tmp_117_fu_812_p2;
    sc_signal< sc_lv<1> > tmp_117_mid2_fu_805_p3;
    sc_signal< sc_lv<10> > p_shl6_cast_fu_826_p3;
    sc_signal< sc_lv<10> > tmp_219_cast_fu_823_p1;
    sc_signal< sc_lv<10> > tmp_102_cast_fu_847_p1;
    sc_signal< sc_lv<10> > tmp_177_fu_833_p2;
    sc_signal< sc_lv<10> > tmp_184_fu_850_p2;
    sc_signal< sc_lv<4> > n_cast_fu_844_p1;
    sc_signal< sc_lv<4> > tmp_103_fu_862_p2;
    sc_signal< sc_lv<12> > tmp_185_fu_871_p2;
    sc_signal< sc_lv<12> > tmp_179_fu_839_p2;
    sc_signal< sc_lv<12> > tmp_186_fu_881_p2;
    sc_signal< sc_lv<12> > tmp_180_fu_892_p2;
    sc_signal< sc_lv<12> > tmp_187_fu_902_p2;
    sc_signal< sc_lv<12> > tmp_181_fu_897_p2;
    sc_signal< sc_lv<12> > tmp_188_fu_912_p2;
    sc_signal< sc_lv<3> > tmp_100_fu_932_p2;
    sc_signal< sc_lv<12> > tmp_182_fu_922_p2;
    sc_signal< sc_lv<12> > tmp_189_fu_942_p2;
    sc_signal< sc_lv<12> > tmp_183_fu_927_p2;
    sc_signal< sc_lv<12> > tmp_190_fu_952_p2;
    sc_signal< sc_lv<8> > tmp_166_fu_1067_p3;
    sc_signal< sc_lv<6> > tmp_167_fu_1078_p3;
    sc_signal< sc_lv<9> > p_shl2_cast_fu_1074_p1;
    sc_signal< sc_lv<9> > p_shl3_cast_fu_1085_p1;
    sc_signal< sc_lv<9> > tmp_100_mid2_cast_fu_1095_p1;
    sc_signal< sc_lv<9> > tmp_168_fu_1089_p2;
    sc_signal< sc_lv<9> > tmp_171_fu_1098_p2;
    sc_signal< sc_lv<10> > tmp_94_fu_1112_p3;
    sc_signal< sc_lv<12> > p_shl4_cast_fu_1104_p3;
    sc_signal< sc_lv<12> > p_shl5_cast_fu_1120_p1;
    sc_signal< sc_lv<12> > tmp_107_mid2_cast_fu_1130_p1;
    sc_signal< sc_lv<12> > tmp_172_fu_1124_p2;
    sc_signal< sc_lv<12> > tmp_174_fu_1133_p2;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_state49;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<16> ap_const_lv16_9C40;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<12> ap_const_lv12_9C4;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<6> ap_const_lv6_19;
    static const sc_lv<9> ap_const_lv9_FA;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<12> ap_const_lv12_C4;
    static const sc_lv<12> ap_const_lv12_188;
    static const sc_lv<12> ap_const_lv12_24C;
    static const sc_lv<12> ap_const_lv12_310;
    static const sc_lv<12> ap_const_lv12_3D4;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state49();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage1_iter2();
    void thread_ap_block_state14_pp0_stage2_iter2();
    void thread_ap_block_state15_pp0_stage3_iter2();
    void thread_ap_block_state16_pp0_stage4_iter2();
    void thread_ap_block_state17_pp0_stage0_iter3();
    void thread_ap_block_state18_pp0_stage1_iter3();
    void thread_ap_block_state19_pp0_stage2_iter3();
    void thread_ap_block_state20_pp0_stage3_iter3();
    void thread_ap_block_state21_pp0_stage4_iter3();
    void thread_ap_block_state22_pp0_stage0_iter4();
    void thread_ap_block_state23_pp0_stage1_iter4();
    void thread_ap_block_state24_pp0_stage2_iter4();
    void thread_ap_block_state25_pp0_stage3_iter4();
    void thread_ap_block_state26_pp0_stage4_iter4();
    void thread_ap_block_state27_pp0_stage0_iter5();
    void thread_ap_block_state28_pp0_stage1_iter5();
    void thread_ap_block_state29_pp0_stage2_iter5();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage3_iter5();
    void thread_ap_block_state31_pp0_stage4_iter5();
    void thread_ap_block_state32_pp0_stage0_iter6();
    void thread_ap_block_state33_pp0_stage1_iter6();
    void thread_ap_block_state34_pp0_stage2_iter6();
    void thread_ap_block_state35_pp0_stage3_iter6();
    void thread_ap_block_state36_pp0_stage4_iter6();
    void thread_ap_block_state37_pp0_stage0_iter7();
    void thread_ap_block_state38_pp0_stage1_iter7();
    void thread_ap_block_state39_pp0_stage2_iter7();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage3_iter7();
    void thread_ap_block_state41_pp0_stage4_iter7();
    void thread_ap_block_state42_pp0_stage0_iter8();
    void thread_ap_block_state43_pp0_stage1_iter8();
    void thread_ap_block_state44_pp0_stage2_iter8();
    void thread_ap_block_state45_pp0_stage3_iter8();
    void thread_ap_block_state46_pp0_stage4_iter8();
    void thread_ap_block_state47_pp0_stage0_iter9();
    void thread_ap_block_state48_pp0_stage1_iter9();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_co_phi_fu_313_p4();
    void thread_ap_phi_mux_h_phi_fu_335_p4();
    void thread_ap_phi_mux_indvar_flatten3_phi_fu_302_p4();
    void thread_ap_phi_mux_indvar_flatten4_phi_fu_324_p4();
    void thread_ap_phi_mux_indvar_flatten5_phi_fu_346_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_368_p4();
    void thread_ap_phi_mux_m_phi_fu_379_p4();
    void thread_ap_phi_mux_n_phi_fu_390_p4();
    void thread_ap_phi_mux_w_phi_fu_357_p4();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_co_3_fu_439_p2();
    void thread_exitcond_flatten1_fu_499_p2();
    void thread_exitcond_flatten2_fu_511_p2();
    void thread_exitcond_flatten36_m_fu_517_p2();
    void thread_exitcond_flatten36_n_fu_559_p2();
    void thread_exitcond_flatten5_fu_427_p2();
    void thread_exitcond_flatten_fu_445_p2();
    void thread_exitcond_flatten_mid_2_fu_577_p2();
    void thread_exitcond_flatten_mid_fu_505_p2();
    void thread_exitcond_fu_487_p2();
    void thread_exitcond_mid1_fu_571_p2();
    void thread_exitcond_mid2_fu_631_p2();
    void thread_exitcond_mid_fu_493_p2();
    void thread_grp_fu_397_p0();
    void thread_grp_fu_397_p1();
    void thread_grp_fu_401_p0();
    void thread_grp_fu_401_p1();
    void thread_grp_fu_405_p0();
    void thread_grp_fu_405_p1();
    void thread_grp_fu_409_p0();
    void thread_grp_fu_409_p1();
    void thread_grp_fu_413_p0();
    void thread_grp_fu_413_p1();
    void thread_h_3_fu_523_p2();
    void thread_h_mid_fu_451_p3();
    void thread_indvar_flatten34_op_fu_671_p2();
    void thread_indvar_flatten84_op_fu_685_p2();
    void thread_indvar_flatten_next3_fu_677_p3();
    void thread_indvar_flatten_next4_fu_691_p3();
    void thread_indvar_flatten_next5_fu_433_p2();
    void thread_indvar_flatten_next_fu_663_p3();
    void thread_indvar_flatten_op_fu_657_p2();
    void thread_input_r_address0();
    void thread_input_r_address1();
    void thread_input_r_ce0();
    void thread_input_r_ce1();
    void thread_m_1_fu_733_p2();
    void thread_m_cast_fu_417_p1();
    void thread_m_cast_mid1_fu_738_p1();
    void thread_m_mid1_fu_601_p3();
    void thread_n_2_fu_962_p2();
    void thread_n_cast_fu_844_p1();
    void thread_n_mid2_fu_649_p3();
    void thread_not_exitcond_flatten_1_fu_565_p2();
    void thread_not_exitcond_flatten_2_fu_625_p2();
    void thread_not_exitcond_flatten_fu_475_p2();
    void thread_or_cond5_fu_817_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_p_10_fu_1025_p3();
    void thread_p_11_fu_995_p3();
    void thread_p_12_fu_1003_p3();
    void thread_p_13_fu_973_p3();
    void thread_p_14_fu_981_p3();
    void thread_p_s_fu_1017_p3();
    void thread_p_shl1_cast_fu_709_p1();
    void thread_p_shl2_cast_fu_1074_p1();
    void thread_p_shl3_cast_fu_1085_p1();
    void thread_p_shl4_cast_fu_1104_p3();
    void thread_p_shl5_cast_fu_1120_p1();
    void thread_p_shl6_cast_fu_826_p3();
    void thread_p_shl9_cast_fu_789_p1();
    void thread_p_shl_cast_fu_777_p1();
    void thread_tmp_100_fu_932_p2();
    void thread_tmp_100_mid2_cast_fu_1095_p1();
    void thread_tmp_100_mid2_fu_543_p3();
    void thread_tmp_101_fu_936_p2();
    void thread_tmp_102_cast_fu_847_p1();
    void thread_tmp_103_fu_862_p2();
    void thread_tmp_104_cast_fu_867_p1();
    void thread_tmp_107_mid2_cast_fu_1130_p1();
    void thread_tmp_107_mid2_fu_609_p3();
    void thread_tmp_114_mid2_cast_fu_748_p1();
    void thread_tmp_114_mid2_fu_742_p3();
    void thread_tmp_115_mid1_fu_758_p2();
    void thread_tmp_116_mid2_fu_763_p3();
    void thread_tmp_116_mid3_fu_551_p3();
    void thread_tmp_116_mid5_fu_617_p3();
    void thread_tmp_116_mid_fu_467_p3();
    void thread_tmp_117_fu_812_p2();
    void thread_tmp_117_mid1_fu_799_p2();
    void thread_tmp_117_mid2_fu_805_p3();
    void thread_tmp_117_mid3_fu_723_p2();
    void thread_tmp_117_mid4_fu_728_p2();
    void thread_tmp_117_mid_fu_719_p2();
    void thread_tmp_165_fu_713_p2();
    void thread_tmp_166_fu_1067_p3();
    void thread_tmp_167_fu_1078_p3();
    void thread_tmp_168_fu_1089_p2();
    void thread_tmp_169_fu_481_p2();
    void thread_tmp_170_fu_529_p2();
    void thread_tmp_171_fu_1098_p2();
    void thread_tmp_172_fu_1124_p2();
    void thread_tmp_173_fu_589_p2();
    void thread_tmp_174_fu_1133_p2();
    void thread_tmp_175_fu_637_p2();
    void thread_tmp_176_fu_752_p2();
    void thread_tmp_177_fu_833_p2();
    void thread_tmp_178_fu_793_p2();
    void thread_tmp_179_fu_839_p2();
    void thread_tmp_180_fu_892_p2();
    void thread_tmp_181_fu_897_p2();
    void thread_tmp_182_fu_922_p2();
    void thread_tmp_183_fu_927_p2();
    void thread_tmp_184_fu_850_p2();
    void thread_tmp_185_fu_871_p2();
    void thread_tmp_186_fu_881_p2();
    void thread_tmp_187_fu_902_p2();
    void thread_tmp_188_fu_912_p2();
    void thread_tmp_189_fu_942_p2();
    void thread_tmp_190_fu_952_p2();
    void thread_tmp_216_cast_fu_1139_p1();
    void thread_tmp_219_cast_fu_823_p1();
    void thread_tmp_230_cast_fu_856_p1();
    void thread_tmp_231_cast_fu_876_p1();
    void thread_tmp_232_cast_fu_887_p1();
    void thread_tmp_233_cast_fu_907_p1();
    void thread_tmp_234_cast_fu_917_p1();
    void thread_tmp_235_cast_fu_947_p1();
    void thread_tmp_236_cast_fu_957_p1();
    void thread_tmp_93_mid2_cast_fu_699_p1();
    void thread_tmp_93_mid2_fu_1063_p1();
    void thread_tmp_93_mid2_v_fu_459_p3();
    void thread_tmp_94_fu_1112_p3();
    void thread_tmp_95_fu_595_p2();
    void thread_tmp_96_fu_643_p2();
    void thread_tmp_97_fu_421_p2();
    void thread_tmp_98_fu_769_p3();
    void thread_tmp_99_fu_781_p3();
    void thread_tmp_fu_702_p3();
    void thread_w_4_fu_583_p2();
    void thread_w_mid_fu_535_p3();
    void thread_weights_0_address0();
    void thread_weights_0_ce0();
    void thread_weights_1_address0();
    void thread_weights_1_ce0();
    void thread_weights_2_address0();
    void thread_weights_2_ce0();
    void thread_weights_3_address0();
    void thread_weights_3_ce0();
    void thread_weights_4_address0();
    void thread_weights_4_ce0();
    void thread_weights_5_address0();
    void thread_weights_5_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
