INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/clk_wiz_0_clk_wiz.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_0_clk_wiz
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/clk_wiz_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Vga_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vga_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ben/Documents/GitHub/Fpga_project/Visualisatie/Visualisatie.srcs/sim_1/new/Vga_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Vga_TB
