-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/TESTBENCH_isim_beh.exe" -prj "E:/VLSI_Training_CDAC/Xilinx/Clock_Generator_Final/TESTBENCH_beh.prj" "work.TESTBENCH" "work.glbl" 
