$date
	Tue Oct 09 09:37:59 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module tb_test_nott $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var reg 1 $ errorsignal_clk $end
$var reg 1 % errorsignal_in $end
$var reg 1 ! out $end
$var integer 32 & cell_state [31:0] $end
$var real 1 ' ct_state0_clk_clk $end
$var real 1 ( ct_state0_clk_in $end
$var real 1 ) ct_state1_in_clk $end
$var real 1 * delay_state0_clk_out $end
$var integer 32 + outfile [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
r14 *
r10.9 )
r7.4 (
r15.9 '
b0 &
0%
0$
0#
0"
0!
$end
#200
b1 &
1#
#300
1$
0#
#409
0$
#500
b0 &
1"
#700
1$
1%
0"
#774
0%
#840
1!
#859
0$
#900
1$
1%
1"
#974
0%
#1040
0!
#1059
0$
#2000
