Warning (10268): Verilog HDL information at ANGLE_OUTPUT_UNIT.sv(71): always construct contains both blocking and non-blocking assignments File: C:/GitHub/PROJ300/Project Files Q/PROJ300_Edmonds/ANGLE_OUTPUT_UNIT.sv Line: 71
