# **GateTris**
[![AGPL-3.0](https://img.shields.io/badge/License-AGPL%203.0-blue?logo=gnu)](LICENSE)
![FPGA Platform](https://img.shields.io/badge/FPGA-Xilinx-8716F?logo=xilinx)
[![Academic Alert](https://img.shields.io/badge/ACADEMIC_USE-RESTRICTED-red?logo=academia)](#academic-warning)
[![Detectie](https://img.shields.io/badge/Plagiarism_Detectie-ACTIEF-red)](#academic-warning)


[English](README_en.md) | [简体中文](README.md)

## **0. 演示效果**
### **0.1. 难度选择**
https://github.com/user-attachments/assets/14c16298-e1b9-41f9-9e08-8ee522572498

### **0.2. 移动、触底与新方块生成**
https://github.com/user-attachments/assets/4be1c13c-a48a-4076-9d2f-f7adf2b00db4

### **0.3. 消除与计分**


https://github.com/user-attachments/assets/b9570b66-544e-4d57-bd6f-76ca60f7cb5d


## **1. 控制逻辑**


## **2. 显示逻辑**

### ⚠️ 学术诚信警告 {#academic-warning}
> 1. 本仓库为鲁汶大学 Digital Desing Concept 课程设计代码，已加入学校代码查重系统  
> 2. 采用AGPL-3.0协议：**直接复用需开源整个衍生工程**  
> 3. 未经授权用于课程作业将导致：  
>    - 代码被强制公开（AGPL传染条款）  
>    - 面临学术不端调查



