============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Oct 02 2025  03:30:02 pm
  Module:                 lfsr4
  Operating conditions:   WCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (305 ps) Setup Check with Pin sreg_reg[1]/CP->D
          Group: clk
     Startpoint: (R) sreg_reg[3]/CP
          Clock: (R) clk
       Endpoint: (F) sreg_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      72                  
       Uncertainty:-      20                  
     Required Time:=     908                  
      Launch Clock:-       0                  
         Data Path:-     603                  
             Slack:=     305                  

#-------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge     Cell       Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  sreg_reg[3]/CP -       -     R     (arrival)          4    -    50     -       0    (-,-) 
  sreg_reg[3]/Q  -       CP->Q R     DFCNQD1BWP7T       3  4.8   114   360     360    (-,-) 
  g16__8780/Z    -       A1->Z F     CKXOR2D0BWP7T      1  2.3    82   243     603    (-,-) 
  sreg_reg[1]/D  -       -     F     DFSNQD1BWP7T       1    -     -     0     603    (-,-) 
#-------------------------------------------------------------------------------------------



Path 2: MET (506 ps) Setup Check with Pin sreg_reg[4]/CP->D
          Group: clk
     Startpoint: (R) sreg_reg[3]/CP
          Clock: (R) clk
       Endpoint: (R) sreg_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     114                  
       Uncertainty:-      20                  
     Required Time:=     866                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=     506                  

#------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  sreg_reg[3]/CP -       -     R     (arrival)         4    -    50     -       0    (-,-) 
  sreg_reg[3]/Q  -       CP->Q R     DFCNQD1BWP7T      3  4.8   114   360     360    (-,-) 
  sreg_reg[4]/D  -       -     R     DFCNQD1BWP7T      3    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------



Path 3: MET (541 ps) Setup Check with Pin sreg_reg[3]/CP->D
          Group: clk
     Startpoint: (R) sreg_reg[2]/CP
          Clock: (R) clk
       Endpoint: (R) sreg_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     102                  
       Uncertainty:-      20                  
     Required Time:=     878                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=     541                  

#------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  sreg_reg[2]/CP -       -     R     (arrival)         4    -    50     -       0    (-,-) 
  sreg_reg[2]/Q  -       CP->Q R     DFCNQD1BWP7T      2  2.8    80   337     337    (-,-) 
  sreg_reg[3]/D  -       -     R     DFCNQD1BWP7T      2    -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------



Path 4: MET (597 ps) Setup Check with Pin sreg_reg[2]/CP->D
          Group: clk
     Startpoint: (R) sreg_reg[1]/CP
          Clock: (R) clk
       Endpoint: (R) sreg_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-      20                  
     Required Time:=     883                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=     597                  

#------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  sreg_reg[1]/CP -       -     R     (arrival)         4    -    50     -       0    (-,-) 
  sreg_reg[1]/Q  -       CP->Q R     DFSNQD1BWP7T      2  2.8    68   286     286    (-,-) 
  sreg_reg[2]/D  -       -     R     DFCNQD1BWP7T      2    -     -     0     286    (-,-) 
#------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

