// Seed: 2621874638
module module_0 ();
  wor id_2;
  assign module_1.id_8 = 0;
  tri id_3 = {1'b0{id_2}};
  wire id_4;
  integer id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_6 = id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    input wor id_5,
    output wand id_6,
    input uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input wand id_10,
    output wand id_11,
    output wire id_12,
    input tri id_13,
    input uwire id_14,
    input tri id_15,
    input wor id_16,
    output supply0 id_17,
    input tri id_18
);
  tri  id_20;
  wire id_21;
  assign id_20 = id_4;
  assign id_20 = 1 ? id_10 : 1;
  module_0 modCall_1 ();
  wire id_22;
endmodule
