// Seed: 1876983647
module module_0 (
    output id_0,
    output reg id_1
);
  reg   id_3;
  logic id_4;
  always @(1) begin
    id_3 <= id_3;
    for (id_4 = 1; id_2 === id_3; id_4 = 1) begin
      id_1 <= 1;
    end
  end
  assign id_1 = 1;
endmodule
