// Seed: 4128914037
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wand id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri id_8
);
  assign id_7 = id_2;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input tri id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    input tri0 id_6,
    inout supply1 id_7,
    input uwire id_8
    , id_15,
    output uwire id_9,
    input supply0 id_10,
    output supply0 id_11,
    output supply1 id_12,
    input wor id_13
);
  initial begin
    deassign id_11;
    deassign id_12;
  end
  module_0(
      id_8, id_6, id_4, id_4, id_4, id_4, id_7, id_11, id_11
  );
endmodule
