

================================================================
== Vitis HLS Report for 'SHA256'
================================================================
* Date:           Fri Apr 22 18:44:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        SHA256
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.152 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   37|   37|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_1  |       34|       34|         2|          1|          1|    34|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     128|    200|    -|
|Memory           |        0|    -|       8|      5|    -|
|Multiplexer      |        -|    -|       -|     39|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     148|    272|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+-------------+---------+----+-----+-----+-----+
    |    Instance   |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------+-------------+---------+----+-----+-----+-----+
    |CRTLS_s_axi_U  |CRTLS_s_axi  |        0|   0|  128|  200|    0|
    +---------------+-------------+---------+----+-----+-----+-----+
    |Total          |             |        0|   0|  128|  200|    0|
    +---------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory | Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |p_str_U  |p_str  |        0|  8|   5|    0|    35|    8|     1|          280|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |       |        0|  8|   5|    0|    35|    8|     1|          280|
    +---------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_86_p2        |         +|   0|  0|  14|           6|           1|
    |icmp_ln72_fu_92_p2       |      icmp|   0|  0|  10|           6|           6|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  28|          15|          10|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  13|          3|    1|          3|
    |i_reg_75                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  39|          9|    8|         19|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_reg_75                 |  6|   0|    6|          0|
    |icmp_ln72_reg_108        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTLS_AWVALID  |   in|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_AWREADY  |  out|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_AWADDR   |   in|    6|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_WVALID   |   in|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_WREADY   |  out|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_WDATA    |   in|   32|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_WSTRB    |   in|    4|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_ARVALID  |   in|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_ARREADY  |  out|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_ARADDR   |   in|    6|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_RVALID   |  out|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_RREADY   |   in|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_RDATA    |  out|   32|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_RRESP    |  out|    2|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_BVALID   |  out|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_BREADY   |   in|    1|       s_axi|         CRTLS|       pointer|
|s_axi_CRTLS_BRESP    |  out|    2|       s_axi|         CRTLS|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|        SHA256|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|        SHA256|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|        SHA256|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

