-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                oh1015@EEWS104A-005                                 
-- Generated date:              Wed Apr 27 15:15:12 +0100 2016                      

Solution Settings: HSVRGB.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/../RGBHSV/RGBHSV.cpp
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/math/mgc_ac_math.h
        $MGC_HOME/shared/include/math/mgc_ac_trig.h
          $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
          $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /HSVRGB/core                       91       5          1            0  1          
    Design Total:                      91       5          1            0  1          
    
  Bill Of Materials (Datapath)
    Component Name                          Area Score Area(DSP_block_9-bit_elems) Area(LCs) Area(LUTs)  Delay Post Alloc Post Assign 
    --------------------------------------- ---------- --------------------------- --------- ---------- ------ ---------- -----------
    [Lib: mgc_Altera-Cyclone-III-6_beh_psr]                                                                                           
    mgc_add(1,0,1,0,2)                           2.319                       0.000     0.000      2.319  0.506          0           3 
    mgc_add(1,0,1,1,2)                           2.000                       0.000     0.000      2.000  0.343          0           3 
    mgc_add(10,0,1,0,10)                        11.275                       0.000     0.000     11.275  1.325          1           1 
    mgc_add(13,0,13,0,13)                       14.215                       0.000     0.000     14.215  1.499          1           1 
    mgc_add(2,0,2,0,2)                           3.311                       0.000     0.000      3.311  0.653          0           3 
    mgc_add(3,0,2,1,3)                           4.000                       0.000     0.000      4.000  0.764          1           1 
    mgc_add(4,0,2,1,4)                           5.000                       0.000     0.000      5.000  0.860          1           1 
    mgc_add(7,0,1,0,8)                           8.290                       0.000     0.000      8.290  1.109          1           1 
    mgc_add(8,0,8,0,8)                           9.259                       0.000     0.000      9.259  1.163          1           1 
    mgc_add(9,0,8,0,9)                          10.254                       0.000     0.000     10.254  1.235          9           9 
    mgc_and(1,2)                                 0.730                       0.000     0.000      0.730  0.263          0          38 
    mgc_and(1,3)                                 1.054                       0.000     0.000      1.054  0.416          0          14 
    mgc_and(1,4)                                 1.379                       0.000     0.000      1.379  0.525          0           5 
    mgc_and(1,5)                                 1.704                       0.000     0.000      1.704  0.610          0           6 
    mgc_and(14,2)                               10.218                       0.000     0.000     10.218  0.263          2           0 
    mgc_and(14,3)                               14.763                       0.000     0.000     14.763  0.416          0           1 
    mgc_and(2,2)                                 1.460                       0.000     0.000      1.460  0.263          1           1 
    mgc_and(4,2)                                 2.919                       0.000     0.000      2.919  0.263          1           1 
    mgc_and(7,2)                                 5.109                       0.000     0.000      5.109  0.263          3           3 
    mgc_div(14,7,0)                            186.308                       0.000     0.000    186.308 24.727          2           2 
    mgc_div(22,15,1)                           605.466                       0.000     0.000    605.466 54.912          3           9 
    mgc_equal(7)                                 5.698                       0.000     0.000      5.698  1.149          3           3 
    mgc_mul(5,0,14,0,15)                       330.250                       2.000     0.000     10.250  3.314          1           1 
    mgc_mux(1,1,2)                               0.919                       0.000     0.000      0.919  0.369          4          25 
    mgc_mux(10,1,2)                              9.194                       0.000     0.000      9.194  0.369          0           2 
    mgc_mux(2,1,2)                               1.839                       0.000     0.000      1.839  0.369          0           3 
    mgc_mux(7,1,2)                               6.436                       0.000     0.000      6.436  0.369          0           4 
    mgc_mux1hot(12,4)                           33.953                       0.000     0.000     33.953  0.876          0           6 
    mgc_mux1hot(14,3)                           30.655                       0.000     0.000     30.655  0.773          0           2 
    mgc_mux1hot(2,3)                             4.379                       0.000     0.000      4.379  0.773          2           2 
    mgc_mux1hot(6,3)                            13.138                       0.000     0.000     13.138  0.773          1           1 
    mgc_mux1hot(7,3)                            15.327                       0.000     0.000     15.327  0.773          2          11 
    mgc_mux1hot(8,3)                            17.517                       0.000     0.000     17.517  0.773          0           9 
    mgc_nor(1,2)                                 0.730                       0.000     0.000      0.730  0.263          0          26 
    mgc_nor(1,3)                                 1.054                       0.000     0.000      1.054  0.416          0           6 
    mgc_not(1)                                   0.000                       0.000     0.000      0.000  0.000          0          89 
    mgc_not(2)                                   0.000                       0.000     0.000      0.000  0.000          0           2 
    mgc_not(6)                                   0.000                       0.000     0.000      0.000  0.000          0           1 
    mgc_not(7)                                   0.000                       0.000     0.000      0.000  0.000          0          10 
    mgc_or(1,2)                                  0.730                       0.000     0.000      0.730  0.268          0          23 
    mgc_or(1,3)                                  1.054                       0.000     0.000      1.054  0.425          0          20 
    mgc_or(1,4)                                  1.379                       0.000     0.000      1.379  0.536          0           3 
    mgc_or(1,5)                                  1.704                       0.000     0.000      1.704  0.622          0           6 
    mgc_or(1,7)                                  2.353                       0.000     0.000      2.353  0.752          0           1 
    mgc_reg_pos(1,1,0,0,0,0,0)                   0.000                       0.000     0.000      0.000  0.000          0          26 
    mgc_reg_pos(10,1,0,0,0,0,0)                  0.000                       0.000     0.000      0.000  0.000          0           4 
    mgc_reg_pos(12,1,0,0,0,0,0)                  0.000                       0.000     0.000      0.000  0.000          0           3 
    mgc_reg_pos(14,1,0,0,0,0,0)                  0.000                       0.000     0.000      0.000  0.000          0           1 
    mgc_reg_pos(2,1,0,0,0,0,0)                   0.000                       0.000     0.000      0.000  0.000          0          13 
    mgc_reg_pos(6,1,0,0,0,0,0)                   0.000                       0.000     0.000      0.000  0.000          0           1 
    mgc_reg_pos(7,1,0,0,0,0,0)                   0.000                       0.000     0.000      0.000  0.000          0          17 
    mgc_reg_pos(8,1,0,0,0,0,0)                   0.000                       0.000     0.000      0.000  0.000          0          15 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_in_wire(1,10)                            0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_in_wire(2,10)                            0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_in_wire(3,10)                            0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_out_stdreg(4,10)                         0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_out_stdreg(5,10)                         0.000                       0.000     0.000      0.000  0.000          1           1 
    mgc_out_stdreg(6,10)                         0.000                       0.000     0.000      0.000  0.000          1           1 
                                                                                                                                      
    TOTAL AREA (After Assignment):            7196.148                       2.000     0.000   6876.000                               
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   2777.0          7396.7          7196.1        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           2777.0 (100%)   7396.7 (100%)   7196.1 (100%) 
      MUX:                56.2   (2%)    831.5  (11%)    685.8  (10%) 
      FUNC:             2680.7  (97%)   6336.4  (86%)   6336.4  (88%) 
      LOGIC:              40.1   (1%)    228.8   (3%)    174.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                                                              Size(bits) Gated Register CG Opt Done Variables                                                             
    --------------------------------------------------------------------- ---------- -------------- ----------- ---------------------------------------------------------------------
    s.sva#2.duc                                                                   14                            s.sva#2.duc                                                           
    div.sdt#2.sva.duc                                                             12                            div.sdt#2.sva.duc                                                     
    div.sdt#3.sva.duc                                                             12                            div.sdt#3.sva.duc                                                     
    else#7:if#1:ac_fixed:cctor#1.sva.duc                                          12                            else#7:if#1:ac_fixed:cctor#1.sva.duc                                  
    H_OUT:rsc:mgc_out_stdreg.d                                                    10                            H_OUT:rsc:mgc_out_stdreg.d                                            
    S_OUT:rsc:mgc_out_stdreg.d                                                    10                            S_OUT:rsc:mgc_out_stdreg.d                                            
    acc#3.itm#1                                                                   10                            acc#3.itm#1                                                           
    acc#3.itm#2                                                                   10                            acc#3.itm#2                                                           
    else#7:else#1:else:conc.tmp.mut#3.sg1                                          8                            else#7:else#1:else:conc.tmp.mut#3.sg1                                 
    else#7:else#1:else:conc.tmp.mut#4.sg1                                          8                            else#7:else#1:else:conc.tmp.mut#4.sg1                                 
    else#7:else#1:if:conc.tmp.mut#3.sg1                                            8                            else#7:else#1:if:conc.tmp.mut#3.sg1                                   
    else#7:else#1:if:conc.tmp.mut#4.sg1                                            8                            else#7:else#1:if:conc.tmp.mut#4.sg1                                   
    else#7:if#1:conc.tmp.mut#5.sg1                                                 8                            else#7:if#1:conc.tmp.mut#5.sg1                                        
    else#7:if#1:conc.tmp.mut#6.sg1                                                 8                            else#7:if#1:conc.tmp.mut#6.sg1                                        
    reg(div:mgc_div#1.a).tmp                                                       8                            reg(div:mgc_div#1.a).tmp                                              
    reg(div:mgc_div#2.a).tmp                                                       8                            reg(div:mgc_div#2.a).tmp                                              
    reg(div:mgc_div#3.a).tmp                                                       8                            reg(div:mgc_div#3.a).tmp                                              
    reg(div:mgc_div#4.a).tmp                                                       8                            reg(div:mgc_div#4.a).tmp                                              
    reg(div:mgc_div#5.a).tmp                                                       8                            reg(div:mgc_div#5.a).tmp                                              
    reg(div:mgc_div#6.a).tmp                                                       8                            reg(div:mgc_div#6.a).tmp                                              
    reg(div:mgc_div#7.a).tmp                                                       8                            reg(div:mgc_div#7.a).tmp                                              
    reg(div:mgc_div#8.a).tmp                                                       8                            reg(div:mgc_div#8.a).tmp                                              
    reg(div:mgc_div.a).tmp                                                         8                            reg(div:mgc_div.a).tmp                                                
    div:mgc_div#10.b                                                               7                            div:mgc_div#10.b                                                      
    div:mgc_div#9.b                                                                7                            div:mgc_div#9.b                                                       
    else#7:if:conc.tmp.mut#3.sg1                                                   7                            else#7:if:conc.tmp.mut#3.sg1                                          
    max.sg1.lpi.dfm#3.mut#3                                                        7                            max.sg1.lpi.dfm#3.mut#3                                               
    max.sg1.lpi.dfm#3.st#2                                                         7                            max.sg1.lpi.dfm#3.st#2                                                
    mut#24.sg1#1                                                                   7                            mut#24.sg1#1                                                          
    reg(div:mgc_div#1.b).tmp                                                       7                            reg(div:mgc_div#1.b).tmp                                              
    reg(div:mgc_div#10.a).tmp                                                      7                            reg(div:mgc_div#10.a).tmp                                             
    reg(div:mgc_div#2.b).tmp                                                       7                            reg(div:mgc_div#2.b).tmp                                              
    reg(div:mgc_div#3.b).tmp                                                       7                            reg(div:mgc_div#3.b).tmp                                              
    reg(div:mgc_div#4.b).tmp                                                       7                            reg(div:mgc_div#4.b).tmp                                              
    reg(div:mgc_div#5.b).tmp                                                       7                            reg(div:mgc_div#5.b).tmp                                              
    reg(div:mgc_div#6.b).tmp                                                       7                            reg(div:mgc_div#6.b).tmp                                              
    reg(div:mgc_div#7.b).tmp                                                       7                            reg(div:mgc_div#7.b).tmp                                              
    reg(div:mgc_div#8.b).tmp                                                       7                            reg(div:mgc_div#8.b).tmp                                              
    reg(div:mgc_div#9.a).tmp                                                       7                            reg(div:mgc_div#9.a).tmp                                              
    reg(div:mgc_div.b).tmp                                                         7                            reg(div:mgc_div.b).tmp                                                
    h.sg1.lpi.dfm#3                                                                6                            h.sg1.lpi.dfm#3                                                       
    else#7:else#1:else:div.3cyc                                                    2                            else#7:else#1:else:div.3cyc                                           
    else#7:else#1:else:div.3cyc.st#2                                               2                            else#7:else#1:else:div.3cyc.st#2                                      
    else#7:else#1:else:div.3cyc.st#3                                               2                            else#7:else#1:else:div.3cyc.st#3                                      
    else#7:else#1:else:slc(else#7:else#1:else:ac_fixed:cctor.sg1).itm#1            2                            else#7:else#1:else:slc(else#7:else#1:else:ac_fixed:cctor.sg1).itm#1   
    else#7:else#1:if:div.3cyc                                                      2                            else#7:else#1:if:div.3cyc                                             
    else#7:else#1:if:div.3cyc.st#2                                                 2                            else#7:else#1:if:div.3cyc.st#2                                        
    else#7:else#1:if:div.3cyc.st#3                                                 2                            else#7:else#1:if:div.3cyc.st#3                                        
    else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1).itm#1                2                            else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1).itm#1       
    else#7:if#1:div.3cyc                                                           2                            else#7:if#1:div.3cyc                                                  
    else#7:if#1:div.3cyc.st#2                                                      2                            else#7:if#1:div.3cyc.st#2                                             
    else#7:if#1:div.3cyc.st#3                                                      2                            else#7:if#1:div.3cyc.st#3                                             
    else#7:if#1:slc(else#7:if#1:ac_fixed:cctor)#5.itm#1                            2                            else#7:if#1:slc(else#7:if#1:ac_fixed:cctor)#5.itm#1                   
    h#1.lpi.dfm#3                                                                  2                            h#1.lpi.dfm#3                                                         
    else#7:else#1:else:slc(div.sdt#1)#5.itm#1                                      1                            else#7:else#1:else:slc(div.sdt#1)#5.itm#1                             
    else#7:else#1:else:slc(else#7:else#1:else:ac_fixed:cctor.sg1)#2.itm#1          1                            else#7:else#1:else:slc(else#7:else#1:else:ac_fixed:cctor.sg1)#2.itm#1 
    else#7:else#1:equal.svs#1                                                      1                            else#7:else#1:equal.svs#1                                             
    else#7:else#1:equal.svs#4                                                      1                            else#7:else#1:equal.svs#4                                             
    else#7:else#1:equal.svs.st#2                                                   1                            else#7:else#1:equal.svs.st#2                                          
    else#7:else#1:equal.svs.st#3                                                   1                            else#7:else#1:equal.svs.st#3                                          
    else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1              1                            else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1     
    else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1              1                            else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1     
    else#7:equal.svs#4                                                             1                            else#7:equal.svs#4                                                    
    else#7:equal.svs.st#1                                                          1                            else#7:equal.svs.st#1                                                 
    else#7:equal.svs.st#2                                                          1                            else#7:equal.svs.st#2                                                 
    else#7:equal.svs.st#3                                                          1                            else#7:equal.svs.st#3                                                 
    else#7:if#1:slc(else#7:if#1:ac_fixed:cctor)#6.itm#1                            1                            else#7:if#1:slc(else#7:if#1:ac_fixed:cctor)#6.itm#1                   
    else#7:if#1:slc(else#7:if#1:ac_fixed:cctor).itm#1                              1                            else#7:if#1:slc(else#7:if#1:ac_fixed:cctor).itm#1                     
    else#7:if:div.2cyc                                                             1                            else#7:if:div.2cyc                                                    
    else#7:if:div.2cyc.st#2                                                        1                            else#7:if:div.2cyc.st#2                                               
    if#7:equal.svs#4                                                               1                            if#7:equal.svs#4                                                      
    if#7:equal.svs.st#1                                                            1                            if#7:equal.svs.st#1                                                   
    if#7:equal.svs.st#2                                                            1                            if#7:equal.svs.st#2                                                   
    if#7:equal.svs.st#3                                                            1                            if#7:equal.svs.st#3                                                   
    main.stage_0#2                                                                 1                            main.stage_0#2                                                        
    main.stage_0#3                                                                 1                            main.stage_0#3                                                        
    main.stage_0#4                                                                 1                            main.stage_0#4                                                        
    main.stage_0#5                                                                 1                            main.stage_0#5                                                        
    unequal.tmp#1                                                                  1                            unequal.tmp#1                                                         
    unequal.tmp#2                                                                  1                            unequal.tmp#2                                                         
                                                                                                                                                                                      
    Total:                                                                       387              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00)                 
    
  Timing Report
    Critical Path
      Max Delay:  16.647444
      Slack:      3.352556
      
      Path                                                                                 Startpoint                       Endpoint                                                                           Delay   Slack   
      ------------------------------------------------------------------------------------ -------------------------------- ---------------------------------------------------------------------------------- ------- -------
      1                                                                                    HSVRGB:core/reg(div:mgc_div#4.a) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1).itm#1)   16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#4.a                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#4                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#4.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#4.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#2                                                                                                                                           0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#2.itm                                                                                                                                       0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1).itm#1)   mgc_reg_pos_2_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      2                                                                                    HSVRGB:core/reg(div:mgc_div#4.a) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#4.a                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#4                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#4.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#4.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1                                                                                                                                           0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1.itm                                                                                                                                       0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      3                                                                                    HSVRGB:core/reg(div:mgc_div#4.b) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#4.b                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#4                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#4.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#4.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1                                                                                                                                           0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1.itm                                                                                                                                       0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      4                                                                                    HSVRGB:core/reg(div:mgc_div#6.a) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#6.a                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#6                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#6.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#6.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#6.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#6.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1                                                                                                                                           0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1.itm                                                                                                                                       0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      5                                                                                    HSVRGB:core/reg(div:mgc_div#5.a) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#5.a                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#5                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#5.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#5.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#5.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#5.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1                                                                                                                                           0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1.itm                                                                                                                                       0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      6                                                                                    HSVRGB:core/reg(div:mgc_div#6.b) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#6.b                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#6                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#6.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#6.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#6.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#6.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1                                                                                                                                           0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1.itm                                                                                                                                       0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      7                                                                                    HSVRGB:core/reg(div:mgc_div#5.b) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#5.b                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#5                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#5.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#5.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#5.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#5.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1                                                                                                                                           0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1.itm                                                                                                                                       0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      8                                                                                    HSVRGB:core/reg(div:mgc_div#4.a) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#4.a                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#4                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#4.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#4.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#4.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)                                                                                                                                             0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva).itm                                                                                                                                         0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      9                                                                                    HSVRGB:core/reg(div:mgc_div#6.a) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#6.a                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#6                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#6.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#6.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#6.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#6.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)                                                                                                                                             0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva).itm                                                                                                                                         0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      10                                                                                   HSVRGB:core/reg(div:mgc_div#5.a) HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1) 16.6474 3.3526  
                                                                                                                                                                                                                               
        Instance                                                                           Component                                                                                                           Delta   Delay   
        --------                                                                           ---------                                                                                                           -----   -----   
        HSVRGB/div:mgc_div#5.a                                                                                                                                                                                 0.0000  0.0000  
        HSVRGB/div:mgc_div#5                                                               mgc_div_22_15_1                                                                                                     14.9119 14.9119 
        HSVRGB/div:mgc_div#5.z                                                                                                                                                                                 0.0000  14.9119 
        HSVRGB:core/div:mgc_div#5.z                                                                                                                                                                            0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#5.z)#2                                                                                                                                                    0.0000  14.9119 
        HSVRGB:core/else#7:else#1:if:slc(div:mgc_div#5.z)#2.itm                                                                                                                                                0.0000  14.9119 
        HSVRGB:core/mux1h#22                                                               mgc_mux1hot_12_4                                                                                                    0.8756  15.7876 
        HSVRGB:core/div.sdt#2.sva.duc:mx0                                                                                                                                                                      0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2                                                                                                                                                               0.0000  15.7876 
        HSVRGB:core/slc(div.sdt#2.sva.duc:mx0)#2.itm                                                                                                                                                           0.0000  15.7876 
        HSVRGB:core/else#7:else#1:if:acc#1                                                 mgc_add_4_0_2_1_4                                                                                                   0.8599  16.6474 
        HSVRGB:core/else#7:else#1:if:ac_fixed:cctor.sg1#1.sva                                                                                                                                                  0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)                                                                                                                                             0.0000  16.6474 
        HSVRGB:core/slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva).itm                                                                                                                                         0.0000  16.6474 
        HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1) mgc_reg_pos_1_1_0_0_0_0_0                                                                                           0.0000  16.6474 
                                                                                                                                                                                                                               
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                               Port                                                     Slack (Delay) Messages 
      -------------------------------------------------------------------------------------- ------------------------------------------------------ ------- ------- --------
      HSVRGB:core/reg(S_OUT:rsc:mgc_out_stdreg.d)                                            mux.itm                                                19.6310  0.3690          
      HSVRGB:core/reg(H_OUT:rsc:mgc_out_stdreg.d)                                            mux#1.itm                                              15.7243  4.2757          
      HSVRGB:core/reg(h.sg1.lpi.dfm#3)                                                       else#7:mux1h.itm                                        3.4393 16.5607          
      HSVRGB:core/reg(h#1.lpi.dfm#3)                                                         else#7:mux1h#1.itm                                      3.4393 16.5607          
      HSVRGB:core/reg(else#7:else#1:else:slc(else#7:else#1:else:ac_fixed:cctor.sg1).itm#1)   slc(else#7:else#1:else:ac_fixed:cctor.sg1#1.sva)#1.itm  3.4480 16.5520          
      HSVRGB:core/reg(else#7:else#1:equal.svs#4)                                             else#7:else#1:equal.svs.st#3                           18.4458  1.5542          
      HSVRGB:core/reg(else#7:equal.svs#4)                                                    else#7:equal.svs.st#3                                  18.3368  1.6632          
      HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1).itm#1)       slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#2.itm    3.3526 16.6474          
      HSVRGB:core/reg(else#7:if#1:slc(else#7:if#1:ac_fixed:cctor)#5.itm#1)                   slc(else#7:if#1:ac_fixed:cctor#1.sva.duc:mx0)#2.itm     4.2124 15.7876          
      HSVRGB:core/reg(else#7:else#1:else:slc(else#7:else#1:else:ac_fixed:cctor.sg1)#2.itm#1) slc(else#7:else#1:else:ac_fixed:cctor.sg1#1.sva).itm    3.4480 16.5520          
      HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#3.itm#1)     slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva)#1.itm    3.3526 16.6474          
      HSVRGB:core/reg(else#7:if#1:slc(else#7:if#1:ac_fixed:cctor)#6.itm#1)                   slc(else#7:if#1:ac_fixed:cctor#1.sva.duc:mx0)#1.itm     4.2124 15.7876          
      HSVRGB:core/reg(else#7:else#1:else:slc(div.sdt#1)#5.itm#1)                             slc(div.sdt#3.sva.duc:mx0).itm                          4.2124 15.7876          
      HSVRGB:core/reg(else#7:else#1:if:slc(else#7:else#1:if:ac_fixed:cctor.sg1)#4.itm#1)     slc(else#7:else#1:if:ac_fixed:cctor.sg1#1.sva).itm      3.3526 16.6474          
      HSVRGB:core/reg(else#7:if#1:slc(else#7:if#1:ac_fixed:cctor).itm#1)                     slc(else#7:if#1:ac_fixed:cctor#1.sva.duc:mx0).itm       4.2124 15.7876          
      HSVRGB:core/reg(acc#3.itm#2)                                                           acc#3.itm#1                                            20.0000  0.0000          
      HSVRGB:core/reg(if#7:equal.svs#4)                                                      if#7:equal.svs.st#3                                    18.0743  1.9257          
      HSVRGB:core/reg(else#7:if#1:div.3cyc.st#3)                                             else#7:if#1:div.3cyc.st#2                              20.0000  0.0000          
      HSVRGB:core/reg(else#7:else#1:if:div.3cyc.st#3)                                        else#7:else#1:if:div.3cyc.st#2                         20.0000  0.0000          
      HSVRGB:core/reg(else#7:else#1:else:div.3cyc.st#3)                                      else#7:else#1:else:div.3cyc.st#2                       20.0000  0.0000          
      HSVRGB:core/reg(else#7:else#1:equal.svs.st#3)                                          else#7:else#1:equal.svs.st#2                           20.0000  0.0000          
      HSVRGB:core/reg(else#7:equal.svs.st#3)                                                 else#7:equal.svs.st#2                                  20.0000  0.0000          
      HSVRGB:core/reg(if#7:equal.svs.st#3)                                                   if#7:equal.svs.st#2                                    14.9450  5.0550          
      HSVRGB:core/reg(else#7:if:div.2cyc.st#2)                                               else#7:if:div.2cyc                                     19.6310  0.3690          
      HSVRGB:core/reg(mut#24.sg1#1)                                                          else#7:if:conc.tmp.mut#3.sg1                           19.2268  0.7732          
      HSVRGB:core/reg(else#7:if#1:conc.tmp.mut#6.sg1)                                        else#7:if#1:conc.tmp.mut#5.sg1                         19.2268  0.7732          
      HSVRGB:core/reg(else#7:if#1:div.3cyc.st#2)                                             else#7:if#1:div.3cyc                                   16.5627  3.4373          
      HSVRGB:core/reg(else#7:else#1:if:conc.tmp.mut#4.sg1)                                   else#7:else#1:if:conc.tmp.mut#3.sg1                    19.2268  0.7732          
      HSVRGB:core/reg(else#7:else#1:if:div.3cyc.st#2)                                        else#7:else#1:if:div.3cyc                              16.5712  3.4288          
      HSVRGB:core/reg(else#7:else#1:else:conc.tmp.mut#4.sg1)                                 else#7:else#1:else:conc.tmp.mut#3.sg1                  19.2268  0.7732          
      HSVRGB:core/reg(else#7:else#1:else:div.3cyc.st#2)                                      else#7:else#1:else:div.3cyc                            16.4233  3.5767          
      HSVRGB:core/reg(else#7:else#1:equal.svs.st#2)                                          else#7:else#1:equal.svs#1                              17.9531  2.0469          
      HSVRGB:core/reg(else#7:equal.svs.st#2)                                                 else#7:equal.svs.st#1                                  17.4328  2.5672          
      HSVRGB:core/reg(max.sg1.lpi.dfm#3.st#2)                                                max.sg1.lpi.dfm#3.mut#3                                19.6310  0.3690          
      HSVRGB:core/reg(if#7:equal.svs.st#2)                                                   if#7:equal.svs.st#1                                    17.4328  2.5672          
      HSVRGB:core/reg(div:mgc_div#10.b)                                                      mux#2.itm                                              17.0925  2.9075          
      HSVRGB:core/reg(div:mgc_div#9.b)                                                       mux#4.itm                                              17.0925  2.9075          
      HSVRGB:core/reg(max.sg1.lpi.dfm#3.mut#3)                                               mux1h#18.tmp                                           12.8871  7.1129          
      HSVRGB:core/reg(else#7:if:conc.tmp.mut#3.sg1)                                          delta.sg1.sva                                          15.5252  4.4748          
      HSVRGB:core/reg(else#7:if#1:conc.tmp.mut#5.sg1)                                        else#7:if#1:conc.tmp.sg1                               14.4389  5.5611          
      HSVRGB:core/reg(else#7:else#1:if:conc.tmp.mut#3.sg1)                                   else#7:else#1:if:conc.tmp.sg1                          14.4389  5.5611          
      HSVRGB:core/reg(else#7:else#1:else:conc.tmp.mut#3.sg1)                                 else#7:else#1:else:conc.tmp.sg1                        14.4389  5.5611          
      HSVRGB:core/reg(else#7:equal.svs.st#1)                                                 else#7:equal.tmp                                       12.8871  7.1129          
      HSVRGB:core/reg(if#7:equal.svs.st#1)                                                   if#7:equal.tmp                                         13.9016  6.0984          
      HSVRGB:core/reg(else#7:if:div.2cyc)                                                    mux#6.itm                                              15.6753  4.3247          
      HSVRGB:core/reg(else#7:if#1:div.3cyc)                                                  mux#7.itm                                              14.6607  5.3393          
      HSVRGB:core/reg(else#7:else#1:if:div.3cyc)                                             mux#8.itm                                              14.3928  5.6072          
      HSVRGB:core/reg(else#7:else#1:else:div.3cyc)                                           mux#9.itm                                              14.3928  5.6072          
      HSVRGB:core/reg(main.stage_0#2)                                                        C1_1                                                   20.0000  0.0000          
      HSVRGB:core/reg(main.stage_0#3)                                                        main.stage_0#2                                         17.4328  2.5672          
      HSVRGB:core/reg(main.stage_0#4)                                                        main.stage_0#3                                         18.5483  1.4517          
      HSVRGB:core/reg(main.stage_0#5)                                                        main.stage_0#4                                         18.0743  1.9257          
      HSVRGB:core/reg(else#7:if#1:ac_fixed:cctor#1.sva.duc)                                  mux1h#21.itm                                            4.2124 15.7876          
      HSVRGB:core/reg(div.sdt#2.sva.duc)                                                     mux1h#23.itm                                            4.2124 15.7876          
      HSVRGB:core/reg(div.sdt#3.sva.duc)                                                     mux1h#25.itm                                            4.2124 15.7876          
      HSVRGB:core/reg(acc#3.itm#1)                                                           acc#3.itm                                               9.4445 10.5555          
      HSVRGB:core/reg(s.sva#2.duc)                                                           mux1h#27.itm                                           14.4995  5.5005          
      HSVRGB:core/reg(unequal.tmp#2)                                                         unequal.tmp#1                                          20.0000  0.0000          
      HSVRGB:core/reg(unequal.tmp#1)                                                         unequal.tmp                                            12.8871  7.1129          
      HSVRGB:core/reg(else#7:else#1:equal.svs#1)                                             else#7:else#1:equal.tmp                                13.2224  6.7776          
      HSVRGB:core/reg(div:mgc_div#7.b)                                                       mux1h.itm                                              13.3069  6.6931          
      HSVRGB:core/reg(div:mgc_div#7.a)                                                       mux1h#1.itm                                            13.3069  6.6931          
      HSVRGB:core/reg(div:mgc_div#8.b)                                                       mux1h#2.itm                                            13.2224  6.7776          
      HSVRGB:core/reg(div:mgc_div#8.a)                                                       mux1h#3.itm                                            13.2224  6.7776          
      HSVRGB:core/reg(div:mgc_div.b)                                                         mux1h#4.itm                                            13.2224  6.7776          
      HSVRGB:core/reg(div:mgc_div.a)                                                         mux1h#5.itm                                            13.2224  6.7776          
      HSVRGB:core/reg(div:mgc_div#4.b)                                                       mux1h#6.itm                                            12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#4.a)                                                       mux1h#7.itm                                            12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#5.b)                                                       mux1h#8.itm                                            12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#5.a)                                                       mux1h#9.itm                                            12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#6.b)                                                       mux1h#10.itm                                           12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#6.a)                                                       mux1h#11.itm                                           12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#1.b)                                                       mux1h#12.itm                                           12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#1.a)                                                       mux1h#13.itm                                           12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#2.b)                                                       mux1h#14.itm                                           12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#2.a)                                                       mux1h#15.itm                                           12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#3.b)                                                       mux1h#16.itm                                           12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#3.a)                                                       mux1h#17.itm                                           12.8871  7.1129          
      HSVRGB:core/reg(div:mgc_div#10.a)                                                      mux#3.itm                                              15.9294  4.0706          
      HSVRGB:core/reg(div:mgc_div#9.a)                                                       mux#5.itm                                              15.9294  4.0706          
      HSVRGB                                                                                 H_OUT:rsc.z                                            20.0000  0.0000          
      HSVRGB                                                                                 S_OUT:rsc.z                                            20.0000  0.0000          
      HSVRGB                                                                                 V_OUT:rsc.z                                            20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   13     1 
    -                   10     1 
    -                    9     9 
    -                    8     2 
    -                    4     1 
    -                    3     1 
    -                    2     9 
    and                          
    -                    5     6 
    -                    4     5 
    -                    3    15 
    -                    2    43 
    div                          
    -           1710323680     9 
    -           1710323385     2 
    equal                        
    -                    1     3 
    mul                          
    -                   15     1 
    mux                          
    -                    1    34 
    mux1h                        
    -                    4     6 
    -                    3    25 
    nor                          
    -                    3     6 
    -                    2    26 
    not                          
    -                    7    10 
    -                    6     1 
    -                    2     2 
    -                    1    89 
    or                           
    -                    7     1 
    -                    5     6 
    -                    4     3 
    -                    3    20 
    -                    2    23 
    read_port                    
    -                   10     3 
    reg                          
    -                   14     1 
    -                   12     3 
    -                   10     4 
    -                    8    15 
    -                    7    17 
    -                    6     1 
    -                    2    13 
    -                    1    26 
    write_port                   
    -                   10     3 
    
  End of Report
