{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613815978176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613815978177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 11:12:57 2021 " "Processing started: Sat Feb 20 11:12:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613815978177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1613815978177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FFT_TEST -c FFT_TEST " "Command: quartus_sta FFT_TEST -c FFT_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1613815978177 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1613815978376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1613815980076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1613815980076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815980138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815980138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1613815980533 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1613815980796 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1613815980796 ""}
{ "Info" "ISTA_SDC_FOUND" "fft_test_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'fft_test_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613815980838 ""}
{ "Info" "ISTA_SDC_FOUND" "fft_test_sys/synthesis/submodules/fft_test_sys_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'fft_test_sys/synthesis/submodules/fft_test_sys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613815980877 ""}
{ "Info" "ISTA_SDC_FOUND" "fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613815980968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] keeper " "Ignored filter at altera_modular_adc_control.sdc(21): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 21 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] register " "Ignored filter at altera_modular_adc_control.sdc(21): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[0\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[0\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815980976 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] keeper " "Ignored filter at altera_modular_adc_control.sdc(22): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980978 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 22 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] register " "Ignored filter at altera_modular_adc_control.sdc(22): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[1\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[1\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815980980 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(22): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980980 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] keeper " "Ignored filter at altera_modular_adc_control.sdc(23): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 23 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] register " "Ignored filter at altera_modular_adc_control.sdc(23): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[2\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[2\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815980983 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(23): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] keeper " "Ignored filter at altera_modular_adc_control.sdc(24): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980984 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 24 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] register " "Ignored filter at altera_modular_adc_control.sdc(24): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[3\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[3\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815980986 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(24): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980986 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] keeper " "Ignored filter at altera_modular_adc_control.sdc(25): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 25 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] register " "Ignored filter at altera_modular_adc_control.sdc(25): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[4\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[4\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815980989 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(25): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] keeper " "Ignored filter at altera_modular_adc_control.sdc(26): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 26 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] register " "Ignored filter at altera_modular_adc_control.sdc(26): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[5\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[5\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815980993 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(26): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980994 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] keeper " "Ignored filter at altera_modular_adc_control.sdc(27): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 27 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] register " "Ignored filter at altera_modular_adc_control.sdc(27): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[6\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[6\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815980997 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(27): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] keeper " "Ignored filter at altera_modular_adc_control.sdc(28): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815980999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 28 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] register " "Ignored filter at altera_modular_adc_control.sdc(28): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[7\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[7\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981001 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(28): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 29 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\] keeper " "Ignored filter at altera_modular_adc_control.sdc(29): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 29 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\] register " "Ignored filter at altera_modular_adc_control.sdc(29): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[8\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[8\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981004 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(29): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 30 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\] keeper " "Ignored filter at altera_modular_adc_control.sdc(30): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 30 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\] register " "Ignored filter at altera_modular_adc_control.sdc(30): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[9\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[9\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981007 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(30): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 31 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\] keeper " "Ignored filter at altera_modular_adc_control.sdc(31): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 31 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\] register " "Ignored filter at altera_modular_adc_control.sdc(31): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981010 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[10\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[10\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981011 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981011 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(31): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 32 *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\] keeper " "Ignored filter at altera_modular_adc_control.sdc(32): *fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\] could not be matched with a keeper" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 32 *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\] register " "Ignored filter at altera_modular_adc_control.sdc(32): *altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\]\}\] " "set_false_path -from \[get_keepers \{*fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|wire_from_adc_dout\[11\]\}\] -to \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|dout_flp\[11\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981014 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(32): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] register " "Ignored filter at altera_modular_adc_control.sdc(35): *altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\] could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 35 *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] pin " "Ignored filter at altera_modular_adc_control.sdc(35): *\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|chsel\[*\]\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|chsel\[*\]\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981019 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(35): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *altera_modular_adc_control_fsm:u_control_fsm\|soc register " "Ignored filter at altera_modular_adc_control.sdc(38): *altera_modular_adc_control_fsm:u_control_fsm\|soc could not be matched with a register" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 38 *\|adc_inst\|adcblock_instance\|primitive_instance\|soc pin " "Ignored filter at altera_modular_adc_control.sdc(38): *\|adc_inst\|adcblock_instance\|primitive_instance\|soc could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\] " "set_false_path -from \[get_registers \{*altera_modular_adc_control_fsm:u_control_fsm\|soc\}\] -to \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|soc\}\]" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981024 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981024 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_modular_adc_control.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at altera_modular_adc_control.sdc(38): Argument <to> is an empty collection" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 46 *\|adc_inst\|adcblock_instance\|primitive_instance\|eoc pin " "Ignored filter at altera_modular_adc_control.sdc(46): *\|adc_inst\|adcblock_instance\|primitive_instance\|eoc could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 46 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(46): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981027 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 47 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(47): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|eoc\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981028 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 50 *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft pin " "Ignored filter at altera_modular_adc_control.sdc(50): *\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 50 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(50): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981030 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 51 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(51): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|clk_dft\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981031 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 54 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] pin " "Ignored filter at altera_modular_adc_control.sdc(54): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 54 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(54): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981034 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 55 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] pin " "Ignored filter at altera_modular_adc_control.sdc(55): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 55 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(55): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981036 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 56 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] pin " "Ignored filter at altera_modular_adc_control.sdc(56): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 56 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(56): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981039 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 57 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] pin " "Ignored filter at altera_modular_adc_control.sdc(57): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 57 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(57): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981042 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 58 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] pin " "Ignored filter at altera_modular_adc_control.sdc(58): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 58 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(58): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981045 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 59 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] pin " "Ignored filter at altera_modular_adc_control.sdc(59): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 59 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(59): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981048 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 60 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] pin " "Ignored filter at altera_modular_adc_control.sdc(60): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 60 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(60): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981051 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 61 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] pin " "Ignored filter at altera_modular_adc_control.sdc(61): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 61 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(61): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981054 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 62 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\] pin " "Ignored filter at altera_modular_adc_control.sdc(62): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 62 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(62): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981056 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 63 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\] pin " "Ignored filter at altera_modular_adc_control.sdc(63): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 63 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(63): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981059 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 64 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\] pin " "Ignored filter at altera_modular_adc_control.sdc(64): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 64 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(64): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981061 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 65 *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\] pin " "Ignored filter at altera_modular_adc_control.sdc(65): *\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\] could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 65 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(65): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981064 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 66 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(66): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[0\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981064 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 67 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(67): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[1\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981064 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981064 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 68 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(68): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[2\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981065 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 69 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(69): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[3\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981065 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 70 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(70): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[4\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981065 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 71 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(71): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[5\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981065 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 72 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(72): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[6\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981066 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 73 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(73): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[7\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981066 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 74 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(74): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[8\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981066 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 75 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(75): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[9\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981066 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 76 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(76): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[10\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981067 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 77 argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(77): argument -from with value \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|adc_inst\|adcblock_instance\|primitive_instance\|dout\[11\]\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981067 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 80 *\|u_control_fsm\|chsel\[*\]\|q pin " "Ignored filter at altera_modular_adc_control.sdc(80): *\|u_control_fsm\|chsel\[*\]\|q could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 80 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(80): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981070 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 81 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(81): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|chsel\[*\]\|q\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981070 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_modular_adc_control.sdc 84 *\|u_control_fsm\|soc\|q pin " "Ignored filter at altera_modular_adc_control.sdc(84): *\|u_control_fsm\|soc\|q could not be matched with a pin" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 84 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(84): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -max 5" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981073 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay altera_modular_adc_control.sdc 85 argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements " "Ignored set_net_delay at altera_modular_adc_control.sdc(85): argument -from with value \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0 " "set_net_delay -from \[get_pins -compatibility_mode \{*\|u_control_fsm\|soc\|q\}\] -min 0" {  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1613815981073 ""}  } { { "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/FFT_Test/fft_test_sys/synthesis/submodules/altera_modular_adc_control.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1613815981073 ""}
{ "Info" "ISTA_SDC_FOUND" "FFT_TEST.SDC " "Reading SDC File: 'FFT_TEST.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1613815981095 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll100MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll100MHz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1613815981098 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613815981098 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1613815981099 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L " "Node: fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|raw_sine_wave:sine_wave\|enable_sine_wave:u_enable_sine_wave\|Add_out1_last_value\[8\] fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L " "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|raw_sine_wave:sine_wave\|enable_sine_wave:u_enable_sine_wave\|Add_out1_last_value\[8\] is being clocked by fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815981237 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815981237 "|FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 " "Node: fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|CNT\[0\] fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 " "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|CNT\[0\] is being clocked by fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815981237 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815981237 "|FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] " "Node: counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch HEX0\[0\]\$latch counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] " "Latch HEX0\[0\]\$latch is being clocked by counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815981237 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815981237 "|FFT_TEST|counter20:c20|lpm_counter:LPM_COUNTER_component|cntr_doi:auto_generated|counter_reg_bit[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815981238 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815981238 "|FFT_TEST|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613815981246 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1613815981246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613815981287 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1613815981290 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1613815981461 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1613815981536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.833 " "Worst-case setup slack is 1.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815981652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815981652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.833               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.833               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815981652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.776               0.000 altera_reserved_tck  " "   46.776               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815981652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815981652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.302               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815983243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.647 " "Worst-case recovery slack is 5.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.647               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.647               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.494               0.000 altera_reserved_tck  " "   47.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815983355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.872 " "Worst-case removal slack is 0.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 altera_reserved_tck  " "    0.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.080               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.080               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815983381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.645 " "Worst-case minimum pulse width slack is 4.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.645               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.645               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.792               0.000 MAX10_CLK1_50  " "    9.792               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 altera_reserved_tck  " "   49.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815983397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815983397 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.625 ns " "Worst Case Available Settling Time: 18.625 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815983472 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613815983472 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1613815983527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1613815983575 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1613815983575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1613815987178 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L " "Node: fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|raw_sine_wave:sine_wave\|enable_sine_wave:u_enable_sine_wave\|Add_out1_last_value\[8\] fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L " "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|raw_sine_wave:sine_wave\|enable_sine_wave:u_enable_sine_wave\|Add_out1_last_value\[8\] is being clocked by fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815987434 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815987434 "|FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 " "Node: fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|CNT\[0\] fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 " "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|CNT\[0\] is being clocked by fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815987435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815987435 "|FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] " "Node: counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch HEX0\[0\]\$latch counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] " "Latch HEX0\[0\]\$latch is being clocked by counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815987435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815987435 "|FFT_TEST|counter20:c20|lpm_counter:LPM_COUNTER_component|cntr_doi:auto_generated|counter_reg_bit[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815987435 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815987435 "|FFT_TEST|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613815987439 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1613815987439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613815987439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.547 " "Worst-case setup slack is 2.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.547               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.547               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.022               0.000 altera_reserved_tck  " "   47.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815987627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.245 " "Worst-case hold slack is 0.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.245               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815987738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.020 " "Worst-case recovery slack is 6.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.020               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.020               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.727               0.000 altera_reserved_tck  " "   47.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815987763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.800 " "Worst-case removal slack is 0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 altera_reserved_tck  " "    0.800               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.780               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.780               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815987792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.668 " "Worst-case minimum pulse width slack is 4.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.668               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.668               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.802               0.000 MAX10_CLK1_50  " "    9.802               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.602               0.000 altera_reserved_tck  " "   49.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815987817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815987817 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.673 ns " "Worst Case Available Settling Time: 18.673 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815987843 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613815987843 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1613815987864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L " "Node: fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|raw_sine_wave:sine_wave\|enable_sine_wave:u_enable_sine_wave\|Add_out1_last_value\[8\] fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L " "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|raw_sine_wave:sine_wave\|enable_sine_wave:u_enable_sine_wave\|Add_out1_last_value\[8\] is being clocked by fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|H_L" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815988146 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815988146 "|FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|H_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 " "Node: fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|CNT\[0\] fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50 " "Register fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|CNT\[0\] is being clocked by fft_test_sys:fft\|tone_generator_qip:dac_tones_generator_0\|DAC16:dac\|clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815988147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815988147 "|FFT_TEST|fft_test_sys:fft|tone_generator_qip:dac_tones_generator_0|DAC16:dac|clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] " "Node: counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch HEX0\[0\]\$latch counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\] " "Latch HEX0\[0\]\$latch is being clocked by counter20:c20\|lpm_counter:LPM_COUNTER_component\|cntr_doi:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815988147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815988147 "|FFT_TEST|counter20:c20|lpm_counter:LPM_COUNTER_component|cntr_doi:auto_generated|counter_reg_bit[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1613815988147 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1613815988147 "|FFT_TEST|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1613815988151 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1613815988151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613815988152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.992 " "Worst-case setup slack is 5.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.992               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.992               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.653               0.000 altera_reserved_tck  " "   48.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815988232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.138               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815988286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.729 " "Worst-case recovery slack is 7.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.729               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.729               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.979               0.000 altera_reserved_tck  " "   48.979               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815988376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.414 " "Worst-case removal slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 altera_reserved_tck  " "    0.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.636               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815988402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815988402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.710 " "Worst-case minimum pulse width slack is 4.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815990025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815990025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.710               0.000 pll100MHz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815990025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 MAX10_CLK1_50  " "    9.532               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815990025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815990025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815990025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815990025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1613815990025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1613815990025 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.367 ns " "Worst Case Available Settling Time: 19.367 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1613815990059 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1613815990059 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1613815993992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1613815993993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 119 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4918 " "Peak virtual memory: 4918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613815995937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 20 11:13:15 2021 " "Processing ended: Sat Feb 20 11:13:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613815995937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613815995937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613815995937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1613815995937 ""}
