Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 05 17:49:26 2017
| Host         : DESKTOP-7IQ304K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file miniCPU_timing_summary_routed.rpt -rpx miniCPU_timing_summary_routed.rpx
| Design       : miniCPU
| Device       : 7z010i-clg400
| Speed File   : -1L  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.462        0.000                      0                  182        0.262        0.000                      0                  182        3.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.462        0.000                      0                  182        0.262        0.000                      0                  182        3.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.909ns (38.545%)  route 3.044ns (61.455%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.825    10.360    pc1/pc[31]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  pc1/pc_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.562    12.953    pc1/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  pc1/pc_reg[17]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.524    12.822    pc1/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.909ns (38.545%)  route 3.044ns (61.455%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.825    10.360    pc1/pc[31]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  pc1/pc_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.562    12.953    pc1/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  pc1/pc_reg[18]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.524    12.822    pc1/pc_reg[18]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.909ns (38.545%)  route 3.044ns (61.455%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.825    10.360    pc1/pc[31]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  pc1/pc_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.562    12.953    pc1/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  pc1/pc_reg[19]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.524    12.822    pc1/pc_reg[19]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.909ns (38.545%)  route 3.044ns (61.455%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.825    10.360    pc1/pc[31]_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  pc1/pc_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.562    12.953    pc1/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  pc1/pc_reg[20]/C
                         clock pessimism              0.428    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X38Y56         FDRE (Setup_fdre_C_R)       -0.524    12.822    pc1/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -10.360    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.909ns (38.997%)  route 2.986ns (61.003%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.768    10.303    pc1/pc[31]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  pc1/pc_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561    12.952    pc1/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  pc1/pc_reg[21]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.524    12.821    pc1/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.909ns (38.997%)  route 2.986ns (61.003%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.768    10.303    pc1/pc[31]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  pc1/pc_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561    12.952    pc1/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  pc1/pc_reg[22]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.524    12.821    pc1/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.909ns (38.997%)  route 2.986ns (61.003%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.768    10.303    pc1/pc[31]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  pc1/pc_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561    12.952    pc1/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  pc1/pc_reg[23]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.524    12.821    pc1/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 1.909ns (38.997%)  route 2.986ns (61.003%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.768    10.303    pc1/pc[31]_i_1_n_0
    SLICE_X38Y57         FDRE                                         r  pc1/pc_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.561    12.952    pc1/clk_IBUF_BUFG
    SLICE_X38Y57         FDRE                                         r  pc1/pc_reg[24]/C
                         clock pessimism              0.428    13.380    
                         clock uncertainty           -0.035    13.345    
    SLICE_X38Y57         FDRE (Setup_fdre_C_R)       -0.524    12.821    pc1/pc_reg[24]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.909ns (39.069%)  route 2.977ns (60.931%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.759    10.294    pc1/pc[31]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  pc1/pc_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560    12.951    pc1/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  pc1/pc_reg[29]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X38Y59         FDRE (Setup_fdre_C_R)       -0.524    12.820    pc1/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 1.909ns (39.069%)  route 2.977ns (60.931%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 12.951 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.739     5.407    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 f  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.772     6.635    pc1/stall_reg_n_0_[4]
    SLICE_X40Y54         LUT3 (Prop_lut3_I1_O)        0.124     6.759 r  pc1/pc2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.759    pc1/pc2_carry_i_3_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.309 r  pc1/pc2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.309    pc1/pc2_carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  pc1/pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.423    pc1/pc2_carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.651 r  pc1/pc2_carry__1/CO[2]
                         net (fo=5, routed)           0.995     8.646    pc1/pc21_in
    SLICE_X36Y54         LUT5 (Prop_lut5_I2_O)        0.313     8.959 f  pc1/pc[31]_i_4/O
                         net (fo=1, routed)           0.452     9.411    pc1/pc[31]_i_4_n_0
    SLICE_X37Y53         LUT5 (Prop_lut5_I3_O)        0.124     9.535 r  pc1/pc[31]_i_1/O
                         net (fo=28, routed)          0.759    10.294    pc1/pc[31]_i_1_n_0
    SLICE_X38Y59         FDRE                                         r  pc1/pc_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.560    12.951    pc1/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  pc1/pc_reg[30]/C
                         clock pessimism              0.428    13.379    
                         clock uncertainty           -0.035    13.344    
    SLICE_X38Y59         FDRE (Setup_fdre_C_R)       -0.524    12.820    pc1/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  2.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pc1/stall_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/stall_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.498    pc1/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  pc1/stall_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pc1/stall_reg[16]/Q
                         net (fo=4, routed)           0.118     1.757    pc1/stall_reg_n_0_[16]
    SLICE_X39Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  pc1/stall_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    pc1/p_2_in[16]
    SLICE_X39Y55         FDRE                                         r  pc1/stall_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.015    pc1/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  pc1/stall_reg[16]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y55         FDRE (Hold_fdre_C_D)         0.105     1.603    pc1/stall_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pc1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.498    pc1/clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  pc1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pc1/pc_reg[3]/Q
                         net (fo=5, routed)           0.168     1.807    pc1/pc_out[3]
    SLICE_X37Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  pc1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    pc1/pc[3]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  pc1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.015    pc1/clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  pc1/pc_reg[3]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.091     1.589    pc1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pc1/stall_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/stall_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.498    pc1/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  pc1/stall_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pc1/stall_reg[1]/Q
                         net (fo=6, routed)           0.168     1.807    pc1/stall_reg_n_0_[1]
    SLICE_X37Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.852 r  pc1/stall[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    pc1/stall[1]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  pc1/stall_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.015    pc1/clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  pc1/stall_reg[1]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.091     1.589    pc1/stall_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pc1/stall_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/stall_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.498    pc1/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  pc1/stall_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pc1/stall_reg[8]/Q
                         net (fo=4, routed)           0.120     1.759    pc1/stall_reg_n_0_[8]
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  pc1/stall_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pc1/p_2_in[8]
    SLICE_X39Y53         FDRE                                         r  pc1/stall_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.015    pc1/clk_IBUF_BUFG
    SLICE_X39Y53         FDRE                                         r  pc1/stall_reg[8]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.105     1.603    pc1/stall_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pc1/stall_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/stall_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.585     1.497    pc1/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  pc1/stall_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  pc1/stall_reg[28]/Q
                         net (fo=4, routed)           0.120     1.758    pc1/stall_reg_n_0_[28]
    SLICE_X39Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  pc1/stall_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    pc1/p_2_in[28]
    SLICE_X39Y58         FDRE                                         r  pc1/stall_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     2.014    pc1/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  pc1/stall_reg[28]/C
                         clock pessimism             -0.517     1.497    
    SLICE_X39Y58         FDRE (Hold_fdre_C_D)         0.105     1.602    pc1/stall_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pc1/stall_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/stall_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.498    pc1/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  pc1/stall_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pc1/stall_reg[20]/Q
                         net (fo=4, routed)           0.120     1.759    pc1/stall_reg_n_0_[20]
    SLICE_X39Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  pc1/stall_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    pc1/p_2_in[20]
    SLICE_X39Y56         FDRE                                         r  pc1/stall_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.015    pc1/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  pc1/stall_reg[20]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.105     1.603    pc1/stall_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pc1/stall_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/stall_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.499    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  pc1/stall_reg[4]/Q
                         net (fo=4, routed)           0.120     1.760    pc1/stall_reg_n_0_[4]
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  pc1/stall_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    pc1/p_2_in[4]
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.857     2.016    pc1/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  pc1/stall_reg[4]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.105     1.604    pc1/stall_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pc1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.498    pc1/clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  pc1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  pc1/done_reg/Q
                         net (fo=2, routed)           0.170     1.808    pc1/led_OBUF
    SLICE_X37Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  pc1/done_i_1/O
                         net (fo=1, routed)           0.000     1.853    pc1/done_i_1_n_0
    SLICE_X37Y53         FDRE                                         r  pc1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.015    pc1/clk_IBUF_BUFG
    SLICE_X37Y53         FDRE                                         r  pc1/done_reg/C
                         clock pessimism             -0.517     1.498    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.091     1.589    pc1/done_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pc1/pc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.498    pc1/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  pc1/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y55         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  pc1/pc_reg[15]/Q
                         net (fo=2, routed)           0.127     1.788    pc1/pc_out[15]
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  pc1/pc_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    pc1/next_pc[15]
    SLICE_X38Y55         FDRE                                         r  pc1/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.015    pc1/clk_IBUF_BUFG
    SLICE_X38Y55         FDRE                                         r  pc1/pc_reg[15]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y55         FDRE (Hold_fdre_C_D)         0.134     1.632    pc1/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pc1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pc1/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.498    pc1/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  pc1/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  pc1/pc_reg[7]/Q
                         net (fo=4, routed)           0.127     1.788    pc1/pc_out[7]
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  pc1/pc_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    pc1/next_pc[7]
    SLICE_X38Y53         FDRE                                         r  pc1/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     2.015    pc1/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  pc1/pc_reg[7]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.134     1.632    pc1/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y53    pc1/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y53    pc1/first_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    pc1/pc_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    pc1/pc_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y54    pc1/pc_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y55    pc1/pc_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y55    pc1/pc_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y55    pc1/pc_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y55    pc1/pc_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    pc1/stall_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    pc1/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y53    pc1/first_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    pc1/pc_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    pc1/pc_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    pc1/pc_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    pc1/pc_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    pc1/pc_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    pc1/pc_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    pc1/pc_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y53    pc1/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y53    pc1/first_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    pc1/pc_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    pc1/pc_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y54    pc1/pc_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    pc1/pc_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    pc1/pc_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    pc1/pc_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y55    pc1/pc_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y56    pc1/pc_reg[17]/C



