// Seed: 4073089050
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5,
    output uwire id_6
);
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd25
) (
    output wand id_0,
    input  wire id_1
);
  assign id_0 = id_1;
  wire _id_3;
  always @(posedge -1'b0 or posedge id_3) begin : LABEL_0
    #1;
  end
  logic id_4 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire ["" : id_3] id_5;
  wire [id_3 : -1] id_6;
  wire id_7;
  ;
endmodule
