INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/JSTK_SPI_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JSTK_SPI_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PMOD_SCLK_Div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PMOD_SCLK_Div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PMOD_SampleGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PMOD_SampleGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_tx_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_TX_RX
INFO: [VRFC 10-2458] undeclared symbol DOUT, assumed default net type wire [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/SPI_tx_rx.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.srcs/sources_1/new/PmodJSTK_Demo_adapted.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PmodJSTK_Demo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/joystick pmod/JSTK_SPI_rev1/JSTK_SPI_rev1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
