
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-10.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2727447 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 1 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6432915 heartbeat IPC: 2.69871 cumulative IPC: 3.10901 (Simulation time: 0 hr 2 min 50 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10315469 heartbeat IPC: 2.57563 cumulative IPC: 2.90825 (Simulation time: 0 hr 4 min 33 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14200220 heartbeat IPC: 2.57417 cumulative IPC: 2.81686 (Simulation time: 0 hr 6 min 19 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14200220 (Simulation time: 0 hr 6 min 19 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 78476394 heartbeat IPC: 0.155579 cumulative IPC: 0.155579 (Simulation time: 0 hr 17 min 49 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 142743419 heartbeat IPC: 0.155601 cumulative IPC: 0.15559 (Simulation time: 0 hr 29 min 1 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 206961572 heartbeat IPC: 0.155719 cumulative IPC: 0.155633 (Simulation time: 0 hr 40 min 2 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 271114388 heartbeat IPC: 0.155878 cumulative IPC: 0.155694 (Simulation time: 0 hr 48 min 39 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 335297444 heartbeat IPC: 0.155804 cumulative IPC: 0.155716 (Simulation time: 0 hr 56 min 54 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 399549268 heartbeat IPC: 0.155638 cumulative IPC: 0.155703 (Simulation time: 1 hr 7 min 29 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 463689352 heartbeat IPC: 0.155909 cumulative IPC: 0.155732 (Simulation time: 1 hr 17 min 38 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 527869401 heartbeat IPC: 0.155812 cumulative IPC: 0.155742 (Simulation time: 1 hr 27 min 42 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 592049790 heartbeat IPC: 0.155811 cumulative IPC: 0.15575 (Simulation time: 1 hr 37 min 50 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 655930468 heartbeat IPC: 0.156542 cumulative IPC: 0.155829 (Simulation time: 1 hr 47 min 47 sec) 
Finished CPU 0 instructions: 100000003 cycles: 641730277 cumulative IPC: 0.155829 (Simulation time: 1 hr 47 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155829 instructions: 100000003 cycles: 641730277
cpu0_DTLB TOTAL     ACCESS:   39674993  HIT:   27575909  MISS:   12099084
cpu0_DTLB LOAD      ACCESS:   38482278  HIT:   26393436  MISS:   12088842
cpu0_DTLB RFO       ACCESS:    1192715  HIT:    1182473  MISS:      10242
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31783 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 113258
cpu0_ITLB TOTAL     ACCESS:    2665316  HIT:    2665316  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2665316  HIT:    2665316  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12099084  HIT:   12079859  MISS:      19225
cpu0_STLB LOAD      ACCESS:   12088842  HIT:   12069617  MISS:      19225
cpu0_STLB RFO       ACCESS:      10242  HIT:      10242  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 201.021 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   36444959  HIT:   18264776  MISS:   18180183
cpu0_L1D LOAD      ACCESS:   35231782  HIT:   17069632  MISS:   18162150
cpu0_L1D RFO       ACCESS:    1193952  HIT:    1193952  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19225  HIT:       1192  MISS:      18033
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 26.2367 cycles
cpu0_L1D MSHR FULL EVENTS: 96 MSHR MERGE EVENTS: 3027760
cpu0_L2C TOTAL     ACCESS:   18224753  HIT:    8572118  MISS:    9652624
cpu0_L2C LOAD      ACCESS:   18162149  HIT:    8510346  MISS:    9651803
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      44571  HIT:      44560  MISS:         11
cpu0_L2C TRANSLATION ACCESS:      18033  HIT:      17212  MISS:        821
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 29.6976 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19305244  HIT:    8528363  MISS:    1124261
LLC LOAD      ACCESS:    9651788  HIT:    8527531  MISS:    1124257
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9652635  HIT:         15  MISS:    9652620
LLC TRANSLATION ACCESS:        821  HIT:        817  MISS:          4
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 75.6735 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     972847  ROW_BUFFER_MISS:     151414
 DBUS AVG_CONGESTED_CYCLE:    2.23252
 WQ ROW_BUFFER_HIT:        149  ROW_BUFFER_MISS:        886  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5587% MPKI: 8.47883 Average ROB Occupancy at Mispredict: 348.89
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.47883
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

