$date
	Thu Nov 02 22:21:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_MEM $end
$var wire 8 ! out [8:1] $end
$var reg 8 " in [8:1] $end
$var reg 2 # setting [1:0] $end
$scope module inst $end
$var wire 8 $ in [8:1] $end
$var wire 5 % out1 [4:0] $end
$var wire 5 & out2 [4:0] $end
$var wire 5 ' out3 [4:0] $end
$var wire 5 ( out4 [4:0] $end
$var wire 2 ) setting [1:0] $end
$var wire 5 * selectedOut [4:0] $end
$var wire 8 + out [8:1] $end
$var wire 5 , encodedInput [4:0] $end
$scope module Decoder $end
$var wire 5 - selectedOut [4:0] $end
$var wire 8 . res [8:1] $end
$var wire 8 / out [8:1] $end
$upscope $end
$scope module Encoder $end
$var wire 8 0 in [8:1] $end
$var wire 8 1 res [8:1] $end
$var wire 5 2 encodedInput [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 2
b111 1
b1001000 0
bx /
b0xxxxx .
bx -
b111 ,
bx +
bx *
b10 )
bz (
bz '
bz &
b10 %
b1001000 $
b10 #
b1001000 "
bx !
$end
#100
b100 ,
b100 2
b1 #
b1 )
b100 1
b1000101 "
b1000101 $
b1000101 0
#200
b1000011 !
b1000011 +
b1000011 /
b10 .
b10 *
b10 -
b1011 ,
b1011 2
b0 #
b0 )
b1011 1
b1001100 "
b1001100 $
b1001100 0
#300
bx !
bx +
bx /
b0xxxxx .
bx *
bx -
b11 #
b11 )
#400
bx !
bx +
bx /
b0xxxxx .
bx *
bx -
b1110 ,
b1110 2
b10 #
b10 )
b1110 1
b1001111 "
b1001111 $
b1001111 0
#500
b10110 ,
b10110 2
b1 #
b1 )
b10110 1
b1010111 "
b1010111 $
b1010111 0
#600
b1000011 !
b1000011 +
b1000011 /
b10 .
b10 *
b10 -
b1110 ,
b1110 2
b0 #
b0 )
b1110 1
b1001111 "
b1001111 $
b1001111 0
#700
bx !
bx +
bx /
b0xxxxx .
bx *
bx -
b10001 ,
b10001 2
b11 #
b11 )
b10001 1
b1010010 "
b1010010 $
b1010010 0
#800
bx !
bx +
bx /
b0xxxxx .
bx *
bx -
b1011 ,
b1011 2
b10 #
b10 )
b1011 1
b1001100 "
b1001100 $
b1001100 0
#900
b11 ,
b11 2
b1 #
b1 )
b11 1
b1000100 "
b1000100 $
b1000100 0
#1100
