\hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source}{}\doxysection{RCCEx LPTIM2 Clock Source}
\label{group___r_c_c_ex___l_p_t_i_m2___clock___source}\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4}~(0x00000000U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaf1016f275b7079162b0a2e05db994f41}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaf1016f275b7079162b0a2e05db994f41}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK4}~RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga4653cd767cc9ee62b3b3877dd8601c7d}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga4653cd767cc9ee62b3b3877dd8601c7d}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+D3\+PCLK1}~RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_gafcdefe32eb226b5da4dd926e0be9988e}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_gafcdefe32eb226b5da4dd926e0be9988e}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PLL2}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_gae469f5ee473c4f1155deb8259681811a}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_gae469f5ee473c4f1155deb8259681811a}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PLL3}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+2
\item 
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga38feddb1bd885729514444662be4af1c}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga38feddb1bd885729514444662be4af1c}} 
\#define {\bfseries RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+CLKP}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+2)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
